
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001275                       # Number of seconds simulated
sim_ticks                                  1274693247                       # Number of ticks simulated
final_tick                                 1274693247                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 220950                       # Simulator instruction rate (inst/s)
host_op_rate                                   220950                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              127766065                       # Simulator tick rate (ticks/s)
host_mem_usage                                 694852                       # Number of bytes of host memory used
host_seconds                                     9.98                       # Real time elapsed on the host
sim_insts                                     2204367                       # Number of instructions simulated
sim_ops                                       2204367                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        124032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        378432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         11648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          8064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          6528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst          3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          6720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst          3200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          6336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst           512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          6784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          6528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          5312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst           768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          5888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst           384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          6464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst          1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          5568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst          1280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          6464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          7296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst           704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          5696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          5632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          4928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             626816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       124032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        11648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        154176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        86144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           86144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           1938                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           5913                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            182                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data            126                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data            102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data            105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst             50                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data             99                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst              8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data            106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data            102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data             83                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst             12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             92                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst              6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data            101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst             26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data             87                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst             20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data            101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data            114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst             11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             89                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data             88                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             77                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9794                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1346                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1346                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         97303410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        296880839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          9137885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          6326228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst           953955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          5121232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst          2711241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          5271857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst          2510408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          4970608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst           401665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          5322065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst           251041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          5121232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst           351457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          4167277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst           602498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          4619151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst           301249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          5071024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst          1305412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          4368110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst          1004163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          5071024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst          2610824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          5723730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst           552290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          4468526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst           100416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          4418318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst           853539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          3866028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             491738700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     97303410                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      9137885                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst       953955                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst      2711241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst      2510408                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst       401665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst       251041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst       351457                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst       602498                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst       301249                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst      1305412                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst      1004163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst      2610824                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst       552290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst       100416                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst       853539                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        120951453                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        67580181                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             67580181                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        67580181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        97303410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       296880839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         9137885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         6326228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst          953955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         5121232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst         2711241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         5271857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst         2510408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         4970608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst          401665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         5322065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst          251041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         5121232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst          351457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         4167277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst          602498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         4619151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst          301249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         5071024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst         1305412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         4368110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst         1004163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         5071024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst         2610824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         5723730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst          552290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         4468526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst          100416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         4418318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst          853539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         3866028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            559318881                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                133273                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           74476                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            5698                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              87773                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 66698                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           75.989199                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 26478                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               94                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          3674                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits             2893                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            781                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          256                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1161                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                     182429                       # DTB read hits
system.cpu00.dtb.read_misses                      618                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                 183047                       # DTB read accesses
system.cpu00.dtb.write_hits                    127920                       # DTB write hits
system.cpu00.dtb.write_misses                    1018                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                128938                       # DTB write accesses
system.cpu00.dtb.data_hits                     310349                       # DTB hits
system.cpu00.dtb.data_misses                     1636                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                 311985                       # DTB accesses
system.cpu00.itb.fetch_hits                    149745                       # ITB hits
system.cpu00.itb.fetch_misses                     155                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                149900                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               2128                       # Number of system calls
system.cpu00.numCycles                        1025785                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            77986                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      1193089                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    133273                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            96069                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      728134                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 12764                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                414                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         6147                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles          636                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  149745                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2600                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           819699                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.455521                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.718404                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                 600333     73.24%     73.24% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  16414      2.00%     75.24% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                  18624      2.27%     77.51% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  17389      2.12%     79.63% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                  37681      4.60%     84.23% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  16056      1.96%     86.19% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  18836      2.30%     88.49% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  11688      1.43%     89.91% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  82678     10.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             819699                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.129923                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      1.163099                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  86632                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles              565811                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  128014                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles               34599                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 4643                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              26415                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1790                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              1125095                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                7234                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 4643                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 102879                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                100775                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles       220614                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  146322                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              244466                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              1105314                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                3020                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                24491                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                 2222                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               207183                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            758006                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             1368987                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        1211076                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups          155624                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              668767                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  89239                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts             4091                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         1722                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                  154806                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads             179581                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            135360                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads           32031                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores          12403                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   968996                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              2818                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  953190                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            1803                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined        102021                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        51808                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          448                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       819699                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.162854                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.924606                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            519240     63.35%     63.35% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             74830      9.13%     72.47% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             62320      7.60%     80.08% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             45418      5.54%     85.62% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4             43706      5.33%     90.95% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             29168      3.56%     94.51% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             26113      3.19%     97.69% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             11108      1.36%     99.05% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8              7796      0.95%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        819699                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  4830     15.64%     15.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                 4097     13.27%     28.91% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     28.91% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                  62      0.20%     29.11% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     29.11% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     29.11% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult               5991     19.40%     48.52% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     48.52% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     48.52% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     48.52% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     48.52% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     48.52% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     48.52% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     48.52% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     48.52% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     48.52% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     48.52% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     48.52% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     48.52% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     48.52% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     48.52% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     48.52% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     48.52% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     48.52% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     48.52% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     48.52% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     48.52% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.52% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     48.52% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                 9756     31.60%     80.11% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                6141     19.89%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              550913     57.80%     57.80% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              12784      1.34%     59.14% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     59.14% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd             35719      3.75%     62.89% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 8      0.00%     62.89% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     62.89% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult            37102      3.89%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                16      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead             186244     19.54%     86.32% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            130404     13.68%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               953190                       # Type of FU issued
system.cpu00.iq.rate                         0.929230                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     30877                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.032393                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads          2515156                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          951105                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       813559                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads            243603                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes           123150                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses       116944                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               858882                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                125185                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads          21345                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads        18634                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses           96                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          430                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores        15843                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          221                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked        11834                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 4643                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                 22388                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles               68814                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           1079357                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1363                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts              179581                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             135360                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1638                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                  123                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents               68609                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          430                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1589                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         3104                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               4693                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              945814                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts              183062                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            7376                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                      107543                       # number of nop insts executed
system.cpu00.iew.exec_refs                     312008                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 110245                       # Number of branches executed
system.cpu00.iew.exec_stores                   128946                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.922039                       # Inst execution rate
system.cpu00.iew.wb_sent                       933716                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      930503                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  545698                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  778611                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.907113                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.700861                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts        106368                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2370                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            3959                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       802981                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     1.205995                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.305753                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0       554545     69.06%     69.06% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        52173      6.50%     75.56% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        51139      6.37%     81.93% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3        29934      3.73%     85.65% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        34948      4.35%     90.01% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         9068      1.13%     91.14% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        12783      1.59%     92.73% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         4820      0.60%     93.33% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        53571      6.67%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       802981                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             968391                       # Number of instructions committed
system.cpu00.commit.committedOps               968391                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       280464                       # Number of memory references committed
system.cpu00.commit.loads                      160947                       # Number of loads committed
system.cpu00.commit.membars                      1032                       # Number of memory barriers committed
system.cpu00.commit.branches                   100087                       # Number of branches committed
system.cpu00.commit.fp_insts                   116058                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  791924                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              22216                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass        98599     10.18%     10.18% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         503169     51.96%     62.14% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         12689      1.31%     63.45% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     63.45% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd        35480      3.66%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            8      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult        36935      3.81%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv           14      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        161979     16.73%     87.66% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       119518     12.34%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          968391                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               53571                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                    1820178                       # The number of ROB reads
system.cpu00.rob.rob_writes                   2166359                       # The number of ROB writes
system.cpu00.timesIdled                          1456                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        206086                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                      72143                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                    869792                       # Number of Instructions Simulated
system.cpu00.committedOps                      869792                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.179345                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.179345                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.847928                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.847928                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                1142275                       # number of integer regfile reads
system.cpu00.int_regfile_writes                612290                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                  151788                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                 102880                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                  4743                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2251                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           17326                       # number of replacements
system.cpu00.dcache.tags.tagsinuse          63.004088                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            219178                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           17390                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           12.603680                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        61602660                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    63.004088                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.984439                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.984439                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses          559233                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses         559233                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       136173                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        136173                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data        80968                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        80968                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          841                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          841                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1112                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1112                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data       217141                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         217141                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data       217141                       # number of overall hits
system.cpu00.dcache.overall_hits::total        217141                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data        13970                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        13970                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        37427                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        37427                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          362                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          362                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           10                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        51397                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        51397                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        51397                       # number of overall misses
system.cpu00.dcache.overall_misses::total        51397                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data    466026561                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total    466026561                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   5396654701                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   5396654701                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      3210165                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      3210165                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data       348300                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total       348300                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data   5862681262                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total   5862681262                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data   5862681262                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total   5862681262                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data       150143                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       150143                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       118395                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       118395                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1203                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1203                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1122                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1122                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       268538                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       268538                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       268538                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       268538                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.093045                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.093045                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.316120                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.316120                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.300914                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.300914                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.008913                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.008913                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.191396                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.191396                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.191396                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.191396                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 33359.095276                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 33359.095276                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 144191.484784                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 144191.484784                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data  8867.859116                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total  8867.859116                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data        34830                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total        34830                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 114066.604315                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 114066.604315                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 114066.604315                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 114066.604315                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       160014                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs            3563                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    44.909907                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks        12852                       # number of writebacks
system.cpu00.dcache.writebacks::total           12852                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data         4352                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total         4352                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        29665                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        29665                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          178                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          178                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        34017                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        34017                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        34017                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        34017                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data         9618                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total         9618                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         7762                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         7762                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          184                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          184                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            9                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        17380                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        17380                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        17380                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        17380                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data    265437108                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total    265437108                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   1143360794                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   1143360794                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      1374624                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      1374624                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data       337851                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total       337851                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   1408797902                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   1408797902                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   1408797902                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   1408797902                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.064059                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.064059                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.065560                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.065560                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.152951                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.152951                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.008021                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.008021                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.064721                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.064721                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.064721                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.064721                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 27597.952589                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 27597.952589                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 147302.343984                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 147302.343984                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data  7470.782609                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7470.782609                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data        37539                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total        37539                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 81058.567434                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 81058.567434                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 81058.567434                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 81058.567434                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7419                       # number of replacements
system.cpu00.icache.tags.tagsinuse         471.818991                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            140770                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7931                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           17.749338                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       783710991                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   471.818991                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.921521                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.921521                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          282                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          134                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          307405                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         307405                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       140770                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        140770                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       140770                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         140770                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       140770                       # number of overall hits
system.cpu00.icache.overall_hits::total        140770                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         8967                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8967                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         8967                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8967                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         8967                       # number of overall misses
system.cpu00.icache.overall_misses::total         8967                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    665643082                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    665643082                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    665643082                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    665643082                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    665643082                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    665643082                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       149737                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       149737                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       149737                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       149737                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       149737                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       149737                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.059885                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.059885                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.059885                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.059885                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.059885                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.059885                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 74232.528382                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 74232.528382                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 74232.528382                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 74232.528382                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 74232.528382                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 74232.528382                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs         1275                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              27                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    47.222222                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7419                       # number of writebacks
system.cpu00.icache.writebacks::total            7419                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1036                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1036                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1036                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1036                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1036                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1036                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7931                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7931                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7931                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7931                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7931                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7931                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    480463582                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    480463582                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    480463582                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    480463582                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    480463582                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    480463582                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.052966                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.052966                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.052966                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.052966                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.052966                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.052966                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 60580.454167                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 60580.454167                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 60580.454167                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 60580.454167                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 60580.454167                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 60580.454167                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 43667                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           33294                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect            1533                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              32017                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                 22891                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           71.496393                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                  4637                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups           113                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits               17                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses             96                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           26                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                      34678                       # DTB read hits
system.cpu01.dtb.read_misses                      454                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                  35132                       # DTB read accesses
system.cpu01.dtb.write_hits                     10894                       # DTB write hits
system.cpu01.dtb.write_misses                      20                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                 10914                       # DTB write accesses
system.cpu01.dtb.data_hits                      45572                       # DTB hits
system.cpu01.dtb.data_misses                      474                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                  46046                       # DTB accesses
system.cpu01.itb.fetch_hits                     40289                       # ITB hits
system.cpu01.itb.fetch_misses                      56                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                 40345                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                         118464                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            13282                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                       243196                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     43667                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches            27545                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       74940                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  3365                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         2085                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles           53                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                   40289                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 572                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples            92084                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            2.641023                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.914005                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  42324     45.96%     45.96% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                   2632      2.86%     48.82% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                   3711      4.03%     52.85% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                   8166      8.87%     61.72% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                  12577     13.66%     75.38% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                   1856      2.02%     77.39% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                   7784      8.45%     85.85% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                   1920      2.09%     87.93% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                  11114     12.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total              92084                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.368610                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      2.052911                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                  14798                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               33525                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   39801                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                2819                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                 1131                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved               4949                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 569                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts               223370                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                2472                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                 1131                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  16709                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                 11534                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        17306                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   40599                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                4795                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts               217904                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                 399                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                  703                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                 2606                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                  215                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands            143066                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              257260                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups         244525                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups           12729                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps              117277                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  25789                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              530                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          512                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                   10449                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              35511                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores             12885                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads            3238                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores           1792                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                   185551                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               949                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                  180211                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             501                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined         28820                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        13688                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved          209                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples        92084                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.957028                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      2.292068                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0             42389     46.03%     46.03% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              6575      7.14%     53.17% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2             11136     12.09%     65.27% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3              9673     10.50%     75.77% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4              5374      5.84%     81.61% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5              5008      5.44%     87.05% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6              8986      9.76%     96.80% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7              1651      1.79%     98.60% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8              1292      1.40%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total         92084                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  1297     30.29%     30.29% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     30.29% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     30.29% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                  97      2.27%     32.55% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     32.55% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     32.55% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                382      8.92%     41.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     41.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     41.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     41.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     41.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     41.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     41.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     41.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     41.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     41.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     41.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     41.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     41.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     41.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     41.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     41.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     41.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     41.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     41.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     41.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     41.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     41.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                 1476     34.47%     75.95% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                1030     24.05%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu              127844     70.94%     70.94% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                191      0.11%     71.05% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     71.05% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd              2934      1.63%     72.68% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     72.68% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     72.68% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult             1926      1.07%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              35917     19.93%     93.68% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite             11395      6.32%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total               180211                       # Type of FU issued
system.cpu01.iq.rate                         1.521230                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                      4282                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.023761                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           433106                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes          201900                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses       165277                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads             24183                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes            13476                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses        10372                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses               172016                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                 12473                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads           1743                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         5022                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores         3714                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked         1262                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                 1131                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                  4455                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                1469                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts            210912                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             305                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               35511                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts              12885                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              476                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                   54                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                1403                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           59                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          382                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          798                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts               1180                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts              178164                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               35132                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            2047                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                       24412                       # number of nop insts executed
system.cpu01.iew.exec_refs                      46046                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  37292                       # Number of branches executed
system.cpu01.iew.exec_stores                    10914                       # Number of stores executed
system.cpu01.iew.exec_rate                   1.503951                       # Inst execution rate
system.cpu01.iew.wb_sent                       176553                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                      175649                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                  100989                       # num instructions producing a value
system.cpu01.iew.wb_consumers                  122693                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     1.482720                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.823103                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts         30389                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           740                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             982                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        87616                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     2.044296                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.892893                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        47806     54.56%     54.56% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1         9525     10.87%     65.43% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         4353      4.97%     70.40% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         2087      2.38%     72.78% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         2665      3.04%     75.83% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         5950      6.79%     82.62% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6         1000      1.14%     83.76% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7         5629      6.42%     90.18% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         8601      9.82%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        87616                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts             179113                       # Number of instructions committed
system.cpu01.commit.committedOps               179113                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        39660                       # Number of memory references committed
system.cpu01.commit.loads                       30489                       # Number of loads committed
system.cpu01.commit.membars                       360                       # Number of memory barriers committed
system.cpu01.commit.branches                    33897                       # Number of branches committed
system.cpu01.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                  152522                       # Number of committed integer instructions.
system.cpu01.commit.function_calls               3387                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass        21437     11.97%     11.97% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu         112724     62.93%     74.90% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           115      0.06%     74.97% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     74.97% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd         2878      1.61%     76.57% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     76.57% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     76.57% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult         1920      1.07%     77.65% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     77.65% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     77.65% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     77.65% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     77.65% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     77.65% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     77.65% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     77.65% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     77.65% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     77.65% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     77.65% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     77.65% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     77.65% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     77.65% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     77.65% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     77.65% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     77.65% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     77.65% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     77.65% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     77.65% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     77.65% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.65% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.65% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         30849     17.22%     94.87% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         9190      5.13%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total          179113                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                8601                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                     287269                       # The number of ROB reads
system.cpu01.rob.rob_writes                    423455                       # The number of ROB writes
system.cpu01.timesIdled                           277                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         26380                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     929649                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                    157680                       # Number of Instructions Simulated
system.cpu01.committedOps                      157680                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.751294                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.751294                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             1.331037                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       1.331037                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                 224609                       # number of integer regfile reads
system.cpu01.int_regfile_writes                123571                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                   11128                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                   8133                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                  1154                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                  546                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements            1469                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          20.620695                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             37053                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs            1527                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           24.265226                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle      1137659256                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    20.620695                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.322198                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.322198                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses           83777                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses          83777                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data        28563                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         28563                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data         7815                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         7815                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data          181                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total          181                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data          184                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total          184                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data        36378                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          36378                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        36378                       # number of overall hits
system.cpu01.dcache.overall_hits::total         36378                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         2943                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         2943                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data         1099                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         1099                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data          106                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total          106                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data           69                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           69                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         4042                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         4042                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         4042                       # number of overall misses
system.cpu01.dcache.overall_misses::total         4042                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data    158796936                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total    158796936                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data     91213894                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total     91213894                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data      1794906                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total      1794906                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data       772065                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total       772065                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data        53406                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total        53406                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data    250010830                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total    250010830                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data    250010830                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total    250010830                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        31506                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        31506                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data         8914                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         8914                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data          287                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          287                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data          253                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          253                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        40420                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        40420                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        40420                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        40420                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.093411                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.093411                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.123289                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.123289                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.369338                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.369338                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.272727                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.272727                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.100000                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.100000                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.100000                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.100000                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 53957.504587                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 53957.504587                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 82997.173794                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 82997.173794                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 16933.075472                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 16933.075472                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data 11189.347826                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total 11189.347826                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 61853.248392                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 61853.248392                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 61853.248392                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 61853.248392                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs         4194                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          179                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs             149                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    28.147651                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          179                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          853                       # number of writebacks
system.cpu01.dcache.writebacks::total             853                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data         1440                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total         1440                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data          699                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total          699                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data           15                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total           15                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data         2139                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total         2139                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data         2139                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total         2139                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data         1503                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total         1503                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          400                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          400                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           91                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           91                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data           67                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total           67                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data         1903                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total         1903                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data         1903                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total         1903                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data     57025998                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total     57025998                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data     26008702                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total     26008702                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data       868428                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total       868428                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data       696600                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total       696600                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data        51084                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total        51084                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     83034700                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     83034700                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     83034700                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     83034700                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.047705                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.047705                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.044873                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.044873                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.317073                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.317073                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.264822                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.264822                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.047081                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.047081                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.047081                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.047081                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 37941.449102                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 37941.449102                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 65021.755000                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 65021.755000                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data  9543.164835                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9543.164835                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data 10397.014925                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total 10397.014925                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 43633.578560                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 43633.578560                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 43633.578560                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 43633.578560                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             635                       # number of replacements
system.cpu01.icache.tags.tagsinuse         121.555519                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             38951                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            1120                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           34.777679                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   121.555519                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.237413                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.237413                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1          251                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          234                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           81698                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          81698                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        38951                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         38951                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        38951                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          38951                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        38951                       # number of overall hits
system.cpu01.icache.overall_hits::total         38951                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst         1338                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         1338                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst         1338                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         1338                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst         1338                       # number of overall misses
system.cpu01.icache.overall_misses::total         1338                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     87426783                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     87426783                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     87426783                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     87426783                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     87426783                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     87426783                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        40289                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        40289                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        40289                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        40289                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        40289                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        40289                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.033210                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.033210                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.033210                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.033210                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.033210                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.033210                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 65341.392377                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 65341.392377                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 65341.392377                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 65341.392377                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 65341.392377                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 65341.392377                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs           37                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs           37                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          635                       # number of writebacks
system.cpu01.icache.writebacks::total             635                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          218                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          218                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          218                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          218                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          218                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          218                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst         1120                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total         1120                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst         1120                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total         1120                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst         1120                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total         1120                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     64628226                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     64628226                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     64628226                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     64628226                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     64628226                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     64628226                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.027799                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.027799                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.027799                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.027799                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.027799                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.027799                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 57703.773214                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 57703.773214                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 57703.773214                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 57703.773214                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 57703.773214                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 57703.773214                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                 35743                       # Number of BP lookups
system.cpu02.branchPred.condPredicted           27402                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect            1423                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups              24998                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                 18082                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           72.333787                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                  3717                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups           108                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits               11                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses             97                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           22                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                      29244                       # DTB read hits
system.cpu02.dtb.read_misses                      457                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                  29701                       # DTB read accesses
system.cpu02.dtb.write_hits                      9676                       # DTB write hits
system.cpu02.dtb.write_misses                      31                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                  9707                       # DTB write accesses
system.cpu02.dtb.data_hits                      38920                       # DTB hits
system.cpu02.dtb.data_misses                      488                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                  39408                       # DTB accesses
system.cpu02.itb.fetch_hits                     32036                       # ITB hits
system.cpu02.itb.fetch_misses                      70                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                 32106                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                          93669                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles             9509                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                       206463                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                     35743                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches            21810                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       71680                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  3119                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                 59                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         2379                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           36                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                   32036                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 522                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples            85232                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            2.422365                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           2.955776                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  44098     51.74%     51.74% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                   2057      2.41%     54.15% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                   3633      4.26%     58.41% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                   5937      6.97%     65.38% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                   9859     11.57%     76.95% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                   1291      1.51%     78.46% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                   5570      6.54%     85.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                   2278      2.67%     87.67% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                  10509     12.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total              85232                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.381588                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      2.204176                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                  11961                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               38133                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                   31294                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                2763                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                 1071                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved               3891                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 501                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts               187668                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                2150                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                 1071                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                  13738                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                 11558                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles        22606                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                   32163                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                4086                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts               182668                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                 399                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                  633                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                 1599                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                  431                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands            121520                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              221187                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups         208255                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups           12926                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps               96619                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  24901                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              616                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          592                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                   10309                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads              30185                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores             11439                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads            3267                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores           2794                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                   156727                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded              1074                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                  151399                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             433                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined         28047                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        13355                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved          208                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples        85232                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       1.776316                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      2.261595                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0             43709     51.28%     51.28% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              6140      7.20%     58.49% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2              8310      9.75%     68.24% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3              7162      8.40%     76.64% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4              5441      6.38%     83.02% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5              4794      5.62%     88.65% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6              7350      8.62%     97.27% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7              1289      1.51%     98.78% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8              1037      1.22%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total         85232                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  1177     25.55%     25.55% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     25.55% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     25.55% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                 101      2.19%     27.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     27.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     27.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                368      7.99%     35.74% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     35.74% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     35.74% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     35.74% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     35.74% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     35.74% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     35.74% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     35.74% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     35.74% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     35.74% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     35.74% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     35.74% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     35.74% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     35.74% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     35.74% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     35.74% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     35.74% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     35.74% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     35.74% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     35.74% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     35.74% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.74% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     35.74% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                 1895     41.14%     76.88% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                1065     23.12%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu              105739     69.84%     69.84% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                192      0.13%     69.97% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     69.97% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd              2947      1.95%     71.92% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     71.92% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     71.92% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult             1937      1.28%     73.20% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     73.20% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     73.20% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     73.20% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     73.20% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     73.20% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     73.20% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     73.20% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     73.20% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     73.20% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     73.20% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     73.20% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.20% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     73.20% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.20% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.20% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.20% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.20% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.20% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.20% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     73.20% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.20% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.20% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead              30509     20.15%     93.35% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite             10071      6.65%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total               151399                       # Type of FU issued
system.cpu02.iq.rate                         1.616319                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                      4606                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.030423                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           368742                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes          172097                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses       136744                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads             24327                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes            13794                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses        10464                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses               143457                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                 12544                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads            966                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         5019                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores         3199                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked         1213                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                 1071                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                  4396                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                1368                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts            176577                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             347                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts               30185                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts              11439                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              558                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                   21                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                1336                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           45                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          324                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          790                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts               1114                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts              149581                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts               29701                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            1818                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                       18776                       # number of nop insts executed
system.cpu02.iew.exec_refs                      39408                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                  29597                       # Number of branches executed
system.cpu02.iew.exec_stores                     9707                       # Number of stores executed
system.cpu02.iew.exec_rate                   1.596910                       # Inst execution rate
system.cpu02.iew.wb_sent                       148062                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                      147208                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   82672                       # num instructions producing a value
system.cpu02.iew.wb_consumers                  102394                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     1.571577                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.807391                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts         29367                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           866                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             935                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        80846                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     1.803899                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.752106                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        46893     58.00%     58.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1         8716     10.78%     68.78% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         3940      4.87%     73.66% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         2140      2.65%     76.30% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4         2888      3.57%     79.88% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         4308      5.33%     85.21% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          813      1.01%     86.21% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7         4332      5.36%     91.57% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8         6816      8.43%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        80846                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts             145838                       # Number of instructions committed
system.cpu02.commit.committedOps               145838                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                        33406                       # Number of memory references committed
system.cpu02.commit.loads                       25166                       # Number of loads committed
system.cpu02.commit.membars                       409                       # Number of memory barriers committed
system.cpu02.commit.branches                    26326                       # Number of branches committed
system.cpu02.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                  124395                       # Number of committed integer instructions.
system.cpu02.commit.function_calls               2469                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass        16088     11.03%     11.03% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          91010     62.40%     73.44% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           115      0.08%     73.52% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     73.52% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd         2878      1.97%     75.49% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     75.49% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     75.49% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult         1920      1.32%     76.81% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     76.81% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     76.81% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     76.81% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     76.81% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     76.81% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     76.81% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     76.81% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     76.81% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     76.81% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     76.81% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     76.81% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     76.81% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     76.81% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     76.81% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     76.81% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     76.81% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     76.81% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     76.81% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     76.81% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     76.81% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.81% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.81% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead         25575     17.54%     94.34% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         8252      5.66%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total          145838                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                6816                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                     247935                       # The number of ROB reads
system.cpu02.rob.rob_writes                    354773                       # The number of ROB writes
system.cpu02.timesIdled                           164                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          8437                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     955375                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                    129754                       # Number of Instructions Simulated
system.cpu02.committedOps                      129754                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.721897                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.721897                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             1.385240                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       1.385240                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                 190872                       # number of integer regfile reads
system.cpu02.int_regfile_writes                102933                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                   11194                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                   8199                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                   958                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                  357                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements            1230                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          19.170259                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             31026                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs            1288                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           24.088509                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle      1146240207                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    19.170259                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.299535                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.299535                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses           72586                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses          72586                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data        24283                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total         24283                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data         6024                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         6024                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data          134                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total          134                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data          105                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total          105                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data        30307                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total          30307                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data        30307                       # number of overall hits
system.cpu02.dcache.overall_hits::total         30307                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data         2719                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         2719                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data         2054                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         2054                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data           65                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           65                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data           51                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           51                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data         4773                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total         4773                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data         4773                       # number of overall misses
system.cpu02.dcache.overall_misses::total         4773                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data    134333505                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total    134333505                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data    109027098                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total    109027098                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data      1638171                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total      1638171                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data       625779                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total       625779                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data       146286                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total       146286                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data    243360603                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total    243360603                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data    243360603                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total    243360603                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data        27002                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total        27002                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data         8078                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         8078                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data          199                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total          199                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data          156                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total          156                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data        35080                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total        35080                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data        35080                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total        35080                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.100696                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.100696                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.254271                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.254271                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.326633                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.326633                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.326923                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.326923                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.136060                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.136060                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.136060                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.136060                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 49405.481795                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 49405.481795                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 53080.378773                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 53080.378773                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 25202.630769                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 25202.630769                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data 12270.176471                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total 12270.176471                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 50986.927090                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 50986.927090                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 50986.927090                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 50986.927090                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs         3693                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          120                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs             162                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    22.796296                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          120                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          782                       # number of writebacks
system.cpu02.dcache.writebacks::total             782                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data         1456                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total         1456                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data         1390                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total         1390                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data            9                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data         2846                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total         2846                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data         2846                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total         2846                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data         1263                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total         1263                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          664                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          664                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data           56                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total           56                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data           49                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total           49                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data         1927                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total         1927                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data         1927                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total         1927                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data     47136600                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total     47136600                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data     31658126                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total     31658126                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data       823149                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total       823149                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data       573534                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total       573534                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data       141642                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total       141642                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data     78794726                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total     78794726                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data     78794726                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total     78794726                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.046774                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.046774                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.082199                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.082199                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.281407                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.281407                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.314103                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.314103                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.054932                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.054932                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.054932                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.054932                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 37321.140143                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 37321.140143                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 47677.900602                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 47677.900602                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data 14699.089286                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14699.089286                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data 11704.775510                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total 11704.775510                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 40889.842242                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 40889.842242                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 40889.842242                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 40889.842242                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements             470                       # number of replacements
system.cpu02.icache.tags.tagsinuse         115.802094                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs             30931                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             954                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           32.422432                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   115.802094                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.226176                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.226176                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1          146                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          338                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           65024                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          65024                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst        30931                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         30931                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst        30931                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          30931                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst        30931                       # number of overall hits
system.cpu02.icache.overall_hits::total         30931                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst         1104                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         1104                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst         1104                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         1104                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst         1104                       # number of overall misses
system.cpu02.icache.overall_misses::total         1104                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     40964723                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     40964723                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     40964723                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     40964723                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     40964723                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     40964723                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst        32035                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        32035                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst        32035                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        32035                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst        32035                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        32035                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.034462                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.034462                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.034462                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.034462                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.034462                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.034462                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 37105.727355                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 37105.727355                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 37105.727355                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 37105.727355                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 37105.727355                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 37105.727355                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs           58                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs    19.333333                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks          470                       # number of writebacks
system.cpu02.icache.writebacks::total             470                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst          150                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total          150                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst          150                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total          150                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst          150                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total          150                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst          954                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total          954                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst          954                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total          954                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst          954                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total          954                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     30558680                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     30558680                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     30558680                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     30558680                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     30558680                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     30558680                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.029780                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.029780                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.029780                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.029780                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.029780                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.029780                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 32032.159329                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 32032.159329                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 32032.159329                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 32032.159329                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 32032.159329                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 32032.159329                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                 38766                       # Number of BP lookups
system.cpu03.branchPred.condPredicted           27665                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect            1440                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups              27322                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                 19542                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           71.524779                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                  5044                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups           115                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits               24                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses             91                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           22                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                      31795                       # DTB read hits
system.cpu03.dtb.read_misses                      420                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                  32215                       # DTB read accesses
system.cpu03.dtb.write_hits                     11434                       # DTB write hits
system.cpu03.dtb.write_misses                      28                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                 11462                       # DTB write accesses
system.cpu03.dtb.data_hits                      43229                       # DTB hits
system.cpu03.dtb.data_misses                      448                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                  43677                       # DTB accesses
system.cpu03.itb.fetch_hits                     35197                       # ITB hits
system.cpu03.itb.fetch_misses                      67                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                 35264                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                         149927                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles            11399                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                       222649                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                     38766                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches            24610                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       70085                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  3197                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                 71                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles        50428                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         2376                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles           53                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                   35197                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 498                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples           136010                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            1.637005                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           2.662868                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  90890     66.83%     66.83% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                   2793      2.05%     68.88% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                   3870      2.85%     71.72% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                   6321      4.65%     76.37% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                  11012      8.10%     84.47% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                   1994      1.47%     85.93% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                   5975      4.39%     90.33% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                   1955      1.44%     91.77% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                  11200      8.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total             136010                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.258566                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      1.485049                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                  13289                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               33339                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                   35013                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                2854                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                 1087                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved               5296                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 526                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts               203436                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                2327                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                 1087                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                  15191                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                 12757                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles        16231                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                   35851                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                4465                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts               198097                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                 512                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                  995                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                 1935                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                  421                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands            130973                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups              235306                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups         222486                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups           12815                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps              105348                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  25625                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              535                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          517                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                   10420                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads              32749                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores             13264                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads            3399                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores           1648                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                   168740                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               955                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                  163370                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             466                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined         28623                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        13371                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved          198                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples       136010                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       1.201162                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      2.043024                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0             91012     66.92%     66.92% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              6673      4.91%     71.82% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2              9353      6.88%     78.70% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3              7965      5.86%     84.55% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4              5698      4.19%     88.74% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5              5095      3.75%     92.49% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6              7082      5.21%     97.70% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7              1719      1.26%     98.96% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8              1413      1.04%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total        136010                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  1268     29.42%     29.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     29.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     29.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                  93      2.16%     31.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     31.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     31.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                384      8.91%     40.49% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     40.49% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     40.49% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     40.49% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     40.49% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     40.49% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     40.49% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     40.49% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     40.49% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     40.49% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     40.49% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     40.49% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     40.49% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     40.49% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     40.49% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     40.49% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     40.49% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     40.49% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     40.49% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     40.49% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     40.49% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.49% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     40.49% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                 1456     33.78%     74.27% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                1109     25.73%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu              113392     69.41%     69.41% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                176      0.11%     69.52% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     69.52% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd              2927      1.79%     71.31% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     71.31% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     71.31% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult             1927      1.18%     72.49% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     72.49% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     72.49% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     72.49% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     72.49% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     72.49% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     72.49% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     72.49% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     72.49% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     72.49% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     72.49% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     72.49% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.49% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     72.49% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.49% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.49% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.49% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.49% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.49% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.49% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     72.49% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.49% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.49% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead              33006     20.20%     92.69% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite             11938      7.31%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total               163370                       # Type of FU issued
system.cpu03.iq.rate                         1.089664                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                      4310                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.026382                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           443422                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes          184845                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses       148600                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads             24104                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes            13536                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses        10406                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses               155249                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                 12427                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads           1945                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         4939                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores         3627                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked         1106                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                 1087                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                  5645                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                1671                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts            191162                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             329                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts               32749                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts              13264                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts              486                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                   52                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                1601                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           65                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          352                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          769                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts               1121                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts              161357                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts               32215                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts            2013                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                       21467                       # number of nop insts executed
system.cpu03.iew.exec_refs                      43677                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                  32533                       # Number of branches executed
system.cpu03.iew.exec_stores                    11462                       # Number of stores executed
system.cpu03.iew.exec_rate                   1.076237                       # Inst execution rate
system.cpu03.iew.wb_sent                       159916                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                      159006                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   89952                       # num instructions producing a value
system.cpu03.iew.wb_consumers                  112483                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     1.060556                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.799694                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts         30344                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           757                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             929                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        81168                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     1.964062                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.897585                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0        46308     57.05%     57.05% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1         7573      9.33%     66.38% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         4497      5.54%     71.92% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3         2154      2.65%     74.58% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4         2764      3.41%     77.98% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5         4065      5.01%     82.99% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          924      1.14%     84.13% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7         3599      4.43%     88.56% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         9284     11.44%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        81168                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts             159419                       # Number of instructions committed
system.cpu03.commit.committedOps               159419                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                        37447                       # Number of memory references committed
system.cpu03.commit.loads                       27810                       # Number of loads committed
system.cpu03.commit.membars                       366                       # Number of memory barriers committed
system.cpu03.commit.branches                    29037                       # Number of branches committed
system.cpu03.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                  135913                       # Number of committed integer instructions.
system.cpu03.commit.function_calls               3665                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass        18351     11.51%     11.51% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          98324     61.68%     73.19% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           113      0.07%     73.26% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     73.26% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd         2878      1.81%     75.06% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     75.06% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult         1920      1.20%     76.27% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     76.27% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     76.27% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     76.27% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     76.27% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     76.27% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     76.27% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     76.27% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     76.27% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     76.27% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     76.27% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     76.27% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     76.27% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     76.27% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     76.27% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     76.27% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     76.27% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     76.27% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     76.27% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     76.27% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     76.27% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.27% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.27% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead         28176     17.67%     93.94% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         9657      6.06%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total          159419                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                9284                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                     260334                       # The number of ROB reads
system.cpu03.rob.rob_writes                    383946                       # The number of ROB writes
system.cpu03.timesIdled                           179                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                         13917                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     948000                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                    141072                       # Number of Instructions Simulated
system.cpu03.committedOps                      141072                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             1.062769                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       1.062769                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.940938                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.940938                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                 203106                       # number of integer regfile reads
system.cpu03.int_regfile_writes                111491                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                   11145                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                   8142                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                  1135                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                  560                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements            1619                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          18.485291                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             34428                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs            1678                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           20.517282                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle      1122661458                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    18.485291                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.288833                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.288833                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           78971                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          78971                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data        25350                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         25350                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data         8409                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         8409                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data          184                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total          184                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data          200                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total          200                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data        33759                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          33759                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data        33759                       # number of overall hits
system.cpu03.dcache.overall_hits::total         33759                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data         3209                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         3209                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data          959                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          959                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data          124                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total          124                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data           65                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           65                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data         4168                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         4168                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data         4168                       # number of overall misses
system.cpu03.dcache.overall_misses::total         4168                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data    156084840                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total    156084840                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data     87579961                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total     87579961                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data      1988793                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total      1988793                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data       743040                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total       743040                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data        54567                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total        54567                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data    243664801                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total    243664801                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data    243664801                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total    243664801                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data        28559                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        28559                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data         9368                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         9368                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data          308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total          308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data          265                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total          265                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data        37927                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        37927                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data        37927                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        37927                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.112364                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.112364                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.102370                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.102370                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.402597                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.402597                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.245283                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.245283                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.109895                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.109895                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.109895                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.109895                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 48639.713306                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 48639.713306                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 91324.255474                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 91324.255474                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 16038.653226                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 16038.653226                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data 11431.384615                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total 11431.384615                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 58460.844770                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 58460.844770                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 58460.844770                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 58460.844770                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs         3340                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          229                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs             148                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    22.567568                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets   114.500000                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          878                       # number of writebacks
system.cpu03.dcache.writebacks::total             878                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data         1565                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total         1565                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          610                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          610                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data           25                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total           25                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data         2175                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total         2175                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data         2175                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total         2175                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data         1644                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total         1644                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          349                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          349                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data           99                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total           99                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data           63                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total           63                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data         1993                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total         1993                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data         1993                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total         1993                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data     54400977                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total     54400977                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data     23601951                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total     23601951                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data      1001943                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total      1001943                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data       672219                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total       672219                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data        52245                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total        52245                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data     78002928                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total     78002928                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data     78002928                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total     78002928                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.057565                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.057565                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.037254                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.037254                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.321429                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.321429                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.237736                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.237736                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.052548                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.052548                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.052548                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.052548                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 33090.618613                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 33090.618613                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 67627.366762                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 67627.366762                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data 10120.636364                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10120.636364                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data 10670.142857                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total 10670.142857                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 39138.448570                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 39138.448570                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 39138.448570                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 39138.448570                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements             569                       # number of replacements
system.cpu03.icache.tags.tagsinuse         110.086062                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             33993                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            1027                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           33.099318                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   110.086062                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.215012                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.215012                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1          151                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          307                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           71417                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          71417                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst        33993                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         33993                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst        33993                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          33993                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst        33993                       # number of overall hits
system.cpu03.icache.overall_hits::total         33993                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst         1202                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1202                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst         1202                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1202                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst         1202                       # number of overall misses
system.cpu03.icache.overall_misses::total         1202                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     55011663                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     55011663                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     55011663                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     55011663                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     55011663                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     55011663                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst        35195                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        35195                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst        35195                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        35195                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst        35195                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        35195                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.034153                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.034153                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.034153                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.034153                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.034153                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.034153                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 45766.774542                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 45766.774542                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 45766.774542                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 45766.774542                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 45766.774542                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 45766.774542                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs           50                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs           25                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks          569                       # number of writebacks
system.cpu03.icache.writebacks::total             569                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst          175                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total          175                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst          175                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total          175                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst          175                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total          175                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst         1027                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total         1027                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst         1027                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total         1027                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst         1027                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total         1027                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     39402018                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     39402018                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     39402018                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     39402018                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     39402018                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     39402018                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.029180                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.029180                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.029180                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.029180                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.029180                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.029180                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 38366.132425                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 38366.132425                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 38366.132425                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 38366.132425                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 38366.132425                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 38366.132425                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                 17928                       # Number of BP lookups
system.cpu04.branchPred.condPredicted           15365                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             895                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups              15699                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                  8107                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           51.640232                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                  1010                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups           101                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses            101                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           26                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                      12482                       # DTB read hits
system.cpu04.dtb.read_misses                      346                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                  12828                       # DTB read accesses
system.cpu04.dtb.write_hits                      3959                       # DTB write hits
system.cpu04.dtb.write_misses                      36                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                  3995                       # DTB write accesses
system.cpu04.dtb.data_hits                      16441                       # DTB hits
system.cpu04.dtb.data_misses                      382                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                  16823                       # DTB accesses
system.cpu04.itb.fetch_hits                     15117                       # ITB hits
system.cpu04.itb.fetch_misses                      80                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                 15197                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                          59127                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles             7795                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                       104498                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                     17928                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches             9117                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       33341                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  1983                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                124                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         2673                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                   15117                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 406                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            44978                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            2.323314                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           3.027926                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  25307     56.27%     56.27% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                    844      1.88%     58.14% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                   1023      2.27%     60.42% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                   3258      7.24%     67.66% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                   4123      9.17%     76.83% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                    429      0.95%     77.78% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                   2952      6.56%     84.34% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                    851      1.89%     86.24% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                   6191     13.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              44978                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.303212                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      1.767348                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                   9976                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               17342                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                   15626                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                1368                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  656                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved               1064                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 345                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts                93328                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                1378                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  656                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                  10832                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                  8906                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         5857                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                   16048                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                2669                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts                90820                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                 366                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                  888                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                 1294                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                  291                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands             62137                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups              115820                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups         103111                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups           12702                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps               48549                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  13588                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              157                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts          133                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                    5214                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads              12612                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              4830                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads             422                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores            256                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                    79653                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               184                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                   76949                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             307                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined         14862                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined         7159                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           58                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        44978                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       1.710814                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      2.329771                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0             24869     55.29%     55.29% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              2374      5.28%     60.57% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2              4435      9.86%     70.43% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3              3718      8.27%     78.70% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4              1800      4.00%     82.70% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5              1681      3.74%     86.44% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6              4419      9.82%     96.26% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7              1024      2.28%     98.54% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8               658      1.46%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         44978                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  1032     47.98%     47.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     47.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     47.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                  86      4.00%     51.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     51.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     51.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                328     15.25%     67.22% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     67.22% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     67.22% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     67.22% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     67.22% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     67.22% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     67.22% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     67.22% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     67.22% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     67.22% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     67.22% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     67.22% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     67.22% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     67.22% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     67.22% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     67.22% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     67.22% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     67.22% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     67.22% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     67.22% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     67.22% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.22% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     67.22% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                  499     23.20%     90.42% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 206      9.58%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu               54661     71.04%     71.04% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                190      0.25%     71.29% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     71.29% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd              2917      3.79%     75.08% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     75.08% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     75.08% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult             1929      2.51%     77.59% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     77.59% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     77.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     77.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     77.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     77.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     77.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     77.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     77.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     77.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     77.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     77.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     77.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     77.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.59% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead              13127     17.06%     94.64% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              4121      5.36%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total                76949                       # Type of FU issued
system.cpu04.iq.rate                         1.301419                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                      2151                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.027954                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           177487                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes           81231                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses        63828                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads             23847                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes            13494                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses        10372                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses                66838                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                 12258                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads            266                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         2291                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           29                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores         1477                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked          987                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  656                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                  2339                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                1410                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts             87507                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             191                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts               12612                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               4830                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts              121                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                   14                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                1385                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           29                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          144                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          515                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                659                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts               75978                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts               12829                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             971                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                        7670                       # number of nop insts executed
system.cpu04.iew.exec_refs                      16824                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                  14745                       # Number of branches executed
system.cpu04.iew.exec_stores                     3995                       # Number of stores executed
system.cpu04.iew.exec_rate                   1.284997                       # Inst execution rate
system.cpu04.iew.wb_sent                        74773                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                       74200                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   44589                       # num instructions producing a value
system.cpu04.iew.wb_consumers                   55640                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     1.254926                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.801384                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts         15035                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           126                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             560                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        42634                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     1.684313                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.721104                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0        26840     62.95%     62.95% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1         3552      8.33%     71.29% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         1684      3.95%     75.24% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3          705      1.65%     76.89% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4         1115      2.62%     79.50% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5         2652      6.22%     85.73% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          427      1.00%     86.73% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7         2780      6.52%     93.25% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         2879      6.75%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        42634                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts              71809                       # Number of instructions committed
system.cpu04.commit.committedOps                71809                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                        13674                       # Number of memory references committed
system.cpu04.commit.loads                       10321                       # Number of loads committed
system.cpu04.commit.membars                        44                       # Number of memory barriers committed
system.cpu04.commit.branches                    13058                       # Number of branches committed
system.cpu04.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                   60267                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                521                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass         6838      9.52%      9.52% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          46339     64.53%     74.05% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           115      0.16%     74.21% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     74.21% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd         2878      4.01%     78.22% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     78.22% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     78.22% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult         1920      2.67%     80.90% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     80.90% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     80.90% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     80.90% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     80.90% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     80.90% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     80.90% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     80.90% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     80.90% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     80.90% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     80.90% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     80.90% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     80.90% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     80.90% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     80.90% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     80.90% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     80.90% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     80.90% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     80.90% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     80.90% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     80.90% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.90% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.90% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead         10365     14.43%     95.33% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         3354      4.67%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total           71809                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                2879                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                     125611                       # The number of ROB reads
system.cpu04.rob.rob_writes                    176013                       # The number of ROB writes
system.cpu04.timesIdled                           185                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                         14149                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     988681                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                     64975                       # Number of Instructions Simulated
system.cpu04.committedOps                       64975                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.909996                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.909996                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             1.098906                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       1.098906                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                  93988                       # number of integer regfile reads
system.cpu04.int_regfile_writes                 47894                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                   11123                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                   8109                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                   204                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   91                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements             607                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          17.661274                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             12488                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs             666                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           18.750751                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle      1130053545                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    17.661274                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.275957                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.275957                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses           30102                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses          30102                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data         9712                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          9712                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data         2681                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         2681                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data           44                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           44                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           30                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           30                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data        12393                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          12393                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data        12393                       # number of overall hits
system.cpu04.dcache.overall_hits::total         12393                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         1566                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         1566                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data          629                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total          629                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data           14                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data           13                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data         2195                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         2195                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data         2195                       # number of overall misses
system.cpu04.dcache.overall_misses::total         2195                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data    144745353                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total    144745353                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data     88189486                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total     88189486                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data       847530                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total       847530                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data       125388                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total       125388                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data         9288                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total         9288                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data    232934839                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total    232934839                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data    232934839                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total    232934839                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data        11278                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        11278                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data         3310                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         3310                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           58                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           58                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           43                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           43                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data        14588                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        14588                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data        14588                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        14588                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.138854                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.138854                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.190030                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.190030                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.241379                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.241379                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.302326                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.302326                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.150466                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.150466                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.150466                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.150466                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 92429.982759                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 92429.982759                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 140205.860095                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 140205.860095                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 60537.857143                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 60537.857143                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data  9645.230769                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total  9645.230769                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 106120.655581                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 106120.655581                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 106120.655581                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 106120.655581                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs         2780                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          118                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs             130                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    21.384615                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          118                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          381                       # number of writebacks
system.cpu04.dcache.writebacks::total             381                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data         1002                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total         1002                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data          455                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total          455                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data            5                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data         1457                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total         1457                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data         1457                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total         1457                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data          564                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total          564                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          174                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          174                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            9                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data           13                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data          738                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total          738                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data          738                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total          738                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data     38835450                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total     38835450                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data     21894121                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total     21894121                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data       105651                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total       105651                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data       111456                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total       111456                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data         8127                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total         8127                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     60729571                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     60729571                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     60729571                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     60729571                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.050009                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.050009                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.052568                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.052568                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.155172                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.155172                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.302326                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.302326                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.050590                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.050590                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.050590                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.050590                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 68857.180851                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 68857.180851                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 125828.281609                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 125828.281609                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data        11739                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total        11739                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data  8573.538462                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total  8573.538462                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 82289.391599                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 82289.391599                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 82289.391599                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 82289.391599                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements             253                       # number of replacements
system.cpu04.icache.tags.tagsinuse         107.057531                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs             14274                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             714                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           19.991597                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   107.057531                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.209097                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.209097                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           30942                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          30942                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst        14274                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         14274                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst        14274                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          14274                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst        14274                       # number of overall hits
system.cpu04.icache.overall_hits::total         14274                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst          840                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          840                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst          840                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          840                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst          840                       # number of overall misses
system.cpu04.icache.overall_misses::total          840                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     52192755                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     52192755                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     52192755                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     52192755                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     52192755                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     52192755                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst        15114                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        15114                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst        15114                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        15114                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst        15114                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        15114                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.055578                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.055578                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.055578                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.055578                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.055578                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.055578                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 62134.232143                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 62134.232143                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 62134.232143                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 62134.232143                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 62134.232143                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 62134.232143                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs           52                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs           26                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks          253                       # number of writebacks
system.cpu04.icache.writebacks::total             253                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst          126                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total          126                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst          126                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total          126                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst          126                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total          126                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          714                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          714                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          714                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          714                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          714                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          714                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     36118710                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     36118710                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     36118710                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     36118710                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     36118710                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     36118710                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.047241                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.047241                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.047241                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.047241                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.047241                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.047241                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 50586.428571                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 50586.428571                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 50586.428571                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 50586.428571                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 50586.428571                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 50586.428571                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                 38392                       # Number of BP lookups
system.cpu05.branchPred.condPredicted           29162                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect            1485                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups              26210                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                 19480                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           74.322778                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                  4069                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect               14                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups           137                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits               17                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses            120                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           26                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                      29518                       # DTB read hits
system.cpu05.dtb.read_misses                      441                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                  29959                       # DTB read accesses
system.cpu05.dtb.write_hits                      9560                       # DTB write hits
system.cpu05.dtb.write_misses                      36                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                  9596                       # DTB write accesses
system.cpu05.dtb.data_hits                      39078                       # DTB hits
system.cpu05.dtb.data_misses                      477                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                  39555                       # DTB accesses
system.cpu05.itb.fetch_hits                     34537                       # ITB hits
system.cpu05.itb.fetch_misses                      79                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                 34616                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                         139346                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles            10664                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                       215226                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                     38392                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches            23566                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       66387                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  3273                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                 82                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles        49347                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         2636                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles           62                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                   34537                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 532                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples           130814                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            1.645283                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           2.664408                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  87449     66.85%     66.85% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                   2382      1.82%     68.67% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                   3327      2.54%     71.21% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                   6722      5.14%     76.35% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                  10538      8.06%     84.41% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                   1541      1.18%     85.59% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                   6406      4.90%     90.48% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                   1861      1.42%     91.91% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                  10588      8.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total             130814                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.275516                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      1.544544                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                  13123                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles               30599                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                   33953                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                2680                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                 1112                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved               4294                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 540                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts               195526                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                2412                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                 1112                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                  14894                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                 11473                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles        15134                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                   34752                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                4102                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts               190291                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                 501                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                  705                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                 1835                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                  412                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands            125747                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups              226582                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups         213663                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups           12913                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps              100326                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  25421                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              485                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts          459                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                    9763                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads              30474                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores             11357                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads            2690                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores           1565                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                   162387                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               817                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                  156677                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             442                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined         28452                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined        13538                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved          209                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples       130814                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       1.197708                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      2.045401                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0             87977     67.25%     67.25% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              5742      4.39%     71.64% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2              9469      7.24%     78.88% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3              8017      6.13%     85.01% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4              4695      3.59%     88.60% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5              4440      3.39%     91.99% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6              7547      5.77%     97.76% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7              1732      1.32%     99.09% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8              1195      0.91%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total        130814                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  1261     32.51%     32.51% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     32.51% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     32.51% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                  96      2.47%     34.98% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     34.98% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     34.98% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                361      9.31%     44.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     44.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     44.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     44.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     44.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     44.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     44.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     44.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     44.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     44.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     44.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     44.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     44.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     44.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     44.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     44.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     44.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     44.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     44.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     44.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     44.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     44.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                 1287     33.18%     77.47% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 874     22.53%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu              110969     70.83%     70.83% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                198      0.13%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd              2943      1.88%     72.83% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     72.83% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     72.83% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult             1937      1.24%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead              30641     19.56%     93.63% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              9985      6.37%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total               156677                       # Type of FU issued
system.cpu05.iq.rate                         1.124374                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                      3879                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.024758                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           424302                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes          178005                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses       141961                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads             24187                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes            13702                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses        10449                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses               148088                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                 12464                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads           1388                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         4920                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           53                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores         3468                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked         1157                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                 1112                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                  4490                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                1745                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts            183690                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             380                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts               30474                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts              11357                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts              422                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                   35                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                1695                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           53                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          340                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          798                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts               1138                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts              154803                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts               29959                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts            1874                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                       20486                       # number of nop insts executed
system.cpu05.iew.exec_refs                      39555                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                  31944                       # Number of branches executed
system.cpu05.iew.exec_stores                     9596                       # Number of stores executed
system.cpu05.iew.exec_rate                   1.110925                       # Inst execution rate
system.cpu05.iew.wb_sent                       153303                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                      152410                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   87625                       # num instructions producing a value
system.cpu05.iew.wb_consumers                  107575                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     1.093752                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.814548                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts         29896                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls           608                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             961                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        77037                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.977712                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.868247                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0        43097     55.94%     55.94% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1         8009     10.40%     66.34% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         3923      5.09%     71.43% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3         1832      2.38%     73.81% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4         2414      3.13%     76.94% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5         4821      6.26%     83.20% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          882      1.14%     84.35% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7         4519      5.87%     90.21% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         7540      9.79%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        77037                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts             152357                       # Number of instructions committed
system.cpu05.commit.committedOps               152357                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                        33443                       # Number of memory references committed
system.cpu05.commit.loads                       25554                       # Number of loads committed
system.cpu05.commit.membars                       291                       # Number of memory barriers committed
system.cpu05.commit.branches                    28612                       # Number of branches committed
system.cpu05.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                  129681                       # Number of committed integer instructions.
system.cpu05.commit.function_calls               2771                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass        17609     11.56%     11.56% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          96086     63.07%     74.62% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           115      0.08%     74.70% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     74.70% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd         2878      1.89%     76.59% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     76.59% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     76.59% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult         1920      1.26%     77.85% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     77.85% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     77.85% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     77.85% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     77.85% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     77.85% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     77.85% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     77.85% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     77.85% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     77.85% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     77.85% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     77.85% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     77.85% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     77.85% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     77.85% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     77.85% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     77.85% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     77.85% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     77.85% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     77.85% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     77.85% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.85% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.85% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead         25845     16.96%     94.81% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         7904      5.19%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total          152357                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                7540                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                     250359                       # The number of ROB reads
system.cpu05.rob.rob_writes                    368928                       # The number of ROB writes
system.cpu05.timesIdled                           162                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          8532                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     958581                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                    134752                       # Number of Instructions Simulated
system.cpu05.committedOps                      134752                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             1.034092                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       1.034092                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.967032                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.967032                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                 194622                       # number of integer regfile reads
system.cpu05.int_regfile_writes                106317                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                   11189                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                   8182                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                   925                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                  441                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements            1212                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          16.504404                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             31552                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            1268                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           24.883281                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle      1125320148                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    16.504404                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.257881                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.257881                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           71539                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          71539                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data        24252                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         24252                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data         6764                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         6764                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data          174                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          174                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data          143                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          143                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data        31016                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          31016                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data        31016                       # number of overall hits
system.cpu05.dcache.overall_hits::total         31016                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         2617                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         2617                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data          921                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          921                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data           64                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           64                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data           58                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           58                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         3538                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         3538                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         3538                       # number of overall misses
system.cpu05.dcache.overall_misses::total         3538                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data    132861357                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total    132861357                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data     94631867                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total     94631867                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data      1581282                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total      1581282                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data       842886                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total       842886                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data        13932                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total        13932                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data    227493224                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total    227493224                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data    227493224                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total    227493224                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data        26869                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        26869                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data         7685                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         7685                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data          238                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          238                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data          201                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          201                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data        34554                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        34554                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data        34554                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        34554                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.097398                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.097398                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.119844                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.119844                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.268908                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.268908                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.288557                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.288557                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.102390                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.102390                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.102390                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.102390                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 50768.573558                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 50768.573558                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 102749.041260                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 102749.041260                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data 24707.531250                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total 24707.531250                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data 14532.517241                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total 14532.517241                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 64299.950254                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 64299.950254                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 64299.950254                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 64299.950254                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs         3387                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          116                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs             162                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    20.907407                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          116                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          725                       # number of writebacks
system.cpu05.dcache.writebacks::total             725                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data         1339                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total         1339                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          597                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          597                       # number of WriteReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::cpu05.data           12                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::total           12                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data         1936                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total         1936                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data         1936                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total         1936                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data         1278                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total         1278                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          324                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          324                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data           52                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total           52                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data           58                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total           58                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data         1602                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total         1602                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data         1602                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total         1602                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data     49106817                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total     49106817                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data     25997093                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total     25997093                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data       587466                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total       587466                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data       776709                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total       776709                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data        12771                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total        12771                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     75103910                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     75103910                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     75103910                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     75103910                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.047564                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.047564                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.042160                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.042160                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.218487                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.218487                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.288557                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.288557                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.046362                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.046362                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.046362                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.046362                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 38424.739437                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 38424.739437                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 80237.941358                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 80237.941358                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data 11297.423077                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11297.423077                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data 13391.534483                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total 13391.534483                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 46881.342072                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 46881.342072                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 46881.342072                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 46881.342072                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements             597                       # number of replacements
system.cpu05.icache.tags.tagsinuse         104.118594                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs             33308                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            1084                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           30.726937                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   104.118594                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.203357                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.203357                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          403                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           70154                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          70154                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst        33308                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         33308                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst        33308                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          33308                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst        33308                       # number of overall hits
system.cpu05.icache.overall_hits::total         33308                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst         1227                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1227                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst         1227                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1227                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst         1227                       # number of overall misses
system.cpu05.icache.overall_misses::total         1227                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     39260376                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     39260376                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     39260376                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     39260376                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     39260376                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     39260376                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst        34535                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        34535                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst        34535                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        34535                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst        34535                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        34535                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.035529                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.035529                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.035529                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.035529                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.035529                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.035529                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 31997.046455                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 31997.046455                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 31997.046455                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 31997.046455                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 31997.046455                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 31997.046455                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs           21                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks          597                       # number of writebacks
system.cpu05.icache.writebacks::total             597                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst          143                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total          143                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst          143                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total          143                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst          143                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total          143                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst         1084                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total         1084                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst         1084                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total         1084                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst         1084                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total         1084                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     29431350                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     29431350                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     29431350                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     29431350                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     29431350                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     29431350                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.031388                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.031388                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.031388                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.031388                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.031388                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.031388                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 27150.691882                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 27150.691882                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 27150.691882                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 27150.691882                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 27150.691882                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 27150.691882                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                 22994                       # Number of BP lookups
system.cpu06.branchPred.condPredicted           18457                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect            1062                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups              17707                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                 10840                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           61.218727                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                  1922                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect               18                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups           110                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses            110                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           27                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                      17934                       # DTB read hits
system.cpu06.dtb.read_misses                      386                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                  18320                       # DTB read accesses
system.cpu06.dtb.write_hits                      6286                       # DTB write hits
system.cpu06.dtb.write_misses                      36                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                  6322                       # DTB write accesses
system.cpu06.dtb.data_hits                      24220                       # DTB hits
system.cpu06.dtb.data_misses                      422                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                  24642                       # DTB accesses
system.cpu06.itb.fetch_hits                     19583                       # ITB hits
system.cpu06.itb.fetch_misses                      73                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                 19656                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                         118222                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles             7887                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                       138629                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                     22994                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches            12762                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       49071                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                  2355                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                109                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles        49195                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         2254                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles          120                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                   19583                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 431                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples           109813                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            1.262410                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           2.512429                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  83547     76.08%     76.08% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                   1050      0.96%     77.04% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                   2171      1.98%     79.01% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                   3450      3.14%     82.16% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                   5967      5.43%     87.59% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                    559      0.51%     88.10% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                   3223      2.93%     91.03% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                   1882      1.71%     92.75% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                   7964      7.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total             109813                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.194498                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      1.172616                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                  10364                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles               28198                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                   19202                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                2033                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  821                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved               2043                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 367                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts               123809                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                1529                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  821                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                  11596                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                 10606                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles        14899                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                   19886                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                2810                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts               120173                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                 391                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                  681                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                  996                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                  169                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands             81339                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              151991                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups         139291                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups           12694                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps               62344                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  18995                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              453                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          425                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                    8108                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads              18744                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              7815                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads            2108                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores           2171                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                   104619                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               754                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                   99795                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             339                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined         21888                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined        11268                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved          218                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples       109813                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.908772                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.868574                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0             83071     75.65%     75.65% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              4068      3.70%     79.35% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2              4829      4.40%     83.75% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3              4296      3.91%     87.66% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4              3727      3.39%     91.06% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5              2959      2.69%     93.75% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6              5305      4.83%     98.58% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7               816      0.74%     99.32% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8               742      0.68%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total        109813                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  1073     30.29%     30.29% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     30.29% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     30.29% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                  88      2.48%     32.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     32.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     32.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                320      9.03%     41.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     41.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     41.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     41.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     41.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     41.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     41.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     41.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     41.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     41.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     41.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     41.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     41.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     41.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     41.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     41.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     41.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     41.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     41.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     41.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     41.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     41.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                 1414     39.91%     81.71% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 648     18.29%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu               69388     69.53%     69.53% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                185      0.19%     69.72% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     69.72% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd              2933      2.94%     72.66% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     72.66% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     72.66% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult             1927      1.93%     74.59% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     74.59% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     74.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     74.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     74.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     74.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     74.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     74.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     74.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     74.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     74.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     74.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     74.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     74.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.59% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead              18869     18.91%     93.50% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite              6489      6.50%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total                99795                       # Type of FU issued
system.cpu06.iq.rate                         0.844132                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                      3543                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.035503                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           289483                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes          113903                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses        86345                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads             23802                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes            13390                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses        10405                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses                91093                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                 12241                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads            302                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         3760                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores         2472                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked          992                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  821                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                  3799                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                1636                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts            116270                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             231                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts               18744                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts               7815                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              407                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                   16                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                1607                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           34                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          200                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          602                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                802                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts               98613                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts               18323                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts            1182                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                       10897                       # number of nop insts executed
system.cpu06.iew.exec_refs                      24645                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                  18375                       # Number of branches executed
system.cpu06.iew.exec_stores                     6322                       # Number of stores executed
system.cpu06.iew.exec_rate                   0.834134                       # Inst execution rate
system.cpu06.iew.wb_sent                        97420                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                       96750                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   55263                       # num instructions producing a value
system.cpu06.iew.wb_consumers                   70312                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     0.818376                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.785968                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts         23012                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           536                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             706                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        57184                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     1.618757                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.651029                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0        35606     62.27%     62.27% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1         5484      9.59%     71.86% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         2387      4.17%     76.03% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3         1379      2.41%     78.44% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4         2079      3.64%     82.08% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         2655      4.64%     86.72% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          595      1.04%     87.76% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7         2981      5.21%     92.97% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8         4018      7.03%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        57184                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts              92567                       # Number of instructions committed
system.cpu06.commit.committedOps                92567                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                        20327                       # Number of memory references committed
system.cpu06.commit.loads                       14984                       # Number of loads committed
system.cpu06.commit.membars                       244                       # Number of memory barriers committed
system.cpu06.commit.branches                    15951                       # Number of branches committed
system.cpu06.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                   78374                       # Number of committed integer instructions.
system.cpu06.commit.function_calls               1083                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass         9086      9.82%      9.82% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          57997     62.65%     72.47% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           113      0.12%     72.59% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     72.59% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd         2878      3.11%     75.70% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     75.70% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     75.70% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult         1920      2.07%     77.78% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     77.78% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     77.78% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     77.78% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     77.78% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     77.78% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     77.78% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     77.78% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     77.78% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     77.78% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     77.78% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     77.78% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     77.78% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     77.78% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     77.78% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     77.78% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     77.78% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     77.78% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     77.78% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     77.78% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     77.78% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.78% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.78% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead         15228     16.45%     94.23% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         5345      5.77%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total           92567                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                4018                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                     167588                       # The number of ROB reads
system.cpu06.rob.rob_writes                    234587                       # The number of ROB writes
system.cpu06.timesIdled                           172                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          8409                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     979705                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                     83485                       # Number of Instructions Simulated
system.cpu06.committedOps                       83485                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             1.416087                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       1.416087                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.706171                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.706171                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                 126270                       # number of integer regfile reads
system.cpu06.int_regfile_writes                 65388                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                   11148                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                   8154                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                   491                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                  127                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements             707                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          15.899528                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             19277                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             766                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           25.165796                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle      1140091551                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    15.899528                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.248430                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.248430                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           45268                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          45268                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data        14530                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         14530                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data         4443                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         4443                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data           50                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           35                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           35                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data        18973                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          18973                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data        18973                       # number of overall hits
system.cpu06.dcache.overall_hits::total         18973                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         2152                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         2152                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data          849                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          849                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           25                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           25                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data           14                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data         3001                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         3001                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data         3001                       # number of overall misses
system.cpu06.dcache.overall_misses::total         3001                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data    140047947                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total    140047947                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data     86411993                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total     86411993                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data      1147068                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total      1147068                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data       140481                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total       140481                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data       152091                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total       152091                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data    226459940                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total    226459940                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data    226459940                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total    226459940                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data        16682                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        16682                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data         5292                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         5292                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           75                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           75                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           49                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           49                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data        21974                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        21974                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data        21974                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        21974                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.129001                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.129001                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.160431                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.160431                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.285714                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.285714                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.136570                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.136570                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.136570                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.136570                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 65078.042286                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 65078.042286                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 101780.910483                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 101780.910483                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 45882.720000                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 45882.720000                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data 10034.357143                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total 10034.357143                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 75461.492836                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 75461.492836                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 75461.492836                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 75461.492836                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs         4030                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          122                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs             148                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    27.229730                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          122                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          408                       # number of writebacks
system.cpu06.dcache.writebacks::total             408                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data         1270                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total         1270                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data          538                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total          538                       # number of WriteReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::cpu06.data            6                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data         1808                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total         1808                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data         1808                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total         1808                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data          882                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total          882                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          311                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          311                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data           19                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data           14                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total           14                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data         1193                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total         1193                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data         1193                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total         1193                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data     44719398                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total     44719398                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data     24374015                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total     24374015                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data       334368                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total       334368                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data       130032                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total       130032                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data       146286                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total       146286                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     69093413                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     69093413                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     69093413                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     69093413                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.052871                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.052871                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.058768                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.058768                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.253333                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.253333                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.285714                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.285714                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.054291                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.054291                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.054291                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.054291                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 50702.265306                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 50702.265306                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 78373.038585                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 78373.038585                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data 17598.315789                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17598.315789                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         9288                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         9288                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 57915.685666                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 57915.685666                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 57915.685666                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 57915.685666                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             301                       # number of replacements
system.cpu06.icache.tags.tagsinuse          96.939739                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             18711                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             755                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           24.782781                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst    96.939739                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.189335                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.189335                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          372                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           39915                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          39915                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst        18711                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         18711                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst        18711                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          18711                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst        18711                       # number of overall hits
system.cpu06.icache.overall_hits::total         18711                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst          869                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          869                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst          869                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          869                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst          869                       # number of overall misses
system.cpu06.icache.overall_misses::total          869                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     35554460                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     35554460                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     35554460                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     35554460                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     35554460                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     35554460                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst        19580                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        19580                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst        19580                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        19580                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst        19580                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        19580                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.044382                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.044382                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.044382                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.044382                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.044382                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.044382                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 40914.223245                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 40914.223245                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 40914.223245                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 40914.223245                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 40914.223245                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 40914.223245                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs           10                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          301                       # number of writebacks
system.cpu06.icache.writebacks::total             301                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst          114                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total          114                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst          114                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total          114                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst          114                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total          114                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst          755                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total          755                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst          755                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total          755                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst          755                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total          755                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     26554388                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     26554388                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     26554388                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     26554388                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     26554388                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     26554388                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.038560                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.038560                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.038560                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.038560                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.038560                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.038560                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 35171.374834                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 35171.374834                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 35171.374834                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 35171.374834                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 35171.374834                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 35171.374834                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                  7986                       # Number of BP lookups
system.cpu07.branchPred.condPredicted            6170                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             758                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups               6507                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                  2076                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           31.904103                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                   655                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                8                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups           129                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits                4                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses            125                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           30                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                       6508                       # DTB read hits
system.cpu07.dtb.read_misses                      351                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                   6859                       # DTB read accesses
system.cpu07.dtb.write_hits                      3447                       # DTB write hits
system.cpu07.dtb.write_misses                      36                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                  3483                       # DTB write accesses
system.cpu07.dtb.data_hits                       9955                       # DTB hits
system.cpu07.dtb.data_misses                      387                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                  10342                       # DTB accesses
system.cpu07.itb.fetch_hits                      6565                       # ITB hits
system.cpu07.itb.fetch_misses                      93                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                  6658                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                          89806                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles             5070                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                        60062                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                      7986                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches             2735                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       22765                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                  1703                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                 98                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles        49979                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         2812                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles          124                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                    6565                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 308                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples            81699                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            0.735162                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           2.149316                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  71697     87.76%     87.76% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                    609      0.75%     88.50% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                    692      0.85%     89.35% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                    815      1.00%     90.35% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                   1234      1.51%     91.86% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                    384      0.47%     92.33% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                    498      0.61%     92.94% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                    380      0.47%     93.40% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                   5390      6.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total              81699                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.088925                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      0.668797                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                   7899                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles               15628                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                    6350                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                1257                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  586                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved                714                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 276                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts                50557                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                1085                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  586                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                   8628                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                  8135                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles         5397                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                    6813                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                2161                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts                48361                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                 338                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                  376                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                 1133                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                   55                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands             35768                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups               68535                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups          55609                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups           12917                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps               23149                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  12619                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              115                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts           96                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                    4363                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads               6827                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores              4184                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads             308                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores            197                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                    43577                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               124                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                   40774                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             252                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined         13549                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined         6829                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           35                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples        81699                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.499076                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.532222                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0             71424     87.42%     87.42% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              1954      2.39%     89.82% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2              1451      1.78%     91.59% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3              1180      1.44%     93.04% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4              1401      1.71%     94.75% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5              1041      1.27%     96.02% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6              1843      2.26%     98.28% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7               729      0.89%     99.17% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8               676      0.83%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total         81699                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                   984     50.44%     50.44% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     50.44% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     50.44% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                  90      4.61%     55.05% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     55.05% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     55.05% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                328     16.81%     71.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     71.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     71.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     71.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     71.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     71.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     71.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     71.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     71.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     71.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     71.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     71.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     71.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     71.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     71.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     71.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     71.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     71.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     71.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     71.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     71.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     71.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                  405     20.76%     92.62% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 144      7.38%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu               24984     61.27%     61.28% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                190      0.47%     61.75% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     61.75% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd              2956      7.25%     69.00% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 2      0.00%     69.00% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     69.00% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult             1929      4.73%     73.74% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     73.74% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     73.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     73.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     73.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     73.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     73.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     73.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     73.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     73.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     73.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     73.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     73.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     73.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.74% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead               7125     17.47%     91.21% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite              3584      8.79%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total                40774                       # Type of FU issued
system.cpu07.iq.rate                         0.454023                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                      1951                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.047849                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           141733                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes           43593                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses        27904                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads             23717                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes            13681                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses        10438                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses                30537                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                 12184                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads            227                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         2065                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores         1217                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked          774                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  586                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                  2176                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                1218                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts             45266                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             169                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts                6827                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts               4184                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts               92                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                   10                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                1200                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           26                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          128                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          454                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                582                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts               39844                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts                6859                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts             930                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                        1565                       # number of nop insts executed
system.cpu07.iew.exec_refs                      10342                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                   5274                       # Number of branches executed
system.cpu07.iew.exec_stores                     3483                       # Number of stores executed
system.cpu07.iew.exec_rate                   0.443667                       # Inst execution rate
system.cpu07.iew.wb_sent                        38925                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                       38342                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   22584                       # num instructions producing a value
system.cpu07.iew.wb_consumers                   32047                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     0.426943                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.704715                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts         13746                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls            89                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             493                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        29571                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     1.051537                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.382210                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0        23071     78.02%     78.02% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1         1025      3.47%     81.49% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         1109      3.75%     85.24% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3          593      2.01%     87.24% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4          658      2.23%     89.47% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5          261      0.88%     90.35% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6          219      0.74%     91.09% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7          258      0.87%     91.96% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8         2377      8.04%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        29571                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts              31095                       # Number of instructions committed
system.cpu07.commit.committedOps                31095                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                         7729                       # Number of memory references committed
system.cpu07.commit.loads                        4762                       # Number of loads committed
system.cpu07.commit.membars                        23                       # Number of memory barriers committed
system.cpu07.commit.branches                     3759                       # Number of branches committed
system.cpu07.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                   25467                       # Number of committed integer instructions.
system.cpu07.commit.function_calls                254                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass          947      3.05%      3.05% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu          17472     56.19%     59.23% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           114      0.37%     59.60% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     59.60% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd         2887      9.28%     68.89% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            2      0.01%     68.89% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     68.89% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult         1921      6.18%     75.07% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     75.07% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     75.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     75.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     75.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     75.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     75.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     75.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     75.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     75.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     75.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     75.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     75.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     75.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     75.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     75.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     75.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     75.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.07% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead          4785     15.39%     90.46% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         2967      9.54%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total           31095                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                2377                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                      71073                       # The number of ROB reads
system.cpu07.rob.rob_writes                     91821                       # The number of ROB writes
system.cpu07.timesIdled                           145                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          8107                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                    1008121                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                     30152                       # Number of Instructions Simulated
system.cpu07.committedOps                       30152                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             2.978443                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       2.978443                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.335746                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.335746                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                  47007                       # number of integer regfile reads
system.cpu07.int_regfile_writes                 21654                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                   11182                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                   8183                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                   119                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   57                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements             494                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          15.279225                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs              6627                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             554                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           11.962094                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle      1117244232                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    15.279225                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.238738                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.238738                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           17729                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          17729                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data         4174                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total          4174                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data         2394                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         2394                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data           27                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           27                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data           19                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data         6568                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total           6568                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data         6568                       # number of overall hits
system.cpu07.dcache.overall_hits::total          6568                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         1395                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         1395                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data          546                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total          546                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data            7                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            8                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         1941                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         1941                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         1941                       # number of overall misses
system.cpu07.dcache.overall_misses::total         1941                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data    106903719                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total    106903719                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data     73956793                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total     73956793                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data       556119                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total       556119                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data       190404                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total       190404                       # number of StoreCondReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data    180860512                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total    180860512                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data    180860512                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total    180860512                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data         5569                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total         5569                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data         2940                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         2940                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data         8509                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total         8509                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data         8509                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total         8509                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.250494                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.250494                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.185714                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.185714                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.205882                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.205882                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.296296                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.296296                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.228111                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.228111                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.228111                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.228111                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 76633.490323                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 76633.490323                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 135452.001832                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 135452.001832                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 79445.571429                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 79445.571429                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data 23800.500000                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total 23800.500000                       # average StoreCondReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 93179.037609                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 93179.037609                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 93179.037609                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 93179.037609                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs         3073                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs             108                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    28.453704                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          305                       # number of writebacks
system.cpu07.dcache.writebacks::total             305                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data          929                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total          929                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data          408                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total          408                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data            5                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data         1337                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total         1337                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data         1337                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total         1337                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data          466                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total          466                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          138                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          138                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            8                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data          604                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total          604                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data          604                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total          604                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data     35160885                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total     35160885                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data     18320563                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total     18320563                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data       181116                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total       181116                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data     53481448                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total     53481448                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data     53481448                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total     53481448                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.083678                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.083678                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.046939                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.046939                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.058824                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.058824                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.296296                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.296296                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.070984                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.070984                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.070984                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.070984                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 75452.542918                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 75452.542918                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 132757.702899                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 132757.702899                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data 22639.500000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total 22639.500000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 88545.443709                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 88545.443709                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 88545.443709                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 88545.443709                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements             120                       # number of replacements
system.cpu07.icache.tags.tagsinuse          89.939015                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs              5933                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             551                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           10.767695                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    89.939015                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.175662                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.175662                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          357                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           13671                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          13671                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst         5933                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total          5933                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst         5933                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total           5933                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst         5933                       # number of overall hits
system.cpu07.icache.overall_hits::total          5933                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst          627                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          627                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst          627                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          627                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst          627                       # number of overall misses
system.cpu07.icache.overall_misses::total          627                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     24675891                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     24675891                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     24675891                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     24675891                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     24675891                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     24675891                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst         6560                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total         6560                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst         6560                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total         6560                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst         6560                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total         6560                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.095579                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.095579                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.095579                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.095579                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.095579                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.095579                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 39355.488038                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 39355.488038                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 39355.488038                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 39355.488038                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 39355.488038                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 39355.488038                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks          120                       # number of writebacks
system.cpu07.icache.writebacks::total             120                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           76                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           76                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           76                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           76                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           76                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           76                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst          551                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total          551                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst          551                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total          551                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst          551                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total          551                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     19851936                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     19851936                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     19851936                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     19851936                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     19851936                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     19851936                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.083994                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.083994                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.083994                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.083994                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.083994                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.083994                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 36028.921960                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 36028.921960                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 36028.921960                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 36028.921960                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 36028.921960                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 36028.921960                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 26758                       # Number of BP lookups
system.cpu08.branchPred.condPredicted           20302                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect            1265                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups              19897                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                 12916                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           64.914309                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                  2830                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups            83                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses             83                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                      21295                       # DTB read hits
system.cpu08.dtb.read_misses                      391                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                  21686                       # DTB read accesses
system.cpu08.dtb.write_hits                      7567                       # DTB write hits
system.cpu08.dtb.write_misses                      32                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                  7599                       # DTB write accesses
system.cpu08.dtb.data_hits                      28862                       # DTB hits
system.cpu08.dtb.data_misses                      423                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                  29285                       # DTB accesses
system.cpu08.itb.fetch_hits                     23138                       # ITB hits
system.cpu08.itb.fetch_misses                      68                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                 23206                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                          75846                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles             8918                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                       159410                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     26758                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches            15746                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       53986                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  2789                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                 68                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         2364                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                   23138                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 497                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            66759                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            2.387843                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           3.015310                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  35727     53.52%     53.52% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                   1693      2.54%     56.05% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                   2978      4.46%     60.51% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                   3944      5.91%     66.42% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                   6872     10.29%     76.71% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                    872      1.31%     78.02% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                   3618      5.42%     83.44% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                   2067      3.10%     86.54% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                   8988     13.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              66759                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.352794                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      2.101759                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                  11283                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles               29414                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                   22721                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                2380                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  951                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved               3006                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 459                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts               142652                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                1905                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  951                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                  12778                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                 11041                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles        14292                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                   23491                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                4196                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts               138302                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                 429                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                 1048                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                 1946                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                  397                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands             93019                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              171120                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups         158458                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups           12656                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps               71731                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  21288                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              503                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          481                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                    9339                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads              22152                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores              9236                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads            2381                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores           2131                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                   119137                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               824                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                  114282                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             394                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined         24072                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined        11717                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved          212                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples        66759                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       1.711859                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      2.254134                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0             35521     53.21%     53.21% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              4850      7.26%     60.47% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2              6111      9.15%     69.63% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3              4789      7.17%     76.80% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4              4460      6.68%     83.48% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5              3797      5.69%     89.17% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6              5413      8.11%     97.28% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7              1004      1.50%     98.78% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8               814      1.22%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         66759                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  1058     27.89%     27.89% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%     27.89% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     27.89% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                  95      2.50%     30.40% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     30.40% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     30.40% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                372      9.81%     40.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     40.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     40.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     40.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     40.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     40.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     40.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     40.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     40.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     40.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     40.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     40.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     40.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     40.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     40.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     40.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     40.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     40.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     40.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     40.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     40.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     40.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                 1496     39.44%     79.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                 772     20.35%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu               79012     69.14%     69.14% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                187      0.16%     69.30% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     69.30% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd              2926      2.56%     71.87% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     71.87% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     71.87% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult             1924      1.68%     73.55% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     73.55% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     73.55% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     73.55% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     73.55% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     73.55% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     73.55% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     73.55% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     73.55% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     73.55% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     73.55% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     73.55% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.55% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     73.55% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.55% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.55% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.55% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.55% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.55% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.55% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     73.55% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.55% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.55% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead              22341     19.55%     93.10% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite              7888      6.90%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total               114282                       # Type of FU issued
system.cpu08.iq.rate                         1.506764                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                      3793                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.033190                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           275644                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes          130795                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses       100366                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads             23866                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes            13278                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses        10384                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses               105771                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                 12300                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads            646                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         4208                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores         2849                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked         1018                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  951                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                  3873                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                1161                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts            133209                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             286                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts               22152                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts               9236                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              447                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                   25                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                1117                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           43                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          265                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          695                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                960                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts              112723                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts               21686                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            1559                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                       13248                       # number of nop insts executed
system.cpu08.iew.exec_refs                      29285                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                  21406                       # Number of branches executed
system.cpu08.iew.exec_stores                     7599                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.486209                       # Inst execution rate
system.cpu08.iew.wb_sent                       111458                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                      110750                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   62102                       # num instructions producing a value
system.cpu08.iew.wb_consumers                   78807                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     1.460196                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.788026                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts         25390                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           612                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             822                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        62955                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     1.696259                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.707975                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0        38207     60.69%     60.69% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1         5943      9.44%     70.13% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         3260      5.18%     75.31% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         1700      2.70%     78.01% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4         2300      3.65%     81.66% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         2751      4.37%     86.03% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          673      1.07%     87.10% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7         2736      4.35%     91.45% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         5385      8.55%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        62955                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts             106788                       # Number of instructions committed
system.cpu08.commit.committedOps               106788                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                        24331                       # Number of memory references committed
system.cpu08.commit.loads                       17944                       # Number of loads committed
system.cpu08.commit.membars                       285                       # Number of memory barriers committed
system.cpu08.commit.branches                    18622                       # Number of branches committed
system.cpu08.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                   90736                       # Number of committed integer instructions.
system.cpu08.commit.function_calls               1773                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass        10903     10.21%     10.21% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          66350     62.13%     72.34% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           115      0.11%     72.45% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     72.45% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd         2878      2.70%     75.15% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     75.15% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     75.15% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult         1920      1.80%     76.94% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     76.94% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     76.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     76.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     76.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     76.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     76.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     76.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     76.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     76.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     76.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     76.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     76.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     76.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     76.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     76.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     76.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     76.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     76.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     76.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     76.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.94% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead         18229     17.07%     94.01% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         6393      5.99%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total          106788                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                5385                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                     188500                       # The number of ROB reads
system.cpu08.rob.rob_writes                    268140                       # The number of ROB writes
system.cpu08.timesIdled                           178                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          9087                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     973046                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                     95889                       # Number of Instructions Simulated
system.cpu08.committedOps                       95889                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.790977                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.790977                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             1.264259                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       1.264259                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                 143261                       # number of integer regfile reads
system.cpu08.int_regfile_writes                 76001                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                   11132                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                   8117                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                   555                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                  211                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements             927                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          14.250020                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             23021                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             985                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           23.371574                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle      1132240869                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    14.250020                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.222657                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.222657                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           53537                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          53537                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data        17285                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         17285                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data         5440                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         5440                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data           94                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           94                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data           62                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           62                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data        22725                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          22725                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data        22725                       # number of overall hits
system.cpu08.dcache.overall_hits::total         22725                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data         2346                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         2346                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data          854                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total          854                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           37                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           37                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data           30                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           30                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data         3200                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         3200                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data         3200                       # number of overall misses
system.cpu08.dcache.overall_misses::total         3200                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data    142320024                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total    142320024                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data     90696077                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total     90696077                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data      1255041                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total      1255041                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data       282123                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total       282123                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data       172989                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total       172989                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data    233016101                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total    233016101                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data    233016101                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total    233016101                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data        19631                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        19631                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data         6294                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         6294                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data        25925                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        25925                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data        25925                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        25925                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.119505                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.119505                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.135685                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.135685                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.282443                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.282443                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.326087                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.326087                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.123433                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.123433                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.123433                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.123433                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 60664.971867                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 60664.971867                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 106201.495316                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 106201.495316                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 33920.027027                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 33920.027027                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data  9404.100000                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total  9404.100000                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 72817.531562                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 72817.531562                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 72817.531562                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 72817.531562                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs         3022                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          115                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs             149                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    20.281879                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          115                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          560                       # number of writebacks
system.cpu08.dcache.writebacks::total             560                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data         1335                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total         1335                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          579                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          579                       # number of WriteReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::cpu08.data            9                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data         1914                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total         1914                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data         1914                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total         1914                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data         1011                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total         1011                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          275                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          275                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data           28                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data           28                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total           28                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data         1286                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total         1286                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data         1286                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total         1286                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data     45474048                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total     45474048                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data     23858530                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total     23858530                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data       391257                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total       391257                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data       256581                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total       256581                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data       166023                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total       166023                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data     69332578                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total     69332578                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data     69332578                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total     69332578                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.051500                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.051500                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.043692                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.043692                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.213740                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.213740                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.304348                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.304348                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.049605                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.049605                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.049605                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.049605                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 44979.275964                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 44979.275964                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 86758.290909                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 86758.290909                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data 13973.464286                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13973.464286                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data  9163.607143                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total  9163.607143                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 53913.357698                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 53913.357698                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 53913.357698                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 53913.357698                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements             398                       # number of replacements
system.cpu08.icache.tags.tagsinuse          90.732042                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs             22117                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             879                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           25.161547                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    90.732042                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.177211                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.177211                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          399                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           47153                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          47153                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst        22117                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         22117                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst        22117                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          22117                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst        22117                       # number of overall hits
system.cpu08.icache.overall_hits::total         22117                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst         1020                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         1020                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst         1020                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         1020                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst         1020                       # number of overall misses
system.cpu08.icache.overall_misses::total         1020                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     40725556                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     40725556                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     40725556                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     40725556                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     40725556                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     40725556                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst        23137                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        23137                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst        23137                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        23137                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst        23137                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        23137                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.044085                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.044085                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.044085                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.044085                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.044085                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.044085                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 39927.015686                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 39927.015686                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 39927.015686                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 39927.015686                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 39927.015686                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 39927.015686                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs           19                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs     9.500000                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks          398                       # number of writebacks
system.cpu08.icache.writebacks::total             398                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst          141                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total          141                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst          141                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total          141                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst          141                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total          141                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst          879                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total          879                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst          879                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total          879                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst          879                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total          879                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     29554414                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     29554414                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     29554414                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     29554414                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     29554414                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     29554414                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.037991                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.037991                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.037991                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.037991                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.037991                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.037991                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 33622.769056                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 33622.769056                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 33622.769056                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 33622.769056                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 33622.769056                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 33622.769056                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                 32358                       # Number of BP lookups
system.cpu09.branchPred.condPredicted           25438                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect            1294                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups              22121                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                 16430                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           74.273315                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                  3029                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups           104                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                2                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses            102                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           25                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                      24856                       # DTB read hits
system.cpu09.dtb.read_misses                      422                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                  25278                       # DTB read accesses
system.cpu09.dtb.write_hits                      7510                       # DTB write hits
system.cpu09.dtb.write_misses                      31                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                  7541                       # DTB write accesses
system.cpu09.dtb.data_hits                      32366                       # DTB hits
system.cpu09.dtb.data_misses                      453                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                  32819                       # DTB accesses
system.cpu09.itb.fetch_hits                     28953                       # ITB hits
system.cpu09.itb.fetch_misses                      68                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                 29021                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                          82612                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             9388                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                       183369                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                     32358                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches            19461                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       61653                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  2871                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                108                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         2108                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                   28953                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 505                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            74740                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            2.453425                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           2.944386                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  38034     50.89%     50.89% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                   1822      2.44%     53.33% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                   2903      3.88%     57.21% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                   5851      7.83%     65.04% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                   8757     11.72%     76.76% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                   1048      1.40%     78.16% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                   5410      7.24%     85.40% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                   1860      2.49%     87.88% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                   9055     12.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              74740                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.391686                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      2.219641                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                  11580                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles               31375                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                   28409                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                2402                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  964                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved               3167                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 483                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts               166019                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                2073                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  964                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                  13144                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                 11726                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles        16379                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                   29138                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                3379                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts               161427                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                 407                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                  710                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                 1003                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                  505                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands            107493                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups              195667                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups         182864                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups           12797                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps               85308                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  22185                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              474                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          453                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                    9269                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads              25490                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              9117                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads            2070                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores           1619                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                   138703                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               745                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                  133863                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             422                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined         25157                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined        12067                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved          192                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        74740                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       1.791049                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      2.262801                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0             37848     50.64%     50.64% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              5148      6.89%     57.53% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2              8163     10.92%     68.45% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3              6651      8.90%     77.35% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4              4116      5.51%     82.86% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5              3844      5.14%     88.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6              6932      9.27%     97.27% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7              1144      1.53%     98.80% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8               894      1.20%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         74740                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  1136     31.28%     31.28% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     31.28% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     31.28% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                  82      2.26%     33.54% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     33.54% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     33.54% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                396     10.90%     44.44% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     44.44% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     44.44% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     44.44% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     44.44% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     44.44% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     44.44% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     44.44% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     44.44% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     44.44% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     44.44% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     44.44% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     44.44% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     44.44% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     44.44% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     44.44% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     44.44% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     44.44% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     44.44% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     44.44% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     44.44% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.44% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     44.44% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                 1325     36.48%     80.92% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 693     19.08%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               95062     71.01%     71.02% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                219      0.16%     71.18% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     71.18% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd              2936      2.19%     73.37% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     73.37% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     73.37% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult             1926      1.44%     74.81% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     74.81% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     74.81% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     74.81% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     74.81% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     74.81% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     74.81% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     74.81% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     74.81% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     74.81% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     74.81% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     74.81% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.81% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     74.81% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.81% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.81% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.81% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.81% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.81% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.81% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     74.81% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.81% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.81% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead              25864     19.32%     94.13% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              7852      5.87%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total               133863                       # Type of FU issued
system.cpu09.iq.rate                         1.620382                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                      3632                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.027132                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           322206                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes          151211                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses       119561                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads             24314                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes            13434                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses        10394                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses               124948                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                 12543                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads            760                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         4402                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores         2905                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked         1290                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  964                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                  4279                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                2046                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts            156176                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             252                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts               25490                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts               9117                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts              418                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                   38                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                1988                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          285                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          703                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                988                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts              132300                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts               25279                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts            1563                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                       16728                       # number of nop insts executed
system.cpu09.iew.exec_refs                      32820                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                  26822                       # Number of branches executed
system.cpu09.iew.exec_stores                     7541                       # Number of stores executed
system.cpu09.iew.exec_rate                   1.601462                       # Inst execution rate
system.cpu09.iew.wb_sent                       130729                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                      129955                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   74864                       # num instructions producing a value
system.cpu09.iew.wb_consumers                   91871                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     1.573077                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.814882                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts         26564                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls           553                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             823                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        70783                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.816284                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.757839                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0        41155     58.14%     58.14% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1         7498     10.59%     68.74% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         3343      4.72%     73.46% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3         1684      2.38%     75.84% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4         2186      3.09%     78.93% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5         4351      6.15%     85.07% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          682      0.96%     86.04% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7         4337      6.13%     92.16% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8         5547      7.84%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        70783                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts             128562                       # Number of instructions committed
system.cpu09.commit.committedOps               128562                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                        27300                       # Number of memory references committed
system.cpu09.commit.loads                       21088                       # Number of loads committed
system.cpu09.commit.membars                       240                       # Number of memory barriers committed
system.cpu09.commit.branches                    23855                       # Number of branches committed
system.cpu09.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                  109214                       # Number of committed integer instructions.
system.cpu09.commit.function_calls               1905                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass        14275     11.10%     11.10% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          81785     63.62%     74.72% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           155      0.12%     74.84% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     74.84% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd         2878      2.24%     77.08% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     77.08% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     77.08% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult         1920      1.49%     78.57% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     78.57% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     78.57% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     78.57% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     78.57% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     78.57% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     78.57% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     78.57% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     78.57% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     78.57% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     78.57% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     78.57% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     78.57% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     78.57% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     78.57% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     78.57% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     78.57% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     78.57% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     78.57% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     78.57% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     78.57% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.57% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.57% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead         21328     16.59%     95.16% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         6221      4.84%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total          128562                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                5547                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                     218984                       # The number of ROB reads
system.cpu09.rob.rob_writes                    314191                       # The number of ROB writes
system.cpu09.timesIdled                           145                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          7872                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     966734                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                    114291                       # Number of Instructions Simulated
system.cpu09.committedOps                      114291                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             0.722822                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       0.722822                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             1.383467                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       1.383467                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                 167505                       # number of integer regfile reads
system.cpu09.int_regfile_writes                 90052                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                   11151                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                   8143                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                   680                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                  253                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements            1029                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          13.358079                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             25832                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs            1088                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           23.742647                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle      1136449494                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    13.358079                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.208720                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.208720                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           59697                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          59697                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data        20285                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         20285                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data         5077                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         5077                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data           93                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           93                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           78                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           78                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data        25362                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          25362                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data        25362                       # number of overall hits
system.cpu09.dcache.overall_hits::total         25362                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data         2516                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         2516                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data         1021                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         1021                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data           52                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           52                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data           33                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           33                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data         3537                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         3537                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data         3537                       # number of overall misses
system.cpu09.dcache.overall_misses::total         3537                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data    139671783                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total    139671783                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data     94218547                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total     94218547                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data      1423386                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total      1423386                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data       299538                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total       299538                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data       161379                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total       161379                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data    233890330                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total    233890330                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data    233890330                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total    233890330                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data        22801                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        22801                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data         6098                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         6098                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data          145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data          111                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          111                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data        28899                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        28899                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data        28899                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        28899                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.110346                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.110346                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.167432                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.167432                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.358621                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.358621                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.297297                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.297297                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.122392                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.122392                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.122392                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.122392                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 55513.427266                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 55513.427266                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 92280.653281                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 92280.653281                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 27372.807692                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 27372.807692                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data  9076.909091                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total  9076.909091                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 66126.754312                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 66126.754312                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 66126.754312                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 66126.754312                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs         3608                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          117                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs             156                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    23.128205                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          117                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          642                       # number of writebacks
system.cpu09.dcache.writebacks::total             642                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data         1385                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total         1385                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          612                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          612                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data           16                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total           16                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data         1997                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total         1997                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data         1997                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total         1997                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data         1131                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total         1131                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          409                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          409                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data           36                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total           36                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data           33                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total           33                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data         1540                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total         1540                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data         1540                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total         1540                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data     49621140                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total     49621140                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data     27219622                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total     27219622                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data       453951                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total       453951                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data       267030                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total       267030                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data       155574                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total       155574                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     76840762                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     76840762                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     76840762                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     76840762                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.049603                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.049603                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.067071                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.067071                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.248276                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.248276                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.297297                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.297297                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.053289                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.053289                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.053289                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.053289                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 43873.687003                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 43873.687003                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 66551.643032                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 66551.643032                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data 12609.750000                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12609.750000                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data  8091.818182                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total  8091.818182                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 49896.598701                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 49896.598701                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 49896.598701                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 49896.598701                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements             447                       # number of replacements
system.cpu09.icache.tags.tagsinuse          85.694126                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs             27879                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             925                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           30.139459                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    85.694126                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.167371                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.167371                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          478                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          387                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           58825                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          58825                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst        27879                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         27879                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst        27879                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          27879                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst        27879                       # number of overall hits
system.cpu09.icache.overall_hits::total         27879                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst         1071                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         1071                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst         1071                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         1071                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst         1071                       # number of overall misses
system.cpu09.icache.overall_misses::total         1071                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     36125676                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     36125676                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     36125676                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     36125676                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     36125676                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     36125676                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst        28950                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        28950                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst        28950                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        28950                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst        28950                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        28950                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.036995                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.036995                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.036995                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.036995                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.036995                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.036995                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 33730.789916                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 33730.789916                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 33730.789916                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 33730.789916                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 33730.789916                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 33730.789916                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            8                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs            8                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks          447                       # number of writebacks
system.cpu09.icache.writebacks::total             447                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst          146                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total          146                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst          146                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total          146                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst          146                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total          146                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst          925                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total          925                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst          925                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total          925                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst          925                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total          925                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     27627156                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     27627156                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     27627156                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     27627156                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     27627156                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     27627156                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.031952                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.031952                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.031952                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.031952                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.031952                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.031952                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 29867.195676                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 29867.195676                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 29867.195676                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 29867.195676                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 29867.195676                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 29867.195676                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                 23621                       # Number of BP lookups
system.cpu10.branchPred.condPredicted           19800                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             875                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups              18177                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                 11862                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           65.258293                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                  1673                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups            89                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses             88                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           17                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                      19772                       # DTB read hits
system.cpu10.dtb.read_misses                      346                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                  20118                       # DTB read accesses
system.cpu10.dtb.write_hits                      6479                       # DTB write hits
system.cpu10.dtb.write_misses                      31                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                  6510                       # DTB write accesses
system.cpu10.dtb.data_hits                      26251                       # DTB hits
system.cpu10.dtb.data_misses                      377                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                  26628                       # DTB accesses
system.cpu10.itb.fetch_hits                     20572                       # ITB hits
system.cpu10.itb.fetch_misses                      69                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                 20641                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                          71683                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles             6972                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                       140359                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                     23621                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches            13536                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       51487                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                  1943                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                 81                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         2553                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                   20572                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 390                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            62115                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            2.259664                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           2.949617                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  34752     55.95%     55.95% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                   1123      1.81%     57.76% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                   1958      3.15%     60.91% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                   4638      7.47%     68.37% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                   6293     10.13%     78.51% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                    557      0.90%     79.40% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                   3495      5.63%     85.03% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                   1913      3.08%     88.11% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                   7386     11.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              62115                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.329520                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      1.958051                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                   9469                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles               29370                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                   20609                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                2016                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  641                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved               1698                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 340                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts               128989                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                1402                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  641                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                  10668                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  9423                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles        17389                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                   21335                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                2649                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts               126372                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                 395                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                  554                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                  483                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                  304                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands             85290                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups              158833                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups         146098                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups           12729                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps               71814                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  13476                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              468                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          444                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                    8271                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads              19778                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              7349                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads            2259                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores           2447                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                   110115                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               807                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                  108225                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             343                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined         14525                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined         7012                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           77                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples        62115                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       1.742333                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      2.276041                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0             33372     53.73%     53.73% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              3681      5.93%     59.65% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2              5203      8.38%     68.03% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3              5616      9.04%     77.07% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4              3572      5.75%     82.82% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5              3020      4.86%     87.68% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6              6287     10.12%     97.80% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7               732      1.18%     98.98% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8               632      1.02%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         62115                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                   979     25.09%     25.09% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     25.09% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     25.09% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                  89      2.28%     27.37% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     27.37% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     27.37% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                369      9.46%     36.83% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     36.83% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     36.83% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     36.83% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     36.83% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     36.83% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     36.83% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     36.83% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     36.83% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     36.83% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     36.83% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     36.83% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     36.83% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     36.83% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     36.83% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     36.83% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     36.83% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     36.83% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     36.83% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     36.83% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     36.83% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.83% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     36.83% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                 1687     43.23%     80.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 778     19.94%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               75852     70.09%     70.09% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                187      0.17%     70.26% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     70.26% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd              2927      2.70%     72.97% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     72.97% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     72.97% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult             1926      1.78%     74.75% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     74.75% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     74.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     74.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     74.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     74.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     74.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     74.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     74.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     74.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     74.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     74.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     74.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     74.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.75% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead              20696     19.12%     93.87% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite              6633      6.13%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total               108225                       # Type of FU issued
system.cpu10.iq.rate                         1.509772                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                      3902                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.036055                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           258712                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes          112009                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses        94971                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads             24098                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes            13464                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses        10388                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses                99712                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                 12411                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads            291                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         2247                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           28                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores         1407                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked         1195                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  641                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                  2199                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                1617                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts            122884                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             226                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts               19778                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts               7349                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              432                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                   13                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                1592                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           28                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          155                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          500                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                655                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts              107248                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts               20118                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts             977                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                       11962                       # number of nop insts executed
system.cpu10.iew.exec_refs                      26628                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                  20351                       # Number of branches executed
system.cpu10.iew.exec_stores                     6510                       # Number of stores executed
system.cpu10.iew.exec_rate                   1.496143                       # Inst execution rate
system.cpu10.iew.wb_sent                       105911                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                      105359                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   59530                       # num instructions producing a value
system.cpu10.iew.wb_consumers                   73267                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     1.469791                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.812508                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts         14886                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           730                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             545                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        59809                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     1.797221                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.700825                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        34555     57.78%     57.78% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1         6398     10.70%     68.47% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         2587      4.33%     72.80% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         1431      2.39%     75.19% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4         2808      4.69%     79.89% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         3570      5.97%     85.85% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          631      1.06%     86.91% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7         3875      6.48%     93.39% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8         3954      6.61%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        59809                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts             107490                       # Number of instructions committed
system.cpu10.commit.committedOps               107490                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                        23473                       # Number of memory references committed
system.cpu10.commit.loads                       17531                       # Number of loads committed
system.cpu10.commit.membars                       341                       # Number of memory barriers committed
system.cpu10.commit.branches                    18689                       # Number of branches committed
system.cpu10.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                   91107                       # Number of committed integer instructions.
system.cpu10.commit.function_calls               1176                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass        11097     10.32%     10.32% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          67664     62.95%     73.27% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           115      0.11%     73.38% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     73.38% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd         2878      2.68%     76.06% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     76.06% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     76.06% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult         1920      1.79%     77.84% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     77.84% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     77.84% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     77.84% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     77.84% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     77.84% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     77.84% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     77.84% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     77.84% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     77.84% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     77.84% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     77.84% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     77.84% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     77.84% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     77.84% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     77.84% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     77.84% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     77.84% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     77.84% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     77.84% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     77.84% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.84% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.84% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead         17872     16.63%     94.47% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         5944      5.53%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total          107490                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                3954                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                     177243                       # The number of ROB reads
system.cpu10.rob.rob_writes                    247035                       # The number of ROB writes
system.cpu10.timesIdled                           171                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          9568                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     976581                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                     96397                       # Number of Instructions Simulated
system.cpu10.committedOps                       96397                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.743623                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.743623                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             1.344768                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       1.344768                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                 138507                       # number of integer regfile reads
system.cpu10.int_regfile_writes                 71561                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                   11142                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                   8122                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                   253                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                  111                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements             612                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          12.417642                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             22021                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             668                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           32.965569                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    12.417642                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.194026                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.194026                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           49460                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          49460                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data        16662                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         16662                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data         4918                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         4918                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data           49                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           30                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           30                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data        21580                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          21580                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data        21580                       # number of overall hits
system.cpu10.dcache.overall_hits::total         21580                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data         1683                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         1683                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data          975                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          975                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data           18                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data           17                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data         2658                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         2658                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data         2658                       # number of overall misses
system.cpu10.dcache.overall_misses::total         2658                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data    119540043                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total    119540043                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data     93559098                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total     93559098                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data       890487                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total       890487                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data       163701                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total       163701                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data        56889                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total        56889                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data    213099141                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total    213099141                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data    213099141                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total    213099141                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data        18345                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        18345                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data         5893                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         5893                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           67                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           67                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           47                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           47                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data        24238                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        24238                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data        24238                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        24238                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.091742                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.091742                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.165451                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.165451                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.268657                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.268657                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.361702                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.361702                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.109663                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.109663                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.109663                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.109663                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 71027.951872                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 71027.951872                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 95958.049231                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 95958.049231                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 49471.500000                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 49471.500000                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data  9629.470588                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total  9629.470588                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 80172.739278                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 80172.739278                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 80172.739278                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 80172.739278                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs         3190                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs             148                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    21.554054                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          443                       # number of writebacks
system.cpu10.dcache.writebacks::total             443                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data         1087                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total         1087                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          622                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          622                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data            8                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data         1709                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total         1709                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data         1709                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total         1709                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data          596                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total          596                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          353                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          353                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data           10                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data           15                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total           15                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data          949                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total          949                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data          949                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total          949                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data     38910915                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total     38910915                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data     26509094                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total     26509094                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data       103329                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total       103329                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data       148608                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total       148608                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data        54567                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total        54567                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     65420009                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     65420009                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     65420009                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     65420009                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.032488                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.032488                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.059902                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.059902                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.149254                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.149254                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.319149                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.319149                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.039153                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.039153                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.039153                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.039153                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 65286.770134                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 65286.770134                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 75096.583569                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 75096.583569                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data 10332.900000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10332.900000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data  9907.200000                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total  9907.200000                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 68935.731296                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 68935.731296                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 68935.731296                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 68935.731296                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements             213                       # number of replacements
system.cpu10.icache.tags.tagsinuse          79.781882                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs             19786                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             673                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           29.399703                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    79.781882                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.155824                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.155824                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          379                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           41811                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          41811                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst        19786                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         19786                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst        19786                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          19786                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst        19786                       # number of overall hits
system.cpu10.icache.overall_hits::total         19786                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst          783                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          783                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst          783                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          783                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst          783                       # number of overall misses
system.cpu10.icache.overall_misses::total          783                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     35083098                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     35083098                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     35083098                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     35083098                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     35083098                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     35083098                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst        20569                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        20569                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst        20569                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        20569                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst        20569                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        20569                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.038067                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.038067                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.038067                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.038067                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.038067                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.038067                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst        44806                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total        44806                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst        44806                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total        44806                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst        44806                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total        44806                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs           25                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs     8.333333                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks          213                       # number of writebacks
system.cpu10.icache.writebacks::total             213                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst          110                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total          110                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst          110                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total          110                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst          110                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total          110                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst          673                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total          673                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst          673                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total          673                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst          673                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total          673                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     26704161                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     26704161                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     26704161                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     26704161                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     26704161                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     26704161                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.032719                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.032719                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.032719                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.032719                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.032719                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.032719                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 39679.288262                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 39679.288262                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 39679.288262                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 39679.288262                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 39679.288262                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 39679.288262                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                 36958                       # Number of BP lookups
system.cpu11.branchPred.condPredicted           29373                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect            1355                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups              25695                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                 19266                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           74.979568                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                  3334                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups           102                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits               12                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses             90                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                      27802                       # DTB read hits
system.cpu11.dtb.read_misses                      348                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                  28150                       # DTB read accesses
system.cpu11.dtb.write_hits                      8078                       # DTB write hits
system.cpu11.dtb.write_misses                      33                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                  8111                       # DTB write accesses
system.cpu11.dtb.data_hits                      35880                       # DTB hits
system.cpu11.dtb.data_misses                      381                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                  36261                       # DTB accesses
system.cpu11.itb.fetch_hits                     33840                       # ITB hits
system.cpu11.itb.fetch_misses                      69                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                 33909                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                          86402                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles             9694                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                       202874                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                     36958                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches            22612                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       63865                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                  2977                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                 48                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         2265                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles          104                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                   33840                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 509                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples            77474                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            2.618608                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.913514                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  36075     46.56%     46.56% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                   2117      2.73%     49.30% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                   2902      3.75%     53.04% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                   7153      9.23%     62.28% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                  10330     13.33%     75.61% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                   1259      1.63%     77.23% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                   6784      8.76%     85.99% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                   1657      2.14%     88.13% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                   9197     11.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total              77474                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.427745                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      2.348024                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                  11990                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles               29112                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                   32893                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                2464                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                 1005                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved               3552                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 502                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts               185367                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                2088                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                 1005                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                  13600                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                 12322                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        12532                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                   33629                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                4376                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts               180593                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                 541                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                  912                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                 2221                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                  313                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands            119094                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups              215350                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups         202615                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups           12729                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps               96846                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  22248                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              423                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          399                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                    9463                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads              28455                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores              9669                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads            2106                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores           1430                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                   154407                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               683                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                  149516                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             413                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined         24878                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        12069                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved          169                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples        77474                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       1.929886                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      2.291975                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0             36385     46.96%     46.96% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              5135      6.63%     53.59% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2              9710     12.53%     66.13% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3              7930     10.24%     76.36% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4              4037      5.21%     81.57% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5              3935      5.08%     86.65% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6              8073     10.42%     97.07% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7              1242      1.60%     98.67% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8              1027      1.33%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total         77474                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  1176     33.67%     33.67% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     33.67% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     33.67% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                  92      2.63%     36.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     36.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     36.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                350     10.02%     46.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     46.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     46.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     46.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     46.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     46.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     46.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     46.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     46.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     46.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     46.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     46.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     46.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     46.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     46.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     46.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     46.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     46.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     46.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     46.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     46.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     46.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     46.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                 1144     32.75%     79.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 731     20.93%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu              107214     71.71%     71.71% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                178      0.12%     71.83% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     71.83% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd              2932      1.96%     73.79% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     73.79% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     73.79% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult             1926      1.29%     75.08% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     75.08% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     75.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     75.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     75.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     75.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     75.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     75.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     75.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     75.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     75.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     75.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     75.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     75.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.08% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead              28775     19.25%     94.32% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite              8487      5.68%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total               149516                       # Type of FU issued
system.cpu11.iq.rate                         1.730469                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                      3493                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.023362                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           356612                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes          166592                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses       135133                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads             23800                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes            13422                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses        10389                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses               140746                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                 12259                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads           1077                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         4332                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores         2949                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked         1185                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                 1005                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                  5046                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                1525                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts            174787                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             326                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts               28455                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts               9669                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              360                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                   34                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                1471                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           48                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          294                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          748                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts               1042                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts              147769                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts               28150                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            1747                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                       19697                       # number of nop insts executed
system.cpu11.iew.exec_refs                      36261                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                  31174                       # Number of branches executed
system.cpu11.iew.exec_stores                     8111                       # Number of stores executed
system.cpu11.iew.exec_rate                   1.710250                       # Inst execution rate
system.cpu11.iew.wb_sent                       146294                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                      145522                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                   84475                       # num instructions producing a value
system.cpu11.iew.wb_consumers                  101810                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     1.684243                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.829732                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts         26113                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls           514                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             872                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        73580                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     2.003534                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.846091                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        40278     54.74%     54.74% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1         8273     11.24%     65.98% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         3515      4.78%     70.76% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         1582      2.15%     72.91% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4         2156      2.93%     75.84% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         5492      7.46%     83.31% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          800      1.09%     84.39% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7         5385      7.32%     91.71% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8         6099      8.29%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        73580                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts             147420                       # Number of instructions committed
system.cpu11.commit.committedOps               147420                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                        30843                       # Number of memory references committed
system.cpu11.commit.loads                       24123                       # Number of loads committed
system.cpu11.commit.membars                       239                       # Number of memory barriers committed
system.cpu11.commit.branches                    28181                       # Number of branches committed
system.cpu11.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                  125214                       # Number of committed integer instructions.
system.cpu11.commit.function_calls               2219                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass        17212     11.68%     11.68% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu          94201     63.90%     75.58% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           115      0.08%     75.65% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     75.65% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd         2878      1.95%     77.61% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     77.61% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     77.61% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult         1920      1.30%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead         24362     16.53%     95.43% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         6732      4.57%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total          147420                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                6099                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                     239779                       # The number of ROB reads
system.cpu11.rob.rob_writes                    350944                       # The number of ROB writes
system.cpu11.timesIdled                           167                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          8928                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     961257                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                    130212                       # Number of Instructions Simulated
system.cpu11.committedOps                      130212                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.663549                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.663549                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             1.507048                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       1.507048                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                 185898                       # number of integer regfile reads
system.cpu11.int_regfile_writes                101048                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                   11138                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                   8132                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                   784                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                  361                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements            1111                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          11.803460                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             29149                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs            1170                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           24.913675                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle      1129440537                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    11.803460                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.184429                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.184429                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses           66220                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses          66220                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data        23050                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         23050                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data         5649                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         5649                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data          132                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          132                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data          105                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total          105                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data        28699                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          28699                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data        28699                       # number of overall hits
system.cpu11.dcache.overall_hits::total         28699                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data         2443                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         2443                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data          908                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          908                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data           62                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           62                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data           51                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           51                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data         3351                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         3351                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data         3351                       # number of overall misses
system.cpu11.dcache.overall_misses::total         3351                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data    146817738                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total    146817738                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data     92726651                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total     92726651                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data      1475631                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total      1475631                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data       622296                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total       622296                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data       189243                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total       189243                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data    239544389                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total    239544389                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data    239544389                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total    239544389                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data        25493                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        25493                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data         6557                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         6557                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data          194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data          156                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          156                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data        32050                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        32050                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data        32050                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        32050                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.095830                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.095830                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.138478                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.138478                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.319588                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.319588                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.326923                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.326923                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.104555                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.104555                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.104555                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.104555                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 60097.313958                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 60097.313958                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 102121.862335                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 102121.862335                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 23800.500000                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 23800.500000                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data 12201.882353                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total 12201.882353                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 71484.449120                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 71484.449120                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 71484.449120                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 71484.449120                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs         3452                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs             166                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    20.795181                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          607                       # number of writebacks
system.cpu11.dcache.writebacks::total             607                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data         1290                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total         1290                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          590                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          590                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data           15                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total           15                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data         1880                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total         1880                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data         1880                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total         1880                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data         1153                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total         1153                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          318                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          318                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data           47                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data           50                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total           50                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data         1471                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total         1471                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data         1471                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total         1471                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data     53080920                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total     53080920                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data     25449094                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total     25449094                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data       581661                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total       581661                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data       570051                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total       570051                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data       183438                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total       183438                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     78530014                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     78530014                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     78530014                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     78530014                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.045228                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.045228                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.048498                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.048498                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.242268                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.242268                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.320513                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.320513                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.045897                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.045897                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.045897                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.045897                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 46037.224631                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 46037.224631                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 80028.597484                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 80028.597484                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data 12375.765957                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12375.765957                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data 11401.020000                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total 11401.020000                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 53385.461591                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 53385.461591                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 53385.461591                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 53385.461591                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             485                       # number of replacements
system.cpu11.icache.tags.tagsinuse          77.835977                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs             32719                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             968                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           33.800620                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    77.835977                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.152023                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.152023                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          483                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          402                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.943359                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           68646                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          68646                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst        32719                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         32719                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst        32719                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          32719                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst        32719                       # number of overall hits
system.cpu11.icache.overall_hits::total         32719                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst         1120                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         1120                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst         1120                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         1120                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst         1120                       # number of overall misses
system.cpu11.icache.overall_misses::total         1120                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     39363705                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     39363705                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     39363705                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     39363705                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     39363705                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     39363705                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst        33839                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        33839                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst        33839                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        33839                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst        33839                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        33839                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.033098                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.033098                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.033098                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.033098                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.033098                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.033098                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 35146.165179                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 35146.165179                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 35146.165179                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 35146.165179                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 35146.165179                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 35146.165179                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs     6.666667                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks          485                       # number of writebacks
system.cpu11.icache.writebacks::total             485                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst          152                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total          152                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst          152                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total          152                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst          152                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total          152                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst          968                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total          968                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst          968                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total          968                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst          968                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total          968                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     29994435                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     29994435                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     29994435                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     29994435                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     29994435                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     29994435                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.028606                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.028606                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.028606                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.028606                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.028606                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.028606                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 30985.986570                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 30985.986570                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 30985.986570                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 30985.986570                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 30985.986570                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 30985.986570                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                 18194                       # Number of BP lookups
system.cpu12.branchPred.condPredicted           13956                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect            1133                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups              14671                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                  7701                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           52.491309                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                  1744                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups           138                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses            138                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           33                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                      13387                       # DTB read hits
system.cpu12.dtb.read_misses                      332                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                  13719                       # DTB read accesses
system.cpu12.dtb.write_hits                      4867                       # DTB write hits
system.cpu12.dtb.write_misses                      34                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                  4901                       # DTB write accesses
system.cpu12.dtb.data_hits                      18254                       # DTB hits
system.cpu12.dtb.data_misses                      366                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                  18620                       # DTB accesses
system.cpu12.itb.fetch_hits                     15436                       # ITB hits
system.cpu12.itb.fetch_misses                      82                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                 15518                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                         115863                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles            10097                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                       109432                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                     18194                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches             9445                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       37251                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  2505                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.TlbCycles                       26                       # Number of cycles fetch has spent waiting for tlb
system.cpu12.fetch.MiscStallCycles                137                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles        48743                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         2696                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles           61                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                   15436                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 501                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples           100263                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            1.091449                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           2.408648                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  79639     79.43%     79.43% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                   1340      1.34%     80.77% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                   1715      1.71%     82.48% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                   2554      2.55%     85.02% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                   3950      3.94%     88.96% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                    651      0.65%     89.61% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                   2233      2.23%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                    901      0.90%     92.74% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                   7280      7.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total             100263                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.157030                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.944495                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                  12084                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles               21478                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                   15489                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                1638                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  831                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved               1854                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 435                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts                96089                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                1740                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  831                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                  13174                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                 10462                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles         7609                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                   15930                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                3514                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts                92717                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                 292                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                  998                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                 1730                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                  482                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands             64013                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups              117852                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups         105124                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups           12721                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps               46678                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  17335                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              209                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          182                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    6325                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads              13781                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores              5945                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads             660                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores            470                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                    80904                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               264                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                   77211                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             308                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined         19149                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined         8963                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           97                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples       100263                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.770085                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.774489                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0             79598     79.39%     79.39% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              3223      3.21%     82.60% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              4336      4.32%     86.93% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3              2961      2.95%     89.88% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4              2335      2.33%     92.21% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5              2432      2.43%     94.64% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6              3481      3.47%     98.11% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7              1129      1.13%     99.23% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8               768      0.77%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total        100263                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  1068     46.52%     46.52% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     46.52% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     46.52% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                  77      3.35%     49.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     49.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     49.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                317     13.81%     63.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     63.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     63.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     63.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     63.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     63.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     63.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     63.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     63.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     63.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     63.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     63.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     63.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     63.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     63.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     63.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     63.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     63.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     63.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     63.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     63.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     63.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                  577     25.13%     88.81% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 257     11.19%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu               52999     68.64%     68.65% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                184      0.24%     68.89% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     68.89% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd              2912      3.77%     72.66% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     72.66% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     72.66% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult             1928      2.50%     75.15% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     75.15% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     75.15% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     75.15% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     75.15% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     75.15% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     75.15% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     75.15% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     75.15% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     75.15% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     75.15% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     75.15% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.15% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     75.15% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.15% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.15% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.15% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.15% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.15% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.15% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     75.15% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.15% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.15% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead              14087     18.24%     93.40% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite              5097      6.60%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total                77211                       # Type of FU issued
system.cpu12.iq.rate                         0.666399                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                      2296                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.029737                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           233920                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes           86860                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses        63661                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads             23369                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes            13490                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses        10380                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses                67503                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                 12000                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads            417                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         3288                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores         1909                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked          984                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  831                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                  4655                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                1499                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts             88476                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             261                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts               13781                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts               5945                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              163                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                   36                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                1443                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          204                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          624                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                828                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts               75948                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts               13719                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts            1263                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                        7308                       # number of nop insts executed
system.cpu12.iew.exec_refs                      18620                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                  14111                       # Number of branches executed
system.cpu12.iew.exec_stores                     4901                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.655498                       # Inst execution rate
system.cpu12.iew.wb_sent                        74675                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                       74041                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                   42980                       # num instructions producing a value
system.cpu12.iew.wb_consumers                   55548                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     0.639039                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.773745                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts         19317                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls           167                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             712                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        48568                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     1.395837                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.584113                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0        33512     69.00%     69.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1         3098      6.38%     75.38% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         2365      4.87%     80.25% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3          963      1.98%     82.23% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4         1214      2.50%     84.73% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5         1564      3.22%     87.95% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          452      0.93%     88.88% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7         1512      3.11%     91.99% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8         3888      8.01%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        48568                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts              67793                       # Number of instructions committed
system.cpu12.commit.committedOps                67793                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                        14529                       # Number of memory references committed
system.cpu12.commit.loads                       10493                       # Number of loads committed
system.cpu12.commit.membars                        61                       # Number of memory barriers committed
system.cpu12.commit.branches                    11728                       # Number of branches committed
system.cpu12.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                   57274                       # Number of committed integer instructions.
system.cpu12.commit.function_calls                964                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass         5778      8.52%      8.52% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          42508     62.70%     71.23% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           115      0.17%     71.40% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     71.40% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd         2878      4.25%     75.64% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     75.64% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     75.64% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult         1920      2.83%     78.47% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     78.47% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     78.47% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     78.47% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     78.47% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     78.47% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     78.47% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     78.47% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     78.47% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     78.47% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     78.47% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     78.47% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     78.47% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     78.47% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     78.47% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     78.47% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     78.47% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     78.47% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     78.47% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     78.47% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     78.47% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.47% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.47% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead         10554     15.57%     94.04% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         4040      5.96%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total           67793                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                3888                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                     130568                       # The number of ROB reads
system.cpu12.rob.rob_writes                    177167                       # The number of ROB writes
system.cpu12.timesIdled                           220                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                         15600                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     982064                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                     62019                       # Number of Instructions Simulated
system.cpu12.committedOps                       62019                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             1.868186                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       1.868186                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.535279                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.535279                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                  93068                       # number of integer regfile reads
system.cpu12.int_regfile_writes                 48195                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                   11118                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                   8131                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                   276                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                  136                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements             820                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          10.877456                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             13585                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             878                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           15.472665                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle      1121492331                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    10.877456                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.169960                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.169960                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           33254                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          33254                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data        10186                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         10186                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data         3233                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         3233                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data           60                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           60                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data           43                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           43                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data        13419                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          13419                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data        13419                       # number of overall hits
system.cpu12.dcache.overall_hits::total         13419                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data         1839                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         1839                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data          742                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          742                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data           25                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           25                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data           17                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data         2581                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         2581                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data         2581                       # number of overall misses
system.cpu12.dcache.overall_misses::total         2581                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data    156124314                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total    156124314                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data     96221276                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total     96221276                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data       819666                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total       819666                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data       126549                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total       126549                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data        19737                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total        19737                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data    252345590                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total    252345590                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data    252345590                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total    252345590                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data        12025                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        12025                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data         3975                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         3975                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           85                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           85                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           60                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           60                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data        16000                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        16000                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data        16000                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        16000                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.152931                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.152931                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.186667                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.186667                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.294118                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.294118                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.283333                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.283333                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.161312                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.161312                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.161312                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.161312                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 84896.309951                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 84896.309951                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 129678.269542                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 129678.269542                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 32786.640000                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 32786.640000                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data  7444.058824                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total  7444.058824                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 97770.472685                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 97770.472685                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 97770.472685                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 97770.472685                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs         3770                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          123                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs             162                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    23.271605                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          123                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          541                       # number of writebacks
system.cpu12.dcache.writebacks::total             541                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data         1072                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total         1072                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          524                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          524                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data            8                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data         1596                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total         1596                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data         1596                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total         1596                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data          767                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total          767                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          218                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          218                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data           17                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data           17                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total           17                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data          985                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total          985                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data          985                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total          985                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data     49978728                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total     49978728                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data     24204506                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total     24204506                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data       193887                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total       193887                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data       107973                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total       107973                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data        18576                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total        18576                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     74183234                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     74183234                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     74183234                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     74183234                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.063784                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.063784                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.054843                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.054843                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.200000                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.283333                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.283333                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.061562                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.061562                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.061562                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.061562                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 65161.314211                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 65161.314211                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 111029.844037                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 111029.844037                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data 11405.117647                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11405.117647                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data  6351.352941                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total  6351.352941                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 75312.927919                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 75312.927919                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 75312.927919                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 75312.927919                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             432                       # number of replacements
system.cpu12.icache.tags.tagsinuse          73.713647                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs             14372                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             904                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           15.898230                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    73.713647                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.143972                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.143972                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          472                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          392                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           31762                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          31762                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst        14372                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         14372                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst        14372                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          14372                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst        14372                       # number of overall hits
system.cpu12.icache.overall_hits::total         14372                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst         1057                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         1057                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst         1057                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         1057                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst         1057                       # number of overall misses
system.cpu12.icache.overall_misses::total         1057                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     58733824                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     58733824                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     58733824                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     58733824                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     58733824                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     58733824                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst        15429                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        15429                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst        15429                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        15429                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst        15429                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        15429                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.068507                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.068507                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.068507                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.068507                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.068507                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.068507                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 55566.531693                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 55566.531693                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 55566.531693                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 55566.531693                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 55566.531693                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 55566.531693                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          432                       # number of writebacks
system.cpu12.icache.writebacks::total             432                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst          153                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total          153                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst          153                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total          153                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst          153                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total          153                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst          904                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total          904                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst          904                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total          904                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst          904                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total          904                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     41920222                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     41920222                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     41920222                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     41920222                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     41920222                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     41920222                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.058591                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.058591                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.058591                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.058591                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.058591                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.058591                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 46371.926991                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 46371.926991                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 46371.926991                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 46371.926991                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 46371.926991                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 46371.926991                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                  7128                       # Number of BP lookups
system.cpu13.branchPred.condPredicted            5640                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             657                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups               5782                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                  1887                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           32.635766                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                   556                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups            66                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses             66                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                       6190                       # DTB read hits
system.cpu13.dtb.read_misses                      325                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                   6515                       # DTB read accesses
system.cpu13.dtb.write_hits                      3208                       # DTB write hits
system.cpu13.dtb.write_misses                      26                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                  3234                       # DTB write accesses
system.cpu13.dtb.data_hits                       9398                       # DTB hits
system.cpu13.dtb.data_misses                      351                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                   9749                       # DTB accesses
system.cpu13.itb.fetch_hits                      6107                       # ITB hits
system.cpu13.itb.fetch_misses                      76                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                  6183                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                          88483                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles             4565                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                        55051                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                      7128                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches             2443                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       22580                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  1471                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                333                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles        49523                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         2503                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles           61                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                    6107                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 263                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples            80300                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.685567                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           2.084451                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  71136     88.59%     88.59% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                    601      0.75%     89.34% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                    560      0.70%     90.03% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                    758      0.94%     90.98% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                   1161      1.45%     92.42% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                    331      0.41%     92.84% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                    467      0.58%     93.42% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                    333      0.41%     93.83% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                   4953      6.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total              80300                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.080558                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      0.622165                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                   7354                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles               15967                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                    5762                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                1191                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                  503                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved                596                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 239                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts                46366                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 983                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                  503                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                   8065                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                  9205                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles         4423                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                    6171                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                2410                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts                44532                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                 396                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                  778                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                 1200                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                   68                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands             33020                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups               63786                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups          51104                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups           12678                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps               22153                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  10867                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts               96                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts           80                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                    4971                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads               6104                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores              3917                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads             250                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores            296                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                    40446                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded                98                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                   38483                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             250                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined         11757                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined         5839                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples        80300                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       0.479240                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.494609                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0             70444     87.73%     87.73% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              1878      2.34%     90.06% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2              1520      1.89%     91.96% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3              1110      1.38%     93.34% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4              1395      1.74%     95.08% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5               930      1.16%     96.24% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6              1757      2.19%     98.42% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7               665      0.83%     99.25% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8               601      0.75%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total         80300                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                   906     46.82%     46.82% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     46.82% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     46.82% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                  92      4.75%     51.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     51.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     51.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                387     20.00%     71.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     71.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     71.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     71.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     71.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     71.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     71.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     71.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     71.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     71.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     71.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     71.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     71.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     71.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     71.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     71.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     71.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     71.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     71.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     71.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     71.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     71.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                  432     22.33%     93.90% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                 118      6.10%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu               23371     60.73%     60.74% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                194      0.50%     61.25% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     61.25% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd              2913      7.57%     68.81% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     68.81% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     68.81% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult             1926      5.00%     73.82% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     73.82% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     73.82% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     73.82% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     73.82% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     73.82% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     73.82% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     73.82% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     73.82% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     73.82% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     73.82% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     73.82% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.82% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     73.82% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.82% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.82% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.82% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.82% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.82% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.82% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     73.82% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.82% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.82% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead               6737     17.51%     91.33% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite              3338      8.67%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total                38483                       # Type of FU issued
system.cpu13.iq.rate                         0.434920                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                      1935                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.050282                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           135405                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes           38882                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses        25687                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads             24046                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes            13438                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses        10381                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses                28021                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                 12393                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads            211                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         1672                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores         1107                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked         1027                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                  503                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                  1868                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                1794                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts             41919                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             167                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts                6104                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts               3917                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts               77                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                   16                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                1762                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          112                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          387                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                499                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts               37709                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts                6515                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts             774                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                        1375                       # number of nop insts executed
system.cpu13.iew.exec_refs                       9749                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                   4860                       # Number of branches executed
system.cpu13.iew.exec_stores                     3234                       # Number of stores executed
system.cpu13.iew.exec_rate                   0.426172                       # Inst execution rate
system.cpu13.iew.wb_sent                        36575                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                       36068                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                   21278                       # num instructions producing a value
system.cpu13.iew.wb_consumers                   30239                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     0.407626                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.703661                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts         12088                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls            74                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             425                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        28931                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     1.023573                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.358926                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0        22809     78.84%     78.84% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1          884      3.06%     81.89% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         1064      3.68%     85.57% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3          577      1.99%     87.57% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4          609      2.11%     89.67% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5          270      0.93%     90.61% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6          207      0.72%     91.32% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7          246      0.85%     92.17% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8         2265      7.83%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        28931                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts              29613                       # Number of instructions committed
system.cpu13.commit.committedOps                29613                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                         7242                       # Number of memory references committed
system.cpu13.commit.loads                        4432                       # Number of loads committed
system.cpu13.commit.membars                        16                       # Number of memory barriers committed
system.cpu13.commit.branches                     3512                       # Number of branches committed
system.cpu13.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                   24138                       # Number of committed integer instructions.
system.cpu13.commit.function_calls                218                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass          830      2.80%      2.80% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu          16614     56.10%     58.91% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           113      0.38%     59.29% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     59.29% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd         2878      9.72%     69.01% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     69.01% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     69.01% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult         1920      6.48%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.49% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead          4448     15.02%     90.51% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite         2810      9.49%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total           29613                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                2265                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                      67535                       # The number of ROB reads
system.cpu13.rob.rob_writes                     85233                       # The number of ROB writes
system.cpu13.timesIdled                           148                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          8183                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                    1009444                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                     28787                       # Number of Instructions Simulated
system.cpu13.committedOps                       28787                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             3.073714                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       3.073714                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.325339                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.325339                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                  44229                       # number of integer regfile reads
system.cpu13.int_regfile_writes                 19981                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                   11124                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                   8112                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                    89                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   43                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements             490                       # number of replacements
system.cpu13.dcache.tags.tagsinuse           9.756881                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs              5838                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs             546                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           10.692308                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data     9.756881                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.152451                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.152451                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses           16307                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses          16307                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data         3581                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total          3581                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data         2227                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         2227                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data           22                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data           13                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data         5808                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           5808                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data         5808                       # number of overall hits
system.cpu13.dcache.overall_hits::total          5808                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data         1450                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         1450                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data          563                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          563                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            3                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            7                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data         2013                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         2013                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data         2013                       # number of overall misses
system.cpu13.dcache.overall_misses::total         2013                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data    127689102                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total    127689102                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data     87748308                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total     87748308                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data       342495                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total       342495                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data        56889                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total        56889                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data    215437410                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total    215437410                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data    215437410                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total    215437410                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data         5031                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total         5031                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data         2790                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         2790                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data         7821                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total         7821                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data         7821                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total         7821                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.288213                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.288213                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.201792                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.201792                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.350000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.350000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.257384                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.257384                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.257384                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.257384                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 88061.449655                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 88061.449655                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 155858.451155                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 155858.451155                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data       114165                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total       114165                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data         8127                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total         8127                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 107023.055142                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 107023.055142                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 107023.055142                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 107023.055142                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs         3705                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs             133                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    27.857143                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          298                       # number of writebacks
system.cpu13.dcache.writebacks::total             298                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data          999                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total          999                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          426                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          426                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data            1                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data         1425                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total         1425                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data         1425                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total         1425                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data          451                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total          451                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          137                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          137                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            7                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data          588                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total          588                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data          588                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total          588                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data     37466631                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total     37466631                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data     21339163                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total     21339163                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data         9288                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total         9288                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data        48762                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total        48762                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data     58805794                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total     58805794                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     58805794                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     58805794                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.089644                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.089644                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.049104                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.049104                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.080000                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.080000                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.350000                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.350000                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.075182                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.075182                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.075182                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.075182                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 83074.569845                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 83074.569845                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 155760.313869                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 155760.313869                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data         4644                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4644                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data         6966                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total         6966                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 100009.853741                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 100009.853741                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 100009.853741                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 100009.853741                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements              79                       # number of replacements
system.cpu13.icache.tags.tagsinuse          58.286861                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs              5555                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             469                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           11.844350                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    58.286861                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.113842                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.113842                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          390                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          314                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           12665                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          12665                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst         5555                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total          5555                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst         5555                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total           5555                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst         5555                       # number of overall hits
system.cpu13.icache.overall_hits::total          5555                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst          543                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          543                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst          543                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          543                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst          543                       # number of overall misses
system.cpu13.icache.overall_misses::total          543                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     26830710                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     26830710                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     26830710                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     26830710                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     26830710                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     26830710                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst         6098                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total         6098                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst         6098                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total         6098                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst         6098                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total         6098                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.089046                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.089046                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.089046                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.089046                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.089046                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.089046                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 49411.988950                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 49411.988950                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 49411.988950                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 49411.988950                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 49411.988950                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 49411.988950                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks           79                       # number of writebacks
system.cpu13.icache.writebacks::total              79                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           74                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           74                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           74                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           74                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           74                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           74                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst          469                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total          469                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst          469                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total          469                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst          469                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total          469                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     19454877                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     19454877                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     19454877                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     19454877                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     19454877                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     19454877                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.076910                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.076910                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.076910                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.076910                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.076910                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.076910                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 41481.614072                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 41481.614072                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 41481.614072                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 41481.614072                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 41481.614072                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 41481.614072                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                  7039                       # Number of BP lookups
system.cpu14.branchPred.condPredicted            5591                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             617                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups               5704                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                  1870                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           32.784011                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                   544                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups            66                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses             66                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                       6204                       # DTB read hits
system.cpu14.dtb.read_misses                      287                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                   6491                       # DTB read accesses
system.cpu14.dtb.write_hits                      3171                       # DTB write hits
system.cpu14.dtb.write_misses                      25                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                  3196                       # DTB write accesses
system.cpu14.dtb.data_hits                       9375                       # DTB hits
system.cpu14.dtb.data_misses                      312                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                   9687                       # DTB accesses
system.cpu14.itb.fetch_hits                      6006                       # ITB hits
system.cpu14.itb.fetch_misses                      74                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                  6080                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                          88270                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles             4567                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                        54300                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                      7039                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches             2414                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       21653                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  1389                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                 33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles        50744                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         2608                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                    6006                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 246                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples            80299                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.676223                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           2.070590                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  71237     88.71%     88.71% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                    611      0.76%     89.48% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                    548      0.68%     90.16% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                    756      0.94%     91.10% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                   1147      1.43%     92.53% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                    338      0.42%     92.95% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                    471      0.59%     93.54% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                    307      0.38%     93.92% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                   4884      6.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total              80299                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.079744                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.615158                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                   6748                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles               15453                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                    5652                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                1226                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  476                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved                575                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 226                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts                45893                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                 949                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  476                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                   7446                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  7709                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         5376                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                    6105                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                2443                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts                44060                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                 379                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                  807                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                 1111                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                   96                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands             32686                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups               63218                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups          50681                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups           12533                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps               22086                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  10600                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts               94                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts           80                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    4929                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads               5990                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores              3845                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads             251                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores            314                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                    39917                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded                96                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                   38182                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             255                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined         11326                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined         5483                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples        80299                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.475498                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.491332                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0             70529     87.83%     87.83% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              1899      2.36%     90.20% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              1443      1.80%     91.99% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3              1129      1.41%     93.40% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4              1391      1.73%     95.13% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5               887      1.10%     96.24% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6              1746      2.17%     98.41% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7               665      0.83%     99.24% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8               610      0.76%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total         80299                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                   943     48.14%     48.14% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     48.14% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     48.14% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                  90      4.59%     52.73% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     52.73% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     52.73% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                380     19.40%     72.13% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     72.13% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     72.13% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     72.13% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     72.13% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     72.13% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     72.13% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     72.13% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     72.13% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     72.13% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     72.13% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     72.13% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     72.13% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     72.13% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     72.13% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     72.13% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     72.13% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     72.13% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     72.13% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     72.13% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     72.13% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.13% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     72.13% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                  433     22.10%     94.23% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 113      5.77%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu               23143     60.61%     60.62% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                196      0.51%     61.14% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     61.14% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd              2920      7.65%     68.78% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     68.78% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     68.78% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult             1926      5.04%     73.83% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     73.83% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     73.83% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     73.83% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     73.83% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     73.83% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     73.83% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     73.83% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     73.83% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     73.83% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     73.83% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     73.83% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.83% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     73.83% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.83% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.83% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.83% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.83% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.83% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.83% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     73.83% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.83% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.83% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead               6699     17.54%     91.37% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite              3294      8.63%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total                38182                       # Type of FU issued
system.cpu14.iq.rate                         0.432559                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                      1959                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.051307                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           134858                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes           38237                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses        25371                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads             24019                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes            13122                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses        10354                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses                27761                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                 12376                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads            212                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         1577                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores         1055                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked         1093                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  476                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                  1784                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                1249                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts             41337                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             156                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts                5990                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts               3845                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts               74                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                   17                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                1217                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          102                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          361                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                463                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts               37376                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts                6491                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             806                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                        1324                       # number of nop insts executed
system.cpu14.iew.exec_refs                       9687                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                   4798                       # Number of branches executed
system.cpu14.iew.exec_stores                     3196                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.423428                       # Inst execution rate
system.cpu14.iew.wb_sent                        36192                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                       35725                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                   21103                       # num instructions producing a value
system.cpu14.iew.wb_consumers                   30005                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     0.404724                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.703316                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts         11438                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls            77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             399                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        27820                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     1.060532                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.397397                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0        21732     78.12%     78.12% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1          907      3.26%     81.38% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         1028      3.70%     85.07% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3          580      2.08%     87.16% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4          590      2.12%     89.28% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5          254      0.91%     90.19% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          205      0.74%     90.93% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7          251      0.90%     91.83% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8         2273      8.17%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        27820                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts              29504                       # Number of instructions committed
system.cpu14.commit.committedOps                29504                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                         7203                       # Number of memory references committed
system.cpu14.commit.loads                        4413                       # Number of loads committed
system.cpu14.commit.membars                        17                       # Number of memory barriers committed
system.cpu14.commit.branches                     3498                       # Number of branches committed
system.cpu14.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                   24041                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                216                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass          821      2.78%      2.78% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          16552     56.10%     58.88% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           113      0.38%     59.27% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     59.27% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd         2878      9.75%     69.02% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     69.02% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     69.02% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult         1920      6.51%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead          4430     15.01%     90.54% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         2790      9.46%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total           29504                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                2273                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                      65683                       # The number of ROB reads
system.cpu14.rob.rob_writes                     83606                       # The number of ROB writes
system.cpu14.timesIdled                           140                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          7971                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                    1009657                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                     28687                       # Number of Instructions Simulated
system.cpu14.committedOps                       28687                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             3.077004                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       3.077004                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.324992                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.324992                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                  43795                       # number of integer regfile reads
system.cpu14.int_regfile_writes                 19756                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                   11104                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                   8103                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                    80                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   46                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements             486                       # number of replacements
system.cpu14.dcache.tags.tagsinuse           8.848434                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs              5811                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             543                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           10.701657                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data     8.848434                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.138257                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.138257                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           16150                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          16150                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data         3515                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          3515                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data         2259                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         2259                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data           23                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           15                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           15                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data         5774                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           5774                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data         5774                       # number of overall hits
system.cpu14.dcache.overall_hits::total          5774                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data         1462                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         1462                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data          509                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          509                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            3                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            7                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data         1971                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         1971                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data         1971                       # number of overall misses
system.cpu14.dcache.overall_misses::total         1971                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data    125009514                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total    125009514                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data     73308958                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total     73308958                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data       282123                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total       282123                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data       208980                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total       208980                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data    198318472                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total    198318472                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data    198318472                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total    198318472                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data         4977                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         4977                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data         2768                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         2768                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data         7745                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         7745                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data         7745                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         7745                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.293751                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.293751                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.183887                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.183887                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.115385                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.115385                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.318182                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.318182                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.254487                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.254487                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.254487                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.254487                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 85505.823529                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 85505.823529                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 144025.457760                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 144025.457760                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data        94041                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total        94041                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data 29854.285714                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total 29854.285714                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 100618.199899                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 100618.199899                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 100618.199899                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 100618.199899                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs         4206                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs             132                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    31.863636                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          371                       # number of writebacks
system.cpu14.dcache.writebacks::total             371                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data         1017                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total         1017                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          380                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          380                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data            1                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data         1397                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total         1397                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data         1397                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total         1397                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data          445                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total          445                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          129                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          129                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            7                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data          574                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total          574                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data          574                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total          574                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data     37962378                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total     37962378                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data     19303929                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total     19303929                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data       200853                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total       200853                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     57266307                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     57266307                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     57266307                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     57266307                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.089411                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.089411                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.046604                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.046604                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.318182                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.318182                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.074112                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.074112                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.074112                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.074112                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 85308.714607                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 85308.714607                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 149642.860465                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 149642.860465                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data 28693.285714                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total 28693.285714                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 99767.085366                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 99767.085366                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 99767.085366                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 99767.085366                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements              55                       # number of replacements
system.cpu14.icache.tags.tagsinuse          51.716169                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs              5505                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             434                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           12.684332                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    51.716169                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.101008                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.101008                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          302                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           12446                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          12446                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst         5505                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total          5505                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst         5505                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total           5505                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst         5505                       # number of overall hits
system.cpu14.icache.overall_hits::total          5505                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst          501                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          501                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst          501                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          501                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst          501                       # number of overall misses
system.cpu14.icache.overall_misses::total          501                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     25315605                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     25315605                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     25315605                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     25315605                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     25315605                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     25315605                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst         6006                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total         6006                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst         6006                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total         6006                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst         6006                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total         6006                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.083417                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.083417                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.083417                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.083417                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.083417                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.083417                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 50530.149701                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 50530.149701                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 50530.149701                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 50530.149701                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 50530.149701                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 50530.149701                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks           55                       # number of writebacks
system.cpu14.icache.writebacks::total              55                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           67                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           67                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           67                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           67                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           67                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           67                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst          434                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total          434                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst          434                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total          434                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst          434                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total          434                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     18478476                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     18478476                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     18478476                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     18478476                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     18478476                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     18478476                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.072261                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.072261                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.072261                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.072261                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.072261                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.072261                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 42577.133641                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 42577.133641                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 42577.133641                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 42577.133641                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 42577.133641                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 42577.133641                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                  9668                       # Number of BP lookups
system.cpu15.branchPred.condPredicted            7501                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             697                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups               7910                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                  3067                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           38.773704                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                   850                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups           103                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits                2                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses            101                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                       6652                       # DTB read hits
system.cpu15.dtb.read_misses                      340                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                   6992                       # DTB read accesses
system.cpu15.dtb.write_hits                      3409                       # DTB write hits
system.cpu15.dtb.write_misses                      30                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                  3439                       # DTB write accesses
system.cpu15.dtb.data_hits                      10061                       # DTB hits
system.cpu15.dtb.data_misses                      370                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                  10431                       # DTB accesses
system.cpu15.itb.fetch_hits                      7495                       # ITB hits
system.cpu15.itb.fetch_misses                      74                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                  7569                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                          90874                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles             5482                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                        65823                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                      9668                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches             3919                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       22983                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  1569                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                 38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles        50578                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         2583                       # Number of stall cycles due to pending traps
system.cpu15.fetch.IcacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.CacheLines                    7495                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 292                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples            82456                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.798280                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.205175                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  71089     86.21%     86.21% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                    883      1.07%     87.29% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                    846      1.03%     88.31% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                    836      1.01%     89.33% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                   1699      2.06%     91.39% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                    352      0.43%     91.81% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                    514      0.62%     92.44% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                    796      0.97%     93.40% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                   5441      6.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total              82456                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.106389                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.724333                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                   7610                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles               14682                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                    7850                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                1198                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                  538                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved                902                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 253                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts                56719                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                1059                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                  538                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                   8323                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                  7632                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles         4892                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                    8282                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                2211                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts                54593                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                 362                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents                  373                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                  964                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                  266                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands             39826                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups               76797                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups          64136                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups           12656                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps               27892                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  11934                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              122                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          102                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                    4391                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads               6763                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores              4111                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads             310                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores            370                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                    49260                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded               130                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                   46883                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             258                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined         12967                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined         6228                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           46                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples        82456                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.568582                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.613125                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0             70795     85.86%     85.86% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              1849      2.24%     88.10% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              1893      2.30%     90.40% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3              1148      1.39%     91.79% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4              1628      1.97%     93.76% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5              1651      2.00%     95.77% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6              2070      2.51%     98.28% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7               759      0.92%     99.20% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8               663      0.80%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total         82456                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                   996     49.68%     49.68% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    1      0.05%     49.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     49.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                  82      4.09%     53.82% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     53.82% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     53.82% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                339     16.91%     70.72% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     70.72% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     70.72% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     70.72% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     70.72% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     70.72% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     70.72% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     70.72% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     70.72% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     70.72% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     70.72% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     70.72% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     70.72% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     70.72% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     70.72% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     70.72% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     70.72% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     70.72% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     70.72% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     70.72% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     70.72% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.72% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     70.72% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                  443     22.09%     92.82% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                 144      7.18%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu               31061     66.25%     66.26% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                192      0.41%     66.67% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     66.67% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd              2936      6.26%     72.93% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     72.93% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     72.93% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult             1925      4.11%     77.04% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     77.04% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     77.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     77.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     77.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     77.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     77.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     77.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     77.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     77.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     77.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     77.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     77.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     77.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.04% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead               7220     15.40%     92.44% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite              3545      7.56%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total                46883                       # Type of FU issued
system.cpu15.iq.rate                         0.515912                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                      2005                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.042766                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           154698                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes           49036                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses        34097                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads             23787                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes            13344                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses        10419                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses                36644                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                 12240                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads            214                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         1867                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores         1172                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked          862                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                  538                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                  2095                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                1244                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts             51773                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             158                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts                6763                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts               4111                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts               99                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                   15                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                1219                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           25                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          116                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          427                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                543                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts               46049                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts                6992                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             834                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                        2383                       # number of nop insts executed
system.cpu15.iew.exec_refs                      10431                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                   7015                       # Number of branches executed
system.cpu15.iew.exec_stores                     3439                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.506735                       # Inst execution rate
system.cpu15.iew.wb_sent                        45044                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                       44516                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                   26407                       # num instructions producing a value
system.cpu15.iew.wb_consumers                   36933                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     0.489865                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.714997                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts         13119                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls            84                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             451                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        29884                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     1.278510                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.538523                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0        21920     73.35%     73.35% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1          951      3.18%     76.53% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         1569      5.25%     81.78% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3          590      1.97%     83.76% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4         1095      3.66%     87.42% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5          243      0.81%     88.23% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6          443      1.48%     89.72% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7          489      1.64%     91.35% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8         2584      8.65%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        29884                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts              38207                       # Number of instructions committed
system.cpu15.commit.committedOps                38207                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                         7835                       # Number of memory references committed
system.cpu15.commit.loads                        4896                       # Number of loads committed
system.cpu15.commit.membars                        21                       # Number of memory barriers committed
system.cpu15.commit.branches                     5531                       # Number of branches committed
system.cpu15.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                   31756                       # Number of committed integer instructions.
system.cpu15.commit.function_calls                467                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass         1788      4.68%      4.68% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu          23652     61.90%     66.58% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           113      0.30%     66.88% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     66.88% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd         2878      7.53%     74.41% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     74.41% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     74.41% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult         1920      5.03%     79.44% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     79.44% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     79.44% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     79.44% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     79.44% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     79.44% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     79.44% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     79.44% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     79.44% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     79.44% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     79.44% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     79.44% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     79.44% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     79.44% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     79.44% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     79.44% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     79.44% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     79.44% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     79.44% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.44% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.44% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead          4917     12.87%     92.31% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         2939      7.69%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total           38207                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                2584                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                      77729                       # The number of ROB reads
system.cpu15.rob.rob_writes                    104632                       # The number of ROB writes
system.cpu15.timesIdled                           156                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          8418                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                    1007053                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                     36423                       # Number of Instructions Simulated
system.cpu15.committedOps                       36423                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             2.494962                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       2.494962                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.400808                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.400808                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                  56378                       # number of integer regfile reads
system.cpu15.int_regfile_writes                 26318                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                   11157                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                   8152                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                   121                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   61                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements             494                       # number of replacements
system.cpu15.dcache.tags.tagsinuse           8.211435                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs              6623                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             552                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           11.998188                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle      1115383149                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data     8.211435                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.128304                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.128304                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses           17808                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses          17808                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data         4229                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          4229                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data         2350                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         2350                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data           34                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data           17                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           17                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data         6579                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total           6579                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data         6579                       # number of overall hits
system.cpu15.dcache.overall_hits::total          6579                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data         1403                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         1403                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data          563                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          563                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            8                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            8                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data         1966                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         1966                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data         1966                       # number of overall misses
system.cpu15.dcache.overall_misses::total         1966                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data    102879693                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total    102879693                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data     79924329                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total     79924329                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data       348300                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total       348300                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data       105651                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total       105651                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data       214785                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total       214785                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data    182804022                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total    182804022                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data    182804022                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total    182804022                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data         5632                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         5632                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data         2913                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         2913                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           42                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           42                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data         8545                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total         8545                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data         8545                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total         8545                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.249112                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.249112                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.193272                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.193272                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.190476                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.190476                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.320000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.320000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.230076                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.230076                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.230076                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.230076                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 73328.362794                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 73328.362794                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 141961.507993                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 141961.507993                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data 43537.500000                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 43537.500000                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data 13206.375000                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total 13206.375000                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 92982.717192                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 92982.717192                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 92982.717192                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 92982.717192                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs         2571                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs             111                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    23.162162                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          287                       # number of writebacks
system.cpu15.dcache.writebacks::total             287                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data          941                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total          941                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          427                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          427                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data            5                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data         1368                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total         1368                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data         1368                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total         1368                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data          462                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total          462                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          136                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          136                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            3                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            8                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data          598                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total          598                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data          598                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total          598                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data     32402349                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total     32402349                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data     19176220                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total     19176220                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        22059                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        22059                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data        97524                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total        97524                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data       213624                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total       213624                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data     51578569                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total     51578569                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data     51578569                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total     51578569                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.082031                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.082031                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.046687                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.046687                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.320000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.320000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.069982                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.069982                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.069982                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.069982                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 70134.954545                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 70134.954545                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 141001.617647                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 141001.617647                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data         7353                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7353                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data 12190.500000                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total 12190.500000                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 86251.787625                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 86251.787625                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 86251.787625                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 86251.787625                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements             107                       # number of replacements
system.cpu15.icache.tags.tagsinuse          52.784358                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs              6897                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             519                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           13.289017                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    52.784358                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.103094                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.103094                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          412                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          338                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           15507                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          15507                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst         6897                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total          6897                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst         6897                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total           6897                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst         6897                       # number of overall hits
system.cpu15.icache.overall_hits::total          6897                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst          597                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          597                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst          597                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          597                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst          597                       # number of overall misses
system.cpu15.icache.overall_misses::total          597                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     28922831                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     28922831                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     28922831                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     28922831                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     28922831                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     28922831                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst         7494                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total         7494                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst         7494                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total         7494                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst         7494                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total         7494                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.079664                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.079664                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.079664                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.079664                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.079664                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.079664                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 48446.953099                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 48446.953099                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 48446.953099                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 48446.953099                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 48446.953099                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 48446.953099                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs           41                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs           41                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks          107                       # number of writebacks
system.cpu15.icache.writebacks::total             107                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           78                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           78                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           78                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           78                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           78                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           78                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst          519                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total          519                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst          519                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total          519                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst          519                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total          519                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     21906908                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     21906908                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     21906908                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     21906908                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     21906908                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     21906908                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.069255                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.069255                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.069255                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.069255                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.069255                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.069255                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 42209.842004                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 42209.842004                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 42209.842004                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 42209.842004                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 42209.842004                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 42209.842004                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      1852                       # number of replacements
system.l2.tags.tagsinuse                  4143.496883                       # Cycle average of tags in use
system.l2.tags.total_refs                       60099                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9694                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.199608                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2334.266815                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst     1209.823705                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      441.985759                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       58.355770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        6.414825                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        3.764138                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        4.468357                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        6.072752                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data        4.073797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        5.538857                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        5.580374                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        0.886496                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data        4.374918                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.469596                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        5.142220                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        0.947647                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data        4.465301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        1.345956                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data        4.380658                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        0.442003                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        4.210521                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        2.865766                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data        3.268504                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        2.153369                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data        3.777680                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        5.609041                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data        5.228780                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        1.337587                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data        3.838108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        0.106063                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data        3.777653                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        1.357993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data        3.165876                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.142472                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.073842                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.026977                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.003562                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000273                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000371                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000338                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000341                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000267                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000273                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000267                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000175                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.000199                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000131                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000342                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.000319                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.252899                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7842                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1025                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4965                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1769                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.478638                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    687304                       # Number of tag accesses
system.l2.tags.data_accesses                   687304                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        20931                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            20931                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6766                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6766                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu02.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu03.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu04.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu05.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   39                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu01.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu03.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu04.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu05.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu06.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu07.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu08.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu09.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu10.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu11.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu12.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu14.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 34                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data             2620                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data              150                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data              296                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data              119                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data               89                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data              120                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data              107                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data               78                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data              126                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data              132                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data               88                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data              131                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data              110                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data               72                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data               73                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data               75                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4386                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          5954                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           890                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst           870                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst           906                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst           598                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst          1012                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           685                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst           515                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst           804                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst           883                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst           601                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst           885                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst           774                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst           429                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst           377                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst           476                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              16659                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data         8632                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data         1008                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data          662                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data         1130                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data          388                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data          800                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data          415                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data          302                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data          597                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data          684                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data          420                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data          674                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data          566                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data          267                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data          336                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data          276                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             17157                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                5954                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data               11252                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 890                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                1158                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                 870                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                 958                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 906                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                1249                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 598                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                 477                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                1012                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                 920                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 685                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                 522                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                 515                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                 380                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                 804                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                 723                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 883                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                 816                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                 601                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                 508                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                 885                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                 805                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                 774                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                 676                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                 429                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                 339                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                 377                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                 409                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                 476                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                 351                       # number of demand (read+write) hits
system.l2.demand_hits::total                    38202                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               5954                       # number of overall hits
system.l2.overall_hits::cpu00.data              11252                       # number of overall hits
system.l2.overall_hits::cpu01.inst                890                       # number of overall hits
system.l2.overall_hits::cpu01.data               1158                       # number of overall hits
system.l2.overall_hits::cpu02.inst                870                       # number of overall hits
system.l2.overall_hits::cpu02.data                958                       # number of overall hits
system.l2.overall_hits::cpu03.inst                906                       # number of overall hits
system.l2.overall_hits::cpu03.data               1249                       # number of overall hits
system.l2.overall_hits::cpu04.inst                598                       # number of overall hits
system.l2.overall_hits::cpu04.data                477                       # number of overall hits
system.l2.overall_hits::cpu05.inst               1012                       # number of overall hits
system.l2.overall_hits::cpu05.data                920                       # number of overall hits
system.l2.overall_hits::cpu06.inst                685                       # number of overall hits
system.l2.overall_hits::cpu06.data                522                       # number of overall hits
system.l2.overall_hits::cpu07.inst                515                       # number of overall hits
system.l2.overall_hits::cpu07.data                380                       # number of overall hits
system.l2.overall_hits::cpu08.inst                804                       # number of overall hits
system.l2.overall_hits::cpu08.data                723                       # number of overall hits
system.l2.overall_hits::cpu09.inst                883                       # number of overall hits
system.l2.overall_hits::cpu09.data                816                       # number of overall hits
system.l2.overall_hits::cpu10.inst                601                       # number of overall hits
system.l2.overall_hits::cpu10.data                508                       # number of overall hits
system.l2.overall_hits::cpu11.inst                885                       # number of overall hits
system.l2.overall_hits::cpu11.data                805                       # number of overall hits
system.l2.overall_hits::cpu12.inst                774                       # number of overall hits
system.l2.overall_hits::cpu12.data                676                       # number of overall hits
system.l2.overall_hits::cpu13.inst                429                       # number of overall hits
system.l2.overall_hits::cpu13.data                339                       # number of overall hits
system.l2.overall_hits::cpu14.inst                377                       # number of overall hits
system.l2.overall_hits::cpu14.data                409                       # number of overall hits
system.l2.overall_hits::cpu15.inst                476                       # number of overall hits
system.l2.overall_hits::cpu15.data                351                       # number of overall hits
system.l2.overall_hits::total                   38202                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data            54                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data           222                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data            50                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data            28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data           120                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data            42                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data           146                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data           185                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data            39                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                903                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu02.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu03.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu04.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu05.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu08.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu09.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu10.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu11.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu15.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               75                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           5087                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data             57                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data             58                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data             51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data             60                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data             48                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data             42                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data             50                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data             55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data             55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data             48                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data             43                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data             42                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5853                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         1977                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          230                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst           84                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst          121                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst          116                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst           72                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst           70                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst           36                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst           75                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst           42                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst           72                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           83                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst          130                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst           40                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst           57                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           43                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3248                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data          829                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data           73                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data           53                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data           60                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data           52                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data           56                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data           60                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data           44                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data           50                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data           49                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data           40                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data           56                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data           60                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data           44                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data           49                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data           40                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1615                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              1977                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              5916                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               230                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data               130                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                84                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data               111                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst               121                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data               113                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst               116                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data               103                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                72                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data               116                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                70                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data               108                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                36                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data                86                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                75                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data               100                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                42                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data               104                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                72                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data                92                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                83                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data               108                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst               130                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data               115                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                40                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data                92                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                57                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data                92                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                43                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data                82                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10716                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             1977                       # number of overall misses
system.l2.overall_misses::cpu00.data             5916                       # number of overall misses
system.l2.overall_misses::cpu01.inst              230                       # number of overall misses
system.l2.overall_misses::cpu01.data              130                       # number of overall misses
system.l2.overall_misses::cpu02.inst               84                       # number of overall misses
system.l2.overall_misses::cpu02.data              111                       # number of overall misses
system.l2.overall_misses::cpu03.inst              121                       # number of overall misses
system.l2.overall_misses::cpu03.data              113                       # number of overall misses
system.l2.overall_misses::cpu04.inst              116                       # number of overall misses
system.l2.overall_misses::cpu04.data              103                       # number of overall misses
system.l2.overall_misses::cpu05.inst               72                       # number of overall misses
system.l2.overall_misses::cpu05.data              116                       # number of overall misses
system.l2.overall_misses::cpu06.inst               70                       # number of overall misses
system.l2.overall_misses::cpu06.data              108                       # number of overall misses
system.l2.overall_misses::cpu07.inst               36                       # number of overall misses
system.l2.overall_misses::cpu07.data               86                       # number of overall misses
system.l2.overall_misses::cpu08.inst               75                       # number of overall misses
system.l2.overall_misses::cpu08.data              100                       # number of overall misses
system.l2.overall_misses::cpu09.inst               42                       # number of overall misses
system.l2.overall_misses::cpu09.data              104                       # number of overall misses
system.l2.overall_misses::cpu10.inst               72                       # number of overall misses
system.l2.overall_misses::cpu10.data               92                       # number of overall misses
system.l2.overall_misses::cpu11.inst               83                       # number of overall misses
system.l2.overall_misses::cpu11.data              108                       # number of overall misses
system.l2.overall_misses::cpu12.inst              130                       # number of overall misses
system.l2.overall_misses::cpu12.data              115                       # number of overall misses
system.l2.overall_misses::cpu13.inst               40                       # number of overall misses
system.l2.overall_misses::cpu13.data               92                       # number of overall misses
system.l2.overall_misses::cpu14.inst               57                       # number of overall misses
system.l2.overall_misses::cpu14.data               92                       # number of overall misses
system.l2.overall_misses::cpu15.inst               43                       # number of overall misses
system.l2.overall_misses::cpu15.data               82                       # number of overall misses
system.l2.overall_misses::total                 10716                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu00.data        15093                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu01.data        61533                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data        76626                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data        88236                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data        13932                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data        15093                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        58050                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data        15093                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        61533                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data        76626                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data        31347                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data        45279                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data        31347                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data        15093                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data        15093                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       619974                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu01.data        30186                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu02.data        61533                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu03.data        15093                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu05.data        47601                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu08.data        15093                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu09.data        15093                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu10.data        46440                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu11.data        30186                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       261225                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   1102442643                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     11990808                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data     12229974                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data     11163015                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data     10900629                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data     12870846                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data     10464093                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data      9101620                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data     10707903                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data     11741193                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data     11323233                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data     10914561                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data     12010545                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data     10464093                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data      9318186                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data      8950149                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1266593491                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    426407436                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     47228319                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst     15265989                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst     23972776                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst     22985478                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst     13226112                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst     12349557                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst      6376212                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst     14043456                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst      8159945                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst     13487337                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst     15050043                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst     26679414                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst      7148277                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst      9977634                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst      8304633                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    670662618                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data    179604378                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data     15827913                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data     10822842                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data     12680325                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data     11084067                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data     11279115                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data     12621231                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data      9412227                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data     10201707                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data     10452483                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data      8338302                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data     11649474                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data     12899871                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data      9346050                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data     10453644                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data      8387064                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    345060693                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    426407436                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data   1282047021                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     47228319                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data     27818721                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst     15265989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data     23052816                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst     23972776                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data     23843340                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst     22985478                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data     21984696                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst     13226112                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data     24149961                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst     12349557                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data     23085324                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst      6376212                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data     18513847                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst     14043456                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data     20909610                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst      8159945                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data     22193676                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst     13487337                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data     19661535                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst     15050043                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data     22564035                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst     26679414                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data     24910416                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst      7148277                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data     19810143                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst      9977634                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data     19771830                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      8304633                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data     17337213                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2282316802                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    426407436                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data   1282047021                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     47228319                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data     27818721                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst     15265989                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data     23052816                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst     23972776                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data     23843340                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst     22985478                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data     21984696                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst     13226112                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data     24149961                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst     12349557                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data     23085324                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst      6376212                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data     18513847                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst     14043456                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data     20909610                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst      8159945                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data     22193676                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst     13487337                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data     19661535                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst     15050043                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data     22564035                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst     26679414                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data     24910416                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst      7148277                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data     19810143                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst      9977634                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data     19771830                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      8304633                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data     17337213                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2282316802                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        20931                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        20931                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6766                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6766                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data           61                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data          226                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data          121                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data          148                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data          185                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data           42                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              942                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu04.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu07.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu08.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu09.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu10.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu11.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu14.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu15.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            109                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         7707                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          207                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data          354                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data          172                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data          140                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data          180                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data          155                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          120                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          176                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          187                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data          140                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          183                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data          165                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          120                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data          116                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data          117                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10239                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7931                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst         1120                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst          954                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst         1027                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst          714                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst         1084                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst          755                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst          551                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst          879                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst          925                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst          673                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst          968                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst          904                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst          469                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst          434                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst          519                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          19907                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data         9461                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data         1081                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data          715                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data         1190                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data          440                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data          856                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data          475                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data          346                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data          647                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data          733                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data          460                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data          730                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data          626                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data          311                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data          385                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data          316                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18772                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7931                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           17168                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst            1120                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data            1288                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst             954                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data            1069                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst            1027                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data            1362                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             714                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data             580                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst            1084                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data            1036                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst             755                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data             630                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst             551                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data             466                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst             879                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data             823                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst             925                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data             920                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst             673                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data             600                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst             968                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data             913                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst             904                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data             791                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst             469                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data             431                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst             434                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data             501                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst             519                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data             433                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                48918                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7931                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          17168                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst           1120                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data           1288                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst            954                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data           1069                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst           1027                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data           1362                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            714                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data            580                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst           1084                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data           1036                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst            755                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data            630                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst            551                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data            466                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst            879                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data            823                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst            925                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data            920                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst            673                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data            600                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst            968                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data            913                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst            904                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data            791                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst            469                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data            431                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst            434                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data            501                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst            519                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data            433                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               48918                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.166667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.885246                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.982301                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data     0.925926                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data     0.903226                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.991736                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data     0.954545                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.986486                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.928571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.958599                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data     0.166667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data     0.777778                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu02.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu03.data     0.714286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu04.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu05.data     0.789474                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu08.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu09.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu10.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu11.data     0.769231                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.688073                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.660049                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.275362                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.163842                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.308140                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.364286                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.333333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.309677                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.350000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.284091                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.294118                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.371429                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.284153                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.333333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.400000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.370690                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.358974                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.571638                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.249275                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.205357                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.088050                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.117819                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.162465                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.066421                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.092715                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.065336                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.085324                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.045405                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.106984                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.085744                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.143805                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.085288                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.131336                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.082852                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.163159                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.087623                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.067530                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.074126                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.050420                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.118182                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.065421                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.126316                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.127168                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.077280                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.066849                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.086957                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.076712                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.095847                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.141479                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.127273                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.126582                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.086032                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.249275                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.344595                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.205357                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.100932                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.088050                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.103835                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.117819                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.082966                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.162465                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.177586                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.066421                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.111969                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.092715                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.171429                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.065336                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.184549                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.085324                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.121507                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.045405                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.113043                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.106984                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.153333                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.085744                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.118291                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.143805                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.145386                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.085288                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.213457                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.131336                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.183633                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.082852                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.189376                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.219060                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.249275                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.344595                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.205357                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.100932                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.088050                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.103835                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.117819                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.082966                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.162465                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.177586                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.066421                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.111969                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.092715                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.171429                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.065336                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.184549                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.085324                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.121507                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.045405                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.113043                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.106984                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.153333                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.085744                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.118291                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.143805                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.145386                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.085288                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.213457                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.131336                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.183633                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.082852                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.189376                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.219060                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu00.data        15093                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu01.data  1139.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data   345.162162                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data  1764.720000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data         4644                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data   539.035714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data   483.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data         5031                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data  1465.071429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data   524.835616                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data   169.443243                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data         1161                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data  3918.375000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data        15093                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data        15093                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   686.571429                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu01.data  2156.142857                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu02.data  5127.750000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu03.data  1509.300000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu05.data  3173.400000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu08.data  3773.250000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu09.data  7546.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu10.data        11610                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu11.data  3018.600000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total         3483                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 216717.641636                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 210365.052632                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 210861.620690                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 210622.924528                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 213737.823529                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 214514.100000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 218001.937500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 216705.238095                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 214158.060000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 213476.236364                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 217754.480769                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 209895.403846                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 218373.545455                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 218001.937500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data       216702                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 213098.785714                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 216400.733128                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 215684.084977                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 205340.517391                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 181737.964286                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 198122.115702                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 198150.672414                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst       183696                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 176422.242857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst       177117                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 187246.080000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 194284.404762                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 187324.125000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 181325.819277                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 205226.261538                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 178706.925000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 175046.210526                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst       193131                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 206484.796182                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 216651.843185                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 216820.726027                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 204204.566038                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 211338.750000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 213155.134615                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 201412.767857                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 210353.850000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 213914.250000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 204034.140000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 213315.979592                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 208457.550000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 208026.321429                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 214997.850000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 212410.227273                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 213339.673469                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 209676.600000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 213659.871827                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 215684.084977                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 216708.421400                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 205340.517391                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 213990.161538                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 181737.964286                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 207683.027027                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 198122.115702                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 211003.008850                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 198150.672414                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 213443.650485                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst       183696                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 208189.318966                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 176422.242857                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data       213753                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst       177117                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 215277.290698                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 187246.080000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 209096.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 194284.404762                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 213400.730769                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 187324.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 213712.336957                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 181325.819277                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 208926.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 205226.261538                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 216612.313043                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 178706.925000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 215327.641304                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 175046.210526                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 214911.195652                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst       193131                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 211429.426829                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 212982.157708                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 215684.084977                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 216708.421400                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 205340.517391                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 213990.161538                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 181737.964286                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 207683.027027                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 198122.115702                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 211003.008850                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 198150.672414                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 213443.650485                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst       183696                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 208189.318966                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 176422.242857                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data       213753                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst       177117                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 215277.290698                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 187246.080000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 209096.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 194284.404762                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 213400.730769                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 187324.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 213712.336957                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 181325.819277                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 208926.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 205226.261538                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 216612.313043                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 178706.925000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 215327.641304                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 175046.210526                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 214911.195652                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst       193131                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 211429.426829                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 212982.157708                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 53                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             5819                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         4                       # number of cycles access was blocked
system.l2.blocked::no_targets                      42                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      13.250000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   138.547619                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1346                       # number of writebacks
system.l2.writebacks::total                      1346                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu00.inst           39                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst           48                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           65                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           67                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           66                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           64                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           65                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           29                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           63                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           36                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           46                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           63                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           78                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           29                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           55                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           26                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           839                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu15.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           70                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst             39                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             48                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             65                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             67                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             66                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             64                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             65                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             63                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             36                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             63                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             78                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             55                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 909                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst            39                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            48                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            65                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            67                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            66                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            64                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            65                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            63                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            36                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            63                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            78                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            55                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                909                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks            8                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             8                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data           54                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data          222                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data           50                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data           28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data          120                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data           42                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data          146                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data          185                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data           39                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           903                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu02.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu03.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu04.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu05.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu08.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu09.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu10.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu11.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu15.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           75                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         5087                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data           57                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data           58                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data           51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data           60                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data           48                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data           42                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data           50                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data           48                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data           43                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data           42                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5853                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         1938                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          182                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           19                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst           54                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst           50                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst           12                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst           26                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst           20                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst           52                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst           11                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2409                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data          826                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data           71                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data           46                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data           54                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data           49                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data           47                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data           54                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data           41                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data           43                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data           47                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data           35                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data           51                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data           59                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data           41                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data           45                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data           36                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1545                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         1938                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         5913                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          182                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data          128                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data          104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst           54                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data          107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst           50                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data          100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data          107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data          102                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data           83                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data           93                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data          102                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data           87                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data          103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst           52                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data          114                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data           88                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data           78                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9807                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         1938                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         5913                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          182                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data          128                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data          104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst           54                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data          107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst           50                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data          100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data          107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data          102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data           83                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data           93                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data          102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data           87                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data          103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst           52                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data          114                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data           88                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data           78                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9807                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data        11749                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data       682592                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data      2843689                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data       623061                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data        36213                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data       348476                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data      1527476                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data        36903                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data       542124                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data      1852977                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data      2369232                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data       495908                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data       101879                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data        12201                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data        11855                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     11496335                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        13532                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data       173170                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu02.data       149225                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu03.data       124278                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu04.data        25107                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu05.data       188820                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu08.data        49728                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu09.data        26036                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu10.data        49059                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu11.data       125861                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu15.data        11690                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       936506                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   1087447889                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data     11822094                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data     12054785                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data     11006532                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data     10750914                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data     12688165                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data     10323739                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data      8978482                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data     10563743                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data     11577557                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data     11171111                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data     10759619                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data     11850538                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data     10317476                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data      9192214                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data      8823863                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1249328721                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    413325255                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     38804803                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst      4046981                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst     11539799                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst     10690329                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst      1710765                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst      1065104                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst      1492123                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst      2564206                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst      1281906                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst      5624598                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst      4266439                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst     11137149                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst      2352883                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst       425882                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst      3632176                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    513960398                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data    176603135                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data     15205895                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data      9806545                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data     11532082                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data     10463919                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data     10036187                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data     11562090                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data      8800295                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data      9182512                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data     10043065                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data      7492223                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data     10917965                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data     12593957                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data      8749055                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data      9649020                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data      7711808                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    330349753                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    413325255                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data   1264051024                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     38804803                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data     27027989                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      4046981                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data     21861330                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst     11539799                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data     22538614                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst     10690329                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data     21214833                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst      1710765                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data     22724352                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst      1065104                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data     21885829                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst      1492123                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data     17778777                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst      2564206                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data     19746255                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst      1281906                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data     21620622                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst      5624598                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data     18663334                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst      4266439                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data     21677584                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst     11137149                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data     24444495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst      2352883                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data     19066531                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst       425882                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data     18841234                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst      3632176                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data     16535671                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2093638872                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    413325255                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data   1264051024                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     38804803                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data     27027989                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      4046981                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data     21861330                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst     11539799                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data     22538614                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst     10690329                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data     21214833                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst      1710765                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data     22724352                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst      1065104                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data     21885829                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst      1492123                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data     17778777                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst      2564206                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data     19746255                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst      1281906                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data     21620622                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst      5624598                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data     18663334                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst      4266439                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data     21677584                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst     11137149                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data     24444495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst      2352883                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data     19066531                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst       425882                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data     18841234                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst      3632176                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data     16535671                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2093638872                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.166667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.885246                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.982301                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data     0.925926                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data     0.903226                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.991736                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data     0.954545                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.986486                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.928571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.958599                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data     0.166667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data     0.777778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu02.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu03.data     0.714286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu04.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu05.data     0.789474                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu08.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu09.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu10.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu11.data     0.769231                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.688073                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.660049                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.275362                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.163842                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.308140                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.364286                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.333333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.309677                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.350000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.284091                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.294118                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.371429                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.284153                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.333333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.400000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.370690                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.358974                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.571638                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.244358                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.162500                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.019916                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.052580                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.070028                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.007380                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.006623                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.012704                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.013652                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.006486                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.038633                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.020661                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.057522                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.023454                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.004608                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.032755                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.121013                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.087306                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.065680                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.064336                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.045378                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.111364                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.054907                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.113684                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.118497                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.066461                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.064120                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.076087                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.069863                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.094249                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.131833                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.116883                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.113924                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.082303                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.244358                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.344420                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.162500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.099379                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.019916                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.097287                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.052580                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.078561                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.070028                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.172414                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.007380                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.103282                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.006623                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.161905                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.012704                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.178112                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.013652                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.113001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.006486                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.110870                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.038633                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.145000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.020661                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.112815                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.057522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.144121                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.023454                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.206497                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.004608                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.175649                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.032755                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.180139                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.200478                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.244358                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.344420                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.162500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.099379                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.019916                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.097287                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.052580                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.078561                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.070028                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.172414                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.007380                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.103282                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.006623                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.161905                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.012704                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.178112                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.013652                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.113001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.006486                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.110870                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.038633                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.145000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.020661                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.112815                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.057522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.144121                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.023454                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.206497                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.004608                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.175649                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.032755                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.180139                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.200478                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data        11749                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 12640.592593                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data 12809.409910                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data 12461.220000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data        12071                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data 12445.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 12728.966667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data        12301                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data 12907.714286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data 12691.623288                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data 12806.659459                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 12715.589744                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data 12734.875000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data        12201                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data        11855                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 12731.267996                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        13532                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data 12369.285714                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu02.data 12435.416667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu03.data 12427.800000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu04.data 12553.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu05.data        12588                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu08.data        12432                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu09.data        13018                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu10.data 12264.750000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu11.data 12586.100000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu15.data        11690                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 12486.746667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 213769.980145                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 207405.157895                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 207841.120690                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 207670.415094                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 210802.235294                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 211469.416667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 215077.895833                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 213773.380952                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 211274.860000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 210501.036364                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 214829.057692                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 206915.750000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 215464.327273                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 214947.416667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 213772.418605                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 210091.976190                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 213451.003075                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 213274.125387                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 213213.203297                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst       212999                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst 213699.981481                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst 213806.580000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst 213845.625000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 213020.800000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst 213160.428571                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst 213683.833333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst       213651                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst 216330.692308                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst 213321.950000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst 214175.942308                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 213898.454545                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst       212941                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst 213657.411765                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 213350.102947                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 213805.248184                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 214167.535211                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 213185.760870                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 213557.074074                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 213549.367347                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 213535.893617                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 214112.777778                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 214641.341463                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 213546.790698                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 213682.234043                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 214063.514286                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 214077.745098                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 213456.898305                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 213391.585366                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 214422.666667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 214216.888889                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 213818.610356                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 213274.125387                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 213774.906815                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 213213.203297                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 211156.164062                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst       212999                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 210205.096154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 213699.981481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 210641.252336                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst 213806.580000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 212148.330000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 213845.625000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 212377.121495                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 213020.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 214566.950980                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 213160.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 214202.132530                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 213683.833333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 212325.322581                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst       213651                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 211966.882353                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 216330.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 214521.080460                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst 213321.950000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 210461.980583                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 214175.942308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 214425.394737                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 213898.454545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 214230.685393                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst       212941                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 214104.931818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 213657.411765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 211995.782051                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 213484.130927                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 213274.125387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 213774.906815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 213213.203297                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 211156.164062                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst       212999                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 210205.096154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 213699.981481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 210641.252336                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst 213806.580000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 212148.330000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 213845.625000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 212377.121495                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 213020.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 214566.950980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 213160.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 214202.132530                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 213683.833333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 212325.322581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst       213651                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 211966.882353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 216330.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 214521.080460                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst 213321.950000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 210461.980583                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 214175.942308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 214425.394737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 213898.454545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 214230.685393                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst       212941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 214104.931818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 213657.411765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 211995.782051                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 213484.130927                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               3954                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1346                       # Transaction distribution
system.membus.trans_dist::CleanEvict              301                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1542                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            377                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5894                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5840                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3954                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        23210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  23210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       712960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  712960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              984                       # Total snoops (count)
system.membus.snoop_fanout::samples             15488                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15488    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15488                       # Request fanout histogram
system.membus.reqLayer0.occupancy            26116449                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48970000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        99622                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        38177                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        27127                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            213                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          185                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           28                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             43787                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        22277                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        12580                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           10206                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1568                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           411                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1979                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           35                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           35                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10565                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10565                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         19907                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        23880                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        23281                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side        52078                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         2875                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         4897                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side         2378                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side         4588                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         2623                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         5204                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         1681                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         1954                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         2765                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         4010                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side         1811                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         2687                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         1222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         1580                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         2156                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         3142                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         2297                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         3713                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         1559                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         2377                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         2421                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         3647                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         2240                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         2644                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         1017                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         1519                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side          923                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         1574                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         1145                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         1538                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                149546                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       982400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      1921216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side       112320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side       137024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side        91136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side       118464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side       102144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side       143296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        61888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side        61504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side       107584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side       112704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        67584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        66432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        42944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        49344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        81728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        88512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        87808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        99968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        56704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        66752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side        92992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        97280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        85504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        85248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        35072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        46656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        31296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        55808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        40064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        46080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5275456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            8249                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            58249                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.938042                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           3.629313                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  36020     61.84%     61.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7472     12.83%     74.67% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1988      3.41%     78.08% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1420      2.44%     80.52% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1343      2.31%     82.82% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1272      2.18%     85.01% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1219      2.09%     87.10% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1202      2.06%     89.16% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1045      1.79%     90.96% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    921      1.58%     92.54% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   925      1.59%     94.13% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   811      1.39%     95.52% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   739      1.27%     96.79% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   686      1.18%     97.96% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   680      1.17%     99.13% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   501      0.86%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     5      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              58249                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          193577750                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27993269                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          61417280                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3977112                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           6861365                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           3416939                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           6563603                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3702087                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           7242145                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           2591039                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           2646589                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          3883598                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy          5760978                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          2709732                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          4044771                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          1969101                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy          2144208                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          3147176                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          4563743                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          3270718                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy          5271790                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          2408801                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          3019773                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          3459392                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy          5255357                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          3277833                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          3556253                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          1674530                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy          2082777                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          1581544                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          2037497                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          1845481                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy          2109823                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
