{"Source Block": ["hdl/library/xilinx/axi_dacfifo/util_dacfifo_bypass.v@74:84@HdlIdDef", "  localparam  DAC_BUF_THRESHOLD_LO = 4;\n\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dma_mem_waddr = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dma_mem_waddr_g = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_raddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_raddr_g = 'd0;\n  reg                                   dma_rst_m1 = 1'b0;\n  reg                                   dma_rst = 1'b0;\n  reg     [DMA_ADDRESS_WIDTH-1:0]       dma_mem_addr_diff = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m1 = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m2 = 'd0;\n"], "Clone Blocks": [["hdl/library/xilinx/axi_dacfifo/util_dacfifo_bypass.v@72:82", "                                                     ((DMA_DATA_WIDTH > DAC_DATA_WIDTH) ? (DAC_ADDRESS_WIDTH - 3) : (DAC_ADDRESS_WIDTH + 3));\n  localparam  DMA_BUF_THRESHOLD_HI = {(DMA_ADDRESS_WIDTH){1'b1}} - 4;\n  localparam  DAC_BUF_THRESHOLD_LO = 4;\n\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dma_mem_waddr = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dma_mem_waddr_g = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_raddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_raddr_g = 'd0;\n  reg                                   dma_rst_m1 = 1'b0;\n  reg                                   dma_rst = 1'b0;\n  reg     [DMA_ADDRESS_WIDTH-1:0]       dma_mem_addr_diff = 'd0;\n"], ["hdl/library/xilinx/axi_dacfifo/util_dacfifo_bypass.v@80:90", "  reg                                   dma_rst_m1 = 1'b0;\n  reg                                   dma_rst = 1'b0;\n  reg     [DMA_ADDRESS_WIDTH-1:0]       dma_mem_addr_diff = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m1 = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m2 = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr = 'd0;\n  reg     [DAC_ADDRESS_WIDTH-1:0]       dac_mem_addr_diff = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m1 = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m2 = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr = 'd0;\n  reg                                   dac_mem_ready = 1'b0;\n"], ["hdl/library/xilinx/axi_dacfifo/util_dacfifo_bypass.v@71:81", "                                  (MEM_RATIO == 4) ? ((DMA_DATA_WIDTH > DAC_DATA_WIDTH) ? (DAC_ADDRESS_WIDTH - 2) : (DAC_ADDRESS_WIDTH + 2)) :\n                                                     ((DMA_DATA_WIDTH > DAC_DATA_WIDTH) ? (DAC_ADDRESS_WIDTH - 3) : (DAC_ADDRESS_WIDTH + 3));\n  localparam  DMA_BUF_THRESHOLD_HI = {(DMA_ADDRESS_WIDTH){1'b1}} - 4;\n  localparam  DAC_BUF_THRESHOLD_LO = 4;\n\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dma_mem_waddr = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dma_mem_waddr_g = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_raddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_raddr_g = 'd0;\n  reg                                   dma_rst_m1 = 1'b0;\n  reg                                   dma_rst = 1'b0;\n"], ["hdl/library/altera/avl_dacfifo/util_dacfifo_bypass.v@76:86", "  reg     [(DMA_ADDRESS_WIDTH-1):0]     dma_mem_waddr = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dma_mem_waddr_g = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_raddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_raddr_g = 'd0;\n  reg                                   dma_rst_m1 = 1'b0;\n  reg                                   dma_rst = 1'b0;\n  reg     [DMA_ADDRESS_WIDTH-1:0]       dma_mem_addr_diff = 1'b0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m1 = 1'b0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m2 = 1'b0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr = 1'b0;\n  reg     [DAC_ADDRESS_WIDTH-1:0]       dac_mem_addr_diff = 1'b0;\n"], ["hdl/library/xilinx/axi_dacfifo/util_dacfifo_bypass.v@83:93", "  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m1 = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m2 = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr = 'd0;\n  reg     [DAC_ADDRESS_WIDTH-1:0]       dac_mem_addr_diff = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m1 = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m2 = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr = 'd0;\n  reg                                   dac_mem_ready = 1'b0;\n  reg                                   dac_xfer_out = 1'b0;\n  reg                                   dac_xfer_out_m1 = 1'b0;\n\n"], ["hdl/library/altera/avl_dacfifo/util_dacfifo_bypass.v@72:82", "                                                     ((DMA_DATA_WIDTH > DAC_DATA_WIDTH) ? (DAC_ADDRESS_WIDTH - 3) : (DAC_ADDRESS_WIDTH + 3));\n  localparam  DMA_BUF_THRESHOLD_HI = {(DMA_ADDRESS_WIDTH){1'b1}} - 4;\n  localparam  DAC_BUF_THRESHOLD_LO = 4;\n\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dma_mem_waddr = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dma_mem_waddr_g = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_raddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_raddr_g = 'd0;\n  reg                                   dma_rst_m1 = 1'b0;\n  reg                                   dma_rst = 1'b0;\n  reg     [DMA_ADDRESS_WIDTH-1:0]       dma_mem_addr_diff = 1'b0;\n"], ["hdl/library/altera/avl_dacfifo/util_dacfifo_bypass.v@75:85", "\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dma_mem_waddr = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dma_mem_waddr_g = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_raddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_raddr_g = 'd0;\n  reg                                   dma_rst_m1 = 1'b0;\n  reg                                   dma_rst = 1'b0;\n  reg     [DMA_ADDRESS_WIDTH-1:0]       dma_mem_addr_diff = 1'b0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m1 = 1'b0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m2 = 1'b0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr = 1'b0;\n"], ["hdl/library/xilinx/axi_dacfifo/util_dacfifo_bypass.v@84:94", "  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m2 = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr = 'd0;\n  reg     [DAC_ADDRESS_WIDTH-1:0]       dac_mem_addr_diff = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m1 = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m2 = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr = 'd0;\n  reg                                   dac_mem_ready = 1'b0;\n  reg                                   dac_xfer_out = 1'b0;\n  reg                                   dac_xfer_out_m1 = 1'b0;\n\n  // internal signals\n"], ["hdl/library/altera/avl_dacfifo/util_dacfifo_bypass.v@78:88", "  reg     [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_raddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_raddr_g = 'd0;\n  reg                                   dma_rst_m1 = 1'b0;\n  reg                                   dma_rst = 1'b0;\n  reg     [DMA_ADDRESS_WIDTH-1:0]       dma_mem_addr_diff = 1'b0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m1 = 1'b0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m2 = 1'b0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr = 1'b0;\n  reg     [DAC_ADDRESS_WIDTH-1:0]       dac_mem_addr_diff = 1'b0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m1 = 1'b0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m2 = 1'b0;\n"], ["hdl/library/xilinx/axi_dacfifo/util_dacfifo_bypass.v@78:88", "  reg     [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_raddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_raddr_g = 'd0;\n  reg                                   dma_rst_m1 = 1'b0;\n  reg                                   dma_rst = 1'b0;\n  reg     [DMA_ADDRESS_WIDTH-1:0]       dma_mem_addr_diff = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m1 = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m2 = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr = 'd0;\n  reg     [DAC_ADDRESS_WIDTH-1:0]       dac_mem_addr_diff = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m1 = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m2 = 'd0;\n"], ["hdl/library/altera/avl_dacfifo/util_dacfifo_bypass.v@83:93", "  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m1 = 1'b0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m2 = 1'b0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr = 1'b0;\n  reg     [DAC_ADDRESS_WIDTH-1:0]       dac_mem_addr_diff = 1'b0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m1 = 1'b0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m2 = 1'b0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr = 1'b0;\n  reg                                   dac_mem_ready = 1'b0;\n  reg                                   dac_xfer_out = 1'b0;\n  reg                                   dac_xfer_out_m1 = 1'b0;\n\n"], ["hdl/library/altera/avl_dacfifo/util_dacfifo_bypass.v@71:81", "                                  (MEM_RATIO == 4) ? ((DMA_DATA_WIDTH > DAC_DATA_WIDTH) ? (DAC_ADDRESS_WIDTH - 2) : (DAC_ADDRESS_WIDTH + 2)) :\n                                                     ((DMA_DATA_WIDTH > DAC_DATA_WIDTH) ? (DAC_ADDRESS_WIDTH - 3) : (DAC_ADDRESS_WIDTH + 3));\n  localparam  DMA_BUF_THRESHOLD_HI = {(DMA_ADDRESS_WIDTH){1'b1}} - 4;\n  localparam  DAC_BUF_THRESHOLD_LO = 4;\n\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dma_mem_waddr = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dma_mem_waddr_g = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_raddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_raddr_g = 'd0;\n  reg                                   dma_rst_m1 = 1'b0;\n  reg                                   dma_rst = 1'b0;\n"], ["hdl/library/altera/avl_dacfifo/util_dacfifo_bypass.v@73:83", "  localparam  DMA_BUF_THRESHOLD_HI = {(DMA_ADDRESS_WIDTH){1'b1}} - 4;\n  localparam  DAC_BUF_THRESHOLD_LO = 4;\n\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dma_mem_waddr = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dma_mem_waddr_g = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_raddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_raddr_g = 'd0;\n  reg                                   dma_rst_m1 = 1'b0;\n  reg                                   dma_rst = 1'b0;\n  reg     [DMA_ADDRESS_WIDTH-1:0]       dma_mem_addr_diff = 1'b0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m1 = 1'b0;\n"], ["hdl/library/xilinx/axi_dacfifo/util_dacfifo_bypass.v@75:85", "\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dma_mem_waddr = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dma_mem_waddr_g = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_raddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_raddr_g = 'd0;\n  reg                                   dma_rst_m1 = 1'b0;\n  reg                                   dma_rst = 1'b0;\n  reg     [DMA_ADDRESS_WIDTH-1:0]       dma_mem_addr_diff = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m1 = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m2 = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr = 'd0;\n"], ["hdl/library/xilinx/axi_dacfifo/util_dacfifo_bypass.v@77:87", "  reg     [(DMA_ADDRESS_WIDTH-1):0]     dma_mem_waddr_g = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_raddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_raddr_g = 'd0;\n  reg                                   dma_rst_m1 = 1'b0;\n  reg                                   dma_rst = 1'b0;\n  reg     [DMA_ADDRESS_WIDTH-1:0]       dma_mem_addr_diff = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m1 = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m2 = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr = 'd0;\n  reg     [DAC_ADDRESS_WIDTH-1:0]       dac_mem_addr_diff = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m1 = 'd0;\n"], ["hdl/library/xilinx/axi_dacfifo/util_dacfifo_bypass.v@76:86", "  reg     [(DMA_ADDRESS_WIDTH-1):0]     dma_mem_waddr = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dma_mem_waddr_g = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_raddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_raddr_g = 'd0;\n  reg                                   dma_rst_m1 = 1'b0;\n  reg                                   dma_rst = 1'b0;\n  reg     [DMA_ADDRESS_WIDTH-1:0]       dma_mem_addr_diff = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m1 = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m2 = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr = 'd0;\n  reg     [DAC_ADDRESS_WIDTH-1:0]       dac_mem_addr_diff = 'd0;\n"], ["hdl/library/xilinx/axi_dacfifo/util_dacfifo_bypass.v@73:83", "  localparam  DMA_BUF_THRESHOLD_HI = {(DMA_ADDRESS_WIDTH){1'b1}} - 4;\n  localparam  DAC_BUF_THRESHOLD_LO = 4;\n\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dma_mem_waddr = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dma_mem_waddr_g = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_raddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_raddr_g = 'd0;\n  reg                                   dma_rst_m1 = 1'b0;\n  reg                                   dma_rst = 1'b0;\n  reg     [DMA_ADDRESS_WIDTH-1:0]       dma_mem_addr_diff = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m1 = 'd0;\n"], ["hdl/library/xilinx/axi_dacfifo/axi_dacfifo_wr.v@118:128", "  // registers\n\n  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     dma_mem_waddr = 'd0;\n  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     dma_mem_waddr_g = 'd0;\n  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     dma_mem_addr_diff = 'd0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m1 = 'd0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m2 = 'd0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0]     dma_mem_raddr = 'd0;\n  reg     [ 2:0]                            dma_mem_last_read_toggle_m = 3'b0;\n  reg     [ 1:0]                            dma_xfer_req_d = 2'b0;\n\n"], ["hdl/library/altera/avl_dacfifo/util_dacfifo_bypass.v@85:95", "  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr = 1'b0;\n  reg     [DAC_ADDRESS_WIDTH-1:0]       dac_mem_addr_diff = 1'b0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m1 = 1'b0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m2 = 1'b0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr = 1'b0;\n  reg                                   dac_mem_ready = 1'b0;\n  reg                                   dac_xfer_out = 1'b0;\n  reg                                   dac_xfer_out_m1 = 1'b0;\n\n  // internal signals\n\n"], ["hdl/library/xilinx/axi_dacfifo/axi_dacfifo_wr.v@117:127", "\n  // registers\n\n  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     dma_mem_waddr = 'd0;\n  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     dma_mem_waddr_g = 'd0;\n  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     dma_mem_addr_diff = 'd0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m1 = 'd0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m2 = 'd0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0]     dma_mem_raddr = 'd0;\n  reg     [ 2:0]                            dma_mem_last_read_toggle_m = 3'b0;\n  reg     [ 1:0]                            dma_xfer_req_d = 2'b0;\n"], ["hdl/library/xilinx/axi_dacfifo/util_dacfifo_bypass.v@81:91", "  reg                                   dma_rst = 1'b0;\n  reg     [DMA_ADDRESS_WIDTH-1:0]       dma_mem_addr_diff = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m1 = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m2 = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr = 'd0;\n  reg     [DAC_ADDRESS_WIDTH-1:0]       dac_mem_addr_diff = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m1 = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m2 = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr = 'd0;\n  reg                                   dac_mem_ready = 1'b0;\n  reg                                   dac_xfer_out = 1'b0;\n"], ["hdl/library/xilinx/axi_dacfifo/util_dacfifo_bypass.v@79:89", "  reg     [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_raddr_g = 'd0;\n  reg                                   dma_rst_m1 = 1'b0;\n  reg                                   dma_rst = 1'b0;\n  reg     [DMA_ADDRESS_WIDTH-1:0]       dma_mem_addr_diff = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m1 = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m2 = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr = 'd0;\n  reg     [DAC_ADDRESS_WIDTH-1:0]       dac_mem_addr_diff = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m1 = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m2 = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr = 'd0;\n"], ["hdl/library/altera/avl_dacfifo/util_dacfifo_bypass.v@79:89", "  reg     [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_raddr_g = 'd0;\n  reg                                   dma_rst_m1 = 1'b0;\n  reg                                   dma_rst = 1'b0;\n  reg     [DMA_ADDRESS_WIDTH-1:0]       dma_mem_addr_diff = 1'b0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m1 = 1'b0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m2 = 1'b0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr = 1'b0;\n  reg     [DAC_ADDRESS_WIDTH-1:0]       dac_mem_addr_diff = 1'b0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m1 = 1'b0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m2 = 1'b0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr = 1'b0;\n"], ["hdl/library/altera/avl_dacfifo/util_dacfifo_bypass.v@74:84", "  localparam  DAC_BUF_THRESHOLD_LO = 4;\n\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dma_mem_waddr = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dma_mem_waddr_g = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_raddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_raddr_g = 'd0;\n  reg                                   dma_rst_m1 = 1'b0;\n  reg                                   dma_rst = 1'b0;\n  reg     [DMA_ADDRESS_WIDTH-1:0]       dma_mem_addr_diff = 1'b0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m1 = 1'b0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m2 = 1'b0;\n"], ["hdl/library/altera/avl_dacfifo/util_dacfifo_bypass.v@84:94", "  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m2 = 1'b0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr = 1'b0;\n  reg     [DAC_ADDRESS_WIDTH-1:0]       dac_mem_addr_diff = 1'b0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m1 = 1'b0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m2 = 1'b0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr = 1'b0;\n  reg                                   dac_mem_ready = 1'b0;\n  reg                                   dac_xfer_out = 1'b0;\n  reg                                   dac_xfer_out_m1 = 1'b0;\n\n  // internal signals\n"], ["hdl/library/altera/avl_dacfifo/util_dacfifo_bypass.v@77:87", "  reg     [(DMA_ADDRESS_WIDTH-1):0]     dma_mem_waddr_g = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_raddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_raddr_g = 'd0;\n  reg                                   dma_rst_m1 = 1'b0;\n  reg                                   dma_rst = 1'b0;\n  reg     [DMA_ADDRESS_WIDTH-1:0]       dma_mem_addr_diff = 1'b0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m1 = 1'b0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m2 = 1'b0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr = 1'b0;\n  reg     [DAC_ADDRESS_WIDTH-1:0]       dac_mem_addr_diff = 1'b0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m1 = 1'b0;\n"], ["hdl/library/xilinx/axi_dacfifo/util_dacfifo_bypass.v@82:92", "  reg     [DMA_ADDRESS_WIDTH-1:0]       dma_mem_addr_diff = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m1 = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m2 = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr = 'd0;\n  reg     [DAC_ADDRESS_WIDTH-1:0]       dac_mem_addr_diff = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m1 = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m2 = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr = 'd0;\n  reg                                   dac_mem_ready = 1'b0;\n  reg                                   dac_xfer_out = 1'b0;\n  reg                                   dac_xfer_out_m1 = 1'b0;\n"]], "Diff Content": {"Delete": [], "Add": [[79, "  reg                                   dac_mem_rea = 1'b0;\n"]]}}