Design Entry;HDL Check||(null)||Checking HDL syntax of 'ir_decoder.v'||(null);(null)||(null);(null)
HelpInfo,D:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,D:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:SchoolMIPS
Implementation;Synthesis||null||@W:Redeclaration of implicit signal mode||SchoolMIPS.srr(37);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/37||sm_top.v(61);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_top.v'/linenumber/61
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||SchoolMIPS.srr(81);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/81||sm_rom.v(13);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/13
Implementation;Synthesis|| CG133 ||@W:Object rom_9_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(82);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/82||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_10_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(83);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/83||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_11_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(84);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/84||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_12_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(85);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/85||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_13_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(86);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/86||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_14_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(87);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/87||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_15_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(88);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/88||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_16_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(89);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/89||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_17_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(90);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/90||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_18_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(91);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/91||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_19_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(92);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/92||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_20_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(93);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/93||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_21_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(94);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/94||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_22_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(95);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/95||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_23_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(96);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/96||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_24_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(97);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/97||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_25_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(98);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/98||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_26_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(99);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/99||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_27_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(100);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/100||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_28_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(101);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/101||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_29_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(102);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/102||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_30_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(103);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/103||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_31_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(104);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/104||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_32_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(105);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/105||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_33_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(106);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/106||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_34_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(107);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/107||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_35_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(108);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/108||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_36_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(109);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/109||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_37_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(110);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/110||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_38_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(111);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/111||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_39_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(112);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/112||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_40_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(113);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/113||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_41_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(114);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/114||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_42_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(115);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/115||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_43_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(116);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/116||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_44_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(117);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/117||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_45_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(118);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/118||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_46_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(119);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/119||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_47_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(120);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/120||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_48_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(121);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/121||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_49_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(122);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/122||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_50_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(123);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/123||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_51_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(124);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/124||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_52_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(125);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/125||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_53_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(126);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/126||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_54_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(127);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/127||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_55_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(128);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/128||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_56_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(129);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/129||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_57_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(130);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/130||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_58_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(131);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/131||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_59_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(132);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/132||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_60_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(133);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/133||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_61_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(134);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/134||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_62_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(135);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/135||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG133 ||@W:Object rom_63_ is declared but not assigned. Either assign a value or remove the declaration.||SchoolMIPS.srr(136);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/136||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis||null||@W:Some of the address location in the memory "rom" are not assigned.||SchoolMIPS.srr(137);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/137||sm_rom.v(10);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_rom.v'/linenumber/10
Implementation;Synthesis|| CG136 ||@W:Edge and condition mismatch||SchoolMIPS.srr(140);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/140||tap_controller.v(38);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\tap_controller.v'/linenumber/38
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||SchoolMIPS.srr(141);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/141||tap_controller.v(214);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\tap_controller.v'/linenumber/214
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||SchoolMIPS.srr(176);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/176||one_irc.v(32);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\one_irc.v'/linenumber/32
Implementation;Synthesis|| CG360 ||@W:Removing wire internal_conneckt, as there is no assignment to it.||SchoolMIPS.srr(192);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/192||sm_top.v(57);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\hdl\sm_top.v'/linenumber/57
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||SchoolMIPS.srr(214);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/214||SchoolMIPS_OSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\component\work\SchoolMIPS\OSC_0\SchoolMIPS_OSC_0_OSC.v'/linenumber/15
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||SchoolMIPS.srr(215);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/215||SchoolMIPS_OSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\component\work\SchoolMIPS\OSC_0\SchoolMIPS_OSC_0_OSC.v'/linenumber/17
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||SchoolMIPS.srr(216);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/216||SchoolMIPS_OSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\component\work\SchoolMIPS\OSC_0\SchoolMIPS_OSC_0_OSC.v'/linenumber/18
Implementation;Synthesis|| CL157 ||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||SchoolMIPS.srr(217);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/217||SchoolMIPS_OSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\component\work\SchoolMIPS\OSC_0\SchoolMIPS_OSC_0_OSC.v'/linenumber/19
Implementation;Synthesis|| CL157 ||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||SchoolMIPS.srr(218);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/218||SchoolMIPS_OSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\component\work\SchoolMIPS\OSC_0\SchoolMIPS_OSC_0_OSC.v'/linenumber/20
Implementation;Synthesis|| MT530 ||@W:Found inferred clock MSS1_MSS|GPIO_14_M2F_inferred_clock which controls 128 sequential elements including sm_top_0.sm_cpu.r_pc.q[31:0]. This clock has no specified timing constraint which may adversely impact design performance. ||SchoolMIPS.srr(353);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/353||sm_register.v(10);liberoaction://cross_probe/hdl/file/'c:\actelprojects\schoolmipsactel\schoolmipsactel\hdl\sm_register.v'/linenumber/10
Implementation;Synthesis|| MT530 ||@W:Found inferred clock MSS1_MSS|GPIO_12_M2F_inferred_clock which controls 150 sequential elements including sm_top_0.tap_controller_.clk_dr. This clock has no specified timing constraint which may adversely impact design performance. ||SchoolMIPS.srr(354);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/354||tap_controller.v(36);liberoaction://cross_probe/hdl/file/'c:\actelprojects\schoolmipsactel\schoolmipsactel\hdl\tap_controller.v'/linenumber/36
Implementation;Synthesis|| MT530 ||@W:Found inferred clock SchoolMIPS_OSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 1 sequential elements including MSS1_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||SchoolMIPS.srr(355);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/355||mss1_mss.v(241);liberoaction://cross_probe/hdl/file/'c:\actelprojects\schoolmipsactel\schoolmipsactel\component\work\mss1_mss\mss1_mss.v'/linenumber/241
Implementation;Synthesis|| FX107 ||@W:RAM rf.rf_2[31:0] (in view: work.sm_cpu(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||SchoolMIPS.srr(453);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/453||sm_cpu.v(182);liberoaction://cross_probe/hdl/file/'c:\actelprojects\schoolmipsactel\schoolmipsactel\hdl\sm_cpu.v'/linenumber/182
Implementation;Synthesis|| FX107 ||@W:RAM rf.rf_1[31:0] (in view: work.sm_cpu(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||SchoolMIPS.srr(454);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/454||sm_cpu.v(182);liberoaction://cross_probe/hdl/file/'c:\actelprojects\schoolmipsactel\schoolmipsactel\hdl\sm_cpu.v'/linenumber/182
Implementation;Synthesis|| FX107 ||@W:RAM rf.rf[31:0] (in view: work.sm_cpu(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||SchoolMIPS.srr(455);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/455||sm_cpu.v(182);liberoaction://cross_probe/hdl/file/'c:\actelprojects\schoolmipsactel\schoolmipsactel\hdl\sm_cpu.v'/linenumber/182
Implementation;Synthesis|| MT420 ||@W:Found inferred clock SchoolMIPS_OSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:OSC_0.N_RCOSC_25_50MHZ_CLKOUT"||SchoolMIPS.srr(551);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/551||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock MSS1_MSS|GPIO_12_M2F_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:MSS1_MSS_0.GPIO_12_M2F"||SchoolMIPS.srr(552);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/552||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock MSS1_MSS|GPIO_14_M2F_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:MSS1_MSS_0.GPIO_14_M2F"||SchoolMIPS.srr(553);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/553||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||SchoolMIPS.srr(567);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/567||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||SchoolMIPS.srr(569);liberoaction://cross_probe/hdl/file/'C:\ActelProjects\SchoolMIPSActel\SchoolMIPSActel\synthesis\SchoolMIPS.srr'/linenumber/569||null;null
Implementation;Place and Route;RootName:SchoolMIPS
Implementation;Place and Route||(null)||Please refer to the log file for details about 3 Info(s)||SchoolMIPS_layout_log.log;liberoaction://open_report/file/SchoolMIPS_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:SchoolMIPS
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||SchoolMIPS_generateBitstream.log;liberoaction://open_report/file/SchoolMIPS_generateBitstream.log||(null);(null)
