#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Oct  3 13:06:59 2019
# Process ID: 2440
# Current directory: C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3960 C:\Users\Malav\Documents\EE316Lab\LabWork\Lab_3\Lab_3.xpr
# Log file: C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/vivado.log
# Journal file: C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:01:03 ; elapsed = 00:00:37 . Memory (MB): peak = 686.664 ; gain = 97.539
elaunch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_segment' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_segment_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.srcs/sources_1/new/segment_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_display
INFO: [VRFC 10-2458] undeclared symbol g4, assumed default net type wire [C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.srcs/sources_1/new/segment_display.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.srcs/sources_1/new/myAND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myAND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.srcs/sources_1/new/sprinkler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sprinkler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.srcs/sim_1/new/tb_sprinkler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sprinkler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.srcs/sim_1/new/tb_myAND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_myAND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.srcs/sim_1/new/tb_segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_segment
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.sim/sim_1/behav/xsim'
"xelab -wto 6d4a105be9fe4f82912f76d57cf3d3d5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_segment_behav xil_defaultlib.tb_segment xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6d4a105be9fe4f82912f76d57cf3d3d5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_segment_behav xil_defaultlib.tb_segment xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.srcs/sources_1/new/segment_display.v:10]
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.srcs/sources_1/new/segment_display.v:11]
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.srcs/sources_1/new/segment_display.v:12]
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.srcs/sources_1/new/segment_display.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.segment_display
Compiling module xil_defaultlib.tb_segment
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_segment_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 829.863 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_segment_behav -key {Behavioral:sim_1:Functional:tb_segment} -tclbatch {tb_segment.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
