$comment
	File created using the following command:
		vcd file bit3BinaryCounter.msim.vcd -direction
$end
$date
	Fri Mar 24 16:49:10 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module bit3BinaryCounter_vlg_vec_tst $end
$var reg 1 ! Clear $end
$var reg 1 " Count $end
$var reg 1 # set $end
$var wire 1 $ y0 $end
$var wire 1 % y1 $end
$var wire 1 & y2 $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 . Clear~input_o $end
$var wire 1 / set~input_o $end
$var wire 1 0 inst3~1_combout $end
$var wire 1 1 Count~input_o $end
$var wire 1 2 Count~inputCLKENA0_outclk $end
$var wire 1 3 inst3~3_combout $end
$var wire 1 4 inst3~0_combout $end
$var wire 1 5 inst3~_emulated_q $end
$var wire 1 6 inst3~2_combout $end
$var wire 1 7 inst2~3_combout $end
$var wire 1 8 inst2~1_combout $end
$var wire 1 9 inst2~_emulated_q $end
$var wire 1 : inst2~0_combout $end
$var wire 1 ; inst4~1_combout $end
$var wire 1 < inst4~_emulated_q $end
$var wire 1 = inst4~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
1(
x)
1*
1+
1,
0-
0.
0/
00
01
02
13
14
05
06
07
08
09
0:
0;
0<
0=
$end
#50000
1"
11
12
#100000
1!
1#
0"
1.
1/
01
02
04
#150000
1"
11
12
15
16
1$
17
03
18
#200000
0"
01
02
#250000
1"
11
12
19
05
06
1:
1%
0$
13
#300000
0"
01
02
#350000
1"
11
12
15
16
1$
07
1;
03
08
#400000
0"
01
02
#450000
1"
11
12
1<
09
05
06
0:
1=
1&
0%
0$
13
#500000
0"
01
02
#550000
1"
11
12
15
16
1$
17
03
18
#600000
0"
01
02
#650000
1"
11
12
19
05
06
1:
1%
0$
13
#700000
0"
01
02
#750000
1"
11
12
15
16
1$
07
0;
03
08
#800000
0"
01
02
#850000
1"
11
12
0<
09
05
06
0:
0=
0&
0%
0$
13
#900000
0"
01
02
#950000
1"
11
12
15
16
1$
17
03
18
#1000000
