library ieee;
use ieee.std_logic_1164.all;


entity ALU is 

  port(
    i_A  : in  std_logic_vector(31 downto 0);
    i_B  : in  std_logic_vector(31 downto 0);
    i_Result : in  std_logic_vector(2 downto 0);
    o_S  : out std_logic_vector(31 downto 0);
    o_Z  : out std_logic);
  
end ALU_Op;

architecture arch1 of ALU is

  signal w_Result : std_logic_vector(31 downto 0);
  
begin
  process (i_A,i_B,i_Result)
  begin
	 
    case i_Result is
     
		  when "000" =>
		    w_Result <= i_A AND i_B;
		  
		  when "001" =>
		    w_Result <= i_A OR i_B;
			 
		  when "010" =>
		    w_Result <= i_A + i_B;
		  
		  when "110" =>
		    w_Result <= i_A - i_B;
		  
		  when others => NULL;
		    w_Result <= x"00000000";
        
		end case;
  end process;
  o_Result <= w_Result;
  o_Z <= '1' when w_Result = x"00000000" else '0';                                              -- Caso for 0, n~ao esecuta o desvio (soma o pc)
end arch1;
