```verilog
module top_module (
    input clk,
    input [7:0] in,
    output reg [7:0] pedge
);
    reg [7:0] in_prev;

    always @(posedge clk) begin
        pedge <= (in & ~in_prev); // Set pedge to 1 for one clock cycle
        in_prev <= in; // Store the current input for the next comparison
    end
endmodule
```