[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~gpfb|gated_clk_cell",
    "duplicate":"~gpfb|gpfb/gated_clk_cell:gated_clk_cell",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~gpfb|gated_clk_cell_1",
    "duplicate":"~gpfb|gpfb/gated_clk_cell_1:gated_clk_cell",
    "index":0.1
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~gpfb|gated_clk_cell_2",
    "duplicate":"~gpfb|gpfb/ct_lsu_pfu_pfb_tsm:ct_lsu_pfu_pfb_tsm/gated_clk_cell:gated_clk_cell",
    "index":0.2
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~gpfb|gated_clk_cell_3",
    "duplicate":"~gpfb|gpfb/ct_lsu_pfu_pfb_l1sm:ct_lsu_pfu_pfb_l1sm/gated_clk_cell:gated_clk_cell",
    "index":0.4
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~gpfb|gated_clk_cell_4",
    "duplicate":"~gpfb|gpfb/ct_lsu_pfu_pfb_l1sm:ct_lsu_pfu_pfb_l1sm/gated_clk_cell_1:gated_clk_cell",
    "index":0.5
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~gpfb|gated_clk_cell_5",
    "duplicate":"~gpfb|gpfb/ct_lsu_pfu_pfb_l2sm:ct_lsu_pfu_pfb_l2sm/gated_clk_cell:gated_clk_cell",
    "index":0.7
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~gpfb|gated_clk_cell_6",
    "duplicate":"~gpfb|gpfb/ct_lsu_pfu_pfb_l2sm:ct_lsu_pfu_pfb_l2sm/gated_clk_cell_1:gated_clk_cell",
    "index":0.8
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"Verilog"
  }
]