LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY seven_segment IS
    PORT (
        a : IN STD_LOGIC_VECTOR(3 DOWNTO 0); -- 4-bit binary input
        f : OUT STD_LOGIC_VECTOR(6 DOWNTO 0) -- Seven-segment output
    );
END ENTITY;

ARCHITECTURE arch_seven_segment OF seven_segment IS
BEGIN
    WITH a SELECT
        f <= "1000000" WHEN "0000", -- 0
             "1111001" WHEN "0001", -- 1
             "0100100" WHEN "0010", -- 2
             "0110000" WHEN "0011", -- 3
             "0011001" WHEN "0100", -- 4
             "0010010" WHEN "0101", -- 5
             "0000010" WHEN "0110", -- 6
             "1111000" WHEN "0111", -- 7
             "0000000" WHEN "1000", -- 8
             "0010000" WHEN "1001", -- 9
             "1111111" WHEN OTHERS; -- Blank/invalid input
END ARCHITECTURE;
