<!-- Filename: 书签工具栏/study/处理器/risc-v/虚拟化/qemu/Contribute/qemu-riscv.nongnu.org archive mirror - 可搜索 - 提交新patch前检索相关代码防止重复 (2025-09-18 10：55：06).html
 Page saved with X-Webpage-Conserve 
 url: https://lore.kernel.org/qemu-riscv/
 Summary: 
-->
<html><head><title>qemu-riscv.nongnu.org archive mirror</title><link rel="alternate" title="Atom feed" href="new.atom" type="application/atom+xml"><style>pre{white-space:pre-wrap}*{font-size:100%;font-family:monospace}</style><link type="text/css" rel="stylesheet" media="screen,print" href="216light.css?67c636a2"><link type="text/css" rel="stylesheet" href="216dark.css?67c636a2" media="screen and (prefers-color-scheme:dark)"><style data-id="immersive-translate-input-injected-css">.immersive-translate-input {
  position: absolute;
  top: 0;
  right: 0;
  left: 0;
  bottom: 0;
  z-index: 2147483647;
  display: flex;
  justify-content: center;
  align-items: center;
}
.immersive-translate-attach-loading::after {
  content: " ";

  --loading-color: #f78fb6;
  width: 6px;
  height: 6px;
  border-radius: 50%;
  display: block;
  margin: 12px auto;
  position: relative;
  color: white;
  left: -100px;
  box-sizing: border-box;
  animation: immersiveTranslateShadowRolling 1.5s linear infinite;

  position: absolute;
  top: 50%;
  left: 50%;
  transform: translate(-2000%, -50%);
  z-index: 100;
}

.immersive-translate-loading-spinner {
  vertical-align: middle !important;
  width: 10px !important;
  height: 10px !important;
  display: inline-block !important;
  margin: 0 4px !important;
  border: 2px rgba(221, 244, 255, 0.6) solid !important;
  border-top: 2px rgba(0, 0, 0, 0.375) solid !important;
  border-left: 2px rgba(0, 0, 0, 0.375) solid !important;
  border-radius: 50% !important;
  padding: 0 !important;
  -webkit-animation: immersive-translate-loading-animation 0.6s infinite linear !important;
  animation: immersive-translate-loading-animation 0.6s infinite linear !important;
}

@-webkit-keyframes immersive-translate-loading-animation {
  from {
    -webkit-transform: rotate(0deg);
  }

  to {
    -webkit-transform: rotate(359deg);
  }
}

@keyframes immersive-translate-loading-animation {
  from {
    transform: rotate(0deg);
  }

  to {
    transform: rotate(359deg);
  }
}

.immersive-translate-input-loading {
  --loading-color: #f78fb6;
  width: 6px;
  height: 6px;
  border-radius: 50%;
  display: block;
  margin: 12px auto;
  position: relative;
  color: white;
  left: -100px;
  box-sizing: border-box;
  animation: immersiveTranslateShadowRolling 1.5s linear infinite;
}

@keyframes immersiveTranslateShadowRolling {
  0% {
    box-shadow: 0px 0 rgba(255, 255, 255, 0), 0px 0 rgba(255, 255, 255, 0),
      0px 0 rgba(255, 255, 255, 0), 0px 0 rgba(255, 255, 255, 0);
  }

  12% {
    box-shadow: 100px 0 var(--loading-color), 0px 0 rgba(255, 255, 255, 0),
      0px 0 rgba(255, 255, 255, 0), 0px 0 rgba(255, 255, 255, 0);
  }

  25% {
    box-shadow: 110px 0 var(--loading-color), 100px 0 var(--loading-color),
      0px 0 rgba(255, 255, 255, 0), 0px 0 rgba(255, 255, 255, 0);
  }

  36% {
    box-shadow: 120px 0 var(--loading-color), 110px 0 var(--loading-color),
      100px 0 var(--loading-color), 0px 0 rgba(255, 255, 255, 0);
  }

  50% {
    box-shadow: 130px 0 var(--loading-color), 120px 0 var(--loading-color),
      110px 0 var(--loading-color), 100px 0 var(--loading-color);
  }

  62% {
    box-shadow: 200px 0 rgba(255, 255, 255, 0), 130px 0 var(--loading-color),
      120px 0 var(--loading-color), 110px 0 var(--loading-color);
  }

  75% {
    box-shadow: 200px 0 rgba(255, 255, 255, 0), 200px 0 rgba(255, 255, 255, 0),
      130px 0 var(--loading-color), 120px 0 var(--loading-color);
  }

  87% {
    box-shadow: 200px 0 rgba(255, 255, 255, 0), 200px 0 rgba(255, 255, 255, 0),
      200px 0 rgba(255, 255, 255, 0), 130px 0 var(--loading-color);
  }

  100% {
    box-shadow: 200px 0 rgba(255, 255, 255, 0), 200px 0 rgba(255, 255, 255, 0),
      200px 0 rgba(255, 255, 255, 0), 200px 0 rgba(255, 255, 255, 0);
  }
}

.immersive-translate-toast {
  display: flex;
  position: fixed;
  z-index: 2147483647;
  left: 0;
  right: 0;
  top: 1%;
  width: fit-content;
  padding: 12px 20px;
  margin: auto;
  overflow: auto;
  background: #fef6f9;
  box-shadow: 0px 4px 10px 0px rgba(0, 10, 30, 0.06);
  font-size: 15px;
  border-radius: 8px;
  color: #333;
}

.immersive-translate-toast-content {
  display: flex;
  flex-direction: row;
  align-items: center;
}

.immersive-translate-toast-hidden {
  margin: 0 20px 0 72px;
  text-decoration: underline;
  cursor: pointer;
}

.immersive-translate-toast-close {
  color: #666666;
  font-size: 20px;
  font-weight: bold;
  padding: 0 10px;
  cursor: pointer;
}

@media screen and (max-width: 768px) {
  .immersive-translate-toast {
    top: 0;
    padding: 12px 0px 0 10px;
  }
  .immersive-translate-toast-content {
    flex-direction: column;
    text-align: center;
  }
  .immersive-translate-toast-hidden {
    margin: 10px auto;
  }
}

.immersive-translate-dialog {
  position: fixed;
  z-index: 2147483647;
  left: 0;
  top: 0;
  display: flex;
  width: 300px;
  flex-direction: column;
  align-items: center;
  font-size: 15px;
  left: 0;
  right: 0;
  top: 0;
  bottom: 0;
  margin: auto;
  height: fit-content;
  border-radius: 20px;
  background-color: #fff;
}

.immersive-translate-modal {
  display: none;
  position: fixed;
  z-index: 2147483647;
  left: 0;
  top: 0;
  width: 100%;
  height: 100%;
  overflow: auto;
  background-color: rgb(0, 0, 0);
  background-color: rgba(0, 0, 0, 0.4);
  font-size: 15px;
}

.immersive-translate-modal-content {
  background-color: #fefefe;
  margin: 10% auto;
  padding: 40px 24px 24px;
  border-radius: 12px;
  width: 350px;
  font-family: system-ui, -apple-system, "Segoe UI", "Roboto", "Ubuntu",
    "Cantarell", "Noto Sans", sans-serif, "Apple Color Emoji", "Segoe UI Emoji",
    "Segoe UI Symbol", "Noto Color Emoji";
  position: relative;
}

@media screen and (max-width: 768px) {
  .immersive-translate-modal-content {
    margin: 25% auto !important;
  }
}

@media screen and (max-width: 480px) {
  .immersive-translate-modal-content {
    width: 80vw !important;
    margin: 20vh auto !important;
    padding: 20px 12px 12px !important;
  }

  .immersive-translate-modal-title {
    font-size: 14px !important;
  }

  .immersive-translate-modal-body {
    font-size: 13px !important;
    max-height: 60vh !important;
  }

  .immersive-translate-btn {
    font-size: 13px !important;
    padding: 8px 16px !important;
    margin: 0 4px !important;
  }

  .immersive-translate-modal-footer {
    gap: 6px !important;
    margin-top: 16px !important;
  }
}

.immersive-translate-modal .immersive-translate-modal-content-in-input {
  max-width: 500px;
}
.immersive-translate-modal-content-in-input .immersive-translate-modal-body {
  text-align: left;
  max-height: unset;
}

.immersive-translate-modal-title {
  text-align: center;
  font-size: 16px;
  font-weight: 700;
  color: #333333;
}

.immersive-translate-modal-body {
  text-align: center;
  font-size: 14px;
  font-weight: 400;
  color: #333333;
  margin-top: 24px;
  word-break: break-all;
}

@media screen and (max-width: 768px) {
  .immersive-translate-modal-body {
    max-height: 250px;
    overflow-y: auto;
  }
}

.immersive-translate-close {
  color: #666666;
  position: absolute;
  right: 16px;
  top: 16px;
  font-size: 20px;
  font-weight: bold;
}

.immersive-translate-close:hover,
.immersive-translate-close:focus {
  text-decoration: none;
  cursor: pointer;
}

.immersive-translate-modal-footer {
  display: flex;
  justify-content: center;
  flex-wrap: wrap;
  margin-top: 24px;
}

.immersive-translate-btn {
  width: fit-content;
  color: #fff;
  background-color: #ea4c89;
  border: none;
  font-size: 14px;
  margin: 0 8px;
  padding: 9px 30px;
  border-radius: 5px;
  display: flex;
  align-items: center;
  justify-content: center;
  cursor: pointer;
  transition: background-color 0.3s ease;
}

.immersive-translate-btn-container {
  display: flex;
  flex-direction: column;
  align-items: center;
  justify-content: center;
  gap: 8px;
}

.immersive-translate-btn:hover {
  background-color: #f082ac;
}
.immersive-translate-btn:disabled {
  opacity: 0.6;
  cursor: not-allowed;
}
.immersive-translate-btn:disabled:hover {
  background-color: #ea4c89;
}

.immersive-translate-link-btn {
  background-color: transparent;
  color: #ea4c89;
  border: none;
  cursor: pointer;
  height: 30px;
  line-height: 30px;
}

.immersive-translate-cancel-btn {
  /* gray color */
  background-color: rgb(89, 107, 120);
}

.immersive-translate-cancel-btn:hover {
  background-color: hsl(205, 20%, 32%);
}

.immersive-translate-action-btn {
  background-color: transparent;
  color: #ea4c89;
  border: 1px solid #ea4c89;
}

.immersive-translate-btn svg {
  margin-right: 5px;
}

.immersive-translate-link {
  cursor: pointer;
  user-select: none;
  -webkit-user-drag: none;
  text-decoration: none;
  color: #ea4c89;
  -webkit-tap-highlight-color: rgba(0, 0, 0, 0.1);
}

.immersive-translate-primary-link {
  cursor: pointer;
  user-select: none;
  -webkit-user-drag: none;
  text-decoration: none;
  color: #ea4c89;
  -webkit-tap-highlight-color: rgba(0, 0, 0, 0.1);
}

.immersive-translate-modal input[type="radio"] {
  margin: 0 6px;
  cursor: pointer;
}

.immersive-translate-modal label {
  cursor: pointer;
}

.immersive-translate-close-action {
  position: absolute;
  top: 2px;
  right: 0px;
  cursor: pointer;
}

.imt-image-status {
  background-color: rgba(0, 0, 0, 0.5) !important;
  display: flex !important;
  flex-direction: column !important;
  align-items: center !important;
  justify-content: center !important;
  border-radius: 16px !important;
}
.imt-image-status img,
.imt-image-status svg,
.imt-img-loading {
  width: 28px !important;
  height: 28px !important;
  margin: 0 0 8px 0 !important;
  min-height: 28px !important;
  min-width: 28px !important;
  position: relative !important;
}
.imt-img-loading {
  background-image: url("data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAADgAAAA4CAMAAACfWMssAAAAtFBMVEUAAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////oK74hAAAAPHRSTlMABBMIDyQXHwyBfFdDMSw+OjXCb+5RG51IvV/k0rOqlGRM6KKMhdvNyZBz9MaupmxpWyj437iYd/yJVNZeuUC7AAACt0lEQVRIx53T2XKiUBCA4QYOiyCbiAsuuGBcYtxiYtT3f6/pbqoYHVFO5r+iivpo6DpAWYpqeoFfr9f90DsYAuRSWkFnPO50OgR9PwiCUFcl2GEcx+N/YBh6pvKaefHlUgZd1zVe0NbYcQjGBfzrPE8Xz8aF+71D8gG6DHFPpc4a7xFiCDuhaWgKgGIJQ3d5IMGDrpS4S5KgpIm+en9f6PlAhKby4JwEIxlYJV9h5k5nee9GoxHJ2IDSNB0dwdad1NAxDJ/uXDHYmebdk4PdbkS58CIVHdYSUHTYYRWOJblWSyu2lmy3KNFVJNBhxcuGW4YBVCbYGRZwIooipHsNqjM4FbgOQqQqSKQQU9V8xmi1QlgHqQQ6DDBvRUVCDirs+EzGDGOQTCATgtYTnbCVLgsVgRE0T1QE0qHCFAht2z6dLvJQs3Lo2FQoDxWNUiBhaP4eRgwNkI+dAjVOA/kUrIDwf3CG8NfNOE0eiFotSuo+rBiq8tD9oY4Qzc6YJw99hl1wzpQvD7ef2M8QgnOGJfJw+EltQc+oX2yn907QB22WZcvlUpd143dqQu+8pCJZuGE4xCuPXJqqcs5sNpsI93Rmzym1k4Npk+oD1SH3/a3LOK/JpUBpWfqNySxWzCfNCUITuDG5dtuphrUJ1myeIE9bIsPiKrfqTai5WZxbhtNphYx6GEIHihyGFTI69lje/rxajdh0s0msZ0zYxyPLhYCb1CyHm9Qsd2H37Y3lugVwL9kNh8Ot8cha6fUNQ8nuXi5z9/ExsAO4zQrb/ev1yrCB7lGyQzgYDGuxq1toDN/JGvN+HyWNHKB7zEoK+PX11e12G431erGYzwmytAWU56fkMHY5JJnDRR2eZji3AwtIcrEV8Cojat/BdQ7XOwGV1e1hDjGGjXbdArm8uJZtCH5MbcctVX8A1WpqumJHwckAAAAASUVORK5CYII=");
  background-size: 28px 28px;
  animation: image-loading-rotate 1s linear infinite !important;
}

.imt-image-status span {
  color: var(--bg-2, #fff) !important;
  font-size: 14px !important;
  line-height: 14px !important;
  font-weight: 500 !important;
  font-family: "PingFang SC", Arial, sans-serif !important;
}

.imt-primary-button {
  display: flex;
  padding: 12px 80px;
  justify-content: center;
  align-items: center;
  gap: 8px;
  border-radius: 8px;
  background: #ea4c89;
  color: #fff;
  font-size: 16px;
  font-style: normal;
  font-weight: 700;
  line-height: 24px;
  border: none;
  cursor: pointer;
}

.imt-retry-text {
  color: #999;
  text-align: center;
  font-size: 14px;
  font-style: normal;
  font-weight: 400;
  line-height: 21px;
  cursor: pointer;
}

.imt-action-container {
  display: flex;
  flex-direction: column;
  gap: 12px;
}

.imt-modal-content-text {
  text-align: left;
  color: #333;
  font-size: 16px;
  font-weight: 400;
  line-height: 24px;
}

@keyframes image-loading-rotate {
  from {
    transform: rotate(360deg);
  }
  to {
    transform: rotate(0deg);
  }
}

.imt-linear-gradient-text {
  background: linear-gradient(90deg, #00a6ff 0%, #c369ff 52.4%, #ff4590 100%);
  background-clip: text;
  -webkit-background-clip: text;
  -webkit-text-fill-color: transparent;
}

.imt-flex-center {
  display: flex;
  align-items: center;
  justify-content: center;
}

.imt-linear-black-btn {
  border-radius: 50px;
  background: linear-gradient(66deg, #222 19%, #696969 94.25%);
  height: 48px;
  width: 100%;
  color: #fff;
  font-size: 16px;
  font-weight: 700;
  display: flex;
  align-items: center;
  cursor: pointer;
  justify-content: center;
}
</style><style>pre { white-space: pre-wrap; }* { font-size: 100%; font-family: monospace; }</style><style>* { font-size: 100%; font-family: monospace; background: rgb(255, 255, 255); color: rgb(0, 0, 51); }pre { white-space: pre-wrap; }a:link { color: rgb(0, 0, 255); text-decoration: none; }a:visited { color: rgb(136, 0, 136); }.q { color: rgb(0, 0, 102); }.add { color: rgb(0, 102, 0); }.del { color: rgb(153, 0, 0); }.head { color: rgb(0, 0, 0); }.hunk { color: rgb(153, 102, 0); }.hl.num { color: rgb(255, 51, 0); }.hl.esc { color: rgb(255, 0, 255); }.hl.str { color: rgb(255, 51, 0); }.hl.ppc { color: rgb(204, 51, 204); }.hl.pps { color: rgb(255, 51, 0); }.hl.slc { color: rgb(0, 153, 153); }.hl.com { color: rgb(0, 153, 153); }.hl.kwa { color: rgb(255, 153, 0); }.hl.kwb { color: rgb(0, 102, 0); }.hl.kwc { color: rgb(255, 153, 0); }</style><style>* { font-size: 100%; font-family: monospace; background: rgb(0, 0, 0); color: rgb(204, 204, 204); }pre { white-space: pre-wrap; }a:link { color: rgb(102, 153, 255); text-decoration: none; }a:visited { color: rgb(153, 102, 255); }.q { color: rgb(0, 153, 255); }.add { color: rgb(0, 255, 255); }.del { color: rgb(255, 0, 255); }.head { color: rgb(255, 255, 255); }.hunk { color: rgb(204, 153, 51); }.hl.num { color: rgb(255, 51, 0); }.hl.esc { color: rgb(255, 0, 255); }.hl.str { color: rgb(255, 51, 0); }.hl.ppc { color: rgb(255, 0, 255); }.hl.pps { color: rgb(255, 51, 0); }.hl.slc { color: rgb(0, 153, 255); }.hl.com { color: rgb(0, 153, 255); }.hl.kwa { color: rgb(255, 255, 0); }.hl.kwb { color: rgb(0, 255, 0); }.hl.kwc { color: rgb(255, 255, 0); }</style></head><body><form action="./"><pre><b>qemu-riscv.nongnu.org archive mirror</b>
<input name="q" type="text"><input type="submit" value="search"> <a href="_/text/help/">help</a> / <a href="_/text/color/">color</a> / <a id="mirror" href="_/text/mirror/">mirror</a> / <a href="new.atom">Atom feed</a></pre></form><pre><a href="cbef8903-8927-4db0-93ba-c5a5ae7241c8@ventanamicro.com/T/#t">[RFC PATCH 0/5] target/riscv: Implement SMSDID and SMMPT extension</a>
 2025-09-18  2:05 UTC  (17+ messages)
` <a href="a1fa9371-bd5a-49da-97db-86846ec597e2@linux.alibaba.com/T/#u">[RFC PATCH 1/5] target/riscv: Add basic definitions and CSRs for SMMPT</a>
` <a href="0bbf45d1-b83b-4ca4-8ce5-da146f3fa578@ventanamicro.com/T/#u">[RFC PATCH 2/5] target/riscv: Implement core SMMPT lookup logic</a>
` <a href="9f9a3c62-de35-4290-a046-e0928bf67831@ventanamicro.com/T/#u">[RFC PATCH 3/5] target/riscv: Integrate SMMPT checks into MMU and TLB fill</a>
` <a href="f7ffd3ff-ed18-4c92-8fba-690ca1c59aeb@ventanamicro.com/T/#u">[RFC PATCH 4/5] target/riscv: Implement SMMPT fence instructions</a>
` <a href="a891478d-0fc4-428f-b0ca-ae48fe133821@linux.alibaba.com/T/#u">[RFC PATCH 5/5] target/riscv: Enable SMMPT extension</a>

<a href="20250915084037.1816893-1-max.chou@sifive.com/T/#t">[RFC PATCH 0/8] Add Zvfbfa extension support</a>
 2025-09-17 13:57 UTC  (12+ messages)
` <a href="98db7d09-3a60-4a57-aba6-10cda530c79b@ventanamicro.com/T/#u">[RFC PATCH 1/8] target/riscv: Add cfg properities for Zvfbfa extensions</a>
` <a href="1e38dd76-f94a-4b2b-bdb5-329448c7dd1b@ventanamicro.com/T/#u">[RFC PATCH 2/8] target/riscv: Add the Zvfbfa extension implied rule</a>
` <a href="26d72d8e-5e58-4a04-865c-34f6094e74e9@ventanamicro.com/T/#u">[RFC PATCH 3/8] target/riscv: rvv: Add new VTYPE CSR field - altfmt</a>
` <a href="20250915084037.1816893-5-max.chou@sifive.com/T/#u">[RFC PATCH 4/8] target/riscv: Use the tb-&gt;cs_bqse as the extend tb flags</a>
` <a href="20250915084037.1816893-6-max.chou@sifive.com/T/#u">[RFC PATCH 5/8] target/riscv: Introduce altfmt into DisasContext</a>
` <a href="20250915084037.1816893-7-max.chou@sifive.com/T/#u">[RFC PATCH 6/8] target/riscv: Introduce BF16 canonical NaN for Zvfbfa extension</a>
` <a href="20250915084037.1816893-8-max.chou@sifive.com/T/#u">[RFC PATCH 7/8] target/riscv: rvv: Support Zvfbfa vector bf16 operations</a>
` <a href="20250915084037.1816893-9-max.chou@sifive.com/T/#u">[RFC PATCH 8/8] target/riscv: Expose Zvfbfa extension as an experimental cpu property</a>

<a href="20250903030114.274535-1-npiggin@gmail.com/T/#t">[PATCH 0/3] target/riscv: corner case fixes</a>
 2025-09-17 13:53 UTC  (8+ messages)
` <a href="aMq9axr_wINfBpxP@redhat.com/T/#u">[PATCH 2/3] target/risvc: Fix vector whole ldst vstart check</a>

<a href="20250917-qom-v1-0-7262db7b0a84@rsg.ci.i.u-tokyo.ac.jp/T/#t">[PATCH 00/35] memory: QOM-ify AddressSpace</a>
 2025-09-17 13:24 UTC  (37+ messages)
` <a href="20250917-qom-v1-1-7262db7b0a84@rsg.ci.i.u-tokyo.ac.jp/T/#u">[PATCH 01/35]</a> "
` <a href="20250917-qom-v1-2-7262db7b0a84@rsg.ci.i.u-tokyo.ac.jp/T/#u">[PATCH 02/35] hw/core/loader: Use address_space_get_path()</a>
` <a href="20250917-qom-v1-3-7262db7b0a84@rsg.ci.i.u-tokyo.ac.jp/T/#u">[PATCH 03/35] vfio:</a> "
` <a href="20250917-qom-v1-4-7262db7b0a84@rsg.ci.i.u-tokyo.ac.jp/T/#u">[PATCH 04/35] hw/alpha: QOM-ify AddressSpace</a>
` <a href="20250917-qom-v1-5-7262db7b0a84@rsg.ci.i.u-tokyo.ac.jp/T/#u">[PATCH 05/35] hw/arm:</a> "
` <a href="20250917-qom-v1-6-7262db7b0a84@rsg.ci.i.u-tokyo.ac.jp/T/#u">[PATCH 06/35] hw/display:</a> "
` <a href="20250917-qom-v1-7-7262db7b0a84@rsg.ci.i.u-tokyo.ac.jp/T/#u">[PATCH 07/35] hw/dma:</a> "
` <a href="20250917-qom-v1-8-7262db7b0a84@rsg.ci.i.u-tokyo.ac.jp/T/#u">[PATCH 08/35] hw/fsi:</a> "
` <a href="20250917-qom-v1-9-7262db7b0a84@rsg.ci.i.u-tokyo.ac.jp/T/#u">[PATCH 09/35] hw/i2c:</a> "
` <a href="20250917-qom-v1-10-7262db7b0a84@rsg.ci.i.u-tokyo.ac.jp/T/#u">[PATCH 10/35] hw/i386:</a> "
` <a href="20250917-qom-v1-11-7262db7b0a84@rsg.ci.i.u-tokyo.ac.jp/T/#u">[PATCH 11/35] hw/intc:</a> "
` <a href="20250917-qom-v1-12-7262db7b0a84@rsg.ci.i.u-tokyo.ac.jp/T/#u">[PATCH 12/35] hw/loongarch:</a> "
` <a href="20250917142424.000019d3@huawei.com/T/#u">[PATCH 13/35] hw/mem:</a> "
` <a href="20250917-qom-v1-14-7262db7b0a84@rsg.ci.i.u-tokyo.ac.jp/T/#u">[PATCH 14/35] hw/misc:</a> "
` <a href="20250917-qom-v1-15-7262db7b0a84@rsg.ci.i.u-tokyo.ac.jp/T/#u">[PATCH 15/35] hw/net:</a> "
` <a href="20250917-qom-v1-16-7262db7b0a84@rsg.ci.i.u-tokyo.ac.jp/T/#u">[PATCH 16/35] hw/nubus:</a> "
` <a href="20250917-qom-v1-17-7262db7b0a84@rsg.ci.i.u-tokyo.ac.jp/T/#u">[PATCH 17/35] hw/pci:</a> "
` <a href="20250917-qom-v1-18-7262db7b0a84@rsg.ci.i.u-tokyo.ac.jp/T/#u">[PATCH 18/35] hw/pci-host:</a> "
` <a href="20250917-qom-v1-19-7262db7b0a84@rsg.ci.i.u-tokyo.ac.jp/T/#u">[PATCH 19/35] hw/ppc:</a> "
` <a href="20250917-qom-v1-20-7262db7b0a84@rsg.ci.i.u-tokyo.ac.jp/T/#u">[PATCH 20/35] hw/remote:</a> "
` <a href="20250917-qom-v1-21-7262db7b0a84@rsg.ci.i.u-tokyo.ac.jp/T/#u">[PATCH 21/35] hw/riscv:</a> "
` <a href="20250917-qom-v1-22-7262db7b0a84@rsg.ci.i.u-tokyo.ac.jp/T/#u">[PATCH 22/35] hw/s390x:</a> "
` <a href="20250917-qom-v1-23-7262db7b0a84@rsg.ci.i.u-tokyo.ac.jp/T/#u">[PATCH 23/35] hw/scsi:</a> "
` <a href="20250917-qom-v1-24-7262db7b0a84@rsg.ci.i.u-tokyo.ac.jp/T/#u">[PATCH 24/35] hw/sd:</a> "
` <a href="20250917-qom-v1-25-7262db7b0a84@rsg.ci.i.u-tokyo.ac.jp/T/#u">[PATCH 25/35] hw/sparc:</a> "
` <a href="20250917-qom-v1-26-7262db7b0a84@rsg.ci.i.u-tokyo.ac.jp/T/#u">[PATCH 26/35] hw/sparc64:</a> "
` <a href="20250917-qom-v1-27-7262db7b0a84@rsg.ci.i.u-tokyo.ac.jp/T/#u">[PATCH 27/35] hw/ssi:</a> "
` <a href="20250917-qom-v1-28-7262db7b0a84@rsg.ci.i.u-tokyo.ac.jp/T/#u">[PATCH 28/35] hw/usb:</a> "
` <a href="20250917-qom-v1-29-7262db7b0a84@rsg.ci.i.u-tokyo.ac.jp/T/#u">[PATCH 29/35]</a> "
` <a href="20250917-qom-v1-30-7262db7b0a84@rsg.ci.i.u-tokyo.ac.jp/T/#u">[PATCH 30/35] hw/virtio:</a> "
` <a href="20250917-qom-v1-31-7262db7b0a84@rsg.ci.i.u-tokyo.ac.jp/T/#u">[PATCH 31/35] system/physmem:</a> "
` <a href="20250917-qom-v1-32-7262db7b0a84@rsg.ci.i.u-tokyo.ac.jp/T/#u">[PATCH 32/35] target/i386:</a> "
` <a href="20250917-qom-v1-33-7262db7b0a84@rsg.ci.i.u-tokyo.ac.jp/T/#u">[PATCH 33/35] target/mips:</a> "
` <a href="20250917-qom-v1-34-7262db7b0a84@rsg.ci.i.u-tokyo.ac.jp/T/#u">[PATCH 34/35] target/xtensa:</a> "
` <a href="20250917-qom-v1-35-7262db7b0a84@rsg.ci.i.u-tokyo.ac.jp/T/#u">[PATCH 35/35] memory: Drop non-QOM AddressSpace support</a>

<a href="20250908025117.1728895-1-max.chou@sifive.com/T/#t">[RFC PATCH v4 0/3] Add Zvqdotq support</a>
 2025-09-16 12:05 UTC  (5+ messages)
` <a href="7c7a8917-0b98-48e0-90db-8bfd7b13a8cb@ventanamicro.com/T/#u">[RFC PATCH v4 1/3] target/riscv: Add Zvqdotq cfg property</a>
` <a href="20250908025117.1728895-3-max.chou@sifive.com/T/#u">[RFC PATCH v4 2/3] target/riscv: rvv: Add Zvqdotq support</a>
` <a href="20250908025117.1728895-4-max.chou@sifive.com/T/#u">[RFC PATCH v4 3/3] target/riscv: Expose Zvqdotq extension as a cpu property</a>

<a href="5716dba7-eba3-4e25-8479-3b7218c66ea5@lanxincomputing.com/T/#t">[PATCH] target/riscv/kvm: Sync vCPU mp_state for migration</a>
 2025-09-16 11:42 UTC  (2+ messages)

<a href="cover.1758006834.git.chao.liu@zevorn.cn/T/#t">[PATCH v9 0/2] Generate strided vector loads/stores with tcg nodes</a>
 2025-09-16  9:21 UTC  (3+ messages)
` <a href="e83080f8a4e4ea1201625203db36a91227e84149.1758006834.git.chao.liu@zevorn.cn/T/#u">[PATCH v9 1/2] target/riscv: Use tcg nodes for strided vector ld/st generation</a>
` <a href="948d065ae900bc44cbfbb107baff157dab4f1b4a.1758006834.git.chao.liu@zevorn.cn/T/#u">[PATCH v9 2/2] tests/tcg/riscv64: Add test for vlsseg8e32 instruction</a>

<a href="20250915-da26ba5c012a2d49fb07f4fa@orel/T/#t">[PATCH v9 0/2] target/riscv：Fix riscv64 kvm migration</a>
 2025-09-16  8:03 UTC  (6+ messages)
` <a href="DCU2ER2UIJDS.3CTYAJAJP8NSX@ventanamicro.com/T/#u">[PATCH v9 1/2] Set KVM initial privilege mode and mp_state</a>
` <a href="DCU2H0SG4WG0.10TIXQISFI07A@ventanamicro.com/T/#u">[PATCH v9 2/2] Fix VM resume after QEMU+KVM migration</a>

<a href="cover.1757690407.git.chao.liu@zevorn.cn/T/#t">[PATCH v8 0/2] Generate strided vector loads/stores with tcg nodes</a>
 2025-09-16  5:48 UTC  (5+ messages)
` <a href="8af27769-0ebb-4e5a-9a4c-9369c6d52394@zevorn.cn/T/#u">[PATCH v8 1/2] target/riscv: Use tcg nodes for strided vector ld/st generation</a>
` <a href="bb1fca151e17b6b5bf25ee8565d3f5b2764a22b2.1757690407.git.chao.liu@zevorn.cn/T/#u">[PATCH v8 2/2] tests/tcg/riscv64: Add test for vlsseg8e32 instruction</a>

<a href="20250723094213.2975268-1-dbarboza@ventanamicro.com/T/#t">[PATCH for-10.1 0/1] roms/opensbi: Update to v1.7</a>
 2025-09-15 15:07 UTC  (6+ messages)
` <a href="CAJSP0QU0XeuQML+kLGBZgk2V2ABsqdyUA__M4YL_VSp+oYJYaA@mail.gmail.com/T/#u">[PATCH for-10.1 1/1]</a> "

<a href="20250623172119.997166-1-dbarboza@ventanamicro.com/T/#t">[PATCH 0/3] riscv: add all available CSRs to 'info registers'</a>
 2025-09-15 11:49 UTC  (8+ messages)
` <a href="CAKmqyKNhsgRRJ5o8WrSPe50kq2uqMOm6dnfQZ5r1J9RYCstgtQ@mail.gmail.com/T/#u">[PATCH 1/3] target/riscv/cpu: add riscv_dump_csr() helper</a>
` <a href="CAKmqyKPDSWcCs-VXsfDLh6VWPQFpRhj-wmO=hd36Td+m6ngzdw@mail.gmail.com/T/#u">[PATCH 2/3] target/riscv/cpu: print all FPU CSRs in riscv_cpu_dump_state()</a>
` <a href="72b57d2b-9e18-4177-a079-b30a7e1e6243@ventanamicro.com/T/#u">[PATCH 3/3] target/riscv: print all available</a> "

<a href="7145327a-7d87-41e3-a879-5e6ae9b5abb5@tls.msk.ru/T/#t">[PATCH v8 for v10.0.0 0/2] target/riscv：Fix riscv64 kvm migration</a>
 2025-09-15  7:15 UTC  (5+ messages)
` <a href="20250912085535.1649347-2-xb@ultrarisc.com/T/#u">[PATCH v8 for v10.0.0 1/2] Set KVM initial privilege mode and mp_state</a>
` <a href="20250912085535.1649347-3-xb@ultrarisc.com/T/#u">[PATCH v8 for v10.0.0 2/2] Fix VM resume after QEMU+KVM migration</a>

<a href="CAKmqyKM2Pm-_pci0uany7cNmwCUf8UXNA6K24UYRDta29fDv=g@mail.gmail.com/T/#t">[PATCH v3 0/4] Fix RISC-V timer migration issues</a>
 2025-09-15  4:25 UTC  (10+ messages)
` <a href="CAKmqyKNSzwrvB-DnLZrMvA-he00CqNPkqKg_e4-U2Vcp52XVYg@mail.gmail.com/T/#u">[PATCH v3 1/4] hw/intc: Save time_delta in RISC-V mtimer VMState</a>
` <a href="CAKmqyKO8XdUO8uVn7RNeBxQc8yak+js1_ewTtO8R1T0ycGp=Lw@mail.gmail.com/T/#u">[PATCH v3 2/4] migration: Add support for a variable-length array of UINT32 pointers</a>
` <a href="CAKmqyKOOoefb+bVs-OwGmor5+qL6HdthUvJbCjBHbubud1iAdQ@mail.gmail.com/T/#u">[PATCH v3 3/4] hw/intc: Save timers array in RISC-V mtimer VMState</a>
` <a href="CAKmqyKPFJMAy4YJNxsH=qaE9po65w=yeiT-ah6yNu77K3NCYcA@mail.gmail.com/T/#u">[PATCH v3 4/4] target/riscv: Save stimer and vstimer in CPU vmstate</a>

<a href="CAKmqyKMkXDoh6A2iY80CH5m9YKFjFjDnRvaXU=AuRD7jSPx59Q@mail.gmail.com/T/#t">[PATCH 0/4] Fix SiFive UART character drop issue and minor refactors</a>
 2025-09-15  4:07 UTC  (10+ messages)
` <a href="CAKmqyKPy=A==WQpWpZH1KoWviaitUo=wAWmU0LreLPBkvi=ckA@mail.gmail.com/T/#u">[PATCH 1/4] hw/char: sifive_uart: Raise IRQ according to the Tx/Rx watermark thresholds</a>
` <a href="CAKmqyKMs2kKrjOWoOnQ_WnQM835hKY8txAMUG0TFRAaA0jWoSQ@mail.gmail.com/T/#u">[PATCH 2/4] hw/char: sifive_uart: Avoid pushing Tx FIFO when size is zero</a>
` <a href="CAKmqyKPhD7s5bD8UnMixd76fa-A-F0RFgF3RNy2fnLqBH8y59g@mail.gmail.com/T/#u">[PATCH 3/4] hw/char: sifive_uart: Remove outdated comment about Tx FIFO</a>
` <a href="CAKmqyKNMMH8KtJZEM+Ji8Cm6J_NQYtEHdwZnga3yfb2y3H6g1g@mail.gmail.com/T/#u">[PATCH 4/4] hw/char: sifive_uart: Add newline to error message</a>

<a href="CAKmqyKNhS9Evy3sUijFx_331Rj7VKAuHaQVdO=pcwhq7toDZyw@mail.gmail.com/T/#t">[PATCH] target/riscv: implement MonitorDef HMP API</a>
 2025-09-15  3:05 UTC  (3+ messages)

<a href="CAKmqyKPW1EavcBhE85aY=XgUbV=XF8OeWUiEQ6iq5qorUojfKg@mail.gmail.com/T/#t">[PATCH] linux-user/syscall.c: sync RISC-V hwprobe with Linux</a>
 2025-09-15  2:46 UTC  (3+ messages)

<a href="CAKmqyKNN_+zgALV_5aa7mW7Fs+XnwLwG2298xAuH5o-7BH9Obg@mail.gmail.com/T/#t">[PATCH] intc/aia: fix the read of in_clrip register</a>
 2025-09-15  2:12 UTC  (2+ messages)

<a href="CAKmqyKMoPeCQV9Ag-UK613GqUU1M+FcP+H08jTozNE4hH1hmzA@mail.gmail.com/T/#t">[PATCH] hw/riscv/riscv-iommu: Fix MSI table size limit</a>
 2025-09-15  1:54 UTC  (3+ messages)

<a href="CAKmqyKPwZWmFcKhwC_88tTJ5Fh1hGr6Xn9wB5vjXoQpoWZH8QQ@mail.gmail.com/T/#t">[PATCH v2] aplic: fix mask for smsiaddrcfgh</a>
 2025-09-15  1:51 UTC  (4+ messages)
  ` <a href="OS3PR01MB775664C6E3A9D9D4059DCC19F500A@OS3PR01MB7756.jpnprd01.prod.outlook.com/T/#u">回复:</a> "

<a href="0032d919-d99c-4ad6-8883-b13d08510bd1@tls.msk.ru/T/#t">target/riscv/pmu.c:216:riscv_pmu_icount_update_priv: assertion failed: (newpriv &lt;= PRV_S)</a>
 2025-09-13  6:27 UTC  (2+ messages)

<a href="20250913041233.972870-1-guoren@kernel.org/T/#u">[PATCH V3] hw/riscv/riscv-iommu: Fixup PDT Nested Walk</a>
 2025-09-13  4:12 UTC 

<a href="20250911-d0793572c80e87bd6614afe0@orel/T/#t">[PATCH v7 for v10.0.0 0/2] target/riscv：Fix riscv64 kvm migration</a>
 2025-09-11 12:46 UTC  (5+ messages)
` <a href="20250911-de7f0f79263432894c875141@orel/T/#u">[PATCH v7 for v10.0.0 1/2] Set KVM initial privilege mode and mp_state</a>
` <a href="20250911083617.1173094-3-xb@ultrarisc.com/T/#u">[PATCH v7 for v10.0.0 2/2] Fix VM resume after QEMU+KVM migration</a>

<a href="9e0c71fe-55fb-4ca9-aac4-40d38a77e07a@tls.msk.ru/T/#t">[PATCH v6 for v10.0.0 0/2] target/riscv：Fix riscv64 kvm migration</a>
 2025-09-11  8:28 UTC  (7+ messages)
` <a href="20250910-70e85bb0410ddfa6fb425b0a@orel/T/#u">[PATCH v6 1/2] Set KVM initial privilege mode and mp_state</a>
` <a href="20250910-f405263ec7a71e1384c39da4@orel/T/#u">[PATCH v6 2/2] Fix VM resume after QEMU+KVM migration</a>
  ` <a href="49f382e6.10fb.19937e45190.Coremail.xb@ultrarisc.com/T/#u">Re: [PATCH v6 for v10.0.0 0/2] target/riscv：Fix riscv64 kvm migration</a>

<a href="20250910-timers-v2-0-31359f1f6ee8@linux.alibaba.com/T/#t">[PATCH v2 0/4] Fix RISC-V timer migration issues</a>
 2025-09-10 15:37 UTC  (6+ messages)
` <a href="20250910-timers-v2-1-31359f1f6ee8@linux.alibaba.com/T/#u">[PATCH v2 1/4] hw/intc: Save time_delta in RISC-V mtimer VMState</a>
` <a href="aMGbJusVNgQ-N7y3@x1.local/T/#u">[PATCH v2 2/4] include/migration: Add support for a variable-length array of UINT32 pointers</a>
` <a href="20250910-timers-v2-3-31359f1f6ee8@linux.alibaba.com/T/#u">[PATCH v2 3/4] hw/intc: Save timers array in RISC-V mtimer VMState</a>
` <a href="20250910-timers-v2-4-31359f1f6ee8@linux.alibaba.com/T/#u">[PATCH v2 4/4] target/riscv: Save stimer and vstimer in CPU vmstate</a>

<a href="20250910091002.88140-1-guoyaxing@bosc.ac.cn/T/#u">[PATCH v1] hw/riscv/virt.c: Modify the riscv-iommu dts node</a>
 2025-09-10  9:10 UTC 

<a href="20250909-timers-v1-0-7ee18a9d8f4b@linux.alibaba.com/T/#t">[PATCH 0/3] Fix RISC-V timer migration issues</a>
 2025-09-10  1:33 UTC  (9+ messages)
` <a href="7f8a9622-cc0d-43f5-92d2-7e6d925e7546@ventanamicro.com/T/#u">[PATCH 1/3] hw/intc: Save time_delta in RISC-V mtimer VMState</a>
` <a href="6c0e3183-78dd-4c64-8083-f4a8433b7a00@linux.alibaba.com/T/#u">[PATCH 2/3] hw/intc: Save timers array</a> "
` <a href="5db78a12-2c66-4620-9a25-ea7ede0c3c2e@ventanamicro.com/T/#u">[PATCH 3/3] target/riscv: Save stimer and vstimer in CPU vmstate</a>

<a href="20250818-e7e56e26bbf62a23417c2567@orel/T/#t">[PATCH v4 for v10.0.0] target/riscv/kvm/kvm-cpu: Fixed the issue of resume after QEMU+KVM migration</a>
 2025-09-09 17:01 UTC  (6+ messages)
` <a href="20250909090917.21301-1-xb@ultrarisc.com/T/#u">[PATCH v5 for v10.0.0 0/2] target/riscv：Fix riscv64 kvm migration</a>
  ` <a href="20250909-3b874759e3bc0b6554028032@orel/T/#u">[PATCH v5 for v10.0.0 1/2] target/riscv：Set-KVM-initial-privilege-mode and mp_state</a>
  ` <a href="20250909-db5eefe496963c6716754ed3@orel/T/#u">[PATCH v5 for v10.0.0 2/2] target/riscv/kvm：Fixed the issue of resume after QEMU+KVM migration</a>

<a href="E6DAA9A9-5D7B-44EC-AC07-149DB096ABE2@gmail.com/T/#t">[RFC PATCH] docs/system/security: Restrict "virtualization use case" to specific machines</a>
 2025-09-09  5:19 UTC  (9+ messages)

<a href="cover.1756975571.git.chao.liu@zevorn.cn/T/#t">[PATCH v7 0/2] Generate strided vector loads/stores with tcg nodes</a>
 2025-09-06 13:02 UTC  (5+ messages)
` <a href="cf7a8699-7c5a-42bd-baba-99b61d4d7443@zevorn.cn/T/#u">[PATCH v7 1/2] target/riscv: Use tcg nodes for strided vector ld/st generation</a>
` <a href="3cca0b24eefda81505bf4eb6276764b34bc0bb82.1756975571.git.chao.liu@zevorn.cn/T/#u">[PATCH v7 2/2] tests/tcg/riscv64: Add test for vlsseg8e32 instruction</a>

<a href="1b224de2-a412-4f24-971f-b43582d4b8fd@linaro.org/T/#u">[PATCH 00/11] accel/tcg: Improve tb_flush usage</a>
 2025-09-06  5:22 UTC 

<a href="20250822092410.25833-1-cjchen@igel.co.jp/T/#t">[RFC PATCH v2 0/9] support unaligned access to xHCI Capability</a>
 2025-09-05 14:32 UTC  (10+ messages)
` <a href="aLmbv0ZEKjPFuYxt@x1.local/T/#u">[RFC PATCH v2 8/9] hw/misc: add test device for memory access</a>
` <a href="aLrxz-ULSP3rrm8p@x1.local/T/#u">[PATCH RFC v2 9/9] tests/qtest: add test for memory region access</a>
` <a href="aLr0eTjUe8FXkQmV@x1.local/T/#u">[Withdrawn] [RFC PATCH v2 0/9] support unaligned access to xHCI Capability</a>

<a href="20250903140308.1705751-1-max.chou@sifive.com/T/#t">[RFC PATCH v3 0/3] Add Zvqdotq support</a>
 2025-09-05  9:02 UTC  (6+ messages)
` <a href="CANiaA1vs9Z9FHj8u8HLzb_gpTiSorG5FkYdS0ep9cDa4ER9HRA@mail.gmail.com/T/#u">[RFC PATCH v3 1/3] target/riscv: Add Zvqdotq cfg property</a>
` <a href="2f2cafa3-0017-4fa9-8766-554556a9aa8b@ventanamicro.com/T/#u">[RFC PATCH v3 3/3] target/riscv: Expose Zvqdotq extension as a cpu property</a>

<a href="20250905074959.426911-1-npiggin@gmail.com/T/#t">[PATCH v2 0/3] target/riscv: corner case fixes</a>
 2025-09-05  7:49 UTC  (4+ messages)
` <a href="20250905074959.426911-2-npiggin@gmail.com/T/#u">[PATCH v2 1/3] target/riscv: Fix IALIGN check in misa write</a>
` <a href="20250905074959.426911-3-npiggin@gmail.com/T/#u">[PATCH v2 2/3] target/risvc: Fix vector whole ldst vstart check</a>
` <a href="20250905074959.426911-4-npiggin@gmail.com/T/#u">[PATCH v2 3/3] tests/tcg: Add riscv test for interrupted vector ops</a>

<a href="b2661be6d5851f5d070b90a6d3ac801b67e96929.1757018626.git.neither@nut.email/T/#t">[PATCH v6 16/25] target/riscv: call plugin trap callbacks</a>
 2025-09-04 20:49 UTC  (3+ messages)
` <a href="dbe812aa186083ce4f4161072abc2f4ce8a83156.1757018626.git.neither@nut.email/T/#u">[PATCH v6 24/25] tests: add test for double-traps on rv64</a>
` <a href="f74becaa58fe129897639d126a321afdc7ef2d05.1757018626.git.neither@nut.email/T/#u">[PATCH v6 25/25] tests: add test with interrupted memory accesses</a> "

<a href="20250904081128.1942269-1-alex.bennee@linaro.org/T/#t">[PATCH v2 000/281] arm_load_dtb cleanups</a>
 2025-09-04 12:08 UTC  (3+ messages)
` <a href="20250904140844.5b670290@fedora/T/#u">[PATCH v2 001/281] target/i386: Add support for save/load of exception error code</a>

<a href="cover.1756906528.git.chao.liu@zevorn.cn/T/#t">[PATCH v6 0/2] Generate strided vector loads/stores with tcg nodes</a>
 2025-09-04  8:35 UTC  (4+ messages)
` <a href="46df01bf-8885-4834-bf51-8bc304f2aa47@zevorn.cn/T/#u">[PATCH v6 1/2] target/riscv:</a> "
</pre><hr><pre id="nav">page: <a href="?t=20250904084028" rel="next">next (older)</a>
- recent:[<b>subjects (threaded)</b>|<a href="./topics_new.html">topics (new)</a>|<a href="./topics_active.html">topics (active)</a>]</pre><hr><pre>This is a public inbox, see <a href="_/text/mirror/">mirroring instructions</a>
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).</pre></body><div style="all: initial;"><div style="all: initial;" id="__hcfy__"></div></div><div id="immersive-translate-popup" style="all: initial"></div></html>