Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot float_add_pipeline_test_behav xil_defaultlib.float_add_pipeline_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/jayan/Documents/University Of Washington/Education/Masters/2024-2025/Winter/GPU Design Verilog/Project Milestone 1 - Doc and Base Code/src/float/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_float_add_pipeline_sv_2422...
Compiling module xil_defaultlib.float_add_pipeline
Compiling module xil_defaultlib.float_add_pipeline_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_add_pipeline_test_behav
