Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 76082b5d5a2a42d8a3fc7a905cc341b7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L xbip_utils_v3_0_8 -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L c_gate_bit_v12_0_4 -L xbip_counter_v3_0_4 -L c_counter_binary_v12_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot slide_tb_behav xil_defaultlib.slide_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_11.c_counter_binary_v12_0_11_viv_co...
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xbip_counter_v3_0_4.xbip_counter_v3_0_4_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_4.xbip_counter_v3_0_4_pkg
Compiling package c_counter_binary_v12_0_11.c_counter_binary_v12_0_11_pkg
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg_legacy
Compiling package c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg
Compiling package unisim.vcomponents
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=4,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_11.c_counter_binary_v12_0_11_legacy [\c_counter_binary_v12_0_11_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_11.c_counter_binary_v12_0_11_viv [\c_counter_binary_v12_0_11_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_11.c_counter_binary_v12_0_11 [\c_counter_binary_v12_0_11(c_xde...]
Compiling architecture c_counter_binary_0_arch of entity xil_defaultlib.c_counter_binary_0 [c_counter_binary_0_default]
Compiling module xil_defaultlib.mux_g(In_d_W=128)
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.mac_generic
Compiling module xil_defaultlib.matrix_multiplier(In_Items=9)
Compiling module xil_defaultlib.conv_default
Compiling module xil_defaultlib.slide_window_conv_default
Compiling module xil_defaultlib.slide_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot slide_tb_behav
