$date
	Sun May 05 17:38:59 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mux $end
$scope module tb_mux $end
$var wire 4 ! in [3:0] $end
$var wire 2 " sel [1:0] $end
$var integer 32 # i [31:0] $end
$var reg 1 $ out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
b100 #
b0 "
b1010 !
$end
#10
1$
b100 #
b1 "
#20
b100 #
0$
b10 "
#30
1$
b100 #
b11 "
#40
