
ledControl_EXTI_freeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003148  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  080032d8  080032d8  000132d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08003304  08003304  00013304  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08003308  08003308  00013308  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000002c  20000000  0800330c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  0002002c  2**0
                  CONTENTS
  7 .bss          00012e48  2000002c  2000002c  0002002c  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20012e74  20012e74  0002002c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000d29b  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000215c  00000000  00000000  0002d2f7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000c30  00000000  00000000  0002f458  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000b18  00000000  00000000  00030088  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00005e9b  00000000  00000000  00030ba0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000048f7  00000000  00000000  00036a3b  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0003b332  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000320c  00000000  00000000  0003b3b0  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  0003e5bc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000002c 	.word	0x2000002c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080032c0 	.word	0x080032c0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000030 	.word	0x20000030
 80001cc:	080032c0 	.word	0x080032c0

080001d0 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 80001d0:	b480      	push	{r7}
 80001d2:	b085      	sub	sp, #20
 80001d4:	af00      	add	r7, sp, #0
 80001d6:	6078      	str	r0, [r7, #4]
 80001d8:	460b      	mov	r3, r1
 80001da:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 80001dc:	2300      	movs	r3, #0
 80001de:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 80001e0:	4b08      	ldr	r3, [pc, #32]	; (8000204 <DAC_SetChannel1Data+0x34>)
 80001e2:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 80001e4:	68fa      	ldr	r2, [r7, #12]
 80001e6:	687b      	ldr	r3, [r7, #4]
 80001e8:	4413      	add	r3, r2
 80001ea:	3308      	adds	r3, #8
 80001ec:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80001ee:	68fb      	ldr	r3, [r7, #12]
 80001f0:	461a      	mov	r2, r3
 80001f2:	887b      	ldrh	r3, [r7, #2]
 80001f4:	6013      	str	r3, [r2, #0]
}
 80001f6:	bf00      	nop
 80001f8:	3714      	adds	r7, #20
 80001fa:	46bd      	mov	sp, r7
 80001fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000200:	4770      	bx	lr
 8000202:	bf00      	nop
 8000204:	40007400 	.word	0x40007400

08000208 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8000208:	b480      	push	{r7}
 800020a:	b085      	sub	sp, #20
 800020c:	af00      	add	r7, sp, #0
 800020e:	6078      	str	r0, [r7, #4]
 8000210:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8000212:	2300      	movs	r3, #0
 8000214:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	681b      	ldr	r3, [r3, #0]
 800021a:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800021c:	68fa      	ldr	r2, [r7, #12]
 800021e:	4b25      	ldr	r3, [pc, #148]	; (80002b4 <DMA_Init+0xac>)
 8000220:	4013      	ands	r3, r2
 8000222:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000224:	683b      	ldr	r3, [r7, #0]
 8000226:	681a      	ldr	r2, [r3, #0]
 8000228:	683b      	ldr	r3, [r7, #0]
 800022a:	68db      	ldr	r3, [r3, #12]
 800022c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800022e:	683b      	ldr	r3, [r7, #0]
 8000230:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000232:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000234:	683b      	ldr	r3, [r7, #0]
 8000236:	699b      	ldr	r3, [r3, #24]
 8000238:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800023a:	683b      	ldr	r3, [r7, #0]
 800023c:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800023e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000240:	683b      	ldr	r3, [r7, #0]
 8000242:	6a1b      	ldr	r3, [r3, #32]
 8000244:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000246:	683b      	ldr	r3, [r7, #0]
 8000248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800024a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800024c:	683b      	ldr	r3, [r7, #0]
 800024e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000250:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000252:	683b      	ldr	r3, [r7, #0]
 8000254:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000256:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000258:	683b      	ldr	r3, [r7, #0]
 800025a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800025c:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800025e:	68fa      	ldr	r2, [r7, #12]
 8000260:	4313      	orrs	r3, r2
 8000262:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	68fa      	ldr	r2, [r7, #12]
 8000268:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	695b      	ldr	r3, [r3, #20]
 800026e:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000270:	68fb      	ldr	r3, [r7, #12]
 8000272:	f023 0307 	bic.w	r3, r3, #7
 8000276:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8000278:	683b      	ldr	r3, [r7, #0]
 800027a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800027c:	683b      	ldr	r3, [r7, #0]
 800027e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000280:	4313      	orrs	r3, r2
 8000282:	68fa      	ldr	r2, [r7, #12]
 8000284:	4313      	orrs	r3, r2
 8000286:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	68fa      	ldr	r2, [r7, #12]
 800028c:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 800028e:	683b      	ldr	r3, [r7, #0]
 8000290:	691a      	ldr	r2, [r3, #16]
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8000296:	683b      	ldr	r3, [r7, #0]
 8000298:	685a      	ldr	r2, [r3, #4]
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 800029e:	683b      	ldr	r3, [r7, #0]
 80002a0:	689a      	ldr	r2, [r3, #8]
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	60da      	str	r2, [r3, #12]
}
 80002a6:	bf00      	nop
 80002a8:	3714      	adds	r7, #20
 80002aa:	46bd      	mov	sp, r7
 80002ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002b0:	4770      	bx	lr
 80002b2:	bf00      	nop
 80002b4:	f01c803f 	.word	0xf01c803f

080002b8 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 80002b8:	b480      	push	{r7}
 80002ba:	b083      	sub	sp, #12
 80002bc:	af00      	add	r7, sp, #0
 80002be:	6078      	str	r0, [r7, #4]
 80002c0:	460b      	mov	r3, r1
 80002c2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80002c4:	78fb      	ldrb	r3, [r7, #3]
 80002c6:	2b00      	cmp	r3, #0
 80002c8:	d006      	beq.n	80002d8 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	681b      	ldr	r3, [r3, #0]
 80002ce:	f043 0201 	orr.w	r2, r3, #1
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 80002d6:	e005      	b.n	80002e4 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	f023 0201 	bic.w	r2, r3, #1
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	601a      	str	r2, [r3, #0]
}
 80002e4:	bf00      	nop
 80002e6:	370c      	adds	r7, #12
 80002e8:	46bd      	mov	sp, r7
 80002ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ee:	4770      	bx	lr

080002f0 <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 80002f0:	b480      	push	{r7}
 80002f2:	b085      	sub	sp, #20
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 80002f8:	2300      	movs	r3, #0
 80002fa:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	f003 0301 	and.w	r3, r3, #1
 8000304:	2b00      	cmp	r3, #0
 8000306:	d002      	beq.n	800030e <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 8000308:	2301      	movs	r3, #1
 800030a:	73fb      	strb	r3, [r7, #15]
 800030c:	e001      	b.n	8000312 <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 800030e:	2300      	movs	r3, #0
 8000310:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 8000312:	7bfb      	ldrb	r3, [r7, #15]
}
 8000314:	4618      	mov	r0, r3
 8000316:	3714      	adds	r7, #20
 8000318:	46bd      	mov	sp, r7
 800031a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800031e:	4770      	bx	lr

08000320 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000320:	b480      	push	{r7}
 8000322:	b087      	sub	sp, #28
 8000324:	af00      	add	r7, sp, #0
 8000326:	6078      	str	r0, [r7, #4]
 8000328:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 800032a:	2300      	movs	r3, #0
 800032c:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 800032e:	2300      	movs	r3, #0
 8000330:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	4a15      	ldr	r2, [pc, #84]	; (800038c <DMA_GetFlagStatus+0x6c>)
 8000336:	4293      	cmp	r3, r2
 8000338:	d802      	bhi.n	8000340 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800033a:	4b15      	ldr	r3, [pc, #84]	; (8000390 <DMA_GetFlagStatus+0x70>)
 800033c:	613b      	str	r3, [r7, #16]
 800033e:	e001      	b.n	8000344 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000340:	4b14      	ldr	r3, [pc, #80]	; (8000394 <DMA_GetFlagStatus+0x74>)
 8000342:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000344:	683b      	ldr	r3, [r7, #0]
 8000346:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800034a:	2b00      	cmp	r3, #0
 800034c:	d003      	beq.n	8000356 <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 800034e:	693b      	ldr	r3, [r7, #16]
 8000350:	685b      	ldr	r3, [r3, #4]
 8000352:	60fb      	str	r3, [r7, #12]
 8000354:	e002      	b.n	800035c <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 8000356:	693b      	ldr	r3, [r7, #16]
 8000358:	681b      	ldr	r3, [r3, #0]
 800035a:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 800035c:	68fb      	ldr	r3, [r7, #12]
 800035e:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000362:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000366:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 8000368:	68fa      	ldr	r2, [r7, #12]
 800036a:	683b      	ldr	r3, [r7, #0]
 800036c:	4013      	ands	r3, r2
 800036e:	2b00      	cmp	r3, #0
 8000370:	d002      	beq.n	8000378 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 8000372:	2301      	movs	r3, #1
 8000374:	75fb      	strb	r3, [r7, #23]
 8000376:	e001      	b.n	800037c <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 8000378:	2300      	movs	r3, #0
 800037a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 800037c:	7dfb      	ldrb	r3, [r7, #23]
}
 800037e:	4618      	mov	r0, r3
 8000380:	371c      	adds	r7, #28
 8000382:	46bd      	mov	sp, r7
 8000384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000388:	4770      	bx	lr
 800038a:	bf00      	nop
 800038c:	4002640f 	.word	0x4002640f
 8000390:	40026000 	.word	0x40026000
 8000394:	40026400 	.word	0x40026400

08000398 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000398:	b480      	push	{r7}
 800039a:	b085      	sub	sp, #20
 800039c:	af00      	add	r7, sp, #0
 800039e:	6078      	str	r0, [r7, #4]
 80003a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	4a10      	ldr	r2, [pc, #64]	; (80003e8 <DMA_ClearFlag+0x50>)
 80003a6:	4293      	cmp	r3, r2
 80003a8:	d802      	bhi.n	80003b0 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80003aa:	4b10      	ldr	r3, [pc, #64]	; (80003ec <DMA_ClearFlag+0x54>)
 80003ac:	60fb      	str	r3, [r7, #12]
 80003ae:	e001      	b.n	80003b4 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 80003b0:	4b0f      	ldr	r3, [pc, #60]	; (80003f0 <DMA_ClearFlag+0x58>)
 80003b2:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 80003b4:	683b      	ldr	r3, [r7, #0]
 80003b6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d007      	beq.n	80003ce <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 80003be:	683b      	ldr	r3, [r7, #0]
 80003c0:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80003c4:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80003c8:	68fa      	ldr	r2, [r7, #12]
 80003ca:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 80003cc:	e006      	b.n	80003dc <DMA_ClearFlag+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 80003ce:	683b      	ldr	r3, [r7, #0]
 80003d0:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80003d4:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80003d8:	68fa      	ldr	r2, [r7, #12]
 80003da:	6093      	str	r3, [r2, #8]
}
 80003dc:	bf00      	nop
 80003de:	3714      	adds	r7, #20
 80003e0:	46bd      	mov	sp, r7
 80003e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e6:	4770      	bx	lr
 80003e8:	4002640f 	.word	0x4002640f
 80003ec:	40026000 	.word	0x40026000
 80003f0:	40026400 	.word	0x40026400

080003f4 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 80003f4:	b480      	push	{r7}
 80003f6:	b085      	sub	sp, #20
 80003f8:	af00      	add	r7, sp, #0
 80003fa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 80003fc:	2300      	movs	r3, #0
 80003fe:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 8000400:	4b34      	ldr	r3, [pc, #208]	; (80004d4 <EXTI_Init+0xe0>)
 8000402:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	799b      	ldrb	r3, [r3, #6]
 8000408:	2b00      	cmp	r3, #0
 800040a:	d04f      	beq.n	80004ac <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 800040c:	4931      	ldr	r1, [pc, #196]	; (80004d4 <EXTI_Init+0xe0>)
 800040e:	4b31      	ldr	r3, [pc, #196]	; (80004d4 <EXTI_Init+0xe0>)
 8000410:	681a      	ldr	r2, [r3, #0]
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	681b      	ldr	r3, [r3, #0]
 8000416:	43db      	mvns	r3, r3
 8000418:	4013      	ands	r3, r2
 800041a:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 800041c:	492d      	ldr	r1, [pc, #180]	; (80004d4 <EXTI_Init+0xe0>)
 800041e:	4b2d      	ldr	r3, [pc, #180]	; (80004d4 <EXTI_Init+0xe0>)
 8000420:	685a      	ldr	r2, [r3, #4]
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	681b      	ldr	r3, [r3, #0]
 8000426:	43db      	mvns	r3, r3
 8000428:	4013      	ands	r3, r2
 800042a:	604b      	str	r3, [r1, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	791b      	ldrb	r3, [r3, #4]
 8000430:	461a      	mov	r2, r3
 8000432:	68fb      	ldr	r3, [r7, #12]
 8000434:	4413      	add	r3, r2
 8000436:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000438:	68fb      	ldr	r3, [r7, #12]
 800043a:	68fa      	ldr	r2, [r7, #12]
 800043c:	6811      	ldr	r1, [r2, #0]
 800043e:	687a      	ldr	r2, [r7, #4]
 8000440:	6812      	ldr	r2, [r2, #0]
 8000442:	430a      	orrs	r2, r1
 8000444:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000446:	4923      	ldr	r1, [pc, #140]	; (80004d4 <EXTI_Init+0xe0>)
 8000448:	4b22      	ldr	r3, [pc, #136]	; (80004d4 <EXTI_Init+0xe0>)
 800044a:	689a      	ldr	r2, [r3, #8]
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	43db      	mvns	r3, r3
 8000452:	4013      	ands	r3, r2
 8000454:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000456:	491f      	ldr	r1, [pc, #124]	; (80004d4 <EXTI_Init+0xe0>)
 8000458:	4b1e      	ldr	r3, [pc, #120]	; (80004d4 <EXTI_Init+0xe0>)
 800045a:	68da      	ldr	r2, [r3, #12]
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	681b      	ldr	r3, [r3, #0]
 8000460:	43db      	mvns	r3, r3
 8000462:	4013      	ands	r3, r2
 8000464:	60cb      	str	r3, [r1, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	795b      	ldrb	r3, [r3, #5]
 800046a:	2b10      	cmp	r3, #16
 800046c:	d10e      	bne.n	800048c <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 800046e:	4919      	ldr	r1, [pc, #100]	; (80004d4 <EXTI_Init+0xe0>)
 8000470:	4b18      	ldr	r3, [pc, #96]	; (80004d4 <EXTI_Init+0xe0>)
 8000472:	689a      	ldr	r2, [r3, #8]
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	681b      	ldr	r3, [r3, #0]
 8000478:	4313      	orrs	r3, r2
 800047a:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 800047c:	4915      	ldr	r1, [pc, #84]	; (80004d4 <EXTI_Init+0xe0>)
 800047e:	4b15      	ldr	r3, [pc, #84]	; (80004d4 <EXTI_Init+0xe0>)
 8000480:	68da      	ldr	r2, [r3, #12]
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	681b      	ldr	r3, [r3, #0]
 8000486:	4313      	orrs	r3, r2
 8000488:	60cb      	str	r3, [r1, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 800048a:	e01d      	b.n	80004c8 <EXTI_Init+0xd4>
      tmp = (uint32_t)EXTI_BASE;
 800048c:	4b11      	ldr	r3, [pc, #68]	; (80004d4 <EXTI_Init+0xe0>)
 800048e:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	795b      	ldrb	r3, [r3, #5]
 8000494:	461a      	mov	r2, r3
 8000496:	68fb      	ldr	r3, [r7, #12]
 8000498:	4413      	add	r3, r2
 800049a:	60fb      	str	r3, [r7, #12]
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 800049c:	68fb      	ldr	r3, [r7, #12]
 800049e:	68fa      	ldr	r2, [r7, #12]
 80004a0:	6811      	ldr	r1, [r2, #0]
 80004a2:	687a      	ldr	r2, [r7, #4]
 80004a4:	6812      	ldr	r2, [r2, #0]
 80004a6:	430a      	orrs	r2, r1
 80004a8:	601a      	str	r2, [r3, #0]
}
 80004aa:	e00d      	b.n	80004c8 <EXTI_Init+0xd4>
    tmp += EXTI_InitStruct->EXTI_Mode;
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	791b      	ldrb	r3, [r3, #4]
 80004b0:	461a      	mov	r2, r3
 80004b2:	68fb      	ldr	r3, [r7, #12]
 80004b4:	4413      	add	r3, r2
 80004b6:	60fb      	str	r3, [r7, #12]
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 80004b8:	68fb      	ldr	r3, [r7, #12]
 80004ba:	68fa      	ldr	r2, [r7, #12]
 80004bc:	6811      	ldr	r1, [r2, #0]
 80004be:	687a      	ldr	r2, [r7, #4]
 80004c0:	6812      	ldr	r2, [r2, #0]
 80004c2:	43d2      	mvns	r2, r2
 80004c4:	400a      	ands	r2, r1
 80004c6:	601a      	str	r2, [r3, #0]
}
 80004c8:	bf00      	nop
 80004ca:	3714      	adds	r7, #20
 80004cc:	46bd      	mov	sp, r7
 80004ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d2:	4770      	bx	lr
 80004d4:	40013c00 	.word	0x40013c00

080004d8 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 80004d8:	b480      	push	{r7}
 80004da:	b083      	sub	sp, #12
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 80004e0:	4a04      	ldr	r2, [pc, #16]	; (80004f4 <EXTI_ClearITPendingBit+0x1c>)
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	6153      	str	r3, [r2, #20]
}
 80004e6:	bf00      	nop
 80004e8:	370c      	adds	r7, #12
 80004ea:	46bd      	mov	sp, r7
 80004ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop
 80004f4:	40013c00 	.word	0x40013c00

080004f8 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80004f8:	b480      	push	{r7}
 80004fa:	b087      	sub	sp, #28
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	6078      	str	r0, [r7, #4]
 8000500:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000502:	2300      	movs	r3, #0
 8000504:	617b      	str	r3, [r7, #20]
 8000506:	2300      	movs	r3, #0
 8000508:	613b      	str	r3, [r7, #16]
 800050a:	2300      	movs	r3, #0
 800050c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800050e:	2300      	movs	r3, #0
 8000510:	617b      	str	r3, [r7, #20]
 8000512:	e076      	b.n	8000602 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000514:	2201      	movs	r2, #1
 8000516:	697b      	ldr	r3, [r7, #20]
 8000518:	fa02 f303 	lsl.w	r3, r2, r3
 800051c:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800051e:	683b      	ldr	r3, [r7, #0]
 8000520:	681a      	ldr	r2, [r3, #0]
 8000522:	693b      	ldr	r3, [r7, #16]
 8000524:	4013      	ands	r3, r2
 8000526:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000528:	68fa      	ldr	r2, [r7, #12]
 800052a:	693b      	ldr	r3, [r7, #16]
 800052c:	429a      	cmp	r2, r3
 800052e:	d165      	bne.n	80005fc <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	681a      	ldr	r2, [r3, #0]
 8000534:	697b      	ldr	r3, [r7, #20]
 8000536:	005b      	lsls	r3, r3, #1
 8000538:	2103      	movs	r1, #3
 800053a:	fa01 f303 	lsl.w	r3, r1, r3
 800053e:	43db      	mvns	r3, r3
 8000540:	401a      	ands	r2, r3
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	681a      	ldr	r2, [r3, #0]
 800054a:	683b      	ldr	r3, [r7, #0]
 800054c:	791b      	ldrb	r3, [r3, #4]
 800054e:	4619      	mov	r1, r3
 8000550:	697b      	ldr	r3, [r7, #20]
 8000552:	005b      	lsls	r3, r3, #1
 8000554:	fa01 f303 	lsl.w	r3, r1, r3
 8000558:	431a      	orrs	r2, r3
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800055e:	683b      	ldr	r3, [r7, #0]
 8000560:	791b      	ldrb	r3, [r3, #4]
 8000562:	2b01      	cmp	r3, #1
 8000564:	d003      	beq.n	800056e <GPIO_Init+0x76>
 8000566:	683b      	ldr	r3, [r7, #0]
 8000568:	791b      	ldrb	r3, [r3, #4]
 800056a:	2b02      	cmp	r3, #2
 800056c:	d12e      	bne.n	80005cc <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	689a      	ldr	r2, [r3, #8]
 8000572:	697b      	ldr	r3, [r7, #20]
 8000574:	005b      	lsls	r3, r3, #1
 8000576:	2103      	movs	r1, #3
 8000578:	fa01 f303 	lsl.w	r3, r1, r3
 800057c:	43db      	mvns	r3, r3
 800057e:	401a      	ands	r2, r3
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	689a      	ldr	r2, [r3, #8]
 8000588:	683b      	ldr	r3, [r7, #0]
 800058a:	795b      	ldrb	r3, [r3, #5]
 800058c:	4619      	mov	r1, r3
 800058e:	697b      	ldr	r3, [r7, #20]
 8000590:	005b      	lsls	r3, r3, #1
 8000592:	fa01 f303 	lsl.w	r3, r1, r3
 8000596:	431a      	orrs	r2, r3
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	685a      	ldr	r2, [r3, #4]
 80005a0:	697b      	ldr	r3, [r7, #20]
 80005a2:	b29b      	uxth	r3, r3
 80005a4:	4619      	mov	r1, r3
 80005a6:	2301      	movs	r3, #1
 80005a8:	408b      	lsls	r3, r1
 80005aa:	43db      	mvns	r3, r3
 80005ac:	401a      	ands	r2, r3
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	685b      	ldr	r3, [r3, #4]
 80005b6:	683a      	ldr	r2, [r7, #0]
 80005b8:	7992      	ldrb	r2, [r2, #6]
 80005ba:	4611      	mov	r1, r2
 80005bc:	697a      	ldr	r2, [r7, #20]
 80005be:	b292      	uxth	r2, r2
 80005c0:	fa01 f202 	lsl.w	r2, r1, r2
 80005c4:	b292      	uxth	r2, r2
 80005c6:	431a      	orrs	r2, r3
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	68da      	ldr	r2, [r3, #12]
 80005d0:	697b      	ldr	r3, [r7, #20]
 80005d2:	b29b      	uxth	r3, r3
 80005d4:	005b      	lsls	r3, r3, #1
 80005d6:	2103      	movs	r1, #3
 80005d8:	fa01 f303 	lsl.w	r3, r1, r3
 80005dc:	43db      	mvns	r3, r3
 80005de:	401a      	ands	r2, r3
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	68da      	ldr	r2, [r3, #12]
 80005e8:	683b      	ldr	r3, [r7, #0]
 80005ea:	79db      	ldrb	r3, [r3, #7]
 80005ec:	4619      	mov	r1, r3
 80005ee:	697b      	ldr	r3, [r7, #20]
 80005f0:	005b      	lsls	r3, r3, #1
 80005f2:	fa01 f303 	lsl.w	r3, r1, r3
 80005f6:	431a      	orrs	r2, r3
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80005fc:	697b      	ldr	r3, [r7, #20]
 80005fe:	3301      	adds	r3, #1
 8000600:	617b      	str	r3, [r7, #20]
 8000602:	697b      	ldr	r3, [r7, #20]
 8000604:	2b0f      	cmp	r3, #15
 8000606:	d985      	bls.n	8000514 <GPIO_Init+0x1c>
    }
  }
}
 8000608:	bf00      	nop
 800060a:	371c      	adds	r7, #28
 800060c:	46bd      	mov	sp, r7
 800060e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000612:	4770      	bx	lr

08000614 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000614:	b480      	push	{r7}
 8000616:	b085      	sub	sp, #20
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
 800061c:	460b      	mov	r3, r1
 800061e:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8000620:	2300      	movs	r3, #0
 8000622:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	691a      	ldr	r2, [r3, #16]
 8000628:	887b      	ldrh	r3, [r7, #2]
 800062a:	4013      	ands	r3, r2
 800062c:	2b00      	cmp	r3, #0
 800062e:	d002      	beq.n	8000636 <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8000630:	2301      	movs	r3, #1
 8000632:	73fb      	strb	r3, [r7, #15]
 8000634:	e001      	b.n	800063a <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8000636:	2300      	movs	r3, #0
 8000638:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800063a:	7bfb      	ldrb	r3, [r7, #15]
}
 800063c:	4618      	mov	r0, r3
 800063e:	3714      	adds	r7, #20
 8000640:	46bd      	mov	sp, r7
 8000642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000646:	4770      	bx	lr

08000648 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000648:	b480      	push	{r7}
 800064a:	b083      	sub	sp, #12
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
 8000650:	460b      	mov	r3, r1
 8000652:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	887a      	ldrh	r2, [r7, #2]
 8000658:	835a      	strh	r2, [r3, #26]
}
 800065a:	bf00      	nop
 800065c:	370c      	adds	r7, #12
 800065e:	46bd      	mov	sp, r7
 8000660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000664:	4770      	bx	lr

08000666 <GPIO_ToggleBits>:
  *                STM32F40xx/41xx and STM32F427x/437x devices.  
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000666:	b480      	push	{r7}
 8000668:	b083      	sub	sp, #12
 800066a:	af00      	add	r7, sp, #0
 800066c:	6078      	str	r0, [r7, #4]
 800066e:	460b      	mov	r3, r1
 8000670:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	695a      	ldr	r2, [r3, #20]
 8000676:	887b      	ldrh	r3, [r7, #2]
 8000678:	405a      	eors	r2, r3
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	615a      	str	r2, [r3, #20]
}
 800067e:	bf00      	nop
 8000680:	370c      	adds	r7, #12
 8000682:	46bd      	mov	sp, r7
 8000684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000688:	4770      	bx	lr
	...

0800068c <RCC_DeInit>:
  *            - LSI, LSE and RTC clocks 
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
 800068c:	b480      	push	{r7}
 800068e:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000690:	4a12      	ldr	r2, [pc, #72]	; (80006dc <RCC_DeInit+0x50>)
 8000692:	4b12      	ldr	r3, [pc, #72]	; (80006dc <RCC_DeInit+0x50>)
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	f043 0301 	orr.w	r3, r3, #1
 800069a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800069c:	4b0f      	ldr	r3, [pc, #60]	; (80006dc <RCC_DeInit+0x50>)
 800069e:	2200      	movs	r2, #0
 80006a0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON, PLLON and PLLI2S bits */
  RCC->CR &= (uint32_t)0xFAF6FFFF;
 80006a2:	4a0e      	ldr	r2, [pc, #56]	; (80006dc <RCC_DeInit+0x50>)
 80006a4:	4b0d      	ldr	r3, [pc, #52]	; (80006dc <RCC_DeInit+0x50>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	f023 63a1 	bic.w	r3, r3, #84410368	; 0x5080000
 80006ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80006b0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80006b2:	4b0a      	ldr	r3, [pc, #40]	; (80006dc <RCC_DeInit+0x50>)
 80006b4:	4a0a      	ldr	r2, [pc, #40]	; (80006e0 <RCC_DeInit+0x54>)
 80006b6:	605a      	str	r2, [r3, #4]

  /* Reset PLLI2SCFGR register */
  RCC->PLLI2SCFGR = 0x20003000;
 80006b8:	4b08      	ldr	r3, [pc, #32]	; (80006dc <RCC_DeInit+0x50>)
 80006ba:	4a0a      	ldr	r2, [pc, #40]	; (80006e4 <RCC_DeInit+0x58>)
 80006bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80006c0:	4a06      	ldr	r2, [pc, #24]	; (80006dc <RCC_DeInit+0x50>)
 80006c2:	4b06      	ldr	r3, [pc, #24]	; (80006dc <RCC_DeInit+0x50>)
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80006ca:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80006cc:	4b03      	ldr	r3, [pc, #12]	; (80006dc <RCC_DeInit+0x50>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	60da      	str	r2, [r3, #12]
#ifdef STM32F427X 
  /* Disable Timers clock prescalers selection */
  RCC->DCKCFGR = 0x00000000;
#endif /* STM32F427X */ 

}
 80006d2:	bf00      	nop
 80006d4:	46bd      	mov	sp, r7
 80006d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006da:	4770      	bx	lr
 80006dc:	40023800 	.word	0x40023800
 80006e0:	24003010 	.word	0x24003010
 80006e4:	20003000 	.word	0x20003000

080006e8 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80006e8:	b480      	push	{r7}
 80006ea:	b083      	sub	sp, #12
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
 80006f0:	460b      	mov	r3, r1
 80006f2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80006f4:	78fb      	ldrb	r3, [r7, #3]
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d006      	beq.n	8000708 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80006fa:	490a      	ldr	r1, [pc, #40]	; (8000724 <RCC_AHB1PeriphClockCmd+0x3c>)
 80006fc:	4b09      	ldr	r3, [pc, #36]	; (8000724 <RCC_AHB1PeriphClockCmd+0x3c>)
 80006fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	4313      	orrs	r3, r2
 8000704:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000706:	e006      	b.n	8000716 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000708:	4906      	ldr	r1, [pc, #24]	; (8000724 <RCC_AHB1PeriphClockCmd+0x3c>)
 800070a:	4b06      	ldr	r3, [pc, #24]	; (8000724 <RCC_AHB1PeriphClockCmd+0x3c>)
 800070c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	43db      	mvns	r3, r3
 8000712:	4013      	ands	r3, r2
 8000714:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000716:	bf00      	nop
 8000718:	370c      	adds	r7, #12
 800071a:	46bd      	mov	sp, r7
 800071c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000720:	4770      	bx	lr
 8000722:	bf00      	nop
 8000724:	40023800 	.word	0x40023800

08000728 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000728:	b480      	push	{r7}
 800072a:	b083      	sub	sp, #12
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
 8000730:	460b      	mov	r3, r1
 8000732:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000734:	78fb      	ldrb	r3, [r7, #3]
 8000736:	2b00      	cmp	r3, #0
 8000738:	d006      	beq.n	8000748 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800073a:	490a      	ldr	r1, [pc, #40]	; (8000764 <RCC_APB2PeriphClockCmd+0x3c>)
 800073c:	4b09      	ldr	r3, [pc, #36]	; (8000764 <RCC_APB2PeriphClockCmd+0x3c>)
 800073e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	4313      	orrs	r3, r2
 8000744:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000746:	e006      	b.n	8000756 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000748:	4906      	ldr	r1, [pc, #24]	; (8000764 <RCC_APB2PeriphClockCmd+0x3c>)
 800074a:	4b06      	ldr	r3, [pc, #24]	; (8000764 <RCC_APB2PeriphClockCmd+0x3c>)
 800074c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	43db      	mvns	r3, r3
 8000752:	4013      	ands	r3, r2
 8000754:	644b      	str	r3, [r1, #68]	; 0x44
}
 8000756:	bf00      	nop
 8000758:	370c      	adds	r7, #12
 800075a:	46bd      	mov	sp, r7
 800075c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000760:	4770      	bx	lr
 8000762:	bf00      	nop
 8000764:	40023800 	.word	0x40023800

08000768 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8000768:	b480      	push	{r7}
 800076a:	b083      	sub	sp, #12
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]
 8000770:	460b      	mov	r3, r1
 8000772:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	887a      	ldrh	r2, [r7, #2]
 8000778:	819a      	strh	r2, [r3, #12]
}
 800077a:	bf00      	nop
 800077c:	370c      	adds	r7, #12
 800077e:	46bd      	mov	sp, r7
 8000780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000784:	4770      	bx	lr

08000786 <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8000786:	b480      	push	{r7}
 8000788:	b085      	sub	sp, #20
 800078a:	af00      	add	r7, sp, #0
 800078c:	6078      	str	r0, [r7, #4]
 800078e:	460b      	mov	r3, r1
 8000790:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000792:	2300      	movs	r3, #0
 8000794:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	891b      	ldrh	r3, [r3, #8]
 800079a:	b29a      	uxth	r2, r3
 800079c:	887b      	ldrh	r3, [r7, #2]
 800079e:	4013      	ands	r3, r2
 80007a0:	b29b      	uxth	r3, r3
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d002      	beq.n	80007ac <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 80007a6:	2301      	movs	r3, #1
 80007a8:	73fb      	strb	r3, [r7, #15]
 80007aa:	e001      	b.n	80007b0 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 80007ac:	2300      	movs	r3, #0
 80007ae:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 80007b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80007b2:	4618      	mov	r0, r3
 80007b4:	3714      	adds	r7, #20
 80007b6:	46bd      	mov	sp, r7
 80007b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007bc:	4770      	bx	lr
	...

080007c0 <SYSCFG_EXTILineConfig>:
  *           and STM32F427x/STM32F437x devices. 
  *             
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 80007c0:	b490      	push	{r4, r7}
 80007c2:	b084      	sub	sp, #16
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	4603      	mov	r3, r0
 80007c8:	460a      	mov	r2, r1
 80007ca:	71fb      	strb	r3, [r7, #7]
 80007cc:	4613      	mov	r3, r2
 80007ce:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 80007d0:	2300      	movs	r3, #0
 80007d2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 80007d4:	79bb      	ldrb	r3, [r7, #6]
 80007d6:	f003 0303 	and.w	r3, r3, #3
 80007da:	009b      	lsls	r3, r3, #2
 80007dc:	220f      	movs	r2, #15
 80007de:	fa02 f303 	lsl.w	r3, r2, r3
 80007e2:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 80007e4:	4916      	ldr	r1, [pc, #88]	; (8000840 <SYSCFG_EXTILineConfig+0x80>)
 80007e6:	79bb      	ldrb	r3, [r7, #6]
 80007e8:	089b      	lsrs	r3, r3, #2
 80007ea:	b2db      	uxtb	r3, r3
 80007ec:	4618      	mov	r0, r3
 80007ee:	4a14      	ldr	r2, [pc, #80]	; (8000840 <SYSCFG_EXTILineConfig+0x80>)
 80007f0:	79bb      	ldrb	r3, [r7, #6]
 80007f2:	089b      	lsrs	r3, r3, #2
 80007f4:	b2db      	uxtb	r3, r3
 80007f6:	3302      	adds	r3, #2
 80007f8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80007fc:	68fb      	ldr	r3, [r7, #12]
 80007fe:	43db      	mvns	r3, r3
 8000800:	401a      	ands	r2, r3
 8000802:	1c83      	adds	r3, r0, #2
 8000804:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 8000808:	480d      	ldr	r0, [pc, #52]	; (8000840 <SYSCFG_EXTILineConfig+0x80>)
 800080a:	79bb      	ldrb	r3, [r7, #6]
 800080c:	089b      	lsrs	r3, r3, #2
 800080e:	b2db      	uxtb	r3, r3
 8000810:	461c      	mov	r4, r3
 8000812:	4a0b      	ldr	r2, [pc, #44]	; (8000840 <SYSCFG_EXTILineConfig+0x80>)
 8000814:	79bb      	ldrb	r3, [r7, #6]
 8000816:	089b      	lsrs	r3, r3, #2
 8000818:	b2db      	uxtb	r3, r3
 800081a:	3302      	adds	r3, #2
 800081c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000820:	79f9      	ldrb	r1, [r7, #7]
 8000822:	79bb      	ldrb	r3, [r7, #6]
 8000824:	f003 0303 	and.w	r3, r3, #3
 8000828:	009b      	lsls	r3, r3, #2
 800082a:	fa01 f303 	lsl.w	r3, r1, r3
 800082e:	431a      	orrs	r2, r3
 8000830:	1ca3      	adds	r3, r4, #2
 8000832:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8000836:	bf00      	nop
 8000838:	3710      	adds	r7, #16
 800083a:	46bd      	mov	sp, r7
 800083c:	bc90      	pop	{r4, r7}
 800083e:	4770      	bx	lr
 8000840:	40013800 	.word	0x40013800

08000844 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8000844:	b480      	push	{r7}
 8000846:	b083      	sub	sp, #12
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	f103 0208 	add.w	r2, r3, #8
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	f04f 32ff 	mov.w	r2, #4294967295
 800085c:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	f103 0208 	add.w	r2, r3, #8
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	f103 0208 	add.w	r2, r3, #8
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	2200      	movs	r2, #0
 8000876:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8000878:	bf00      	nop
 800087a:	370c      	adds	r7, #12
 800087c:	46bd      	mov	sp, r7
 800087e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000882:	4770      	bx	lr

08000884 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8000884:	b480      	push	{r7}
 8000886:	b083      	sub	sp, #12
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	2200      	movs	r2, #0
 8000890:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8000892:	bf00      	nop
 8000894:	370c      	adds	r7, #12
 8000896:	46bd      	mov	sp, r7
 8000898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089c:	4770      	bx	lr

0800089e <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800089e:	b480      	push	{r7}
 80008a0:	b085      	sub	sp, #20
 80008a2:	af00      	add	r7, sp, #0
 80008a4:	6078      	str	r0, [r7, #4]
 80008a6:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80008a8:	683b      	ldr	r3, [r7, #0]
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80008ae:	68bb      	ldr	r3, [r7, #8]
 80008b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80008b4:	d103      	bne.n	80008be <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	691b      	ldr	r3, [r3, #16]
 80008ba:	60fb      	str	r3, [r7, #12]
 80008bc:	e00c      	b.n	80008d8 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	3308      	adds	r3, #8
 80008c2:	60fb      	str	r3, [r7, #12]
 80008c4:	e002      	b.n	80008cc <vListInsert+0x2e>
 80008c6:	68fb      	ldr	r3, [r7, #12]
 80008c8:	685b      	ldr	r3, [r3, #4]
 80008ca:	60fb      	str	r3, [r7, #12]
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	685b      	ldr	r3, [r3, #4]
 80008d0:	681a      	ldr	r2, [r3, #0]
 80008d2:	68bb      	ldr	r3, [r7, #8]
 80008d4:	429a      	cmp	r2, r3
 80008d6:	d9f6      	bls.n	80008c6 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80008d8:	68fb      	ldr	r3, [r7, #12]
 80008da:	685a      	ldr	r2, [r3, #4]
 80008dc:	683b      	ldr	r3, [r7, #0]
 80008de:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80008e0:	683b      	ldr	r3, [r7, #0]
 80008e2:	685b      	ldr	r3, [r3, #4]
 80008e4:	683a      	ldr	r2, [r7, #0]
 80008e6:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80008e8:	683b      	ldr	r3, [r7, #0]
 80008ea:	68fa      	ldr	r2, [r7, #12]
 80008ec:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80008ee:	68fb      	ldr	r3, [r7, #12]
 80008f0:	683a      	ldr	r2, [r7, #0]
 80008f2:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80008f4:	683b      	ldr	r3, [r7, #0]
 80008f6:	687a      	ldr	r2, [r7, #4]
 80008f8:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	1c5a      	adds	r2, r3, #1
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	601a      	str	r2, [r3, #0]
}
 8000904:	bf00      	nop
 8000906:	3714      	adds	r7, #20
 8000908:	46bd      	mov	sp, r7
 800090a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090e:	4770      	bx	lr

08000910 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8000910:	b480      	push	{r7}
 8000912:	b085      	sub	sp, #20
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	691b      	ldr	r3, [r3, #16]
 800091c:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	685b      	ldr	r3, [r3, #4]
 8000922:	687a      	ldr	r2, [r7, #4]
 8000924:	6892      	ldr	r2, [r2, #8]
 8000926:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	689b      	ldr	r3, [r3, #8]
 800092c:	687a      	ldr	r2, [r7, #4]
 800092e:	6852      	ldr	r2, [r2, #4]
 8000930:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8000932:	68fb      	ldr	r3, [r7, #12]
 8000934:	685a      	ldr	r2, [r3, #4]
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	429a      	cmp	r2, r3
 800093a:	d103      	bne.n	8000944 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	689a      	ldr	r2, [r3, #8]
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	2200      	movs	r2, #0
 8000948:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	1e5a      	subs	r2, r3, #1
 8000950:	68fb      	ldr	r3, [r7, #12]
 8000952:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8000954:	68fb      	ldr	r3, [r7, #12]
 8000956:	681b      	ldr	r3, [r3, #0]
}
 8000958:	4618      	mov	r0, r3
 800095a:	3714      	adds	r7, #20
 800095c:	46bd      	mov	sp, r7
 800095e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000962:	4770      	bx	lr

08000964 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8000964:	b480      	push	{r7}
 8000966:	b085      	sub	sp, #20
 8000968:	af00      	add	r7, sp, #0
 800096a:	60f8      	str	r0, [r7, #12]
 800096c:	60b9      	str	r1, [r7, #8]
 800096e:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8000970:	68fb      	ldr	r3, [r7, #12]
 8000972:	3b04      	subs	r3, #4
 8000974:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8000976:	68fb      	ldr	r3, [r7, #12]
 8000978:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800097c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800097e:	68fb      	ldr	r3, [r7, #12]
 8000980:	3b04      	subs	r3, #4
 8000982:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8000984:	68bb      	ldr	r3, [r7, #8]
 8000986:	f023 0201 	bic.w	r2, r3, #1
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800098e:	68fb      	ldr	r3, [r7, #12]
 8000990:	3b04      	subs	r3, #4
 8000992:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8000994:	4a0c      	ldr	r2, [pc, #48]	; (80009c8 <pxPortInitialiseStack+0x64>)
 8000996:	68fb      	ldr	r3, [r7, #12]
 8000998:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 800099a:	68fb      	ldr	r3, [r7, #12]
 800099c:	3b14      	subs	r3, #20
 800099e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 80009a0:	687a      	ldr	r2, [r7, #4]
 80009a2:	68fb      	ldr	r3, [r7, #12]
 80009a4:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 80009a6:	68fb      	ldr	r3, [r7, #12]
 80009a8:	3b04      	subs	r3, #4
 80009aa:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 80009ac:	68fb      	ldr	r3, [r7, #12]
 80009ae:	f06f 0202 	mvn.w	r2, #2
 80009b2:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80009b4:	68fb      	ldr	r3, [r7, #12]
 80009b6:	3b20      	subs	r3, #32
 80009b8:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 80009ba:	68fb      	ldr	r3, [r7, #12]
}
 80009bc:	4618      	mov	r0, r3
 80009be:	3714      	adds	r7, #20
 80009c0:	46bd      	mov	sp, r7
 80009c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c6:	4770      	bx	lr
 80009c8:	080009cd 	.word	0x080009cd

080009cc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80009cc:	b480      	push	{r7}
 80009ce:	b085      	sub	sp, #20
 80009d0:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 80009d2:	2300      	movs	r3, #0
 80009d4:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 80009d6:	4b11      	ldr	r3, [pc, #68]	; (8000a1c <prvTaskExitError+0x50>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80009de:	d009      	beq.n	80009f4 <prvTaskExitError+0x28>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80009e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80009e4:	f383 8811 	msr	BASEPRI, r3
 80009e8:	f3bf 8f6f 	isb	sy
 80009ec:	f3bf 8f4f 	dsb	sy
 80009f0:	60fb      	str	r3, [r7, #12]
 80009f2:	e7fe      	b.n	80009f2 <prvTaskExitError+0x26>
 80009f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80009f8:	f383 8811 	msr	BASEPRI, r3
 80009fc:	f3bf 8f6f 	isb	sy
 8000a00:	f3bf 8f4f 	dsb	sy
 8000a04:	60bb      	str	r3, [r7, #8]
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8000a06:	bf00      	nop
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d0fc      	beq.n	8000a08 <prvTaskExitError+0x3c>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8000a0e:	bf00      	nop
 8000a10:	3714      	adds	r7, #20
 8000a12:	46bd      	mov	sp, r7
 8000a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a18:	4770      	bx	lr
 8000a1a:	bf00      	nop
 8000a1c:	20000000 	.word	0x20000000

08000a20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8000a20:	4b07      	ldr	r3, [pc, #28]	; (8000a40 <pxCurrentTCBConst2>)
 8000a22:	6819      	ldr	r1, [r3, #0]
 8000a24:	6808      	ldr	r0, [r1, #0]
 8000a26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000a2a:	f380 8809 	msr	PSP, r0
 8000a2e:	f3bf 8f6f 	isb	sy
 8000a32:	f04f 0000 	mov.w	r0, #0
 8000a36:	f380 8811 	msr	BASEPRI, r0
 8000a3a:	4770      	bx	lr
 8000a3c:	f3af 8000 	nop.w

08000a40 <pxCurrentTCBConst2>:
 8000a40:	20012c70 	.word	0x20012c70
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8000a44:	bf00      	nop
 8000a46:	bf00      	nop

08000a48 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8000a48:	4808      	ldr	r0, [pc, #32]	; (8000a6c <prvPortStartFirstTask+0x24>)
 8000a4a:	6800      	ldr	r0, [r0, #0]
 8000a4c:	6800      	ldr	r0, [r0, #0]
 8000a4e:	f380 8808 	msr	MSP, r0
 8000a52:	f04f 0000 	mov.w	r0, #0
 8000a56:	f380 8814 	msr	CONTROL, r0
 8000a5a:	b662      	cpsie	i
 8000a5c:	b661      	cpsie	f
 8000a5e:	f3bf 8f4f 	dsb	sy
 8000a62:	f3bf 8f6f 	isb	sy
 8000a66:	df00      	svc	0
 8000a68:	bf00      	nop
 8000a6a:	0000      	.short	0x0000
 8000a6c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8000a70:	bf00      	nop
 8000a72:	bf00      	nop

08000a74 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b086      	sub	sp, #24
 8000a78:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8000a7a:	4b44      	ldr	r3, [pc, #272]	; (8000b8c <xPortStartScheduler+0x118>)
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	4a44      	ldr	r2, [pc, #272]	; (8000b90 <xPortStartScheduler+0x11c>)
 8000a80:	4293      	cmp	r3, r2
 8000a82:	d109      	bne.n	8000a98 <xPortStartScheduler+0x24>
 8000a84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000a88:	f383 8811 	msr	BASEPRI, r3
 8000a8c:	f3bf 8f6f 	isb	sy
 8000a90:	f3bf 8f4f 	dsb	sy
 8000a94:	613b      	str	r3, [r7, #16]
 8000a96:	e7fe      	b.n	8000a96 <xPortStartScheduler+0x22>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8000a98:	4b3c      	ldr	r3, [pc, #240]	; (8000b8c <xPortStartScheduler+0x118>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	4a3d      	ldr	r2, [pc, #244]	; (8000b94 <xPortStartScheduler+0x120>)
 8000a9e:	4293      	cmp	r3, r2
 8000aa0:	d109      	bne.n	8000ab6 <xPortStartScheduler+0x42>
 8000aa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000aa6:	f383 8811 	msr	BASEPRI, r3
 8000aaa:	f3bf 8f6f 	isb	sy
 8000aae:	f3bf 8f4f 	dsb	sy
 8000ab2:	60fb      	str	r3, [r7, #12]
 8000ab4:	e7fe      	b.n	8000ab4 <xPortStartScheduler+0x40>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8000ab6:	4b38      	ldr	r3, [pc, #224]	; (8000b98 <xPortStartScheduler+0x124>)
 8000ab8:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8000aba:	697b      	ldr	r3, [r7, #20]
 8000abc:	781b      	ldrb	r3, [r3, #0]
 8000abe:	b2db      	uxtb	r3, r3
 8000ac0:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8000ac2:	697b      	ldr	r3, [r7, #20]
 8000ac4:	22ff      	movs	r2, #255	; 0xff
 8000ac6:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8000ac8:	697b      	ldr	r3, [r7, #20]
 8000aca:	781b      	ldrb	r3, [r3, #0]
 8000acc:	b2db      	uxtb	r3, r3
 8000ace:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8000ad0:	78fb      	ldrb	r3, [r7, #3]
 8000ad2:	b2db      	uxtb	r3, r3
 8000ad4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8000ad8:	b2da      	uxtb	r2, r3
 8000ada:	4b30      	ldr	r3, [pc, #192]	; (8000b9c <xPortStartScheduler+0x128>)
 8000adc:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8000ade:	4b30      	ldr	r3, [pc, #192]	; (8000ba0 <xPortStartScheduler+0x12c>)
 8000ae0:	2207      	movs	r2, #7
 8000ae2:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8000ae4:	e009      	b.n	8000afa <xPortStartScheduler+0x86>
            {
                ulMaxPRIGROUPValue--;
 8000ae6:	4b2e      	ldr	r3, [pc, #184]	; (8000ba0 <xPortStartScheduler+0x12c>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	3b01      	subs	r3, #1
 8000aec:	4a2c      	ldr	r2, [pc, #176]	; (8000ba0 <xPortStartScheduler+0x12c>)
 8000aee:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8000af0:	78fb      	ldrb	r3, [r7, #3]
 8000af2:	b2db      	uxtb	r3, r3
 8000af4:	005b      	lsls	r3, r3, #1
 8000af6:	b2db      	uxtb	r3, r3
 8000af8:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8000afa:	78fb      	ldrb	r3, [r7, #3]
 8000afc:	b2db      	uxtb	r3, r3
 8000afe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b02:	2b80      	cmp	r3, #128	; 0x80
 8000b04:	d0ef      	beq.n	8000ae6 <xPortStartScheduler+0x72>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8000b06:	4b26      	ldr	r3, [pc, #152]	; (8000ba0 <xPortStartScheduler+0x12c>)
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	f1c3 0307 	rsb	r3, r3, #7
 8000b0e:	2b04      	cmp	r3, #4
 8000b10:	d009      	beq.n	8000b26 <xPortStartScheduler+0xb2>
 8000b12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000b16:	f383 8811 	msr	BASEPRI, r3
 8000b1a:	f3bf 8f6f 	isb	sy
 8000b1e:	f3bf 8f4f 	dsb	sy
 8000b22:	60bb      	str	r3, [r7, #8]
 8000b24:	e7fe      	b.n	8000b24 <xPortStartScheduler+0xb0>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8000b26:	4b1e      	ldr	r3, [pc, #120]	; (8000ba0 <xPortStartScheduler+0x12c>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	021b      	lsls	r3, r3, #8
 8000b2c:	4a1c      	ldr	r2, [pc, #112]	; (8000ba0 <xPortStartScheduler+0x12c>)
 8000b2e:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8000b30:	4b1b      	ldr	r3, [pc, #108]	; (8000ba0 <xPortStartScheduler+0x12c>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000b38:	4a19      	ldr	r2, [pc, #100]	; (8000ba0 <xPortStartScheduler+0x12c>)
 8000b3a:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	b2da      	uxtb	r2, r3
 8000b40:	697b      	ldr	r3, [r7, #20]
 8000b42:	701a      	strb	r2, [r3, #0]
        }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8000b44:	4a17      	ldr	r2, [pc, #92]	; (8000ba4 <xPortStartScheduler+0x130>)
 8000b46:	4b17      	ldr	r3, [pc, #92]	; (8000ba4 <xPortStartScheduler+0x130>)
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b4e:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8000b50:	4a14      	ldr	r2, [pc, #80]	; (8000ba4 <xPortStartScheduler+0x130>)
 8000b52:	4b14      	ldr	r3, [pc, #80]	; (8000ba4 <xPortStartScheduler+0x130>)
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8000b5a:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8000b5c:	f000 f8d4 	bl	8000d08 <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8000b60:	4b11      	ldr	r3, [pc, #68]	; (8000ba8 <xPortStartScheduler+0x134>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8000b66:	f000 f8f3 	bl	8000d50 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8000b6a:	4a10      	ldr	r2, [pc, #64]	; (8000bac <xPortStartScheduler+0x138>)
 8000b6c:	4b0f      	ldr	r3, [pc, #60]	; (8000bac <xPortStartScheduler+0x138>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8000b74:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8000b76:	f7ff ff67 	bl	8000a48 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8000b7a:	f001 f9ff 	bl	8001f7c <vTaskSwitchContext>
    prvTaskExitError();
 8000b7e:	f7ff ff25 	bl	80009cc <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8000b82:	2300      	movs	r3, #0
}
 8000b84:	4618      	mov	r0, r3
 8000b86:	3718      	adds	r7, #24
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}
 8000b8c:	e000ed00 	.word	0xe000ed00
 8000b90:	410fc271 	.word	0x410fc271
 8000b94:	410fc270 	.word	0x410fc270
 8000b98:	e000e400 	.word	0xe000e400
 8000b9c:	20000048 	.word	0x20000048
 8000ba0:	2000004c 	.word	0x2000004c
 8000ba4:	e000ed20 	.word	0xe000ed20
 8000ba8:	20000000 	.word	0x20000000
 8000bac:	e000ef34 	.word	0xe000ef34

08000bb0 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	b083      	sub	sp, #12
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000bba:	f383 8811 	msr	BASEPRI, r3
 8000bbe:	f3bf 8f6f 	isb	sy
 8000bc2:	f3bf 8f4f 	dsb	sy
 8000bc6:	607b      	str	r3, [r7, #4]
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8000bc8:	4b0e      	ldr	r3, [pc, #56]	; (8000c04 <vPortEnterCritical+0x54>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	3301      	adds	r3, #1
 8000bce:	4a0d      	ldr	r2, [pc, #52]	; (8000c04 <vPortEnterCritical+0x54>)
 8000bd0:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8000bd2:	4b0c      	ldr	r3, [pc, #48]	; (8000c04 <vPortEnterCritical+0x54>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	2b01      	cmp	r3, #1
 8000bd8:	d10e      	bne.n	8000bf8 <vPortEnterCritical+0x48>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8000bda:	4b0b      	ldr	r3, [pc, #44]	; (8000c08 <vPortEnterCritical+0x58>)
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	b2db      	uxtb	r3, r3
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d009      	beq.n	8000bf8 <vPortEnterCritical+0x48>
 8000be4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000be8:	f383 8811 	msr	BASEPRI, r3
 8000bec:	f3bf 8f6f 	isb	sy
 8000bf0:	f3bf 8f4f 	dsb	sy
 8000bf4:	603b      	str	r3, [r7, #0]
 8000bf6:	e7fe      	b.n	8000bf6 <vPortEnterCritical+0x46>
    }
}
 8000bf8:	bf00      	nop
 8000bfa:	370c      	adds	r7, #12
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c02:	4770      	bx	lr
 8000c04:	20000000 	.word	0x20000000
 8000c08:	e000ed04 	.word	0xe000ed04

08000c0c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	b083      	sub	sp, #12
 8000c10:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8000c12:	4b11      	ldr	r3, [pc, #68]	; (8000c58 <vPortExitCritical+0x4c>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d109      	bne.n	8000c2e <vPortExitCritical+0x22>
 8000c1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000c1e:	f383 8811 	msr	BASEPRI, r3
 8000c22:	f3bf 8f6f 	isb	sy
 8000c26:	f3bf 8f4f 	dsb	sy
 8000c2a:	607b      	str	r3, [r7, #4]
 8000c2c:	e7fe      	b.n	8000c2c <vPortExitCritical+0x20>
    uxCriticalNesting--;
 8000c2e:	4b0a      	ldr	r3, [pc, #40]	; (8000c58 <vPortExitCritical+0x4c>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	3b01      	subs	r3, #1
 8000c34:	4a08      	ldr	r2, [pc, #32]	; (8000c58 <vPortExitCritical+0x4c>)
 8000c36:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8000c38:	4b07      	ldr	r3, [pc, #28]	; (8000c58 <vPortExitCritical+0x4c>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d104      	bne.n	8000c4a <vPortExitCritical+0x3e>
 8000c40:	2300      	movs	r3, #0
 8000c42:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8000c44:	683b      	ldr	r3, [r7, #0]
 8000c46:	f383 8811 	msr	BASEPRI, r3
    {
        portENABLE_INTERRUPTS();
    }
}
 8000c4a:	bf00      	nop
 8000c4c:	370c      	adds	r7, #12
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop
 8000c58:	20000000 	.word	0x20000000
 8000c5c:	00000000 	.word	0x00000000

08000c60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8000c60:	f3ef 8009 	mrs	r0, PSP
 8000c64:	f3bf 8f6f 	isb	sy
 8000c68:	4b15      	ldr	r3, [pc, #84]	; (8000cc0 <pxCurrentTCBConst>)
 8000c6a:	681a      	ldr	r2, [r3, #0]
 8000c6c:	f01e 0f10 	tst.w	lr, #16
 8000c70:	bf08      	it	eq
 8000c72:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8000c76:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c7a:	6010      	str	r0, [r2, #0]
 8000c7c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8000c80:	f04f 0050 	mov.w	r0, #80	; 0x50
 8000c84:	f380 8811 	msr	BASEPRI, r0
 8000c88:	f3bf 8f4f 	dsb	sy
 8000c8c:	f3bf 8f6f 	isb	sy
 8000c90:	f001 f974 	bl	8001f7c <vTaskSwitchContext>
 8000c94:	f04f 0000 	mov.w	r0, #0
 8000c98:	f380 8811 	msr	BASEPRI, r0
 8000c9c:	bc09      	pop	{r0, r3}
 8000c9e:	6819      	ldr	r1, [r3, #0]
 8000ca0:	6808      	ldr	r0, [r1, #0]
 8000ca2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ca6:	f01e 0f10 	tst.w	lr, #16
 8000caa:	bf08      	it	eq
 8000cac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8000cb0:	f380 8809 	msr	PSP, r0
 8000cb4:	f3bf 8f6f 	isb	sy
 8000cb8:	4770      	bx	lr
 8000cba:	bf00      	nop
 8000cbc:	f3af 8000 	nop.w

08000cc0 <pxCurrentTCBConst>:
 8000cc0:	20012c70 	.word	0x20012c70
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8000cc4:	bf00      	nop
 8000cc6:	bf00      	nop

08000cc8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b082      	sub	sp, #8
 8000ccc:	af00      	add	r7, sp, #0
        __asm volatile
 8000cce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000cd2:	f383 8811 	msr	BASEPRI, r3
 8000cd6:	f3bf 8f6f 	isb	sy
 8000cda:	f3bf 8f4f 	dsb	sy
 8000cde:	607b      	str	r3, [r7, #4]
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8000ce0:	f001 f836 	bl	8001d50 <xTaskIncrementTick>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d003      	beq.n	8000cf2 <SysTick_Handler+0x2a>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8000cea:	4b06      	ldr	r3, [pc, #24]	; (8000d04 <SysTick_Handler+0x3c>)
 8000cec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000cf0:	601a      	str	r2, [r3, #0]
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	603b      	str	r3, [r7, #0]
        __asm volatile
 8000cf6:	683b      	ldr	r3, [r7, #0]
 8000cf8:	f383 8811 	msr	BASEPRI, r3
        }
    }
    portENABLE_INTERRUPTS();
}
 8000cfc:	bf00      	nop
 8000cfe:	3708      	adds	r7, #8
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd80      	pop	{r7, pc}
 8000d04:	e000ed04 	.word	0xe000ed04

08000d08 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8000d08:	b480      	push	{r7}
 8000d0a:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8000d0c:	4b0b      	ldr	r3, [pc, #44]	; (8000d3c <vPortSetupTimerInterrupt+0x34>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8000d12:	4b0b      	ldr	r3, [pc, #44]	; (8000d40 <vPortSetupTimerInterrupt+0x38>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8000d18:	4a0a      	ldr	r2, [pc, #40]	; (8000d44 <vPortSetupTimerInterrupt+0x3c>)
 8000d1a:	4b0b      	ldr	r3, [pc, #44]	; (8000d48 <vPortSetupTimerInterrupt+0x40>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	490b      	ldr	r1, [pc, #44]	; (8000d4c <vPortSetupTimerInterrupt+0x44>)
 8000d20:	fba1 1303 	umull	r1, r3, r1, r3
 8000d24:	099b      	lsrs	r3, r3, #6
 8000d26:	3b01      	subs	r3, #1
 8000d28:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8000d2a:	4b04      	ldr	r3, [pc, #16]	; (8000d3c <vPortSetupTimerInterrupt+0x34>)
 8000d2c:	2207      	movs	r2, #7
 8000d2e:	601a      	str	r2, [r3, #0]
}
 8000d30:	bf00      	nop
 8000d32:	46bd      	mov	sp, r7
 8000d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d38:	4770      	bx	lr
 8000d3a:	bf00      	nop
 8000d3c:	e000e010 	.word	0xe000e010
 8000d40:	e000e018 	.word	0xe000e018
 8000d44:	e000e014 	.word	0xe000e014
 8000d48:	20000018 	.word	0x20000018
 8000d4c:	10624dd3 	.word	0x10624dd3

08000d50 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8000d50:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8000d60 <vPortEnableVFP+0x10>
 8000d54:	6801      	ldr	r1, [r0, #0]
 8000d56:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000d5a:	6001      	str	r1, [r0, #0]
 8000d5c:	4770      	bx	lr
 8000d5e:	0000      	.short	0x0000
 8000d60:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8000d64:	bf00      	nop
 8000d66:	bf00      	nop

08000d68 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b08a      	sub	sp, #40	; 0x28
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8000d70:	2300      	movs	r3, #0
 8000d72:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8000d74:	f000 fed4 	bl	8001b20 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8000d78:	4b64      	ldr	r3, [pc, #400]	; (8000f0c <pvPortMalloc+0x1a4>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d101      	bne.n	8000d84 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8000d80:	f000 f930 	bl	8000fe4 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8000d84:	4b62      	ldr	r3, [pc, #392]	; (8000f10 <pvPortMalloc+0x1a8>)
 8000d86:	681a      	ldr	r2, [r3, #0]
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	4013      	ands	r3, r2
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	f040 80a6 	bne.w	8000ede <pvPortMalloc+0x176>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) &&
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d02d      	beq.n	8000df4 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 8000d98:	2208      	movs	r2, #8
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	441a      	add	r2, r3
            if( ( xWantedSize > 0 ) &&
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	429a      	cmp	r2, r3
 8000da2:	d927      	bls.n	8000df4 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 8000da4:	2208      	movs	r2, #8
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	4413      	add	r3, r2
 8000daa:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	f003 0307 	and.w	r3, r3, #7
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d021      	beq.n	8000dfa <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) )
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	f023 0307 	bic.w	r3, r3, #7
 8000dbc:	f103 0208 	add.w	r2, r3, #8
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	d913      	bls.n	8000dee <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	f023 0307 	bic.w	r3, r3, #7
 8000dcc:	3308      	adds	r3, #8
 8000dce:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	f003 0307 	and.w	r3, r3, #7
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d00f      	beq.n	8000dfa <pvPortMalloc+0x92>
        __asm volatile
 8000dda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000dde:	f383 8811 	msr	BASEPRI, r3
 8000de2:	f3bf 8f6f 	isb	sy
 8000de6:	f3bf 8f4f 	dsb	sy
 8000dea:	617b      	str	r3, [r7, #20]
 8000dec:	e7fe      	b.n	8000dec <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8000dee:	2300      	movs	r3, #0
 8000df0:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8000df2:	e002      	b.n	8000dfa <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            else
            {
                xWantedSize = 0;
 8000df4:	2300      	movs	r3, #0
 8000df6:	607b      	str	r3, [r7, #4]
 8000df8:	e000      	b.n	8000dfc <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8000dfa:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d06d      	beq.n	8000ede <pvPortMalloc+0x176>
 8000e02:	4b44      	ldr	r3, [pc, #272]	; (8000f14 <pvPortMalloc+0x1ac>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	687a      	ldr	r2, [r7, #4]
 8000e08:	429a      	cmp	r2, r3
 8000e0a:	d868      	bhi.n	8000ede <pvPortMalloc+0x176>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8000e0c:	4b42      	ldr	r3, [pc, #264]	; (8000f18 <pvPortMalloc+0x1b0>)
 8000e0e:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8000e10:	4b41      	ldr	r3, [pc, #260]	; (8000f18 <pvPortMalloc+0x1b0>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8000e16:	e004      	b.n	8000e22 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 8000e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e1a:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8000e1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8000e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e24:	685a      	ldr	r2, [r3, #4]
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	429a      	cmp	r2, r3
 8000e2a:	d203      	bcs.n	8000e34 <pvPortMalloc+0xcc>
 8000e2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d1f1      	bne.n	8000e18 <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8000e34:	4b35      	ldr	r3, [pc, #212]	; (8000f0c <pvPortMalloc+0x1a4>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	d04f      	beq.n	8000ede <pvPortMalloc+0x176>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8000e3e:	6a3b      	ldr	r3, [r7, #32]
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	2208      	movs	r2, #8
 8000e44:	4413      	add	r3, r2
 8000e46:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8000e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e4a:	681a      	ldr	r2, [r3, #0]
 8000e4c:	6a3b      	ldr	r3, [r7, #32]
 8000e4e:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8000e50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e52:	685a      	ldr	r2, [r3, #4]
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	1ad2      	subs	r2, r2, r3
 8000e58:	2308      	movs	r3, #8
 8000e5a:	005b      	lsls	r3, r3, #1
 8000e5c:	429a      	cmp	r2, r3
 8000e5e:	d91e      	bls.n	8000e9e <pvPortMalloc+0x136>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8000e60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	4413      	add	r3, r2
 8000e66:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8000e68:	69bb      	ldr	r3, [r7, #24]
 8000e6a:	f003 0307 	and.w	r3, r3, #7
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d009      	beq.n	8000e86 <pvPortMalloc+0x11e>
 8000e72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000e76:	f383 8811 	msr	BASEPRI, r3
 8000e7a:	f3bf 8f6f 	isb	sy
 8000e7e:	f3bf 8f4f 	dsb	sy
 8000e82:	613b      	str	r3, [r7, #16]
 8000e84:	e7fe      	b.n	8000e84 <pvPortMalloc+0x11c>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8000e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e88:	685a      	ldr	r2, [r3, #4]
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	1ad2      	subs	r2, r2, r3
 8000e8e:	69bb      	ldr	r3, [r7, #24]
 8000e90:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8000e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e94:	687a      	ldr	r2, [r7, #4]
 8000e96:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8000e98:	69b8      	ldr	r0, [r7, #24]
 8000e9a:	f000 f905 	bl	80010a8 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8000e9e:	4b1d      	ldr	r3, [pc, #116]	; (8000f14 <pvPortMalloc+0x1ac>)
 8000ea0:	681a      	ldr	r2, [r3, #0]
 8000ea2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ea4:	685b      	ldr	r3, [r3, #4]
 8000ea6:	1ad3      	subs	r3, r2, r3
 8000ea8:	4a1a      	ldr	r2, [pc, #104]	; (8000f14 <pvPortMalloc+0x1ac>)
 8000eaa:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8000eac:	4b19      	ldr	r3, [pc, #100]	; (8000f14 <pvPortMalloc+0x1ac>)
 8000eae:	681a      	ldr	r2, [r3, #0]
 8000eb0:	4b1a      	ldr	r3, [pc, #104]	; (8000f1c <pvPortMalloc+0x1b4>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	429a      	cmp	r2, r3
 8000eb6:	d203      	bcs.n	8000ec0 <pvPortMalloc+0x158>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8000eb8:	4b16      	ldr	r3, [pc, #88]	; (8000f14 <pvPortMalloc+0x1ac>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	4a17      	ldr	r2, [pc, #92]	; (8000f1c <pvPortMalloc+0x1b4>)
 8000ebe:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8000ec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ec2:	685a      	ldr	r2, [r3, #4]
 8000ec4:	4b12      	ldr	r3, [pc, #72]	; (8000f10 <pvPortMalloc+0x1a8>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	431a      	orrs	r2, r3
 8000eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ecc:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8000ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8000ed4:	4b12      	ldr	r3, [pc, #72]	; (8000f20 <pvPortMalloc+0x1b8>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	3301      	adds	r3, #1
 8000eda:	4a11      	ldr	r2, [pc, #68]	; (8000f20 <pvPortMalloc+0x1b8>)
 8000edc:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8000ede:	f000 fe2d 	bl	8001b3c <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8000ee2:	69fb      	ldr	r3, [r7, #28]
 8000ee4:	f003 0307 	and.w	r3, r3, #7
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d009      	beq.n	8000f00 <pvPortMalloc+0x198>
 8000eec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000ef0:	f383 8811 	msr	BASEPRI, r3
 8000ef4:	f3bf 8f6f 	isb	sy
 8000ef8:	f3bf 8f4f 	dsb	sy
 8000efc:	60fb      	str	r3, [r7, #12]
 8000efe:	e7fe      	b.n	8000efe <pvPortMalloc+0x196>
    return pvReturn;
 8000f00:	69fb      	ldr	r3, [r7, #28]
}
 8000f02:	4618      	mov	r0, r3
 8000f04:	3728      	adds	r7, #40	; 0x28
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	20012c58 	.word	0x20012c58
 8000f10:	20012c6c 	.word	0x20012c6c
 8000f14:	20012c5c 	.word	0x20012c5c
 8000f18:	20012c50 	.word	0x20012c50
 8000f1c:	20012c60 	.word	0x20012c60
 8000f20:	20012c64 	.word	0x20012c64

08000f24 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b086      	sub	sp, #24
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d04b      	beq.n	8000fce <vPortFree+0xaa>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8000f36:	2308      	movs	r3, #8
 8000f38:	425b      	negs	r3, r3
 8000f3a:	697a      	ldr	r2, [r7, #20]
 8000f3c:	4413      	add	r3, r2
 8000f3e:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8000f40:	697b      	ldr	r3, [r7, #20]
 8000f42:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8000f44:	693b      	ldr	r3, [r7, #16]
 8000f46:	685a      	ldr	r2, [r3, #4]
 8000f48:	4b23      	ldr	r3, [pc, #140]	; (8000fd8 <vPortFree+0xb4>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4013      	ands	r3, r2
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d109      	bne.n	8000f66 <vPortFree+0x42>
 8000f52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000f56:	f383 8811 	msr	BASEPRI, r3
 8000f5a:	f3bf 8f6f 	isb	sy
 8000f5e:	f3bf 8f4f 	dsb	sy
 8000f62:	60fb      	str	r3, [r7, #12]
 8000f64:	e7fe      	b.n	8000f64 <vPortFree+0x40>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8000f66:	693b      	ldr	r3, [r7, #16]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d009      	beq.n	8000f82 <vPortFree+0x5e>
 8000f6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000f72:	f383 8811 	msr	BASEPRI, r3
 8000f76:	f3bf 8f6f 	isb	sy
 8000f7a:	f3bf 8f4f 	dsb	sy
 8000f7e:	60bb      	str	r3, [r7, #8]
 8000f80:	e7fe      	b.n	8000f80 <vPortFree+0x5c>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8000f82:	693b      	ldr	r3, [r7, #16]
 8000f84:	685a      	ldr	r2, [r3, #4]
 8000f86:	4b14      	ldr	r3, [pc, #80]	; (8000fd8 <vPortFree+0xb4>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	4013      	ands	r3, r2
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d01e      	beq.n	8000fce <vPortFree+0xaa>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8000f90:	693b      	ldr	r3, [r7, #16]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d11a      	bne.n	8000fce <vPortFree+0xaa>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8000f98:	693b      	ldr	r3, [r7, #16]
 8000f9a:	685a      	ldr	r2, [r3, #4]
 8000f9c:	4b0e      	ldr	r3, [pc, #56]	; (8000fd8 <vPortFree+0xb4>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	43db      	mvns	r3, r3
 8000fa2:	401a      	ands	r2, r3
 8000fa4:	693b      	ldr	r3, [r7, #16]
 8000fa6:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8000fa8:	f000 fdba 	bl	8001b20 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8000fac:	693b      	ldr	r3, [r7, #16]
 8000fae:	685a      	ldr	r2, [r3, #4]
 8000fb0:	4b0a      	ldr	r3, [pc, #40]	; (8000fdc <vPortFree+0xb8>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	4413      	add	r3, r2
 8000fb6:	4a09      	ldr	r2, [pc, #36]	; (8000fdc <vPortFree+0xb8>)
 8000fb8:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8000fba:	6938      	ldr	r0, [r7, #16]
 8000fbc:	f000 f874 	bl	80010a8 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8000fc0:	4b07      	ldr	r3, [pc, #28]	; (8000fe0 <vPortFree+0xbc>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	3301      	adds	r3, #1
 8000fc6:	4a06      	ldr	r2, [pc, #24]	; (8000fe0 <vPortFree+0xbc>)
 8000fc8:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8000fca:	f000 fdb7 	bl	8001b3c <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8000fce:	bf00      	nop
 8000fd0:	3718      	adds	r7, #24
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	20012c6c 	.word	0x20012c6c
 8000fdc:	20012c5c 	.word	0x20012c5c
 8000fe0:	20012c68 	.word	0x20012c68

08000fe4 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b085      	sub	sp, #20
 8000fe8:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8000fea:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8000fee:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8000ff0:	4b27      	ldr	r3, [pc, #156]	; (8001090 <prvHeapInit+0xac>)
 8000ff2:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	f003 0307 	and.w	r3, r3, #7
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d00c      	beq.n	8001018 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	3307      	adds	r3, #7
 8001002:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	f023 0307 	bic.w	r3, r3, #7
 800100a:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800100c:	68ba      	ldr	r2, [r7, #8]
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	1ad3      	subs	r3, r2, r3
 8001012:	4a1f      	ldr	r2, [pc, #124]	; (8001090 <prvHeapInit+0xac>)
 8001014:	4413      	add	r3, r2
 8001016:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800101c:	4a1d      	ldr	r2, [pc, #116]	; (8001094 <prvHeapInit+0xb0>)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8001022:	4b1c      	ldr	r3, [pc, #112]	; (8001094 <prvHeapInit+0xb0>)
 8001024:	2200      	movs	r2, #0
 8001026:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8001028:	687a      	ldr	r2, [r7, #4]
 800102a:	68bb      	ldr	r3, [r7, #8]
 800102c:	4413      	add	r3, r2
 800102e:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8001030:	2208      	movs	r2, #8
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	1a9b      	subs	r3, r3, r2
 8001036:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	f023 0307 	bic.w	r3, r3, #7
 800103e:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	4a15      	ldr	r2, [pc, #84]	; (8001098 <prvHeapInit+0xb4>)
 8001044:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8001046:	4b14      	ldr	r3, [pc, #80]	; (8001098 <prvHeapInit+0xb4>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	2200      	movs	r2, #0
 800104c:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 800104e:	4b12      	ldr	r3, [pc, #72]	; (8001098 <prvHeapInit+0xb4>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	2200      	movs	r2, #0
 8001054:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	68fa      	ldr	r2, [r7, #12]
 800105e:	1ad2      	subs	r2, r2, r3
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8001064:	4b0c      	ldr	r3, [pc, #48]	; (8001098 <prvHeapInit+0xb4>)
 8001066:	681a      	ldr	r2, [r3, #0]
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	685b      	ldr	r3, [r3, #4]
 8001070:	4a0a      	ldr	r2, [pc, #40]	; (800109c <prvHeapInit+0xb8>)
 8001072:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	685b      	ldr	r3, [r3, #4]
 8001078:	4a09      	ldr	r2, [pc, #36]	; (80010a0 <prvHeapInit+0xbc>)
 800107a:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800107c:	4b09      	ldr	r3, [pc, #36]	; (80010a4 <prvHeapInit+0xc0>)
 800107e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001082:	601a      	str	r2, [r3, #0]
}
 8001084:	bf00      	nop
 8001086:	3714      	adds	r7, #20
 8001088:	46bd      	mov	sp, r7
 800108a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108e:	4770      	bx	lr
 8001090:	20000050 	.word	0x20000050
 8001094:	20012c50 	.word	0x20012c50
 8001098:	20012c58 	.word	0x20012c58
 800109c:	20012c60 	.word	0x20012c60
 80010a0:	20012c5c 	.word	0x20012c5c
 80010a4:	20012c6c 	.word	0x20012c6c

080010a8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 80010a8:	b480      	push	{r7}
 80010aa:	b085      	sub	sp, #20
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80010b0:	4b28      	ldr	r3, [pc, #160]	; (8001154 <prvInsertBlockIntoFreeList+0xac>)
 80010b2:	60fb      	str	r3, [r7, #12]
 80010b4:	e002      	b.n	80010bc <prvInsertBlockIntoFreeList+0x14>
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	60fb      	str	r3, [r7, #12]
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	681a      	ldr	r2, [r3, #0]
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	429a      	cmp	r2, r3
 80010c4:	d3f7      	bcc.n	80010b6 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	685b      	ldr	r3, [r3, #4]
 80010ce:	68ba      	ldr	r2, [r7, #8]
 80010d0:	441a      	add	r2, r3
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	429a      	cmp	r2, r3
 80010d6:	d108      	bne.n	80010ea <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	685a      	ldr	r2, [r3, #4]
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	685b      	ldr	r3, [r3, #4]
 80010e0:	441a      	add	r2, r3
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	685b      	ldr	r3, [r3, #4]
 80010f2:	68ba      	ldr	r2, [r7, #8]
 80010f4:	441a      	add	r2, r3
 80010f6:	68fb      	ldr	r3, [r7, #12]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	429a      	cmp	r2, r3
 80010fc:	d118      	bne.n	8001130 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	681a      	ldr	r2, [r3, #0]
 8001102:	4b15      	ldr	r3, [pc, #84]	; (8001158 <prvInsertBlockIntoFreeList+0xb0>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	429a      	cmp	r2, r3
 8001108:	d00d      	beq.n	8001126 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	685a      	ldr	r2, [r3, #4]
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	685b      	ldr	r3, [r3, #4]
 8001114:	441a      	add	r2, r3
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	681a      	ldr	r2, [r3, #0]
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	601a      	str	r2, [r3, #0]
 8001124:	e008      	b.n	8001138 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8001126:	4b0c      	ldr	r3, [pc, #48]	; (8001158 <prvInsertBlockIntoFreeList+0xb0>)
 8001128:	681a      	ldr	r2, [r3, #0]
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	601a      	str	r2, [r3, #0]
 800112e:	e003      	b.n	8001138 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	681a      	ldr	r2, [r3, #0]
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8001138:	68fa      	ldr	r2, [r7, #12]
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	429a      	cmp	r2, r3
 800113e:	d002      	beq.n	8001146 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	687a      	ldr	r2, [r7, #4]
 8001144:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8001146:	bf00      	nop
 8001148:	3714      	adds	r7, #20
 800114a:	46bd      	mov	sp, r7
 800114c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001150:	4770      	bx	lr
 8001152:	bf00      	nop
 8001154:	20012c50 	.word	0x20012c50
 8001158:	20012c58 	.word	0x20012c58

0800115c <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b086      	sub	sp, #24
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
 8001164:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8001166:	2301      	movs	r3, #1
 8001168:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 800116e:	693b      	ldr	r3, [r7, #16]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d109      	bne.n	8001188 <xQueueGenericReset+0x2c>
 8001174:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001178:	f383 8811 	msr	BASEPRI, r3
 800117c:	f3bf 8f6f 	isb	sy
 8001180:	f3bf 8f4f 	dsb	sy
 8001184:	60fb      	str	r3, [r7, #12]
 8001186:	e7fe      	b.n	8001186 <xQueueGenericReset+0x2a>

    if( ( pxQueue != NULL ) &&
 8001188:	693b      	ldr	r3, [r7, #16]
 800118a:	2b00      	cmp	r3, #0
 800118c:	d05a      	beq.n	8001244 <xQueueGenericReset+0xe8>
        ( pxQueue->uxLength >= 1U ) &&
 800118e:	693b      	ldr	r3, [r7, #16]
 8001190:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    if( ( pxQueue != NULL ) &&
 8001192:	2b00      	cmp	r3, #0
 8001194:	d056      	beq.n	8001244 <xQueueGenericReset+0xe8>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8001196:	693b      	ldr	r3, [r7, #16]
 8001198:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800119a:	f04f 32ff 	mov.w	r2, #4294967295
 800119e:	fbb2 f2f3 	udiv	r2, r2, r3
 80011a2:	693b      	ldr	r3, [r7, #16]
 80011a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
        ( pxQueue->uxLength >= 1U ) &&
 80011a6:	429a      	cmp	r2, r3
 80011a8:	d34c      	bcc.n	8001244 <xQueueGenericReset+0xe8>
    {
        taskENTER_CRITICAL();
 80011aa:	f7ff fd01 	bl	8000bb0 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80011ae:	693b      	ldr	r3, [r7, #16]
 80011b0:	681a      	ldr	r2, [r3, #0]
 80011b2:	693b      	ldr	r3, [r7, #16]
 80011b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80011b6:	6939      	ldr	r1, [r7, #16]
 80011b8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80011ba:	fb01 f303 	mul.w	r3, r1, r3
 80011be:	441a      	add	r2, r3
 80011c0:	693b      	ldr	r3, [r7, #16]
 80011c2:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80011c4:	693b      	ldr	r3, [r7, #16]
 80011c6:	2200      	movs	r2, #0
 80011c8:	639a      	str	r2, [r3, #56]	; 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80011ca:	693b      	ldr	r3, [r7, #16]
 80011cc:	681a      	ldr	r2, [r3, #0]
 80011ce:	693b      	ldr	r3, [r7, #16]
 80011d0:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80011d2:	693b      	ldr	r3, [r7, #16]
 80011d4:	681a      	ldr	r2, [r3, #0]
 80011d6:	693b      	ldr	r3, [r7, #16]
 80011d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80011da:	3b01      	subs	r3, #1
 80011dc:	6939      	ldr	r1, [r7, #16]
 80011de:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80011e0:	fb01 f303 	mul.w	r3, r1, r3
 80011e4:	441a      	add	r2, r3
 80011e6:	693b      	ldr	r3, [r7, #16]
 80011e8:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 80011ea:	693b      	ldr	r3, [r7, #16]
 80011ec:	22ff      	movs	r2, #255	; 0xff
 80011ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 80011f2:	693b      	ldr	r3, [r7, #16]
 80011f4:	22ff      	movs	r2, #255	; 0xff
 80011f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

            if( xNewQueue == pdFALSE )
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d114      	bne.n	800122a <xQueueGenericReset+0xce>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001200:	693b      	ldr	r3, [r7, #16]
 8001202:	691b      	ldr	r3, [r3, #16]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d01a      	beq.n	800123e <xQueueGenericReset+0xe2>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001208:	693b      	ldr	r3, [r7, #16]
 800120a:	3310      	adds	r3, #16
 800120c:	4618      	mov	r0, r3
 800120e:	f000 ff77 	bl	8002100 <xTaskRemoveFromEventList>
 8001212:	4603      	mov	r3, r0
 8001214:	2b00      	cmp	r3, #0
 8001216:	d012      	beq.n	800123e <xQueueGenericReset+0xe2>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8001218:	4b14      	ldr	r3, [pc, #80]	; (800126c <xQueueGenericReset+0x110>)
 800121a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800121e:	601a      	str	r2, [r3, #0]
 8001220:	f3bf 8f4f 	dsb	sy
 8001224:	f3bf 8f6f 	isb	sy
 8001228:	e009      	b.n	800123e <xQueueGenericReset+0xe2>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800122a:	693b      	ldr	r3, [r7, #16]
 800122c:	3310      	adds	r3, #16
 800122e:	4618      	mov	r0, r3
 8001230:	f7ff fb08 	bl	8000844 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001234:	693b      	ldr	r3, [r7, #16]
 8001236:	3324      	adds	r3, #36	; 0x24
 8001238:	4618      	mov	r0, r3
 800123a:	f7ff fb03 	bl	8000844 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 800123e:	f7ff fce5 	bl	8000c0c <vPortExitCritical>
 8001242:	e001      	b.n	8001248 <xQueueGenericReset+0xec>
    }
    else
    {
        xReturn = pdFAIL;
 8001244:	2300      	movs	r3, #0
 8001246:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8001248:	697b      	ldr	r3, [r7, #20]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d109      	bne.n	8001262 <xQueueGenericReset+0x106>
 800124e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001252:	f383 8811 	msr	BASEPRI, r3
 8001256:	f3bf 8f6f 	isb	sy
 800125a:	f3bf 8f4f 	dsb	sy
 800125e:	60bb      	str	r3, [r7, #8]
 8001260:	e7fe      	b.n	8001260 <xQueueGenericReset+0x104>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 8001262:	697b      	ldr	r3, [r7, #20]
}
 8001264:	4618      	mov	r0, r3
 8001266:	3718      	adds	r7, #24
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	e000ed04 	.word	0xe000ed04

08001270 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8001270:	b580      	push	{r7, lr}
 8001272:	b08a      	sub	sp, #40	; 0x28
 8001274:	af02      	add	r7, sp, #8
 8001276:	60f8      	str	r0, [r7, #12]
 8001278:	60b9      	str	r1, [r7, #8]
 800127a:	4613      	mov	r3, r2
 800127c:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 800127e:	2300      	movs	r3, #0
 8001280:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d02b      	beq.n	80012e0 <xQueueGenericCreate+0x70>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8001288:	f04f 32ff 	mov.w	r2, #4294967295
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	fbb2 f2f3 	udiv	r2, r2, r3
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8001292:	68bb      	ldr	r3, [r7, #8]
 8001294:	429a      	cmp	r2, r3
 8001296:	d323      	bcc.n	80012e0 <xQueueGenericCreate+0x70>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	68ba      	ldr	r2, [r7, #8]
 800129c:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80012a0:	f113 0f51 	cmn.w	r3, #81	; 0x51
 80012a4:	d81c      	bhi.n	80012e0 <xQueueGenericCreate+0x70>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	68ba      	ldr	r2, [r7, #8]
 80012aa:	fb02 f303 	mul.w	r3, r2, r3
 80012ae:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80012b0:	69bb      	ldr	r3, [r7, #24]
 80012b2:	3350      	adds	r3, #80	; 0x50
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff fd57 	bl	8000d68 <pvPortMalloc>
 80012ba:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 80012bc:	69fb      	ldr	r3, [r7, #28]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d01b      	beq.n	80012fa <xQueueGenericCreate+0x8a>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80012c2:	69fb      	ldr	r3, [r7, #28]
 80012c4:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80012c6:	697b      	ldr	r3, [r7, #20]
 80012c8:	3350      	adds	r3, #80	; 0x50
 80012ca:	617b      	str	r3, [r7, #20]
                         * deleted. */
                        pxNewQueue->ucStaticallyAllocated = pdFALSE;
                    }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80012cc:	79fa      	ldrb	r2, [r7, #7]
 80012ce:	69fb      	ldr	r3, [r7, #28]
 80012d0:	9300      	str	r3, [sp, #0]
 80012d2:	4613      	mov	r3, r2
 80012d4:	697a      	ldr	r2, [r7, #20]
 80012d6:	68b9      	ldr	r1, [r7, #8]
 80012d8:	68f8      	ldr	r0, [r7, #12]
 80012da:	f000 f813 	bl	8001304 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 80012de:	e00c      	b.n	80012fa <xQueueGenericCreate+0x8a>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 80012e0:	69fb      	ldr	r3, [r7, #28]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d109      	bne.n	80012fa <xQueueGenericCreate+0x8a>
 80012e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80012ea:	f383 8811 	msr	BASEPRI, r3
 80012ee:	f3bf 8f6f 	isb	sy
 80012f2:	f3bf 8f4f 	dsb	sy
 80012f6:	613b      	str	r3, [r7, #16]
 80012f8:	e7fe      	b.n	80012f8 <xQueueGenericCreate+0x88>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 80012fa:	69fb      	ldr	r3, [r7, #28]
    }
 80012fc:	4618      	mov	r0, r3
 80012fe:	3720      	adds	r7, #32
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}

08001304 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b084      	sub	sp, #16
 8001308:	af00      	add	r7, sp, #0
 800130a:	60f8      	str	r0, [r7, #12]
 800130c:	60b9      	str	r1, [r7, #8]
 800130e:	607a      	str	r2, [r7, #4]
 8001310:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8001312:	68bb      	ldr	r3, [r7, #8]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d103      	bne.n	8001320 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001318:	69bb      	ldr	r3, [r7, #24]
 800131a:	69ba      	ldr	r2, [r7, #24]
 800131c:	601a      	str	r2, [r3, #0]
 800131e:	e002      	b.n	8001326 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001320:	69bb      	ldr	r3, [r7, #24]
 8001322:	687a      	ldr	r2, [r7, #4]
 8001324:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8001326:	69bb      	ldr	r3, [r7, #24]
 8001328:	68fa      	ldr	r2, [r7, #12]
 800132a:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 800132c:	69bb      	ldr	r3, [r7, #24]
 800132e:	68ba      	ldr	r2, [r7, #8]
 8001330:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001332:	2101      	movs	r1, #1
 8001334:	69b8      	ldr	r0, [r7, #24]
 8001336:	f7ff ff11 	bl	800115c <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 800133a:	69bb      	ldr	r3, [r7, #24]
 800133c:	78fa      	ldrb	r2, [r7, #3]
 800133e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8001342:	bf00      	nop
 8001344:	3710      	adds	r7, #16
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
	...

0800134c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b08c      	sub	sp, #48	; 0x30
 8001350:	af00      	add	r7, sp, #0
 8001352:	60f8      	str	r0, [r7, #12]
 8001354:	60b9      	str	r1, [r7, #8]
 8001356:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8001358:	2300      	movs	r3, #0
 800135a:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8001360:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001362:	2b00      	cmp	r3, #0
 8001364:	d109      	bne.n	800137a <xQueueReceive+0x2e>
 8001366:	f04f 0350 	mov.w	r3, #80	; 0x50
 800136a:	f383 8811 	msr	BASEPRI, r3
 800136e:	f3bf 8f6f 	isb	sy
 8001372:	f3bf 8f4f 	dsb	sy
 8001376:	623b      	str	r3, [r7, #32]
 8001378:	e7fe      	b.n	8001378 <xQueueReceive+0x2c>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800137a:	68bb      	ldr	r3, [r7, #8]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d103      	bne.n	8001388 <xQueueReceive+0x3c>
 8001380:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001384:	2b00      	cmp	r3, #0
 8001386:	d101      	bne.n	800138c <xQueueReceive+0x40>
 8001388:	2301      	movs	r3, #1
 800138a:	e000      	b.n	800138e <xQueueReceive+0x42>
 800138c:	2300      	movs	r3, #0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d109      	bne.n	80013a6 <xQueueReceive+0x5a>
 8001392:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001396:	f383 8811 	msr	BASEPRI, r3
 800139a:	f3bf 8f6f 	isb	sy
 800139e:	f3bf 8f4f 	dsb	sy
 80013a2:	61fb      	str	r3, [r7, #28]
 80013a4:	e7fe      	b.n	80013a4 <xQueueReceive+0x58>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80013a6:	f001 f8b7 	bl	8002518 <xTaskGetSchedulerState>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d102      	bne.n	80013b6 <xQueueReceive+0x6a>
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d101      	bne.n	80013ba <xQueueReceive+0x6e>
 80013b6:	2301      	movs	r3, #1
 80013b8:	e000      	b.n	80013bc <xQueueReceive+0x70>
 80013ba:	2300      	movs	r3, #0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d109      	bne.n	80013d4 <xQueueReceive+0x88>
 80013c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80013c4:	f383 8811 	msr	BASEPRI, r3
 80013c8:	f3bf 8f6f 	isb	sy
 80013cc:	f3bf 8f4f 	dsb	sy
 80013d0:	61bb      	str	r3, [r7, #24]
 80013d2:	e7fe      	b.n	80013d2 <xQueueReceive+0x86>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80013d4:	f7ff fbec 	bl	8000bb0 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80013d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013dc:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80013de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d01f      	beq.n	8001424 <xQueueReceive+0xd8>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 80013e4:	68b9      	ldr	r1, [r7, #8]
 80013e6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80013e8:	f000 f88c 	bl	8001504 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80013ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013ee:	1e5a      	subs	r2, r3, #1
 80013f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013f2:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80013f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013f6:	691b      	ldr	r3, [r3, #16]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d00f      	beq.n	800141c <xQueueReceive+0xd0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80013fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013fe:	3310      	adds	r3, #16
 8001400:	4618      	mov	r0, r3
 8001402:	f000 fe7d 	bl	8002100 <xTaskRemoveFromEventList>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d007      	beq.n	800141c <xQueueReceive+0xd0>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800140c:	4b3c      	ldr	r3, [pc, #240]	; (8001500 <xQueueReceive+0x1b4>)
 800140e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001412:	601a      	str	r2, [r3, #0]
 8001414:	f3bf 8f4f 	dsb	sy
 8001418:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 800141c:	f7ff fbf6 	bl	8000c0c <vPortExitCritical>
                return pdPASS;
 8001420:	2301      	movs	r3, #1
 8001422:	e069      	b.n	80014f8 <xQueueReceive+0x1ac>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d103      	bne.n	8001432 <xQueueReceive+0xe6>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 800142a:	f7ff fbef 	bl	8000c0c <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 800142e:	2300      	movs	r3, #0
 8001430:	e062      	b.n	80014f8 <xQueueReceive+0x1ac>
                }
                else if( xEntryTimeSet == pdFALSE )
 8001432:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001434:	2b00      	cmp	r3, #0
 8001436:	d106      	bne.n	8001446 <xQueueReceive+0xfa>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8001438:	f107 0310 	add.w	r3, r7, #16
 800143c:	4618      	mov	r0, r3
 800143e:	f000 ff35 	bl	80022ac <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8001442:	2301      	movs	r3, #1
 8001444:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8001446:	f7ff fbe1 	bl	8000c0c <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800144a:	f000 fb69 	bl	8001b20 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800144e:	f7ff fbaf 	bl	8000bb0 <vPortEnterCritical>
 8001452:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001454:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001458:	b25b      	sxtb	r3, r3
 800145a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800145e:	d103      	bne.n	8001468 <xQueueReceive+0x11c>
 8001460:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001462:	2200      	movs	r2, #0
 8001464:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001468:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800146a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800146e:	b25b      	sxtb	r3, r3
 8001470:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001474:	d103      	bne.n	800147e <xQueueReceive+0x132>
 8001476:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001478:	2200      	movs	r2, #0
 800147a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800147e:	f7ff fbc5 	bl	8000c0c <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001482:	1d3a      	adds	r2, r7, #4
 8001484:	f107 0310 	add.w	r3, r7, #16
 8001488:	4611      	mov	r1, r2
 800148a:	4618      	mov	r0, r3
 800148c:	f000 ff24 	bl	80022d8 <xTaskCheckForTimeOut>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d123      	bne.n	80014de <xQueueReceive+0x192>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001496:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001498:	f000 f8ac 	bl	80015f4 <prvIsQueueEmpty>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d017      	beq.n	80014d2 <xQueueReceive+0x186>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80014a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014a4:	3324      	adds	r3, #36	; 0x24
 80014a6:	687a      	ldr	r2, [r7, #4]
 80014a8:	4611      	mov	r1, r2
 80014aa:	4618      	mov	r0, r3
 80014ac:	f000 fdc0 	bl	8002030 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80014b0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80014b2:	f000 f84d 	bl	8001550 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80014b6:	f000 fb41 	bl	8001b3c <xTaskResumeAll>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d189      	bne.n	80013d4 <xQueueReceive+0x88>
                {
                    portYIELD_WITHIN_API();
 80014c0:	4b0f      	ldr	r3, [pc, #60]	; (8001500 <xQueueReceive+0x1b4>)
 80014c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80014c6:	601a      	str	r2, [r3, #0]
 80014c8:	f3bf 8f4f 	dsb	sy
 80014cc:	f3bf 8f6f 	isb	sy
 80014d0:	e780      	b.n	80013d4 <xQueueReceive+0x88>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 80014d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80014d4:	f000 f83c 	bl	8001550 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80014d8:	f000 fb30 	bl	8001b3c <xTaskResumeAll>
 80014dc:	e77a      	b.n	80013d4 <xQueueReceive+0x88>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80014de:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80014e0:	f000 f836 	bl	8001550 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80014e4:	f000 fb2a 	bl	8001b3c <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80014e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80014ea:	f000 f883 	bl	80015f4 <prvIsQueueEmpty>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	f43f af6f 	beq.w	80013d4 <xQueueReceive+0x88>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 80014f6:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	3730      	adds	r7, #48	; 0x30
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	e000ed04 	.word	0xe000ed04

08001504 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b082      	sub	sp, #8
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
 800150c:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001512:	2b00      	cmp	r3, #0
 8001514:	d018      	beq.n	8001548 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	68da      	ldr	r2, [r3, #12]
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800151e:	441a      	add	r2, r3
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	68da      	ldr	r2, [r3, #12]
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	689b      	ldr	r3, [r3, #8]
 800152c:	429a      	cmp	r2, r3
 800152e:	d303      	bcc.n	8001538 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681a      	ldr	r2, [r3, #0]
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	68d9      	ldr	r1, [r3, #12]
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001540:	461a      	mov	r2, r3
 8001542:	6838      	ldr	r0, [r7, #0]
 8001544:	f001 fea8 	bl	8003298 <memcpy>
    }
}
 8001548:	bf00      	nop
 800154a:	3708      	adds	r7, #8
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}

08001550 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b084      	sub	sp, #16
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8001558:	f7ff fb2a 	bl	8000bb0 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001562:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8001564:	e011      	b.n	800158a <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800156a:	2b00      	cmp	r3, #0
 800156c:	d012      	beq.n	8001594 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	3324      	adds	r3, #36	; 0x24
 8001572:	4618      	mov	r0, r3
 8001574:	f000 fdc4 	bl	8002100 <xTaskRemoveFromEventList>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d001      	beq.n	8001582 <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 800157e:	f000 ff0f 	bl	80023a0 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8001582:	7bfb      	ldrb	r3, [r7, #15]
 8001584:	3b01      	subs	r3, #1
 8001586:	b2db      	uxtb	r3, r3
 8001588:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800158a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800158e:	2b00      	cmp	r3, #0
 8001590:	dce9      	bgt.n	8001566 <prvUnlockQueue+0x16>
 8001592:	e000      	b.n	8001596 <prvUnlockQueue+0x46>
                        break;
 8001594:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	22ff      	movs	r2, #255	; 0xff
 800159a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 800159e:	f7ff fb35 	bl	8000c0c <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 80015a2:	f7ff fb05 	bl	8000bb0 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80015ac:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 80015ae:	e011      	b.n	80015d4 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	691b      	ldr	r3, [r3, #16]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d012      	beq.n	80015de <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	3310      	adds	r3, #16
 80015bc:	4618      	mov	r0, r3
 80015be:	f000 fd9f 	bl	8002100 <xTaskRemoveFromEventList>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d001      	beq.n	80015cc <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 80015c8:	f000 feea 	bl	80023a0 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 80015cc:	7bbb      	ldrb	r3, [r7, #14]
 80015ce:	3b01      	subs	r3, #1
 80015d0:	b2db      	uxtb	r3, r3
 80015d2:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 80015d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	dce9      	bgt.n	80015b0 <prvUnlockQueue+0x60>
 80015dc:	e000      	b.n	80015e0 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 80015de:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	22ff      	movs	r2, #255	; 0xff
 80015e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 80015e8:	f7ff fb10 	bl	8000c0c <vPortExitCritical>
}
 80015ec:	bf00      	nop
 80015ee:	3710      	adds	r7, #16
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}

080015f4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b084      	sub	sp, #16
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80015fc:	f7ff fad8 	bl	8000bb0 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001604:	2b00      	cmp	r3, #0
 8001606:	d102      	bne.n	800160e <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8001608:	2301      	movs	r3, #1
 800160a:	60fb      	str	r3, [r7, #12]
 800160c:	e001      	b.n	8001612 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 800160e:	2300      	movs	r3, #0
 8001610:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8001612:	f7ff fafb 	bl	8000c0c <vPortExitCritical>

    return xReturn;
 8001616:	68fb      	ldr	r3, [r7, #12]
}
 8001618:	4618      	mov	r0, r3
 800161a:	3710      	adds	r7, #16
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}

08001620 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8001620:	b480      	push	{r7}
 8001622:	b087      	sub	sp, #28
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
 8001628:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        configASSERT( xQueue );
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d109      	bne.n	8001644 <vQueueAddToRegistry+0x24>
 8001630:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001634:	f383 8811 	msr	BASEPRI, r3
 8001638:	f3bf 8f6f 	isb	sy
 800163c:	f3bf 8f4f 	dsb	sy
 8001640:	60fb      	str	r3, [r7, #12]
 8001642:	e7fe      	b.n	8001642 <vQueueAddToRegistry+0x22>

        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8001644:	2300      	movs	r3, #0
 8001646:	613b      	str	r3, [r7, #16]

        if( pcQueueName != NULL )
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d024      	beq.n	8001698 <vQueueAddToRegistry+0x78>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800164e:	2300      	movs	r3, #0
 8001650:	617b      	str	r3, [r7, #20]
 8001652:	e01e      	b.n	8001692 <vQueueAddToRegistry+0x72>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8001654:	4a18      	ldr	r2, [pc, #96]	; (80016b8 <vQueueAddToRegistry+0x98>)
 8001656:	697b      	ldr	r3, [r7, #20]
 8001658:	00db      	lsls	r3, r3, #3
 800165a:	4413      	add	r3, r2
 800165c:	685a      	ldr	r2, [r3, #4]
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	429a      	cmp	r2, r3
 8001662:	d105      	bne.n	8001670 <vQueueAddToRegistry+0x50>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8001664:	697b      	ldr	r3, [r7, #20]
 8001666:	00db      	lsls	r3, r3, #3
 8001668:	4a13      	ldr	r2, [pc, #76]	; (80016b8 <vQueueAddToRegistry+0x98>)
 800166a:	4413      	add	r3, r2
 800166c:	613b      	str	r3, [r7, #16]
                    break;
 800166e:	e013      	b.n	8001698 <vQueueAddToRegistry+0x78>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8001670:	693b      	ldr	r3, [r7, #16]
 8001672:	2b00      	cmp	r3, #0
 8001674:	d10a      	bne.n	800168c <vQueueAddToRegistry+0x6c>
 8001676:	4a10      	ldr	r2, [pc, #64]	; (80016b8 <vQueueAddToRegistry+0x98>)
 8001678:	697b      	ldr	r3, [r7, #20]
 800167a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d104      	bne.n	800168c <vQueueAddToRegistry+0x6c>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8001682:	697b      	ldr	r3, [r7, #20]
 8001684:	00db      	lsls	r3, r3, #3
 8001686:	4a0c      	ldr	r2, [pc, #48]	; (80016b8 <vQueueAddToRegistry+0x98>)
 8001688:	4413      	add	r3, r2
 800168a:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	3301      	adds	r3, #1
 8001690:	617b      	str	r3, [r7, #20]
 8001692:	697b      	ldr	r3, [r7, #20]
 8001694:	2b07      	cmp	r3, #7
 8001696:	d9dd      	bls.n	8001654 <vQueueAddToRegistry+0x34>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8001698:	693b      	ldr	r3, [r7, #16]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d005      	beq.n	80016aa <vQueueAddToRegistry+0x8a>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 800169e:	693b      	ldr	r3, [r7, #16]
 80016a0:	683a      	ldr	r2, [r7, #0]
 80016a2:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 80016a4:	693b      	ldr	r3, [r7, #16]
 80016a6:	687a      	ldr	r2, [r7, #4]
 80016a8:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 80016aa:	bf00      	nop
 80016ac:	371c      	adds	r7, #28
 80016ae:	46bd      	mov	sp, r7
 80016b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b4:	4770      	bx	lr
 80016b6:	bf00      	nop
 80016b8:	20012db4 	.word	0x20012db4

080016bc <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 80016bc:	b580      	push	{r7, lr}
 80016be:	b086      	sub	sp, #24
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	60f8      	str	r0, [r7, #12]
 80016c4:	60b9      	str	r1, [r7, #8]
 80016c6:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 80016cc:	f7ff fa70 	bl	8000bb0 <vPortEnterCritical>
 80016d0:	697b      	ldr	r3, [r7, #20]
 80016d2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80016d6:	b25b      	sxtb	r3, r3
 80016d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016dc:	d103      	bne.n	80016e6 <vQueueWaitForMessageRestricted+0x2a>
 80016de:	697b      	ldr	r3, [r7, #20]
 80016e0:	2200      	movs	r2, #0
 80016e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80016e6:	697b      	ldr	r3, [r7, #20]
 80016e8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80016ec:	b25b      	sxtb	r3, r3
 80016ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016f2:	d103      	bne.n	80016fc <vQueueWaitForMessageRestricted+0x40>
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	2200      	movs	r2, #0
 80016f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80016fc:	f7ff fa86 	bl	8000c0c <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8001700:	697b      	ldr	r3, [r7, #20]
 8001702:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001704:	2b00      	cmp	r3, #0
 8001706:	d106      	bne.n	8001716 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	3324      	adds	r3, #36	; 0x24
 800170c:	687a      	ldr	r2, [r7, #4]
 800170e:	68b9      	ldr	r1, [r7, #8]
 8001710:	4618      	mov	r0, r3
 8001712:	f000 fcb1 	bl	8002078 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8001716:	6978      	ldr	r0, [r7, #20]
 8001718:	f7ff ff1a 	bl	8001550 <prvUnlockQueue>
    }
 800171c:	bf00      	nop
 800171e:	3718      	adds	r7, #24
 8001720:	46bd      	mov	sp, r7
 8001722:	bd80      	pop	{r7, pc}

08001724 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8001724:	b580      	push	{r7, lr}
 8001726:	b08c      	sub	sp, #48	; 0x30
 8001728:	af04      	add	r7, sp, #16
 800172a:	60f8      	str	r0, [r7, #12]
 800172c:	60b9      	str	r1, [r7, #8]
 800172e:	603b      	str	r3, [r7, #0]
 8001730:	4613      	mov	r3, r2
 8001732:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8001734:	88fb      	ldrh	r3, [r7, #6]
 8001736:	009b      	lsls	r3, r3, #2
 8001738:	4618      	mov	r0, r3
 800173a:	f7ff fb15 	bl	8000d68 <pvPortMalloc>
 800173e:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8001740:	697b      	ldr	r3, [r7, #20]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d00e      	beq.n	8001764 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8001746:	2058      	movs	r0, #88	; 0x58
 8001748:	f7ff fb0e 	bl	8000d68 <pvPortMalloc>
 800174c:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 800174e:	69fb      	ldr	r3, [r7, #28]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d003      	beq.n	800175c <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8001754:	69fb      	ldr	r3, [r7, #28]
 8001756:	697a      	ldr	r2, [r7, #20]
 8001758:	631a      	str	r2, [r3, #48]	; 0x30
 800175a:	e005      	b.n	8001768 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFreeStack( pxStack );
 800175c:	6978      	ldr	r0, [r7, #20]
 800175e:	f7ff fbe1 	bl	8000f24 <vPortFree>
 8001762:	e001      	b.n	8001768 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8001764:	2300      	movs	r3, #0
 8001766:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8001768:	69fb      	ldr	r3, [r7, #28]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d013      	beq.n	8001796 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800176e:	88fa      	ldrh	r2, [r7, #6]
 8001770:	2300      	movs	r3, #0
 8001772:	9303      	str	r3, [sp, #12]
 8001774:	69fb      	ldr	r3, [r7, #28]
 8001776:	9302      	str	r3, [sp, #8]
 8001778:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800177a:	9301      	str	r3, [sp, #4]
 800177c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800177e:	9300      	str	r3, [sp, #0]
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	68b9      	ldr	r1, [r7, #8]
 8001784:	68f8      	ldr	r0, [r7, #12]
 8001786:	f000 f80e 	bl	80017a6 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 800178a:	69f8      	ldr	r0, [r7, #28]
 800178c:	f000 f8ae 	bl	80018ec <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8001790:	2301      	movs	r3, #1
 8001792:	61bb      	str	r3, [r7, #24]
 8001794:	e002      	b.n	800179c <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001796:	f04f 33ff 	mov.w	r3, #4294967295
 800179a:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 800179c:	69bb      	ldr	r3, [r7, #24]
    }
 800179e:	4618      	mov	r0, r3
 80017a0:	3720      	adds	r7, #32
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}

080017a6 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80017a6:	b580      	push	{r7, lr}
 80017a8:	b088      	sub	sp, #32
 80017aa:	af00      	add	r7, sp, #0
 80017ac:	60f8      	str	r0, [r7, #12]
 80017ae:	60b9      	str	r1, [r7, #8]
 80017b0:	607a      	str	r2, [r7, #4]
 80017b2:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80017b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017b6:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	009b      	lsls	r3, r3, #2
 80017bc:	461a      	mov	r2, r3
 80017be:	21a5      	movs	r1, #165	; 0xa5
 80017c0:	f001 fd75 	bl	80032ae <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80017c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80017ce:	3b01      	subs	r3, #1
 80017d0:	009b      	lsls	r3, r3, #2
 80017d2:	4413      	add	r3, r2
 80017d4:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80017d6:	69bb      	ldr	r3, [r7, #24]
 80017d8:	f023 0307 	bic.w	r3, r3, #7
 80017dc:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80017de:	69bb      	ldr	r3, [r7, #24]
 80017e0:	f003 0307 	and.w	r3, r3, #7
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d009      	beq.n	80017fc <prvInitialiseNewTask+0x56>
 80017e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80017ec:	f383 8811 	msr	BASEPRI, r3
 80017f0:	f3bf 8f6f 	isb	sy
 80017f4:	f3bf 8f4f 	dsb	sy
 80017f8:	617b      	str	r3, [r7, #20]
 80017fa:	e7fe      	b.n	80017fa <prvInitialiseNewTask+0x54>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80017fc:	68bb      	ldr	r3, [r7, #8]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d01f      	beq.n	8001842 <prvInitialiseNewTask+0x9c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001802:	2300      	movs	r3, #0
 8001804:	61fb      	str	r3, [r7, #28]
 8001806:	e012      	b.n	800182e <prvInitialiseNewTask+0x88>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001808:	68ba      	ldr	r2, [r7, #8]
 800180a:	69fb      	ldr	r3, [r7, #28]
 800180c:	4413      	add	r3, r2
 800180e:	7819      	ldrb	r1, [r3, #0]
 8001810:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001812:	69fb      	ldr	r3, [r7, #28]
 8001814:	4413      	add	r3, r2
 8001816:	3334      	adds	r3, #52	; 0x34
 8001818:	460a      	mov	r2, r1
 800181a:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 800181c:	68ba      	ldr	r2, [r7, #8]
 800181e:	69fb      	ldr	r3, [r7, #28]
 8001820:	4413      	add	r3, r2
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	2b00      	cmp	r3, #0
 8001826:	d006      	beq.n	8001836 <prvInitialiseNewTask+0x90>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001828:	69fb      	ldr	r3, [r7, #28]
 800182a:	3301      	adds	r3, #1
 800182c:	61fb      	str	r3, [r7, #28]
 800182e:	69fb      	ldr	r3, [r7, #28]
 8001830:	2b09      	cmp	r3, #9
 8001832:	d9e9      	bls.n	8001808 <prvInitialiseNewTask+0x62>
 8001834:	e000      	b.n	8001838 <prvInitialiseNewTask+0x92>
            {
                break;
 8001836:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001838:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800183a:	2200      	movs	r2, #0
 800183c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8001840:	e003      	b.n	800184a <prvInitialiseNewTask+0xa4>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8001842:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001844:	2200      	movs	r2, #0
 8001846:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 800184a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800184c:	2b04      	cmp	r3, #4
 800184e:	d909      	bls.n	8001864 <prvInitialiseNewTask+0xbe>
 8001850:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001854:	f383 8811 	msr	BASEPRI, r3
 8001858:	f3bf 8f6f 	isb	sy
 800185c:	f3bf 8f4f 	dsb	sy
 8001860:	613b      	str	r3, [r7, #16]
 8001862:	e7fe      	b.n	8001862 <prvInitialiseNewTask+0xbc>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8001864:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001866:	2b04      	cmp	r3, #4
 8001868:	d901      	bls.n	800186e <prvInitialiseNewTask+0xc8>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800186a:	2304      	movs	r3, #4
 800186c:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 800186e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001870:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001872:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8001874:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001876:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001878:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 800187a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800187c:	2200      	movs	r2, #0
 800187e:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001880:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001882:	3304      	adds	r3, #4
 8001884:	4618      	mov	r0, r3
 8001886:	f7fe fffd 	bl	8000884 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800188a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800188c:	3318      	adds	r3, #24
 800188e:	4618      	mov	r0, r3
 8001890:	f7fe fff8 	bl	8000884 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001894:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001896:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001898:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800189a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800189c:	f1c3 0205 	rsb	r2, r3, #5
 80018a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018a2:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80018a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018a6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80018a8:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 80018aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018ac:	3350      	adds	r3, #80	; 0x50
 80018ae:	2204      	movs	r2, #4
 80018b0:	2100      	movs	r1, #0
 80018b2:	4618      	mov	r0, r3
 80018b4:	f001 fcfb 	bl	80032ae <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 80018b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018ba:	3354      	adds	r3, #84	; 0x54
 80018bc:	2201      	movs	r2, #1
 80018be:	2100      	movs	r1, #0
 80018c0:	4618      	mov	r0, r3
 80018c2:	f001 fcf4 	bl	80032ae <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80018c6:	683a      	ldr	r2, [r7, #0]
 80018c8:	68f9      	ldr	r1, [r7, #12]
 80018ca:	69b8      	ldr	r0, [r7, #24]
 80018cc:	f7ff f84a 	bl	8000964 <pxPortInitialiseStack>
 80018d0:	4602      	mov	r2, r0
 80018d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018d4:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 80018d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d002      	beq.n	80018e2 <prvInitialiseNewTask+0x13c>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80018dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80018e0:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80018e2:	bf00      	nop
 80018e4:	3720      	adds	r7, #32
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
	...

080018ec <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b084      	sub	sp, #16
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 80018f4:	f7ff f95c 	bl	8000bb0 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 80018f8:	4b40      	ldr	r3, [pc, #256]	; (80019fc <prvAddNewTaskToReadyList+0x110>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	3301      	adds	r3, #1
 80018fe:	4a3f      	ldr	r2, [pc, #252]	; (80019fc <prvAddNewTaskToReadyList+0x110>)
 8001900:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8001902:	4b3f      	ldr	r3, [pc, #252]	; (8001a00 <prvAddNewTaskToReadyList+0x114>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d109      	bne.n	800191e <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 800190a:	4a3d      	ldr	r2, [pc, #244]	; (8001a00 <prvAddNewTaskToReadyList+0x114>)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001910:	4b3a      	ldr	r3, [pc, #232]	; (80019fc <prvAddNewTaskToReadyList+0x110>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	2b01      	cmp	r3, #1
 8001916:	d110      	bne.n	800193a <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8001918:	f000 fd66 	bl	80023e8 <prvInitialiseTaskLists>
 800191c:	e00d      	b.n	800193a <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 800191e:	4b39      	ldr	r3, [pc, #228]	; (8001a04 <prvAddNewTaskToReadyList+0x118>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	2b00      	cmp	r3, #0
 8001924:	d109      	bne.n	800193a <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001926:	4b36      	ldr	r3, [pc, #216]	; (8001a00 <prvAddNewTaskToReadyList+0x114>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001930:	429a      	cmp	r2, r3
 8001932:	d802      	bhi.n	800193a <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8001934:	4a32      	ldr	r2, [pc, #200]	; (8001a00 <prvAddNewTaskToReadyList+0x114>)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 800193a:	4b33      	ldr	r3, [pc, #204]	; (8001a08 <prvAddNewTaskToReadyList+0x11c>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	3301      	adds	r3, #1
 8001940:	4a31      	ldr	r2, [pc, #196]	; (8001a08 <prvAddNewTaskToReadyList+0x11c>)
 8001942:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8001944:	4b30      	ldr	r3, [pc, #192]	; (8001a08 <prvAddNewTaskToReadyList+0x11c>)
 8001946:	681a      	ldr	r2, [r3, #0]
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001950:	2201      	movs	r2, #1
 8001952:	409a      	lsls	r2, r3
 8001954:	4b2d      	ldr	r3, [pc, #180]	; (8001a0c <prvAddNewTaskToReadyList+0x120>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4313      	orrs	r3, r2
 800195a:	4a2c      	ldr	r2, [pc, #176]	; (8001a0c <prvAddNewTaskToReadyList+0x120>)
 800195c:	6013      	str	r3, [r2, #0]
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001962:	492b      	ldr	r1, [pc, #172]	; (8001a10 <prvAddNewTaskToReadyList+0x124>)
 8001964:	4613      	mov	r3, r2
 8001966:	009b      	lsls	r3, r3, #2
 8001968:	4413      	add	r3, r2
 800196a:	009b      	lsls	r3, r3, #2
 800196c:	440b      	add	r3, r1
 800196e:	3304      	adds	r3, #4
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	60fb      	str	r3, [r7, #12]
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	68fa      	ldr	r2, [r7, #12]
 8001978:	609a      	str	r2, [r3, #8]
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	689a      	ldr	r2, [r3, #8]
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	60da      	str	r2, [r3, #12]
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	689b      	ldr	r3, [r3, #8]
 8001986:	687a      	ldr	r2, [r7, #4]
 8001988:	3204      	adds	r2, #4
 800198a:	605a      	str	r2, [r3, #4]
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	1d1a      	adds	r2, r3, #4
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	609a      	str	r2, [r3, #8]
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001998:	4613      	mov	r3, r2
 800199a:	009b      	lsls	r3, r3, #2
 800199c:	4413      	add	r3, r2
 800199e:	009b      	lsls	r3, r3, #2
 80019a0:	4a1b      	ldr	r2, [pc, #108]	; (8001a10 <prvAddNewTaskToReadyList+0x124>)
 80019a2:	441a      	add	r2, r3
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	615a      	str	r2, [r3, #20]
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80019ac:	4918      	ldr	r1, [pc, #96]	; (8001a10 <prvAddNewTaskToReadyList+0x124>)
 80019ae:	4613      	mov	r3, r2
 80019b0:	009b      	lsls	r3, r3, #2
 80019b2:	4413      	add	r3, r2
 80019b4:	009b      	lsls	r3, r3, #2
 80019b6:	440b      	add	r3, r1
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	1c59      	adds	r1, r3, #1
 80019bc:	4814      	ldr	r0, [pc, #80]	; (8001a10 <prvAddNewTaskToReadyList+0x124>)
 80019be:	4613      	mov	r3, r2
 80019c0:	009b      	lsls	r3, r3, #2
 80019c2:	4413      	add	r3, r2
 80019c4:	009b      	lsls	r3, r3, #2
 80019c6:	4403      	add	r3, r0
 80019c8:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 80019ca:	f7ff f91f 	bl	8000c0c <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 80019ce:	4b0d      	ldr	r3, [pc, #52]	; (8001a04 <prvAddNewTaskToReadyList+0x118>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d00e      	beq.n	80019f4 <prvAddNewTaskToReadyList+0x108>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80019d6:	4b0a      	ldr	r3, [pc, #40]	; (8001a00 <prvAddNewTaskToReadyList+0x114>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019e0:	429a      	cmp	r2, r3
 80019e2:	d207      	bcs.n	80019f4 <prvAddNewTaskToReadyList+0x108>
        {
            taskYIELD_IF_USING_PREEMPTION();
 80019e4:	4b0b      	ldr	r3, [pc, #44]	; (8001a14 <prvAddNewTaskToReadyList+0x128>)
 80019e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80019ea:	601a      	str	r2, [r3, #0]
 80019ec:	f3bf 8f4f 	dsb	sy
 80019f0:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80019f4:	bf00      	nop
 80019f6:	3710      	adds	r7, #16
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	20012d48 	.word	0x20012d48
 8001a00:	20012c70 	.word	0x20012c70
 8001a04:	20012d54 	.word	0x20012d54
 8001a08:	20012d64 	.word	0x20012d64
 8001a0c:	20012d50 	.word	0x20012d50
 8001a10:	20012c74 	.word	0x20012c74
 8001a14:	e000ed04 	.word	0xe000ed04

08001a18 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b084      	sub	sp, #16
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8001a20:	2300      	movs	r3, #0
 8001a22:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d016      	beq.n	8001a58 <vTaskDelay+0x40>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 8001a2a:	4b13      	ldr	r3, [pc, #76]	; (8001a78 <vTaskDelay+0x60>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d009      	beq.n	8001a46 <vTaskDelay+0x2e>
 8001a32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a36:	f383 8811 	msr	BASEPRI, r3
 8001a3a:	f3bf 8f6f 	isb	sy
 8001a3e:	f3bf 8f4f 	dsb	sy
 8001a42:	60bb      	str	r3, [r7, #8]
 8001a44:	e7fe      	b.n	8001a44 <vTaskDelay+0x2c>
            vTaskSuspendAll();
 8001a46:	f000 f86b 	bl	8001b20 <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8001a4a:	2100      	movs	r1, #0
 8001a4c:	6878      	ldr	r0, [r7, #4]
 8001a4e:	f000 fd81 	bl	8002554 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8001a52:	f000 f873 	bl	8001b3c <xTaskResumeAll>
 8001a56:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d107      	bne.n	8001a6e <vTaskDelay+0x56>
        {
            portYIELD_WITHIN_API();
 8001a5e:	4b07      	ldr	r3, [pc, #28]	; (8001a7c <vTaskDelay+0x64>)
 8001a60:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001a64:	601a      	str	r2, [r3, #0]
 8001a66:	f3bf 8f4f 	dsb	sy
 8001a6a:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8001a6e:	bf00      	nop
 8001a70:	3710      	adds	r7, #16
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	20012d70 	.word	0x20012d70
 8001a7c:	e000ed04 	.word	0xe000ed04

08001a80 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b086      	sub	sp, #24
 8001a84:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8001a86:	4b1f      	ldr	r3, [pc, #124]	; (8001b04 <vTaskStartScheduler+0x84>)
 8001a88:	9301      	str	r3, [sp, #4]
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	9300      	str	r3, [sp, #0]
 8001a8e:	2300      	movs	r3, #0
 8001a90:	2282      	movs	r2, #130	; 0x82
 8001a92:	491d      	ldr	r1, [pc, #116]	; (8001b08 <vTaskStartScheduler+0x88>)
 8001a94:	481d      	ldr	r0, [pc, #116]	; (8001b0c <vTaskStartScheduler+0x8c>)
 8001a96:	f7ff fe45 	bl	8001724 <xTaskCreate>
 8001a9a:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	2b01      	cmp	r3, #1
 8001aa0:	d102      	bne.n	8001aa8 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 8001aa2:	f000 fdd7 	bl	8002654 <xTimerCreateTimerTask>
 8001aa6:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	2b01      	cmp	r3, #1
 8001aac:	d115      	bne.n	8001ada <vTaskStartScheduler+0x5a>
 8001aae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ab2:	f383 8811 	msr	BASEPRI, r3
 8001ab6:	f3bf 8f6f 	isb	sy
 8001aba:	f3bf 8f4f 	dsb	sy
 8001abe:	60bb      	str	r3, [r7, #8]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8001ac0:	4b13      	ldr	r3, [pc, #76]	; (8001b10 <vTaskStartScheduler+0x90>)
 8001ac2:	f04f 32ff 	mov.w	r2, #4294967295
 8001ac6:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8001ac8:	4b12      	ldr	r3, [pc, #72]	; (8001b14 <vTaskStartScheduler+0x94>)
 8001aca:	2201      	movs	r2, #1
 8001acc:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8001ace:	4b12      	ldr	r3, [pc, #72]	; (8001b18 <vTaskStartScheduler+0x98>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8001ad4:	f7fe ffce 	bl	8000a74 <xPortStartScheduler>
 8001ad8:	e00d      	b.n	8001af6 <vTaskStartScheduler+0x76>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ae0:	d109      	bne.n	8001af6 <vTaskStartScheduler+0x76>
 8001ae2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ae6:	f383 8811 	msr	BASEPRI, r3
 8001aea:	f3bf 8f6f 	isb	sy
 8001aee:	f3bf 8f4f 	dsb	sy
 8001af2:	607b      	str	r3, [r7, #4]
 8001af4:	e7fe      	b.n	8001af4 <vTaskStartScheduler+0x74>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8001af6:	4b09      	ldr	r3, [pc, #36]	; (8001b1c <vTaskStartScheduler+0x9c>)
 8001af8:	681b      	ldr	r3, [r3, #0]
}
 8001afa:	bf00      	nop
 8001afc:	3710      	adds	r7, #16
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	20012d6c 	.word	0x20012d6c
 8001b08:	080032d8 	.word	0x080032d8
 8001b0c:	080023b9 	.word	0x080023b9
 8001b10:	20012d68 	.word	0x20012d68
 8001b14:	20012d54 	.word	0x20012d54
 8001b18:	20012d4c 	.word	0x20012d4c
 8001b1c:	20000004 	.word	0x20000004

08001b20 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8001b24:	4b04      	ldr	r3, [pc, #16]	; (8001b38 <vTaskSuspendAll+0x18>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	3301      	adds	r3, #1
 8001b2a:	4a03      	ldr	r2, [pc, #12]	; (8001b38 <vTaskSuspendAll+0x18>)
 8001b2c:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8001b2e:	bf00      	nop
 8001b30:	46bd      	mov	sp, r7
 8001b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b36:	4770      	bx	lr
 8001b38:	20012d70 	.word	0x20012d70

08001b3c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b088      	sub	sp, #32
 8001b40:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8001b42:	2300      	movs	r3, #0
 8001b44:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8001b46:	2300      	movs	r3, #0
 8001b48:	61bb      	str	r3, [r7, #24]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8001b4a:	4b70      	ldr	r3, [pc, #448]	; (8001d0c <xTaskResumeAll+0x1d0>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d109      	bne.n	8001b66 <xTaskResumeAll+0x2a>
 8001b52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b56:	f383 8811 	msr	BASEPRI, r3
 8001b5a:	f3bf 8f6f 	isb	sy
 8001b5e:	f3bf 8f4f 	dsb	sy
 8001b62:	607b      	str	r3, [r7, #4]
 8001b64:	e7fe      	b.n	8001b64 <xTaskResumeAll+0x28>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8001b66:	f7ff f823 	bl	8000bb0 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8001b6a:	4b68      	ldr	r3, [pc, #416]	; (8001d0c <xTaskResumeAll+0x1d0>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	3b01      	subs	r3, #1
 8001b70:	4a66      	ldr	r2, [pc, #408]	; (8001d0c <xTaskResumeAll+0x1d0>)
 8001b72:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001b74:	4b65      	ldr	r3, [pc, #404]	; (8001d0c <xTaskResumeAll+0x1d0>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	f040 80c0 	bne.w	8001cfe <xTaskResumeAll+0x1c2>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001b7e:	4b64      	ldr	r3, [pc, #400]	; (8001d10 <xTaskResumeAll+0x1d4>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	f000 80bb 	beq.w	8001cfe <xTaskResumeAll+0x1c2>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001b88:	e08a      	b.n	8001ca0 <xTaskResumeAll+0x164>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001b8a:	4b62      	ldr	r3, [pc, #392]	; (8001d14 <xTaskResumeAll+0x1d8>)
 8001b8c:	68db      	ldr	r3, [r3, #12]
 8001b8e:	68db      	ldr	r3, [r3, #12]
 8001b90:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8001b92:	69fb      	ldr	r3, [r7, #28]
 8001b94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b96:	613b      	str	r3, [r7, #16]
 8001b98:	69fb      	ldr	r3, [r7, #28]
 8001b9a:	69db      	ldr	r3, [r3, #28]
 8001b9c:	69fa      	ldr	r2, [r7, #28]
 8001b9e:	6a12      	ldr	r2, [r2, #32]
 8001ba0:	609a      	str	r2, [r3, #8]
 8001ba2:	69fb      	ldr	r3, [r7, #28]
 8001ba4:	6a1b      	ldr	r3, [r3, #32]
 8001ba6:	69fa      	ldr	r2, [r7, #28]
 8001ba8:	69d2      	ldr	r2, [r2, #28]
 8001baa:	605a      	str	r2, [r3, #4]
 8001bac:	693b      	ldr	r3, [r7, #16]
 8001bae:	685a      	ldr	r2, [r3, #4]
 8001bb0:	69fb      	ldr	r3, [r7, #28]
 8001bb2:	3318      	adds	r3, #24
 8001bb4:	429a      	cmp	r2, r3
 8001bb6:	d103      	bne.n	8001bc0 <xTaskResumeAll+0x84>
 8001bb8:	69fb      	ldr	r3, [r7, #28]
 8001bba:	6a1a      	ldr	r2, [r3, #32]
 8001bbc:	693b      	ldr	r3, [r7, #16]
 8001bbe:	605a      	str	r2, [r3, #4]
 8001bc0:	69fb      	ldr	r3, [r7, #28]
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	629a      	str	r2, [r3, #40]	; 0x28
 8001bc6:	693b      	ldr	r3, [r7, #16]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	1e5a      	subs	r2, r3, #1
 8001bcc:	693b      	ldr	r3, [r7, #16]
 8001bce:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8001bd0:	69fb      	ldr	r3, [r7, #28]
 8001bd2:	695b      	ldr	r3, [r3, #20]
 8001bd4:	60fb      	str	r3, [r7, #12]
 8001bd6:	69fb      	ldr	r3, [r7, #28]
 8001bd8:	689b      	ldr	r3, [r3, #8]
 8001bda:	69fa      	ldr	r2, [r7, #28]
 8001bdc:	68d2      	ldr	r2, [r2, #12]
 8001bde:	609a      	str	r2, [r3, #8]
 8001be0:	69fb      	ldr	r3, [r7, #28]
 8001be2:	68db      	ldr	r3, [r3, #12]
 8001be4:	69fa      	ldr	r2, [r7, #28]
 8001be6:	6892      	ldr	r2, [r2, #8]
 8001be8:	605a      	str	r2, [r3, #4]
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	685a      	ldr	r2, [r3, #4]
 8001bee:	69fb      	ldr	r3, [r7, #28]
 8001bf0:	3304      	adds	r3, #4
 8001bf2:	429a      	cmp	r2, r3
 8001bf4:	d103      	bne.n	8001bfe <xTaskResumeAll+0xc2>
 8001bf6:	69fb      	ldr	r3, [r7, #28]
 8001bf8:	68da      	ldr	r2, [r3, #12]
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	605a      	str	r2, [r3, #4]
 8001bfe:	69fb      	ldr	r3, [r7, #28]
 8001c00:	2200      	movs	r2, #0
 8001c02:	615a      	str	r2, [r3, #20]
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	1e5a      	subs	r2, r3, #1
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8001c0e:	69fb      	ldr	r3, [r7, #28]
 8001c10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c12:	2201      	movs	r2, #1
 8001c14:	409a      	lsls	r2, r3
 8001c16:	4b40      	ldr	r3, [pc, #256]	; (8001d18 <xTaskResumeAll+0x1dc>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4313      	orrs	r3, r2
 8001c1c:	4a3e      	ldr	r2, [pc, #248]	; (8001d18 <xTaskResumeAll+0x1dc>)
 8001c1e:	6013      	str	r3, [r2, #0]
 8001c20:	69fb      	ldr	r3, [r7, #28]
 8001c22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c24:	493d      	ldr	r1, [pc, #244]	; (8001d1c <xTaskResumeAll+0x1e0>)
 8001c26:	4613      	mov	r3, r2
 8001c28:	009b      	lsls	r3, r3, #2
 8001c2a:	4413      	add	r3, r2
 8001c2c:	009b      	lsls	r3, r3, #2
 8001c2e:	440b      	add	r3, r1
 8001c30:	3304      	adds	r3, #4
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	60bb      	str	r3, [r7, #8]
 8001c36:	69fb      	ldr	r3, [r7, #28]
 8001c38:	68ba      	ldr	r2, [r7, #8]
 8001c3a:	609a      	str	r2, [r3, #8]
 8001c3c:	68bb      	ldr	r3, [r7, #8]
 8001c3e:	689a      	ldr	r2, [r3, #8]
 8001c40:	69fb      	ldr	r3, [r7, #28]
 8001c42:	60da      	str	r2, [r3, #12]
 8001c44:	68bb      	ldr	r3, [r7, #8]
 8001c46:	689b      	ldr	r3, [r3, #8]
 8001c48:	69fa      	ldr	r2, [r7, #28]
 8001c4a:	3204      	adds	r2, #4
 8001c4c:	605a      	str	r2, [r3, #4]
 8001c4e:	69fb      	ldr	r3, [r7, #28]
 8001c50:	1d1a      	adds	r2, r3, #4
 8001c52:	68bb      	ldr	r3, [r7, #8]
 8001c54:	609a      	str	r2, [r3, #8]
 8001c56:	69fb      	ldr	r3, [r7, #28]
 8001c58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c5a:	4613      	mov	r3, r2
 8001c5c:	009b      	lsls	r3, r3, #2
 8001c5e:	4413      	add	r3, r2
 8001c60:	009b      	lsls	r3, r3, #2
 8001c62:	4a2e      	ldr	r2, [pc, #184]	; (8001d1c <xTaskResumeAll+0x1e0>)
 8001c64:	441a      	add	r2, r3
 8001c66:	69fb      	ldr	r3, [r7, #28]
 8001c68:	615a      	str	r2, [r3, #20]
 8001c6a:	69fb      	ldr	r3, [r7, #28]
 8001c6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c6e:	492b      	ldr	r1, [pc, #172]	; (8001d1c <xTaskResumeAll+0x1e0>)
 8001c70:	4613      	mov	r3, r2
 8001c72:	009b      	lsls	r3, r3, #2
 8001c74:	4413      	add	r3, r2
 8001c76:	009b      	lsls	r3, r3, #2
 8001c78:	440b      	add	r3, r1
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	1c59      	adds	r1, r3, #1
 8001c7e:	4827      	ldr	r0, [pc, #156]	; (8001d1c <xTaskResumeAll+0x1e0>)
 8001c80:	4613      	mov	r3, r2
 8001c82:	009b      	lsls	r3, r3, #2
 8001c84:	4413      	add	r3, r2
 8001c86:	009b      	lsls	r3, r3, #2
 8001c88:	4403      	add	r3, r0
 8001c8a:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001c8c:	69fb      	ldr	r3, [r7, #28]
 8001c8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c90:	4b23      	ldr	r3, [pc, #140]	; (8001d20 <xTaskResumeAll+0x1e4>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c96:	429a      	cmp	r2, r3
 8001c98:	d302      	bcc.n	8001ca0 <xTaskResumeAll+0x164>
                    {
                        xYieldPending = pdTRUE;
 8001c9a:	4b22      	ldr	r3, [pc, #136]	; (8001d24 <xTaskResumeAll+0x1e8>)
 8001c9c:	2201      	movs	r2, #1
 8001c9e:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001ca0:	4b1c      	ldr	r3, [pc, #112]	; (8001d14 <xTaskResumeAll+0x1d8>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	f47f af70 	bne.w	8001b8a <xTaskResumeAll+0x4e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8001caa:	69fb      	ldr	r3, [r7, #28]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d001      	beq.n	8001cb4 <xTaskResumeAll+0x178>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8001cb0:	f000 fc16 	bl	80024e0 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8001cb4:	4b1c      	ldr	r3, [pc, #112]	; (8001d28 <xTaskResumeAll+0x1ec>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	617b      	str	r3, [r7, #20]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d010      	beq.n	8001ce2 <xTaskResumeAll+0x1a6>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8001cc0:	f000 f846 	bl	8001d50 <xTaskIncrementTick>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d002      	beq.n	8001cd0 <xTaskResumeAll+0x194>
                            {
                                xYieldPending = pdTRUE;
 8001cca:	4b16      	ldr	r3, [pc, #88]	; (8001d24 <xTaskResumeAll+0x1e8>)
 8001ccc:	2201      	movs	r2, #1
 8001cce:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8001cd0:	697b      	ldr	r3, [r7, #20]
 8001cd2:	3b01      	subs	r3, #1
 8001cd4:	617b      	str	r3, [r7, #20]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8001cd6:	697b      	ldr	r3, [r7, #20]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d1f1      	bne.n	8001cc0 <xTaskResumeAll+0x184>

                        xPendedTicks = 0;
 8001cdc:	4b12      	ldr	r3, [pc, #72]	; (8001d28 <xTaskResumeAll+0x1ec>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8001ce2:	4b10      	ldr	r3, [pc, #64]	; (8001d24 <xTaskResumeAll+0x1e8>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d009      	beq.n	8001cfe <xTaskResumeAll+0x1c2>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8001cea:	2301      	movs	r3, #1
 8001cec:	61bb      	str	r3, [r7, #24]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8001cee:	4b0f      	ldr	r3, [pc, #60]	; (8001d2c <xTaskResumeAll+0x1f0>)
 8001cf0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001cf4:	601a      	str	r2, [r3, #0]
 8001cf6:	f3bf 8f4f 	dsb	sy
 8001cfa:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8001cfe:	f7fe ff85 	bl	8000c0c <vPortExitCritical>

    return xAlreadyYielded;
 8001d02:	69bb      	ldr	r3, [r7, #24]
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	3720      	adds	r7, #32
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	20012d70 	.word	0x20012d70
 8001d10:	20012d48 	.word	0x20012d48
 8001d14:	20012d08 	.word	0x20012d08
 8001d18:	20012d50 	.word	0x20012d50
 8001d1c:	20012c74 	.word	0x20012c74
 8001d20:	20012c70 	.word	0x20012c70
 8001d24:	20012d5c 	.word	0x20012d5c
 8001d28:	20012d58 	.word	0x20012d58
 8001d2c:	e000ed04 	.word	0xe000ed04

08001d30 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8001d30:	b480      	push	{r7}
 8001d32:	b083      	sub	sp, #12
 8001d34:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8001d36:	4b05      	ldr	r3, [pc, #20]	; (8001d4c <xTaskGetTickCount+0x1c>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8001d3c:	687b      	ldr	r3, [r7, #4]
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	370c      	adds	r7, #12
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr
 8001d4a:	bf00      	nop
 8001d4c:	20012d4c 	.word	0x20012d4c

08001d50 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b08a      	sub	sp, #40	; 0x28
 8001d54:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8001d56:	2300      	movs	r3, #0
 8001d58:	627b      	str	r3, [r7, #36]	; 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001d5a:	4b7d      	ldr	r3, [pc, #500]	; (8001f50 <xTaskIncrementTick+0x200>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	f040 80eb 	bne.w	8001f3a <xTaskIncrementTick+0x1ea>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8001d64:	4b7b      	ldr	r3, [pc, #492]	; (8001f54 <xTaskIncrementTick+0x204>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	3301      	adds	r3, #1
 8001d6a:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8001d6c:	4a79      	ldr	r2, [pc, #484]	; (8001f54 <xTaskIncrementTick+0x204>)
 8001d6e:	6a3b      	ldr	r3, [r7, #32]
 8001d70:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8001d72:	6a3b      	ldr	r3, [r7, #32]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d11f      	bne.n	8001db8 <xTaskIncrementTick+0x68>
        {
            taskSWITCH_DELAYED_LISTS();
 8001d78:	4b77      	ldr	r3, [pc, #476]	; (8001f58 <xTaskIncrementTick+0x208>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d009      	beq.n	8001d96 <xTaskIncrementTick+0x46>
 8001d82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d86:	f383 8811 	msr	BASEPRI, r3
 8001d8a:	f3bf 8f6f 	isb	sy
 8001d8e:	f3bf 8f4f 	dsb	sy
 8001d92:	607b      	str	r3, [r7, #4]
 8001d94:	e7fe      	b.n	8001d94 <xTaskIncrementTick+0x44>
 8001d96:	4b70      	ldr	r3, [pc, #448]	; (8001f58 <xTaskIncrementTick+0x208>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	61fb      	str	r3, [r7, #28]
 8001d9c:	4b6f      	ldr	r3, [pc, #444]	; (8001f5c <xTaskIncrementTick+0x20c>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	4a6d      	ldr	r2, [pc, #436]	; (8001f58 <xTaskIncrementTick+0x208>)
 8001da2:	6013      	str	r3, [r2, #0]
 8001da4:	4a6d      	ldr	r2, [pc, #436]	; (8001f5c <xTaskIncrementTick+0x20c>)
 8001da6:	69fb      	ldr	r3, [r7, #28]
 8001da8:	6013      	str	r3, [r2, #0]
 8001daa:	4b6d      	ldr	r3, [pc, #436]	; (8001f60 <xTaskIncrementTick+0x210>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	3301      	adds	r3, #1
 8001db0:	4a6b      	ldr	r2, [pc, #428]	; (8001f60 <xTaskIncrementTick+0x210>)
 8001db2:	6013      	str	r3, [r2, #0]
 8001db4:	f000 fb94 	bl	80024e0 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8001db8:	4b6a      	ldr	r3, [pc, #424]	; (8001f64 <xTaskIncrementTick+0x214>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	6a3a      	ldr	r2, [r7, #32]
 8001dbe:	429a      	cmp	r2, r3
 8001dc0:	f0c0 80a6 	bcc.w	8001f10 <xTaskIncrementTick+0x1c0>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001dc4:	4b64      	ldr	r3, [pc, #400]	; (8001f58 <xTaskIncrementTick+0x208>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d104      	bne.n	8001dd8 <xTaskIncrementTick+0x88>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001dce:	4b65      	ldr	r3, [pc, #404]	; (8001f64 <xTaskIncrementTick+0x214>)
 8001dd0:	f04f 32ff 	mov.w	r2, #4294967295
 8001dd4:	601a      	str	r2, [r3, #0]
                    break;
 8001dd6:	e09b      	b.n	8001f10 <xTaskIncrementTick+0x1c0>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001dd8:	4b5f      	ldr	r3, [pc, #380]	; (8001f58 <xTaskIncrementTick+0x208>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	68db      	ldr	r3, [r3, #12]
 8001dde:	68db      	ldr	r3, [r3, #12]
 8001de0:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001de2:	69bb      	ldr	r3, [r7, #24]
 8001de4:	685b      	ldr	r3, [r3, #4]
 8001de6:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8001de8:	6a3a      	ldr	r2, [r7, #32]
 8001dea:	697b      	ldr	r3, [r7, #20]
 8001dec:	429a      	cmp	r2, r3
 8001dee:	d203      	bcs.n	8001df8 <xTaskIncrementTick+0xa8>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8001df0:	4a5c      	ldr	r2, [pc, #368]	; (8001f64 <xTaskIncrementTick+0x214>)
 8001df2:	697b      	ldr	r3, [r7, #20]
 8001df4:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8001df6:	e08b      	b.n	8001f10 <xTaskIncrementTick+0x1c0>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8001df8:	69bb      	ldr	r3, [r7, #24]
 8001dfa:	695b      	ldr	r3, [r3, #20]
 8001dfc:	613b      	str	r3, [r7, #16]
 8001dfe:	69bb      	ldr	r3, [r7, #24]
 8001e00:	689b      	ldr	r3, [r3, #8]
 8001e02:	69ba      	ldr	r2, [r7, #24]
 8001e04:	68d2      	ldr	r2, [r2, #12]
 8001e06:	609a      	str	r2, [r3, #8]
 8001e08:	69bb      	ldr	r3, [r7, #24]
 8001e0a:	68db      	ldr	r3, [r3, #12]
 8001e0c:	69ba      	ldr	r2, [r7, #24]
 8001e0e:	6892      	ldr	r2, [r2, #8]
 8001e10:	605a      	str	r2, [r3, #4]
 8001e12:	693b      	ldr	r3, [r7, #16]
 8001e14:	685a      	ldr	r2, [r3, #4]
 8001e16:	69bb      	ldr	r3, [r7, #24]
 8001e18:	3304      	adds	r3, #4
 8001e1a:	429a      	cmp	r2, r3
 8001e1c:	d103      	bne.n	8001e26 <xTaskIncrementTick+0xd6>
 8001e1e:	69bb      	ldr	r3, [r7, #24]
 8001e20:	68da      	ldr	r2, [r3, #12]
 8001e22:	693b      	ldr	r3, [r7, #16]
 8001e24:	605a      	str	r2, [r3, #4]
 8001e26:	69bb      	ldr	r3, [r7, #24]
 8001e28:	2200      	movs	r2, #0
 8001e2a:	615a      	str	r2, [r3, #20]
 8001e2c:	693b      	ldr	r3, [r7, #16]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	1e5a      	subs	r2, r3, #1
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001e36:	69bb      	ldr	r3, [r7, #24]
 8001e38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d01e      	beq.n	8001e7c <xTaskIncrementTick+0x12c>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8001e3e:	69bb      	ldr	r3, [r7, #24]
 8001e40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e42:	60fb      	str	r3, [r7, #12]
 8001e44:	69bb      	ldr	r3, [r7, #24]
 8001e46:	69db      	ldr	r3, [r3, #28]
 8001e48:	69ba      	ldr	r2, [r7, #24]
 8001e4a:	6a12      	ldr	r2, [r2, #32]
 8001e4c:	609a      	str	r2, [r3, #8]
 8001e4e:	69bb      	ldr	r3, [r7, #24]
 8001e50:	6a1b      	ldr	r3, [r3, #32]
 8001e52:	69ba      	ldr	r2, [r7, #24]
 8001e54:	69d2      	ldr	r2, [r2, #28]
 8001e56:	605a      	str	r2, [r3, #4]
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	685a      	ldr	r2, [r3, #4]
 8001e5c:	69bb      	ldr	r3, [r7, #24]
 8001e5e:	3318      	adds	r3, #24
 8001e60:	429a      	cmp	r2, r3
 8001e62:	d103      	bne.n	8001e6c <xTaskIncrementTick+0x11c>
 8001e64:	69bb      	ldr	r3, [r7, #24]
 8001e66:	6a1a      	ldr	r2, [r3, #32]
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	605a      	str	r2, [r3, #4]
 8001e6c:	69bb      	ldr	r3, [r7, #24]
 8001e6e:	2200      	movs	r2, #0
 8001e70:	629a      	str	r2, [r3, #40]	; 0x28
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	1e5a      	subs	r2, r3, #1
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8001e7c:	69bb      	ldr	r3, [r7, #24]
 8001e7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e80:	2201      	movs	r2, #1
 8001e82:	409a      	lsls	r2, r3
 8001e84:	4b38      	ldr	r3, [pc, #224]	; (8001f68 <xTaskIncrementTick+0x218>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4313      	orrs	r3, r2
 8001e8a:	4a37      	ldr	r2, [pc, #220]	; (8001f68 <xTaskIncrementTick+0x218>)
 8001e8c:	6013      	str	r3, [r2, #0]
 8001e8e:	69bb      	ldr	r3, [r7, #24]
 8001e90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e92:	4936      	ldr	r1, [pc, #216]	; (8001f6c <xTaskIncrementTick+0x21c>)
 8001e94:	4613      	mov	r3, r2
 8001e96:	009b      	lsls	r3, r3, #2
 8001e98:	4413      	add	r3, r2
 8001e9a:	009b      	lsls	r3, r3, #2
 8001e9c:	440b      	add	r3, r1
 8001e9e:	3304      	adds	r3, #4
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	60bb      	str	r3, [r7, #8]
 8001ea4:	69bb      	ldr	r3, [r7, #24]
 8001ea6:	68ba      	ldr	r2, [r7, #8]
 8001ea8:	609a      	str	r2, [r3, #8]
 8001eaa:	68bb      	ldr	r3, [r7, #8]
 8001eac:	689a      	ldr	r2, [r3, #8]
 8001eae:	69bb      	ldr	r3, [r7, #24]
 8001eb0:	60da      	str	r2, [r3, #12]
 8001eb2:	68bb      	ldr	r3, [r7, #8]
 8001eb4:	689b      	ldr	r3, [r3, #8]
 8001eb6:	69ba      	ldr	r2, [r7, #24]
 8001eb8:	3204      	adds	r2, #4
 8001eba:	605a      	str	r2, [r3, #4]
 8001ebc:	69bb      	ldr	r3, [r7, #24]
 8001ebe:	1d1a      	adds	r2, r3, #4
 8001ec0:	68bb      	ldr	r3, [r7, #8]
 8001ec2:	609a      	str	r2, [r3, #8]
 8001ec4:	69bb      	ldr	r3, [r7, #24]
 8001ec6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ec8:	4613      	mov	r3, r2
 8001eca:	009b      	lsls	r3, r3, #2
 8001ecc:	4413      	add	r3, r2
 8001ece:	009b      	lsls	r3, r3, #2
 8001ed0:	4a26      	ldr	r2, [pc, #152]	; (8001f6c <xTaskIncrementTick+0x21c>)
 8001ed2:	441a      	add	r2, r3
 8001ed4:	69bb      	ldr	r3, [r7, #24]
 8001ed6:	615a      	str	r2, [r3, #20]
 8001ed8:	69bb      	ldr	r3, [r7, #24]
 8001eda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001edc:	4923      	ldr	r1, [pc, #140]	; (8001f6c <xTaskIncrementTick+0x21c>)
 8001ede:	4613      	mov	r3, r2
 8001ee0:	009b      	lsls	r3, r3, #2
 8001ee2:	4413      	add	r3, r2
 8001ee4:	009b      	lsls	r3, r3, #2
 8001ee6:	440b      	add	r3, r1
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	1c59      	adds	r1, r3, #1
 8001eec:	481f      	ldr	r0, [pc, #124]	; (8001f6c <xTaskIncrementTick+0x21c>)
 8001eee:	4613      	mov	r3, r2
 8001ef0:	009b      	lsls	r3, r3, #2
 8001ef2:	4413      	add	r3, r2
 8001ef4:	009b      	lsls	r3, r3, #2
 8001ef6:	4403      	add	r3, r0
 8001ef8:	6019      	str	r1, [r3, #0]
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001efa:	69bb      	ldr	r3, [r7, #24]
 8001efc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001efe:	4b1c      	ldr	r3, [pc, #112]	; (8001f70 <xTaskIncrementTick+0x220>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f04:	429a      	cmp	r2, r3
 8001f06:	f4ff af5d 	bcc.w	8001dc4 <xTaskIncrementTick+0x74>
                            {
                                xSwitchRequired = pdTRUE;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	627b      	str	r3, [r7, #36]	; 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001f0e:	e759      	b.n	8001dc4 <xTaskIncrementTick+0x74>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8001f10:	4b17      	ldr	r3, [pc, #92]	; (8001f70 <xTaskIncrementTick+0x220>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f16:	4915      	ldr	r1, [pc, #84]	; (8001f6c <xTaskIncrementTick+0x21c>)
 8001f18:	4613      	mov	r3, r2
 8001f1a:	009b      	lsls	r3, r3, #2
 8001f1c:	4413      	add	r3, r2
 8001f1e:	009b      	lsls	r3, r3, #2
 8001f20:	440b      	add	r3, r1
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	2b01      	cmp	r3, #1
 8001f26:	d901      	bls.n	8001f2c <xTaskIncrementTick+0x1dc>
                {
                    xSwitchRequired = pdTRUE;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	627b      	str	r3, [r7, #36]	; 0x24
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 8001f2c:	4b11      	ldr	r3, [pc, #68]	; (8001f74 <xTaskIncrementTick+0x224>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d007      	beq.n	8001f44 <xTaskIncrementTick+0x1f4>
                {
                    xSwitchRequired = pdTRUE;
 8001f34:	2301      	movs	r3, #1
 8001f36:	627b      	str	r3, [r7, #36]	; 0x24
 8001f38:	e004      	b.n	8001f44 <xTaskIncrementTick+0x1f4>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8001f3a:	4b0f      	ldr	r3, [pc, #60]	; (8001f78 <xTaskIncrementTick+0x228>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	3301      	adds	r3, #1
 8001f40:	4a0d      	ldr	r2, [pc, #52]	; (8001f78 <xTaskIncrementTick+0x228>)
 8001f42:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8001f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	3728      	adds	r7, #40	; 0x28
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	20012d70 	.word	0x20012d70
 8001f54:	20012d4c 	.word	0x20012d4c
 8001f58:	20012d00 	.word	0x20012d00
 8001f5c:	20012d04 	.word	0x20012d04
 8001f60:	20012d60 	.word	0x20012d60
 8001f64:	20012d68 	.word	0x20012d68
 8001f68:	20012d50 	.word	0x20012d50
 8001f6c:	20012c74 	.word	0x20012c74
 8001f70:	20012c70 	.word	0x20012c70
 8001f74:	20012d5c 	.word	0x20012d5c
 8001f78:	20012d58 	.word	0x20012d58

08001f7c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b087      	sub	sp, #28
 8001f80:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8001f82:	4b26      	ldr	r3, [pc, #152]	; (800201c <vTaskSwitchContext+0xa0>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d003      	beq.n	8001f92 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8001f8a:	4b25      	ldr	r3, [pc, #148]	; (8002020 <vTaskSwitchContext+0xa4>)
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8001f90:	e03e      	b.n	8002010 <vTaskSwitchContext+0x94>
        xYieldPending = pdFALSE;
 8001f92:	4b23      	ldr	r3, [pc, #140]	; (8002020 <vTaskSwitchContext+0xa4>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001f98:	4b22      	ldr	r3, [pc, #136]	; (8002024 <vTaskSwitchContext+0xa8>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	fab3 f383 	clz	r3, r3
 8001fa4:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8001fa6:	7afb      	ldrb	r3, [r7, #11]
 8001fa8:	f1c3 031f 	rsb	r3, r3, #31
 8001fac:	617b      	str	r3, [r7, #20]
 8001fae:	491e      	ldr	r1, [pc, #120]	; (8002028 <vTaskSwitchContext+0xac>)
 8001fb0:	697a      	ldr	r2, [r7, #20]
 8001fb2:	4613      	mov	r3, r2
 8001fb4:	009b      	lsls	r3, r3, #2
 8001fb6:	4413      	add	r3, r2
 8001fb8:	009b      	lsls	r3, r3, #2
 8001fba:	440b      	add	r3, r1
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d109      	bne.n	8001fd6 <vTaskSwitchContext+0x5a>
        __asm volatile
 8001fc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fc6:	f383 8811 	msr	BASEPRI, r3
 8001fca:	f3bf 8f6f 	isb	sy
 8001fce:	f3bf 8f4f 	dsb	sy
 8001fd2:	607b      	str	r3, [r7, #4]
 8001fd4:	e7fe      	b.n	8001fd4 <vTaskSwitchContext+0x58>
 8001fd6:	697a      	ldr	r2, [r7, #20]
 8001fd8:	4613      	mov	r3, r2
 8001fda:	009b      	lsls	r3, r3, #2
 8001fdc:	4413      	add	r3, r2
 8001fde:	009b      	lsls	r3, r3, #2
 8001fe0:	4a11      	ldr	r2, [pc, #68]	; (8002028 <vTaskSwitchContext+0xac>)
 8001fe2:	4413      	add	r3, r2
 8001fe4:	613b      	str	r3, [r7, #16]
 8001fe6:	693b      	ldr	r3, [r7, #16]
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	685a      	ldr	r2, [r3, #4]
 8001fec:	693b      	ldr	r3, [r7, #16]
 8001fee:	605a      	str	r2, [r3, #4]
 8001ff0:	693b      	ldr	r3, [r7, #16]
 8001ff2:	685a      	ldr	r2, [r3, #4]
 8001ff4:	693b      	ldr	r3, [r7, #16]
 8001ff6:	3308      	adds	r3, #8
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	d104      	bne.n	8002006 <vTaskSwitchContext+0x8a>
 8001ffc:	693b      	ldr	r3, [r7, #16]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	685a      	ldr	r2, [r3, #4]
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	605a      	str	r2, [r3, #4]
 8002006:	693b      	ldr	r3, [r7, #16]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	68db      	ldr	r3, [r3, #12]
 800200c:	4a07      	ldr	r2, [pc, #28]	; (800202c <vTaskSwitchContext+0xb0>)
 800200e:	6013      	str	r3, [r2, #0]
}
 8002010:	bf00      	nop
 8002012:	371c      	adds	r7, #28
 8002014:	46bd      	mov	sp, r7
 8002016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201a:	4770      	bx	lr
 800201c:	20012d70 	.word	0x20012d70
 8002020:	20012d5c 	.word	0x20012d5c
 8002024:	20012d50 	.word	0x20012d50
 8002028:	20012c74 	.word	0x20012c74
 800202c:	20012c70 	.word	0x20012c70

08002030 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b084      	sub	sp, #16
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
 8002038:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d109      	bne.n	8002054 <vTaskPlaceOnEventList+0x24>
 8002040:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002044:	f383 8811 	msr	BASEPRI, r3
 8002048:	f3bf 8f6f 	isb	sy
 800204c:	f3bf 8f4f 	dsb	sy
 8002050:	60fb      	str	r3, [r7, #12]
 8002052:	e7fe      	b.n	8002052 <vTaskPlaceOnEventList+0x22>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002054:	4b07      	ldr	r3, [pc, #28]	; (8002074 <vTaskPlaceOnEventList+0x44>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	3318      	adds	r3, #24
 800205a:	4619      	mov	r1, r3
 800205c:	6878      	ldr	r0, [r7, #4]
 800205e:	f7fe fc1e 	bl	800089e <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002062:	2101      	movs	r1, #1
 8002064:	6838      	ldr	r0, [r7, #0]
 8002066:	f000 fa75 	bl	8002554 <prvAddCurrentTaskToDelayedList>
}
 800206a:	bf00      	nop
 800206c:	3710      	adds	r7, #16
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	20012c70 	.word	0x20012c70

08002078 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8002078:	b580      	push	{r7, lr}
 800207a:	b086      	sub	sp, #24
 800207c:	af00      	add	r7, sp, #0
 800207e:	60f8      	str	r0, [r7, #12]
 8002080:	60b9      	str	r1, [r7, #8]
 8002082:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d109      	bne.n	800209e <vTaskPlaceOnEventListRestricted+0x26>
 800208a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800208e:	f383 8811 	msr	BASEPRI, r3
 8002092:	f3bf 8f6f 	isb	sy
 8002096:	f3bf 8f4f 	dsb	sy
 800209a:	613b      	str	r3, [r7, #16]
 800209c:	e7fe      	b.n	800209c <vTaskPlaceOnEventListRestricted+0x24>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	685b      	ldr	r3, [r3, #4]
 80020a2:	617b      	str	r3, [r7, #20]
 80020a4:	4b15      	ldr	r3, [pc, #84]	; (80020fc <vTaskPlaceOnEventListRestricted+0x84>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	697a      	ldr	r2, [r7, #20]
 80020aa:	61da      	str	r2, [r3, #28]
 80020ac:	4b13      	ldr	r3, [pc, #76]	; (80020fc <vTaskPlaceOnEventListRestricted+0x84>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	697a      	ldr	r2, [r7, #20]
 80020b2:	6892      	ldr	r2, [r2, #8]
 80020b4:	621a      	str	r2, [r3, #32]
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	689b      	ldr	r3, [r3, #8]
 80020ba:	4a10      	ldr	r2, [pc, #64]	; (80020fc <vTaskPlaceOnEventListRestricted+0x84>)
 80020bc:	6812      	ldr	r2, [r2, #0]
 80020be:	3218      	adds	r2, #24
 80020c0:	605a      	str	r2, [r3, #4]
 80020c2:	4b0e      	ldr	r3, [pc, #56]	; (80020fc <vTaskPlaceOnEventListRestricted+0x84>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f103 0218 	add.w	r2, r3, #24
 80020ca:	697b      	ldr	r3, [r7, #20]
 80020cc:	609a      	str	r2, [r3, #8]
 80020ce:	4b0b      	ldr	r3, [pc, #44]	; (80020fc <vTaskPlaceOnEventListRestricted+0x84>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	68fa      	ldr	r2, [r7, #12]
 80020d4:	629a      	str	r2, [r3, #40]	; 0x28
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	1c5a      	adds	r2, r3, #1
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d002      	beq.n	80020ec <vTaskPlaceOnEventListRestricted+0x74>
        {
            xTicksToWait = portMAX_DELAY;
 80020e6:	f04f 33ff 	mov.w	r3, #4294967295
 80020ea:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80020ec:	6879      	ldr	r1, [r7, #4]
 80020ee:	68b8      	ldr	r0, [r7, #8]
 80020f0:	f000 fa30 	bl	8002554 <prvAddCurrentTaskToDelayedList>
    }
 80020f4:	bf00      	nop
 80020f6:	3718      	adds	r7, #24
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	20012c70 	.word	0x20012c70

08002100 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002100:	b480      	push	{r7}
 8002102:	b08b      	sub	sp, #44	; 0x2c
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	68db      	ldr	r3, [r3, #12]
 800210c:	68db      	ldr	r3, [r3, #12]
 800210e:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8002110:	6a3b      	ldr	r3, [r7, #32]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d109      	bne.n	800212a <xTaskRemoveFromEventList+0x2a>
 8002116:	f04f 0350 	mov.w	r3, #80	; 0x50
 800211a:	f383 8811 	msr	BASEPRI, r3
 800211e:	f3bf 8f6f 	isb	sy
 8002122:	f3bf 8f4f 	dsb	sy
 8002126:	60fb      	str	r3, [r7, #12]
 8002128:	e7fe      	b.n	8002128 <xTaskRemoveFromEventList+0x28>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 800212a:	6a3b      	ldr	r3, [r7, #32]
 800212c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800212e:	61fb      	str	r3, [r7, #28]
 8002130:	6a3b      	ldr	r3, [r7, #32]
 8002132:	69db      	ldr	r3, [r3, #28]
 8002134:	6a3a      	ldr	r2, [r7, #32]
 8002136:	6a12      	ldr	r2, [r2, #32]
 8002138:	609a      	str	r2, [r3, #8]
 800213a:	6a3b      	ldr	r3, [r7, #32]
 800213c:	6a1b      	ldr	r3, [r3, #32]
 800213e:	6a3a      	ldr	r2, [r7, #32]
 8002140:	69d2      	ldr	r2, [r2, #28]
 8002142:	605a      	str	r2, [r3, #4]
 8002144:	69fb      	ldr	r3, [r7, #28]
 8002146:	685a      	ldr	r2, [r3, #4]
 8002148:	6a3b      	ldr	r3, [r7, #32]
 800214a:	3318      	adds	r3, #24
 800214c:	429a      	cmp	r2, r3
 800214e:	d103      	bne.n	8002158 <xTaskRemoveFromEventList+0x58>
 8002150:	6a3b      	ldr	r3, [r7, #32]
 8002152:	6a1a      	ldr	r2, [r3, #32]
 8002154:	69fb      	ldr	r3, [r7, #28]
 8002156:	605a      	str	r2, [r3, #4]
 8002158:	6a3b      	ldr	r3, [r7, #32]
 800215a:	2200      	movs	r2, #0
 800215c:	629a      	str	r2, [r3, #40]	; 0x28
 800215e:	69fb      	ldr	r3, [r7, #28]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	1e5a      	subs	r2, r3, #1
 8002164:	69fb      	ldr	r3, [r7, #28]
 8002166:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002168:	4b4a      	ldr	r3, [pc, #296]	; (8002294 <xTaskRemoveFromEventList+0x194>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d15e      	bne.n	800222e <xTaskRemoveFromEventList+0x12e>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8002170:	6a3b      	ldr	r3, [r7, #32]
 8002172:	695b      	ldr	r3, [r3, #20]
 8002174:	61bb      	str	r3, [r7, #24]
 8002176:	6a3b      	ldr	r3, [r7, #32]
 8002178:	689b      	ldr	r3, [r3, #8]
 800217a:	6a3a      	ldr	r2, [r7, #32]
 800217c:	68d2      	ldr	r2, [r2, #12]
 800217e:	609a      	str	r2, [r3, #8]
 8002180:	6a3b      	ldr	r3, [r7, #32]
 8002182:	68db      	ldr	r3, [r3, #12]
 8002184:	6a3a      	ldr	r2, [r7, #32]
 8002186:	6892      	ldr	r2, [r2, #8]
 8002188:	605a      	str	r2, [r3, #4]
 800218a:	69bb      	ldr	r3, [r7, #24]
 800218c:	685a      	ldr	r2, [r3, #4]
 800218e:	6a3b      	ldr	r3, [r7, #32]
 8002190:	3304      	adds	r3, #4
 8002192:	429a      	cmp	r2, r3
 8002194:	d103      	bne.n	800219e <xTaskRemoveFromEventList+0x9e>
 8002196:	6a3b      	ldr	r3, [r7, #32]
 8002198:	68da      	ldr	r2, [r3, #12]
 800219a:	69bb      	ldr	r3, [r7, #24]
 800219c:	605a      	str	r2, [r3, #4]
 800219e:	6a3b      	ldr	r3, [r7, #32]
 80021a0:	2200      	movs	r2, #0
 80021a2:	615a      	str	r2, [r3, #20]
 80021a4:	69bb      	ldr	r3, [r7, #24]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	1e5a      	subs	r2, r3, #1
 80021aa:	69bb      	ldr	r3, [r7, #24]
 80021ac:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 80021ae:	6a3b      	ldr	r3, [r7, #32]
 80021b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021b2:	2201      	movs	r2, #1
 80021b4:	409a      	lsls	r2, r3
 80021b6:	4b38      	ldr	r3, [pc, #224]	; (8002298 <xTaskRemoveFromEventList+0x198>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4313      	orrs	r3, r2
 80021bc:	4a36      	ldr	r2, [pc, #216]	; (8002298 <xTaskRemoveFromEventList+0x198>)
 80021be:	6013      	str	r3, [r2, #0]
 80021c0:	6a3b      	ldr	r3, [r7, #32]
 80021c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021c4:	4935      	ldr	r1, [pc, #212]	; (800229c <xTaskRemoveFromEventList+0x19c>)
 80021c6:	4613      	mov	r3, r2
 80021c8:	009b      	lsls	r3, r3, #2
 80021ca:	4413      	add	r3, r2
 80021cc:	009b      	lsls	r3, r3, #2
 80021ce:	440b      	add	r3, r1
 80021d0:	3304      	adds	r3, #4
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	617b      	str	r3, [r7, #20]
 80021d6:	6a3b      	ldr	r3, [r7, #32]
 80021d8:	697a      	ldr	r2, [r7, #20]
 80021da:	609a      	str	r2, [r3, #8]
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	689a      	ldr	r2, [r3, #8]
 80021e0:	6a3b      	ldr	r3, [r7, #32]
 80021e2:	60da      	str	r2, [r3, #12]
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	689b      	ldr	r3, [r3, #8]
 80021e8:	6a3a      	ldr	r2, [r7, #32]
 80021ea:	3204      	adds	r2, #4
 80021ec:	605a      	str	r2, [r3, #4]
 80021ee:	6a3b      	ldr	r3, [r7, #32]
 80021f0:	1d1a      	adds	r2, r3, #4
 80021f2:	697b      	ldr	r3, [r7, #20]
 80021f4:	609a      	str	r2, [r3, #8]
 80021f6:	6a3b      	ldr	r3, [r7, #32]
 80021f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021fa:	4613      	mov	r3, r2
 80021fc:	009b      	lsls	r3, r3, #2
 80021fe:	4413      	add	r3, r2
 8002200:	009b      	lsls	r3, r3, #2
 8002202:	4a26      	ldr	r2, [pc, #152]	; (800229c <xTaskRemoveFromEventList+0x19c>)
 8002204:	441a      	add	r2, r3
 8002206:	6a3b      	ldr	r3, [r7, #32]
 8002208:	615a      	str	r2, [r3, #20]
 800220a:	6a3b      	ldr	r3, [r7, #32]
 800220c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800220e:	4923      	ldr	r1, [pc, #140]	; (800229c <xTaskRemoveFromEventList+0x19c>)
 8002210:	4613      	mov	r3, r2
 8002212:	009b      	lsls	r3, r3, #2
 8002214:	4413      	add	r3, r2
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	440b      	add	r3, r1
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	1c59      	adds	r1, r3, #1
 800221e:	481f      	ldr	r0, [pc, #124]	; (800229c <xTaskRemoveFromEventList+0x19c>)
 8002220:	4613      	mov	r3, r2
 8002222:	009b      	lsls	r3, r3, #2
 8002224:	4413      	add	r3, r2
 8002226:	009b      	lsls	r3, r3, #2
 8002228:	4403      	add	r3, r0
 800222a:	6019      	str	r1, [r3, #0]
 800222c:	e01b      	b.n	8002266 <xTaskRemoveFromEventList+0x166>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800222e:	4b1c      	ldr	r3, [pc, #112]	; (80022a0 <xTaskRemoveFromEventList+0x1a0>)
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	613b      	str	r3, [r7, #16]
 8002234:	6a3b      	ldr	r3, [r7, #32]
 8002236:	693a      	ldr	r2, [r7, #16]
 8002238:	61da      	str	r2, [r3, #28]
 800223a:	693b      	ldr	r3, [r7, #16]
 800223c:	689a      	ldr	r2, [r3, #8]
 800223e:	6a3b      	ldr	r3, [r7, #32]
 8002240:	621a      	str	r2, [r3, #32]
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	689b      	ldr	r3, [r3, #8]
 8002246:	6a3a      	ldr	r2, [r7, #32]
 8002248:	3218      	adds	r2, #24
 800224a:	605a      	str	r2, [r3, #4]
 800224c:	6a3b      	ldr	r3, [r7, #32]
 800224e:	f103 0218 	add.w	r2, r3, #24
 8002252:	693b      	ldr	r3, [r7, #16]
 8002254:	609a      	str	r2, [r3, #8]
 8002256:	6a3b      	ldr	r3, [r7, #32]
 8002258:	4a11      	ldr	r2, [pc, #68]	; (80022a0 <xTaskRemoveFromEventList+0x1a0>)
 800225a:	629a      	str	r2, [r3, #40]	; 0x28
 800225c:	4b10      	ldr	r3, [pc, #64]	; (80022a0 <xTaskRemoveFromEventList+0x1a0>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	3301      	adds	r3, #1
 8002262:	4a0f      	ldr	r2, [pc, #60]	; (80022a0 <xTaskRemoveFromEventList+0x1a0>)
 8002264:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002266:	6a3b      	ldr	r3, [r7, #32]
 8002268:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800226a:	4b0e      	ldr	r3, [pc, #56]	; (80022a4 <xTaskRemoveFromEventList+0x1a4>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002270:	429a      	cmp	r2, r3
 8002272:	d905      	bls.n	8002280 <xTaskRemoveFromEventList+0x180>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8002274:	2301      	movs	r3, #1
 8002276:	627b      	str	r3, [r7, #36]	; 0x24

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8002278:	4b0b      	ldr	r3, [pc, #44]	; (80022a8 <xTaskRemoveFromEventList+0x1a8>)
 800227a:	2201      	movs	r2, #1
 800227c:	601a      	str	r2, [r3, #0]
 800227e:	e001      	b.n	8002284 <xTaskRemoveFromEventList+0x184>
    }
    else
    {
        xReturn = pdFALSE;
 8002280:	2300      	movs	r3, #0
 8002282:	627b      	str	r3, [r7, #36]	; 0x24
    }

    return xReturn;
 8002284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8002286:	4618      	mov	r0, r3
 8002288:	372c      	adds	r7, #44	; 0x2c
 800228a:	46bd      	mov	sp, r7
 800228c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002290:	4770      	bx	lr
 8002292:	bf00      	nop
 8002294:	20012d70 	.word	0x20012d70
 8002298:	20012d50 	.word	0x20012d50
 800229c:	20012c74 	.word	0x20012c74
 80022a0:	20012d08 	.word	0x20012d08
 80022a4:	20012c70 	.word	0x20012c70
 80022a8:	20012d5c 	.word	0x20012d5c

080022ac <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80022ac:	b480      	push	{r7}
 80022ae:	b083      	sub	sp, #12
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80022b4:	4b06      	ldr	r3, [pc, #24]	; (80022d0 <vTaskInternalSetTimeOutState+0x24>)
 80022b6:	681a      	ldr	r2, [r3, #0]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80022bc:	4b05      	ldr	r3, [pc, #20]	; (80022d4 <vTaskInternalSetTimeOutState+0x28>)
 80022be:	681a      	ldr	r2, [r3, #0]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	605a      	str	r2, [r3, #4]
}
 80022c4:	bf00      	nop
 80022c6:	370c      	adds	r7, #12
 80022c8:	46bd      	mov	sp, r7
 80022ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ce:	4770      	bx	lr
 80022d0:	20012d60 	.word	0x20012d60
 80022d4:	20012d4c 	.word	0x20012d4c

080022d8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b088      	sub	sp, #32
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
 80022e0:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d109      	bne.n	80022fc <xTaskCheckForTimeOut+0x24>
 80022e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022ec:	f383 8811 	msr	BASEPRI, r3
 80022f0:	f3bf 8f6f 	isb	sy
 80022f4:	f3bf 8f4f 	dsb	sy
 80022f8:	613b      	str	r3, [r7, #16]
 80022fa:	e7fe      	b.n	80022fa <xTaskCheckForTimeOut+0x22>
    configASSERT( pxTicksToWait );
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d109      	bne.n	8002316 <xTaskCheckForTimeOut+0x3e>
 8002302:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002306:	f383 8811 	msr	BASEPRI, r3
 800230a:	f3bf 8f6f 	isb	sy
 800230e:	f3bf 8f4f 	dsb	sy
 8002312:	60fb      	str	r3, [r7, #12]
 8002314:	e7fe      	b.n	8002314 <xTaskCheckForTimeOut+0x3c>

    taskENTER_CRITICAL();
 8002316:	f7fe fc4b 	bl	8000bb0 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 800231a:	4b1f      	ldr	r3, [pc, #124]	; (8002398 <xTaskCheckForTimeOut+0xc0>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	69ba      	ldr	r2, [r7, #24]
 8002326:	1ad3      	subs	r3, r2, r3
 8002328:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002332:	d102      	bne.n	800233a <xTaskCheckForTimeOut+0x62>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8002334:	2300      	movs	r3, #0
 8002336:	61fb      	str	r3, [r7, #28]
 8002338:	e026      	b.n	8002388 <xTaskCheckForTimeOut+0xb0>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	4b17      	ldr	r3, [pc, #92]	; (800239c <xTaskCheckForTimeOut+0xc4>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	429a      	cmp	r2, r3
 8002344:	d00a      	beq.n	800235c <xTaskCheckForTimeOut+0x84>
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	685a      	ldr	r2, [r3, #4]
 800234a:	69bb      	ldr	r3, [r7, #24]
 800234c:	429a      	cmp	r2, r3
 800234e:	d805      	bhi.n	800235c <xTaskCheckForTimeOut+0x84>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8002350:	2301      	movs	r3, #1
 8002352:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	2200      	movs	r2, #0
 8002358:	601a      	str	r2, [r3, #0]
 800235a:	e015      	b.n	8002388 <xTaskCheckForTimeOut+0xb0>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	429a      	cmp	r2, r3
 8002364:	d90b      	bls.n	800237e <xTaskCheckForTimeOut+0xa6>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	681a      	ldr	r2, [r3, #0]
 800236a:	697b      	ldr	r3, [r7, #20]
 800236c:	1ad2      	subs	r2, r2, r3
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8002372:	6878      	ldr	r0, [r7, #4]
 8002374:	f7ff ff9a 	bl	80022ac <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8002378:	2300      	movs	r3, #0
 800237a:	61fb      	str	r3, [r7, #28]
 800237c:	e004      	b.n	8002388 <xTaskCheckForTimeOut+0xb0>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	2200      	movs	r2, #0
 8002382:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8002384:	2301      	movs	r3, #1
 8002386:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8002388:	f7fe fc40 	bl	8000c0c <vPortExitCritical>

    return xReturn;
 800238c:	69fb      	ldr	r3, [r7, #28]
}
 800238e:	4618      	mov	r0, r3
 8002390:	3720      	adds	r7, #32
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop
 8002398:	20012d4c 	.word	0x20012d4c
 800239c:	20012d60 	.word	0x20012d60

080023a0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80023a0:	b480      	push	{r7}
 80023a2:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 80023a4:	4b03      	ldr	r3, [pc, #12]	; (80023b4 <vTaskMissedYield+0x14>)
 80023a6:	2201      	movs	r2, #1
 80023a8:	601a      	str	r2, [r3, #0]
}
 80023aa:	bf00      	nop
 80023ac:	46bd      	mov	sp, r7
 80023ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b2:	4770      	bx	lr
 80023b4:	20012d5c 	.word	0x20012d5c

080023b8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b082      	sub	sp, #8
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80023c0:	f000 f852 	bl	8002468 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80023c4:	4b06      	ldr	r3, [pc, #24]	; (80023e0 <prvIdleTask+0x28>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	2b01      	cmp	r3, #1
 80023ca:	d9f9      	bls.n	80023c0 <prvIdleTask+0x8>
                {
                    taskYIELD();
 80023cc:	4b05      	ldr	r3, [pc, #20]	; (80023e4 <prvIdleTask+0x2c>)
 80023ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80023d2:	601a      	str	r2, [r3, #0]
 80023d4:	f3bf 8f4f 	dsb	sy
 80023d8:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 80023dc:	e7f0      	b.n	80023c0 <prvIdleTask+0x8>
 80023de:	bf00      	nop
 80023e0:	20012c74 	.word	0x20012c74
 80023e4:	e000ed04 	.word	0xe000ed04

080023e8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80023ee:	2300      	movs	r3, #0
 80023f0:	607b      	str	r3, [r7, #4]
 80023f2:	e00c      	b.n	800240e <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80023f4:	687a      	ldr	r2, [r7, #4]
 80023f6:	4613      	mov	r3, r2
 80023f8:	009b      	lsls	r3, r3, #2
 80023fa:	4413      	add	r3, r2
 80023fc:	009b      	lsls	r3, r3, #2
 80023fe:	4a12      	ldr	r2, [pc, #72]	; (8002448 <prvInitialiseTaskLists+0x60>)
 8002400:	4413      	add	r3, r2
 8002402:	4618      	mov	r0, r3
 8002404:	f7fe fa1e 	bl	8000844 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	3301      	adds	r3, #1
 800240c:	607b      	str	r3, [r7, #4]
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2b04      	cmp	r3, #4
 8002412:	d9ef      	bls.n	80023f4 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8002414:	480d      	ldr	r0, [pc, #52]	; (800244c <prvInitialiseTaskLists+0x64>)
 8002416:	f7fe fa15 	bl	8000844 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800241a:	480d      	ldr	r0, [pc, #52]	; (8002450 <prvInitialiseTaskLists+0x68>)
 800241c:	f7fe fa12 	bl	8000844 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8002420:	480c      	ldr	r0, [pc, #48]	; (8002454 <prvInitialiseTaskLists+0x6c>)
 8002422:	f7fe fa0f 	bl	8000844 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8002426:	480c      	ldr	r0, [pc, #48]	; (8002458 <prvInitialiseTaskLists+0x70>)
 8002428:	f7fe fa0c 	bl	8000844 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 800242c:	480b      	ldr	r0, [pc, #44]	; (800245c <prvInitialiseTaskLists+0x74>)
 800242e:	f7fe fa09 	bl	8000844 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8002432:	4b0b      	ldr	r3, [pc, #44]	; (8002460 <prvInitialiseTaskLists+0x78>)
 8002434:	4a05      	ldr	r2, [pc, #20]	; (800244c <prvInitialiseTaskLists+0x64>)
 8002436:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002438:	4b0a      	ldr	r3, [pc, #40]	; (8002464 <prvInitialiseTaskLists+0x7c>)
 800243a:	4a05      	ldr	r2, [pc, #20]	; (8002450 <prvInitialiseTaskLists+0x68>)
 800243c:	601a      	str	r2, [r3, #0]
}
 800243e:	bf00      	nop
 8002440:	3708      	adds	r7, #8
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	20012c74 	.word	0x20012c74
 800244c:	20012cd8 	.word	0x20012cd8
 8002450:	20012cec 	.word	0x20012cec
 8002454:	20012d08 	.word	0x20012d08
 8002458:	20012d1c 	.word	0x20012d1c
 800245c:	20012d34 	.word	0x20012d34
 8002460:	20012d00 	.word	0x20012d00
 8002464:	20012d04 	.word	0x20012d04

08002468 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b082      	sub	sp, #8
 800246c:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800246e:	e019      	b.n	80024a4 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8002470:	f7fe fb9e 	bl	8000bb0 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002474:	4b0f      	ldr	r3, [pc, #60]	; (80024b4 <prvCheckTasksWaitingTermination+0x4c>)
 8002476:	68db      	ldr	r3, [r3, #12]
 8002478:	68db      	ldr	r3, [r3, #12]
 800247a:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	3304      	adds	r3, #4
 8002480:	4618      	mov	r0, r3
 8002482:	f7fe fa45 	bl	8000910 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8002486:	4b0c      	ldr	r3, [pc, #48]	; (80024b8 <prvCheckTasksWaitingTermination+0x50>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	3b01      	subs	r3, #1
 800248c:	4a0a      	ldr	r2, [pc, #40]	; (80024b8 <prvCheckTasksWaitingTermination+0x50>)
 800248e:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8002490:	4b0a      	ldr	r3, [pc, #40]	; (80024bc <prvCheckTasksWaitingTermination+0x54>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	3b01      	subs	r3, #1
 8002496:	4a09      	ldr	r2, [pc, #36]	; (80024bc <prvCheckTasksWaitingTermination+0x54>)
 8002498:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 800249a:	f7fe fbb7 	bl	8000c0c <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 800249e:	6878      	ldr	r0, [r7, #4]
 80024a0:	f000 f80e 	bl	80024c0 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80024a4:	4b05      	ldr	r3, [pc, #20]	; (80024bc <prvCheckTasksWaitingTermination+0x54>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d1e1      	bne.n	8002470 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 80024ac:	bf00      	nop
 80024ae:	3708      	adds	r7, #8
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	20012d1c 	.word	0x20012d1c
 80024b8:	20012d48 	.word	0x20012d48
 80024bc:	20012d30 	.word	0x20012d30

080024c0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b082      	sub	sp, #8
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFreeStack( pxTCB->pxStack );
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024cc:	4618      	mov	r0, r3
 80024ce:	f7fe fd29 	bl	8000f24 <vPortFree>
                vPortFree( pxTCB );
 80024d2:	6878      	ldr	r0, [r7, #4]
 80024d4:	f7fe fd26 	bl	8000f24 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 80024d8:	bf00      	nop
 80024da:	3708      	adds	r7, #8
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}

080024e0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80024e0:	b480      	push	{r7}
 80024e2:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80024e4:	4b0a      	ldr	r3, [pc, #40]	; (8002510 <prvResetNextTaskUnblockTime+0x30>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d104      	bne.n	80024f8 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80024ee:	4b09      	ldr	r3, [pc, #36]	; (8002514 <prvResetNextTaskUnblockTime+0x34>)
 80024f0:	f04f 32ff 	mov.w	r2, #4294967295
 80024f4:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80024f6:	e005      	b.n	8002504 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80024f8:	4b05      	ldr	r3, [pc, #20]	; (8002510 <prvResetNextTaskUnblockTime+0x30>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	68db      	ldr	r3, [r3, #12]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a04      	ldr	r2, [pc, #16]	; (8002514 <prvResetNextTaskUnblockTime+0x34>)
 8002502:	6013      	str	r3, [r2, #0]
}
 8002504:	bf00      	nop
 8002506:	46bd      	mov	sp, r7
 8002508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250c:	4770      	bx	lr
 800250e:	bf00      	nop
 8002510:	20012d00 	.word	0x20012d00
 8002514:	20012d68 	.word	0x20012d68

08002518 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8002518:	b480      	push	{r7}
 800251a:	b083      	sub	sp, #12
 800251c:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 800251e:	4b0b      	ldr	r3, [pc, #44]	; (800254c <xTaskGetSchedulerState+0x34>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d102      	bne.n	800252c <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8002526:	2301      	movs	r3, #1
 8002528:	607b      	str	r3, [r7, #4]
 800252a:	e008      	b.n	800253e <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800252c:	4b08      	ldr	r3, [pc, #32]	; (8002550 <xTaskGetSchedulerState+0x38>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d102      	bne.n	800253a <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8002534:	2302      	movs	r3, #2
 8002536:	607b      	str	r3, [r7, #4]
 8002538:	e001      	b.n	800253e <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 800253a:	2300      	movs	r3, #0
 800253c:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 800253e:	687b      	ldr	r3, [r7, #4]
    }
 8002540:	4618      	mov	r0, r3
 8002542:	370c      	adds	r7, #12
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr
 800254c:	20012d54 	.word	0x20012d54
 8002550:	20012d70 	.word	0x20012d70

08002554 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b086      	sub	sp, #24
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
 800255c:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800255e:	4b36      	ldr	r3, [pc, #216]	; (8002638 <prvAddCurrentTaskToDelayedList+0xe4>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	617b      	str	r3, [r7, #20]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002564:	4b35      	ldr	r3, [pc, #212]	; (800263c <prvAddCurrentTaskToDelayedList+0xe8>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	3304      	adds	r3, #4
 800256a:	4618      	mov	r0, r3
 800256c:	f7fe f9d0 	bl	8000910 <uxListRemove>
 8002570:	4603      	mov	r3, r0
 8002572:	2b00      	cmp	r3, #0
 8002574:	d10b      	bne.n	800258e <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8002576:	4b31      	ldr	r3, [pc, #196]	; (800263c <prvAddCurrentTaskToDelayedList+0xe8>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800257c:	2201      	movs	r2, #1
 800257e:	fa02 f303 	lsl.w	r3, r2, r3
 8002582:	43da      	mvns	r2, r3
 8002584:	4b2e      	ldr	r3, [pc, #184]	; (8002640 <prvAddCurrentTaskToDelayedList+0xec>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4013      	ands	r3, r2
 800258a:	4a2d      	ldr	r2, [pc, #180]	; (8002640 <prvAddCurrentTaskToDelayedList+0xec>)
 800258c:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002594:	d124      	bne.n	80025e0 <prvAddCurrentTaskToDelayedList+0x8c>
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d021      	beq.n	80025e0 <prvAddCurrentTaskToDelayedList+0x8c>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
                listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800259c:	4b29      	ldr	r3, [pc, #164]	; (8002644 <prvAddCurrentTaskToDelayedList+0xf0>)
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	613b      	str	r3, [r7, #16]
 80025a2:	4b26      	ldr	r3, [pc, #152]	; (800263c <prvAddCurrentTaskToDelayedList+0xe8>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	693a      	ldr	r2, [r7, #16]
 80025a8:	609a      	str	r2, [r3, #8]
 80025aa:	4b24      	ldr	r3, [pc, #144]	; (800263c <prvAddCurrentTaskToDelayedList+0xe8>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	693a      	ldr	r2, [r7, #16]
 80025b0:	6892      	ldr	r2, [r2, #8]
 80025b2:	60da      	str	r2, [r3, #12]
 80025b4:	693b      	ldr	r3, [r7, #16]
 80025b6:	689b      	ldr	r3, [r3, #8]
 80025b8:	4a20      	ldr	r2, [pc, #128]	; (800263c <prvAddCurrentTaskToDelayedList+0xe8>)
 80025ba:	6812      	ldr	r2, [r2, #0]
 80025bc:	3204      	adds	r2, #4
 80025be:	605a      	str	r2, [r3, #4]
 80025c0:	4b1e      	ldr	r3, [pc, #120]	; (800263c <prvAddCurrentTaskToDelayedList+0xe8>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	1d1a      	adds	r2, r3, #4
 80025c6:	693b      	ldr	r3, [r7, #16]
 80025c8:	609a      	str	r2, [r3, #8]
 80025ca:	4b1c      	ldr	r3, [pc, #112]	; (800263c <prvAddCurrentTaskToDelayedList+0xe8>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4a1d      	ldr	r2, [pc, #116]	; (8002644 <prvAddCurrentTaskToDelayedList+0xf0>)
 80025d0:	615a      	str	r2, [r3, #20]
 80025d2:	4b1c      	ldr	r3, [pc, #112]	; (8002644 <prvAddCurrentTaskToDelayedList+0xf0>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	3301      	adds	r3, #1
 80025d8:	4a1a      	ldr	r2, [pc, #104]	; (8002644 <prvAddCurrentTaskToDelayedList+0xf0>)
 80025da:	6013      	str	r3, [r2, #0]
 80025dc:	bf00      	nop

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 80025de:	e026      	b.n	800262e <prvAddCurrentTaskToDelayedList+0xda>
                xTimeToWake = xConstTickCount + xTicksToWait;
 80025e0:	697a      	ldr	r2, [r7, #20]
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	4413      	add	r3, r2
 80025e6:	60fb      	str	r3, [r7, #12]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80025e8:	4b14      	ldr	r3, [pc, #80]	; (800263c <prvAddCurrentTaskToDelayedList+0xe8>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	68fa      	ldr	r2, [r7, #12]
 80025ee:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 80025f0:	68fa      	ldr	r2, [r7, #12]
 80025f2:	697b      	ldr	r3, [r7, #20]
 80025f4:	429a      	cmp	r2, r3
 80025f6:	d209      	bcs.n	800260c <prvAddCurrentTaskToDelayedList+0xb8>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80025f8:	4b13      	ldr	r3, [pc, #76]	; (8002648 <prvAddCurrentTaskToDelayedList+0xf4>)
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	4b0f      	ldr	r3, [pc, #60]	; (800263c <prvAddCurrentTaskToDelayedList+0xe8>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	3304      	adds	r3, #4
 8002602:	4619      	mov	r1, r3
 8002604:	4610      	mov	r0, r2
 8002606:	f7fe f94a 	bl	800089e <vListInsert>
}
 800260a:	e010      	b.n	800262e <prvAddCurrentTaskToDelayedList+0xda>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800260c:	4b0f      	ldr	r3, [pc, #60]	; (800264c <prvAddCurrentTaskToDelayedList+0xf8>)
 800260e:	681a      	ldr	r2, [r3, #0]
 8002610:	4b0a      	ldr	r3, [pc, #40]	; (800263c <prvAddCurrentTaskToDelayedList+0xe8>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	3304      	adds	r3, #4
 8002616:	4619      	mov	r1, r3
 8002618:	4610      	mov	r0, r2
 800261a:	f7fe f940 	bl	800089e <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 800261e:	4b0c      	ldr	r3, [pc, #48]	; (8002650 <prvAddCurrentTaskToDelayedList+0xfc>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	68fa      	ldr	r2, [r7, #12]
 8002624:	429a      	cmp	r2, r3
 8002626:	d202      	bcs.n	800262e <prvAddCurrentTaskToDelayedList+0xda>
                        xNextTaskUnblockTime = xTimeToWake;
 8002628:	4a09      	ldr	r2, [pc, #36]	; (8002650 <prvAddCurrentTaskToDelayedList+0xfc>)
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	6013      	str	r3, [r2, #0]
}
 800262e:	bf00      	nop
 8002630:	3718      	adds	r7, #24
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	20012d4c 	.word	0x20012d4c
 800263c:	20012c70 	.word	0x20012c70
 8002640:	20012d50 	.word	0x20012d50
 8002644:	20012d34 	.word	0x20012d34
 8002648:	20012d04 	.word	0x20012d04
 800264c:	20012d00 	.word	0x20012d00
 8002650:	20012d68 	.word	0x20012d68

08002654 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8002654:	b580      	push	{r7, lr}
 8002656:	b084      	sub	sp, #16
 8002658:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 800265a:	2300      	movs	r3, #0
 800265c:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 800265e:	f000 fa43 	bl	8002ae8 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8002662:	4b11      	ldr	r3, [pc, #68]	; (80026a8 <xTimerCreateTimerTask+0x54>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d00b      	beq.n	8002682 <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 800266a:	4b10      	ldr	r3, [pc, #64]	; (80026ac <xTimerCreateTimerTask+0x58>)
 800266c:	9301      	str	r3, [sp, #4]
 800266e:	2302      	movs	r3, #2
 8002670:	9300      	str	r3, [sp, #0]
 8002672:	2300      	movs	r3, #0
 8002674:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002678:	490d      	ldr	r1, [pc, #52]	; (80026b0 <xTimerCreateTimerTask+0x5c>)
 800267a:	480e      	ldr	r0, [pc, #56]	; (80026b4 <xTimerCreateTimerTask+0x60>)
 800267c:	f7ff f852 	bl	8001724 <xTaskCreate>
 8002680:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d109      	bne.n	800269c <xTimerCreateTimerTask+0x48>
 8002688:	f04f 0350 	mov.w	r3, #80	; 0x50
 800268c:	f383 8811 	msr	BASEPRI, r3
 8002690:	f3bf 8f6f 	isb	sy
 8002694:	f3bf 8f4f 	dsb	sy
 8002698:	603b      	str	r3, [r7, #0]
 800269a:	e7fe      	b.n	800269a <xTimerCreateTimerTask+0x46>
        return xReturn;
 800269c:	687b      	ldr	r3, [r7, #4]
    }
 800269e:	4618      	mov	r0, r3
 80026a0:	3708      	adds	r7, #8
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	bf00      	nop
 80026a8:	20012da4 	.word	0x20012da4
 80026ac:	20012da8 	.word	0x20012da8
 80026b0:	080032e0 	.word	0x080032e0
 80026b4:	08002759 	.word	0x08002759

080026b8 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b084      	sub	sp, #16
 80026bc:	af00      	add	r7, sp, #0
 80026be:	60f8      	str	r0, [r7, #12]
 80026c0:	60b9      	str	r1, [r7, #8]
 80026c2:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 80026c4:	e008      	b.n	80026d8 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	699b      	ldr	r3, [r3, #24]
 80026ca:	68ba      	ldr	r2, [r7, #8]
 80026cc:	4413      	add	r3, r2
 80026ce:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	6a1b      	ldr	r3, [r3, #32]
 80026d4:	68f8      	ldr	r0, [r7, #12]
 80026d6:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	699a      	ldr	r2, [r3, #24]
 80026dc:	68bb      	ldr	r3, [r7, #8]
 80026de:	18d1      	adds	r1, r2, r3
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	687a      	ldr	r2, [r7, #4]
 80026e4:	68f8      	ldr	r0, [r7, #12]
 80026e6:	f000 f8db 	bl	80028a0 <prvInsertTimerInActiveList>
 80026ea:	4603      	mov	r3, r0
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d1ea      	bne.n	80026c6 <prvReloadTimer+0xe>
        }
    }
 80026f0:	bf00      	nop
 80026f2:	3710      	adds	r7, #16
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bd80      	pop	{r7, pc}

080026f8 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b084      	sub	sp, #16
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
 8002700:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002702:	4b14      	ldr	r3, [pc, #80]	; (8002754 <prvProcessExpiredTimer+0x5c>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	68db      	ldr	r3, [r3, #12]
 8002708:	68db      	ldr	r3, [r3, #12]
 800270a:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	3304      	adds	r3, #4
 8002710:	4618      	mov	r0, r3
 8002712:	f7fe f8fd 	bl	8000910 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800271c:	f003 0304 	and.w	r3, r3, #4
 8002720:	2b00      	cmp	r3, #0
 8002722:	d005      	beq.n	8002730 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8002724:	683a      	ldr	r2, [r7, #0]
 8002726:	6879      	ldr	r1, [r7, #4]
 8002728:	68f8      	ldr	r0, [r7, #12]
 800272a:	f7ff ffc5 	bl	80026b8 <prvReloadTimer>
 800272e:	e008      	b.n	8002742 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002736:	f023 0301 	bic.w	r3, r3, #1
 800273a:	b2da      	uxtb	r2, r3
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	6a1b      	ldr	r3, [r3, #32]
 8002746:	68f8      	ldr	r0, [r7, #12]
 8002748:	4798      	blx	r3
    }
 800274a:	bf00      	nop
 800274c:	3710      	adds	r7, #16
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	20012d9c 	.word	0x20012d9c

08002758 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8002758:	b580      	push	{r7, lr}
 800275a:	b084      	sub	sp, #16
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8002760:	f107 0308 	add.w	r3, r7, #8
 8002764:	4618      	mov	r0, r3
 8002766:	f000 f857 	bl	8002818 <prvGetNextExpireTime>
 800276a:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	4619      	mov	r1, r3
 8002770:	68f8      	ldr	r0, [r7, #12]
 8002772:	f000 f803 	bl	800277c <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8002776:	f000 f8d5 	bl	8002924 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800277a:	e7f1      	b.n	8002760 <prvTimerTask+0x8>

0800277c <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 800277c:	b580      	push	{r7, lr}
 800277e:	b084      	sub	sp, #16
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
 8002784:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8002786:	f7ff f9cb 	bl	8001b20 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800278a:	f107 0308 	add.w	r3, r7, #8
 800278e:	4618      	mov	r0, r3
 8002790:	f000 f866 	bl	8002860 <prvSampleTimeNow>
 8002794:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8002796:	68bb      	ldr	r3, [r7, #8]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d130      	bne.n	80027fe <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d10a      	bne.n	80027b8 <prvProcessTimerOrBlockTask+0x3c>
 80027a2:	687a      	ldr	r2, [r7, #4]
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	429a      	cmp	r2, r3
 80027a8:	d806      	bhi.n	80027b8 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 80027aa:	f7ff f9c7 	bl	8001b3c <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80027ae:	68f9      	ldr	r1, [r7, #12]
 80027b0:	6878      	ldr	r0, [r7, #4]
 80027b2:	f7ff ffa1 	bl	80026f8 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 80027b6:	e024      	b.n	8002802 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d008      	beq.n	80027d0 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80027be:	4b13      	ldr	r3, [pc, #76]	; (800280c <prvProcessTimerOrBlockTask+0x90>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d101      	bne.n	80027cc <prvProcessTimerOrBlockTask+0x50>
 80027c8:	2301      	movs	r3, #1
 80027ca:	e000      	b.n	80027ce <prvProcessTimerOrBlockTask+0x52>
 80027cc:	2300      	movs	r3, #0
 80027ce:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80027d0:	4b0f      	ldr	r3, [pc, #60]	; (8002810 <prvProcessTimerOrBlockTask+0x94>)
 80027d2:	6818      	ldr	r0, [r3, #0]
 80027d4:	687a      	ldr	r2, [r7, #4]
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	1ad3      	subs	r3, r2, r3
 80027da:	683a      	ldr	r2, [r7, #0]
 80027dc:	4619      	mov	r1, r3
 80027de:	f7fe ff6d 	bl	80016bc <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 80027e2:	f7ff f9ab 	bl	8001b3c <xTaskResumeAll>
 80027e6:	4603      	mov	r3, r0
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d10a      	bne.n	8002802 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 80027ec:	4b09      	ldr	r3, [pc, #36]	; (8002814 <prvProcessTimerOrBlockTask+0x98>)
 80027ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80027f2:	601a      	str	r2, [r3, #0]
 80027f4:	f3bf 8f4f 	dsb	sy
 80027f8:	f3bf 8f6f 	isb	sy
    }
 80027fc:	e001      	b.n	8002802 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 80027fe:	f7ff f99d 	bl	8001b3c <xTaskResumeAll>
    }
 8002802:	bf00      	nop
 8002804:	3710      	adds	r7, #16
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}
 800280a:	bf00      	nop
 800280c:	20012da0 	.word	0x20012da0
 8002810:	20012da4 	.word	0x20012da4
 8002814:	e000ed04 	.word	0xe000ed04

08002818 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8002818:	b480      	push	{r7}
 800281a:	b085      	sub	sp, #20
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8002820:	4b0e      	ldr	r3, [pc, #56]	; (800285c <prvGetNextExpireTime+0x44>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d101      	bne.n	800282e <prvGetNextExpireTime+0x16>
 800282a:	2201      	movs	r2, #1
 800282c:	e000      	b.n	8002830 <prvGetNextExpireTime+0x18>
 800282e:	2200      	movs	r2, #0
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d105      	bne.n	8002848 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800283c:	4b07      	ldr	r3, [pc, #28]	; (800285c <prvGetNextExpireTime+0x44>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	68db      	ldr	r3, [r3, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	60fb      	str	r3, [r7, #12]
 8002846:	e001      	b.n	800284c <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8002848:	2300      	movs	r3, #0
 800284a:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 800284c:	68fb      	ldr	r3, [r7, #12]
    }
 800284e:	4618      	mov	r0, r3
 8002850:	3714      	adds	r7, #20
 8002852:	46bd      	mov	sp, r7
 8002854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002858:	4770      	bx	lr
 800285a:	bf00      	nop
 800285c:	20012d9c 	.word	0x20012d9c

08002860 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8002860:	b580      	push	{r7, lr}
 8002862:	b084      	sub	sp, #16
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8002868:	f7ff fa62 	bl	8001d30 <xTaskGetTickCount>
 800286c:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 800286e:	4b0b      	ldr	r3, [pc, #44]	; (800289c <prvSampleTimeNow+0x3c>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	68fa      	ldr	r2, [r7, #12]
 8002874:	429a      	cmp	r2, r3
 8002876:	d205      	bcs.n	8002884 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8002878:	f000 f910 	bl	8002a9c <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2201      	movs	r2, #1
 8002880:	601a      	str	r2, [r3, #0]
 8002882:	e002      	b.n	800288a <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2200      	movs	r2, #0
 8002888:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 800288a:	4a04      	ldr	r2, [pc, #16]	; (800289c <prvSampleTimeNow+0x3c>)
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8002890:	68fb      	ldr	r3, [r7, #12]
    }
 8002892:	4618      	mov	r0, r3
 8002894:	3710      	adds	r7, #16
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}
 800289a:	bf00      	nop
 800289c:	20012dac 	.word	0x20012dac

080028a0 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b086      	sub	sp, #24
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	60f8      	str	r0, [r7, #12]
 80028a8:	60b9      	str	r1, [r7, #8]
 80028aa:	607a      	str	r2, [r7, #4]
 80028ac:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 80028ae:	2300      	movs	r3, #0
 80028b0:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	68ba      	ldr	r2, [r7, #8]
 80028b6:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	68fa      	ldr	r2, [r7, #12]
 80028bc:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 80028be:	68ba      	ldr	r2, [r7, #8]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	429a      	cmp	r2, r3
 80028c4:	d812      	bhi.n	80028ec <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80028c6:	687a      	ldr	r2, [r7, #4]
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	1ad2      	subs	r2, r2, r3
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	699b      	ldr	r3, [r3, #24]
 80028d0:	429a      	cmp	r2, r3
 80028d2:	d302      	bcc.n	80028da <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 80028d4:	2301      	movs	r3, #1
 80028d6:	617b      	str	r3, [r7, #20]
 80028d8:	e01b      	b.n	8002912 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80028da:	4b10      	ldr	r3, [pc, #64]	; (800291c <prvInsertTimerInActiveList+0x7c>)
 80028dc:	681a      	ldr	r2, [r3, #0]
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	3304      	adds	r3, #4
 80028e2:	4619      	mov	r1, r3
 80028e4:	4610      	mov	r0, r2
 80028e6:	f7fd ffda 	bl	800089e <vListInsert>
 80028ea:	e012      	b.n	8002912 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80028ec:	687a      	ldr	r2, [r7, #4]
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	429a      	cmp	r2, r3
 80028f2:	d206      	bcs.n	8002902 <prvInsertTimerInActiveList+0x62>
 80028f4:	68ba      	ldr	r2, [r7, #8]
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	429a      	cmp	r2, r3
 80028fa:	d302      	bcc.n	8002902 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 80028fc:	2301      	movs	r3, #1
 80028fe:	617b      	str	r3, [r7, #20]
 8002900:	e007      	b.n	8002912 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002902:	4b07      	ldr	r3, [pc, #28]	; (8002920 <prvInsertTimerInActiveList+0x80>)
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	3304      	adds	r3, #4
 800290a:	4619      	mov	r1, r3
 800290c:	4610      	mov	r0, r2
 800290e:	f7fd ffc6 	bl	800089e <vListInsert>
            }
        }

        return xProcessTimerNow;
 8002912:	697b      	ldr	r3, [r7, #20]
    }
 8002914:	4618      	mov	r0, r3
 8002916:	3718      	adds	r7, #24
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}
 800291c:	20012da0 	.word	0x20012da0
 8002920:	20012d9c 	.word	0x20012d9c

08002924 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8002924:	b580      	push	{r7, lr}
 8002926:	b088      	sub	sp, #32
 8002928:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800292a:	e0a5      	b.n	8002a78 <prvProcessReceivedCommands+0x154>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800292c:	68bb      	ldr	r3, [r7, #8]
 800292e:	2b00      	cmp	r3, #0
 8002930:	f2c0 80a2 	blt.w	8002a78 <prvProcessReceivedCommands+0x154>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8002934:	693b      	ldr	r3, [r7, #16]
 8002936:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8002938:	69fb      	ldr	r3, [r7, #28]
 800293a:	695b      	ldr	r3, [r3, #20]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d004      	beq.n	800294a <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002940:	69fb      	ldr	r3, [r7, #28]
 8002942:	3304      	adds	r3, #4
 8002944:	4618      	mov	r0, r3
 8002946:	f7fd ffe3 	bl	8000910 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800294a:	1d3b      	adds	r3, r7, #4
 800294c:	4618      	mov	r0, r3
 800294e:	f7ff ff87 	bl	8002860 <prvSampleTimeNow>
 8002952:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	3b01      	subs	r3, #1
 8002958:	2b08      	cmp	r3, #8
 800295a:	f200 808c 	bhi.w	8002a76 <prvProcessReceivedCommands+0x152>
 800295e:	a201      	add	r2, pc, #4	; (adr r2, 8002964 <prvProcessReceivedCommands+0x40>)
 8002960:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002964:	08002989 	.word	0x08002989
 8002968:	08002989 	.word	0x08002989
 800296c:	080029f1 	.word	0x080029f1
 8002970:	08002a05 	.word	0x08002a05
 8002974:	08002a4d 	.word	0x08002a4d
 8002978:	08002989 	.word	0x08002989
 800297c:	08002989 	.word	0x08002989
 8002980:	080029f1 	.word	0x080029f1
 8002984:	08002a05 	.word	0x08002a05
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8002988:	69fb      	ldr	r3, [r7, #28]
 800298a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800298e:	f043 0301 	orr.w	r3, r3, #1
 8002992:	b2da      	uxtb	r2, r3
 8002994:	69fb      	ldr	r3, [r7, #28]
 8002996:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800299a:	68fa      	ldr	r2, [r7, #12]
 800299c:	69fb      	ldr	r3, [r7, #28]
 800299e:	699b      	ldr	r3, [r3, #24]
 80029a0:	18d1      	adds	r1, r2, r3
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	69ba      	ldr	r2, [r7, #24]
 80029a6:	69f8      	ldr	r0, [r7, #28]
 80029a8:	f7ff ff7a 	bl	80028a0 <prvInsertTimerInActiveList>
 80029ac:	4603      	mov	r3, r0
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d062      	beq.n	8002a78 <prvProcessReceivedCommands+0x154>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80029b2:	69fb      	ldr	r3, [r7, #28]
 80029b4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80029b8:	f003 0304 	and.w	r3, r3, #4
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d009      	beq.n	80029d4 <prvProcessReceivedCommands+0xb0>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 80029c0:	68fa      	ldr	r2, [r7, #12]
 80029c2:	69fb      	ldr	r3, [r7, #28]
 80029c4:	699b      	ldr	r3, [r3, #24]
 80029c6:	4413      	add	r3, r2
 80029c8:	69ba      	ldr	r2, [r7, #24]
 80029ca:	4619      	mov	r1, r3
 80029cc:	69f8      	ldr	r0, [r7, #28]
 80029ce:	f7ff fe73 	bl	80026b8 <prvReloadTimer>
 80029d2:	e008      	b.n	80029e6 <prvProcessReceivedCommands+0xc2>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80029d4:	69fb      	ldr	r3, [r7, #28]
 80029d6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80029da:	f023 0301 	bic.w	r3, r3, #1
 80029de:	b2da      	uxtb	r2, r3
 80029e0:	69fb      	ldr	r3, [r7, #28]
 80029e2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80029e6:	69fb      	ldr	r3, [r7, #28]
 80029e8:	6a1b      	ldr	r3, [r3, #32]
 80029ea:	69f8      	ldr	r0, [r7, #28]
 80029ec:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 80029ee:	e043      	b.n	8002a78 <prvProcessReceivedCommands+0x154>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80029f0:	69fb      	ldr	r3, [r7, #28]
 80029f2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80029f6:	f023 0301 	bic.w	r3, r3, #1
 80029fa:	b2da      	uxtb	r2, r3
 80029fc:	69fb      	ldr	r3, [r7, #28]
 80029fe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8002a02:	e039      	b.n	8002a78 <prvProcessReceivedCommands+0x154>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8002a04:	69fb      	ldr	r3, [r7, #28]
 8002a06:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002a0a:	f043 0301 	orr.w	r3, r3, #1
 8002a0e:	b2da      	uxtb	r2, r3
 8002a10:	69fb      	ldr	r3, [r7, #28]
 8002a12:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8002a16:	68fa      	ldr	r2, [r7, #12]
 8002a18:	69fb      	ldr	r3, [r7, #28]
 8002a1a:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8002a1c:	69fb      	ldr	r3, [r7, #28]
 8002a1e:	699b      	ldr	r3, [r3, #24]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d109      	bne.n	8002a38 <prvProcessReceivedCommands+0x114>
 8002a24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a28:	f383 8811 	msr	BASEPRI, r3
 8002a2c:	f3bf 8f6f 	isb	sy
 8002a30:	f3bf 8f4f 	dsb	sy
 8002a34:	617b      	str	r3, [r7, #20]
 8002a36:	e7fe      	b.n	8002a36 <prvProcessReceivedCommands+0x112>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8002a38:	69fb      	ldr	r3, [r7, #28]
 8002a3a:	699a      	ldr	r2, [r3, #24]
 8002a3c:	69bb      	ldr	r3, [r7, #24]
 8002a3e:	18d1      	adds	r1, r2, r3
 8002a40:	69bb      	ldr	r3, [r7, #24]
 8002a42:	69ba      	ldr	r2, [r7, #24]
 8002a44:	69f8      	ldr	r0, [r7, #28]
 8002a46:	f7ff ff2b 	bl	80028a0 <prvInsertTimerInActiveList>
                        break;
 8002a4a:	e015      	b.n	8002a78 <prvProcessReceivedCommands+0x154>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8002a4c:	69fb      	ldr	r3, [r7, #28]
 8002a4e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002a52:	f003 0302 	and.w	r3, r3, #2
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d103      	bne.n	8002a62 <prvProcessReceivedCommands+0x13e>
                                {
                                    vPortFree( pxTimer );
 8002a5a:	69f8      	ldr	r0, [r7, #28]
 8002a5c:	f7fe fa62 	bl	8000f24 <vPortFree>
 8002a60:	e00a      	b.n	8002a78 <prvProcessReceivedCommands+0x154>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8002a62:	69fb      	ldr	r3, [r7, #28]
 8002a64:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002a68:	f023 0301 	bic.w	r3, r3, #1
 8002a6c:	b2da      	uxtb	r2, r3
 8002a6e:	69fb      	ldr	r3, [r7, #28]
 8002a70:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8002a74:	e000      	b.n	8002a78 <prvProcessReceivedCommands+0x154>

                    default:
                        /* Don't expect to get here. */
                        break;
 8002a76:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8002a78:	4b07      	ldr	r3, [pc, #28]	; (8002a98 <prvProcessReceivedCommands+0x174>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f107 0108 	add.w	r1, r7, #8
 8002a80:	2200      	movs	r2, #0
 8002a82:	4618      	mov	r0, r3
 8002a84:	f7fe fc62 	bl	800134c <xQueueReceive>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	f47f af4e 	bne.w	800292c <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 8002a90:	bf00      	nop
 8002a92:	3720      	adds	r7, #32
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}
 8002a98:	20012da4 	.word	0x20012da4

08002a9c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b082      	sub	sp, #8
 8002aa0:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002aa2:	e009      	b.n	8002ab8 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002aa4:	4b0e      	ldr	r3, [pc, #56]	; (8002ae0 <prvSwitchTimerLists+0x44>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	68db      	ldr	r3, [r3, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	607b      	str	r3, [r7, #4]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8002aae:	f04f 31ff 	mov.w	r1, #4294967295
 8002ab2:	6878      	ldr	r0, [r7, #4]
 8002ab4:	f7ff fe20 	bl	80026f8 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002ab8:	4b09      	ldr	r3, [pc, #36]	; (8002ae0 <prvSwitchTimerLists+0x44>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d1f0      	bne.n	8002aa4 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8002ac2:	4b07      	ldr	r3, [pc, #28]	; (8002ae0 <prvSwitchTimerLists+0x44>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	603b      	str	r3, [r7, #0]
        pxCurrentTimerList = pxOverflowTimerList;
 8002ac8:	4b06      	ldr	r3, [pc, #24]	; (8002ae4 <prvSwitchTimerLists+0x48>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4a04      	ldr	r2, [pc, #16]	; (8002ae0 <prvSwitchTimerLists+0x44>)
 8002ace:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8002ad0:	4a04      	ldr	r2, [pc, #16]	; (8002ae4 <prvSwitchTimerLists+0x48>)
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	6013      	str	r3, [r2, #0]
    }
 8002ad6:	bf00      	nop
 8002ad8:	3708      	adds	r7, #8
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	20012d9c 	.word	0x20012d9c
 8002ae4:	20012da0 	.word	0x20012da0

08002ae8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8002aec:	f7fe f860 	bl	8000bb0 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8002af0:	4b12      	ldr	r3, [pc, #72]	; (8002b3c <prvCheckForValidListAndQueue+0x54>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d11d      	bne.n	8002b34 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8002af8:	4811      	ldr	r0, [pc, #68]	; (8002b40 <prvCheckForValidListAndQueue+0x58>)
 8002afa:	f7fd fea3 	bl	8000844 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8002afe:	4811      	ldr	r0, [pc, #68]	; (8002b44 <prvCheckForValidListAndQueue+0x5c>)
 8002b00:	f7fd fea0 	bl	8000844 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8002b04:	4b10      	ldr	r3, [pc, #64]	; (8002b48 <prvCheckForValidListAndQueue+0x60>)
 8002b06:	4a0e      	ldr	r2, [pc, #56]	; (8002b40 <prvCheckForValidListAndQueue+0x58>)
 8002b08:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8002b0a:	4b10      	ldr	r3, [pc, #64]	; (8002b4c <prvCheckForValidListAndQueue+0x64>)
 8002b0c:	4a0d      	ldr	r2, [pc, #52]	; (8002b44 <prvCheckForValidListAndQueue+0x5c>)
 8002b0e:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8002b10:	2200      	movs	r2, #0
 8002b12:	210c      	movs	r1, #12
 8002b14:	200a      	movs	r0, #10
 8002b16:	f7fe fbab 	bl	8001270 <xQueueGenericCreate>
 8002b1a:	4602      	mov	r2, r0
 8002b1c:	4b07      	ldr	r3, [pc, #28]	; (8002b3c <prvCheckForValidListAndQueue+0x54>)
 8002b1e:	601a      	str	r2, [r3, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 8002b20:	4b06      	ldr	r3, [pc, #24]	; (8002b3c <prvCheckForValidListAndQueue+0x54>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d005      	beq.n	8002b34 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8002b28:	4b04      	ldr	r3, [pc, #16]	; (8002b3c <prvCheckForValidListAndQueue+0x54>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4908      	ldr	r1, [pc, #32]	; (8002b50 <prvCheckForValidListAndQueue+0x68>)
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f7fe fd76 	bl	8001620 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8002b34:	f7fe f86a 	bl	8000c0c <vPortExitCritical>
    }
 8002b38:	bf00      	nop
 8002b3a:	bd80      	pop	{r7, pc}
 8002b3c:	20012da4 	.word	0x20012da4
 8002b40:	20012d74 	.word	0x20012d74
 8002b44:	20012d88 	.word	0x20012d88
 8002b48:	20012d9c 	.word	0x20012d9c
 8002b4c:	20012da0 	.word	0x20012da0
 8002b50:	080032e8 	.word	0x080032e8

08002b54 <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 8002b54:	b580      	push	{r7, lr}
 8002b56:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 8002b58:	4b38      	ldr	r3, [pc, #224]	; (8002c3c <Audio_MAL_IRQHandler+0xe8>)
 8002b5a:	681a      	ldr	r2, [r3, #0]
 8002b5c:	4b38      	ldr	r3, [pc, #224]	; (8002c40 <Audio_MAL_IRQHandler+0xec>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4619      	mov	r1, r3
 8002b62:	4610      	mov	r0, r2
 8002b64:	f7fd fbdc 	bl	8000320 <DMA_GetFlagStatus>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d064      	beq.n	8002c38 <Audio_MAL_IRQHandler+0xe4>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 8002b6e:	4b35      	ldr	r3, [pc, #212]	; (8002c44 <Audio_MAL_IRQHandler+0xf0>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d04c      	beq.n	8002c10 <Audio_MAL_IRQHandler+0xbc>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 8002b76:	bf00      	nop
 8002b78:	4b30      	ldr	r3, [pc, #192]	; (8002c3c <Audio_MAL_IRQHandler+0xe8>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f7fd fbb7 	bl	80002f0 <DMA_GetCmdStatus>
 8002b82:	4603      	mov	r3, r0
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d1f7      	bne.n	8002b78 <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 8002b88:	4b2c      	ldr	r3, [pc, #176]	; (8002c3c <Audio_MAL_IRQHandler+0xe8>)
 8002b8a:	681a      	ldr	r2, [r3, #0]
 8002b8c:	4b2c      	ldr	r3, [pc, #176]	; (8002c40 <Audio_MAL_IRQHandler+0xec>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4619      	mov	r1, r3
 8002b92:	4610      	mov	r0, r2
 8002b94:	f7fd fc00 	bl	8000398 <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 8002b98:	4b2b      	ldr	r3, [pc, #172]	; (8002c48 <Audio_MAL_IRQHandler+0xf4>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	461a      	mov	r2, r3
 8002b9e:	4b2b      	ldr	r3, [pc, #172]	; (8002c4c <Audio_MAL_IRQHandler+0xf8>)
 8002ba0:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 8002ba2:	4b28      	ldr	r3, [pc, #160]	; (8002c44 <Audio_MAL_IRQHandler+0xf0>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002baa:	4293      	cmp	r3, r2
 8002bac:	bf28      	it	cs
 8002bae:	4613      	movcs	r3, r2
 8002bb0:	4a26      	ldr	r2, [pc, #152]	; (8002c4c <Audio_MAL_IRQHandler+0xf8>)
 8002bb2:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8002bb4:	4b21      	ldr	r3, [pc, #132]	; (8002c3c <Audio_MAL_IRQHandler+0xe8>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4924      	ldr	r1, [pc, #144]	; (8002c4c <Audio_MAL_IRQHandler+0xf8>)
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f7fd fb24 	bl	8000208 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 8002bc0:	4b1e      	ldr	r3, [pc, #120]	; (8002c3c <Audio_MAL_IRQHandler+0xe8>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	2101      	movs	r1, #1
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f7fd fb76 	bl	80002b8 <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 8002bcc:	4b1e      	ldr	r3, [pc, #120]	; (8002c48 <Audio_MAL_IRQHandler+0xf4>)
 8002bce:	681a      	ldr	r2, [r3, #0]
 8002bd0:	4b1c      	ldr	r3, [pc, #112]	; (8002c44 <Audio_MAL_IRQHandler+0xf0>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bd8:	d203      	bcs.n	8002be2 <Audio_MAL_IRQHandler+0x8e>
 8002bda:	4b1a      	ldr	r3, [pc, #104]	; (8002c44 <Audio_MAL_IRQHandler+0xf0>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	005b      	lsls	r3, r3, #1
 8002be0:	e000      	b.n	8002be4 <Audio_MAL_IRQHandler+0x90>
 8002be2:	4b1b      	ldr	r3, [pc, #108]	; (8002c50 <Audio_MAL_IRQHandler+0xfc>)
 8002be4:	4413      	add	r3, r2
 8002be6:	4a18      	ldr	r2, [pc, #96]	; (8002c48 <Audio_MAL_IRQHandler+0xf4>)
 8002be8:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 8002bea:	4b16      	ldr	r3, [pc, #88]	; (8002c44 <Audio_MAL_IRQHandler+0xf0>)
 8002bec:	681a      	ldr	r2, [r3, #0]
 8002bee:	4b15      	ldr	r3, [pc, #84]	; (8002c44 <Audio_MAL_IRQHandler+0xf0>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002bf6:	428b      	cmp	r3, r1
 8002bf8:	bf28      	it	cs
 8002bfa:	460b      	movcs	r3, r1
 8002bfc:	1ad3      	subs	r3, r2, r3
 8002bfe:	4a11      	ldr	r2, [pc, #68]	; (8002c44 <Audio_MAL_IRQHandler+0xf0>)
 8002c00:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 8002c02:	4b0e      	ldr	r3, [pc, #56]	; (8002c3c <Audio_MAL_IRQHandler+0xe8>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	2101      	movs	r1, #1
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f7fd fb55 	bl	80002b8 <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8002c0e:	e013      	b.n	8002c38 <Audio_MAL_IRQHandler+0xe4>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 8002c10:	4b0a      	ldr	r3, [pc, #40]	; (8002c3c <Audio_MAL_IRQHandler+0xe8>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	2100      	movs	r1, #0
 8002c16:	4618      	mov	r0, r3
 8002c18:	f7fd fb4e 	bl	80002b8 <DMA_Cmd>
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 8002c1c:	4b07      	ldr	r3, [pc, #28]	; (8002c3c <Audio_MAL_IRQHandler+0xe8>)
 8002c1e:	681a      	ldr	r2, [r3, #0]
 8002c20:	4b07      	ldr	r3, [pc, #28]	; (8002c40 <Audio_MAL_IRQHandler+0xec>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4619      	mov	r1, r3
 8002c26:	4610      	mov	r0, r2
 8002c28:	f7fd fbb6 	bl	8000398 <DMA_ClearFlag>
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 8002c2c:	4b06      	ldr	r3, [pc, #24]	; (8002c48 <Audio_MAL_IRQHandler+0xf4>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	2100      	movs	r1, #0
 8002c32:	4618      	mov	r0, r3
 8002c34:	f000 f990 	bl	8002f58 <EVAL_AUDIO_TransferComplete_CallBack>
}
 8002c38:	bf00      	nop
 8002c3a:	bd80      	pop	{r7, pc}
 8002c3c:	20000010 	.word	0x20000010
 8002c40:	20000014 	.word	0x20000014
 8002c44:	20000008 	.word	0x20000008
 8002c48:	20012df4 	.word	0x20012df4
 8002c4c:	20012e34 	.word	0x20012e34
 8002c50:	0001fffe 	.word	0x0001fffe

08002c54 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 8002c54:	b580      	push	{r7, lr}
 8002c56:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8002c58:	f7ff ff7c 	bl	8002b54 <Audio_MAL_IRQHandler>
}
 8002c5c:	bf00      	nop
 8002c5e:	bd80      	pop	{r7, pc}

08002c60 <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 8002c60:	b580      	push	{r7, lr}
 8002c62:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8002c64:	f7ff ff76 	bl	8002b54 <Audio_MAL_IRQHandler>
}
 8002c68:	bf00      	nop
 8002c6a:	bd80      	pop	{r7, pc}

08002c6c <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 8002c70:	2102      	movs	r1, #2
 8002c72:	480d      	ldr	r0, [pc, #52]	; (8002ca8 <SPI3_IRQHandler+0x3c>)
 8002c74:	f7fd fd87 	bl	8000786 <SPI_I2S_GetFlagStatus>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d011      	beq.n	8002ca2 <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8002c7e:	4b0b      	ldr	r3, [pc, #44]	; (8002cac <SPI3_IRQHandler+0x40>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	2b02      	cmp	r3, #2
 8002c84:	d106      	bne.n	8002c94 <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 8002c86:	f000 f972 	bl	8002f6e <EVAL_AUDIO_GetSampleCallBack>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	4619      	mov	r1, r3
 8002c8e:	2004      	movs	r0, #4
 8002c90:	f7fd fa9e 	bl	80001d0 <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 8002c94:	f000 f96b 	bl	8002f6e <EVAL_AUDIO_GetSampleCallBack>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	4619      	mov	r1, r3
 8002c9c:	4802      	ldr	r0, [pc, #8]	; (8002ca8 <SPI3_IRQHandler+0x3c>)
 8002c9e:	f7fd fd63 	bl	8000768 <SPI_I2S_SendData>
  }
}
 8002ca2:	bf00      	nop
 8002ca4:	bd80      	pop	{r7, pc}
 8002ca6:	bf00      	nop
 8002ca8:	40003c00 	.word	0x40003c00
 8002cac:	2000000c 	.word	0x2000000c

08002cb0 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	b083      	sub	sp, #12
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8002cba:	4909      	ldr	r1, [pc, #36]	; (8002ce0 <NVIC_EnableIRQ+0x30>)
 8002cbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cc0:	095b      	lsrs	r3, r3, #5
 8002cc2:	79fa      	ldrb	r2, [r7, #7]
 8002cc4:	f002 021f 	and.w	r2, r2, #31
 8002cc8:	2001      	movs	r0, #1
 8002cca:	fa00 f202 	lsl.w	r2, r0, r2
 8002cce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002cd2:	bf00      	nop
 8002cd4:	370c      	adds	r7, #12
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cdc:	4770      	bx	lr
 8002cde:	bf00      	nop
 8002ce0:	e000e100 	.word	0xe000e100

08002ce4 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	b083      	sub	sp, #12
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	4603      	mov	r3, r0
 8002cec:	6039      	str	r1, [r7, #0]
 8002cee:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8002cf0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	da0b      	bge.n	8002d10 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8002cf8:	490d      	ldr	r1, [pc, #52]	; (8002d30 <NVIC_SetPriority+0x4c>)
 8002cfa:	79fb      	ldrb	r3, [r7, #7]
 8002cfc:	f003 030f 	and.w	r3, r3, #15
 8002d00:	3b04      	subs	r3, #4
 8002d02:	683a      	ldr	r2, [r7, #0]
 8002d04:	b2d2      	uxtb	r2, r2
 8002d06:	0112      	lsls	r2, r2, #4
 8002d08:	b2d2      	uxtb	r2, r2
 8002d0a:	440b      	add	r3, r1
 8002d0c:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8002d0e:	e009      	b.n	8002d24 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8002d10:	4908      	ldr	r1, [pc, #32]	; (8002d34 <NVIC_SetPriority+0x50>)
 8002d12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d16:	683a      	ldr	r2, [r7, #0]
 8002d18:	b2d2      	uxtb	r2, r2
 8002d1a:	0112      	lsls	r2, r2, #4
 8002d1c:	b2d2      	uxtb	r2, r2
 8002d1e:	440b      	add	r3, r1
 8002d20:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002d24:	bf00      	nop
 8002d26:	370c      	adds	r7, #12
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2e:	4770      	bx	lr
 8002d30:	e000ed00 	.word	0xe000ed00
 8002d34:	e000e100 	.word	0xe000e100

08002d38 <EXTI0_IRQHandler>:
void gpioConfig(void);
void EXTIConfig(void);
void NVICConfig(void);

void EXTI0_IRQHandler(void)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	af00      	add	r7, sp, #0
	//external interrupt flag clear
	EXTI_ClearITPendingBit(EXTI_Line0);
 8002d3c:	2001      	movs	r0, #1
 8002d3e:	f7fd fbcb 	bl	80004d8 <EXTI_ClearITPendingBit>

	if(GPIO_ReadInputDataBit(GPIOA, GPIO_Pin_0) == Bit_SET)
 8002d42:	2101      	movs	r1, #1
 8002d44:	4804      	ldr	r0, [pc, #16]	; (8002d58 <EXTI0_IRQHandler+0x20>)
 8002d46:	f7fd fc65 	bl	8000614 <GPIO_ReadInputDataBit>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	2b01      	cmp	r3, #1
 8002d4e:	d101      	bne.n	8002d54 <EXTI0_IRQHandler+0x1c>
	{
		buttonHandler();
 8002d50:	f000 f8f2 	bl	8002f38 <buttonHandler>
	}
}
 8002d54:	bf00      	nop
 8002d56:	bd80      	pop	{r7, pc}
 8002d58:	40020000 	.word	0x40020000

08002d5c <main>:
void buttonHandler(void);

ledConf_t ledConf;

int main(void)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b082      	sub	sp, #8
 8002d60:	af02      	add	r7, sp, #8

	RCC_DeInit();				//	hseoff | hsi on | plloff
 8002d62:	f7fd fc93 	bl	800068c <RCC_DeInit>

	SystemCoreClockUpdate();	// 	systemclock update to 16mhz
 8002d66:	f000 f97b 	bl	8003060 <SystemCoreClockUpdate>

	setupConfig();
 8002d6a:	f000 f873 	bl	8002e54 <setupConfig>
	EXTIConfig();
 8002d6e:	f000 f8b7 	bl	8002ee0 <EXTIConfig>
	NVICConfig();
 8002d72:	f000 f8d5 	bl	8002f20 <NVICConfig>

	xTaskCreate(ledFlashTask,
 8002d76:	4b06      	ldr	r3, [pc, #24]	; (8002d90 <main+0x34>)
 8002d78:	9301      	str	r3, [sp, #4]
 8002d7a:	2303      	movs	r3, #3
 8002d7c:	9300      	str	r3, [sp, #0]
 8002d7e:	2300      	movs	r3, #0
 8002d80:	2282      	movs	r2, #130	; 0x82
 8002d82:	4904      	ldr	r1, [pc, #16]	; (8002d94 <main+0x38>)
 8002d84:	4804      	ldr	r0, [pc, #16]	; (8002d98 <main+0x3c>)
 8002d86:	f7fe fccd 	bl	8001724 <xTaskCreate>
				configMINIMAL_STACK_SIZE,
				NULL,
				3,
				&myLedTaskHandle);

	vTaskStartScheduler();
 8002d8a:	f7fe fe79 	bl	8001a80 <vTaskStartScheduler>

  /* Infinite loop */
  while (1)
 8002d8e:	e7fe      	b.n	8002d8e <main+0x32>
 8002d90:	20012db0 	.word	0x20012db0
 8002d94:	080032f0 	.word	0x080032f0
 8002d98:	08002d9d 	.word	0x08002d9d

08002d9c <ledFlashTask>:
  }
}


void ledFlashTask(void *params)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b082      	sub	sp, #8
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]

	while(1)
	{
		switch (ledConf.count)
 8002da4:	4b29      	ldr	r3, [pc, #164]	; (8002e4c <ledFlashTask+0xb0>)
 8002da6:	781b      	ldrb	r3, [r3, #0]
 8002da8:	2b05      	cmp	r3, #5
 8002daa:	d845      	bhi.n	8002e38 <ledFlashTask+0x9c>
 8002dac:	a201      	add	r2, pc, #4	; (adr r2, 8002db4 <ledFlashTask+0x18>)
 8002dae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002db2:	bf00      	nop
 8002db4:	08002dcd 	.word	0x08002dcd
 8002db8:	08002dd9 	.word	0x08002dd9
 8002dbc:	08002deb 	.word	0x08002deb
 8002dc0:	08002dfd 	.word	0x08002dfd
 8002dc4:	08002e11 	.word	0x08002e11
 8002dc8:	08002e25 	.word	0x08002e25
		{
			case ms_0:
			{
				GPIO_ResetBits(GPIOD, GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15);
 8002dcc:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8002dd0:	481f      	ldr	r0, [pc, #124]	; (8002e50 <ledFlashTask+0xb4>)
 8002dd2:	f7fd fc39 	bl	8000648 <GPIO_ResetBits>
				break;
 8002dd6:	e038      	b.n	8002e4a <ledFlashTask+0xae>
			}
			case ms_100:
			{
				GPIO_ToggleBits(GPIOD, GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15);
 8002dd8:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8002ddc:	481c      	ldr	r0, [pc, #112]	; (8002e50 <ledFlashTask+0xb4>)
 8002dde:	f7fd fc42 	bl	8000666 <GPIO_ToggleBits>
				vTaskDelay(100);
 8002de2:	2064      	movs	r0, #100	; 0x64
 8002de4:	f7fe fe18 	bl	8001a18 <vTaskDelay>
				break;
 8002de8:	e02f      	b.n	8002e4a <ledFlashTask+0xae>
			}
			case ms_250:
			{
				GPIO_ToggleBits(GPIOD, GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15);
 8002dea:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8002dee:	4818      	ldr	r0, [pc, #96]	; (8002e50 <ledFlashTask+0xb4>)
 8002df0:	f7fd fc39 	bl	8000666 <GPIO_ToggleBits>
				vTaskDelay(250);
 8002df4:	20fa      	movs	r0, #250	; 0xfa
 8002df6:	f7fe fe0f 	bl	8001a18 <vTaskDelay>
				break;
 8002dfa:	e026      	b.n	8002e4a <ledFlashTask+0xae>
			}
			case ms_500:
			{
				GPIO_ToggleBits(GPIOD, GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15);
 8002dfc:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8002e00:	4813      	ldr	r0, [pc, #76]	; (8002e50 <ledFlashTask+0xb4>)
 8002e02:	f7fd fc30 	bl	8000666 <GPIO_ToggleBits>
				vTaskDelay(500);
 8002e06:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002e0a:	f7fe fe05 	bl	8001a18 <vTaskDelay>
				break;
 8002e0e:	e01c      	b.n	8002e4a <ledFlashTask+0xae>
			}
			case ms_750:
			{
				GPIO_ToggleBits(GPIOD, GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15);
 8002e10:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8002e14:	480e      	ldr	r0, [pc, #56]	; (8002e50 <ledFlashTask+0xb4>)
 8002e16:	f7fd fc26 	bl	8000666 <GPIO_ToggleBits>
				vTaskDelay(750);
 8002e1a:	f240 20ee 	movw	r0, #750	; 0x2ee
 8002e1e:	f7fe fdfb 	bl	8001a18 <vTaskDelay>
				break;
 8002e22:	e012      	b.n	8002e4a <ledFlashTask+0xae>
			}
			case ms_1000:
			{
				GPIO_ToggleBits(GPIOD, GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15);
 8002e24:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8002e28:	4809      	ldr	r0, [pc, #36]	; (8002e50 <ledFlashTask+0xb4>)
 8002e2a:	f7fd fc1c 	bl	8000666 <GPIO_ToggleBits>
				vTaskDelay(1000);
 8002e2e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002e32:	f7fe fdf1 	bl	8001a18 <vTaskDelay>
				break;
 8002e36:	e008      	b.n	8002e4a <ledFlashTask+0xae>
			}
			default:
			{
				GPIO_ResetBits(GPIOD, GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15);
 8002e38:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8002e3c:	4804      	ldr	r0, [pc, #16]	; (8002e50 <ledFlashTask+0xb4>)
 8002e3e:	f7fd fc03 	bl	8000648 <GPIO_ResetBits>
				ledConf.count = ms_0;
 8002e42:	4b02      	ldr	r3, [pc, #8]	; (8002e4c <ledFlashTask+0xb0>)
 8002e44:	2200      	movs	r2, #0
 8002e46:	701a      	strb	r2, [r3, #0]
				break;
 8002e48:	bf00      	nop
		switch (ledConf.count)
 8002e4a:	e7ab      	b.n	8002da4 <ledFlashTask+0x8>
 8002e4c:	20012e70 	.word	0x20012e70
 8002e50:	40020c00 	.word	0x40020c00

08002e54 <setupConfig>:


}

void setupConfig(void)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	af00      	add	r7, sp, #0
	gpioConfig();
 8002e58:	f000 f806 	bl	8002e68 <gpioConfig>
	EXTIConfig();
 8002e5c:	f000 f840 	bl	8002ee0 <EXTIConfig>
	NVICConfig();
 8002e60:	f000 f85e 	bl	8002f20 <NVICConfig>
}
 8002e64:	bf00      	nop
 8002e66:	bd80      	pop	{r7, pc}

08002e68 <gpioConfig>:
void gpioConfig(void)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b084      	sub	sp, #16
 8002e6c:	af00      	add	r7, sp, #0
	//button configuration
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8002e6e:	2101      	movs	r1, #1
 8002e70:	2001      	movs	r0, #1
 8002e72:	f7fd fc39 	bl	80006e8 <RCC_AHB1PeriphClockCmd>

	GPIO_InitTypeDef GpioInitStruct_B = {0};
 8002e76:	f107 0308 	add.w	r3, r7, #8
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	601a      	str	r2, [r3, #0]
 8002e7e:	605a      	str	r2, [r3, #4]

	GpioInitStruct_B.GPIO_Mode 	=	GPIO_Mode_IN;
 8002e80:	2300      	movs	r3, #0
 8002e82:	733b      	strb	r3, [r7, #12]
	GpioInitStruct_B.GPIO_OType =	GPIO_OType_PP;
 8002e84:	2300      	movs	r3, #0
 8002e86:	73bb      	strb	r3, [r7, #14]
	GpioInitStruct_B.GPIO_Pin	=	GPIO_Pin_0;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	60bb      	str	r3, [r7, #8]
	GpioInitStruct_B.GPIO_PuPd	=	GPIO_PuPd_NOPULL;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	73fb      	strb	r3, [r7, #15]
	GpioInitStruct_B.GPIO_Speed	=	GPIO_Speed_100MHz;
 8002e90:	2303      	movs	r3, #3
 8002e92:	737b      	strb	r3, [r7, #13]

	GPIO_Init(GPIOA, &GpioInitStruct_B);
 8002e94:	f107 0308 	add.w	r3, r7, #8
 8002e98:	4619      	mov	r1, r3
 8002e9a:	480f      	ldr	r0, [pc, #60]	; (8002ed8 <gpioConfig+0x70>)
 8002e9c:	f7fd fb2c 	bl	80004f8 <GPIO_Init>

	//leds configuration
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8002ea0:	2101      	movs	r1, #1
 8002ea2:	2008      	movs	r0, #8
 8002ea4:	f7fd fc20 	bl	80006e8 <RCC_AHB1PeriphClockCmd>

	GPIO_InitTypeDef GpioInitStruct_L = {0};
 8002ea8:	463b      	mov	r3, r7
 8002eaa:	2200      	movs	r2, #0
 8002eac:	601a      	str	r2, [r3, #0]
 8002eae:	605a      	str	r2, [r3, #4]

	GpioInitStruct_L.GPIO_Mode 	=	GPIO_Mode_OUT;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	713b      	strb	r3, [r7, #4]
	GpioInitStruct_L.GPIO_OType =	GPIO_OType_PP;
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	71bb      	strb	r3, [r7, #6]
	GpioInitStruct_L.GPIO_Pin	=	GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15;
 8002eb8:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8002ebc:	603b      	str	r3, [r7, #0]
	GpioInitStruct_L.GPIO_PuPd	=	GPIO_PuPd_NOPULL;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	71fb      	strb	r3, [r7, #7]
	GpioInitStruct_L.GPIO_Speed	=	GPIO_Speed_100MHz;
 8002ec2:	2303      	movs	r3, #3
 8002ec4:	717b      	strb	r3, [r7, #5]

	GPIO_Init(GPIOD, &GpioInitStruct_L);
 8002ec6:	463b      	mov	r3, r7
 8002ec8:	4619      	mov	r1, r3
 8002eca:	4804      	ldr	r0, [pc, #16]	; (8002edc <gpioConfig+0x74>)
 8002ecc:	f7fd fb14 	bl	80004f8 <GPIO_Init>


}
 8002ed0:	bf00      	nop
 8002ed2:	3710      	adds	r7, #16
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}
 8002ed8:	40020000 	.word	0x40020000
 8002edc:	40020c00 	.word	0x40020c00

08002ee0 <EXTIConfig>:

void EXTIConfig(void)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b082      	sub	sp, #8
 8002ee4:	af00      	add	r7, sp, #0
	//external interrupt
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 8002ee6:	2101      	movs	r1, #1
 8002ee8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002eec:	f7fd fc1c 	bl	8000728 <RCC_APB2PeriphClockCmd>

	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOA, GPIO_Pin_0);
 8002ef0:	2101      	movs	r1, #1
 8002ef2:	2000      	movs	r0, #0
 8002ef4:	f7fd fc64 	bl	80007c0 <SYSCFG_EXTILineConfig>

	EXTI_InitTypeDef EXTI_InitStruct = {0};
 8002ef8:	463b      	mov	r3, r7
 8002efa:	2200      	movs	r2, #0
 8002efc:	601a      	str	r2, [r3, #0]
 8002efe:	605a      	str	r2, [r3, #4]

	EXTI_InitStruct.EXTI_Line	=	EXTI_Line0;
 8002f00:	2301      	movs	r3, #1
 8002f02:	603b      	str	r3, [r7, #0]
	EXTI_InitStruct.EXTI_LineCmd=	ENABLE;
 8002f04:	2301      	movs	r3, #1
 8002f06:	71bb      	strb	r3, [r7, #6]
	EXTI_InitStruct.EXTI_Mode	=	EXTI_Mode_Interrupt;
 8002f08:	2300      	movs	r3, #0
 8002f0a:	713b      	strb	r3, [r7, #4]
	EXTI_InitStruct.EXTI_Trigger=	EXTI_Trigger_Rising;
 8002f0c:	2308      	movs	r3, #8
 8002f0e:	717b      	strb	r3, [r7, #5]

	EXTI_Init(&EXTI_InitStruct);
 8002f10:	463b      	mov	r3, r7
 8002f12:	4618      	mov	r0, r3
 8002f14:	f7fd fa6e 	bl	80003f4 <EXTI_Init>
}
 8002f18:	bf00      	nop
 8002f1a:	3708      	adds	r7, #8
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bd80      	pop	{r7, pc}

08002f20 <NVICConfig>:

void NVICConfig(void)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	af00      	add	r7, sp, #0
	NVIC_SetPriority(EXTI0_IRQn, 2);
 8002f24:	2102      	movs	r1, #2
 8002f26:	2006      	movs	r0, #6
 8002f28:	f7ff fedc 	bl	8002ce4 <NVIC_SetPriority>
	NVIC_EnableIRQ(EXTI0_IRQn);
 8002f2c:	2006      	movs	r0, #6
 8002f2e:	f7ff febf 	bl	8002cb0 <NVIC_EnableIRQ>
}
 8002f32:	bf00      	nop
 8002f34:	bd80      	pop	{r7, pc}
	...

08002f38 <buttonHandler>:

void buttonHandler(void)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	af00      	add	r7, sp, #0
	ledConf.count++;
 8002f3c:	4b05      	ldr	r3, [pc, #20]	; (8002f54 <buttonHandler+0x1c>)
 8002f3e:	781b      	ldrb	r3, [r3, #0]
 8002f40:	3301      	adds	r3, #1
 8002f42:	b2da      	uxtb	r2, r3
 8002f44:	4b03      	ldr	r3, [pc, #12]	; (8002f54 <buttonHandler+0x1c>)
 8002f46:	701a      	strb	r2, [r3, #0]
}
 8002f48:	bf00      	nop
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f50:	4770      	bx	lr
 8002f52:	bf00      	nop
 8002f54:	20012e70 	.word	0x20012e70

08002f58 <EVAL_AUDIO_TransferComplete_CallBack>:
/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size){
 8002f58:	b480      	push	{r7}
 8002f5a:	b083      	sub	sp, #12
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
 8002f60:	6039      	str	r1, [r7, #0]
  /* TODO, implement your code here */
  return;
 8002f62:	bf00      	nop
}
 8002f64:	370c      	adds	r7, #12
 8002f66:	46bd      	mov	sp, r7
 8002f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6c:	4770      	bx	lr

08002f6e <EVAL_AUDIO_GetSampleCallBack>:

/*
 * Callback used by stm324xg_eval_audio_codec.c.
 * Refer to stm324xg_eval_audio_codec.h for more info.
 */
uint16_t EVAL_AUDIO_GetSampleCallBack(void){
 8002f6e:	b480      	push	{r7}
 8002f70:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  return -1;
 8002f72:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7e:	4770      	bx	lr

08002f80 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002f80:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002fb8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002f84:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002f86:	e003      	b.n	8002f90 <LoopCopyDataInit>

08002f88 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002f88:	4b0c      	ldr	r3, [pc, #48]	; (8002fbc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002f8a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002f8c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002f8e:	3104      	adds	r1, #4

08002f90 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002f90:	480b      	ldr	r0, [pc, #44]	; (8002fc0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002f92:	4b0c      	ldr	r3, [pc, #48]	; (8002fc4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002f94:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002f96:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002f98:	d3f6      	bcc.n	8002f88 <CopyDataInit>
  ldr  r2, =_sbss
 8002f9a:	4a0b      	ldr	r2, [pc, #44]	; (8002fc8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002f9c:	e002      	b.n	8002fa4 <LoopFillZerobss>

08002f9e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002f9e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002fa0:	f842 3b04 	str.w	r3, [r2], #4

08002fa4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002fa4:	4b09      	ldr	r3, [pc, #36]	; (8002fcc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002fa6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002fa8:	d3f9      	bcc.n	8002f9e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002faa:	f000 f823 	bl	8002ff4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002fae:	f000 f94f 	bl	8003250 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002fb2:	f7ff fed3 	bl	8002d5c <main>
  bx  lr    
 8002fb6:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002fb8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002fbc:	0800330c 	.word	0x0800330c
  ldr  r0, =_sdata
 8002fc0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002fc4:	2000002c 	.word	0x2000002c
  ldr  r2, =_sbss
 8002fc8:	2000002c 	.word	0x2000002c
  ldr  r3, = _ebss
 8002fcc:	20012e74 	.word	0x20012e74

08002fd0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002fd0:	e7fe      	b.n	8002fd0 <ADC_IRQHandler>

08002fd2 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8002fd2:	b480      	push	{r7}
 8002fd4:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8002fd6:	e7fe      	b.n	8002fd6 <MemManage_Handler+0x4>

08002fd8 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8002fdc:	e7fe      	b.n	8002fdc <BusFault_Handler+0x4>

08002fde <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8002fde:	b480      	push	{r7}
 8002fe0:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8002fe2:	e7fe      	b.n	8002fe2 <UsageFault_Handler+0x4>

08002fe4 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	af00      	add	r7, sp, #0
}
 8002fe8:	bf00      	nop
 8002fea:	46bd      	mov	sp, r7
 8002fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff0:	4770      	bx	lr
	...

08002ff4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002ff8:	4a16      	ldr	r2, [pc, #88]	; (8003054 <SystemInit+0x60>)
 8002ffa:	4b16      	ldr	r3, [pc, #88]	; (8003054 <SystemInit+0x60>)
 8002ffc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003000:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003004:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003008:	4a13      	ldr	r2, [pc, #76]	; (8003058 <SystemInit+0x64>)
 800300a:	4b13      	ldr	r3, [pc, #76]	; (8003058 <SystemInit+0x64>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f043 0301 	orr.w	r3, r3, #1
 8003012:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003014:	4b10      	ldr	r3, [pc, #64]	; (8003058 <SystemInit+0x64>)
 8003016:	2200      	movs	r2, #0
 8003018:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800301a:	4a0f      	ldr	r2, [pc, #60]	; (8003058 <SystemInit+0x64>)
 800301c:	4b0e      	ldr	r3, [pc, #56]	; (8003058 <SystemInit+0x64>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003024:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003028:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800302a:	4b0b      	ldr	r3, [pc, #44]	; (8003058 <SystemInit+0x64>)
 800302c:	4a0b      	ldr	r2, [pc, #44]	; (800305c <SystemInit+0x68>)
 800302e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003030:	4a09      	ldr	r2, [pc, #36]	; (8003058 <SystemInit+0x64>)
 8003032:	4b09      	ldr	r3, [pc, #36]	; (8003058 <SystemInit+0x64>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800303a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800303c:	4b06      	ldr	r3, [pc, #24]	; (8003058 <SystemInit+0x64>)
 800303e:	2200      	movs	r2, #0
 8003040:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8003042:	f000 f889 	bl	8003158 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003046:	4b03      	ldr	r3, [pc, #12]	; (8003054 <SystemInit+0x60>)
 8003048:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800304c:	609a      	str	r2, [r3, #8]
#endif
}
 800304e:	bf00      	nop
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop
 8003054:	e000ed00 	.word	0xe000ed00
 8003058:	40023800 	.word	0x40023800
 800305c:	24003010 	.word	0x24003010

08003060 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8003060:	b480      	push	{r7}
 8003062:	b087      	sub	sp, #28
 8003064:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8003066:	2300      	movs	r3, #0
 8003068:	613b      	str	r3, [r7, #16]
 800306a:	2300      	movs	r3, #0
 800306c:	617b      	str	r3, [r7, #20]
 800306e:	2302      	movs	r3, #2
 8003070:	60fb      	str	r3, [r7, #12]
 8003072:	2300      	movs	r3, #0
 8003074:	60bb      	str	r3, [r7, #8]
 8003076:	2302      	movs	r3, #2
 8003078:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800307a:	4b32      	ldr	r3, [pc, #200]	; (8003144 <SystemCoreClockUpdate+0xe4>)
 800307c:	689b      	ldr	r3, [r3, #8]
 800307e:	f003 030c 	and.w	r3, r3, #12
 8003082:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8003084:	693b      	ldr	r3, [r7, #16]
 8003086:	2b04      	cmp	r3, #4
 8003088:	d007      	beq.n	800309a <SystemCoreClockUpdate+0x3a>
 800308a:	2b08      	cmp	r3, #8
 800308c:	d009      	beq.n	80030a2 <SystemCoreClockUpdate+0x42>
 800308e:	2b00      	cmp	r3, #0
 8003090:	d13d      	bne.n	800310e <SystemCoreClockUpdate+0xae>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8003092:	4b2d      	ldr	r3, [pc, #180]	; (8003148 <SystemCoreClockUpdate+0xe8>)
 8003094:	4a2d      	ldr	r2, [pc, #180]	; (800314c <SystemCoreClockUpdate+0xec>)
 8003096:	601a      	str	r2, [r3, #0]
      break;
 8003098:	e03d      	b.n	8003116 <SystemCoreClockUpdate+0xb6>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 800309a:	4b2b      	ldr	r3, [pc, #172]	; (8003148 <SystemCoreClockUpdate+0xe8>)
 800309c:	4a2c      	ldr	r2, [pc, #176]	; (8003150 <SystemCoreClockUpdate+0xf0>)
 800309e:	601a      	str	r2, [r3, #0]
      break;
 80030a0:	e039      	b.n	8003116 <SystemCoreClockUpdate+0xb6>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80030a2:	4b28      	ldr	r3, [pc, #160]	; (8003144 <SystemCoreClockUpdate+0xe4>)
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	0d9b      	lsrs	r3, r3, #22
 80030a8:	f003 0301 	and.w	r3, r3, #1
 80030ac:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80030ae:	4b25      	ldr	r3, [pc, #148]	; (8003144 <SystemCoreClockUpdate+0xe4>)
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80030b6:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 80030b8:	68bb      	ldr	r3, [r7, #8]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d00c      	beq.n	80030d8 <SystemCoreClockUpdate+0x78>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80030be:	4a24      	ldr	r2, [pc, #144]	; (8003150 <SystemCoreClockUpdate+0xf0>)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80030c6:	4a1f      	ldr	r2, [pc, #124]	; (8003144 <SystemCoreClockUpdate+0xe4>)
 80030c8:	6852      	ldr	r2, [r2, #4]
 80030ca:	0992      	lsrs	r2, r2, #6
 80030cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80030d0:	fb02 f303 	mul.w	r3, r2, r3
 80030d4:	617b      	str	r3, [r7, #20]
 80030d6:	e00b      	b.n	80030f0 <SystemCoreClockUpdate+0x90>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80030d8:	4a1c      	ldr	r2, [pc, #112]	; (800314c <SystemCoreClockUpdate+0xec>)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80030e0:	4a18      	ldr	r2, [pc, #96]	; (8003144 <SystemCoreClockUpdate+0xe4>)
 80030e2:	6852      	ldr	r2, [r2, #4]
 80030e4:	0992      	lsrs	r2, r2, #6
 80030e6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80030ea:	fb02 f303 	mul.w	r3, r2, r3
 80030ee:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80030f0:	4b14      	ldr	r3, [pc, #80]	; (8003144 <SystemCoreClockUpdate+0xe4>)
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	0c1b      	lsrs	r3, r3, #16
 80030f6:	f003 0303 	and.w	r3, r3, #3
 80030fa:	3301      	adds	r3, #1
 80030fc:	005b      	lsls	r3, r3, #1
 80030fe:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8003100:	697a      	ldr	r2, [r7, #20]
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	fbb2 f3f3 	udiv	r3, r2, r3
 8003108:	4a0f      	ldr	r2, [pc, #60]	; (8003148 <SystemCoreClockUpdate+0xe8>)
 800310a:	6013      	str	r3, [r2, #0]
      break;
 800310c:	e003      	b.n	8003116 <SystemCoreClockUpdate+0xb6>
    default:
      SystemCoreClock = HSI_VALUE;
 800310e:	4b0e      	ldr	r3, [pc, #56]	; (8003148 <SystemCoreClockUpdate+0xe8>)
 8003110:	4a0e      	ldr	r2, [pc, #56]	; (800314c <SystemCoreClockUpdate+0xec>)
 8003112:	601a      	str	r2, [r3, #0]
      break;
 8003114:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8003116:	4b0b      	ldr	r3, [pc, #44]	; (8003144 <SystemCoreClockUpdate+0xe4>)
 8003118:	689b      	ldr	r3, [r3, #8]
 800311a:	091b      	lsrs	r3, r3, #4
 800311c:	f003 030f 	and.w	r3, r3, #15
 8003120:	4a0c      	ldr	r2, [pc, #48]	; (8003154 <SystemCoreClockUpdate+0xf4>)
 8003122:	5cd3      	ldrb	r3, [r2, r3]
 8003124:	b2db      	uxtb	r3, r3
 8003126:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8003128:	4b07      	ldr	r3, [pc, #28]	; (8003148 <SystemCoreClockUpdate+0xe8>)
 800312a:	681a      	ldr	r2, [r3, #0]
 800312c:	693b      	ldr	r3, [r7, #16]
 800312e:	fa22 f303 	lsr.w	r3, r2, r3
 8003132:	4a05      	ldr	r2, [pc, #20]	; (8003148 <SystemCoreClockUpdate+0xe8>)
 8003134:	6013      	str	r3, [r2, #0]
}
 8003136:	bf00      	nop
 8003138:	371c      	adds	r7, #28
 800313a:	46bd      	mov	sp, r7
 800313c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003140:	4770      	bx	lr
 8003142:	bf00      	nop
 8003144:	40023800 	.word	0x40023800
 8003148:	20000018 	.word	0x20000018
 800314c:	00f42400 	.word	0x00f42400
 8003150:	007a1200 	.word	0x007a1200
 8003154:	2000001c 	.word	0x2000001c

08003158 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8003158:	b480      	push	{r7}
 800315a:	b083      	sub	sp, #12
 800315c:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800315e:	2300      	movs	r3, #0
 8003160:	607b      	str	r3, [r7, #4]
 8003162:	2300      	movs	r3, #0
 8003164:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8003166:	4a36      	ldr	r2, [pc, #216]	; (8003240 <SetSysClock+0xe8>)
 8003168:	4b35      	ldr	r3, [pc, #212]	; (8003240 <SetSysClock+0xe8>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003170:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8003172:	4b33      	ldr	r3, [pc, #204]	; (8003240 <SetSysClock+0xe8>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800317a:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	3301      	adds	r3, #1
 8003180:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d103      	bne.n	8003190 <SetSysClock+0x38>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800318e:	d1f0      	bne.n	8003172 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8003190:	4b2b      	ldr	r3, [pc, #172]	; (8003240 <SetSysClock+0xe8>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003198:	2b00      	cmp	r3, #0
 800319a:	d002      	beq.n	80031a2 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 800319c:	2301      	movs	r3, #1
 800319e:	603b      	str	r3, [r7, #0]
 80031a0:	e001      	b.n	80031a6 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80031a2:	2300      	movs	r3, #0
 80031a4:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	2b01      	cmp	r3, #1
 80031aa:	d142      	bne.n	8003232 <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80031ac:	4a24      	ldr	r2, [pc, #144]	; (8003240 <SetSysClock+0xe8>)
 80031ae:	4b24      	ldr	r3, [pc, #144]	; (8003240 <SetSysClock+0xe8>)
 80031b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031b6:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 80031b8:	4a22      	ldr	r2, [pc, #136]	; (8003244 <SetSysClock+0xec>)
 80031ba:	4b22      	ldr	r3, [pc, #136]	; (8003244 <SetSysClock+0xec>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80031c2:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80031c4:	4a1e      	ldr	r2, [pc, #120]	; (8003240 <SetSysClock+0xe8>)
 80031c6:	4b1e      	ldr	r3, [pc, #120]	; (8003240 <SetSysClock+0xe8>)
 80031c8:	689b      	ldr	r3, [r3, #8]
 80031ca:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80031cc:	4a1c      	ldr	r2, [pc, #112]	; (8003240 <SetSysClock+0xe8>)
 80031ce:	4b1c      	ldr	r3, [pc, #112]	; (8003240 <SetSysClock+0xe8>)
 80031d0:	689b      	ldr	r3, [r3, #8]
 80031d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80031d6:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80031d8:	4a19      	ldr	r2, [pc, #100]	; (8003240 <SetSysClock+0xe8>)
 80031da:	4b19      	ldr	r3, [pc, #100]	; (8003240 <SetSysClock+0xe8>)
 80031dc:	689b      	ldr	r3, [r3, #8]
 80031de:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80031e2:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80031e4:	4b16      	ldr	r3, [pc, #88]	; (8003240 <SetSysClock+0xe8>)
 80031e6:	4a18      	ldr	r2, [pc, #96]	; (8003248 <SetSysClock+0xf0>)
 80031e8:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80031ea:	4a15      	ldr	r2, [pc, #84]	; (8003240 <SetSysClock+0xe8>)
 80031ec:	4b14      	ldr	r3, [pc, #80]	; (8003240 <SetSysClock+0xe8>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80031f4:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80031f6:	bf00      	nop
 80031f8:	4b11      	ldr	r3, [pc, #68]	; (8003240 <SetSysClock+0xe8>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003200:	2b00      	cmp	r3, #0
 8003202:	d0f9      	beq.n	80031f8 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8003204:	4b11      	ldr	r3, [pc, #68]	; (800324c <SetSysClock+0xf4>)
 8003206:	f240 6205 	movw	r2, #1541	; 0x605
 800320a:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800320c:	4a0c      	ldr	r2, [pc, #48]	; (8003240 <SetSysClock+0xe8>)
 800320e:	4b0c      	ldr	r3, [pc, #48]	; (8003240 <SetSysClock+0xe8>)
 8003210:	689b      	ldr	r3, [r3, #8]
 8003212:	f023 0303 	bic.w	r3, r3, #3
 8003216:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8003218:	4a09      	ldr	r2, [pc, #36]	; (8003240 <SetSysClock+0xe8>)
 800321a:	4b09      	ldr	r3, [pc, #36]	; (8003240 <SetSysClock+0xe8>)
 800321c:	689b      	ldr	r3, [r3, #8]
 800321e:	f043 0302 	orr.w	r3, r3, #2
 8003222:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8003224:	bf00      	nop
 8003226:	4b06      	ldr	r3, [pc, #24]	; (8003240 <SetSysClock+0xe8>)
 8003228:	689b      	ldr	r3, [r3, #8]
 800322a:	f003 030c 	and.w	r3, r3, #12
 800322e:	2b08      	cmp	r3, #8
 8003230:	d1f9      	bne.n	8003226 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8003232:	bf00      	nop
 8003234:	370c      	adds	r7, #12
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr
 800323e:	bf00      	nop
 8003240:	40023800 	.word	0x40023800
 8003244:	40007000 	.word	0x40007000
 8003248:	07405408 	.word	0x07405408
 800324c:	40023c00 	.word	0x40023c00

08003250 <__libc_init_array>:
 8003250:	b570      	push	{r4, r5, r6, lr}
 8003252:	4e0d      	ldr	r6, [pc, #52]	; (8003288 <__libc_init_array+0x38>)
 8003254:	4c0d      	ldr	r4, [pc, #52]	; (800328c <__libc_init_array+0x3c>)
 8003256:	1ba4      	subs	r4, r4, r6
 8003258:	10a4      	asrs	r4, r4, #2
 800325a:	2500      	movs	r5, #0
 800325c:	42a5      	cmp	r5, r4
 800325e:	d109      	bne.n	8003274 <__libc_init_array+0x24>
 8003260:	4e0b      	ldr	r6, [pc, #44]	; (8003290 <__libc_init_array+0x40>)
 8003262:	4c0c      	ldr	r4, [pc, #48]	; (8003294 <__libc_init_array+0x44>)
 8003264:	f000 f82c 	bl	80032c0 <_init>
 8003268:	1ba4      	subs	r4, r4, r6
 800326a:	10a4      	asrs	r4, r4, #2
 800326c:	2500      	movs	r5, #0
 800326e:	42a5      	cmp	r5, r4
 8003270:	d105      	bne.n	800327e <__libc_init_array+0x2e>
 8003272:	bd70      	pop	{r4, r5, r6, pc}
 8003274:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003278:	4798      	blx	r3
 800327a:	3501      	adds	r5, #1
 800327c:	e7ee      	b.n	800325c <__libc_init_array+0xc>
 800327e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003282:	4798      	blx	r3
 8003284:	3501      	adds	r5, #1
 8003286:	e7f2      	b.n	800326e <__libc_init_array+0x1e>
 8003288:	08003304 	.word	0x08003304
 800328c:	08003304 	.word	0x08003304
 8003290:	08003304 	.word	0x08003304
 8003294:	08003308 	.word	0x08003308

08003298 <memcpy>:
 8003298:	b510      	push	{r4, lr}
 800329a:	1e43      	subs	r3, r0, #1
 800329c:	440a      	add	r2, r1
 800329e:	4291      	cmp	r1, r2
 80032a0:	d100      	bne.n	80032a4 <memcpy+0xc>
 80032a2:	bd10      	pop	{r4, pc}
 80032a4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80032a8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80032ac:	e7f7      	b.n	800329e <memcpy+0x6>

080032ae <memset>:
 80032ae:	4402      	add	r2, r0
 80032b0:	4603      	mov	r3, r0
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d100      	bne.n	80032b8 <memset+0xa>
 80032b6:	4770      	bx	lr
 80032b8:	f803 1b01 	strb.w	r1, [r3], #1
 80032bc:	e7f9      	b.n	80032b2 <memset+0x4>
	...

080032c0 <_init>:
 80032c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032c2:	bf00      	nop
 80032c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032c6:	bc08      	pop	{r3}
 80032c8:	469e      	mov	lr, r3
 80032ca:	4770      	bx	lr

080032cc <_fini>:
 80032cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032ce:	bf00      	nop
 80032d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032d2:	bc08      	pop	{r3}
 80032d4:	469e      	mov	lr, r3
 80032d6:	4770      	bx	lr
