\hypertarget{struct_l_m_e_m___type}{}\doxysection{LMEM\+\_\+\+Type Struct Reference}
\label{struct_l_m_e_m___type}\index{LMEM\_Type@{LMEM\_Type}}


LMEM -\/ Size of Registers Arrays.  




{\ttfamily \#include $<$S32\+K148.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_m_e_m___type_a18181af9b7696386da801ede5a6ce9b3}{PCCCR}}
\begin{DoxyCompactList}\small\item\em Cache control register, offset\+: 0x0. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_m_e_m___type_a94270e10092c976fa284138635a1ffbc}{PCCLCR}}
\begin{DoxyCompactList}\small\item\em Cache line control register, offset\+: 0x4. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_m_e_m___type_a5bd1965f4c5558a4f0ff66af08af9ad4}{PCCSAR}}
\begin{DoxyCompactList}\small\item\em Cache search address register, offset\+: 0x8. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_m_e_m___type_aa175862efe9ba1be183cf412d4955abd}{PCCCVR}}
\begin{DoxyCompactList}\small\item\em Cache read/write value register, offset\+: 0xC. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_l_m_e_m___type_a4398e5001fa061061fe95e2ceef7a31a}{RESERVED\+\_\+0}} \mbox{[}16\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_m_e_m___type_a8b58bdb532685e0b4213f9bd94f03848}{PCCRMR}}
\begin{DoxyCompactList}\small\item\em Cache regions mode register, offset\+: 0x20. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
LMEM -\/ Size of Registers Arrays. 

LMEM -\/ Register Layout Typedef 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_l_m_e_m___type_a18181af9b7696386da801ede5a6ce9b3}\label{struct_l_m_e_m___type_a18181af9b7696386da801ede5a6ce9b3}} 
\index{LMEM\_Type@{LMEM\_Type}!PCCCR@{PCCCR}}
\index{PCCCR@{PCCCR}!LMEM\_Type@{LMEM\_Type}}
\doxysubsubsection{\texorpdfstring{PCCCR}{PCCCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PCCCR}



Cache control register, offset\+: 0x0. 

\mbox{\Hypertarget{struct_l_m_e_m___type_aa175862efe9ba1be183cf412d4955abd}\label{struct_l_m_e_m___type_aa175862efe9ba1be183cf412d4955abd}} 
\index{LMEM\_Type@{LMEM\_Type}!PCCCVR@{PCCCVR}}
\index{PCCCVR@{PCCCVR}!LMEM\_Type@{LMEM\_Type}}
\doxysubsubsection{\texorpdfstring{PCCCVR}{PCCCVR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PCCCVR}



Cache read/write value register, offset\+: 0xC. 

\mbox{\Hypertarget{struct_l_m_e_m___type_a94270e10092c976fa284138635a1ffbc}\label{struct_l_m_e_m___type_a94270e10092c976fa284138635a1ffbc}} 
\index{LMEM\_Type@{LMEM\_Type}!PCCLCR@{PCCLCR}}
\index{PCCLCR@{PCCLCR}!LMEM\_Type@{LMEM\_Type}}
\doxysubsubsection{\texorpdfstring{PCCLCR}{PCCLCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PCCLCR}



Cache line control register, offset\+: 0x4. 

\mbox{\Hypertarget{struct_l_m_e_m___type_a8b58bdb532685e0b4213f9bd94f03848}\label{struct_l_m_e_m___type_a8b58bdb532685e0b4213f9bd94f03848}} 
\index{LMEM\_Type@{LMEM\_Type}!PCCRMR@{PCCRMR}}
\index{PCCRMR@{PCCRMR}!LMEM\_Type@{LMEM\_Type}}
\doxysubsubsection{\texorpdfstring{PCCRMR}{PCCRMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PCCRMR}



Cache regions mode register, offset\+: 0x20. 

\mbox{\Hypertarget{struct_l_m_e_m___type_a5bd1965f4c5558a4f0ff66af08af9ad4}\label{struct_l_m_e_m___type_a5bd1965f4c5558a4f0ff66af08af9ad4}} 
\index{LMEM\_Type@{LMEM\_Type}!PCCSAR@{PCCSAR}}
\index{PCCSAR@{PCCSAR}!LMEM\_Type@{LMEM\_Type}}
\doxysubsubsection{\texorpdfstring{PCCSAR}{PCCSAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PCCSAR}



Cache search address register, offset\+: 0x8. 

\mbox{\Hypertarget{struct_l_m_e_m___type_a4398e5001fa061061fe95e2ceef7a31a}\label{struct_l_m_e_m___type_a4398e5001fa061061fe95e2ceef7a31a}} 
\index{LMEM\_Type@{LMEM\_Type}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!LMEM\_Type@{LMEM\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}16\mbox{]}}



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/\mbox{\hyperlink{_s32_k148_8h}{S32\+K148.\+h}}\end{DoxyCompactItemize}
