

================================================================
== Vivado HLS Report for 'mult_add'
================================================================
* Date:           Sun Jul  1 02:49:22 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        Conv12
* Solution:       A_Otra
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.38|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |MASTER_CNN_mac_mubkb_U18  |MASTER_CNN_mac_mubkb  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_ready   | out |    1| ap_ctrl_hs |   mult_add   | return value |
|ap_return  | out |   18| ap_ctrl_hs |   mult_add   | return value |
|in_V       |  in |   18|   ap_none  |     in_V     |    scalar    |
|weight_V   |  in |   18|   ap_none  |   weight_V   |    scalar    |
|add_V      |  in |   18|   ap_none  |     add_V    |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

 <State 1> : 6.38ns
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResource(i32 0, [1 x i8]* @p_str2, [6 x i8]* @p_str30, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [SRC/1_keras.cpp:420]
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%add_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %add_V)"
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%weight_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %weight_V)"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%in_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %in_V)"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%OP1_V = sext i18 %in_V_read to i28" [SRC/1_keras.cpp:422]
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%OP2_V = sext i18 %weight_V_read to i28" [SRC/1_keras.cpp:422]
ST_1 : Operation 8 [1/1] (3.36ns)   --->   "%p_Val2_s = mul i28 %OP1_V, %OP2_V" [SRC/1_keras.cpp:422]   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_2 = call i28 @_ssdm_op_BitConcatenate.i28.i18.i10(i18 %add_V_read, i10 0)" [SRC/1_keras.cpp:422]
ST_1 : Operation 10 [1/1] (3.02ns)   --->   "%p_Val2_1 = add i28 %p_Val2_s, %tmp_2" [SRC/1_keras.cpp:422]   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%agg_result_V = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %p_Val2_1, i32 10, i32 27)" [SRC/1_keras.cpp:422]
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "ret i18 %agg_result_V" [SRC/1_keras.cpp:422]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_2    (specresource  ) [ 00]
add_V_read    (read          ) [ 00]
weight_V_read (read          ) [ 00]
in_V_read     (read          ) [ 00]
OP1_V         (sext          ) [ 00]
OP2_V         (sext          ) [ 00]
p_Val2_s      (mul           ) [ 00]
tmp_2         (bitconcatenate) [ 00]
p_Val2_1      (add           ) [ 00]
agg_result_V  (partselect    ) [ 00]
StgValue_12   (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="add_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResource"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i18.i10"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="add_V_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="18" slack="0"/>
<pin id="30" dir="0" index="1" bw="18" slack="0"/>
<pin id="31" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_V_read/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="weight_V_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="18" slack="0"/>
<pin id="36" dir="0" index="1" bw="18" slack="0"/>
<pin id="37" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_V_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="in_V_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="18" slack="0"/>
<pin id="42" dir="0" index="1" bw="18" slack="0"/>
<pin id="43" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_V_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="OP1_V_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="18" slack="0"/>
<pin id="48" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="OP2_V_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="18" slack="0"/>
<pin id="52" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="tmp_2_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="28" slack="0"/>
<pin id="56" dir="0" index="1" bw="18" slack="0"/>
<pin id="57" dir="0" index="2" bw="1" slack="0"/>
<pin id="58" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="agg_result_V_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="18" slack="0"/>
<pin id="64" dir="0" index="1" bw="28" slack="0"/>
<pin id="65" dir="0" index="2" bw="5" slack="0"/>
<pin id="66" dir="0" index="3" bw="6" slack="0"/>
<pin id="67" dir="1" index="4" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="agg_result_V/1 "/>
</bind>
</comp>

<comp id="71" class="1007" name="grp_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="18" slack="0"/>
<pin id="73" dir="0" index="1" bw="18" slack="0"/>
<pin id="74" dir="0" index="2" bw="28" slack="0"/>
<pin id="75" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_s/1 p_Val2_1/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="32"><net_src comp="16" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="4" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="16" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="2" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="16" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="49"><net_src comp="40" pin="2"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="34" pin="2"/><net_sink comp="50" pin=0"/></net>

<net id="59"><net_src comp="18" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="28" pin="2"/><net_sink comp="54" pin=1"/></net>

<net id="61"><net_src comp="20" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="68"><net_src comp="22" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="24" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="70"><net_src comp="26" pin="0"/><net_sink comp="62" pin=3"/></net>

<net id="76"><net_src comp="46" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="50" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="78"><net_src comp="54" pin="3"/><net_sink comp="71" pin=2"/></net>

<net id="79"><net_src comp="71" pin="3"/><net_sink comp="62" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: mult_add : in_V | {1 }
	Port: mult_add : weight_V | {1 }
	Port: mult_add : add_V | {1 }
  - Chain level:
	State 1
		p_Val2_s : 1
		p_Val2_1 : 2
		agg_result_V : 3
		StgValue_12 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|
| Operation|      Functional Unit     |  DSP48E |
|----------|--------------------------|---------|
|  muladd  |         grp_fu_71        |    1    |
|----------|--------------------------|---------|
|          |   add_V_read_read_fu_28  |    0    |
|   read   | weight_V_read_read_fu_34 |    0    |
|          |   in_V_read_read_fu_40   |    0    |
|----------|--------------------------|---------|
|   sext   |        OP1_V_fu_46       |    0    |
|          |        OP2_V_fu_50       |    0    |
|----------|--------------------------|---------|
|bitconcatenate|        tmp_2_fu_54       |    0    |
|----------|--------------------------|---------|
|partselect|    agg_result_V_fu_62    |    0    |
|----------|--------------------------|---------|
|   Total  |                          |    1    |
|----------|--------------------------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+
|           | DSP48E |
+-----------+--------+
|  Function |    1   |
|   Memory  |    -   |
|Multiplexer|    -   |
|  Register |    -   |
+-----------+--------+
|   Total   |    1   |
+-----------+--------+
