git clone --depth 1 --no-tags https://github.com/surendrayerragorla/MIPS_32_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681599412
git clone --depth 1 --no-tags https://github.com/Jeremy185/VeriQuiz1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679900030
git clone --depth 1 --no-tags https://github.com/woodaaron2001/Custom-8-Bit-Computer-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682659134
git clone --depth 1 --no-tags https://github.com/kavir999/Daniel_J_DV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683139075
git clone --depth 1 --no-tags https://github.com/tmarmay/AquitecturaComputador.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684828652
git clone --depth 1 --no-tags https://github.com/irfanmao/irfan_hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667554427
git clone --depth 1 --no-tags https://github.com/bjybs123/fMAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676461404
git clone --depth 1 --no-tags https://github.com/dbrettcom/threebit_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675229237
git clone --depth 1 --no-tags https://github.com/Rohithgarde/SinglePort_RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675312599
git clone --depth 1 --no-tags https://github.com/ghz-ws/eclypse_z7_adc_dac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662146668
git clone --depth 1 --no-tags https://github.com/mohamedelshafie/verifying-ALU-using-pyuvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661461534
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/RCA-using-SV-Day-084-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661398104
git clone --depth 1 --no-tags https://github.com/bkrishna2005/UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663154704
git clone --depth 1 --no-tags https://github.com/anshb24/SystemVerilog-Fundamentals.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673218974
git clone --depth 1 --no-tags https://github.com/yuri-panchul/2023-georgia-armenia-exam.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668592406
git clone --depth 1 --no-tags https://github.com/henrw/verilog-2-stage-ex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659281712
git clone --depth 1 --no-tags https://github.com/RCTd/AMD_SummerPractice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658924252
git clone --depth 1 --no-tags https://github.com/jaycordaro/audio_gain.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659131406
git clone --depth 1 --no-tags https://github.com/Mohd-Adib-Khan/Finite-State-Machine-Design-for-Vending-Machine-Behavior.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677935489
git clone --depth 1 --no-tags https://github.com/KID-2k-internship/Async_apb_verifiction-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658263222
git clone --depth 1 --no-tags https://github.com/MarleyLobao/histogram_sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665805264
git clone --depth 1 --no-tags https://github.com/ItteRevanth/Design_and_Verification_of_APB_RAM_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663379941
git clone --depth 1 --no-tags https://github.com/mkmkk798987/adder_sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665694234
git clone --depth 1 --no-tags https://github.com/tamangill/Sneaky-Flappy-Bird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666122575
git clone --depth 1 --no-tags https://github.com/hwangsab/ARM-Pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666258833
git clone --depth 1 --no-tags https://github.com/Surtr0607/picoMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664253354
git clone --depth 1 --no-tags https://github.com/NayraSousa/ProjetosSystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663701284
git clone --depth 1 --no-tags https://github.com/Meyvnverif/SPI_verif.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666520838
git clone --depth 1 --no-tags https://github.com/boga-vidhath/SequentialMultiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666896717
git clone --depth 1 --no-tags https://github.com/juanpablogt/Arquitectura_de_computadoras.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680699809
git clone --depth 1 --no-tags https://github.com/RadhaKuruva/SV-Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661903047
git clone --depth 1 --no-tags https://github.com/RISCY-Lib/uart_agent.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661909303
git clone --depth 1 --no-tags https://github.com/shapoco/t120-framebuff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661305665
git clone --depth 1 --no-tags https://github.com/alirezasm0/dsd-proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661425001
git clone --depth 1 --no-tags https://github.com/jakaransingh/CDC-Modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662302111
git clone --depth 1 --no-tags https://github.com/DmitryZlobec/basics-graphics-music.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662256524
git clone --depth 1 --no-tags https://github.com/ronniegertman/alu64bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660668997
git clone --depth 1 --no-tags https://github.com/rcardenes/LF-Building-a-RISC-V-CPU-Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659148317
git clone --depth 1 --no-tags https://github.com/Kakapio/RISC-V-Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662917822
git clone --depth 1 --no-tags https://github.com/ronniegertman/multicycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662209184
git clone --depth 1 --no-tags https://github.com/lowRISC/ml4dv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665509367
git clone --depth 1 --no-tags https://github.com/ShevtsovNikita/multipliers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663183008
git clone --depth 1 --no-tags https://github.com/dcg3-illinois/Super-ECE-Bros.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668114989
git clone --depth 1 --no-tags https://github.com/aguptad/SLC-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672732548
git clone --depth 1 --no-tags https://github.com/Preetbatavia/System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673896740
git clone --depth 1 --no-tags https://github.com/kei-seu/APB_watchdog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673790974
git clone --depth 1 --no-tags https://github.com/ChiragAumraj/FIRST-IN-FIRST-OUT--ENV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667727072
git clone --depth 1 --no-tags https://github.com/Wlfc912/First_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670376768
git clone --depth 1 --no-tags https://github.com/MarleyLobao/Switch_SV_Testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670412661
git clone --depth 1 --no-tags https://github.com/alpha-karthik/Verification-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669876164
git clone --depth 1 --no-tags https://github.com/jo0012/8-Bit-CPU-in-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669844880
git clone --depth 1 --no-tags https://github.com/SV-Engineer/Hardware-Description-Languages.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671676873
git clone --depth 1 --no-tags https://github.com/MaverickST/Digital_II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682292842
git clone --depth 1 --no-tags https://github.com/psjsptcoder/Automatic_Washing_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683033271
git clone --depth 1 --no-tags https://github.com/GiantDwarfRen/CSE-141L-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684252485
git clone --depth 1 --no-tags https://github.com/Diya-Veerbhan/COA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674943142
git clone --depth 1 --no-tags https://github.com/ravitripathi02/notinline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676909097
git clone --depth 1 --no-tags https://github.com/joriolemos/arm_simgle_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677712859
git clone --depth 1 --no-tags https://github.com/thinhngo11/Coverage-First-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678098832
git clone --depth 1 --no-tags https://github.com/KiuQuy/WB2APB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677432942
git clone --depth 1 --no-tags https://github.com/bjybs123/fp-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678193980
git clone --depth 1 --no-tags https://github.com/imanand816/Design-and-Verification-of-UART-Communication-Protocol-using-System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681638173
git clone --depth 1 --no-tags https://github.com/sharatkirla/MPIS32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682215743
git clone --depth 1 --no-tags https://github.com/apriya-ram/uvm_and_gate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681964845
git clone --depth 1 --no-tags https://github.com/walker99999/pango_pcie_dma_alloc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683636306
git clone --depth 1 --no-tags https://github.com/Sean-Fuhrman/CSE-141L.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683803637
git clone --depth 1 --no-tags https://github.com/beingstrongerer/remote-repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684598766
git clone --depth 1 --no-tags https://github.com/Denicsr09/verificacion_IIs_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680969829
git clone --depth 1 --no-tags https://github.com/tms4517/VGA_DDCA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669585120
git clone --depth 1 --no-tags https://github.com/deepanshuv22/Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680644168
git clone --depth 1 --no-tags https://github.com/alok2802/FIFO-VERIFICATION.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679867437
git clone --depth 1 --no-tags https://github.com/vishalvp123/FIFO-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674549604
git clone --depth 1 --no-tags https://github.com/navidraeiszadeh/SBU_ComputerArchitecture_Course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661993141
git clone --depth 1 --no-tags https://github.com/liu-xueyang/zhw_silicon_compiler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666588745
git clone --depth 1 --no-tags https://github.com/gouthampalem2/Last-Level-Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664345664
git clone --depth 1 --no-tags https://github.com/ateeb02/3-Stage_RISC-V_Processor_with_CSR_ISR_C-Ext.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658871447
git clone --depth 1 --no-tags https://github.com/malheir0s/circuitos-digitais-II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665693057
git clone --depth 1 --no-tags https://github.com/claudioleandro14/arm_single_extended.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660404689
git clone --depth 1 --no-tags https://github.com/HueyVoz/VIP_I2C_SLAVE_with_SVUnittest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659527004
git clone --depth 1 --no-tags https://github.com/VlsiDesignVerif/100daysofRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661083281
git clone --depth 1 --no-tags https://github.com/YazanHussnain/AHB_Slave_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661626363
git clone --depth 1 --no-tags https://github.com/Nutmeg43/AHB_Interconnect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667145390
git clone --depth 1 --no-tags https://github.com/tms4517/SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670634024
git clone --depth 1 --no-tags https://github.com/jinmanss/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669017879
git clone --depth 1 --no-tags https://github.com/sthd/RISC-V-accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668367789
git clone --depth 1 --no-tags https://github.com/boga-vidhath/Adders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666897452
git clone --depth 1 --no-tags https://github.com/RISCY-Lib/uvm_utils.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663256249
git clone --depth 1 --no-tags https://github.com/JasonDhand/FPGA_Geometry_Dash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663306468
git clone --depth 1 --no-tags https://github.com/odenj/100-days-of-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673202858
git clone --depth 1 --no-tags https://github.com/HirunaVishwamith/UART_with_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675171937
git clone --depth 1 --no-tags https://github.com/Leeo1912/FFT_single_module_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675546692
git clone --depth 1 --no-tags https://github.com/LYWalker/RTL-Exercises-Public.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681200417
git clone --depth 1 --no-tags https://github.com/Shivaprasadm02/bridge-topology.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681109566
git clone --depth 1 --no-tags https://github.com/pgurve22/Synchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681727540
git clone --depth 1 --no-tags https://github.com/lucaslimacodes/RISC-V-PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677540972
git clone --depth 1 --no-tags https://github.com/zmij/bldc-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673315773
git clone --depth 1 --no-tags https://github.com/laxmankumar3283/Single-Port-Ram-desgin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674223709
git clone --depth 1 --no-tags https://github.com/noorelabyad/ALU-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675306195
