/***************************************************************************//**
 *   @file   ad6676_ebz.c
 *   @brief  Implementation of Main Function.
 *   @author DBogdan (dragos.bogdan@analog.com)
 *   @author Antoniu Miclaus (antoniu.miclaus@analog.com)
********************************************************************************
 * Copyright 2020(c) Analog Devices, Inc.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *
 * 1. Redistributions of source code must retain the above copyright notice,
 *    this list of conditions and the following disclaimer.
 *
 * 2. Redistributions in binary form must reproduce the above copyright notice,
 *    this list of conditions and the following disclaimer in the documentation
 *    and/or other materials provided with the distribution.
 *
 * 3. Neither the name of Analog Devices, Inc. nor the names of its
 *    contributors may be used to endorse or promote products derived from this
 *    software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES, INC. “AS IS” AND ANY EXPRESS OR
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO
 * EVENT SHALL ANALOG DEVICES, INC. BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
 * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
 * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
 * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*******************************************************************************/

/******************************************************************************/
/***************************** Include Files **********************************/
/******************************************************************************/
#include <stdio.h>
#include <inttypes.h>
#include "parameters.h"
#include <xparameters.h>
#include <xil_printf.h>
#include <xil_cache.h>
#include "no_os_spi.h"
#include "no_os_gpio.h"
#include "xilinx_spi.h"
#include "xilinx_gpio.h"
#include "no_os_delay.h"
#include "no_os_error.h"
#include "ad6676.h"
#include "axi_adc_core.h"
#include "axi_dmac.h"
#include "axi_jesd204_rx.h"
#include "axi_adxcvr.h"

#include "no_os_print_log.h"

#ifdef IIO_SUPPORT
#include "iio_app.h"
#include "iio_axi_adc.h"
#include "xilinx_uart.h"
#endif

/***************************************************************************//**
* @brief ad6676_gpio_config
*******************************************************************************/

int32_t ad6676_gpio_config(struct ad6676_init_param init_param)
{
	int32_t ret;

	struct xil_gpio_init_param xil_gpio_param = {
#ifdef PLATFORM_MB
		.type = GPIO_PL,
#else
		.type = GPIO_PS,
#endif
		.device_id = GPIO_DEVICE_ID
	};

	struct no_os_gpio_init_param gpio_adc_oen_param = {
		.number = GPIO_ADC_OEN,
		.platform_ops = &xil_gpio_ops,
		.extra = &xil_gpio_param
	};
	struct no_os_gpio_desc *gpio_adc_oen;

	struct no_os_gpio_init_param gpio_adc_s0_param = {
		.number = GPIO_ADC_S0,
		.platform_ops = &xil_gpio_ops,
		.extra = &xil_gpio_param
	};
	struct no_os_gpio_desc *gpio_adc_s0;

	struct no_os_gpio_init_param gpio_adc_s1_param = {
		.number = GPIO_ADC_S1,
		.platform_ops = &xil_gpio_ops,
		.extra = &xil_gpio_param
	};
	struct no_os_gpio_desc *gpio_adc_s1;

	struct no_os_gpio_init_param gpio_adc_sela_param = {
		.number = GPIO_ADC_SELA,
		.platform_ops = &xil_gpio_ops,
		.extra = &xil_gpio_param
	};
	struct no_os_gpio_desc *gpio_adc_sela;

	struct no_os_gpio_init_param gpio_adc_selb_param = {
		.number = GPIO_ADC_SELB,
		.platform_ops = &xil_gpio_ops,
		.extra = &xil_gpio_param
	};
	struct no_os_gpio_desc *gpio_adc_selb;

	struct no_os_gpio_init_param gpio_adc_resetb_param = {
		.number = GPIO_ADC_RESETB,
		.platform_ops = &xil_gpio_ops,
		.extra = &xil_gpio_param
	};
	struct no_os_gpio_desc *gpio_adc_resetb;

	struct no_os_gpio_init_param gpio_adc_agc1_param = {
		.number = GPIO_ADC_AGC1,
		.platform_ops = &xil_gpio_ops,
		.extra = &xil_gpio_param
	};
	struct no_os_gpio_desc *gpio_adc_agc1;

	struct no_os_gpio_init_param gpio_adc_agc2_param = {
		.number = GPIO_ADC_AGC2,
		.platform_ops = &xil_gpio_ops,
		.extra = &xil_gpio_param
	};
	struct no_os_gpio_desc *gpio_adc_agc2;

	ret = no_os_gpio_get(&gpio_adc_oen, &gpio_adc_oen_param);
	if(ret != 0)
		return -1;

	ret = no_os_gpio_get(&gpio_adc_s0, &gpio_adc_s0_param);
	if(ret != 0)
		return -1;

	ret = no_os_gpio_get(&gpio_adc_s1, &gpio_adc_s1_param);
	if(ret != 0)
		return -1;

	ret = no_os_gpio_get(&gpio_adc_sela, &gpio_adc_sela_param);
	if(ret != 0)
		return -1;

	ret = no_os_gpio_get(&gpio_adc_selb, &gpio_adc_selb_param);
	if(ret != 0)
		return -1;

	ret = no_os_gpio_get(&gpio_adc_resetb, &gpio_adc_resetb_param);
	if(ret != 0)
		return -1;

	ret = no_os_gpio_get(&gpio_adc_agc1, &gpio_adc_agc1_param);
	if(ret != 0)
		return -1;

	ret = no_os_gpio_get(&gpio_adc_agc2, &gpio_adc_agc2_param);
	if(ret != 0)
		return -1;

	ret = no_os_gpio_direction_output(gpio_adc_oen, 0);
	if(ret != 0)
		return -1;

	switch (init_param.decimation) {
	case 12:
		ret = no_os_gpio_direction_output(gpio_adc_s0, 1);
		if(ret != 0)
			return -1;
		ret = no_os_gpio_direction_output(gpio_adc_s1, 1);
		if(ret != 0)
			return -1;
		break;
	case 16:
		ret = no_os_gpio_direction_output(gpio_adc_s0, 0);
		if(ret != 0)
			return -1;
		ret = no_os_gpio_direction_output(gpio_adc_s1, 1);
		if(ret != 0)
			return -1;
		break;
	case 24:
		ret = no_os_gpio_direction_output(gpio_adc_s0, 0);
		if(ret != 0)
			return -1;
		ret = no_os_gpio_direction_output(gpio_adc_s1, 1);
		if(ret != 0)
			return -1;
		break;
	case 32:
		ret = no_os_gpio_direction_output(gpio_adc_s0, 0);
		if(ret != 0)
			return -1;
		ret = no_os_gpio_direction_output(gpio_adc_s1, 0);
		if(ret != 0)
			return -1;
		break;
	default:
		return -1;
	}

	if (init_param.use_extclk) {
		ret = no_os_gpio_direction_output(gpio_adc_sela, 1);
		if(ret != 0)
			return -1;
		ret = no_os_gpio_direction_output(gpio_adc_selb, 0);
		if(ret != 0)
			return -1;
	} else {
		ret = no_os_gpio_direction_output(gpio_adc_sela, 0);
		if(ret != 0)
			return -1;
		ret = no_os_gpio_direction_output(gpio_adc_selb, 1);
		if(ret != 0)
			return -1;
	}

	ret = no_os_gpio_direction_output(gpio_adc_resetb, 1);
	if(ret != 0)
		return -1;
	ret = no_os_gpio_direction_output(gpio_adc_agc1, 0);
	if(ret != 0)
		return -1;
	ret = no_os_gpio_direction_output(gpio_adc_agc2, 0);
	if(ret != 0)
		return -1;

	no_os_gpio_remove(gpio_adc_oen);
	no_os_gpio_remove(gpio_adc_s0);
	no_os_gpio_remove(gpio_adc_s1);
	no_os_gpio_remove(gpio_adc_sela);
	no_os_gpio_remove(gpio_adc_selb);
	no_os_gpio_remove(gpio_adc_resetb);
	no_os_gpio_remove(gpio_adc_agc1);
	no_os_gpio_remove(gpio_adc_agc2);

	return 0;
}

/***************************************************************************//**
* @brief main
*******************************************************************************/
int main(void)
{
	int32_t ret;

	struct xil_gpio_init_param xil_gpio_param = {
#ifdef PLATFORM_MB
		.type = GPIO_PL,
#else
		.type = GPIO_PS,
#endif
		.device_id = GPIO_DEVICE_ID
	};

	struct no_os_gpio_init_param gpio_sysref_param = {
		.number = GPIO_JESD204_SYSREF,
		.platform_ops = &xil_gpio_ops,
		.extra = &xil_gpio_param
	};
	struct no_os_gpio_desc *gpio_sysref;

	struct xil_spi_init_param xil_spi_param = {
#ifdef PLATFORM_MB
		.type = SPI_PL,
#else
		.type = SPI_PS,
#endif
	};

	struct no_os_spi_init_param ad6676_spi_param = {
		.device_id = SPI_DEVICE_ID,
		.max_speed_hz = 2000000u,
		.chip_select = 0,
		.mode = NO_OS_SPI_MODE_0,
		.platform_ops = &xil_spi_ops,
		.extra = &xil_spi_param
	};

	struct axi_adc_init ad6676_core_param = {
		.name = "ad6676_adc",
		.base = RX_CORE_BASEADDR,
		.num_channels = 2
	};
	struct axi_adc *ad6676_core;

	struct jesd204_rx_init  ad6676_jesd_param = {
		.name = "ad6676_jesd",
		.base = RX_JESD_BASEADDR,
		.octets_per_frame = 1,
		.frames_per_multiframe = 16,
		.subclass = 1,
		.device_clk_khz = 4000000 / 40,
		.lane_clk_khz = 4000000
	};
	struct axi_jesd204_rx *ad6676_jesd;

	struct adxcvr_init ad6676_xcvr_param = {
		.name = "ad6676_xcvr",
		.base = RX_XCVR_BASEADDR,
		.sys_clk_sel = ADXCVR_SYS_CLK_CPLL,
		.out_clk_sel = ADXCVR_REFCLK_DIV2,
		.lpm_enable = 0,
		.ref_rate_khz = 200000,
		.lane_rate_khz = 4000000,
	};
	struct adxcvr *ad6676_xcvr;

	struct axi_dmac_init ad6676_dmac_param = {
		.name = "ad6676_dmac",
		.base = RX_DMA_BASEADDR,
		.irq_option = IRQ_DISABLED
	};
	struct axi_dmac *ad6676_dmac;

	struct ad6676_dev		*ad6676_device;
	struct ad6676_init_param 	ad6676_param;

	ad6676_param.spi_init = ad6676_spi_param;
	ad6676_param.ref_clk = 200000000UL; // reference clk Hz
	ad6676_param.f_adc_hz = 3200000000UL; // adc frequency Hz
	ad6676_param.f_if_hz = 250000000UL; // intermediate frequency Hz
	ad6676_param.bw_hz = 75000000UL; // bandwidth Hz;
	ad6676_param.bw_margin_low_mhz = 5;
	ad6676_param.bw_margin_high_mhz = 5;
	ad6676_param.bw_margin_if_mhz = 0;
	ad6676_param.decimation = 16;
	ad6676_param.ext_l = 19; // external inductance l_nh
	ad6676_param.attenuation = 5;
	ad6676_param.scale = 64;
	ad6676_param.use_extclk = 0;
	ad6676_param.spi3wire = 0;
	// shuffle
	ad6676_param.shuffle_ctrl = 1;
	ad6676_param.shuffle_thresh = 5;
	// dev jesd
	ad6676_param.scrambling_en = 1; // jesd scrambling enable
	ad6676_param.lvds_syncb = 1; // jesd use lvds syncb enable
	ad6676_param.sysref_pd = 0; // jesd powerdown sysref enable
	ad6676_param.n_lanes = 2;
	ad6676_param.frames_per_multiframe = 16;

	/* Enable the instruction cache. */
	Xil_ICacheEnable();
	/* Enable the data cache. */
	Xil_DCacheEnable();

	// receiver DMA configuration
	ret = no_os_gpio_get(&gpio_sysref, &gpio_sysref_param);
	if(ret != 0)
		return -1;

	ret = no_os_gpio_direction_output(gpio_sysref, 1);
	if(ret != 0)
		return -1;

	// set up clock
	ret = ad6676_gpio_config(ad6676_param);
	if(ret != 0)
		return -1;

	// set up the device
	ret = ad6676_setup(&ad6676_device, ad6676_param);
	if(ret != 0)
		return -1;

	// set up the XCVR core
	ret = adxcvr_init(&ad6676_xcvr, &ad6676_xcvr_param);
	if (ret != 0) {
		pr_err("error: %s: adxcvr_init() failed\n", ad6676_xcvr->name);
	}

	ret = adxcvr_clk_enable(ad6676_xcvr);
	if (ret != 0) {
		pr_err("error: %s: adxcvr_clk_enable() failed\n", ad6676_xcvr->name);
	}

	// setup JESD core
	ret = axi_jesd204_rx_init_legacy(&ad6676_jesd, &ad6676_jesd_param);
	if (ret != 0) {
		pr_err("error: %s: axi_jesd204_rx_init_legacy() failed\n", ad6676_jesd->name);
	}

	ret = axi_jesd204_rx_lane_clk_enable(ad6676_jesd);
	if (ret != 0) {
		pr_err("error: %s: axi_jesd204_tx_lane_clk_enable() failed\n",
		       ad6676_jesd->name);
	}

	ret = axi_adc_init(&ad6676_core,  &ad6676_core_param);
	if (ret != 0) {
		pr_err("axi_adc_init() error: %s\n", ad6676_core->name);
	}

	// JESD core status
	ret = axi_jesd204_rx_status_read(ad6676_jesd);
	if (ret != 0) {
		pr_err("axi_jesd204_rx_status_read() error: %"PRIi32"\n", ret);
	}

	// PRBS test
	ad6676_test(ad6676_device, TESTGENMODE_PN9_SEQ);
	if(axi_adc_pn_mon(ad6676_core, AXI_ADC_PN9, 10) == -1) {
		pr_err("%s ad6676 - PN23 sequence mismatch!\n", __func__);
	};
	ad6676_test(ad6676_device, TESTGENMODE_PN23_SEQ);
	if(axi_adc_pn_mon(ad6676_core, AXI_ADC_PN23, 10) == -1) {
		pr_err("%s ad6676 - PN23 sequence mismatch!\n", __func__);
	};

	// set up ramp output
	ad6676_test(ad6676_device, TESTGENMODE_RAMP);

	// test the captured data
	axi_dmac_init(&ad6676_dmac, &ad6676_dmac_param);

	struct axi_dma_transfer transfer_test = {
		// Number of bytes to writen/read
		.size = 16384 * 2,
		// Transfer done flag
		.transfer_done = 0,
		// Signal transfer mode
		.cyclic = NO,
		// Address of data source
		.src_addr = 0,
		// Address of data destination
		.dest_addr = (uintptr_t)ADC_DDR_BASEADDR
	};
	axi_dmac_transfer_start(ad6676_dmac, &transfer_test);
	/* Wait until transfer finishes */
	int32_t status = axi_dmac_transfer_wait_completion(ad6676_dmac, 500);
	if(status)
		return status;
	/* Flush cache data. */
	Xil_DCacheInvalidateRange((uintptr_t)ADC_DDR_BASEADDR,16384 * 2);

	// capture data with DMA
	ad6676_test(ad6676_device, TESTGENMODE_OFF);

	struct axi_dma_transfer transfer_capture = {
		// Number of bytes to writen/read
		.size = 16384 * 2,
		// Transfer done flag
		.transfer_done = 0,
		// Signal transfer mode
		.cyclic = NO,
		// Address of data source
		.src_addr = 0,
		// Address of data destination
		.dest_addr = (uintptr_t)ADC_DDR_BASEADDR
	};
	axi_dmac_transfer_start(ad6676_dmac, &transfer_capture);
	/* Wait until transfer finishes */
	status = axi_dmac_transfer_wait_completion(ad6676_dmac, 500);
	if(status)
		return status;
	/* Flush cache data. */
	Xil_DCacheInvalidateRange((uintptr_t)ADC_DDR_BASEADDR,16384 * 2);

#ifdef IIO_SUPPORT
	struct xil_uart_init_param platform_uart_init_par = {
#ifdef XPAR_XUARTLITE_NUM_INSTANCES
		.type = UART_PL,
#else
		.type = UART_PS,
		.irq_id = UART_IRQ_ID
#endif
	};

	struct no_os_uart_init_param iio_uart_ip = {
		.device_id = UART_DEVICE_ID,
		.irq_id = UART_IRQ_ID,
		.baud_rate = UART_BAUDRATE,
		.size = NO_OS_UART_CS_8,
		.parity = NO_OS_UART_PAR_NO,
		.stop = NO_OS_UART_STOP_1_BIT,
		.extra = &platform_uart_init_par,
		.platform_ops = &xil_uart_ops
	};

	struct iio_axi_adc_desc *iio_axi_adc_desc;
	struct iio_device *adc_dev_desc;
	struct iio_data_buffer read_buff = {
		.buff = (void *)ADC_DDR_BASEADDR,
		.size = 0xFFFFFFFF,
	};
	struct iio_app_desc *app;
	struct iio_app_init_param app_init_param = { 0 };

	struct iio_axi_adc_init_param iio_axi_adc_init_par;
	iio_axi_adc_init_par = (struct iio_axi_adc_init_param) {
		.rx_adc = ad6676_core,
		.rx_dmac = ad6676_dmac,
#ifndef PLATFORM_MB
		.dcache_invalidate_range = (void (*)(uint32_t,
						     uint32_t))Xil_DCacheInvalidateRange
#endif
	};

	ret = iio_axi_adc_init(&iio_axi_adc_desc, &iio_axi_adc_init_par);
	if (ret < 0)
		return ret;
	iio_axi_adc_get_dev_descriptor(iio_axi_adc_desc, &adc_dev_desc);
	struct iio_app_device devices[] = {
		IIO_APP_DEVICE("ad6676_dev", iio_axi_adc_desc,
			       adc_dev_desc, &read_buff, NULL, NULL),
	};

	app_init_param.devices = devices;
	app_init_param.nb_devices = NO_OS_ARRAY_SIZE(devices);
	app_init_param.uart_init_params = iio_uart_ip;

	ret = iio_app_init(&app, app_init_param);
	if (ret)
		return ret;

	return iio_app_run(app);

#endif

	pr_info("Done.");

	/* Disable the instruction cache. */
	Xil_DCacheDisable();
	/* Disable the data cache. */
	Xil_ICacheDisable();

	return 0;
}
