// Seed: 1677961557
`timescale 1 ps / 1ps
`define pp_16 0
module module_0 (
    input id_0,
    output reg id_1,
    input logic id_2,
    input id_3,
    input logic id_4,
    input id_5,
    input logic id_6,
    input id_7,
    input id_8,
    output id_9,
    input id_10,
    output logic id_11,
    output id_12,
    input id_13,
    input logic id_14,
    input id_15
);
  assign id_9 = 1;
  initial id_1 <= id_13;
endmodule
`timescale 1ps / 1 ps
module module_1 (
    input id_0,
    inout logic id_1,
    input logic id_2,
    output id_3
    , id_16,
    input id_4,
    input id_5,
    input id_6,
    output logic id_7,
    inout id_8,
    input id_9
);
  logic id_17 = 1;
  logic id_18;
endmodule
