\hypertarget{group__USEQRAMLOADADDR}{}\doxysection{Useq Ram Load start Address Register (U\+S\+E\+Q\+R\+A\+M\+L\+O\+A\+D\+A\+D\+DR) Register}
\label{group__USEQRAMLOADADDR}\index{Useq Ram Load start Address Register (USEQRAMLOADADDR) Register@{Useq Ram Load start Address Register (USEQRAMLOADADDR) Register}}


Useq Ram Load start Address Register (U\+S\+E\+Q\+R\+A\+M\+L\+O\+A\+D\+A\+D\+DR) Register.  


\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__USEQRAMRDSTADDR}{Useq Ram Read start Address Register (\+U\+S\+E\+Q\+R\+A\+M\+R\+D\+S\+T\+A\+D\+D\+R) Register}}
\begin{DoxyCompactList}\small\item\em Useq Ram Read start Address Register (U\+S\+E\+Q\+R\+A\+M\+R\+D\+S\+T\+A\+D\+DR) Register. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct__ADI__USEQ__REGS__MAP1__USEQRAMLOADADDR__t}{\+\_\+\+A\+D\+I\+\_\+\+U\+S\+E\+Q\+\_\+\+R\+E\+G\+S\+\_\+\+M\+A\+P1\+\_\+\+U\+S\+E\+Q\+R\+A\+M\+L\+O\+A\+D\+A\+D\+D\+R\+\_\+t}}
\item 
struct \mbox{\hyperlink{structADI__USEQ__REGS__MAP1__USEQRAMLOADADDR__t}{A\+D\+I\+\_\+\+U\+S\+E\+Q\+\_\+\+R\+E\+G\+S\+\_\+\+M\+A\+P1\+\_\+\+U\+S\+E\+Q\+R\+A\+M\+L\+O\+A\+D\+A\+D\+D\+R\+\_\+t}}
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__USEQRAMLOADADDR_gac285e941f032c086bee5b8337b011d86}\label{group__USEQRAMLOADADDR_gac285e941f032c086bee5b8337b011d86}} 
typedef struct \mbox{\hyperlink{struct__ADI__USEQ__REGS__MAP1__USEQRAMLOADADDR__t}{\+\_\+\+A\+D\+I\+\_\+\+U\+S\+E\+Q\+\_\+\+R\+E\+G\+S\+\_\+\+M\+A\+P1\+\_\+\+U\+S\+E\+Q\+R\+A\+M\+L\+O\+A\+D\+A\+D\+D\+R\+\_\+t}} {\bfseries A\+D\+I\+\_\+\+U\+S\+E\+Q\+\_\+\+R\+E\+G\+S\+\_\+\+M\+A\+P1\+\_\+\+U\+S\+E\+Q\+R\+A\+M\+L\+O\+A\+D\+A\+D\+D\+R\+\_\+t}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Useq Ram Load start Address Register (U\+S\+E\+Q\+R\+A\+M\+L\+O\+A\+D\+A\+D\+DR) Register. 

