$comment
	File created using the following command:
		vcd file mic1.msim.vcd -direction
$end
$date
	Wed Apr 09 08:26:23 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module full_adder_1bit_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # cin $end
$var reg 1 $ ena $end
$var wire 1 % cout $end
$var wire 1 & O $end
$var wire 1 ' sampler $end
$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . B~combout $end
$var wire 1 / ena~combout $end
$var wire 1 0 cin~combout $end
$var wire 1 1 A~combout $end
$var wire 1 2 inst1~0_combout $end
$var wire 1 3 inst2~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
1$
0%
0&
x'
0(
1)
x*
1+
1,
1-
0.
1/
00
01
02
03
$end
#80000
1"
1.
0'
13
12
1%
1&
#160000
1!
0"
11
0.
1'
#240000
1"
1.
0'
02
0&
#320000
1#
0!
0"
10
01
0.
1'
12
03
1&
0%
#400000
1"
1.
0'
13
02
1%
0&
#480000
1!
0"
11
0.
1'
#560000
1"
1.
0'
12
1&
#640000
0#
0!
0"
00
01
0.
1'
02
03
0&
0%
