#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000029b32dfadf0 .scope module, "testbench" "testbench" 2 21;
 .timescale 0 0;
v0000029b32c92af0_0 .var "clk", 0 0;
v0000029b32c92b90_0 .var "in", 0 0;
v0000029b32c92c30_0 .net "out", 0 0, v0000029b32cc65a0_0;  1 drivers
v0000029b32c92cd0_0 .net "salida", 31 0, v0000029b32cc6230_0;  1 drivers
S_0000029b32cb5a70 .scope module, "c1" "counter" 2 55, 2 2 0, S_0000029b32dfadf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock1";
    .port_info 1 /OUTPUT 32 "count";
v0000029b32c93150_0 .net "clock1", 0 0, v0000029b32c92af0_0;  1 drivers
v0000029b32cc6230_0 .var "count", 31 0;
E_0000029b32dfcce0 .event posedge, v0000029b32c93150_0;
S_0000029b32cc62d0 .scope module, "d1" "dLatch" 2 56, 2 13 0, S_0000029b32dfadf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
v0000029b32cc6460_0 .net "clk", 0 0, v0000029b32c92af0_0;  alias, 1 drivers
v0000029b32cc6500_0 .net "in", 0 0, v0000029b32c92b90_0;  1 drivers
v0000029b32cc65a0_0 .var "out", 0 0;
    .scope S_0000029b32cb5a70;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029b32cc6230_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0000029b32cb5a70;
T_1 ;
    %wait E_0000029b32dfcce0;
    %load/vec4 v0000029b32cc6230_0;
    %addi 4, 0, 32;
    %store/vec4 v0000029b32cc6230_0, 0, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_0000029b32cc62d0;
T_2 ;
    %wait E_0000029b32dfcce0;
    %load/vec4 v0000029b32cc6500_0;
    %store/vec4 v0000029b32cc65a0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000029b32dfadf0;
T_3 ;
    %delay 10, 0;
    %load/vec4 v0000029b32c92af0_0;
    %inv;
    %store/vec4 v0000029b32c92af0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000029b32dfadf0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029b32c92af0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0000029b32dfadf0;
T_5 ;
    %vpi_call 2 37 "$monitor", "salida = %d", v0000029b32c92cd0_0 {0 0 0};
    %vpi_call 2 38 "$monitor", "in = %d out = %d", v0000029b32c92b90_0, v0000029b32c92c30_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000029b32dfadf0;
T_6 ;
    %delay 100, 0;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000029b32dfadf0;
T_7 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029b32c92b90_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029b32c92b90_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029b32c92b90_0, 0, 1;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029b32c92b90_0, 0, 1;
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    ".\Counter_Example.v";
