// Seed: 2682763288
`timescale 1 ps / 1ps `timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output logic id_2,
    output id_3
);
  logic id_4;
  type_7(
      1, 1 - 1
  );
  assign id_4 = 1;
endmodule
