Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Mar 31 13:58:21 2020
| Host         : DESKTOP-TM8D8VH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 41 register/latch pins with no clock driven by root clock pin: btn[1] (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: btn[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 83 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.775        0.000                      0                  163        0.103        0.000                      0                  163        3.000        0.000                       0                   107  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_in                           {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 50.000}       100.000         10.000          
  clk_out2_design_1_clk_wiz_0_0  {0.000 6.250}        12.500          80.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0       69.206        0.000                      0                  152        0.244        0.000                      0                  152       49.500        0.000                       0                    90  
  clk_out2_design_1_clk_wiz_0_0        9.506        0.000                      0                   11        0.103        0.000                      0                   11        5.750        0.000                       0                    13  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0        8.775        0.000                      0                    3        0.122        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       69.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             69.206ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        30.649ns  (logic 14.013ns (45.721%)  route 16.636ns (54.279%))
  Logic Levels:           29  (CARRY4=14 DSP48E1=2 LUT2=2 LUT3=3 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 98.731 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.661    -0.697    design_1_i/BTNs_test_0/inst/clk
    SLICE_X32Y52         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.518    -0.179 r  design_1_i/BTNs_test_0/inst/H_reg[6]/Q
                         net (fo=40, routed)          1.962     1.782    design_1_i/hsv_to_rgb_0/inst/H[6]
    SLICE_X25Y41         LUT3 (Prop_lut3_I2_O)        0.118     1.900 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_1/O
                         net (fo=6, routed)           1.063     2.964    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_1_n_0
    SLICE_X24Y48         LUT4 (Prop_lut4_I0_O)        0.326     3.290 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_4/O
                         net (fo=1, routed)           0.000     3.290    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_4_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.868 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry/O[2]
                         net (fo=1, routed)           0.287     4.155    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_n_5
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.301     4.456 r  design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.456    design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_i_1_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     4.704 r  design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0/O[2]
                         net (fo=4, routed)           0.678     5.382    design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_n_5
    SLICE_X24Y47         LUT5 (Prop_lut5_I4_O)        0.302     5.684 r  design_1_i/hsv_to_rgb_0/inst/R2__1_i_3/O
                         net (fo=1, routed)           0.952     6.636    design_1_i/hsv_to_rgb_0/inst/R2__1_i_3_n_0
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.487 r  design_1_i/hsv_to_rgb_0/inst/R2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.489    design_1_i/hsv_to_rgb_0/inst/R2__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    12.007 r  design_1_i/hsv_to_rgb_0/inst/R2__2/P[8]
                         net (fo=18, routed)          2.341    14.348    design_1_i/hsv_to_rgb_0/inst/R2__2_n_97
    SLICE_X28Y47         LUT3 (Prop_lut3_I2_O)        0.153    14.501 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__4_i_1/O
                         net (fo=4, routed)           1.167    15.667    design_1_i/hsv_to_rgb_0/inst/R1_carry__4_i_1_n_0
    SLICE_X26Y43         LUT4 (Prop_lut4_I0_O)        0.331    15.998 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__4_i_5/O
                         net (fo=1, routed)           0.000    15.998    design_1_i/hsv_to_rgb_0/inst/R1_carry__4_i_5_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.399 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.399    design_1_i/hsv_to_rgb_0/inst/R1_carry__4_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.712 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__5/O[3]
                         net (fo=2, routed)           0.997    17.709    design_1_i/hsv_to_rgb_0/inst/R1_carry__5_n_4
    SLICE_X27Y45         LUT3 (Prop_lut3_I2_O)        0.336    18.045 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_i_1/O
                         net (fo=2, routed)           0.690    18.735    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_i_1_n_0
    SLICE_X27Y45         LUT4 (Prop_lut4_I3_O)        0.327    19.062 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_i_5/O
                         net (fo=1, routed)           0.000    19.062    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_i_5_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.463 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.463    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.702 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4/O[2]
                         net (fo=6, routed)           1.410    21.112    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_n_5
    SLICE_X26Y50         LUT2 (Prop_lut2_I0_O)        0.302    21.414 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1_i_4/O
                         net (fo=1, routed)           0.000    21.414    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1_i_4_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.946 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.946    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.060 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.060    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__2_n_0
    SLICE_X26Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.174 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.174    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__3_n_0
    SLICE_X26Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.487 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__4/O[3]
                         net (fo=3, routed)           1.202    23.689    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__4_n_4
    SLICE_X25Y51         LUT4 (Prop_lut4_I2_O)        0.306    23.995 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4_i_5/O
                         net (fo=1, routed)           0.000    23.995    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4_i_5_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.396 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    24.396    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.510 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    24.510    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__5_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.667 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__6/CO[1]
                         net (fo=15, routed)          2.061    26.727    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__6_n_2
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.329    27.056 r  design_1_i/hsv_to_rgb_0/inst/R0_carry_i_7/O
                         net (fo=1, routed)           0.000    27.056    design_1_i/hsv_to_rgb_0/inst/R0_carry_i_7_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    27.696 r  design_1_i/hsv_to_rgb_0/inst/R0_carry/O[3]
                         net (fo=1, routed)           1.150    28.846    design_1_i/hsv_to_rgb_0/inst/data3[3]
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.306    29.152 r  design_1_i/hsv_to_rgb_0/inst/R[3]_i_3/O
                         net (fo=3, routed)           0.676    29.828    design_1_i/hsv_to_rgb_0/inst/R[3]_i_3_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I0_O)        0.124    29.952 r  design_1_i/hsv_to_rgb_0/inst/B[3]_i_1/O
                         net (fo=1, routed)           0.000    29.952    design_1_i/hsv_to_rgb_0/inst/B[3]_i_1_n_0
    SLICE_X39Y50         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.563    98.731    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X39Y50         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[3]/C
                         clock pessimism              0.588    99.319    
                         clock uncertainty           -0.190    99.129    
    SLICE_X39Y50         FDRE (Setup_fdre_C_D)        0.029    99.158    design_1_i/hsv_to_rgb_0/inst/B_reg[3]
  -------------------------------------------------------------------
                         required time                         99.158    
                         arrival time                         -29.952    
  -------------------------------------------------------------------
                         slack                                 69.206    

Slack (MET) :             69.206ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        30.651ns  (logic 14.013ns (45.718%)  route 16.638ns (54.282%))
  Logic Levels:           29  (CARRY4=14 DSP48E1=2 LUT2=2 LUT3=3 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 98.731 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.661    -0.697    design_1_i/BTNs_test_0/inst/clk
    SLICE_X32Y52         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.518    -0.179 r  design_1_i/BTNs_test_0/inst/H_reg[6]/Q
                         net (fo=40, routed)          1.962     1.782    design_1_i/hsv_to_rgb_0/inst/H[6]
    SLICE_X25Y41         LUT3 (Prop_lut3_I2_O)        0.118     1.900 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_1/O
                         net (fo=6, routed)           1.063     2.964    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_1_n_0
    SLICE_X24Y48         LUT4 (Prop_lut4_I0_O)        0.326     3.290 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_4/O
                         net (fo=1, routed)           0.000     3.290    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_4_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.868 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry/O[2]
                         net (fo=1, routed)           0.287     4.155    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_n_5
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.301     4.456 r  design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.456    design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_i_1_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     4.704 r  design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0/O[2]
                         net (fo=4, routed)           0.678     5.382    design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_n_5
    SLICE_X24Y47         LUT5 (Prop_lut5_I4_O)        0.302     5.684 r  design_1_i/hsv_to_rgb_0/inst/R2__1_i_3/O
                         net (fo=1, routed)           0.952     6.636    design_1_i/hsv_to_rgb_0/inst/R2__1_i_3_n_0
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.487 r  design_1_i/hsv_to_rgb_0/inst/R2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.489    design_1_i/hsv_to_rgb_0/inst/R2__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    12.007 r  design_1_i/hsv_to_rgb_0/inst/R2__2/P[8]
                         net (fo=18, routed)          2.341    14.348    design_1_i/hsv_to_rgb_0/inst/R2__2_n_97
    SLICE_X28Y47         LUT3 (Prop_lut3_I2_O)        0.153    14.501 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__4_i_1/O
                         net (fo=4, routed)           1.167    15.667    design_1_i/hsv_to_rgb_0/inst/R1_carry__4_i_1_n_0
    SLICE_X26Y43         LUT4 (Prop_lut4_I0_O)        0.331    15.998 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__4_i_5/O
                         net (fo=1, routed)           0.000    15.998    design_1_i/hsv_to_rgb_0/inst/R1_carry__4_i_5_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.399 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.399    design_1_i/hsv_to_rgb_0/inst/R1_carry__4_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.712 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__5/O[3]
                         net (fo=2, routed)           0.997    17.709    design_1_i/hsv_to_rgb_0/inst/R1_carry__5_n_4
    SLICE_X27Y45         LUT3 (Prop_lut3_I2_O)        0.336    18.045 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_i_1/O
                         net (fo=2, routed)           0.690    18.735    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_i_1_n_0
    SLICE_X27Y45         LUT4 (Prop_lut4_I3_O)        0.327    19.062 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_i_5/O
                         net (fo=1, routed)           0.000    19.062    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_i_5_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.463 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.463    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.702 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4/O[2]
                         net (fo=6, routed)           1.410    21.112    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_n_5
    SLICE_X26Y50         LUT2 (Prop_lut2_I0_O)        0.302    21.414 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1_i_4/O
                         net (fo=1, routed)           0.000    21.414    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1_i_4_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.946 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.946    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.060 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.060    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__2_n_0
    SLICE_X26Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.174 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.174    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__3_n_0
    SLICE_X26Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.487 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__4/O[3]
                         net (fo=3, routed)           1.202    23.689    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__4_n_4
    SLICE_X25Y51         LUT4 (Prop_lut4_I2_O)        0.306    23.995 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4_i_5/O
                         net (fo=1, routed)           0.000    23.995    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4_i_5_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.396 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    24.396    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.510 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    24.510    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__5_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.667 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__6/CO[1]
                         net (fo=15, routed)          2.061    26.727    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__6_n_2
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.329    27.056 r  design_1_i/hsv_to_rgb_0/inst/R0_carry_i_7/O
                         net (fo=1, routed)           0.000    27.056    design_1_i/hsv_to_rgb_0/inst/R0_carry_i_7_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    27.696 r  design_1_i/hsv_to_rgb_0/inst/R0_carry/O[3]
                         net (fo=1, routed)           1.150    28.846    design_1_i/hsv_to_rgb_0/inst/data3[3]
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.306    29.152 r  design_1_i/hsv_to_rgb_0/inst/R[3]_i_3/O
                         net (fo=3, routed)           0.678    29.830    design_1_i/hsv_to_rgb_0/inst/R[3]_i_3_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I4_O)        0.124    29.954 r  design_1_i/hsv_to_rgb_0/inst/R[3]_i_1/O
                         net (fo=1, routed)           0.000    29.954    design_1_i/hsv_to_rgb_0/inst/R[3]_i_1_n_0
    SLICE_X39Y50         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.563    98.731    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X39Y50         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[3]/C
                         clock pessimism              0.588    99.319    
                         clock uncertainty           -0.190    99.129    
    SLICE_X39Y50         FDRE (Setup_fdre_C_D)        0.031    99.160    design_1_i/hsv_to_rgb_0/inst/R_reg[3]
  -------------------------------------------------------------------
                         required time                         99.160    
                         arrival time                         -29.954    
  -------------------------------------------------------------------
                         slack                                 69.206    

Slack (MET) :             69.224ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        30.677ns  (logic 14.041ns (45.770%)  route 16.636ns (54.230%))
  Logic Levels:           29  (CARRY4=14 DSP48E1=2 LUT2=2 LUT3=3 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 98.731 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.661    -0.697    design_1_i/BTNs_test_0/inst/clk
    SLICE_X32Y52         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.518    -0.179 r  design_1_i/BTNs_test_0/inst/H_reg[6]/Q
                         net (fo=40, routed)          1.962     1.782    design_1_i/hsv_to_rgb_0/inst/H[6]
    SLICE_X25Y41         LUT3 (Prop_lut3_I2_O)        0.118     1.900 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_1/O
                         net (fo=6, routed)           1.063     2.964    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_1_n_0
    SLICE_X24Y48         LUT4 (Prop_lut4_I0_O)        0.326     3.290 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_4/O
                         net (fo=1, routed)           0.000     3.290    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_4_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.868 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry/O[2]
                         net (fo=1, routed)           0.287     4.155    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_n_5
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.301     4.456 r  design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.456    design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_i_1_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     4.704 r  design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0/O[2]
                         net (fo=4, routed)           0.678     5.382    design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_n_5
    SLICE_X24Y47         LUT5 (Prop_lut5_I4_O)        0.302     5.684 r  design_1_i/hsv_to_rgb_0/inst/R2__1_i_3/O
                         net (fo=1, routed)           0.952     6.636    design_1_i/hsv_to_rgb_0/inst/R2__1_i_3_n_0
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.487 r  design_1_i/hsv_to_rgb_0/inst/R2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.489    design_1_i/hsv_to_rgb_0/inst/R2__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    12.007 r  design_1_i/hsv_to_rgb_0/inst/R2__2/P[8]
                         net (fo=18, routed)          2.341    14.348    design_1_i/hsv_to_rgb_0/inst/R2__2_n_97
    SLICE_X28Y47         LUT3 (Prop_lut3_I2_O)        0.153    14.501 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__4_i_1/O
                         net (fo=4, routed)           1.167    15.667    design_1_i/hsv_to_rgb_0/inst/R1_carry__4_i_1_n_0
    SLICE_X26Y43         LUT4 (Prop_lut4_I0_O)        0.331    15.998 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__4_i_5/O
                         net (fo=1, routed)           0.000    15.998    design_1_i/hsv_to_rgb_0/inst/R1_carry__4_i_5_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.399 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.399    design_1_i/hsv_to_rgb_0/inst/R1_carry__4_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.712 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__5/O[3]
                         net (fo=2, routed)           0.997    17.709    design_1_i/hsv_to_rgb_0/inst/R1_carry__5_n_4
    SLICE_X27Y45         LUT3 (Prop_lut3_I2_O)        0.336    18.045 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_i_1/O
                         net (fo=2, routed)           0.690    18.735    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_i_1_n_0
    SLICE_X27Y45         LUT4 (Prop_lut4_I3_O)        0.327    19.062 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_i_5/O
                         net (fo=1, routed)           0.000    19.062    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_i_5_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.463 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.463    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.702 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4/O[2]
                         net (fo=6, routed)           1.410    21.112    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_n_5
    SLICE_X26Y50         LUT2 (Prop_lut2_I0_O)        0.302    21.414 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1_i_4/O
                         net (fo=1, routed)           0.000    21.414    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1_i_4_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.946 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.946    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.060 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.060    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__2_n_0
    SLICE_X26Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.174 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.174    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__3_n_0
    SLICE_X26Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.487 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__4/O[3]
                         net (fo=3, routed)           1.202    23.689    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__4_n_4
    SLICE_X25Y51         LUT4 (Prop_lut4_I2_O)        0.306    23.995 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4_i_5/O
                         net (fo=1, routed)           0.000    23.995    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4_i_5_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.396 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    24.396    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.510 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    24.510    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__5_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.667 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__6/CO[1]
                         net (fo=15, routed)          2.061    26.727    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__6_n_2
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.329    27.056 r  design_1_i/hsv_to_rgb_0/inst/R0_carry_i_7/O
                         net (fo=1, routed)           0.000    27.056    design_1_i/hsv_to_rgb_0/inst/R0_carry_i_7_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    27.696 r  design_1_i/hsv_to_rgb_0/inst/R0_carry/O[3]
                         net (fo=1, routed)           1.150    28.846    design_1_i/hsv_to_rgb_0/inst/data3[3]
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.306    29.152 r  design_1_i/hsv_to_rgb_0/inst/R[3]_i_3/O
                         net (fo=3, routed)           0.676    29.828    design_1_i/hsv_to_rgb_0/inst/R[3]_i_3_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I2_O)        0.152    29.980 r  design_1_i/hsv_to_rgb_0/inst/G[3]_i_1/O
                         net (fo=1, routed)           0.000    29.980    design_1_i/hsv_to_rgb_0/inst/G[3]_i_1_n_0
    SLICE_X39Y50         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.563    98.731    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X39Y50         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[3]/C
                         clock pessimism              0.588    99.319    
                         clock uncertainty           -0.190    99.129    
    SLICE_X39Y50         FDRE (Setup_fdre_C_D)        0.075    99.204    design_1_i/hsv_to_rgb_0/inst/G_reg[3]
  -------------------------------------------------------------------
                         required time                         99.204    
                         arrival time                         -29.980    
  -------------------------------------------------------------------
                         slack                                 69.224    

Slack (MET) :             69.353ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/B_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        30.405ns  (logic 14.105ns (46.391%)  route 16.300ns (53.609%))
  Logic Levels:           30  (CARRY4=15 DSP48E1=2 LUT2=2 LUT3=3 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 98.748 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.661    -0.697    design_1_i/BTNs_test_0/inst/clk
    SLICE_X32Y52         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.518    -0.179 r  design_1_i/BTNs_test_0/inst/H_reg[6]/Q
                         net (fo=40, routed)          1.962     1.782    design_1_i/hsv_to_rgb_0/inst/H[6]
    SLICE_X25Y41         LUT3 (Prop_lut3_I2_O)        0.118     1.900 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_1/O
                         net (fo=6, routed)           1.063     2.964    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_1_n_0
    SLICE_X24Y48         LUT4 (Prop_lut4_I0_O)        0.326     3.290 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_4/O
                         net (fo=1, routed)           0.000     3.290    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_4_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.868 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry/O[2]
                         net (fo=1, routed)           0.287     4.155    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_n_5
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.301     4.456 r  design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.456    design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_i_1_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     4.704 r  design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0/O[2]
                         net (fo=4, routed)           0.678     5.382    design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_n_5
    SLICE_X24Y47         LUT5 (Prop_lut5_I4_O)        0.302     5.684 r  design_1_i/hsv_to_rgb_0/inst/R2__1_i_3/O
                         net (fo=1, routed)           0.952     6.636    design_1_i/hsv_to_rgb_0/inst/R2__1_i_3_n_0
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.487 r  design_1_i/hsv_to_rgb_0/inst/R2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.489    design_1_i/hsv_to_rgb_0/inst/R2__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    12.007 r  design_1_i/hsv_to_rgb_0/inst/R2__2/P[8]
                         net (fo=18, routed)          2.341    14.348    design_1_i/hsv_to_rgb_0/inst/R2__2_n_97
    SLICE_X28Y47         LUT3 (Prop_lut3_I2_O)        0.153    14.501 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__4_i_1/O
                         net (fo=4, routed)           1.167    15.667    design_1_i/hsv_to_rgb_0/inst/R1_carry__4_i_1_n_0
    SLICE_X26Y43         LUT4 (Prop_lut4_I0_O)        0.331    15.998 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__4_i_5/O
                         net (fo=1, routed)           0.000    15.998    design_1_i/hsv_to_rgb_0/inst/R1_carry__4_i_5_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.399 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.399    design_1_i/hsv_to_rgb_0/inst/R1_carry__4_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.712 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__5/O[3]
                         net (fo=2, routed)           0.997    17.709    design_1_i/hsv_to_rgb_0/inst/R1_carry__5_n_4
    SLICE_X27Y45         LUT3 (Prop_lut3_I2_O)        0.336    18.045 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_i_1/O
                         net (fo=2, routed)           0.690    18.735    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_i_1_n_0
    SLICE_X27Y45         LUT4 (Prop_lut4_I3_O)        0.327    19.062 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_i_5/O
                         net (fo=1, routed)           0.000    19.062    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_i_5_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.463 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.463    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.702 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4/O[2]
                         net (fo=6, routed)           1.410    21.112    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_n_5
    SLICE_X26Y50         LUT2 (Prop_lut2_I0_O)        0.302    21.414 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1_i_4/O
                         net (fo=1, routed)           0.000    21.414    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1_i_4_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.946 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.946    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.060 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.060    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__2_n_0
    SLICE_X26Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.174 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.174    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__3_n_0
    SLICE_X26Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.487 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__4/O[3]
                         net (fo=3, routed)           1.202    23.689    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__4_n_4
    SLICE_X25Y51         LUT4 (Prop_lut4_I2_O)        0.306    23.995 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4_i_5/O
                         net (fo=1, routed)           0.000    23.995    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4_i_5_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.396 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    24.396    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.510 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    24.510    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__5_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.667 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__6/CO[1]
                         net (fo=15, routed)          2.234    26.900    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__6_n_2
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.329    27.229 r  design_1_i/hsv_to_rgb_0/inst/R0_carry_i_5/O
                         net (fo=1, routed)           0.000    27.229    design_1_i/hsv_to_rgb_0/inst/R0_carry_i_5_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.630 r  design_1_i/hsv_to_rgb_0/inst/R0_carry/CO[3]
                         net (fo=1, routed)           0.000    27.630    design_1_i/hsv_to_rgb_0/inst/R0_carry_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.964 r  design_1_i/hsv_to_rgb_0/inst/R0_carry__0/O[1]
                         net (fo=1, routed)           0.640    28.604    design_1_i/hsv_to_rgb_0/inst/data3[5]
    SLICE_X39Y49         LUT6 (Prop_lut6_I5_O)        0.303    28.907 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_3/O
                         net (fo=3, routed)           0.676    29.583    design_1_i/hsv_to_rgb_0/inst/R[5]_i_3_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I0_O)        0.124    29.707 r  design_1_i/hsv_to_rgb_0/inst/B[5]_i_1/O
                         net (fo=1, routed)           0.000    29.707    design_1_i/hsv_to_rgb_0/inst/B[5]_i_1_n_0
    SLICE_X39Y49         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.579    98.748    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X39Y49         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/C
                         clock pessimism              0.473    99.221    
                         clock uncertainty           -0.190    99.031    
    SLICE_X39Y49         FDRE (Setup_fdre_C_D)        0.029    99.060    design_1_i/hsv_to_rgb_0/inst/B_reg[5]
  -------------------------------------------------------------------
                         required time                         99.060    
                         arrival time                         -29.707    
  -------------------------------------------------------------------
                         slack                                 69.353    

Slack (MET) :             69.353ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        30.407ns  (logic 14.105ns (46.388%)  route 16.302ns (53.612%))
  Logic Levels:           30  (CARRY4=15 DSP48E1=2 LUT2=2 LUT3=3 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 98.748 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.661    -0.697    design_1_i/BTNs_test_0/inst/clk
    SLICE_X32Y52         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.518    -0.179 r  design_1_i/BTNs_test_0/inst/H_reg[6]/Q
                         net (fo=40, routed)          1.962     1.782    design_1_i/hsv_to_rgb_0/inst/H[6]
    SLICE_X25Y41         LUT3 (Prop_lut3_I2_O)        0.118     1.900 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_1/O
                         net (fo=6, routed)           1.063     2.964    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_1_n_0
    SLICE_X24Y48         LUT4 (Prop_lut4_I0_O)        0.326     3.290 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_4/O
                         net (fo=1, routed)           0.000     3.290    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_4_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.868 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry/O[2]
                         net (fo=1, routed)           0.287     4.155    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_n_5
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.301     4.456 r  design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.456    design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_i_1_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     4.704 r  design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0/O[2]
                         net (fo=4, routed)           0.678     5.382    design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_n_5
    SLICE_X24Y47         LUT5 (Prop_lut5_I4_O)        0.302     5.684 r  design_1_i/hsv_to_rgb_0/inst/R2__1_i_3/O
                         net (fo=1, routed)           0.952     6.636    design_1_i/hsv_to_rgb_0/inst/R2__1_i_3_n_0
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.487 r  design_1_i/hsv_to_rgb_0/inst/R2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.489    design_1_i/hsv_to_rgb_0/inst/R2__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    12.007 r  design_1_i/hsv_to_rgb_0/inst/R2__2/P[8]
                         net (fo=18, routed)          2.341    14.348    design_1_i/hsv_to_rgb_0/inst/R2__2_n_97
    SLICE_X28Y47         LUT3 (Prop_lut3_I2_O)        0.153    14.501 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__4_i_1/O
                         net (fo=4, routed)           1.167    15.667    design_1_i/hsv_to_rgb_0/inst/R1_carry__4_i_1_n_0
    SLICE_X26Y43         LUT4 (Prop_lut4_I0_O)        0.331    15.998 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__4_i_5/O
                         net (fo=1, routed)           0.000    15.998    design_1_i/hsv_to_rgb_0/inst/R1_carry__4_i_5_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.399 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.399    design_1_i/hsv_to_rgb_0/inst/R1_carry__4_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.712 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__5/O[3]
                         net (fo=2, routed)           0.997    17.709    design_1_i/hsv_to_rgb_0/inst/R1_carry__5_n_4
    SLICE_X27Y45         LUT3 (Prop_lut3_I2_O)        0.336    18.045 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_i_1/O
                         net (fo=2, routed)           0.690    18.735    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_i_1_n_0
    SLICE_X27Y45         LUT4 (Prop_lut4_I3_O)        0.327    19.062 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_i_5/O
                         net (fo=1, routed)           0.000    19.062    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_i_5_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.463 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.463    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.702 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4/O[2]
                         net (fo=6, routed)           1.410    21.112    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_n_5
    SLICE_X26Y50         LUT2 (Prop_lut2_I0_O)        0.302    21.414 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1_i_4/O
                         net (fo=1, routed)           0.000    21.414    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1_i_4_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.946 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.946    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.060 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.060    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__2_n_0
    SLICE_X26Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.174 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.174    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__3_n_0
    SLICE_X26Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.487 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__4/O[3]
                         net (fo=3, routed)           1.202    23.689    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__4_n_4
    SLICE_X25Y51         LUT4 (Prop_lut4_I2_O)        0.306    23.995 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4_i_5/O
                         net (fo=1, routed)           0.000    23.995    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4_i_5_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.396 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    24.396    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.510 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    24.510    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__5_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.667 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__6/CO[1]
                         net (fo=15, routed)          2.234    26.900    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__6_n_2
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.329    27.229 r  design_1_i/hsv_to_rgb_0/inst/R0_carry_i_5/O
                         net (fo=1, routed)           0.000    27.229    design_1_i/hsv_to_rgb_0/inst/R0_carry_i_5_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.630 r  design_1_i/hsv_to_rgb_0/inst/R0_carry/CO[3]
                         net (fo=1, routed)           0.000    27.630    design_1_i/hsv_to_rgb_0/inst/R0_carry_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.964 r  design_1_i/hsv_to_rgb_0/inst/R0_carry__0/O[1]
                         net (fo=1, routed)           0.640    28.604    design_1_i/hsv_to_rgb_0/inst/data3[5]
    SLICE_X39Y49         LUT6 (Prop_lut6_I5_O)        0.303    28.907 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_3/O
                         net (fo=3, routed)           0.678    29.585    design_1_i/hsv_to_rgb_0/inst/R[5]_i_3_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I2_O)        0.124    29.709 r  design_1_i/hsv_to_rgb_0/inst/G[5]_i_1/O
                         net (fo=1, routed)           0.000    29.709    design_1_i/hsv_to_rgb_0/inst/G[5]_i_1_n_0
    SLICE_X39Y49         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.579    98.748    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X39Y49         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
                         clock pessimism              0.473    99.221    
                         clock uncertainty           -0.190    99.031    
    SLICE_X39Y49         FDRE (Setup_fdre_C_D)        0.031    99.062    design_1_i/hsv_to_rgb_0/inst/G_reg[5]
  -------------------------------------------------------------------
                         required time                         99.062    
                         arrival time                         -29.709    
  -------------------------------------------------------------------
                         slack                                 69.353    

Slack (MET) :             69.371ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        30.433ns  (logic 14.133ns (46.440%)  route 16.300ns (53.560%))
  Logic Levels:           30  (CARRY4=15 DSP48E1=2 LUT2=2 LUT3=3 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 98.748 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.661    -0.697    design_1_i/BTNs_test_0/inst/clk
    SLICE_X32Y52         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.518    -0.179 r  design_1_i/BTNs_test_0/inst/H_reg[6]/Q
                         net (fo=40, routed)          1.962     1.782    design_1_i/hsv_to_rgb_0/inst/H[6]
    SLICE_X25Y41         LUT3 (Prop_lut3_I2_O)        0.118     1.900 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_1/O
                         net (fo=6, routed)           1.063     2.964    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_1_n_0
    SLICE_X24Y48         LUT4 (Prop_lut4_I0_O)        0.326     3.290 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_4/O
                         net (fo=1, routed)           0.000     3.290    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_4_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.868 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry/O[2]
                         net (fo=1, routed)           0.287     4.155    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_n_5
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.301     4.456 r  design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.456    design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_i_1_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     4.704 r  design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0/O[2]
                         net (fo=4, routed)           0.678     5.382    design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_n_5
    SLICE_X24Y47         LUT5 (Prop_lut5_I4_O)        0.302     5.684 r  design_1_i/hsv_to_rgb_0/inst/R2__1_i_3/O
                         net (fo=1, routed)           0.952     6.636    design_1_i/hsv_to_rgb_0/inst/R2__1_i_3_n_0
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.487 r  design_1_i/hsv_to_rgb_0/inst/R2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.489    design_1_i/hsv_to_rgb_0/inst/R2__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    12.007 r  design_1_i/hsv_to_rgb_0/inst/R2__2/P[8]
                         net (fo=18, routed)          2.341    14.348    design_1_i/hsv_to_rgb_0/inst/R2__2_n_97
    SLICE_X28Y47         LUT3 (Prop_lut3_I2_O)        0.153    14.501 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__4_i_1/O
                         net (fo=4, routed)           1.167    15.667    design_1_i/hsv_to_rgb_0/inst/R1_carry__4_i_1_n_0
    SLICE_X26Y43         LUT4 (Prop_lut4_I0_O)        0.331    15.998 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__4_i_5/O
                         net (fo=1, routed)           0.000    15.998    design_1_i/hsv_to_rgb_0/inst/R1_carry__4_i_5_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.399 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.399    design_1_i/hsv_to_rgb_0/inst/R1_carry__4_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.712 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__5/O[3]
                         net (fo=2, routed)           0.997    17.709    design_1_i/hsv_to_rgb_0/inst/R1_carry__5_n_4
    SLICE_X27Y45         LUT3 (Prop_lut3_I2_O)        0.336    18.045 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_i_1/O
                         net (fo=2, routed)           0.690    18.735    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_i_1_n_0
    SLICE_X27Y45         LUT4 (Prop_lut4_I3_O)        0.327    19.062 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_i_5/O
                         net (fo=1, routed)           0.000    19.062    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_i_5_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.463 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.463    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.702 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4/O[2]
                         net (fo=6, routed)           1.410    21.112    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_n_5
    SLICE_X26Y50         LUT2 (Prop_lut2_I0_O)        0.302    21.414 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1_i_4/O
                         net (fo=1, routed)           0.000    21.414    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1_i_4_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.946 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.946    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.060 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.060    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__2_n_0
    SLICE_X26Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.174 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.174    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__3_n_0
    SLICE_X26Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.487 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__4/O[3]
                         net (fo=3, routed)           1.202    23.689    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__4_n_4
    SLICE_X25Y51         LUT4 (Prop_lut4_I2_O)        0.306    23.995 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4_i_5/O
                         net (fo=1, routed)           0.000    23.995    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4_i_5_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.396 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    24.396    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.510 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    24.510    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__5_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.667 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__6/CO[1]
                         net (fo=15, routed)          2.234    26.900    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__6_n_2
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.329    27.229 r  design_1_i/hsv_to_rgb_0/inst/R0_carry_i_5/O
                         net (fo=1, routed)           0.000    27.229    design_1_i/hsv_to_rgb_0/inst/R0_carry_i_5_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.630 r  design_1_i/hsv_to_rgb_0/inst/R0_carry/CO[3]
                         net (fo=1, routed)           0.000    27.630    design_1_i/hsv_to_rgb_0/inst/R0_carry_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.964 r  design_1_i/hsv_to_rgb_0/inst/R0_carry__0/O[1]
                         net (fo=1, routed)           0.640    28.604    design_1_i/hsv_to_rgb_0/inst/data3[5]
    SLICE_X39Y49         LUT6 (Prop_lut6_I5_O)        0.303    28.907 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_3/O
                         net (fo=3, routed)           0.676    29.583    design_1_i/hsv_to_rgb_0/inst/R[5]_i_3_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I4_O)        0.152    29.735 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_1/O
                         net (fo=1, routed)           0.000    29.735    design_1_i/hsv_to_rgb_0/inst/R[5]_i_1_n_0
    SLICE_X39Y49         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.579    98.748    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X39Y49         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]/C
                         clock pessimism              0.473    99.221    
                         clock uncertainty           -0.190    99.031    
    SLICE_X39Y49         FDRE (Setup_fdre_C_D)        0.075    99.106    design_1_i/hsv_to_rgb_0/inst/R_reg[5]
  -------------------------------------------------------------------
                         required time                         99.106    
                         arrival time                         -29.735    
  -------------------------------------------------------------------
                         slack                                 69.371    

Slack (MET) :             69.443ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/B_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        30.315ns  (logic 14.087ns (46.468%)  route 16.228ns (53.532%))
  Logic Levels:           30  (CARRY4=15 DSP48E1=2 LUT2=2 LUT3=3 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 98.749 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.661    -0.697    design_1_i/BTNs_test_0/inst/clk
    SLICE_X32Y52         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.518    -0.179 r  design_1_i/BTNs_test_0/inst/H_reg[6]/Q
                         net (fo=40, routed)          1.962     1.782    design_1_i/hsv_to_rgb_0/inst/H[6]
    SLICE_X25Y41         LUT3 (Prop_lut3_I2_O)        0.118     1.900 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_1/O
                         net (fo=6, routed)           1.063     2.964    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_1_n_0
    SLICE_X24Y48         LUT4 (Prop_lut4_I0_O)        0.326     3.290 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_4/O
                         net (fo=1, routed)           0.000     3.290    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_4_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.868 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry/O[2]
                         net (fo=1, routed)           0.287     4.155    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_n_5
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.301     4.456 r  design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.456    design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_i_1_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     4.704 r  design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0/O[2]
                         net (fo=4, routed)           0.678     5.382    design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_n_5
    SLICE_X24Y47         LUT5 (Prop_lut5_I4_O)        0.302     5.684 r  design_1_i/hsv_to_rgb_0/inst/R2__1_i_3/O
                         net (fo=1, routed)           0.952     6.636    design_1_i/hsv_to_rgb_0/inst/R2__1_i_3_n_0
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.487 r  design_1_i/hsv_to_rgb_0/inst/R2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.489    design_1_i/hsv_to_rgb_0/inst/R2__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    12.007 r  design_1_i/hsv_to_rgb_0/inst/R2__2/P[8]
                         net (fo=18, routed)          2.341    14.348    design_1_i/hsv_to_rgb_0/inst/R2__2_n_97
    SLICE_X28Y47         LUT3 (Prop_lut3_I2_O)        0.153    14.501 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__4_i_1/O
                         net (fo=4, routed)           1.167    15.667    design_1_i/hsv_to_rgb_0/inst/R1_carry__4_i_1_n_0
    SLICE_X26Y43         LUT4 (Prop_lut4_I0_O)        0.331    15.998 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__4_i_5/O
                         net (fo=1, routed)           0.000    15.998    design_1_i/hsv_to_rgb_0/inst/R1_carry__4_i_5_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.399 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.399    design_1_i/hsv_to_rgb_0/inst/R1_carry__4_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.712 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__5/O[3]
                         net (fo=2, routed)           0.997    17.709    design_1_i/hsv_to_rgb_0/inst/R1_carry__5_n_4
    SLICE_X27Y45         LUT3 (Prop_lut3_I2_O)        0.336    18.045 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_i_1/O
                         net (fo=2, routed)           0.690    18.735    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_i_1_n_0
    SLICE_X27Y45         LUT4 (Prop_lut4_I3_O)        0.327    19.062 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_i_5/O
                         net (fo=1, routed)           0.000    19.062    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_i_5_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.463 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.463    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.702 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4/O[2]
                         net (fo=6, routed)           1.410    21.112    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_n_5
    SLICE_X26Y50         LUT2 (Prop_lut2_I0_O)        0.302    21.414 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1_i_4/O
                         net (fo=1, routed)           0.000    21.414    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1_i_4_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.946 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.946    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.060 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.060    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__2_n_0
    SLICE_X26Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.174 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.174    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__3_n_0
    SLICE_X26Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.487 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__4/O[3]
                         net (fo=3, routed)           1.202    23.689    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__4_n_4
    SLICE_X25Y51         LUT4 (Prop_lut4_I2_O)        0.306    23.995 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4_i_5/O
                         net (fo=1, routed)           0.000    23.995    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4_i_5_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.396 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    24.396    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.510 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    24.510    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__5_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.667 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__6/CO[1]
                         net (fo=15, routed)          2.234    26.900    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__6_n_2
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.329    27.229 r  design_1_i/hsv_to_rgb_0/inst/R0_carry_i_5/O
                         net (fo=1, routed)           0.000    27.229    design_1_i/hsv_to_rgb_0/inst/R0_carry_i_5_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.630 r  design_1_i/hsv_to_rgb_0/inst/R0_carry/CO[3]
                         net (fo=1, routed)           0.000    27.630    design_1_i/hsv_to_rgb_0/inst/R0_carry_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.943 r  design_1_i/hsv_to_rgb_0/inst/R0_carry__0/O[3]
                         net (fo=1, routed)           0.583    28.527    design_1_i/hsv_to_rgb_0/inst/data3[7]
    SLICE_X41Y48         LUT6 (Prop_lut6_I5_O)        0.306    28.833 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_6/O
                         net (fo=3, routed)           0.661    29.494    design_1_i/hsv_to_rgb_0/inst/R[7]_i_6_n_0
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.124    29.618 r  design_1_i/hsv_to_rgb_0/inst/B[7]_i_1/O
                         net (fo=1, routed)           0.000    29.618    design_1_i/hsv_to_rgb_0/inst/B[7]_i_1_n_0
    SLICE_X41Y48         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.580    98.749    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X41Y48         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[7]/C
                         clock pessimism              0.473    99.222    
                         clock uncertainty           -0.190    99.032    
    SLICE_X41Y48         FDRE (Setup_fdre_C_D)        0.029    99.061    design_1_i/hsv_to_rgb_0/inst/B_reg[7]
  -------------------------------------------------------------------
                         required time                         99.061    
                         arrival time                         -29.618    
  -------------------------------------------------------------------
                         slack                                 69.443    

Slack (MET) :             69.447ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        30.313ns  (logic 14.087ns (46.471%)  route 16.226ns (53.529%))
  Logic Levels:           30  (CARRY4=15 DSP48E1=2 LUT2=2 LUT3=3 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 98.749 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.661    -0.697    design_1_i/BTNs_test_0/inst/clk
    SLICE_X32Y52         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.518    -0.179 r  design_1_i/BTNs_test_0/inst/H_reg[6]/Q
                         net (fo=40, routed)          1.962     1.782    design_1_i/hsv_to_rgb_0/inst/H[6]
    SLICE_X25Y41         LUT3 (Prop_lut3_I2_O)        0.118     1.900 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_1/O
                         net (fo=6, routed)           1.063     2.964    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_1_n_0
    SLICE_X24Y48         LUT4 (Prop_lut4_I0_O)        0.326     3.290 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_4/O
                         net (fo=1, routed)           0.000     3.290    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_4_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.868 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry/O[2]
                         net (fo=1, routed)           0.287     4.155    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_n_5
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.301     4.456 r  design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.456    design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_i_1_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     4.704 r  design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0/O[2]
                         net (fo=4, routed)           0.678     5.382    design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_n_5
    SLICE_X24Y47         LUT5 (Prop_lut5_I4_O)        0.302     5.684 r  design_1_i/hsv_to_rgb_0/inst/R2__1_i_3/O
                         net (fo=1, routed)           0.952     6.636    design_1_i/hsv_to_rgb_0/inst/R2__1_i_3_n_0
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.487 r  design_1_i/hsv_to_rgb_0/inst/R2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.489    design_1_i/hsv_to_rgb_0/inst/R2__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    12.007 r  design_1_i/hsv_to_rgb_0/inst/R2__2/P[8]
                         net (fo=18, routed)          2.341    14.348    design_1_i/hsv_to_rgb_0/inst/R2__2_n_97
    SLICE_X28Y47         LUT3 (Prop_lut3_I2_O)        0.153    14.501 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__4_i_1/O
                         net (fo=4, routed)           1.167    15.667    design_1_i/hsv_to_rgb_0/inst/R1_carry__4_i_1_n_0
    SLICE_X26Y43         LUT4 (Prop_lut4_I0_O)        0.331    15.998 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__4_i_5/O
                         net (fo=1, routed)           0.000    15.998    design_1_i/hsv_to_rgb_0/inst/R1_carry__4_i_5_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.399 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.399    design_1_i/hsv_to_rgb_0/inst/R1_carry__4_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.712 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__5/O[3]
                         net (fo=2, routed)           0.997    17.709    design_1_i/hsv_to_rgb_0/inst/R1_carry__5_n_4
    SLICE_X27Y45         LUT3 (Prop_lut3_I2_O)        0.336    18.045 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_i_1/O
                         net (fo=2, routed)           0.690    18.735    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_i_1_n_0
    SLICE_X27Y45         LUT4 (Prop_lut4_I3_O)        0.327    19.062 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_i_5/O
                         net (fo=1, routed)           0.000    19.062    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_i_5_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.463 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.463    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.702 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4/O[2]
                         net (fo=6, routed)           1.410    21.112    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_n_5
    SLICE_X26Y50         LUT2 (Prop_lut2_I0_O)        0.302    21.414 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1_i_4/O
                         net (fo=1, routed)           0.000    21.414    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1_i_4_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.946 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.946    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.060 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.060    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__2_n_0
    SLICE_X26Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.174 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.174    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__3_n_0
    SLICE_X26Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.487 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__4/O[3]
                         net (fo=3, routed)           1.202    23.689    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__4_n_4
    SLICE_X25Y51         LUT4 (Prop_lut4_I2_O)        0.306    23.995 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4_i_5/O
                         net (fo=1, routed)           0.000    23.995    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4_i_5_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.396 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    24.396    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.510 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    24.510    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__5_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.667 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__6/CO[1]
                         net (fo=15, routed)          2.234    26.900    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__6_n_2
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.329    27.229 r  design_1_i/hsv_to_rgb_0/inst/R0_carry_i_5/O
                         net (fo=1, routed)           0.000    27.229    design_1_i/hsv_to_rgb_0/inst/R0_carry_i_5_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.630 r  design_1_i/hsv_to_rgb_0/inst/R0_carry/CO[3]
                         net (fo=1, routed)           0.000    27.630    design_1_i/hsv_to_rgb_0/inst/R0_carry_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.943 r  design_1_i/hsv_to_rgb_0/inst/R0_carry__0/O[3]
                         net (fo=1, routed)           0.583    28.527    design_1_i/hsv_to_rgb_0/inst/data3[7]
    SLICE_X41Y48         LUT6 (Prop_lut6_I5_O)        0.306    28.833 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_6/O
                         net (fo=3, routed)           0.659    29.492    design_1_i/hsv_to_rgb_0/inst/R[7]_i_6_n_0
    SLICE_X41Y48         LUT5 (Prop_lut5_I2_O)        0.124    29.616 r  design_1_i/hsv_to_rgb_0/inst/G[7]_i_1/O
                         net (fo=1, routed)           0.000    29.616    design_1_i/hsv_to_rgb_0/inst/G[7]_i_1_n_0
    SLICE_X41Y48         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.580    98.749    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X41Y48         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[7]/C
                         clock pessimism              0.473    99.222    
                         clock uncertainty           -0.190    99.032    
    SLICE_X41Y48         FDRE (Setup_fdre_C_D)        0.031    99.063    design_1_i/hsv_to_rgb_0/inst/G_reg[7]
  -------------------------------------------------------------------
                         required time                         99.063    
                         arrival time                         -29.616    
  -------------------------------------------------------------------
                         slack                                 69.447    

Slack (MET) :             69.463ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        30.341ns  (logic 14.113ns (46.514%)  route 16.228ns (53.486%))
  Logic Levels:           30  (CARRY4=15 DSP48E1=2 LUT2=2 LUT3=3 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 98.749 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.661    -0.697    design_1_i/BTNs_test_0/inst/clk
    SLICE_X32Y52         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.518    -0.179 r  design_1_i/BTNs_test_0/inst/H_reg[6]/Q
                         net (fo=40, routed)          1.962     1.782    design_1_i/hsv_to_rgb_0/inst/H[6]
    SLICE_X25Y41         LUT3 (Prop_lut3_I2_O)        0.118     1.900 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_1/O
                         net (fo=6, routed)           1.063     2.964    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_1_n_0
    SLICE_X24Y48         LUT4 (Prop_lut4_I0_O)        0.326     3.290 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_4/O
                         net (fo=1, routed)           0.000     3.290    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_4_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.868 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry/O[2]
                         net (fo=1, routed)           0.287     4.155    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_n_5
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.301     4.456 r  design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.456    design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_i_1_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     4.704 r  design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0/O[2]
                         net (fo=4, routed)           0.678     5.382    design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_n_5
    SLICE_X24Y47         LUT5 (Prop_lut5_I4_O)        0.302     5.684 r  design_1_i/hsv_to_rgb_0/inst/R2__1_i_3/O
                         net (fo=1, routed)           0.952     6.636    design_1_i/hsv_to_rgb_0/inst/R2__1_i_3_n_0
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.487 r  design_1_i/hsv_to_rgb_0/inst/R2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.489    design_1_i/hsv_to_rgb_0/inst/R2__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    12.007 r  design_1_i/hsv_to_rgb_0/inst/R2__2/P[8]
                         net (fo=18, routed)          2.341    14.348    design_1_i/hsv_to_rgb_0/inst/R2__2_n_97
    SLICE_X28Y47         LUT3 (Prop_lut3_I2_O)        0.153    14.501 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__4_i_1/O
                         net (fo=4, routed)           1.167    15.667    design_1_i/hsv_to_rgb_0/inst/R1_carry__4_i_1_n_0
    SLICE_X26Y43         LUT4 (Prop_lut4_I0_O)        0.331    15.998 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__4_i_5/O
                         net (fo=1, routed)           0.000    15.998    design_1_i/hsv_to_rgb_0/inst/R1_carry__4_i_5_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.399 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.399    design_1_i/hsv_to_rgb_0/inst/R1_carry__4_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.712 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__5/O[3]
                         net (fo=2, routed)           0.997    17.709    design_1_i/hsv_to_rgb_0/inst/R1_carry__5_n_4
    SLICE_X27Y45         LUT3 (Prop_lut3_I2_O)        0.336    18.045 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_i_1/O
                         net (fo=2, routed)           0.690    18.735    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_i_1_n_0
    SLICE_X27Y45         LUT4 (Prop_lut4_I3_O)        0.327    19.062 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_i_5/O
                         net (fo=1, routed)           0.000    19.062    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_i_5_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.463 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.463    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.702 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4/O[2]
                         net (fo=6, routed)           1.410    21.112    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_n_5
    SLICE_X26Y50         LUT2 (Prop_lut2_I0_O)        0.302    21.414 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1_i_4/O
                         net (fo=1, routed)           0.000    21.414    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1_i_4_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.946 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.946    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.060 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.060    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__2_n_0
    SLICE_X26Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.174 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.174    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__3_n_0
    SLICE_X26Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.487 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__4/O[3]
                         net (fo=3, routed)           1.202    23.689    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__4_n_4
    SLICE_X25Y51         LUT4 (Prop_lut4_I2_O)        0.306    23.995 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4_i_5/O
                         net (fo=1, routed)           0.000    23.995    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4_i_5_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.396 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    24.396    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.510 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    24.510    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__5_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.667 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__6/CO[1]
                         net (fo=15, routed)          2.234    26.900    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__6_n_2
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.329    27.229 r  design_1_i/hsv_to_rgb_0/inst/R0_carry_i_5/O
                         net (fo=1, routed)           0.000    27.229    design_1_i/hsv_to_rgb_0/inst/R0_carry_i_5_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.630 r  design_1_i/hsv_to_rgb_0/inst/R0_carry/CO[3]
                         net (fo=1, routed)           0.000    27.630    design_1_i/hsv_to_rgb_0/inst/R0_carry_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.943 r  design_1_i/hsv_to_rgb_0/inst/R0_carry__0/O[3]
                         net (fo=1, routed)           0.583    28.527    design_1_i/hsv_to_rgb_0/inst/data3[7]
    SLICE_X41Y48         LUT6 (Prop_lut6_I5_O)        0.306    28.833 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_6/O
                         net (fo=3, routed)           0.661    29.494    design_1_i/hsv_to_rgb_0/inst/R[7]_i_6_n_0
    SLICE_X41Y48         LUT5 (Prop_lut5_I4_O)        0.150    29.644 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1/O
                         net (fo=1, routed)           0.000    29.644    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1_n_0
    SLICE_X41Y48         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.580    98.749    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X41Y48         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]/C
                         clock pessimism              0.473    99.222    
                         clock uncertainty           -0.190    99.032    
    SLICE_X41Y48         FDRE (Setup_fdre_C_D)        0.075    99.107    design_1_i/hsv_to_rgb_0/inst/R_reg[7]
  -------------------------------------------------------------------
                         required time                         99.107    
                         arrival time                         -29.644    
  -------------------------------------------------------------------
                         slack                                 69.463    

Slack (MET) :             69.503ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        30.257ns  (logic 13.989ns (46.235%)  route 16.268ns (53.765%))
  Logic Levels:           30  (CARRY4=15 DSP48E1=2 LUT2=2 LUT3=3 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 98.748 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.661    -0.697    design_1_i/BTNs_test_0/inst/clk
    SLICE_X32Y52         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.518    -0.179 r  design_1_i/BTNs_test_0/inst/H_reg[6]/Q
                         net (fo=40, routed)          1.962     1.782    design_1_i/hsv_to_rgb_0/inst/H[6]
    SLICE_X25Y41         LUT3 (Prop_lut3_I2_O)        0.118     1.900 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_1/O
                         net (fo=6, routed)           1.063     2.964    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_1_n_0
    SLICE_X24Y48         LUT4 (Prop_lut4_I0_O)        0.326     3.290 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_4/O
                         net (fo=1, routed)           0.000     3.290    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_4_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.868 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry/O[2]
                         net (fo=1, routed)           0.287     4.155    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_n_5
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.301     4.456 r  design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.456    design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_i_1_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     4.704 r  design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0/O[2]
                         net (fo=4, routed)           0.678     5.382    design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_n_5
    SLICE_X24Y47         LUT5 (Prop_lut5_I4_O)        0.302     5.684 r  design_1_i/hsv_to_rgb_0/inst/R2__1_i_3/O
                         net (fo=1, routed)           0.952     6.636    design_1_i/hsv_to_rgb_0/inst/R2__1_i_3_n_0
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.487 r  design_1_i/hsv_to_rgb_0/inst/R2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.489    design_1_i/hsv_to_rgb_0/inst/R2__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    12.007 r  design_1_i/hsv_to_rgb_0/inst/R2__2/P[8]
                         net (fo=18, routed)          2.341    14.348    design_1_i/hsv_to_rgb_0/inst/R2__2_n_97
    SLICE_X28Y47         LUT3 (Prop_lut3_I2_O)        0.153    14.501 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__4_i_1/O
                         net (fo=4, routed)           1.167    15.667    design_1_i/hsv_to_rgb_0/inst/R1_carry__4_i_1_n_0
    SLICE_X26Y43         LUT4 (Prop_lut4_I0_O)        0.331    15.998 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__4_i_5/O
                         net (fo=1, routed)           0.000    15.998    design_1_i/hsv_to_rgb_0/inst/R1_carry__4_i_5_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.399 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.399    design_1_i/hsv_to_rgb_0/inst/R1_carry__4_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.712 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__5/O[3]
                         net (fo=2, routed)           0.997    17.709    design_1_i/hsv_to_rgb_0/inst/R1_carry__5_n_4
    SLICE_X27Y45         LUT3 (Prop_lut3_I2_O)        0.336    18.045 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_i_1/O
                         net (fo=2, routed)           0.690    18.735    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_i_1_n_0
    SLICE_X27Y45         LUT4 (Prop_lut4_I3_O)        0.327    19.062 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_i_5/O
                         net (fo=1, routed)           0.000    19.062    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_i_5_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.463 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.463    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__3_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.702 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4/O[2]
                         net (fo=6, routed)           1.410    21.112    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_n_5
    SLICE_X26Y50         LUT2 (Prop_lut2_I0_O)        0.302    21.414 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1_i_4/O
                         net (fo=1, routed)           0.000    21.414    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1_i_4_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.946 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.946    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.060 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.060    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__2_n_0
    SLICE_X26Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.174 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.174    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__3_n_0
    SLICE_X26Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.487 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__4/O[3]
                         net (fo=3, routed)           1.202    23.689    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__4_n_4
    SLICE_X25Y51         LUT4 (Prop_lut4_I2_O)        0.306    23.995 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4_i_5/O
                         net (fo=1, routed)           0.000    23.995    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4_i_5_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.396 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    24.396    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.510 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    24.510    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__5_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.667 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__6/CO[1]
                         net (fo=15, routed)          2.234    26.900    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__6_n_2
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.329    27.229 r  design_1_i/hsv_to_rgb_0/inst/R0_carry_i_5/O
                         net (fo=1, routed)           0.000    27.229    design_1_i/hsv_to_rgb_0/inst/R0_carry_i_5_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.630 r  design_1_i/hsv_to_rgb_0/inst/R0_carry/CO[3]
                         net (fo=1, routed)           0.000    27.630    design_1_i/hsv_to_rgb_0/inst/R0_carry_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.852 r  design_1_i/hsv_to_rgb_0/inst/R0_carry__0/O[0]
                         net (fo=1, routed)           0.320    28.172    design_1_i/hsv_to_rgb_0/inst/data3[4]
    SLICE_X41Y47         LUT6 (Prop_lut6_I5_O)        0.299    28.471 r  design_1_i/hsv_to_rgb_0/inst/R[4]_i_3/O
                         net (fo=3, routed)           0.964    29.435    design_1_i/hsv_to_rgb_0/inst/R[4]_i_3_n_0
    SLICE_X36Y48         LUT5 (Prop_lut5_I2_O)        0.124    29.559 r  design_1_i/hsv_to_rgb_0/inst/G[4]_i_1/O
                         net (fo=1, routed)           0.000    29.559    design_1_i/hsv_to_rgb_0/inst/G[4]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.579    98.748    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X36Y48         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[4]/C
                         clock pessimism              0.473    99.221    
                         clock uncertainty           -0.190    99.031    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.031    99.062    design_1_i/hsv_to_rgb_0/inst/G_reg[4]
  -------------------------------------------------------------------
                         required time                         99.062    
                         arrival time                         -29.559    
  -------------------------------------------------------------------
                         slack                                 69.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/H_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.265ns (76.508%)  route 0.081ns (23.492%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.560    -0.500    design_1_i/BTNs_test_0/inst/clk
    SLICE_X29Y50         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  design_1_i/BTNs_test_0/inst/H_reg[0]/Q
                         net (fo=4, routed)           0.081    -0.278    design_1_i/BTNs_test_0/inst/H[0]
    SLICE_X29Y50         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.154 r  design_1_i/BTNs_test_0/inst/h0_carry_i_1/O[1]
                         net (fo=3, routed)           0.000    -0.154    design_1_i/BTNs_test_0/inst/h2[1]
    SLICE_X29Y50         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.829    -0.734    design_1_i/BTNs_test_0/inst/clk
    SLICE_X29Y50         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[1]/C
                         clock pessimism              0.233    -0.500    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.102    -0.398    design_1_i/BTNs_test_0/inst/H_reg[1]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.586    -0.474    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y55         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  design_1_i/BTNs_test_0/inst/counter1_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.214    design_1_i/BTNs_test_0/inst/counter1_reg[11]
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.106 r  design_1_i/BTNs_test_0/inst/counter1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.106    design_1_i/BTNs_test_0/inst/counter1_reg[8]_i_1_n_4
    SLICE_X37Y55         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.856    -0.707    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y55         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[11]/C
                         clock pessimism              0.232    -0.474    
    SLICE_X37Y55         FDRE (Hold_fdre_C_D)         0.105    -0.369    design_1_i/BTNs_test_0/inst/counter1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.586    -0.474    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y56         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  design_1_i/BTNs_test_0/inst/counter1_reg[15]/Q
                         net (fo=2, routed)           0.119    -0.214    design_1_i/BTNs_test_0/inst/counter1_reg[15]
    SLICE_X37Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.106 r  design_1_i/BTNs_test_0/inst/counter1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.106    design_1_i/BTNs_test_0/inst/counter1_reg[12]_i_1_n_4
    SLICE_X37Y56         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.856    -0.707    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y56         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[15]/C
                         clock pessimism              0.232    -0.474    
    SLICE_X37Y56         FDRE (Hold_fdre_C_D)         0.105    -0.369    design_1_i/BTNs_test_0/inst/counter1_reg[15]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.585    -0.475    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y57         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  design_1_i/BTNs_test_0/inst/counter1_reg[19]/Q
                         net (fo=2, routed)           0.119    -0.215    design_1_i/BTNs_test_0/inst/counter1_reg[19]
    SLICE_X37Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.107 r  design_1_i/BTNs_test_0/inst/counter1_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.107    design_1_i/BTNs_test_0/inst/counter1_reg[16]_i_1_n_4
    SLICE_X37Y57         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.855    -0.708    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y57         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[19]/C
                         clock pessimism              0.232    -0.475    
    SLICE_X37Y57         FDRE (Hold_fdre_C_D)         0.105    -0.370    design_1_i/BTNs_test_0/inst/counter1_reg[19]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.585    -0.475    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y58         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  design_1_i/BTNs_test_0/inst/counter1_reg[23]/Q
                         net (fo=2, routed)           0.119    -0.215    design_1_i/BTNs_test_0/inst/counter1_reg[23]
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.107 r  design_1_i/BTNs_test_0/inst/counter1_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.107    design_1_i/BTNs_test_0/inst/counter1_reg[20]_i_1_n_4
    SLICE_X37Y58         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.855    -0.708    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y58         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[23]/C
                         clock pessimism              0.232    -0.475    
    SLICE_X37Y58         FDRE (Hold_fdre_C_D)         0.105    -0.370    design_1_i/BTNs_test_0/inst/counter1_reg[23]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.585    -0.475    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y59         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  design_1_i/BTNs_test_0/inst/counter1_reg[27]/Q
                         net (fo=2, routed)           0.119    -0.215    design_1_i/BTNs_test_0/inst/counter1_reg[27]
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.107 r  design_1_i/BTNs_test_0/inst/counter1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.107    design_1_i/BTNs_test_0/inst/counter1_reg[24]_i_1_n_4
    SLICE_X37Y59         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.855    -0.708    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y59         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[27]/C
                         clock pessimism              0.232    -0.475    
    SLICE_X37Y59         FDRE (Hold_fdre_C_D)         0.105    -0.370    design_1_i/BTNs_test_0/inst/counter1_reg[27]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.584    -0.476    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y60         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  design_1_i/BTNs_test_0/inst/counter1_reg[31]/Q
                         net (fo=2, routed)           0.119    -0.216    design_1_i/BTNs_test_0/inst/counter1_reg[31]
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.108 r  design_1_i/BTNs_test_0/inst/counter1_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.108    design_1_i/BTNs_test_0/inst/counter1_reg[28]_i_1_n_4
    SLICE_X37Y60         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.854    -0.709    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y60         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[31]/C
                         clock pessimism              0.232    -0.476    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.105    -0.371    design_1_i/BTNs_test_0/inst/counter1_reg[31]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.586    -0.474    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y53         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  design_1_i/BTNs_test_0/inst/counter1_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.214    design_1_i/BTNs_test_0/inst/counter1_reg[3]
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.106 r  design_1_i/BTNs_test_0/inst/counter1_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.106    design_1_i/BTNs_test_0/inst/counter1_reg[0]_i_1_n_4
    SLICE_X37Y53         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.856    -0.707    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y53         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[3]/C
                         clock pessimism              0.232    -0.474    
    SLICE_X37Y53         FDRE (Hold_fdre_C_D)         0.105    -0.369    design_1_i/BTNs_test_0/inst/counter1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.586    -0.474    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y54         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  design_1_i/BTNs_test_0/inst/counter1_reg[7]/Q
                         net (fo=2, routed)           0.119    -0.214    design_1_i/BTNs_test_0/inst/counter1_reg[7]
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.106 r  design_1_i/BTNs_test_0/inst/counter1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.106    design_1_i/BTNs_test_0/inst/counter1_reg[4]_i_1_n_4
    SLICE_X37Y54         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.856    -0.707    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y54         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[7]/C
                         clock pessimism              0.232    -0.474    
    SLICE_X37Y54         FDRE (Hold_fdre_C_D)         0.105    -0.369    design_1_i/BTNs_test_0/inst/counter1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.586    -0.474    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y55         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  design_1_i/BTNs_test_0/inst/counter1_reg[10]/Q
                         net (fo=2, routed)           0.120    -0.213    design_1_i/BTNs_test_0/inst/counter1_reg[10]
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.102 r  design_1_i/BTNs_test_0/inst/counter1_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.102    design_1_i/BTNs_test_0/inst/counter1_reg[8]_i_1_n_5
    SLICE_X37Y55         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.856    -0.707    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y55         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[10]/C
                         clock pessimism              0.232    -0.474    
    SLICE_X37Y55         FDRE (Hold_fdre_C_D)         0.105    -0.369    design_1_i/BTNs_test_0/inst/counter1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X29Y50     design_1_i/BTNs_test_0/inst/H_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X29Y50     design_1_i/BTNs_test_0/inst/H_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X31Y51     design_1_i/BTNs_test_0/inst/H_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X31Y51     design_1_i/BTNs_test_0/inst/H_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X31Y51     design_1_i/BTNs_test_0/inst/H_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X31Y51     design_1_i/BTNs_test_0/inst/H_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y52     design_1_i/BTNs_test_0/inst/H_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X31Y52     design_1_i/BTNs_test_0/inst/H_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y53     design_1_i/BTNs_test_0/inst/counter1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y55     design_1_i/BTNs_test_0/inst/counter1_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y55     design_1_i/BTNs_test_0/inst/counter1_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y56     design_1_i/BTNs_test_0/inst/counter1_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y56     design_1_i/BTNs_test_0/inst/counter1_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y56     design_1_i/BTNs_test_0/inst/counter1_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y56     design_1_i/BTNs_test_0/inst/counter1_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y57     design_1_i/BTNs_test_0/inst/counter1_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y57     design_1_i/BTNs_test_0/inst/counter1_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y57     design_1_i/BTNs_test_0/inst/counter1_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y53     design_1_i/BTNs_test_0/inst/counter1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y55     design_1_i/BTNs_test_0/inst/counter1_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y55     design_1_i/BTNs_test_0/inst/counter1_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y56     design_1_i/BTNs_test_0/inst/counter1_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y56     design_1_i/BTNs_test_0/inst/counter1_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y56     design_1_i/BTNs_test_0/inst/counter1_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y56     design_1_i/BTNs_test_0/inst/counter1_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y53     design_1_i/BTNs_test_0/inst/counter1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y53     design_1_i/BTNs_test_0/inst/counter1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y53     design_1_i/BTNs_test_0/inst/counter1_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        9.506ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.506ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 1.174ns (47.594%)  route 1.293ns (52.406%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 11.232 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.758    -0.600    design_1_i/PWM_0/inst/clk
    SLICE_X42Y49         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.082 r  design_1_i/PWM_0/inst/counter_reg[1]/Q
                         net (fo=12, routed)          1.293     1.210    design_1_i/PWM_0/inst/counter_reg__0[1]
    SLICE_X40Y50         LUT4 (Prop_lut4_I3_O)        0.124     1.334 r  design_1_i/PWM_0/inst/rgb_led_tri_o0__7_carry_i_8/O
                         net (fo=1, routed)           0.000     1.334    design_1_i/PWM_0/inst/rgb_led_tri_o0__7_carry_i_8_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.866 r  design_1_i/PWM_0/inst/rgb_led_tri_o0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     1.866    design_1_i/PWM_0/inst/rgb_led_tri_o0
    SLICE_X40Y50         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.564    11.232    design_1_i/PWM_0/inst/clk
    SLICE_X40Y50         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/C
                         clock pessimism              0.473    11.705    
                         clock uncertainty           -0.135    11.570    
    SLICE_X40Y50         FDRE (Setup_fdre_C_D)       -0.198    11.372    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]
  -------------------------------------------------------------------
                         required time                         11.373    
                         arrival time                          -1.866    
  -------------------------------------------------------------------
                         slack                                  9.506    

Slack (MET) :             9.723ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 0.897ns (36.192%)  route 1.581ns (63.808%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 11.232 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.758    -0.600    design_1_i/PWM_0/inst/clk
    SLICE_X42Y49         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.122 r  design_1_i/PWM_0/inst/counter_reg[2]/Q
                         net (fo=11, routed)          0.915     0.792    design_1_i/PWM_0/inst/counter_reg__0[2]
    SLICE_X41Y50         LUT6 (Prop_lut6_I4_O)        0.295     1.087 r  design_1_i/PWM_0/inst/counter[7]_i_2/O
                         net (fo=2, routed)           0.667     1.754    design_1_i/PWM_0/inst/counter[7]_i_2_n_0
    SLICE_X41Y50         LUT2 (Prop_lut2_I0_O)        0.124     1.878 r  design_1_i/PWM_0/inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.878    design_1_i/PWM_0/inst/p_0_in__0[6]
    SLICE_X41Y50         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.564    11.232    design_1_i/PWM_0/inst/clk
    SLICE_X41Y50         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/C
                         clock pessimism              0.473    11.705    
                         clock uncertainty           -0.135    11.570    
    SLICE_X41Y50         FDRE (Setup_fdre_C_D)        0.031    11.601    design_1_i/PWM_0/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         11.602    
                         arrival time                          -1.878    
  -------------------------------------------------------------------
                         slack                                  9.723    

Slack (MET) :             9.739ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.925ns (36.904%)  route 1.581ns (63.096%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 11.232 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.758    -0.600    design_1_i/PWM_0/inst/clk
    SLICE_X42Y49         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.122 r  design_1_i/PWM_0/inst/counter_reg[2]/Q
                         net (fo=11, routed)          0.915     0.792    design_1_i/PWM_0/inst/counter_reg__0[2]
    SLICE_X41Y50         LUT6 (Prop_lut6_I4_O)        0.295     1.087 r  design_1_i/PWM_0/inst/counter[7]_i_2/O
                         net (fo=2, routed)           0.667     1.754    design_1_i/PWM_0/inst/counter[7]_i_2_n_0
    SLICE_X41Y50         LUT3 (Prop_lut3_I0_O)        0.152     1.906 r  design_1_i/PWM_0/inst/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.906    design_1_i/PWM_0/inst/p_0_in__0[7]
    SLICE_X41Y50         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.564    11.232    design_1_i/PWM_0/inst/clk
    SLICE_X41Y50         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[7]/C
                         clock pessimism              0.473    11.705    
                         clock uncertainty           -0.135    11.570    
    SLICE_X41Y50         FDRE (Setup_fdre_C_D)        0.075    11.645    design_1_i/PWM_0/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         11.645    
                         arrival time                          -1.906    
  -------------------------------------------------------------------
                         slack                                  9.739    

Slack (MET) :             9.906ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 1.116ns (53.124%)  route 0.985ns (46.876%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 11.249 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.741    -0.617    design_1_i/PWM_0/inst/clk
    SLICE_X41Y50         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.198 r  design_1_i/PWM_0/inst/counter_reg[7]/Q
                         net (fo=7, routed)           0.985     0.787    design_1_i/PWM_0/inst/counter_reg__0[7]
    SLICE_X41Y49         LUT4 (Prop_lut4_I3_O)        0.296     1.083 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.083    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_5_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.484 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.484    design_1_i/PWM_0/inst/p_0_in[0]
    SLICE_X41Y49         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.580    11.249    design_1_i/PWM_0/inst/clk
    SLICE_X41Y49         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
                         clock pessimism              0.473    11.722    
                         clock uncertainty           -0.135    11.587    
    SLICE_X41Y49         FDRE (Setup_fdre_C_D)       -0.198    11.389    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]
  -------------------------------------------------------------------
                         required time                         11.389    
                         arrival time                          -1.484    
  -------------------------------------------------------------------
                         slack                                  9.906    

Slack (MET) :             9.906ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 1.116ns (53.124%)  route 0.985ns (46.876%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 11.249 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.741    -0.617    design_1_i/PWM_0/inst/clk
    SLICE_X41Y50         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.198 r  design_1_i/PWM_0/inst/counter_reg[7]/Q
                         net (fo=7, routed)           0.985     0.787    design_1_i/PWM_0/inst/counter_reg__0[7]
    SLICE_X40Y49         LUT4 (Prop_lut4_I3_O)        0.296     1.083 r  design_1_i/PWM_0/inst/rgb_led_tri_o0__3_carry_i_5/O
                         net (fo=1, routed)           0.000     1.083    design_1_i/PWM_0/inst/rgb_led_tri_o0__3_carry_i_5_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.484 r  design_1_i/PWM_0/inst/rgb_led_tri_o0__3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.484    design_1_i/PWM_0/inst/p_0_in[1]
    SLICE_X40Y49         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.580    11.249    design_1_i/PWM_0/inst/clk
    SLICE_X40Y49         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C
                         clock pessimism              0.473    11.722    
                         clock uncertainty           -0.135    11.587    
    SLICE_X40Y49         FDRE (Setup_fdre_C_D)       -0.198    11.389    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]
  -------------------------------------------------------------------
                         required time                         11.389    
                         arrival time                          -1.484    
  -------------------------------------------------------------------
                         slack                                  9.906    

Slack (MET) :             10.382ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.642ns (31.168%)  route 1.418ns (68.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 11.249 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.758    -0.600    design_1_i/PWM_0/inst/clk
    SLICE_X42Y49         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.082 r  design_1_i/PWM_0/inst/counter_reg[1]/Q
                         net (fo=12, routed)          1.418     1.336    design_1_i/PWM_0/inst/counter_reg__0[1]
    SLICE_X42Y49         LUT2 (Prop_lut2_I1_O)        0.124     1.460 r  design_1_i/PWM_0/inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.460    design_1_i/PWM_0/inst/p_0_in__0[1]
    SLICE_X42Y49         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.580    11.249    design_1_i/PWM_0/inst/clk
    SLICE_X42Y49         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/C
                         clock pessimism              0.651    11.900    
                         clock uncertainty           -0.135    11.765    
    SLICE_X42Y49         FDRE (Setup_fdre_C_D)        0.077    11.842    design_1_i/PWM_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.842    
                         arrival time                          -1.460    
  -------------------------------------------------------------------
                         slack                                 10.382    

Slack (MET) :             10.399ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.666ns (31.960%)  route 1.418ns (68.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 11.249 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.758    -0.600    design_1_i/PWM_0/inst/clk
    SLICE_X42Y49         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.082 r  design_1_i/PWM_0/inst/counter_reg[1]/Q
                         net (fo=12, routed)          1.418     1.336    design_1_i/PWM_0/inst/counter_reg__0[1]
    SLICE_X42Y49         LUT3 (Prop_lut3_I1_O)        0.148     1.484 r  design_1_i/PWM_0/inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.484    design_1_i/PWM_0/inst/p_0_in__0[2]
    SLICE_X42Y49         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.580    11.249    design_1_i/PWM_0/inst/clk
    SLICE_X42Y49         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/C
                         clock pessimism              0.651    11.900    
                         clock uncertainty           -0.135    11.765    
    SLICE_X42Y49         FDRE (Setup_fdre_C_D)        0.118    11.883    design_1_i/PWM_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.883    
                         arrival time                          -1.484    
  -------------------------------------------------------------------
                         slack                                 10.399    

Slack (MET) :             10.441ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.642ns (36.468%)  route 1.118ns (63.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 11.232 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.758    -0.600    design_1_i/PWM_0/inst/clk
    SLICE_X42Y49         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.082 r  design_1_i/PWM_0/inst/counter_reg[1]/Q
                         net (fo=12, routed)          1.118     1.036    design_1_i/PWM_0/inst/counter_reg__0[1]
    SLICE_X41Y50         LUT6 (Prop_lut6_I1_O)        0.124     1.160 r  design_1_i/PWM_0/inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.160    design_1_i/PWM_0/inst/p_0_in__0[5]
    SLICE_X41Y50         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.564    11.232    design_1_i/PWM_0/inst/clk
    SLICE_X41Y50         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/C
                         clock pessimism              0.473    11.705    
                         clock uncertainty           -0.135    11.570    
    SLICE_X41Y50         FDRE (Setup_fdre_C_D)        0.031    11.601    design_1_i/PWM_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         11.602    
                         arrival time                          -1.160    
  -------------------------------------------------------------------
                         slack                                 10.441    

Slack (MET) :             10.552ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.773ns (46.918%)  route 0.875ns (53.082%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 11.232 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.758    -0.600    design_1_i/PWM_0/inst/clk
    SLICE_X42Y49         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.122 r  design_1_i/PWM_0/inst/counter_reg[2]/Q
                         net (fo=11, routed)          0.875     0.752    design_1_i/PWM_0/inst/counter_reg__0[2]
    SLICE_X41Y50         LUT4 (Prop_lut4_I2_O)        0.295     1.047 r  design_1_i/PWM_0/inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.047    design_1_i/PWM_0/inst/p_0_in__0[3]
    SLICE_X41Y50         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.564    11.232    design_1_i/PWM_0/inst/clk
    SLICE_X41Y50         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[3]/C
                         clock pessimism              0.473    11.705    
                         clock uncertainty           -0.135    11.570    
    SLICE_X41Y50         FDRE (Setup_fdre_C_D)        0.029    11.599    design_1_i/PWM_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.599    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                 10.552    

Slack (MET) :             10.570ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.801ns (47.805%)  route 0.875ns (52.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 11.232 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.758    -0.600    design_1_i/PWM_0/inst/clk
    SLICE_X42Y49         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.122 r  design_1_i/PWM_0/inst/counter_reg[2]/Q
                         net (fo=11, routed)          0.875     0.752    design_1_i/PWM_0/inst/counter_reg__0[2]
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.323     1.075 r  design_1_i/PWM_0/inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.075    design_1_i/PWM_0/inst/p_0_in__0[4]
    SLICE_X41Y50         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.564    11.232    design_1_i/PWM_0/inst/clk
    SLICE_X41Y50         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[4]/C
                         clock pessimism              0.473    11.705    
                         clock uncertainty           -0.135    11.570    
    SLICE_X41Y50         FDRE (Setup_fdre_C_D)        0.075    11.645    design_1_i/PWM_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         11.645    
                         arrival time                          -1.075    
  -------------------------------------------------------------------
                         slack                                 10.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.210ns (44.233%)  route 0.265ns (55.767%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.595    -0.465    design_1_i/PWM_0/inst/clk
    SLICE_X42Y49         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  design_1_i/PWM_0/inst/counter_reg[1]/Q
                         net (fo=12, routed)          0.265    -0.037    design_1_i/PWM_0/inst/counter_reg__0[1]
    SLICE_X41Y50         LUT5 (Prop_lut5_I2_O)        0.046     0.009 r  design_1_i/PWM_0/inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.009    design_1_i/PWM_0/inst/p_0_in__0[4]
    SLICE_X41Y50         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.859    -0.704    design_1_i/PWM_0/inst/clk
    SLICE_X41Y50         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[4]/C
                         clock pessimism              0.503    -0.201    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.107    -0.094    design_1_i/PWM_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.209ns (44.115%)  route 0.265ns (55.885%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.595    -0.465    design_1_i/PWM_0/inst/clk
    SLICE_X42Y49         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  design_1_i/PWM_0/inst/counter_reg[1]/Q
                         net (fo=12, routed)          0.265    -0.037    design_1_i/PWM_0/inst/counter_reg__0[1]
    SLICE_X41Y50         LUT4 (Prop_lut4_I0_O)        0.045     0.008 r  design_1_i/PWM_0/inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.008    design_1_i/PWM_0/inst/p_0_in__0[3]
    SLICE_X41Y50         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.859    -0.704    design_1_i/PWM_0/inst/clk
    SLICE_X41Y50         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[3]/C
                         clock pessimism              0.503    -0.201    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.091    -0.110    design_1_i/PWM_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.282ns (59.665%)  route 0.191ns (40.335%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.589    -0.471    design_1_i/PWM_0/inst/clk
    SLICE_X41Y50         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.330 f  design_1_i/PWM_0/inst/counter_reg[6]/Q
                         net (fo=8, routed)           0.191    -0.140    design_1_i/PWM_0/inst/counter_reg__0[6]
    SLICE_X40Y49         LUT4 (Prop_lut4_I1_O)        0.049    -0.091 r  design_1_i/PWM_0/inst/rgb_led_tri_o0__3_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.091    design_1_i/PWM_0/inst/rgb_led_tri_o0__3_carry_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     0.001 r  design_1_i/PWM_0/inst/rgb_led_tri_o0__3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.001    design_1_i/PWM_0/inst/p_0_in[1]
    SLICE_X40Y49         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.864    -0.699    design_1_i/PWM_0/inst/clk
    SLICE_X40Y49         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C
                         clock pessimism              0.503    -0.196    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.026    -0.170    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.246ns (43.346%)  route 0.322ns (56.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.595    -0.465    design_1_i/PWM_0/inst/clk
    SLICE_X42Y49         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.148    -0.317 r  design_1_i/PWM_0/inst/counter_reg[2]/Q
                         net (fo=11, routed)          0.322     0.004    design_1_i/PWM_0/inst/counter_reg__0[2]
    SLICE_X41Y50         LUT6 (Prop_lut6_I3_O)        0.098     0.102 r  design_1_i/PWM_0/inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.102    design_1_i/PWM_0/inst/p_0_in__0[5]
    SLICE_X41Y50         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.859    -0.704    design_1_i/PWM_0/inst/clk
    SLICE_X41Y50         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/C
                         clock pessimism              0.503    -0.201    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.092    -0.109    design_1_i/PWM_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.275ns (52.012%)  route 0.254ns (47.988%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.589    -0.471    design_1_i/PWM_0/inst/clk
    SLICE_X41Y50         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.330 f  design_1_i/PWM_0/inst/counter_reg[6]/Q
                         net (fo=8, routed)           0.254    -0.077    design_1_i/PWM_0/inst/counter_reg__0[6]
    SLICE_X41Y49         LUT4 (Prop_lut4_I1_O)        0.042    -0.035 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.035    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_1_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     0.057 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.057    design_1_i/PWM_0/inst/p_0_in[0]
    SLICE_X41Y49         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.864    -0.699    design_1_i/PWM_0/inst/clk
    SLICE_X41Y49         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
                         clock pessimism              0.503    -0.196    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.026    -0.170    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.254ns (38.737%)  route 0.402ns (61.263%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.595    -0.465    design_1_i/PWM_0/inst/clk
    SLICE_X42Y49         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  design_1_i/PWM_0/inst/counter_reg[1]/Q
                         net (fo=12, routed)          0.182    -0.120    design_1_i/PWM_0/inst/counter_reg__0[1]
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.045    -0.075 r  design_1_i/PWM_0/inst/counter[7]_i_2/O
                         net (fo=2, routed)           0.220     0.145    design_1_i/PWM_0/inst/counter[7]_i_2_n_0
    SLICE_X41Y50         LUT3 (Prop_lut3_I0_O)        0.045     0.190 r  design_1_i/PWM_0/inst/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.190    design_1_i/PWM_0/inst/p_0_in__0[7]
    SLICE_X41Y50         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.859    -0.704    design_1_i/PWM_0/inst/clk
    SLICE_X41Y50         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[7]/C
                         clock pessimism              0.503    -0.201    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.107    -0.094    design_1_i/PWM_0/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                           0.190    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.187ns (26.797%)  route 0.511ns (73.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.589    -0.471    design_1_i/PWM_0/inst/clk
    SLICE_X40Y51         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  design_1_i/PWM_0/inst/counter_reg[0]/Q
                         net (fo=13, routed)          0.511     0.181    design_1_i/PWM_0/inst/counter_reg__0[0]
    SLICE_X42Y49         LUT3 (Prop_lut3_I0_O)        0.046     0.227 r  design_1_i/PWM_0/inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.227    design_1_i/PWM_0/inst/p_0_in__0[2]
    SLICE_X42Y49         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.864    -0.699    design_1_i/PWM_0/inst/clk
    SLICE_X42Y49         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/C
                         clock pessimism              0.503    -0.196    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.131    -0.065    design_1_i/PWM_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.589    -0.471    design_1_i/PWM_0/inst/clk
    SLICE_X40Y51         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.330 f  design_1_i/PWM_0/inst/counter_reg[0]/Q
                         net (fo=13, routed)          0.197    -0.133    design_1_i/PWM_0/inst/counter_reg__0[0]
    SLICE_X40Y51         LUT1 (Prop_lut1_I0_O)        0.045    -0.088 r  design_1_i/PWM_0/inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.088    design_1_i/PWM_0/inst/counter[0]_i_1_n_0
    SLICE_X40Y51         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.859    -0.704    design_1_i/PWM_0/inst/clk
    SLICE_X40Y51         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/C
                         clock pessimism              0.232    -0.471    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.091    -0.380    design_1_i/PWM_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.254ns (38.737%)  route 0.402ns (61.263%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.595    -0.465    design_1_i/PWM_0/inst/clk
    SLICE_X42Y49         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  design_1_i/PWM_0/inst/counter_reg[1]/Q
                         net (fo=12, routed)          0.182    -0.120    design_1_i/PWM_0/inst/counter_reg__0[1]
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.045    -0.075 r  design_1_i/PWM_0/inst/counter[7]_i_2/O
                         net (fo=2, routed)           0.220     0.145    design_1_i/PWM_0/inst/counter[7]_i_2_n_0
    SLICE_X41Y50         LUT2 (Prop_lut2_I0_O)        0.045     0.190 r  design_1_i/PWM_0/inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.190    design_1_i/PWM_0/inst/p_0_in__0[6]
    SLICE_X41Y50         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.859    -0.704    design_1_i/PWM_0/inst/clk
    SLICE_X41Y50         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/C
                         clock pessimism              0.503    -0.201    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.092    -0.109    design_1_i/PWM_0/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           0.190    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.692%)  route 0.511ns (73.308%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.589    -0.471    design_1_i/PWM_0/inst/clk
    SLICE_X40Y51         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  design_1_i/PWM_0/inst/counter_reg[0]/Q
                         net (fo=13, routed)          0.511     0.181    design_1_i/PWM_0/inst/counter_reg__0[0]
    SLICE_X42Y49         LUT2 (Prop_lut2_I0_O)        0.045     0.226 r  design_1_i/PWM_0/inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.226    design_1_i/PWM_0/inst/p_0_in__0[1]
    SLICE_X42Y49         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.864    -0.699    design_1_i/PWM_0/inst/clk
    SLICE_X42Y49         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/C
                         clock pessimism              0.503    -0.196    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.120    -0.076    design_1_i/PWM_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         12.500      11.251     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X40Y51     design_1_i/PWM_0/inst/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X42Y49     design_1_i/PWM_0/inst/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X42Y49     design_1_i/PWM_0/inst/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X41Y50     design_1_i/PWM_0/inst/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X41Y50     design_1_i/PWM_0/inst/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X41Y50     design_1_i/PWM_0/inst/counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X41Y50     design_1_i/PWM_0/inst/counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X41Y50     design_1_i/PWM_0/inst/counter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       12.500      200.860    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X40Y51     design_1_i/PWM_0/inst/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X40Y51     design_1_i/PWM_0/inst/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X42Y49     design_1_i/PWM_0/inst/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X42Y49     design_1_i/PWM_0/inst/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X41Y50     design_1_i/PWM_0/inst/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X41Y50     design_1_i/PWM_0/inst/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X41Y50     design_1_i/PWM_0/inst/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X41Y50     design_1_i/PWM_0/inst/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X41Y50     design_1_i/PWM_0/inst/counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X41Y50     design_1_i/PWM_0/inst/counter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X40Y51     design_1_i/PWM_0/inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X42Y49     design_1_i/PWM_0/inst/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X42Y49     design_1_i/PWM_0/inst/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X41Y50     design_1_i/PWM_0/inst/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X41Y50     design_1_i/PWM_0/inst/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X41Y50     design_1_i/PWM_0/inst/counter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X41Y50     design_1_i/PWM_0/inst/counter_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X41Y50     design_1_i/PWM_0/inst/counter_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X41Y49     design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X40Y49     design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.775ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.775ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 1.174ns (40.652%)  route 1.714ns (59.348%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 11.249 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.739    -0.619    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y50         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.101 r  design_1_i/hsv_to_rgb_0/inst/R_reg[1]/Q
                         net (fo=2, routed)           1.714     1.613    design_1_i/PWM_0/inst/R[1]
    SLICE_X41Y49         LUT4 (Prop_lut4_I2_O)        0.124     1.737 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_8/O
                         net (fo=1, routed)           0.000     1.737    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_8_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.269 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.269    design_1_i/PWM_0/inst/p_0_in[0]
    SLICE_X41Y49         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.580    11.249    design_1_i/PWM_0/inst/clk
    SLICE_X41Y49         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
                         clock pessimism              0.303    11.551    
                         clock uncertainty           -0.310    11.242    
    SLICE_X41Y49         FDRE (Setup_fdre_C_D)       -0.198    11.044    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]
  -------------------------------------------------------------------
                         required time                         11.044    
                         arrival time                          -2.269    
  -------------------------------------------------------------------
                         slack                                  8.775    

Slack (MET) :             9.017ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 1.130ns (43.294%)  route 1.480ns (56.706%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 11.232 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.758    -0.600    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X40Y48         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.144 r  design_1_i/hsv_to_rgb_0/inst/B_reg[2]/Q
                         net (fo=2, routed)           1.480     1.336    design_1_i/PWM_0/inst/B[2]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.124     1.460 r  design_1_i/PWM_0/inst/rgb_led_tri_o0__7_carry_i_7/O
                         net (fo=1, routed)           0.000     1.460    design_1_i/PWM_0/inst/rgb_led_tri_o0__7_carry_i_7_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.010 r  design_1_i/PWM_0/inst/rgb_led_tri_o0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.010    design_1_i/PWM_0/inst/rgb_led_tri_o0
    SLICE_X40Y50         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.564    11.232    design_1_i/PWM_0/inst/clk
    SLICE_X40Y50         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/C
                         clock pessimism              0.303    11.535    
                         clock uncertainty           -0.310    11.225    
    SLICE_X40Y50         FDRE (Setup_fdre_C_D)       -0.198    11.027    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]
  -------------------------------------------------------------------
                         required time                         11.027    
                         arrival time                          -2.010    
  -------------------------------------------------------------------
                         slack                                  9.017    

Slack (MET) :             9.022ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.978ns (37.277%)  route 1.646ns (62.723%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 11.249 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.756    -0.602    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X36Y48         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.146 r  design_1_i/hsv_to_rgb_0/inst/G_reg[4]/Q
                         net (fo=2, routed)           1.646     1.499    design_1_i/PWM_0/inst/G[4]
    SLICE_X40Y49         LUT4 (Prop_lut4_I0_O)        0.124     1.623 r  design_1_i/PWM_0/inst/rgb_led_tri_o0__3_carry_i_6/O
                         net (fo=1, routed)           0.000     1.623    design_1_i/PWM_0/inst/rgb_led_tri_o0__3_carry_i_6_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.021 r  design_1_i/PWM_0/inst/rgb_led_tri_o0__3_carry/CO[3]
                         net (fo=1, routed)           0.000     2.021    design_1_i/PWM_0/inst/p_0_in[1]
    SLICE_X40Y49         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.580    11.249    design_1_i/PWM_0/inst/clk
    SLICE_X40Y49         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C
                         clock pessimism              0.303    11.551    
                         clock uncertainty           -0.310    11.242    
    SLICE_X40Y49         FDRE (Setup_fdre_C_D)       -0.198    11.044    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]
  -------------------------------------------------------------------
                         required time                         11.044    
                         arrival time                          -2.021    
  -------------------------------------------------------------------
                         slack                                  9.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.319ns (40.994%)  route 0.459ns (59.006%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.593    -0.467    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X36Y48         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.339 r  design_1_i/hsv_to_rgb_0/inst/R_reg[4]/Q
                         net (fo=2, routed)           0.459     0.120    design_1_i/PWM_0/inst/R[4]
    SLICE_X41Y49         LUT4 (Prop_lut4_I0_O)        0.097     0.217 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_2/O
                         net (fo=1, routed)           0.000     0.217    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_2_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     0.311 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.311    design_1_i/PWM_0/inst/p_0_in[0]
    SLICE_X41Y49         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.864    -0.699    design_1_i/PWM_0/inst/clk
    SLICE_X41Y49         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
                         clock pessimism              0.552    -0.147    
                         clock uncertainty            0.310     0.163    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.026     0.189    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.356ns (42.299%)  route 0.486ns (57.701%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.595    -0.465    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X40Y48         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.337 r  design_1_i/hsv_to_rgb_0/inst/G_reg[0]/Q
                         net (fo=2, routed)           0.486     0.148    design_1_i/PWM_0/inst/G[0]
    SLICE_X40Y49         LUT4 (Prop_lut4_I0_O)        0.096     0.244 r  design_1_i/PWM_0/inst/rgb_led_tri_o0__3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.244    design_1_i/PWM_0/inst/rgb_led_tri_o0__3_carry_i_4_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.376 r  design_1_i/PWM_0/inst/rgb_led_tri_o0__3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.376    design_1_i/PWM_0/inst/p_0_in[1]
    SLICE_X40Y49         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.864    -0.699    design_1_i/PWM_0/inst/clk
    SLICE_X40Y49         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C
                         clock pessimism              0.552    -0.147    
                         clock uncertainty            0.310     0.163    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.026     0.189    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.344ns (40.060%)  route 0.515ns (59.940%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.587    -0.473    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y50         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.309 r  design_1_i/hsv_to_rgb_0/inst/B_reg[1]/Q
                         net (fo=2, routed)           0.515     0.205    design_1_i/PWM_0/inst/B[1]
    SLICE_X40Y50         LUT4 (Prop_lut4_I3_O)        0.048     0.253 r  design_1_i/PWM_0/inst/rgb_led_tri_o0__7_carry_i_4/O
                         net (fo=1, routed)           0.000     0.253    design_1_i/PWM_0/inst/rgb_led_tri_o0__7_carry_i_4_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.385 r  design_1_i/PWM_0/inst/rgb_led_tri_o0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     0.385    design_1_i/PWM_0/inst/rgb_led_tri_o0
    SLICE_X40Y50         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.859    -0.704    design_1_i/PWM_0/inst/clk
    SLICE_X40Y50         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/C
                         clock pessimism              0.552    -0.152    
                         clock uncertainty            0.310     0.158    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.026     0.184    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.184    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.202    





