From 45f41e9f7f374b70d7fc6c3b76e885ebe253cd63 Mon Sep 17 00:00:00 2001
From: Lin Jinhan <troy.lin@rock-chips.com>
Date: Tue, 17 Sep 2019 16:27:09 +0800
Subject: [PATCH] dt-bindings: rng: Document the Rockchip CRYPTO V1 HW RNG
 bindings

Change-Id: Ie266005701812b96647ea7835e6d4bdf035ba0f9
Signed-off-by: Lin Jinhan <troy.lin@rock-chips.com>
---
 .../devicetree/bindings/rng/rockchip,rng.txt        | 13 +++++++++++++
 1 file changed, 13 insertions(+)

diff --git a/Documentation/devicetree/bindings/rng/rockchip,rng.txt b/Documentation/devicetree/bindings/rng/rockchip,rng.txt
index b184cb25113b..a735d584b79c 100644
--- a/Documentation/devicetree/bindings/rng/rockchip,rng.txt
+++ b/Documentation/devicetree/bindings/rng/rockchip,rng.txt
@@ -3,6 +3,7 @@ Rockchip Hardware Random Number Generator
 Required properties:
 
 - compatible  : should be one of the following.
+		"rockchip,cryptov1-rng" for crypto v1
 		"rockchip,cryptov2-rng" for crypto v2
 - reg         : Specifies base physical address and size of the registers map.
 - clocks      : Phandle to clock-controller plus clock-specifier pair.
@@ -15,6 +16,18 @@ Required properties:
 - reset-names : Reset names, should be "reset"
 Example:
 
+	rng: rng@100fc000 {
+		compatible = "rockchip,cryptov1-rng";
+		reg = <0x100fc000 0x4000>;
+		clocks = <&cru SCLK_CRYPTO>, <&cru HCLK_CRYPTO>;
+		clock-names = "clk_crypto", "hclk_crypto";
+		assigned-clocks = <&cru SCLK_CRYPTO>, <&cru HCLK_CRYPTO>;
+		assigned-clock-rates = <150000000>, <100000000>;
+		resets = <&cru SRST_CRYPTO>;
+		reset-names = "reset";
+		status = "disabled";
+	};
+
 	rng: rng@ff2f0000 {
 		compatible = "rockchip,cryptov2-rng";
 		reg = <0x0 0xff2f0000 0x0 0x4000>;
-- 
2.35.3

