
*** Running vivado
    with args -log VGA_controller_v3_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source VGA_controller_v3_v1_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source VGA_controller_v3_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/albert.poblador/ip_lab3_v3/ip_repo/VGA_controller_v3_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top VGA_controller_v3_v1_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10284
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1119.859 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'VGA_controller_v3_v1_0' [c:/Users/albert.poblador/ip_lab3_v3/ip_repo/VGA_controller_v3_1.0/hdl/VGA_controller_v3_v1_0.vhd:54]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'VGA_controller_v3_v1_0_S00_AXI' declared at 'c:/Users/albert.poblador/ip_lab3_v3/ip_repo/VGA_controller_v3_1.0/hdl/VGA_controller_v3_v1_0_S00_AXI.vhd:5' bound to instance 'VGA_controller_v3_v1_0_S00_AXI_inst' of component 'VGA_controller_v3_v1_0_S00_AXI' [c:/Users/albert.poblador/ip_lab3_v3/ip_repo/VGA_controller_v3_1.0/hdl/VGA_controller_v3_v1_0.vhd:98]
INFO: [Synth 8-638] synthesizing module 'VGA_controller_v3_v1_0_S00_AXI' [c:/Users/albert.poblador/ip_lab3_v3/ip_repo/VGA_controller_v3_1.0/hdl/VGA_controller_v3_v1_0_S00_AXI.vhd:91]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/albert.poblador/ip_lab3_v3/ip_repo/VGA_controller_v3_1.0/hdl/VGA_controller_v3_v1_0_S00_AXI.vhd:240]
INFO: [Synth 8-226] default block is never used [c:/Users/albert.poblador/ip_lab3_v3/ip_repo/VGA_controller_v3_1.0/hdl/VGA_controller_v3_v1_0_S00_AXI.vhd:370]
INFO: [Synth 8-3491] module 'VGA_controller_v3' declared at 'C:/Users/albert.poblador/ip_lab3_v3/VGA_controller_v3.vhd:33' bound to instance 'VGA_controller_v3_instance' of component 'VGA_controller_v3' [c:/Users/albert.poblador/ip_lab3_v3/ip_repo/VGA_controller_v3_1.0/hdl/VGA_controller_v3_v1_0_S00_AXI.vhd:404]
INFO: [Synth 8-638] synthesizing module 'VGA_controller_v3' [C:/Users/albert.poblador/ip_lab3_v3/VGA_controller_v3.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'VGA_controller_v3' (1#1) [C:/Users/albert.poblador/ip_lab3_v3/VGA_controller_v3.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'VGA_controller_v3_v1_0_S00_AXI' (2#1) [c:/Users/albert.poblador/ip_lab3_v3/ip_repo/VGA_controller_v3_1.0/hdl/VGA_controller_v3_v1_0_S00_AXI.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'VGA_controller_v3_v1_0' (3#1) [c:/Users/albert.poblador/ip_lab3_v3/ip_repo/VGA_controller_v3_1.0/hdl/VGA_controller_v3_v1_0.vhd:54]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1119.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1119.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1119.859 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1119.859 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               11 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1119.859 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1119.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1119.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1119.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1119.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1119.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1119.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1119.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1119.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     3|
|3     |LUT2 |     7|
|4     |LUT3 |    14|
|5     |LUT4 |    26|
|6     |LUT5 |    11|
|7     |LUT6 |    58|
|8     |FDRE |   201|
|9     |FDSE |     5|
|10    |IBUF |    47|
|11    |OBUF |    55|
+------+-----+------+

Report Instance Areas: 
+------+--------------------------------------+-------------------------------+------+
|      |Instance                              |Module                         |Cells |
+------+--------------------------------------+-------------------------------+------+
|1     |top                                   |                               |   428|
|2     |  VGA_controller_v3_v1_0_S00_AXI_inst |VGA_controller_v3_v1_0_S00_AXI |   325|
|3     |    VGA_controller_v3_instance        |VGA_controller_v3              |    99|
+------+--------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1119.859 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1119.859 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1119.859 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1119.859 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1176.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 1176.156 ; gain = 56.297
INFO: [Common 17-1381] The checkpoint 'c:/Users/albert.poblador/ip_lab3_v3/ip_repo/edit_VGA_controller_v3_v1_0.runs/synth_1/VGA_controller_v3_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file VGA_controller_v3_v1_0_utilization_synth.rpt -pb VGA_controller_v3_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 11 09:04:20 2021...
