<!doctype html>
<html>
<head>
<title>Control_reg0 (UART) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___uart.html")>UART Module</a> &gt; Control_reg0 (UART) Register</p><h1>Control_reg0 (UART) Register</h1>
<h2>Control_reg0 (UART) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>Control_reg0</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000000</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FF000000 (UART0)<br/>0x00FF010000 (UART1)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000128</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>UART Control Register</td></tr>
</table>
<p>The UART Control register is used to enable and reset the transmitter and receiver blocks. It also controls the receiver timeout and the transmission of breaks.</p>
<h2>Control_reg0 (UART) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:9</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved, read as zero, ignored on write.</td></tr>
<tr valign=top><td>STPBRK</td><td class="center"> 8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Stop transmitter break:<br/>0: no effect<br/>1: stop transmission of the break after a minimum of one character length and transmit a high level during 12 bit periods. It can be set regardless of the value of STTBRK.</td></tr>
<tr valign=top><td>STTBRK</td><td class="center"> 7</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Start transmitter break:<br/>0: no effect<br/>1: start to transmit a break after the characters currently present in the FIFO and the transmit shift register have been transmitted. It can only be set if STPBRK (Stop transmitter break) is not high.</td></tr>
<tr valign=top><td>RSTTO</td><td class="center"> 6</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Restart receiver timeout counter:<br/>1: receiver timeout counter is restarted.<br/>This bit is self clearing once the restart has completed.</td></tr>
<tr valign=top><td>TXDIS</td><td class="center"> 5</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Transmit disable:<br/>0: enable transmitter<br/>1: disable transmitter</td></tr>
<tr valign=top><td>TXEN</td><td class="center"> 4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Transmit enable:<br/>0: disable transmitter<br/>1: enable transmitter, provided the TXDIS field is set to 0.</td></tr>
<tr valign=top><td>RXDIS</td><td class="center"> 3</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Receive disable:<br/>0: enable<br/>1: disable, regardless of the value of RXEN</td></tr>
<tr valign=top><td>RXEN</td><td class="center"> 2</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Receive enable:<br/>0: disable<br/>1: enable<br/>When set to one, the receiver logic is enabled, provided the RXDIS field is set to zero.</td></tr>
<tr valign=top><td>TXRES</td><td class="center"> 1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Software reset for Tx data path:<br/>0: no effect<br/>1: transmitter logic is reset and all pending transmitter data is discarded<br/>This bit is self clearing once the reset has completed.</td></tr>
<tr valign=top><td>RXRES</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Software reset for Rx data path:<br/>0: no effect<br/>1: receiver logic is reset and all pending receiver data is discarded.<br/>This bit is self clearing once the reset has completed.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>