# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 285 \
    name sysarrayC_63_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_63_out \
    op interface \
    ports { sysarrayC_63_out { O 32 vector } sysarrayC_63_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 286 \
    name sysarrayC_62_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_62_out \
    op interface \
    ports { sysarrayC_62_out { O 32 vector } sysarrayC_62_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 287 \
    name sysarrayC_61_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_61_out \
    op interface \
    ports { sysarrayC_61_out { O 32 vector } sysarrayC_61_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 288 \
    name sysarrayC_60_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_60_out \
    op interface \
    ports { sysarrayC_60_out { O 32 vector } sysarrayC_60_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 289 \
    name sysarrayC_59_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_59_out \
    op interface \
    ports { sysarrayC_59_out { O 32 vector } sysarrayC_59_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 290 \
    name sysarrayC_58_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_58_out \
    op interface \
    ports { sysarrayC_58_out { O 32 vector } sysarrayC_58_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 291 \
    name sysarrayC_57_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_57_out \
    op interface \
    ports { sysarrayC_57_out { O 32 vector } sysarrayC_57_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 292 \
    name sysarrayC_56_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_56_out \
    op interface \
    ports { sysarrayC_56_out { O 32 vector } sysarrayC_56_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 293 \
    name sysarrayC_55_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_55_out \
    op interface \
    ports { sysarrayC_55_out { O 32 vector } sysarrayC_55_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 294 \
    name sysarrayC_54_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_54_out \
    op interface \
    ports { sysarrayC_54_out { O 32 vector } sysarrayC_54_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 295 \
    name sysarrayC_53_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_53_out \
    op interface \
    ports { sysarrayC_53_out { O 32 vector } sysarrayC_53_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 296 \
    name sysarrayC_52_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_52_out \
    op interface \
    ports { sysarrayC_52_out { O 32 vector } sysarrayC_52_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 297 \
    name sysarrayC_51_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_51_out \
    op interface \
    ports { sysarrayC_51_out { O 32 vector } sysarrayC_51_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 298 \
    name sysarrayC_50_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_50_out \
    op interface \
    ports { sysarrayC_50_out { O 32 vector } sysarrayC_50_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 299 \
    name sysarrayC_49_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_49_out \
    op interface \
    ports { sysarrayC_49_out { O 32 vector } sysarrayC_49_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 300 \
    name sysarrayC_48_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_48_out \
    op interface \
    ports { sysarrayC_48_out { O 32 vector } sysarrayC_48_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 301 \
    name sysarrayC_47_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_47_out \
    op interface \
    ports { sysarrayC_47_out { O 32 vector } sysarrayC_47_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 302 \
    name sysarrayC_46_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_46_out \
    op interface \
    ports { sysarrayC_46_out { O 32 vector } sysarrayC_46_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 303 \
    name sysarrayC_45_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_45_out \
    op interface \
    ports { sysarrayC_45_out { O 32 vector } sysarrayC_45_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 304 \
    name sysarrayC_44_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_44_out \
    op interface \
    ports { sysarrayC_44_out { O 32 vector } sysarrayC_44_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 305 \
    name sysarrayC_43_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_43_out \
    op interface \
    ports { sysarrayC_43_out { O 32 vector } sysarrayC_43_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 306 \
    name sysarrayC_42_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_42_out \
    op interface \
    ports { sysarrayC_42_out { O 32 vector } sysarrayC_42_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 307 \
    name sysarrayC_41_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_41_out \
    op interface \
    ports { sysarrayC_41_out { O 32 vector } sysarrayC_41_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 308 \
    name sysarrayC_40_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_40_out \
    op interface \
    ports { sysarrayC_40_out { O 32 vector } sysarrayC_40_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 309 \
    name sysarrayC_39_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_39_out \
    op interface \
    ports { sysarrayC_39_out { O 32 vector } sysarrayC_39_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 310 \
    name sysarrayC_38_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_38_out \
    op interface \
    ports { sysarrayC_38_out { O 32 vector } sysarrayC_38_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 311 \
    name sysarrayC_37_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_37_out \
    op interface \
    ports { sysarrayC_37_out { O 32 vector } sysarrayC_37_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 312 \
    name sysarrayC_36_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_36_out \
    op interface \
    ports { sysarrayC_36_out { O 32 vector } sysarrayC_36_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 313 \
    name sysarrayC_35_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_35_out \
    op interface \
    ports { sysarrayC_35_out { O 32 vector } sysarrayC_35_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 314 \
    name sysarrayC_34_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_34_out \
    op interface \
    ports { sysarrayC_34_out { O 32 vector } sysarrayC_34_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 315 \
    name sysarrayC_33_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_33_out \
    op interface \
    ports { sysarrayC_33_out { O 32 vector } sysarrayC_33_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 316 \
    name sysarrayC_32_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_32_out \
    op interface \
    ports { sysarrayC_32_out { O 32 vector } sysarrayC_32_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 317 \
    name sysarrayC_31_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_31_out \
    op interface \
    ports { sysarrayC_31_out { O 32 vector } sysarrayC_31_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 318 \
    name sysarrayC_30_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_30_out \
    op interface \
    ports { sysarrayC_30_out { O 32 vector } sysarrayC_30_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 319 \
    name sysarrayC_29_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_29_out \
    op interface \
    ports { sysarrayC_29_out { O 32 vector } sysarrayC_29_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 320 \
    name sysarrayC_28_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_28_out \
    op interface \
    ports { sysarrayC_28_out { O 32 vector } sysarrayC_28_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 321 \
    name sysarrayC_27_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_27_out \
    op interface \
    ports { sysarrayC_27_out { O 32 vector } sysarrayC_27_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 322 \
    name sysarrayC_26_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_26_out \
    op interface \
    ports { sysarrayC_26_out { O 32 vector } sysarrayC_26_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 323 \
    name sysarrayC_25_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_25_out \
    op interface \
    ports { sysarrayC_25_out { O 32 vector } sysarrayC_25_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 324 \
    name sysarrayC_24_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_24_out \
    op interface \
    ports { sysarrayC_24_out { O 32 vector } sysarrayC_24_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 325 \
    name sysarrayC_23_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_23_out \
    op interface \
    ports { sysarrayC_23_out { O 32 vector } sysarrayC_23_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 326 \
    name sysarrayC_22_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_22_out \
    op interface \
    ports { sysarrayC_22_out { O 32 vector } sysarrayC_22_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 327 \
    name sysarrayC_21_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_21_out \
    op interface \
    ports { sysarrayC_21_out { O 32 vector } sysarrayC_21_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 328 \
    name sysarrayC_20_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_20_out \
    op interface \
    ports { sysarrayC_20_out { O 32 vector } sysarrayC_20_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 329 \
    name sysarrayC_19_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_19_out \
    op interface \
    ports { sysarrayC_19_out { O 32 vector } sysarrayC_19_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 330 \
    name sysarrayC_18_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_18_out \
    op interface \
    ports { sysarrayC_18_out { O 32 vector } sysarrayC_18_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 331 \
    name sysarrayC_17_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_17_out \
    op interface \
    ports { sysarrayC_17_out { O 32 vector } sysarrayC_17_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 332 \
    name sysarrayC_16_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_16_out \
    op interface \
    ports { sysarrayC_16_out { O 32 vector } sysarrayC_16_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 333 \
    name sysarrayC_15_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_15_out \
    op interface \
    ports { sysarrayC_15_out { O 32 vector } sysarrayC_15_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 334 \
    name sysarrayC_14_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_14_out \
    op interface \
    ports { sysarrayC_14_out { O 32 vector } sysarrayC_14_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 335 \
    name sysarrayC_13_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_13_out \
    op interface \
    ports { sysarrayC_13_out { O 32 vector } sysarrayC_13_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 336 \
    name sysarrayC_12_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_12_out \
    op interface \
    ports { sysarrayC_12_out { O 32 vector } sysarrayC_12_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 337 \
    name sysarrayC_11_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_11_out \
    op interface \
    ports { sysarrayC_11_out { O 32 vector } sysarrayC_11_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 338 \
    name sysarrayC_10_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_10_out \
    op interface \
    ports { sysarrayC_10_out { O 32 vector } sysarrayC_10_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 339 \
    name sysarrayC_9_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_9_out \
    op interface \
    ports { sysarrayC_9_out { O 32 vector } sysarrayC_9_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 340 \
    name sysarrayC_8_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_8_out \
    op interface \
    ports { sysarrayC_8_out { O 32 vector } sysarrayC_8_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 341 \
    name sysarrayC_7_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_7_out \
    op interface \
    ports { sysarrayC_7_out { O 32 vector } sysarrayC_7_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 342 \
    name sysarrayC_6_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_6_out \
    op interface \
    ports { sysarrayC_6_out { O 32 vector } sysarrayC_6_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 343 \
    name sysarrayC_5_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_5_out \
    op interface \
    ports { sysarrayC_5_out { O 32 vector } sysarrayC_5_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 344 \
    name sysarrayC_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_4_out \
    op interface \
    ports { sysarrayC_4_out { O 32 vector } sysarrayC_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 345 \
    name sysarrayC_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_3_out \
    op interface \
    ports { sysarrayC_3_out { O 32 vector } sysarrayC_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 346 \
    name sysarrayC_2_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_2_out \
    op interface \
    ports { sysarrayC_2_out { O 32 vector } sysarrayC_2_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 347 \
    name sysarrayC_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_1_out \
    op interface \
    ports { sysarrayC_1_out { O 32 vector } sysarrayC_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 348 \
    name sysarrayC_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sysarrayC_out \
    op interface \
    ports { sysarrayC_out { O 32 vector } sysarrayC_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName multiplier_flow_control_loop_pipe_sequential_init_U
set CompName multiplier_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix multiplier_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


