#pragma once

#include "common.h"


#define define_msr(_id, _name, _bits) \
constexpr x86::msr::id_t  _ ##_name## _id_t = _id; \
template<> struct x86::msr::msr_def_t<_ ##_name## _id_t> : public x86::msr::_msr_base_t<_ ##_name## _id_t> { \
    union {                              \
        struct {                         \
            _bits                                 \
        } bits;                          \
        x86::msr::value_t raw;\
    }; \
    explicit x86::msr::msr_def_t(x86::msr::value_t val) : raw(val) {}\
}; \
using _name## _t = x86::msr::msr_def_t<_ ##_name## _id_t>; \
static_assert(sizeof(_name## _t) == x86::msr::msr_def_size, "sizeof(_name## _t)");


namespace x86 {

namespace msr {

using id_t = uint32_t;
using value_t = uint64_t;
static constexpr size_t msr_def_size = sizeof(value_t);

#pragma pack(push, 1)

template<id_t _id>
struct _msr_base_t {
    static constexpr id_t id = _id;
};

template<id_t _id>
struct msr_def_t : public _msr_base_t<_id> {
    value_t raw;
};

template<typename _t>
struct is_msr_def : public meta::false_type {};
template<id_t _id>
struct is_msr_def<msr_def_t<_id>> : public meta::true_type {};

define_msr(0xc0000100, ia32_fs_base,

)

define_msr(0xc0000101, ia32_gs_base,

)

define_msr(0xc0000080, ia32_efer,
value_t sce : 1;
value_t reserved0 : 7;
value_t lme : 1;
value_t reserved1 : 1;
value_t lma : 1;
value_t nxe : 1;
value_t svme : 1;
value_t lmsle : 1;
value_t ffxsr : 1;
value_t tce : 1;
value_t reserved2 : 48;
)

define_msr(0x3a, ia32_feature_ctrl,
uint64_t lock_bit : 1;
uint64_t vmx_smx : 1;
uint64_t vmx_no_smx : 1;
uint64_t reserved10 : 61;
)

define_msr(0x1b, ia32_apic_base,
value_t reserved0: 8;
value_t bsp : 1;
value_t reserved1 : 1;
value_t extd : 1;
value_t global_enable : 1;
value_t base : 52;
)

define_msr(0x1d9, ia32_debugctl,
value_t lbr : 1;
value_t btf : 1;
value_t reserved0 : 4;
value_t tr : 1;
value_t bts : 1;
value_t btint : 1;
value_t bts_off_os : 1;
value_t bts_off_usr : 1;
value_t freeze_lbrs_on_pmi : 1;
value_t freeze_prefmon_on_pmi : 1;
value_t reserved1 : 1;
value_t freeze_while_smm_en : 1;
value_t rtm : 1;
value_t reserved2 : 16;
)

define_msr(0x0fe, ia32_mtrr_cap,
value_t variable_range_count : 8;
value_t fixed_range_supported : 1;
value_t reserved0 : 1;
value_t wc_supported : 1;
value_t smrr_supported : 1;
value_t reserved1 : 52;
)

define_msr(0x277, ia32_pat,
value_t pa0 : 3;
value_t reserved0 : 5;
value_t pa1 : 3;
value_t reserved1 : 5;
value_t pa2 : 3;
value_t reserved2 : 5;
value_t pa3 : 3;
value_t reserved3 : 5;
value_t pa4 : 3;
value_t reserved4 : 5;
value_t pa5 : 3;
value_t reserved5 : 5;
value_t pa6 : 3;
value_t reserved6 : 5;
value_t pa7 : 3;
value_t reserved7 : 5;
)

define_msr(0x2ff, ia32_mtrr_def_type,
value_t default_type : 8;
value_t reserved0 : 1;
value_t fixed_enable : 1;
value_t enable : 1;
value_t reserved1 : 52;
)

define_msr(0x38f, ia32_pref_global_ctrl,
value_t ia32_pmc0_enable : 1;
value_t ia32_pmc1_enable : 1;
value_t reserved0 : 30;
value_t ia32_fixed_ctr0 : 1;
value_t ia32_fixed_ctr1 : 1;
value_t ia32_fixed_ctr2 : 1;
value_t reserved1 : 29;
)

define_msr(0x480, ia32_vmx_basic,
value_t vmcs_revision : 31;
value_t must_be_zero : 1;
value_t vm_struct_size : 13;
value_t reserved0 : 3;
value_t physaddr_width_type : 1;
value_t dual_monitor_smi : 1;
value_t vmcs_mem_type : 4;
value_t ins_outs_vmexit_report : 1;
value_t vm_ctrls_fixed : 1;
value_t reserved1 : 8;
)

define_msr(0x486, ia32_vmx_cr0_fixed0,
)

define_msr(0x487, ia32_vmx_cr0_fixed1,
)

define_msr(0x488, ia32_vmx_cr4_fixed0,
)

define_msr(0x489, ia32_vmx_cr4_fixed1,
)

// [SDM 3 Appendix A.3.1]
define_msr(0x481, ia32_vmx_pinbased_ctls,
value_t allowed0 : 32;
value_t allowed1 : 32;
);

define_msr(0x48d, ia32_vmx_true_pinbased_ctls,
value_t allowed0 : 32;
value_t allowed1 : 32;
);

// [SDM 3 Appendix A.3.2]
define_msr(0x482, ia32_vmx_procbased_ctls,
value_t allowed0 : 32;
value_t allowed1 : 32;
);

define_msr(0x48e, ia32_vmx_true_procbased_ctls,
value_t allowed0 : 32;
value_t allowed1 : 32;
);

// [SDM 3 Appendix A.3.3]
define_msr(0x48b, ia32_vmx_procbased_ctls2,
value_t allowed0 : 32;
value_t allowed1 : 32;
);

// [SDM 3 Appendix A.4]
define_msr(0x483, ia32_vmx_exit_ctls,
value_t allowed0 : 32;
value_t allowed1 : 32;
);

define_msr(0x48f, ia32_vmx_true_exit_ctls,
value_t allowed0 : 32;
value_t allowed1 : 32;
);

// [SDM 3 Appendix A.5]
define_msr(0x484, ia32_vmx_entry_ctls,
value_t allowed0 : 32;
value_t allowed1 : 32;
);

// [SDM 3 Appendix A.6]
define_msr(0x485, ia32_vmx_misc,
value_t preemption_timer_rate_to_tsc : 5;
value_t efer_lma_save : 1;
value_t activity_states_supported : 3;
value_t reserved0 : 6;
value_t intel_pt_in_vmx : 1;
value_t rdmsr_in_smm : 1;
value_t cr3_target_values : 8;
value_t recommended_msr_store_size : 3;
value_t smm_monitor_ctrl_supported : 1;
value_t vmwrite_to_all_fields : 1;
value_t software_inject : 1;
value_t reserved1 : 1;
value_t mseg_revision_id : 32;
);

define_msr(0x490, ia32_vmx_true_entry_ctls,
value_t allowed0 : 32;
value_t allowed1 : 32;
);

define_msr(0x48c, ia32_vmx_ept_vpid_cap,
value_t execute_only : 1;
value_t reserved0 : 5;
value_t page_walk_length_4 : 1;
value_t reserved1 : 1;
value_t memory_type_uncachable : 1;
value_t reserved2 : 5;
value_t memory_type_write_back : 1;
value_t reserved3 : 1;
value_t ept_large_pages : 1;
value_t ept_huge_pages : 1;
value_t reserved4 : 2;
value_t invept : 1;
value_t ept_accessed_dirty : 1;
value_t ept_violation_advanced_info : 1;
value_t reserved5 : 2;
value_t invept_single_context : 1;
value_t invept_all_context : 1;
value_t reserved6 : 5;
value_t invvpid : 1;
value_t reserved7 : 7;
value_t invvpid_single_address : 1;
value_t invvpid_single_context : 1;
value_t invvpid_all_context : 1;
value_t invvpid_single_context_retaining_globals : 1;
value_t reserved8 : 20;
);

define_msr(0x491, ia32_vmx_vmfunc,
value_t allowed : 64;
);

#pragma pack(pop)

static inline value_t read(id_t id) {
    uint32_t low;
    uint32_t high;
    asm volatile("rdmsr" : "=a"(low), "=d"(high) : "c"(id));
    return low | (static_cast<value_t>(high) << 32);
}

static inline void write(id_t id, value_t value) {
    uint32_t low = value & 0xFFFFFFFF;
    uint32_t high = value >> 32;
    asm volatile ("wrmsr" : : "c"(id), "a"(low), "d"(high));
}

}

template<
        typename _t,
        typename meta::enable_if<
                msr::is_msr_def<_t>::value,
                bool>::type = 0
>
inline _t read() {
    static_assert(sizeof(_t) == msr::msr_def_size, "bad MSR size");
    _t t;
    t.raw = msr::read(_t::id);
    return t;
}

template<msr::id_t _id>
inline msr::msr_def_t<_id> read() {
    return read<msr::msr_def_t<_id>>();
}

template<
        typename _t,
        typename meta::enable_if<
                msr::is_msr_def<_t>::value,
                bool>::type = 0
>
inline void write(const _t& t) {
    static_assert(sizeof(_t) == msr::msr_def_size, "bad MSR size");
    msr::write(_t::id, t.raw);
}

template<msr::id_t _id>
inline void write(msr::msr_def_t<_id>& t) {
    return write<msr::msr_def_t<_id>>(t);
}

}
