Gowin "IP cores" generated by the Gowin IDE.
- rpll clk_5x is the 157Mhz clock required for HDMI, generated from the 27 Mhz fpga system clock
- clkdiv5 takes the 157Mhz clock and generates the 32 Mhz system clock
- rpll clk_2x_64 takes the 32 Mhz main clock and generates 64 Mhz + 90 deg phase shift for PSRAM
- SP: 4 bit x 1024 color ram
 