#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x61f7e085d2c0 .scope module, "top" "top" 2 5;
 .timescale -9 -9;
v0x61f7e089dff0_0 .var "clk", 0 0;
v0x61f7e089e0b0_0 .var "datain", 15 0;
v0x61f7e089e1c0_0 .net "dataout", 15 0, L_0x61f7e08af280;  1 drivers
v0x61f7e089e260_0 .net "dataout_eth", 15 0, L_0x61f7e08afbb0;  1 drivers
v0x61f7e089e330_0 .net "full", 0 0, L_0x61f7e08aea40;  1 drivers
v0x61f7e089e420_0 .net "full_eth", 0 0, L_0x61f7e08afa40;  1 drivers
v0x61f7e089e4f0_0 .var "read", 0 0;
v0x61f7e089e5e0_0 .var "reset", 0 0;
v0x61f7e089e6d0_0 .net "val", 0 0, L_0x61f7e08aed10;  1 drivers
v0x61f7e089e770_0 .net "val_eth", 0 0, L_0x61f7e08af7d0;  1 drivers
v0x61f7e089e810_0 .var "write", 0 0;
E_0x61f7e08674a0 .event negedge, v0x61f7e089ae60_0;
S_0x61f7e0878530 .scope module, "LIFO_1" "LIFO_buffer" 2 32, 3 1 0, S_0x61f7e085d2c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 16 "data_in";
    .port_info 5 /OUTPUT 16 "data_out";
    .port_info 6 /OUTPUT 1 "val";
    .port_info 7 /OUTPUT 1 "full";
P_0x61f7e0879b10 .param/l "DATA_W" 0 3 3, +C4<00000000000000000000000000010000>;
P_0x61f7e0879b50 .param/l "LIFO_SIZE" 0 3 2, +C4<00000000000000000000000000000110>;
v0x61f7e087aee0_0 .net *"_ivl_0", 31 0, L_0x61f7e089e8b0;  1 drivers
L_0x7a0891b360a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x61f7e0879870_0 .net *"_ivl_11", 27 0, L_0x7a0891b360a8;  1 drivers
L_0x7a0891b360f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x61f7e085ca90_0 .net/2u *"_ivl_12", 31 0, L_0x7a0891b360f0;  1 drivers
v0x61f7e085c110_0 .net *"_ivl_16", 5 0, L_0x61f7e08aeed0;  1 drivers
v0x61f7e085b5e0_0 .net *"_ivl_18", 32 0, L_0x61f7e08aef70;  1 drivers
L_0x7a0891b36138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x61f7e085aab0_0 .net *"_ivl_21", 28 0, L_0x7a0891b36138;  1 drivers
L_0x7a0891b36180 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x61f7e0859f80_0 .net/2u *"_ivl_22", 32 0, L_0x7a0891b36180;  1 drivers
v0x61f7e089a860_0 .net *"_ivl_24", 32 0, L_0x61f7e08af0f0;  1 drivers
L_0x7a0891b361c8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x61f7e089a940_0 .net *"_ivl_29", 9 0, L_0x7a0891b361c8;  1 drivers
L_0x7a0891b36018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x61f7e089aa20_0 .net *"_ivl_3", 27 0, L_0x7a0891b36018;  1 drivers
L_0x7a0891b36060 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x61f7e089ab00_0 .net/2u *"_ivl_4", 31 0, L_0x7a0891b36060;  1 drivers
v0x61f7e089abe0_0 .net *"_ivl_8", 31 0, L_0x61f7e08aebd0;  1 drivers
v0x61f7e089acc0 .array "buffer", 0 15, 5 0;
v0x61f7e089ad80_0 .var "buffer_level", 3 0;
v0x61f7e089ae60_0 .net "clk", 0 0, v0x61f7e089dff0_0;  1 drivers
v0x61f7e089af20_0 .net "data_in", 15 0, v0x61f7e089e0b0_0;  1 drivers
v0x61f7e089b000_0 .net "data_out", 15 0, L_0x61f7e08af280;  alias, 1 drivers
v0x61f7e089b0e0_0 .net "full", 0 0, L_0x61f7e08aea40;  alias, 1 drivers
v0x61f7e089b1a0_0 .net "read", 0 0, v0x61f7e089e4f0_0;  1 drivers
v0x61f7e089b260_0 .net "reset", 0 0, v0x61f7e089e5e0_0;  1 drivers
v0x61f7e089b320_0 .net "val", 0 0, L_0x61f7e08aed10;  alias, 1 drivers
v0x61f7e089b3e0_0 .net "write", 0 0, v0x61f7e089e810_0;  1 drivers
E_0x61f7e0866ff0 .event posedge, v0x61f7e089b260_0, v0x61f7e089ae60_0;
L_0x61f7e089e8b0 .concat [ 4 28 0 0], v0x61f7e089ad80_0, L_0x7a0891b36018;
L_0x61f7e08aea40 .cmp/eq 32, L_0x61f7e089e8b0, L_0x7a0891b36060;
L_0x61f7e08aebd0 .concat [ 4 28 0 0], v0x61f7e089ad80_0, L_0x7a0891b360a8;
L_0x61f7e08aed10 .cmp/ne 32, L_0x61f7e08aebd0, L_0x7a0891b360f0;
L_0x61f7e08aeed0 .array/port v0x61f7e089acc0, L_0x61f7e08af0f0;
L_0x61f7e08aef70 .concat [ 4 29 0 0], v0x61f7e089ad80_0, L_0x7a0891b36138;
L_0x61f7e08af0f0 .arith/sub 33, L_0x61f7e08aef70, L_0x7a0891b36180;
L_0x61f7e08af280 .concat [ 6 10 0 0], L_0x61f7e08aeed0, L_0x7a0891b361c8;
S_0x61f7e089b5a0 .scope module, "LIFO_2" "LIFO_eth" 2 55, 4 1 0, S_0x61f7e085d2c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 16 "data_in";
    .port_info 5 /OUTPUT 16 "data_out";
    .port_info 6 /OUTPUT 1 "val";
    .port_info 7 /OUTPUT 1 "full";
P_0x61f7e087c5c0 .param/l "DATA_W" 0 4 3, +C4<00000000000000000000000000010000>;
P_0x61f7e087c600 .param/l "LIFO_SIZE" 0 4 4, +C4<00000000000000000000000000000110>;
L_0x61f7e087ad40 .functor AND 1, v0x61f7e089e4f0_0, L_0x61f7e08af7d0, C4<1>, C4<1>;
L_0x61f7e0879750 .functor NOT 1, L_0x61f7e08afa40, C4<0>, C4<0>, C4<0>;
L_0x61f7e085c970 .functor AND 1, v0x61f7e089e810_0, L_0x61f7e0879750, C4<1>, C4<1>;
L_0x61f7e085bff0 .functor AND 1, v0x61f7e089e4f0_0, v0x61f7e089e810_0, C4<1>, C4<1>;
L_0x61f7e085b4c0 .functor AND 1, L_0x61f7e085bff0, L_0x61f7e08af7d0, C4<1>, C4<1>;
v0x61f7e089cab0_0 .net *"_ivl_10", 31 0, L_0x61f7e08af6a0;  1 drivers
L_0x7a0891b36210 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x61f7e089cb90_0 .net *"_ivl_13", 27 0, L_0x7a0891b36210;  1 drivers
L_0x7a0891b36258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x61f7e089cc70_0 .net/2u *"_ivl_14", 31 0, L_0x7a0891b36258;  1 drivers
v0x61f7e089cd30_0 .net *"_ivl_18", 31 0, L_0x61f7e08af900;  1 drivers
v0x61f7e089ce10_0 .net *"_ivl_2", 0 0, L_0x61f7e0879750;  1 drivers
L_0x7a0891b362a0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x61f7e089cf40_0 .net *"_ivl_21", 27 0, L_0x7a0891b362a0;  1 drivers
L_0x7a0891b362e8 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x61f7e089d020_0 .net/2u *"_ivl_22", 31 0, L_0x7a0891b362e8;  1 drivers
L_0x7a0891b36330 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x61f7e089d100_0 .net *"_ivl_30", 9 0, L_0x7a0891b36330;  1 drivers
v0x61f7e089d1e0_0 .net *"_ivl_6", 0 0, L_0x61f7e085bff0;  1 drivers
v0x61f7e089d2c0 .array "buffer", 0 15, 5 0;
v0x61f7e089d610_0 .net "clk", 0 0, v0x61f7e089dff0_0;  alias, 1 drivers
v0x61f7e089d6b0_0 .var "cntr", 3 0;
v0x61f7e089d770_0 .net "data_in", 15 0, v0x61f7e089e0b0_0;  alias, 1 drivers
v0x61f7e089d860_0 .net "data_out", 15 0, L_0x61f7e08afbb0;  alias, 1 drivers
v0x61f7e089d920_0 .net "full", 0 0, L_0x61f7e08afa40;  alias, 1 drivers
v0x61f7e089d9e0_0 .net "rd_wr_perm", 0 0, L_0x61f7e085b4c0;  1 drivers
v0x61f7e089daa0_0 .net "read", 0 0, v0x61f7e089e4f0_0;  alias, 1 drivers
v0x61f7e089db70_0 .net "read_perm", 0 0, L_0x61f7e087ad40;  1 drivers
v0x61f7e089dc10_0 .net "reset", 0 0, v0x61f7e089e5e0_0;  alias, 1 drivers
v0x61f7e089dce0_0 .net "val", 0 0, L_0x61f7e08af7d0;  alias, 1 drivers
v0x61f7e089dd80_0 .net "write", 0 0, v0x61f7e089e810_0;  alias, 1 drivers
v0x61f7e089de50_0 .net "write_perm", 0 0, L_0x61f7e085c970;  1 drivers
L_0x61f7e08af6a0 .concat [ 4 28 0 0], v0x61f7e089d6b0_0, L_0x7a0891b36210;
L_0x61f7e08af7d0 .cmp/ne 32, L_0x61f7e08af6a0, L_0x7a0891b36258;
L_0x61f7e08af900 .concat [ 4 28 0 0], v0x61f7e089d6b0_0, L_0x7a0891b362a0;
L_0x61f7e08afa40 .cmp/eq 32, L_0x61f7e08af900, L_0x7a0891b362e8;
v0x61f7e089d2c0_0 .array/port v0x61f7e089d2c0, 0;
L_0x61f7e08afbb0 .concat [ 6 10 0 0], v0x61f7e089d2c0_0, L_0x7a0891b36330;
S_0x61f7e089b9a0 .scope generate, "buffer_gen[0]" "buffer_gen[0]" 4 44, 4 44 0, S_0x61f7e089b5a0;
 .timescale -9 -9;
P_0x61f7e089bba0 .param/l "Gi" 0 4 44, +C4<00>;
E_0x61f7e08681b0 .event posedge, v0x61f7e089ae60_0;
S_0x61f7e089bca0 .scope generate, "buffer_gen[1]" "buffer_gen[1]" 4 44, 4 44 0, S_0x61f7e089b5a0;
 .timescale -9 -9;
P_0x61f7e089bec0 .param/l "Gi" 0 4 44, +C4<01>;
S_0x61f7e089bf80 .scope generate, "buffer_gen[2]" "buffer_gen[2]" 4 44, 4 44 0, S_0x61f7e089b5a0;
 .timescale -9 -9;
P_0x61f7e089c160 .param/l "Gi" 0 4 44, +C4<010>;
S_0x61f7e089c220 .scope generate, "buffer_gen[3]" "buffer_gen[3]" 4 44, 4 44 0, S_0x61f7e089b5a0;
 .timescale -9 -9;
P_0x61f7e089c400 .param/l "Gi" 0 4 44, +C4<011>;
S_0x61f7e089c4e0 .scope generate, "buffer_gen[4]" "buffer_gen[4]" 4 44, 4 44 0, S_0x61f7e089b5a0;
 .timescale -9 -9;
P_0x61f7e089c710 .param/l "Gi" 0 4 44, +C4<0100>;
S_0x61f7e089c7f0 .scope generate, "buffer_gen[5]" "buffer_gen[5]" 4 44, 4 44 0, S_0x61f7e089b5a0;
 .timescale -9 -9;
P_0x61f7e089c9d0 .param/l "Gi" 0 4 44, +C4<0101>;
    .scope S_0x61f7e0878530;
T_0 ;
    %wait E_0x61f7e0866ff0;
    %load/vec4 v0x61f7e089b260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x61f7e089ad80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x61f7e089b1a0_0;
    %load/vec4 v0x61f7e089b0e0_0;
    %nor/r;
    %and;
    %load/vec4 v0x61f7e089b3e0_0;
    %nor/r;
    %and;
    %load/vec4 v0x61f7e089b320_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x61f7e089ad80_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x61f7e089ad80_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x61f7e089b3e0_0;
    %load/vec4 v0x61f7e089b0e0_0;
    %nor/r;
    %and;
    %load/vec4 v0x61f7e089b1a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x61f7e089af20_0;
    %pad/u 6;
    %load/vec4 v0x61f7e089ad80_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61f7e089acc0, 0, 4;
    %load/vec4 v0x61f7e089ad80_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x61f7e089ad80_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x61f7e089b3e0_0;
    %load/vec4 v0x61f7e089b1a0_0;
    %and;
    %load/vec4 v0x61f7e089b0e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x61f7e089b320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0x61f7e089af20_0;
    %pad/u 6;
    %load/vec4 v0x61f7e089ad80_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61f7e089acc0, 0, 4;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x61f7e089af20_0;
    %pad/u 6;
    %load/vec4 v0x61f7e089ad80_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61f7e089acc0, 0, 4;
    %load/vec4 v0x61f7e089ad80_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x61f7e089ad80_0, 0;
T_0.9 ;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x61f7e089b1a0_0;
    %load/vec4 v0x61f7e089b0e0_0;
    %and;
    %load/vec4 v0x61f7e089b3e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v0x61f7e089ad80_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x61f7e089ad80_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x61f7e089b3e0_0;
    %load/vec4 v0x61f7e089b0e0_0;
    %and;
    %load/vec4 v0x61f7e089b320_0;
    %and;
    %load/vec4 v0x61f7e089b1a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %load/vec4 v0x61f7e089ad80_0;
    %assign/vec4 v0x61f7e089ad80_0, 0;
    %load/vec4 v0x61f7e089af20_0;
    %pad/u 6;
    %load/vec4 v0x61f7e089ad80_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x61f7e089acc0, 4, 0;
T_0.12 ;
T_0.11 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x61f7e089b9a0;
T_1 ;
    %wait E_0x61f7e08681b0;
    %load/vec4 v0x61f7e089dc10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x61f7e089d9e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.2, 8;
    %load/vec4 v0x61f7e089d770_0;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0x61f7e089db70_0;
    %flag_set/vec4 9;
    %jmp/0 T_1.4, 9;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x61f7e089d2c0, 4;
    %pad/u 16;
    %jmp/1 T_1.5, 9;
T_1.4 ; End of true expr.
    %load/vec4 v0x61f7e089de50_0;
    %flag_set/vec4 10;
    %jmp/0 T_1.6, 10;
    %load/vec4 v0x61f7e089d770_0;
    %jmp/1 T_1.7, 10;
T_1.6 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x61f7e089d2c0, 4;
    %pad/u 16;
    %jmp/0 T_1.7, 10;
 ; End of false expr.
    %blend;
T_1.7;
    %jmp/0 T_1.5, 9;
 ; End of false expr.
    %blend;
T_1.5;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %pad/u 6;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61f7e089d2c0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x61f7e089bca0;
T_2 ;
    %wait E_0x61f7e08681b0;
    %load/vec4 v0x61f7e089dc10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x61f7e089d9e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.2, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x61f7e089d2c0, 4;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %load/vec4 v0x61f7e089db70_0;
    %flag_set/vec4 9;
    %jmp/0 T_2.4, 9;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x61f7e089d2c0, 4;
    %jmp/1 T_2.5, 9;
T_2.4 ; End of true expr.
    %load/vec4 v0x61f7e089de50_0;
    %flag_set/vec4 10;
    %jmp/0 T_2.6, 10;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x61f7e089d2c0, 4;
    %jmp/1 T_2.7, 10;
T_2.6 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x61f7e089d2c0, 4;
    %jmp/0 T_2.7, 10;
 ; End of false expr.
    %blend;
T_2.7;
    %jmp/0 T_2.5, 9;
 ; End of false expr.
    %blend;
T_2.5;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61f7e089d2c0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x61f7e089bf80;
T_3 ;
    %wait E_0x61f7e08681b0;
    %load/vec4 v0x61f7e089dc10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x61f7e089d9e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.2, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x61f7e089d2c0, 4;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %load/vec4 v0x61f7e089db70_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.4, 9;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x61f7e089d2c0, 4;
    %jmp/1 T_3.5, 9;
T_3.4 ; End of true expr.
    %load/vec4 v0x61f7e089de50_0;
    %flag_set/vec4 10;
    %jmp/0 T_3.6, 10;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x61f7e089d2c0, 4;
    %jmp/1 T_3.7, 10;
T_3.6 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x61f7e089d2c0, 4;
    %jmp/0 T_3.7, 10;
 ; End of false expr.
    %blend;
T_3.7;
    %jmp/0 T_3.5, 9;
 ; End of false expr.
    %blend;
T_3.5;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61f7e089d2c0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x61f7e089c220;
T_4 ;
    %wait E_0x61f7e08681b0;
    %load/vec4 v0x61f7e089dc10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x61f7e089d9e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.2, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x61f7e089d2c0, 4;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %load/vec4 v0x61f7e089db70_0;
    %flag_set/vec4 9;
    %jmp/0 T_4.4, 9;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x61f7e089d2c0, 4;
    %jmp/1 T_4.5, 9;
T_4.4 ; End of true expr.
    %load/vec4 v0x61f7e089de50_0;
    %flag_set/vec4 10;
    %jmp/0 T_4.6, 10;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x61f7e089d2c0, 4;
    %jmp/1 T_4.7, 10;
T_4.6 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x61f7e089d2c0, 4;
    %jmp/0 T_4.7, 10;
 ; End of false expr.
    %blend;
T_4.7;
    %jmp/0 T_4.5, 9;
 ; End of false expr.
    %blend;
T_4.5;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61f7e089d2c0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x61f7e089c4e0;
T_5 ;
    %wait E_0x61f7e08681b0;
    %load/vec4 v0x61f7e089dc10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x61f7e089d9e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.2, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x61f7e089d2c0, 4;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %load/vec4 v0x61f7e089db70_0;
    %flag_set/vec4 9;
    %jmp/0 T_5.4, 9;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x61f7e089d2c0, 4;
    %jmp/1 T_5.5, 9;
T_5.4 ; End of true expr.
    %load/vec4 v0x61f7e089de50_0;
    %flag_set/vec4 10;
    %jmp/0 T_5.6, 10;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x61f7e089d2c0, 4;
    %jmp/1 T_5.7, 10;
T_5.6 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x61f7e089d2c0, 4;
    %jmp/0 T_5.7, 10;
 ; End of false expr.
    %blend;
T_5.7;
    %jmp/0 T_5.5, 9;
 ; End of false expr.
    %blend;
T_5.5;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61f7e089d2c0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x61f7e089c7f0;
T_6 ;
    %wait E_0x61f7e08681b0;
    %load/vec4 v0x61f7e089dc10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x61f7e089d9e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.2, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x61f7e089d2c0, 4;
    %jmp/1 T_6.3, 8;
T_6.2 ; End of true expr.
    %load/vec4 v0x61f7e089de50_0;
    %flag_set/vec4 9;
    %jmp/0 T_6.4, 9;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x61f7e089d2c0, 4;
    %jmp/1 T_6.5, 9;
T_6.4 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x61f7e089d2c0, 4;
    %jmp/0 T_6.5, 9;
 ; End of false expr.
    %blend;
T_6.5;
    %jmp/0 T_6.3, 8;
 ; End of false expr.
    %blend;
T_6.3;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61f7e089d2c0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x61f7e089b5a0;
T_7 ;
    %wait E_0x61f7e08681b0;
    %load/vec4 v0x61f7e089dc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x61f7e089d6b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x61f7e089d920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x61f7e089d9e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.4, 8;
    %load/vec4 v0x61f7e089d6b0_0;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %load/vec4 v0x61f7e089daa0_0;
    %flag_set/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v0x61f7e089d6b0_0;
    %subi 1, 0, 4;
    %jmp/1 T_7.7, 9;
T_7.6 ; End of true expr.
    %load/vec4 v0x61f7e089d6b0_0;
    %jmp/0 T_7.7, 9;
 ; End of false expr.
    %blend;
T_7.7;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %assign/vec4 v0x61f7e089d6b0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x61f7e089d9e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.8, 8;
    %load/vec4 v0x61f7e089d6b0_0;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %load/vec4 v0x61f7e089dd80_0;
    %flag_set/vec4 9;
    %jmp/0 T_7.10, 9;
    %load/vec4 v0x61f7e089d6b0_0;
    %addi 1, 0, 4;
    %jmp/1 T_7.11, 9;
T_7.10 ; End of true expr.
    %load/vec4 v0x61f7e089db70_0;
    %flag_set/vec4 10;
    %jmp/0 T_7.12, 10;
    %load/vec4 v0x61f7e089d6b0_0;
    %subi 1, 0, 4;
    %jmp/1 T_7.13, 10;
T_7.12 ; End of true expr.
    %load/vec4 v0x61f7e089d6b0_0;
    %jmp/0 T_7.13, 10;
 ; End of false expr.
    %blend;
T_7.13;
    %jmp/0 T_7.11, 9;
 ; End of false expr.
    %blend;
T_7.11;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %assign/vec4 v0x61f7e089d6b0_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x61f7e085d2c0;
T_8 ;
    %delay 1, 0;
    %load/vec4 v0x61f7e089dff0_0;
    %inv;
    %store/vec4 v0x61f7e089dff0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x61f7e085d2c0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61f7e089dff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61f7e089e5e0_0, 0, 1;
    %wait E_0x61f7e08681b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61f7e089e5e0_0, 0;
    %pushi/vec4 3, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61f7e08674a0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61f7e089e5e0_0, 0;
    %end;
    .thread T_9;
    .scope S_0x61f7e085d2c0;
T_10 ;
    %wait E_0x61f7e08681b0;
    %vpi_func 2 46 "$random" 32 {0 0 0};
    %pad/s 16;
    %assign/vec4 v0x61f7e089e0b0_0, 0;
    %vpi_func 2 47 "$random" 32 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %assign/vec4 v0x61f7e089e810_0, 0;
    %vpi_func 2 48 "$random" 32 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %assign/vec4 v0x61f7e089e4f0_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x61f7e085d2c0;
T_11 ;
    %wait E_0x61f7e08674a0;
    %load/vec4 v0x61f7e089e770_0;
    %load/vec4 v0x61f7e089e6d0_0;
    %cmp/ne;
    %jmp/0xz  T_11.0, 4;
    %vpi_call 2 71 "$display", "Error VAL" {0 0 0};
    %vpi_call 2 72 "$stop" {0 0 0};
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x61f7e089e420_0;
    %load/vec4 v0x61f7e089e330_0;
    %cmp/ne;
    %jmp/0xz  T_11.2, 4;
    %vpi_call 2 76 "$display", "Error FULL" {0 0 0};
    %vpi_call 2 77 "$stop" {0 0 0};
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x61f7e089e260_0;
    %load/vec4 v0x61f7e089e1c0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x61f7e089e6d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %vpi_call 2 80 "$display", "Error DATA" {0 0 0};
    %vpi_call 2 81 "$stop" {0 0 0};
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x61f7e085d2c0;
T_12 ;
    %vpi_call 2 87 "$dumpfile", "out.vcd" {0 0 0};
    %vpi_call 2 88 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x61f7e085d2c0 {0 0 0};
    %delay 1000000, 0;
    %vpi_call 2 90 "$display", "SUCCESS" {0 0 0};
    %vpi_call 2 91 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "LIFO_top.v";
    "LIFO_buffer.v";
    "LIFO_eth.v";
