#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: C:\pango\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19042
#Hostname: DESKTOP-C9S5NJE
Generated by Fabric Compiler (version 2020.3 build 62942) at Wed Jun  9 23:05:41 2021
#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: C:\pango\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19042
#Hostname: DESKTOP-C9S5NJE
Generated by Fabric Compiler (version 2020.3 build 62942) at Wed Jun  9 23:05:15 2021
# pvf -action compile

pvf_reg_constant cnt[26] 0

pvf_reg_constant cnt[25] 0

pvf_reg_constant u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[7] 0

pvf_reg_constant u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[6] 0

pvf_reg_constant u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[5] 0

pvf_reg_constant u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[7] 0

pvf_reg_constant u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[6] 0

pvf_reg_constant u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[5] 0

pvf_reg_constant u_TEST_RAM/U_ipml_sdpram_TEST_RAM/wr_cs_bit0_ff 0

pvf_reg_constant u_TEST_RAM/U_ipml_sdpram_TEST_RAM/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_TEST_RAM/U_ipml_sdpram_TEST_RAM/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_TEST_RAM/U_ipml_sdpram_TEST_RAM/rd_cs_bit0_ff 0

pvf_reg_constant u_TEST_RAM/U_ipml_sdpram_TEST_RAM/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_TEST_RAM/U_ipml_sdpram_TEST_RAM/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_en 0

pvf_reg_constant frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/wr_cs_bit0_ff 0

pvf_reg_constant u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/rd_cs_bit0_ff 0

pvf_reg_constant u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rpst 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/wr_cs_bit0_ff 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/rd_cs_bit0_ff 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/wr_cs_bit0_ff 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/rd_cs_bit0_ff 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM0/U_ipml_sdpram_DCACHE_SRAM0/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM0/U_ipml_sdpram_DCACHE_SRAM0/wr_cs_bit0_ff 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM0/U_ipml_sdpram_DCACHE_SRAM0/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM0/U_ipml_sdpram_DCACHE_SRAM0/rd_cs_bit0_ff 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM0/U_ipml_sdpram_DCACHE_SRAM0/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM0/U_ipml_sdpram_DCACHE_SRAM0/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM1/U_ipml_sdpram_DCACHE_SRAM1/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM1/U_ipml_sdpram_DCACHE_SRAM1/wr_cs_bit0_ff 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM1/U_ipml_sdpram_DCACHE_SRAM1/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM1/U_ipml_sdpram_DCACHE_SRAM1/rd_cs_bit0_ff 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM1/U_ipml_sdpram_DCACHE_SRAM1/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM1/U_ipml_sdpram_DCACHE_SRAM1/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM2/U_ipml_sdpram_DCACHE_SRAM2/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM2/U_ipml_sdpram_DCACHE_SRAM2/wr_cs_bit0_ff 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM2/U_ipml_sdpram_DCACHE_SRAM2/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM2/U_ipml_sdpram_DCACHE_SRAM2/rd_cs_bit0_ff 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM2/U_ipml_sdpram_DCACHE_SRAM2/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM2/U_ipml_sdpram_DCACHE_SRAM2/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM3/U_ipml_sdpram_DCACHE_SRAM3/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM3/U_ipml_sdpram_DCACHE_SRAM3/wr_cs_bit0_ff 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM3/U_ipml_sdpram_DCACHE_SRAM3/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM3/U_ipml_sdpram_DCACHE_SRAM3/rd_cs_bit0_ff 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM3/U_ipml_sdpram_DCACHE_SRAM3/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM3/U_ipml_sdpram_DCACHE_SRAM3/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/wr_cs_bit0_ff 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/rd_cs_bit0_ff 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG0/U_ipml_sdpram_ICACHE_TAG0/wr_cs_bit0_ff 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG0/U_ipml_sdpram_ICACHE_TAG0/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG0/U_ipml_sdpram_ICACHE_TAG0/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG0/U_ipml_sdpram_ICACHE_TAG0/rd_cs_bit0_ff 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG0/U_ipml_sdpram_ICACHE_TAG0/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG0/U_ipml_sdpram_ICACHE_TAG0/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_INS0/U_ipml_sdpram_ICACHE_INS0/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_INS0/U_ipml_sdpram_ICACHE_INS0/wr_cs_bit0_ff 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_INS0/U_ipml_sdpram_ICACHE_INS0/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_INS0/U_ipml_sdpram_ICACHE_INS0/rd_cs_bit0_ff 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_INS0/U_ipml_sdpram_ICACHE_INS0/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_INS0/U_ipml_sdpram_ICACHE_INS0/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_INS1/U_ipml_sdpram_ICACHE_INS1/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_INS1/U_ipml_sdpram_ICACHE_INS1/wr_cs_bit0_ff 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_INS1/U_ipml_sdpram_ICACHE_INS1/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_INS1/U_ipml_sdpram_ICACHE_INS1/rd_cs_bit0_ff 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_INS1/U_ipml_sdpram_ICACHE_INS1/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_INS1/U_ipml_sdpram_ICACHE_INS1/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wlast_i -deleted u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wvalid_i

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wlast_d -deleted u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wvalid_d

pvf_reg_merging  -survived u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_dqs_rstn -deleted u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_ioclkdiv_rstn

pvf_reg_merging  -survived u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_axi_reset0 -deleted u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_ddrc_rst

pvf_reg_merging  -survived u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_axi_reset0 -deleted u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_axi_reset1

pvf_reg_merging  -survived u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_axi_reset0 -deleted u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_axi_reset2

pvf_reg_merging  -survived u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/asel_dside -deleted u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/hprot_dside

pvf_reg_merging  -survived u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWRITE -deleted u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/asel_write

pvf_reg_merging  -survived u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/itxen -deleted u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/ptxen

pvf_reg_merging  -survived u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/cwind -deleted u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/tpst

pvf_reg_merging  -survived u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/pre_update_n_ex -deleted u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/pre_update_z_ex

pvf_reg_merging  -survived u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/halt_hold1_de -deleted u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/rst_fptr_align_de

pvf_reg_merging  -survived u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/txcf -deleted u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/txpf

pvf_reg_merging  -survived u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rptd -deleted u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/vltg

# pvf -action synthesize

.fromstates u_aq_axi_master/wr_state[2] u_aq_axi_master/wr_state[1] u_aq_axi_master/wr_state[0]
.tostates u_aq_axi_master/wr_state_6 u_aq_axi_master/wr_state_5 u_aq_axi_master/wr_state_4 u_aq_axi_master/wr_state_3 u_aq_axi_master/wr_state_2 u_aq_axi_master/wr_state_1 u_aq_axi_master/wr_state_0
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates u_aq_axi_master/rd_state[2] u_aq_axi_master/rd_state[1] u_aq_axi_master/rd_state[0]
.tostates u_aq_axi_master/rd_state_5 u_aq_axi_master/rd_state_4 u_aq_axi_master/rd_state_3 u_aq_axi_master/rd_state_2 u_aq_axi_master/rd_state_1 u_aq_axi_master/rd_state_0
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_0x[1] u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_0x[0]
.tostates u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_0x_2 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_0x_1 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_0x_0
.begin
00 001
01 010
10 100
.end


.fromstates u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1] u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[0]
.tostates u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_2 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_1 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_0
.begin
00 001
01 010
10 100
.end


.fromstates u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1] u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[0]
.tostates u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_1 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_0
.begin
00 001
01 010
10 100
.end


.fromstates u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state[4] u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state[3] u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state[2] u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state[1] u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state[0]
.tostates u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_16 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_15 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_14 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_13 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_12 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_11 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_10 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_9 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_8 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_7 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_6 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_5 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_4 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_3 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_2 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_1 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_0
.begin
00000 00000000000000001
00001 00000000000000010
00010 00000000000000100
00011 00000000000001000
00100 00000000000010000
00101 00000000000100000
00110 00000000001000000
00111 00000000010000000
01000 00000000100000000
01001 00000001000000000
01010 00000010000000000
01011 00000100000000000
01100 00001000000000000
01101 00010000000000000
01110 00100000000000000
01111 01000000000000000
10000 10000000000000000
.end


pvf_reg_merging  -survived u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/halt_hold1_ex -deleted u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/rst_fptr_align_ex

.fromstates u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate0[1] u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate0[0]
.tostates u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate0_2 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate0_1 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate0_0
.begin
00 001
01 010
10 100
.end


.fromstates u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate[1] u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate[0]
.tostates u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate_2 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate_1 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate_0
.begin
00 001
01 010
10 100
.end


.fromstates u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_state[3] u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_state[2] u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_state[1] u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_state[0]
.tostates u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_state_2 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_state_1 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_state_0
.begin
0000 001
0001 010
0010 100
.end


.fromstates u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state[3] u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state[2] u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state[1] u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state[0]
.tostates u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state_3 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state_2 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state_1 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state_0
.begin
0000 0001
0001 0010
0010 0100
0011 1000
.end


.fromstates u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/state[1] u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/state[0]
.tostates u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/state_2 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/state_1 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/state_0
.begin
00 001
01 010
10 100
.end


.fromstates u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate0[1] u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate0[0]
.tostates u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate0_2 u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate0_1 u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate0_0
.begin
00 001
01 010
10 100
.end


.fromstates u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate[1] u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate[0]
.tostates u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate_2 u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate_1 u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate_0
.begin
00 001
01 010
10 100
.end


.fromstates u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_state[3] u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_state[2] u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_state[1] u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_state[0]
.tostates u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_state_3 u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_state_2 u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_state_1 u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_state_0
.begin
0000 0001
0001 0010
0010 0100
0011 1000
.end


.fromstates u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate0[1] u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate0[0]
.tostates u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate0_2 u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate0_1 u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate0_0
.begin
00 001
01 010
10 100
.end


.fromstates u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate[1] u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate[0]
.tostates u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate_2 u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate_1 u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate_0
.begin
00 001
01 010
10 100
.end


.fromstates u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state[4] u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state[3] u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state[2] u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state[1] u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state[0]
.tostates u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_5 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_4 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_3 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_2 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_1 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_0
.begin
00000 000001
00001 000010
00010 000100
00100 001000
01000 010000
10000 100000
.end


.fromstates u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state[4] u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state[3] u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state[2] u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state[1] u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state[0]
.tostates u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_17 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_16 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_15 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_14 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_13 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_12 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_11 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_10 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_9 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_8 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_7 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_6 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_5 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_4 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_3 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_2 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_1 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_0
.begin
00000 000000000000000001
00001 000000000000000010
00010 000000000000000100
00011 000000000000001000
00100 000000000000010000
00101 000000000000100000
00110 000000000001000000
00111 000000000010000000
01000 000000000100000000
01001 000000001000000000
01010 000000010000000000
01011 000000100000000000
01100 000001000000000000
01101 000010000000000000
01110 000100000000000000
01111 001000000000000000
10000 010000000000000000
10001 100000000000000000
.end


.fromstates u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg[2] u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg[1] u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg[0]
.tostates u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_6 u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_5 u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_4 u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_3 u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_2 u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_1 u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_0
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates u_rst_gen/sysreset_st[1] u_rst_gen/sysreset_st[0]
.tostates u_rst_gen/sysreset_st_3 u_rst_gen/sysreset_st_2 u_rst_gen/sysreset_st_1 u_rst_gen/sysreset_st_0
.begin
00 0001
01 0010
10 0100
11 1000
.end


.fromstates u_sd_top/state[4] u_sd_top/state[3] u_sd_top/state[2] u_sd_top/state[1] u_sd_top/state[0]
.tostates u_sd_top/state_12 u_sd_top/state_11 u_sd_top/state_10 u_sd_top/state_9 u_sd_top/state_8 u_sd_top/state_7 u_sd_top/state_6 u_sd_top/state_5 u_sd_top/state_4 u_sd_top/state_3 u_sd_top/state_2 u_sd_top/state_1 u_sd_top/state_0
.begin
00000 0000000000001
00001 0000000000010
00010 0000000000100
00011 0000000001000
00100 0000000010000
00101 0000000100000
00110 0000001000000
00111 0000010000000
01000 0000100000000
01010 0001000000000
01100 0010000000000
01101 0100000000000
01110 1000000000000
.end


.fromstates u_sd_top/u_spi_master/state[2] u_sd_top/u_spi_master/state[1] u_sd_top/u_spi_master/state[0]
.tostates u_sd_top/u_spi_master/state_5 u_sd_top/u_spi_master/state_4 u_sd_top/u_spi_master/state_3 u_sd_top/u_spi_master/state_2 u_sd_top/u_spi_master/state_1 u_sd_top/u_spi_master/state_0
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_sd_top/u_sd_card_cmd/state[4] u_sd_top/u_sd_card_cmd/state[3] u_sd_top/u_sd_card_cmd/state[2] u_sd_top/u_sd_card_cmd/state[1] u_sd_top/u_sd_card_cmd/state[0]
.tostates u_sd_top/u_sd_card_cmd/state_16 u_sd_top/u_sd_card_cmd/state_15 u_sd_top/u_sd_card_cmd/state_14 u_sd_top/u_sd_card_cmd/state_13 u_sd_top/u_sd_card_cmd/state_12 u_sd_top/u_sd_card_cmd/state_11 u_sd_top/u_sd_card_cmd/state_10 u_sd_top/u_sd_card_cmd/state_9 u_sd_top/u_sd_card_cmd/state_8 u_sd_top/u_sd_card_cmd/state_7 u_sd_top/u_sd_card_cmd/state_6 u_sd_top/u_sd_card_cmd/state_5 u_sd_top/u_sd_card_cmd/state_4 u_sd_top/u_sd_card_cmd/state_3 u_sd_top/u_sd_card_cmd/state_2 u_sd_top/u_sd_card_cmd/state_1 u_sd_top/u_sd_card_cmd/state_0
.begin
00000 00000000000000001
00001 00000000000000010
00010 00000000000000100
00011 00000000000001000
00100 00000000000010000
00101 00000000000100000
00110 00000000001000000
00111 00000000010000000
01000 00000000100000000
01001 00000001000000000
01011 00000010000000000
01100 00000100000000000
01101 00001000000000000
01110 00010000000000000
01111 00100000000000000
10000 01000000000000000
10001 10000000000000000
.end


.fromstates frame_read_write_m0/frame_fifo_write_m0/state[3] frame_read_write_m0/frame_fifo_write_m0/state[2] frame_read_write_m0/frame_fifo_write_m0/state[1] frame_read_write_m0/frame_fifo_write_m0/state[0]
.tostates frame_read_write_m0/frame_fifo_write_m0/state_5 frame_read_write_m0/frame_fifo_write_m0/state_4 frame_read_write_m0/frame_fifo_write_m0/state_3 frame_read_write_m0/frame_fifo_write_m0/state_2 frame_read_write_m0/frame_fifo_write_m0/state_1 frame_read_write_m0/frame_fifo_write_m0/state_0
.begin
0000 000001
0001 000010
0010 000100
0011 001000
0100 010000
0101 100000
.end


.fromstates u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state[1] u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state[0]
.tostates u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0
.begin
00 0001
01 0010
10 0100
11 1000
.end


.fromstates u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[3] u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[2] u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[1] u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[0]
.tostates u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_10 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_9 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_8 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_7 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_6 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_5 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_3 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_2 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_1 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_0
.begin
0000 00000000001
0001 00000000010
0010 00000000100
0011 00000001000
0100 00000010000
0101 00000100000
0110 00001000000
0111 00010000000
1000 00100000000
1001 01000000000
1010 10000000000
.end


.fromstates u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state[1] u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state[0]
.tostates u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_1 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0
.begin
00 01
10 10
.end


pvf_reg_merging  -survived u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/rcol -deleted u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/rcrs

pvf_reg_merging  -survived u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_1 -deleted u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_5

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/ddr_wreq_t -deleted u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_axi_w_t

pvf_reg_merging  -survived u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_commit_reg -deleted u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_commit_reg

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOWRITE -deleted u_sd_top/hwrite

pvf_reg_merging  -survived u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_dap_access -deleted u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_1

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[31:0] -deleted u_sd_top/reg_sel[31:0]

pvf_reg_constant u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rcrs 0

pvf_reg_constant u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rcrsd 0

pvf_reg_constant u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/rcol 0

pvf_reg_constant u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/rcold 0

pvf_reg_constant u_sd_top/cmd_data_len[0] 0

pvf_reg_constant u_sd_top/cmd_data_len[1] 0

pvf_reg_constant u_sd_top/cmd_data_len[3] 0

pvf_reg_constant u_sd_top/cmd_data_len[4] 0

pvf_reg_constant u_sd_top/cmd_data_len[5] 0

pvf_reg_constant u_sd_top/cmd_data_len[6] 0

pvf_reg_constant u_sd_top/cmd_data_len[7] 0

pvf_reg_constant u_sd_top/cmd_data_len[8] 0

pvf_reg_constant u_sd_top/cmd_data_len[9] 0

pvf_reg_constant u_sd_top/cmd_data_len[10] 0

pvf_reg_constant u_sd_top/cmd_data_len[11] 0

pvf_reg_constant u_sd_top/cmd_data_len[12] 0

pvf_reg_constant u_sd_top/cmd_data_len[13] 0

pvf_reg_constant u_sd_top/cmd_data_len[14] 0

pvf_reg_constant u_sd_top/cmd_data_len[15] 0

pvf_reg_constant u_sd_top/cmd_r1[1] 0

pvf_reg_constant u_sd_top/cmd_r1[2] 0

pvf_reg_constant u_sd_top/cmd_r1[3] 0

pvf_reg_constant u_sd_top/cmd_r1[4] 0

pvf_reg_constant u_sd_top/cmd_r1[5] 0

pvf_reg_constant u_sd_top/cmd_r1[6] 0

pvf_reg_constant u_sd_top/cmd_r1[7] 0

pvf_reg_constant u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/aipgr1[5] 0

pvf_reg_constant u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/aipgr1[6] 0

pvf_reg_constant u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/ext_in_sync1 0

pvf_reg_constant u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/ext_in_sync2 0

pvf_reg_constant u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/mpur 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[0] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[1] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[2] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[3] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[4] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[5] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[7] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[8] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[9] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d0[0] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d0[1] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d0[2] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d0[3] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d0[5] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d0[10] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d0[17] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d0[18] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d0[19] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d0[20] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d0[21] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d0[22] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d0[23] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d0[24] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d1[0] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d1[1] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d1[2] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d1[3] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d1[5] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d1[10] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d1[17] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d1[18] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d1[19] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d1[20] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d1[21] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d1[22] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d1[23] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d1[24] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[1] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[2] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[3] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[5] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[10] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[17] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[18] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[19] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[20] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[21] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[22] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[23] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[24] 0

pvf_reg_constant u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/ext_in_sync1 0

pvf_reg_constant u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/ext_in_sync2 0

pvf_reg_constant u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/cfgitcmen_sync1[0] 1

pvf_reg_constant u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/cfgitcmen_sync1[1] 0

pvf_reg_constant u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/cfgitcmen_sync2[0] 1

pvf_reg_constant u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/cfgitcmen_sync2[1] 0

pvf_reg_constant u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_dap_access 0

pvf_reg_constant u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_prev[5] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[5] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[6] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[7] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[8] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[9] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[10] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[11] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[12] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[13] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[14] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[15] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[2] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[3] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[4] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[5] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[6] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[7] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[8] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[9] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[10] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[11] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[12] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[13] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[14] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[15] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[2] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[3] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[4] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[5] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[6] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[7] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[8] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[9] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[10] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[11] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[12] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[13] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[14] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[15] 0

pvf_reg_constant u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_6 0

pvf_reg_constant u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/ext_in_delay 0

pvf_reg_constant u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/ext_in_delay 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[2] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[3] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[4] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[5] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[6] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[7] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[8] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[9] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[10] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[11] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[12] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[13] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[14] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[15] 0

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOTRANS -deleted u_sd_top/htrans[1]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d0[12] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d0[13]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d0[12] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d0[14]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d0[12] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d0[15]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d0[12] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d0[16]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d0[9] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d0[12]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d0[9] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d0[11]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d0[4] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d0[9]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d0[4] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d0[6]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d0[4] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d0[7]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d0[4] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d0[8]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d1[4] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[6]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d1[4] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[7]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d1[4] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[8]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d1[4] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[9]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d1[4] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[11]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d1[4] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[12]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d1[4] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[13]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d1[4] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[16]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d1[4] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[14]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d1[4] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[15]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[6] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[8]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[6] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[9]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[6] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[11]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[6] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[12]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[6] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[13]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[6] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[14]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[6] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[15]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[6] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[16]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[6] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[7]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[4] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[6]

pvf_reg_constant u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/scrs 0

pvf_reg_constant u_aq_axi_master/reg_rd_len[3] 0

pvf_reg_constant u_aq_axi_master/reg_rd_len[4] 0

pvf_reg_constant u_aq_axi_master/reg_rd_len[5] 0

pvf_reg_constant u_aq_axi_master/reg_rd_len[6] 0

pvf_reg_constant u_aq_axi_master/reg_rd_len[7] 0

pvf_reg_constant u_aq_axi_master/reg_rd_len[8] 0

pvf_reg_constant u_aq_axi_master/reg_rd_len[9] 0

pvf_reg_constant u_aq_axi_master/reg_rd_len[10] 0

pvf_reg_merging  -survived u_aq_axi_master/reg_wr_len[3] -deleted u_aq_axi_master/reg_wr_len[4]

pvf_reg_merging  -survived u_aq_axi_master/reg_wr_len[3] -deleted u_aq_axi_master/reg_wr_len[5]

pvf_reg_merging  -survived u_aq_axi_master/reg_wr_len[3] -deleted u_aq_axi_master/reg_wr_len[6]

pvf_reg_merging  -survived u_aq_axi_master/reg_wr_len[3] -deleted u_aq_axi_master/reg_wr_len[7]

pvf_reg_merging  -survived u_aq_axi_master/reg_wr_len[3] -deleted u_aq_axi_master/reg_wr_len[8]

pvf_reg_merging  -survived u_aq_axi_master/reg_wr_len[9] -deleted u_aq_axi_master/reg_wr_len[10]

pvf_reg_constant u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lngvnt 0

pvf_reg_constant u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/scol 0

pvf_reg_constant u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/saundr 0

pvf_reg_constant u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/rtcrq 0

pvf_reg_merging  -survived u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_addr_31_29_reg[29] -deleted u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_30_29_reg[29]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_addr_31_29_reg[30] -deleted u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_30_29_reg[30]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16] -deleted u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[17]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16] -deleted u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[18]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16] -deleted u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[19]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16] -deleted u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[20]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16] -deleted u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[21]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16] -deleted u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[22]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16] -deleted u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[23]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16] -deleted u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[24]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16] -deleted u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[25]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16] -deleted u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[26]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16] -deleted u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[27]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16] -deleted u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[28]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16] -deleted u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[29]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16] -deleted u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[30]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16] -deleted u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[31]

pvf_reg_merging  -survived u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_1 -deleted u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/core_cmd[0]

pvf_reg_merging  -survived u_sd_top/cmd[3] -deleted u_sd_top/cmd[5]

pvf_reg_merging  -survived u_sd_top/cmd[3] -deleted u_sd_top/cmd[6]

pvf_reg_merging  -survived u_sd_top/cmd[41] -deleted u_sd_top/cmd[42]

pvf_reg_merging  -survived u_sd_top/cmd[0] -deleted u_sd_top/cmd[2]

pvf_reg_merging  -survived u_sd_top/cmd[0] -deleted u_sd_top/cmd[7]

pvf_reg_merging  -survived u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[1] -deleted u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[1]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_ex[0] -deleted u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_first[0]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[10] -deleted u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[10]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[10] -deleted u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[10]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[11] -deleted u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[11]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[11] -deleted u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[11]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[3] -deleted u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[12]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/reset_sync -deleted u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[3]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[0] -deleted u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[0]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[1] -deleted u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[1]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[2] -deleted u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[2]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[3] -deleted u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[3]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[0] -deleted u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[0]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[1] -deleted u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[1]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[2] -deleted u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[2]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[2] -deleted u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[2]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[3] -deleted u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[3]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[3] -deleted u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[3]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[4] -deleted u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[4]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[4] -deleted u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[4]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[5] -deleted u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[5]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[5] -deleted u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[5]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[6] -deleted u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[6]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[6] -deleted u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[6]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[7] -deleted u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[7]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[7] -deleted u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[7]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[8] -deleted u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[8]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[8] -deleted u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[8]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[9] -deleted u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[9]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[9] -deleted u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[9]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[0] -deleted u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/swz_addr[0]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[1] -deleted u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/swz_addr[1]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rf0_mux_ctl_ex[0] -deleted u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex[0]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rf0_mux_ctl_ex[1] -deleted u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex[1]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[0] -deleted u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[1]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[0] -deleted u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[2]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[0] -deleted u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[3]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[0] -deleted u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[0]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[0] -deleted u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[1]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[0] -deleted u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[2]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[0] -deleted u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[3]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[0] -deleted u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[0]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[0] -deleted u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[1]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[0] -deleted u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[2]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[0] -deleted u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[3]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[0] -deleted u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[0]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[0] -deleted u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[1]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[0] -deleted u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[2]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[0] -deleted u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[3]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[3] -deleted u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[0]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[3] -deleted u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[4]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[25] -deleted u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[27]

pvf_reg_merging  -survived u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[25] -deleted u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[29]

pvf_reg_constant u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[1] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[2] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[3] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[4] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[5] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[6] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[7] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[0] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[1] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[2] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[3] 0

pvf_reg_constant u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/tprt 0

pvf_reg_constant u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/alcol 0

pvf_reg_constant u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/tcfr 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[0] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[1] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[2] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[3] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[4] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[5] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_cnt[0] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_cnt[1] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_cnt[2] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_cnt[3] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_cnt[4] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_cnt[5] 0

pvf_reg_constant u_aq_axi_master/reg_wr_adrs[0] 0

pvf_reg_constant u_aq_axi_master/reg_wr_adrs[1] 0

pvf_reg_constant u_aq_axi_master/reg_wr_adrs[2] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[0] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[1] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[2] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[3] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[4] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[5] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[6] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[7] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[8] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[9] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[10] 0

pvf_reg_constant u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[0] 0

pvf_reg_constant u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[1] 0

pvf_reg_constant u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16] 0

pvf_reg_constant u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[3] 0

pvf_reg_constant u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/sbit_ctl_ex[1] 0

pvf_reg_constant u_sd_top/cmd[47] 0

pvf_reg_constant u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/txcf 0

pvf_reg_constant u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/cpnd 0

pvf_reg_constant u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/pend_lvl_num[5] 0

pvf_reg_constant u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/cpndd 0

pvf_reg_constant u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/cpnddd 0

pvf_reg_constant u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/latched_excpt_num[5] 0

pvf_reg_constant u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/tcct[5] 0

pvf_reg_constant u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/tcct[0] 0

pvf_reg_constant u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/tcct[1] 0

pvf_reg_constant u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/tcct[2] 0

pvf_reg_constant u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/tcct[4] 0

pvf_reg_constant u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/tcct[3] 0
