read -sv run_verilog_mid/adder_32b_10_72_7fb07f480907046a49b8012b64a0bbea.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_72_7fb07f480907046a49b8012b64a0bbea_yosys.v
