Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date              : Sat Nov  4 20:16:51 2023
| Host              : 400p1t176rg0516 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.917        0.000                      0                35882        0.010        0.000                      0                35882        3.500        0.000                       0                 13813  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         
clk_pl_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            2.917        0.000                      0                35786        0.010        0.000                      0                35786        3.500        0.000                       0                 13813  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.481        0.000                      0                   96        0.256        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.917ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.917ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.847ns  (logic 3.589ns (52.418%)  route 3.258ns (47.582%))
  Logic Levels:           19  (CARRY8=7 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.412ns = ( 12.412 - 10.000 ) 
    Source Clock Delay      (SCD):    2.707ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.440ns (routing 1.045ns, distribution 1.395ns)
  Clock Net Delay (Destination): 2.196ns (routing 0.955ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.440     2.707    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/ap_clk
    SLICE_X19Y49         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.821 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72_ap_start_reg_reg/Q
                         net (fo=29, routed)          0.934     3.755    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/grp_load_input_buffer_c2_Pipeline_BH_fu_72_ap_start_reg
    SLICE_X25Y54         LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.223     3.978 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_212[7]_i_3/O
                         net (fo=14, routed)          0.262     4.240    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_212[7]_i_3_n_0
    SLICE_X24Y56         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.091     4.331 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_9__0/O
                         net (fo=3, routed)           0.216     4.546    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_9__0_n_0
    SLICE_X24Y56         LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.090     4.636 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_8__1/O
                         net (fo=1, routed)           0.193     4.829    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_8__1_n_0
    SLICE_X23Y56         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.137     4.966 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_1__11/O
                         net (fo=2, routed)           0.200     5.167    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/B[6]
    DSP48E2_X6Y22        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.216     5.383 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     5.383    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X6Y22        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.097     5.480 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     5.480    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X6Y22        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_U[13])
                                                      0.773     6.253 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     6.253    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X6Y22        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.067     6.320 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     6.320    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X6Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.727     7.047 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     7.047    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X6Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.146     7.193 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=2, routed)           0.883     8.076    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378_n_10
    SLICE_X18Y56         LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.100     8.176 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963[14]_i_3/O
                         net (fo=2, routed)           0.334     8.510    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/conv1_output_ftmap_read_reg_385_reg[14][6]
    SLICE_X18Y56         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     8.647 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963[14]_i_11/O
                         net (fo=1, routed)           0.021     8.668    design_1_i/srcnn_0/inst/grp_conv2_fu_280_n_224
    SLICE_X18Y56         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     8.843 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[14]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.873    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[14]_i_1_n_0
    SLICE_X18Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.938 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[22]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.968    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[22]_i_1_n_0
    SLICE_X18Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.033 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[30]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.063    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[30]_i_1_n_0
    SLICE_X18Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.128 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[38]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.158    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[38]_i_1_n_0
    SLICE_X18Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.223 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[46]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.253    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[46]_i_1_n_0
    SLICE_X18Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.318 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[54]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.348    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/CO[0]
    SLICE_X18Y62         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.171     9.519 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[63]_i_2/O[7]
                         net (fo=1, routed)           0.034     9.553    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/add_ln76_2_fu_4285_p2[63]
    SLICE_X18Y62         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.196    12.412    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/ap_clk
    SLICE_X18Y62         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[63]/C
                         clock pessimism              0.144    12.556    
                         clock uncertainty           -0.130    12.426    
    SLICE_X18Y62         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044    12.470    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[63]
  -------------------------------------------------------------------
                         required time                         12.470    
                         arrival time                          -9.553    
  -------------------------------------------------------------------
                         slack                                  2.917    

Slack (MET) :             2.927ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 3.579ns (52.356%)  route 3.257ns (47.644%))
  Logic Levels:           19  (CARRY8=7 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.412ns = ( 12.412 - 10.000 ) 
    Source Clock Delay      (SCD):    2.707ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.440ns (routing 1.045ns, distribution 1.395ns)
  Clock Net Delay (Destination): 2.196ns (routing 0.955ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.440     2.707    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/ap_clk
    SLICE_X19Y49         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.821 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72_ap_start_reg_reg/Q
                         net (fo=29, routed)          0.934     3.755    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/grp_load_input_buffer_c2_Pipeline_BH_fu_72_ap_start_reg
    SLICE_X25Y54         LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.223     3.978 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_212[7]_i_3/O
                         net (fo=14, routed)          0.262     4.240    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_212[7]_i_3_n_0
    SLICE_X24Y56         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.091     4.331 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_9__0/O
                         net (fo=3, routed)           0.216     4.546    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_9__0_n_0
    SLICE_X24Y56         LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.090     4.636 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_8__1/O
                         net (fo=1, routed)           0.193     4.829    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_8__1_n_0
    SLICE_X23Y56         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.137     4.966 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_1__11/O
                         net (fo=2, routed)           0.200     5.167    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/B[6]
    DSP48E2_X6Y22        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.216     5.383 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     5.383    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X6Y22        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.097     5.480 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     5.480    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X6Y22        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_U[13])
                                                      0.773     6.253 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     6.253    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X6Y22        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.067     6.320 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     6.320    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X6Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.727     7.047 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     7.047    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X6Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.146     7.193 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=2, routed)           0.883     8.076    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378_n_10
    SLICE_X18Y56         LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.100     8.176 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963[14]_i_3/O
                         net (fo=2, routed)           0.334     8.510    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/conv1_output_ftmap_read_reg_385_reg[14][6]
    SLICE_X18Y56         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     8.647 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963[14]_i_11/O
                         net (fo=1, routed)           0.021     8.668    design_1_i/srcnn_0/inst/grp_conv2_fu_280_n_224
    SLICE_X18Y56         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     8.843 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[14]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.873    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[14]_i_1_n_0
    SLICE_X18Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.938 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[22]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.968    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[22]_i_1_n_0
    SLICE_X18Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.033 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[30]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.063    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[30]_i_1_n_0
    SLICE_X18Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.128 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[38]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.158    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[38]_i_1_n_0
    SLICE_X18Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.223 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[46]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.253    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[46]_i_1_n_0
    SLICE_X18Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.318 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[54]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.348    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/CO[0]
    SLICE_X18Y62         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     9.509 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[63]_i_2/O[5]
                         net (fo=1, routed)           0.033     9.542    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/add_ln76_2_fu_4285_p2[61]
    SLICE_X18Y62         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.196    12.412    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/ap_clk
    SLICE_X18Y62         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[60]/C
                         clock pessimism              0.144    12.556    
                         clock uncertainty           -0.130    12.426    
    SLICE_X18Y62         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043    12.469    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[60]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                  2.927    

Slack (MET) :             2.930ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.833ns  (logic 3.575ns (52.321%)  route 3.258ns (47.679%))
  Logic Levels:           19  (CARRY8=7 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.412ns = ( 12.412 - 10.000 ) 
    Source Clock Delay      (SCD):    2.707ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.440ns (routing 1.045ns, distribution 1.395ns)
  Clock Net Delay (Destination): 2.196ns (routing 0.955ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.440     2.707    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/ap_clk
    SLICE_X19Y49         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.821 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72_ap_start_reg_reg/Q
                         net (fo=29, routed)          0.934     3.755    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/grp_load_input_buffer_c2_Pipeline_BH_fu_72_ap_start_reg
    SLICE_X25Y54         LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.223     3.978 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_212[7]_i_3/O
                         net (fo=14, routed)          0.262     4.240    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_212[7]_i_3_n_0
    SLICE_X24Y56         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.091     4.331 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_9__0/O
                         net (fo=3, routed)           0.216     4.546    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_9__0_n_0
    SLICE_X24Y56         LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.090     4.636 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_8__1/O
                         net (fo=1, routed)           0.193     4.829    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_8__1_n_0
    SLICE_X23Y56         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.137     4.966 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_1__11/O
                         net (fo=2, routed)           0.200     5.167    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/B[6]
    DSP48E2_X6Y22        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.216     5.383 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     5.383    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X6Y22        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.097     5.480 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     5.480    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X6Y22        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_U[13])
                                                      0.773     6.253 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     6.253    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X6Y22        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.067     6.320 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     6.320    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X6Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.727     7.047 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     7.047    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X6Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.146     7.193 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=2, routed)           0.883     8.076    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378_n_10
    SLICE_X18Y56         LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.100     8.176 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963[14]_i_3/O
                         net (fo=2, routed)           0.334     8.510    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/conv1_output_ftmap_read_reg_385_reg[14][6]
    SLICE_X18Y56         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     8.647 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963[14]_i_11/O
                         net (fo=1, routed)           0.021     8.668    design_1_i/srcnn_0/inst/grp_conv2_fu_280_n_224
    SLICE_X18Y56         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     8.843 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[14]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.873    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[14]_i_1_n_0
    SLICE_X18Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.938 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[22]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.968    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[22]_i_1_n_0
    SLICE_X18Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.033 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[30]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.063    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[30]_i_1_n_0
    SLICE_X18Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.128 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[38]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.158    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[38]_i_1_n_0
    SLICE_X18Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.223 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[46]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.253    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[46]_i_1_n_0
    SLICE_X18Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.318 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[54]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.348    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/CO[0]
    SLICE_X18Y62         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.157     9.505 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[63]_i_2/O[6]
                         net (fo=1, routed)           0.034     9.539    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/add_ln76_2_fu_4285_p2[62]
    SLICE_X18Y62         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.196    12.412    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/ap_clk
    SLICE_X18Y62         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[61]/C
                         clock pessimism              0.144    12.556    
                         clock uncertainty           -0.130    12.426    
    SLICE_X18Y62         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043    12.469    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[61]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                  2.930    

Slack (MET) :             2.971ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.793ns  (logic 3.537ns (52.069%)  route 3.256ns (47.931%))
  Logic Levels:           19  (CARRY8=7 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.412ns = ( 12.412 - 10.000 ) 
    Source Clock Delay      (SCD):    2.707ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.440ns (routing 1.045ns, distribution 1.395ns)
  Clock Net Delay (Destination): 2.196ns (routing 0.955ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.440     2.707    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/ap_clk
    SLICE_X19Y49         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.821 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72_ap_start_reg_reg/Q
                         net (fo=29, routed)          0.934     3.755    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/grp_load_input_buffer_c2_Pipeline_BH_fu_72_ap_start_reg
    SLICE_X25Y54         LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.223     3.978 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_212[7]_i_3/O
                         net (fo=14, routed)          0.262     4.240    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_212[7]_i_3_n_0
    SLICE_X24Y56         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.091     4.331 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_9__0/O
                         net (fo=3, routed)           0.216     4.546    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_9__0_n_0
    SLICE_X24Y56         LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.090     4.636 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_8__1/O
                         net (fo=1, routed)           0.193     4.829    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_8__1_n_0
    SLICE_X23Y56         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.137     4.966 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_1__11/O
                         net (fo=2, routed)           0.200     5.167    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/B[6]
    DSP48E2_X6Y22        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.216     5.383 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     5.383    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X6Y22        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.097     5.480 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     5.480    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X6Y22        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_U[13])
                                                      0.773     6.253 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     6.253    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X6Y22        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.067     6.320 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     6.320    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X6Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.727     7.047 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     7.047    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X6Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.146     7.193 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=2, routed)           0.883     8.076    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378_n_10
    SLICE_X18Y56         LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.100     8.176 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963[14]_i_3/O
                         net (fo=2, routed)           0.334     8.510    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/conv1_output_ftmap_read_reg_385_reg[14][6]
    SLICE_X18Y56         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     8.647 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963[14]_i_11/O
                         net (fo=1, routed)           0.021     8.668    design_1_i/srcnn_0/inst/grp_conv2_fu_280_n_224
    SLICE_X18Y56         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     8.843 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[14]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.873    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[14]_i_1_n_0
    SLICE_X18Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.938 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[22]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.968    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[22]_i_1_n_0
    SLICE_X18Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.033 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[30]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.063    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[30]_i_1_n_0
    SLICE_X18Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.128 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[38]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.158    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[38]_i_1_n_0
    SLICE_X18Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.223 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[46]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.253    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[46]_i_1_n_0
    SLICE_X18Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.318 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[54]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.348    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/CO[0]
    SLICE_X18Y62         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.119     9.467 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[63]_i_2/O[4]
                         net (fo=1, routed)           0.032     9.499    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/add_ln76_2_fu_4285_p2[60]
    SLICE_X18Y62         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.196    12.412    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/ap_clk
    SLICE_X18Y62         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[59]/C
                         clock pessimism              0.144    12.556    
                         clock uncertainty           -0.130    12.426    
    SLICE_X18Y62         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044    12.470    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[59]
  -------------------------------------------------------------------
                         required time                         12.470    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                  2.971    

Slack (MET) :             2.973ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 3.532ns (52.019%)  route 3.258ns (47.981%))
  Logic Levels:           19  (CARRY8=7 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.412ns = ( 12.412 - 10.000 ) 
    Source Clock Delay      (SCD):    2.707ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.440ns (routing 1.045ns, distribution 1.395ns)
  Clock Net Delay (Destination): 2.196ns (routing 0.955ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.440     2.707    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/ap_clk
    SLICE_X19Y49         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.821 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72_ap_start_reg_reg/Q
                         net (fo=29, routed)          0.934     3.755    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/grp_load_input_buffer_c2_Pipeline_BH_fu_72_ap_start_reg
    SLICE_X25Y54         LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.223     3.978 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_212[7]_i_3/O
                         net (fo=14, routed)          0.262     4.240    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_212[7]_i_3_n_0
    SLICE_X24Y56         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.091     4.331 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_9__0/O
                         net (fo=3, routed)           0.216     4.546    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_9__0_n_0
    SLICE_X24Y56         LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.090     4.636 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_8__1/O
                         net (fo=1, routed)           0.193     4.829    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_8__1_n_0
    SLICE_X23Y56         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.137     4.966 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_1__11/O
                         net (fo=2, routed)           0.200     5.167    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/B[6]
    DSP48E2_X6Y22        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.216     5.383 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     5.383    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X6Y22        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.097     5.480 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     5.480    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X6Y22        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_U[13])
                                                      0.773     6.253 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     6.253    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X6Y22        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.067     6.320 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     6.320    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X6Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.727     7.047 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     7.047    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X6Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.146     7.193 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=2, routed)           0.883     8.076    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378_n_10
    SLICE_X18Y56         LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.100     8.176 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963[14]_i_3/O
                         net (fo=2, routed)           0.334     8.510    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/conv1_output_ftmap_read_reg_385_reg[14][6]
    SLICE_X18Y56         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     8.647 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963[14]_i_11/O
                         net (fo=1, routed)           0.021     8.668    design_1_i/srcnn_0/inst/grp_conv2_fu_280_n_224
    SLICE_X18Y56         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     8.843 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[14]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.873    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[14]_i_1_n_0
    SLICE_X18Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.938 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[22]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.968    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[22]_i_1_n_0
    SLICE_X18Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.033 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[30]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.063    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[30]_i_1_n_0
    SLICE_X18Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.128 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[38]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.158    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[38]_i_1_n_0
    SLICE_X18Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.223 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[46]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.253    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[46]_i_1_n_0
    SLICE_X18Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.318 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[54]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.348    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/CO[0]
    SLICE_X18Y62         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     9.462 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[63]_i_2/O[3]
                         net (fo=1, routed)           0.034     9.496    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/add_ln76_2_fu_4285_p2[59]
    SLICE_X18Y62         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.196    12.412    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/ap_clk
    SLICE_X18Y62         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[58]/C
                         clock pessimism              0.144    12.556    
                         clock uncertainty           -0.130    12.426    
    SLICE_X18Y62         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    12.469    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[58]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  2.973    

Slack (MET) :             2.982ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.781ns  (logic 3.524ns (51.970%)  route 3.257ns (48.030%))
  Logic Levels:           19  (CARRY8=7 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.412ns = ( 12.412 - 10.000 ) 
    Source Clock Delay      (SCD):    2.707ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.440ns (routing 1.045ns, distribution 1.395ns)
  Clock Net Delay (Destination): 2.196ns (routing 0.955ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.440     2.707    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/ap_clk
    SLICE_X19Y49         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.821 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72_ap_start_reg_reg/Q
                         net (fo=29, routed)          0.934     3.755    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/grp_load_input_buffer_c2_Pipeline_BH_fu_72_ap_start_reg
    SLICE_X25Y54         LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.223     3.978 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_212[7]_i_3/O
                         net (fo=14, routed)          0.262     4.240    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_212[7]_i_3_n_0
    SLICE_X24Y56         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.091     4.331 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_9__0/O
                         net (fo=3, routed)           0.216     4.546    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_9__0_n_0
    SLICE_X24Y56         LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.090     4.636 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_8__1/O
                         net (fo=1, routed)           0.193     4.829    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_8__1_n_0
    SLICE_X23Y56         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.137     4.966 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_1__11/O
                         net (fo=2, routed)           0.200     5.167    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/B[6]
    DSP48E2_X6Y22        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.216     5.383 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     5.383    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X6Y22        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.097     5.480 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     5.480    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X6Y22        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_U[13])
                                                      0.773     6.253 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     6.253    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X6Y22        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.067     6.320 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     6.320    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X6Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.727     7.047 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     7.047    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X6Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.146     7.193 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=2, routed)           0.883     8.076    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378_n_10
    SLICE_X18Y56         LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.100     8.176 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963[14]_i_3/O
                         net (fo=2, routed)           0.334     8.510    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/conv1_output_ftmap_read_reg_385_reg[14][6]
    SLICE_X18Y56         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     8.647 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963[14]_i_11/O
                         net (fo=1, routed)           0.021     8.668    design_1_i/srcnn_0/inst/grp_conv2_fu_280_n_224
    SLICE_X18Y56         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     8.843 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[14]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.873    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[14]_i_1_n_0
    SLICE_X18Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.938 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[22]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.968    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[22]_i_1_n_0
    SLICE_X18Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.033 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[30]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.063    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[30]_i_1_n_0
    SLICE_X18Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.128 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[38]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.158    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[38]_i_1_n_0
    SLICE_X18Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.223 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[46]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.253    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[46]_i_1_n_0
    SLICE_X18Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.318 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[54]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.348    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/CO[0]
    SLICE_X18Y62         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     9.454 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[63]_i_2/O[1]
                         net (fo=1, routed)           0.033     9.487    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/add_ln76_2_fu_4285_p2[57]
    SLICE_X18Y62         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.196    12.412    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/ap_clk
    SLICE_X18Y62         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[56]/C
                         clock pessimism              0.144    12.556    
                         clock uncertainty           -0.130    12.426    
    SLICE_X18Y62         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043    12.469    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[56]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                          -9.487    
  -------------------------------------------------------------------
                         slack                                  2.982    

Slack (MET) :             2.994ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 3.511ns (51.870%)  route 3.258ns (48.130%))
  Logic Levels:           19  (CARRY8=7 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.412ns = ( 12.412 - 10.000 ) 
    Source Clock Delay      (SCD):    2.707ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.440ns (routing 1.045ns, distribution 1.395ns)
  Clock Net Delay (Destination): 2.196ns (routing 0.955ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.440     2.707    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/ap_clk
    SLICE_X19Y49         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.821 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72_ap_start_reg_reg/Q
                         net (fo=29, routed)          0.934     3.755    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/grp_load_input_buffer_c2_Pipeline_BH_fu_72_ap_start_reg
    SLICE_X25Y54         LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.223     3.978 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_212[7]_i_3/O
                         net (fo=14, routed)          0.262     4.240    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_212[7]_i_3_n_0
    SLICE_X24Y56         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.091     4.331 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_9__0/O
                         net (fo=3, routed)           0.216     4.546    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_9__0_n_0
    SLICE_X24Y56         LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.090     4.636 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_8__1/O
                         net (fo=1, routed)           0.193     4.829    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_8__1_n_0
    SLICE_X23Y56         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.137     4.966 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_1__11/O
                         net (fo=2, routed)           0.200     5.167    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/B[6]
    DSP48E2_X6Y22        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.216     5.383 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     5.383    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X6Y22        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.097     5.480 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     5.480    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X6Y22        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_U[13])
                                                      0.773     6.253 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     6.253    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X6Y22        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.067     6.320 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     6.320    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X6Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.727     7.047 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     7.047    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X6Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.146     7.193 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=2, routed)           0.883     8.076    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378_n_10
    SLICE_X18Y56         LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.100     8.176 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963[14]_i_3/O
                         net (fo=2, routed)           0.334     8.510    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/conv1_output_ftmap_read_reg_385_reg[14][6]
    SLICE_X18Y56         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     8.647 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963[14]_i_11/O
                         net (fo=1, routed)           0.021     8.668    design_1_i/srcnn_0/inst/grp_conv2_fu_280_n_224
    SLICE_X18Y56         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     8.843 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[14]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.873    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[14]_i_1_n_0
    SLICE_X18Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.938 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[22]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.968    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[22]_i_1_n_0
    SLICE_X18Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.033 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[30]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.063    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[30]_i_1_n_0
    SLICE_X18Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.128 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[38]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.158    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[38]_i_1_n_0
    SLICE_X18Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.223 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[46]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.253    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[46]_i_1_n_0
    SLICE_X18Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.318 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[54]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.348    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/CO[0]
    SLICE_X18Y62         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     9.441 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[63]_i_2/O[2]
                         net (fo=1, routed)           0.034     9.475    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/add_ln76_2_fu_4285_p2[58]
    SLICE_X18Y62         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.196    12.412    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/ap_clk
    SLICE_X18Y62         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[57]/C
                         clock pessimism              0.144    12.556    
                         clock uncertainty           -0.130    12.426    
    SLICE_X18Y62         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043    12.469    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[57]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                  2.994    

Slack (MET) :             3.012ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.752ns  (logic 3.524ns (52.193%)  route 3.228ns (47.807%))
  Logic Levels:           18  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.412ns = ( 12.412 - 10.000 ) 
    Source Clock Delay      (SCD):    2.707ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.440ns (routing 1.045ns, distribution 1.395ns)
  Clock Net Delay (Destination): 2.196ns (routing 0.955ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.440     2.707    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/ap_clk
    SLICE_X19Y49         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.821 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72_ap_start_reg_reg/Q
                         net (fo=29, routed)          0.934     3.755    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/grp_load_input_buffer_c2_Pipeline_BH_fu_72_ap_start_reg
    SLICE_X25Y54         LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.223     3.978 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_212[7]_i_3/O
                         net (fo=14, routed)          0.262     4.240    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_212[7]_i_3_n_0
    SLICE_X24Y56         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.091     4.331 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_9__0/O
                         net (fo=3, routed)           0.216     4.546    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_9__0_n_0
    SLICE_X24Y56         LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.090     4.636 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_8__1/O
                         net (fo=1, routed)           0.193     4.829    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_8__1_n_0
    SLICE_X23Y56         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.137     4.966 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_1__11/O
                         net (fo=2, routed)           0.200     5.167    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/B[6]
    DSP48E2_X6Y22        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.216     5.383 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     5.383    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X6Y22        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.097     5.480 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     5.480    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X6Y22        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_U[13])
                                                      0.773     6.253 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     6.253    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X6Y22        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.067     6.320 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     6.320    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X6Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.727     7.047 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     7.047    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X6Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.146     7.193 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=2, routed)           0.883     8.076    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378_n_10
    SLICE_X18Y56         LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.100     8.176 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963[14]_i_3/O
                         net (fo=2, routed)           0.334     8.510    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/conv1_output_ftmap_read_reg_385_reg[14][6]
    SLICE_X18Y56         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     8.647 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963[14]_i_11/O
                         net (fo=1, routed)           0.021     8.668    design_1_i/srcnn_0/inst/grp_conv2_fu_280_n_224
    SLICE_X18Y56         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     8.843 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[14]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.873    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[14]_i_1_n_0
    SLICE_X18Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.938 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[22]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.968    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[22]_i_1_n_0
    SLICE_X18Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.033 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[30]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.063    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[30]_i_1_n_0
    SLICE_X18Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.128 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[38]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.158    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[38]_i_1_n_0
    SLICE_X18Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.223 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[46]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.253    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[46]_i_1_n_0
    SLICE_X18Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.171     9.424 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[54]_i_1/O[7]
                         net (fo=1, routed)           0.034     9.458    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[54]_0[54]
    SLICE_X18Y61         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.196    12.412    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/ap_clk
    SLICE_X18Y61         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[54]/C
                         clock pessimism              0.144    12.556    
                         clock uncertainty           -0.130    12.426    
    SLICE_X18Y61         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044    12.470    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[54]
  -------------------------------------------------------------------
                         required time                         12.470    
                         arrival time                          -9.458    
  -------------------------------------------------------------------
                         slack                                  3.012    

Slack (MET) :             3.012ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.752ns  (logic 3.496ns (51.778%)  route 3.256ns (48.222%))
  Logic Levels:           19  (CARRY8=7 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.412ns = ( 12.412 - 10.000 ) 
    Source Clock Delay      (SCD):    2.707ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.440ns (routing 1.045ns, distribution 1.395ns)
  Clock Net Delay (Destination): 2.196ns (routing 0.955ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.440     2.707    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/ap_clk
    SLICE_X19Y49         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.821 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72_ap_start_reg_reg/Q
                         net (fo=29, routed)          0.934     3.755    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/grp_load_input_buffer_c2_Pipeline_BH_fu_72_ap_start_reg
    SLICE_X25Y54         LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.223     3.978 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_212[7]_i_3/O
                         net (fo=14, routed)          0.262     4.240    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_212[7]_i_3_n_0
    SLICE_X24Y56         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.091     4.331 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_9__0/O
                         net (fo=3, routed)           0.216     4.546    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_9__0_n_0
    SLICE_X24Y56         LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.090     4.636 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_8__1/O
                         net (fo=1, routed)           0.193     4.829    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_8__1_n_0
    SLICE_X23Y56         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.137     4.966 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_1__11/O
                         net (fo=2, routed)           0.200     5.167    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/B[6]
    DSP48E2_X6Y22        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.216     5.383 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     5.383    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X6Y22        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.097     5.480 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     5.480    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X6Y22        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_U[13])
                                                      0.773     6.253 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     6.253    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X6Y22        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.067     6.320 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     6.320    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X6Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.727     7.047 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     7.047    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X6Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.146     7.193 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=2, routed)           0.883     8.076    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378_n_10
    SLICE_X18Y56         LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.100     8.176 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963[14]_i_3/O
                         net (fo=2, routed)           0.334     8.510    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/conv1_output_ftmap_read_reg_385_reg[14][6]
    SLICE_X18Y56         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     8.647 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963[14]_i_11/O
                         net (fo=1, routed)           0.021     8.668    design_1_i/srcnn_0/inst/grp_conv2_fu_280_n_224
    SLICE_X18Y56         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     8.843 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[14]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.873    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[14]_i_1_n_0
    SLICE_X18Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.938 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[22]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.968    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[22]_i_1_n_0
    SLICE_X18Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.033 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[30]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.063    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[30]_i_1_n_0
    SLICE_X18Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.128 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[38]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.158    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[38]_i_1_n_0
    SLICE_X18Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.223 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[46]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.253    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[46]_i_1_n_0
    SLICE_X18Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.318 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[54]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.348    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/CO[0]
    SLICE_X18Y62         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     9.426 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[63]_i_2/O[0]
                         net (fo=1, routed)           0.032     9.458    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/add_ln76_2_fu_4285_p2[56]
    SLICE_X18Y62         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.196    12.412    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/ap_clk
    SLICE_X18Y62         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[55]/C
                         clock pessimism              0.144    12.556    
                         clock uncertainty           -0.130    12.426    
    SLICE_X18Y62         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044    12.470    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[55]
  -------------------------------------------------------------------
                         required time                         12.470    
                         arrival time                          -9.458    
  -------------------------------------------------------------------
                         slack                                  3.012    

Slack (MET) :             3.022ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.741ns  (logic 3.514ns (52.130%)  route 3.227ns (47.870%))
  Logic Levels:           18  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.412ns = ( 12.412 - 10.000 ) 
    Source Clock Delay      (SCD):    2.707ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.440ns (routing 1.045ns, distribution 1.395ns)
  Clock Net Delay (Destination): 2.196ns (routing 0.955ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.440     2.707    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/ap_clk
    SLICE_X19Y49         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.821 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72_ap_start_reg_reg/Q
                         net (fo=29, routed)          0.934     3.755    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/grp_load_input_buffer_c2_Pipeline_BH_fu_72_ap_start_reg
    SLICE_X25Y54         LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.223     3.978 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_212[7]_i_3/O
                         net (fo=14, routed)          0.262     4.240    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_212[7]_i_3_n_0
    SLICE_X24Y56         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.091     4.331 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_9__0/O
                         net (fo=3, routed)           0.216     4.546    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_9__0_n_0
    SLICE_X24Y56         LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.090     4.636 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_8__1/O
                         net (fo=1, routed)           0.193     4.829    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_8__1_n_0
    SLICE_X23Y56         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.137     4.966 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/tmp_product_i_1__11/O
                         net (fo=2, routed)           0.200     5.167    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/B[6]
    DSP48E2_X6Y22        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.216     5.383 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     5.383    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X6Y22        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.097     5.480 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     5.480    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X6Y22        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_U[13])
                                                      0.773     6.253 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     6.253    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X6Y22        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.067     6.320 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     6.320    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X6Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.727     7.047 f  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     7.047    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X6Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.146     7.193 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=2, routed)           0.883     8.076    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/mul_7ns_18ns_24_1_1_U378_n_10
    SLICE_X18Y56         LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.100     8.176 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963[14]_i_3/O
                         net (fo=2, routed)           0.334     8.510    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/conv1_output_ftmap_read_reg_385_reg[14][6]
    SLICE_X18Y56         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     8.647 r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963[14]_i_11/O
                         net (fo=1, routed)           0.021     8.668    design_1_i/srcnn_0/inst/grp_conv2_fu_280_n_224
    SLICE_X18Y56         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     8.843 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[14]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.873    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[14]_i_1_n_0
    SLICE_X18Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.938 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[22]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.968    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[22]_i_1_n_0
    SLICE_X18Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.033 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[30]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.063    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[30]_i_1_n_0
    SLICE_X18Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.128 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[38]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.158    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[38]_i_1_n_0
    SLICE_X18Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.223 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[46]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.253    design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[46]_i_1_n_0
    SLICE_X18Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     9.414 r  design_1_i/srcnn_0/inst/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[54]_i_1/O[5]
                         net (fo=1, routed)           0.033     9.447    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[54]_0[52]
    SLICE_X18Y61         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.196    12.412    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/ap_clk
    SLICE_X18Y61         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[52]/C
                         clock pessimism              0.144    12.556    
                         clock uncertainty           -0.130    12.426    
    SLICE_X18Y61         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043    12.469    design_1_i/srcnn_0/inst/grp_conv2_fu_280/grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72/i2_addr_reg_4963_reg[52]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  3.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/o_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/o_m_axi_U/store_unit/tmp_addr_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.112ns (52.830%)  route 0.100ns (47.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.350ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      2.134ns (routing 0.955ns, distribution 1.179ns)
  Clock Net Delay (Destination): 2.376ns (routing 1.045ns, distribution 1.331ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.134     2.350    design_1_i/srcnn_0/inst/o_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/ap_clk
    SLICE_X10Y84         FDRE                                         r  design_1_i/srcnn_0/inst/o_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     2.462 r  design_1_i/srcnn_0/inst/o_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[35]/Q
                         net (fo=1, routed)           0.100     2.562    design_1_i/srcnn_0/inst/o_m_axi_U/store_unit/fifo_wreq_n_59
    SLICE_X9Y84          FDRE                                         r  design_1_i/srcnn_0/inst/o_m_axi_U/store_unit/tmp_addr_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.376     2.643    design_1_i/srcnn_0/inst/o_m_axi_U/store_unit/ap_clk
    SLICE_X9Y84          FDRE                                         r  design_1_i/srcnn_0/inst/o_m_axi_U/store_unit/tmp_addr_reg[37]/C
                         clock pessimism             -0.192     2.451    
    SLICE_X9Y84          FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.102     2.553    design_1_i/srcnn_0/inst/o_m_axi_U/store_unit/tmp_addr_reg[37]
  -------------------------------------------------------------------
                         required time                         -2.553    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/i2_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/i2_m_axi_U/load_unit/tmp_addr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.111ns (53.365%)  route 0.097ns (46.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      2.177ns (routing 0.955ns, distribution 1.222ns)
  Clock Net Delay (Destination): 2.406ns (routing 1.045ns, distribution 1.361ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.177     2.393    design_1_i/srcnn_0/inst/i2_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X17Y57         FDRE                                         r  design_1_i/srcnn_0/inst/i2_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y57         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     2.504 r  design_1_i/srcnn_0/inst/i2_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[21]/Q
                         net (fo=1, routed)           0.097     2.601    design_1_i/srcnn_0/inst/i2_m_axi_U/load_unit/fifo_rreq_n_74
    SLICE_X16Y57         FDRE                                         r  design_1_i/srcnn_0/inst/i2_m_axi_U/load_unit/tmp_addr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.406     2.673    design_1_i/srcnn_0/inst/i2_m_axi_U/load_unit/ap_clk
    SLICE_X16Y57         FDRE                                         r  design_1_i/srcnn_0/inst/i2_m_axi_U/load_unit/tmp_addr_reg[22]/C
                         clock pessimism             -0.185     2.488    
    SLICE_X16Y57         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     2.591    design_1_i/srcnn_0/inst/i2_m_axi_U/load_unit/tmp_addr_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.591    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/w3_m_axi_U/load_unit/tmp_len_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/w3_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[86]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.112ns (37.285%)  route 0.188ns (62.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.394ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      2.178ns (routing 0.955ns, distribution 1.223ns)
  Clock Net Delay (Destination): 2.457ns (routing 1.045ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.178     2.394    design_1_i/srcnn_0/inst/w3_m_axi_U/load_unit/ap_clk
    SLICE_X15Y118        FDRE                                         r  design_1_i/srcnn_0/inst/w3_m_axi_U/load_unit/tmp_len_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.112     2.506 r  design_1_i/srcnn_0/inst/w3_m_axi_U/load_unit/tmp_len_reg[22]/Q
                         net (fo=2, routed)           0.188     2.695    design_1_i/srcnn_0/inst/w3_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[95]_0[84]
    SLICE_X15Y120        FDRE                                         r  design_1_i/srcnn_0/inst/w3_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.457     2.724    design_1_i/srcnn_0/inst/w3_m_axi_U/bus_read/rreq_burst_conv/rs_req/ap_clk
    SLICE_X15Y120        FDRE                                         r  design_1_i/srcnn_0/inst/w3_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[86]/C
                         clock pessimism             -0.141     2.583    
    SLICE_X15Y120        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.101     2.684    design_1_i/srcnn_0/inst/w3_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[86]
  -------------------------------------------------------------------
                         required time                         -2.684    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.112ns (47.458%)  route 0.124ns (52.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      2.120ns (routing 0.955ns, distribution 1.165ns)
  Clock Net Delay (Destination): 2.384ns (routing 1.045ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.120     2.336    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X4Y107         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     2.448 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/Q
                         net (fo=1, routed)           0.124     2.572    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[1]
    SLICE_X5Y107         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.384     2.651    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X5Y107         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                         clock pessimism             -0.192     2.459    
    SLICE_X5Y107         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     2.561    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.561    
                         arrival time                           2.572    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.115ns (50.000%)  route 0.115ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    2.335ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      2.119ns (routing 0.955ns, distribution 1.164ns)
  Clock Net Delay (Destination): 2.377ns (routing 1.045ns, distribution 1.332ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.119     2.335    design_1_i/srcnn_0/inst/gmem_m_axi_U/load_unit/ap_clk
    SLICE_X10Y96         FDRE                                         r  design_1_i/srcnn_0/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.450 r  design_1_i/srcnn_0/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[54]/Q
                         net (fo=2, routed)           0.115     2.565    design_1_i/srcnn_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[95]_0[54]
    SLICE_X8Y96          FDRE                                         r  design_1_i/srcnn_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.377     2.644    design_1_i/srcnn_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/ap_clk
    SLICE_X8Y96          FDRE                                         r  design_1_i/srcnn_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[54]/C
                         clock pessimism             -0.192     2.451    
    SLICE_X8Y96          FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     2.553    design_1_i/srcnn_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.553    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/i3_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/i3_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.111ns (45.507%)  route 0.133ns (54.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    2.501ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Net Delay (Source):      2.285ns (routing 0.955ns, distribution 1.330ns)
  Clock Net Delay (Destination): 2.564ns (routing 1.045ns, distribution 1.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.285     2.501    design_1_i/srcnn_0/inst/i3_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_clk
    SLICE_X24Y78         FDRE                                         r  design_1_i/srcnn_0/inst/i3_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y78         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     2.612 r  design_1_i/srcnn_0/inst/i3_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[61]/Q
                         net (fo=3, routed)           0.133     2.745    design_1_i/srcnn_0/inst/i3_m_axi_U/bus_write/wreq_burst_conv/rs_req_n_88
    SLICE_X26Y77         FDRE                                         r  design_1_i/srcnn_0/inst/i3_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.564     2.831    design_1_i/srcnn_0/inst/i3_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X26Y77         FDRE                                         r  design_1_i/srcnn_0/inst/i3_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[61]/C
                         clock pessimism             -0.201     2.630    
    SLICE_X26Y77         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     2.733    design_1_i/srcnn_0/inst/i3_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[61]
  -------------------------------------------------------------------
                         required time                         -2.733    
                         arrival time                           2.745    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/tmp_len_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.112ns (50.770%)  route 0.109ns (49.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.807ns
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Net Delay (Source):      2.284ns (routing 0.955ns, distribution 1.329ns)
  Clock Net Delay (Destination): 2.540ns (routing 1.045ns, distribution 1.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.284     2.500    design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/ap_clk
    SLICE_X27Y100        FDRE                                         r  design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/tmp_len_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     2.612 r  design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/tmp_len_reg[12]/Q
                         net (fo=2, routed)           0.109     2.721    design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[95]_0[72]
    SLICE_X28Y100        FDRE                                         r  design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.540     2.807    design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/rs_req/ap_clk
    SLICE_X28Y100        FDRE                                         r  design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[76]/C
                         clock pessimism             -0.201     2.606    
    SLICE_X28Y100        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.102     2.708    design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[76]
  -------------------------------------------------------------------
                         required time                         -2.708    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_246/add_ln137_4_reg_2411_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_246/trunc_ln149_2_reg_2431_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.111ns (46.443%)  route 0.128ns (53.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.708ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Net Delay (Source):      2.183ns (routing 0.955ns, distribution 1.228ns)
  Clock Net Delay (Destination): 2.441ns (routing 1.045ns, distribution 1.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.183     2.399    design_1_i/srcnn_0/inst/grp_conv1_fu_246/ap_clk
    SLICE_X20Y55         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_246/add_ln137_4_reg_2411_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y55         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     2.510 r  design_1_i/srcnn_0/inst/grp_conv1_fu_246/add_ln137_4_reg_2411_reg[34]/Q
                         net (fo=1, routed)           0.128     2.638    design_1_i/srcnn_0/inst/grp_conv1_fu_246/add_ln137_4_reg_2411[34]
    SLICE_X22Y55         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_246/trunc_ln149_2_reg_2431_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.441     2.708    design_1_i/srcnn_0/inst/grp_conv1_fu_246/ap_clk
    SLICE_X22Y55         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_246/trunc_ln149_2_reg_2431_reg[33]/C
                         clock pessimism             -0.184     2.523    
    SLICE_X22Y55         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.102     2.625    design_1_i/srcnn_0/inst/grp_conv1_fu_246/trunc_ln149_2_reg_2431_reg[33]
  -------------------------------------------------------------------
                         required time                         -2.625    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/w2_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/w2_m_axi_U/load_unit/tmp_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.112ns (44.980%)  route 0.137ns (55.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      2.165ns (routing 0.955ns, distribution 1.210ns)
  Clock Net Delay (Destination): 2.439ns (routing 1.045ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.165     2.381    design_1_i/srcnn_0/inst/w2_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X17Y106        FDRE                                         r  design_1_i/srcnn_0/inst/w2_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y106        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     2.493 r  design_1_i/srcnn_0/inst/w2_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[3]/Q
                         net (fo=1, routed)           0.137     2.630    design_1_i/srcnn_0/inst/w2_m_axi_U/load_unit/fifo_rreq_n_91
    SLICE_X18Y106        FDRE                                         r  design_1_i/srcnn_0/inst/w2_m_axi_U/load_unit/tmp_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.439     2.706    design_1_i/srcnn_0/inst/w2_m_axi_U/load_unit/ap_clk
    SLICE_X18Y106        FDRE                                         r  design_1_i/srcnn_0/inst/w2_m_axi_U/load_unit/tmp_addr_reg[4]/C
                         clock pessimism             -0.192     2.514    
    SLICE_X18Y106        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.102     2.616    design_1_i/srcnn_0/inst/w2_m_axi_U/load_unit/tmp_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/w3_m_axi_U/bus_read/rreq_burst_conv/end_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/w3_m_axi_U/bus_read/rreq_burst_conv/sect_len_buf_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.145ns (60.924%)  route 0.093ns (39.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.388ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      2.172ns (routing 0.955ns, distribution 1.217ns)
  Clock Net Delay (Destination): 2.435ns (routing 1.045ns, distribution 1.390ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.172     2.388    design_1_i/srcnn_0/inst/w3_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X14Y119        FDRE                                         r  design_1_i/srcnn_0/inst/w3_m_axi_U/bus_read/rreq_burst_conv/end_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y119        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.112     2.500 r  design_1_i/srcnn_0/inst/w3_m_axi_U/bus_read/rreq_burst_conv/end_addr_reg[10]/Q
                         net (fo=1, routed)           0.064     2.564    design_1_i/srcnn_0/inst/w3_m_axi_U/bus_read/rreq_burst_conv/end_addr_reg_n_0_[10]
    SLICE_X16Y118        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.033     2.597 r  design_1_i/srcnn_0/inst/w3_m_axi_U/bus_read/rreq_burst_conv/sect_len_buf[8]_i_1/O
                         net (fo=1, routed)           0.029     2.626    design_1_i/srcnn_0/inst/w3_m_axi_U/bus_read/rreq_burst_conv/sect_len_buf[8]_i_1_n_0
    SLICE_X16Y118        FDRE                                         r  design_1_i/srcnn_0/inst/w3_m_axi_U/bus_read/rreq_burst_conv/sect_len_buf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.435     2.702    design_1_i/srcnn_0/inst/w3_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X16Y118        FDRE                                         r  design_1_i/srcnn_0/inst/w3_m_axi_U/bus_read/rreq_burst_conv/sect_len_buf_reg[8]/C
                         clock pessimism             -0.192     2.510    
    SLICE_X16Y118        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     2.611    design_1_i/srcnn_0/inst/w3_m_axi_U/bus_read/rreq_burst_conv/sect_len_buf_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.611    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  0.015    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y32  design_1_i/srcnn_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y32  design_1_i/srcnn_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y8   design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y4   design_1_i/srcnn_0/inst/i2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y6   design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y9   design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y5   design_1_i/srcnn_0/inst/w2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_3/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X2Y56   design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X2Y56   design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X1Y76   design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X1Y76   design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X2Y56   design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X2Y56   design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X1Y76   design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X1Y76   design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.481ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.251ns (20.233%)  route 0.990ns (79.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 12.348 - 10.000 ) 
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.381ns (routing 1.045ns, distribution 1.336ns)
  Clock Net Delay (Destination): 2.132ns (routing 0.955ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.381     2.648    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y111         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     2.764 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.283     3.047    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X2Y111         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.135     3.182 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.707     3.888    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y114         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.132    12.348    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y114         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.243    12.591    
                         clock uncertainty           -0.130    12.462    
    SLICE_X3Y114         FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.093    12.369    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.369    
                         arrival time                          -3.888    
  -------------------------------------------------------------------
                         slack                                  8.481    

Slack (MET) :             8.483ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.251ns (20.233%)  route 0.990ns (79.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 12.351 - 10.000 ) 
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.381ns (routing 1.045ns, distribution 1.336ns)
  Clock Net Delay (Destination): 2.135ns (routing 0.955ns, distribution 1.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.381     2.648    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y111         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     2.764 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.283     3.047    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X2Y111         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.135     3.182 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.707     3.888    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y114         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.135    12.351    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y114         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.243    12.594    
                         clock uncertainty           -0.130    12.465    
    SLICE_X3Y114         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.093    12.372    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.372    
                         arrival time                          -3.888    
  -------------------------------------------------------------------
                         slack                                  8.483    

Slack (MET) :             8.483ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.251ns (20.233%)  route 0.990ns (79.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 12.351 - 10.000 ) 
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.381ns (routing 1.045ns, distribution 1.336ns)
  Clock Net Delay (Destination): 2.135ns (routing 0.955ns, distribution 1.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.381     2.648    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y111         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     2.764 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.283     3.047    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X2Y111         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.135     3.182 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.707     3.888    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y114         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.135    12.351    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y114         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.243    12.594    
                         clock uncertainty           -0.130    12.465    
    SLICE_X3Y114         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.093    12.372    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.372    
                         arrival time                          -3.888    
  -------------------------------------------------------------------
                         slack                                  8.483    

Slack (MET) :             8.611ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.343ns (32.819%)  route 0.702ns (67.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.337ns = ( 12.337 - 10.000 ) 
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.384ns (routing 1.045ns, distribution 1.339ns)
  Clock Net Delay (Destination): 2.121ns (routing 0.955ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.384     2.651    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y108         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.767 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.171     2.938    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y108         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     3.165 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.531     3.696    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y109         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.121    12.337    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y109         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.192    12.529    
                         clock uncertainty           -0.130    12.399    
    SLICE_X4Y109         FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.093    12.306    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                  8.611    

Slack (MET) :             8.611ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.343ns (32.819%)  route 0.702ns (67.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.337ns = ( 12.337 - 10.000 ) 
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.384ns (routing 1.045ns, distribution 1.339ns)
  Clock Net Delay (Destination): 2.121ns (routing 0.955ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.384     2.651    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y108         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.767 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.171     2.938    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y108         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     3.165 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.531     3.696    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y109         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.121    12.337    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y109         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.192    12.529    
                         clock uncertainty           -0.130    12.399    
    SLICE_X4Y109         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.093    12.306    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                  8.611    

Slack (MET) :             8.611ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.343ns (32.819%)  route 0.702ns (67.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.337ns = ( 12.337 - 10.000 ) 
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.384ns (routing 1.045ns, distribution 1.339ns)
  Clock Net Delay (Destination): 2.121ns (routing 0.955ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.384     2.651    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y108         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.767 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.171     2.938    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y108         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     3.165 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.531     3.696    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y109         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.121    12.337    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y109         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.192    12.529    
                         clock uncertainty           -0.130    12.399    
    SLICE_X4Y109         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.093    12.306    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                  8.611    

Slack (MET) :             8.614ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.343ns (32.914%)  route 0.699ns (67.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.337ns = ( 12.337 - 10.000 ) 
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.384ns (routing 1.045ns, distribution 1.339ns)
  Clock Net Delay (Destination): 2.121ns (routing 0.955ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.384     2.651    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y108         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.767 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.171     2.938    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y108         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     3.165 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.528     3.693    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y109         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.121    12.337    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y109         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.192    12.529    
                         clock uncertainty           -0.130    12.399    
    SLICE_X4Y109         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.093    12.306    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                          -3.693    
  -------------------------------------------------------------------
                         slack                                  8.614    

Slack (MET) :             8.614ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.343ns (32.914%)  route 0.699ns (67.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.337ns = ( 12.337 - 10.000 ) 
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.384ns (routing 1.045ns, distribution 1.339ns)
  Clock Net Delay (Destination): 2.121ns (routing 0.955ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.384     2.651    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y108         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.767 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.171     2.938    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y108         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     3.165 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.528     3.693    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y109         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.121    12.337    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y109         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.192    12.529    
                         clock uncertainty           -0.130    12.399    
    SLICE_X4Y109         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.093    12.306    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                          -3.693    
  -------------------------------------------------------------------
                         slack                                  8.614    

Slack (MET) :             8.614ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.343ns (32.914%)  route 0.699ns (67.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.337ns = ( 12.337 - 10.000 ) 
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.384ns (routing 1.045ns, distribution 1.339ns)
  Clock Net Delay (Destination): 2.121ns (routing 0.955ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.384     2.651    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y108         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.767 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.171     2.938    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y108         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     3.165 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.528     3.693    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y109         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.121    12.337    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y109         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.192    12.529    
                         clock uncertainty           -0.130    12.399    
    SLICE_X4Y109         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.093    12.306    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                          -3.693    
  -------------------------------------------------------------------
                         slack                                  8.614    

Slack (MET) :             8.653ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.251ns (24.912%)  route 0.757ns (75.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.339ns = ( 12.339 - 10.000 ) 
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.381ns (routing 1.045ns, distribution 1.336ns)
  Clock Net Delay (Destination): 2.123ns (routing 0.955ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.381     2.648    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y111         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     2.764 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.283     3.047    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X2Y111         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.135     3.182 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.474     3.655    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X4Y114         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.123    12.339    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y114         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.192    12.531    
                         clock uncertainty           -0.130    12.401    
    SLICE_X4Y114         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.093    12.308    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.308    
                         arrival time                          -3.655    
  -------------------------------------------------------------------
                         slack                                  8.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.122ns (47.865%)  route 0.133ns (52.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.597ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.286ns (routing 0.572ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.623ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       1.286     1.437    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y108         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.521 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.056     1.576    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X6Y108         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.038     1.614 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     1.691    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X5Y108         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       1.410     1.597    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X5Y108         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.144     1.453    
    SLICE_X5Y108         FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.018     1.435    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.122ns (47.865%)  route 0.133ns (52.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.597ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.286ns (routing 0.572ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.623ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       1.286     1.437    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y108         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.521 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.056     1.576    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X6Y108         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.038     1.614 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     1.691    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X5Y108         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       1.410     1.597    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X5Y108         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.144     1.453    
    SLICE_X5Y108         FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.018     1.435    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.122ns (47.865%)  route 0.133ns (52.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.597ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.286ns (routing 0.572ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.623ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       1.286     1.437    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y108         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.521 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.056     1.576    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X6Y108         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.038     1.614 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     1.691    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X5Y108         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       1.410     1.597    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X5Y108         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.144     1.453    
    SLICE_X5Y108         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.018     1.435    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.122ns (47.865%)  route 0.133ns (52.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.597ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.286ns (routing 0.572ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.623ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       1.286     1.437    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y108         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.521 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.056     1.576    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X6Y108         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.038     1.614 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     1.691    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X5Y108         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       1.410     1.597    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X5Y108         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.144     1.453    
    SLICE_X5Y108         FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.018     1.435    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.122ns (47.865%)  route 0.133ns (52.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.597ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.286ns (routing 0.572ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.623ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       1.286     1.437    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y108         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.521 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.056     1.576    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X6Y108         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.038     1.614 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     1.691    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X5Y108         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       1.410     1.597    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X5Y108         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.144     1.453    
    SLICE_X5Y108         FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.018     1.435    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.122ns (48.054%)  route 0.132ns (51.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.286ns (routing 0.572ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.408ns (routing 0.623ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       1.286     1.437    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y108         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.521 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.056     1.576    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X6Y108         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.038     1.614 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.076     1.690    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X5Y108         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       1.408     1.595    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X5Y108         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.144     1.451    
    SLICE_X5Y108         FDPE (Remov_HFF_SLICEM_C_PRE)
                                                     -0.018     1.433    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.122ns (48.054%)  route 0.132ns (51.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.286ns (routing 0.572ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.408ns (routing 0.623ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       1.286     1.437    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y108         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.521 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.056     1.576    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X6Y108         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.038     1.614 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.076     1.690    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X5Y108         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       1.408     1.595    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X5Y108         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.144     1.451    
    SLICE_X5Y108         FDPE (Remov_GFF_SLICEM_C_PRE)
                                                     -0.018     1.433    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.122ns (48.054%)  route 0.132ns (51.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.286ns (routing 0.572ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.408ns (routing 0.623ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       1.286     1.437    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y108         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.521 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.056     1.576    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X6Y108         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.038     1.614 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.076     1.690    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X5Y108         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       1.408     1.595    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X5Y108         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.144     1.451    
    SLICE_X5Y108         FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.018     1.433    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.122ns (48.054%)  route 0.132ns (51.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.286ns (routing 0.572ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.408ns (routing 0.623ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       1.286     1.437    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y108         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.521 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.056     1.576    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X6Y108         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.038     1.614 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.076     1.690    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X5Y108         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       1.408     1.595    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X5Y108         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.144     1.451    
    SLICE_X5Y108         FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.018     1.433    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.122ns (44.855%)  route 0.150ns (55.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.597ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.287ns (routing 0.572ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.623ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       1.287     1.438    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y111         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.085     1.523 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.078     1.601    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y111         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     1.638 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.072     1.710    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y111         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       1.410     1.597    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y111         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.145     1.452    
    SLICE_X2Y111         FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.018     1.434    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.275    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.988ns  (logic 0.224ns (7.497%)  route 2.764ns (92.503%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.159ns (routing 0.955ns, distribution 1.204ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           2.526     2.526    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X13Y36         LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.224     2.750 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.238     2.988    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X13Y36         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.159     2.375    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X13Y36         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.176ns  (logic 0.103ns (8.759%)  route 1.073ns (91.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.425ns (routing 0.623ns, distribution 0.802ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.009     1.009    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X13Y36         LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.103     1.112 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.064     1.176    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X13Y36         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       1.425     1.612    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X13Y36         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.063ns  (logic 0.157ns (5.126%)  route 2.906ns (94.874%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.402ns (routing 1.045ns, distribution 1.357ns)
  Clock Net Delay (Destination): 2.114ns (routing 0.955ns, distribution 1.159ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.402     2.669    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X17Y26         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y26         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.782 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.261     4.043    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.087 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=6235, routed)        1.645     5.732    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y100         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.114     2.330    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y100         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.063ns  (logic 0.157ns (5.126%)  route 2.906ns (94.874%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.402ns (routing 1.045ns, distribution 1.357ns)
  Clock Net Delay (Destination): 2.114ns (routing 0.955ns, distribution 1.159ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.402     2.669    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X17Y26         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y26         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.782 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.261     4.043    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.087 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=6235, routed)        1.645     5.732    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y100         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.114     2.330    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y100         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.054ns  (logic 0.157ns (5.141%)  route 2.897ns (94.859%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.402ns (routing 1.045ns, distribution 1.357ns)
  Clock Net Delay (Destination): 2.131ns (routing 0.955ns, distribution 1.176ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.402     2.669    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X17Y26         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y26         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.782 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.261     4.043    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.087 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=6235, routed)        1.636     5.723    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y111         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.131     2.347    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y111         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.054ns  (logic 0.157ns (5.141%)  route 2.897ns (94.859%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.402ns (routing 1.045ns, distribution 1.357ns)
  Clock Net Delay (Destination): 2.131ns (routing 0.955ns, distribution 1.176ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.402     2.669    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X17Y26         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y26         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.782 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.261     4.043    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.087 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=6235, routed)        1.636     5.723    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y111         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.131     2.347    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y111         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.049ns  (logic 0.157ns (5.149%)  route 2.892ns (94.851%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.402ns (routing 1.045ns, distribution 1.357ns)
  Clock Net Delay (Destination): 2.128ns (routing 0.955ns, distribution 1.173ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.402     2.669    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X17Y26         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y26         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.782 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.261     4.043    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.087 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=6235, routed)        1.631     5.718    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y108         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.128     2.344    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y108         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.049ns  (logic 0.157ns (5.149%)  route 2.892ns (94.851%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.402ns (routing 1.045ns, distribution 1.357ns)
  Clock Net Delay (Destination): 2.128ns (routing 0.955ns, distribution 1.173ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.402     2.669    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X17Y26         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y26         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.782 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.261     4.043    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.087 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=6235, routed)        1.631     5.718    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y108         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.128     2.344    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y108         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.738ns  (logic 0.341ns (12.453%)  route 2.397ns (87.547%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.391ns (routing 1.045ns, distribution 1.346ns)
  Clock Net Delay (Destination): 2.121ns (routing 0.955ns, distribution 1.166ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.391     2.658    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X16Y23         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y23         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     2.772 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=151, routed)         2.188     4.961    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X6Y56          LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     5.188 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.209     5.397    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X6Y56          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.121     2.337    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X6Y56          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.818ns  (logic 0.114ns (13.936%)  route 0.704ns (86.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.358ns (routing 1.045ns, distribution 1.313ns)
  Clock Net Delay (Destination): 2.123ns (routing 0.955ns, distribution 1.168ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.358     2.625    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y51          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.739 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.704     3.443    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y72          FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.123     2.339    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y72          FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.818ns  (logic 0.114ns (13.936%)  route 0.704ns (86.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.358ns (routing 1.045ns, distribution 1.313ns)
  Clock Net Delay (Destination): 2.123ns (routing 0.955ns, distribution 1.168ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.358     2.625    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y51          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.739 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.704     3.443    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y72          FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.123     2.339    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y72          FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.818ns  (logic 0.114ns (13.936%)  route 0.704ns (86.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.358ns (routing 1.045ns, distribution 1.313ns)
  Clock Net Delay (Destination): 2.123ns (routing 0.955ns, distribution 1.168ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.358     2.625    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y51          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.739 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.704     3.443    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y72          FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       2.123     2.339    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y72          FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.083ns (30.480%)  route 0.189ns (69.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.292ns (routing 0.572ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.408ns (routing 0.623ns, distribution 0.785ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       1.292     1.443    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y51          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.526 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.189     1.715    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y72          FDCE                                         f  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       1.408     1.595    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y72          FDCE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.083ns (30.480%)  route 0.189ns (69.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.292ns (routing 0.572ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.408ns (routing 0.623ns, distribution 0.785ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       1.292     1.443    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y51          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.526 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.189     1.715    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y72          FDCE                                         f  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       1.408     1.595    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y72          FDCE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.083ns (30.480%)  route 0.189ns (69.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.292ns (routing 0.572ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.408ns (routing 0.623ns, distribution 0.785ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       1.292     1.443    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y51          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.526 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.189     1.715    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y72          FDCE                                         f  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       1.408     1.595    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y72          FDCE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.083ns (29.556%)  route 0.198ns (70.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.593ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.292ns (routing 0.572ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.623ns, distribution 0.783ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       1.292     1.443    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y51          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.526 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.198     1.723    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y73          FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       1.406     1.593    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y73          FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.083ns (29.556%)  route 0.198ns (70.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.593ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.292ns (routing 0.572ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.623ns, distribution 0.783ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       1.292     1.443    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y51          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.526 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.198     1.723    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y73          FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       1.406     1.593    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y73          FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.083ns (29.556%)  route 0.198ns (70.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.593ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.292ns (routing 0.572ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.623ns, distribution 0.783ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       1.292     1.443    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y51          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.526 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.198     1.723    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y73          FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       1.406     1.593    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y73          FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.083ns (29.556%)  route 0.198ns (70.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.597ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.292ns (routing 0.572ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.623ns, distribution 0.787ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       1.292     1.443    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y51          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.526 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.198     1.723    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y73          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       1.410     1.597    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y73          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.083ns (29.556%)  route 0.198ns (70.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.597ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.292ns (routing 0.572ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.623ns, distribution 0.787ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       1.292     1.443    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y51          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.526 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.198     1.723    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y73          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       1.410     1.597    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y73          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.083ns (29.556%)  route 0.198ns (70.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.597ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.292ns (routing 0.572ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.623ns, distribution 0.787ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       1.292     1.443    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y51          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.526 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.198     1.723    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y73          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       1.410     1.597    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y73          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.083ns (28.502%)  route 0.208ns (71.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.597ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.292ns (routing 0.572ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.623ns, distribution 0.787ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       1.292     1.443    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y51          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.526 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.208     1.734    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y74          FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13813, routed)       1.410     1.597    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y74          FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





