This was to be implemented in Verilog using ModelSim.

![My image](f2013071.github.com/repository/img/image.jpg)
