// Seed: 451505082
module module_0 ();
  reg id_1;
  assign id_1 = id_1;
  id_2 :
  assert property (@(posedge -1 * 1 or -1) id_2)
  else;
  wire id_3;
  logic [-1 : -1 'b0] id_4 = 1;
  always_latch id_1 <= id_2;
  assign id_4 = id_1;
  assign id_4 = id_2;
  wire id_5;
endmodule
module module_1 #(
    parameter id_2 = 32'd11
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout reg id_4;
  output logic [7:0] id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
  inout wire _id_2;
  inout wire id_1;
  always begin : LABEL_0
    id_4 <= id_2;
    id_3[id_2] <= 1;
    release id_2;
  end
endmodule
