[0.000000] (-) TimerEvent: {}
[0.000169] (Ti5_arms_controller) JobQueued: {'identifier': 'Ti5_arms_controller', 'dependencies': OrderedDict()}
[0.000193] (Ti5_hardware_interface) JobQueued: {'identifier': 'Ti5_hardware_interface', 'dependencies': OrderedDict()}
[0.000205] (arms_description) JobQueued: {'identifier': 'arms_description', 'dependencies': OrderedDict()}
[0.000215] (bringup) JobQueued: {'identifier': 'bringup', 'dependencies': OrderedDict()}
[0.000224] (Ti5_arms_controller) JobStarted: {'identifier': 'Ti5_arms_controller'}
[0.003567] (Ti5_hardware_interface) JobStarted: {'identifier': 'Ti5_hardware_interface'}
[0.005659] (arms_description) JobStarted: {'identifier': 'arms_description'}
[0.007684] (bringup) JobStarted: {'identifier': 'bringup'}
[0.010803] (Ti5_arms_controller) JobProgress: {'identifier': 'Ti5_arms_controller', 'progress': 'cmake'}
[0.011117] (Ti5_arms_controller) JobProgress: {'identifier': 'Ti5_arms_controller', 'progress': 'build'}
[0.011558] (Ti5_arms_controller) Command: {'cmd': ['/usr/bin/cmake', '--build', '/home/astra/Ti5_controller/build/Ti5_arms_controller', '--', '-j24', '-l24'], 'cwd': '/home/astra/Ti5_controller/build/Ti5_arms_controller', 'env': OrderedDict([('RAW_TERMINAL_COLOR_LIGHT_CYAN', '\x1b[1;36m'), ('LESSOPEN', '| /usr/bin/lesspipe %s'), ('HTTPS_PROXY', 'http://127.0.0.1:7897/'), ('no_proxy', 'localhost,127.0.0.1,192.168.0.0/16,10.0.0.0/8,172.16.0.0/12,::1'), ('LANGUAGE', 'zh_CN:en_US:en'), ('USER', 'astra'), ('LC_TIME', 'zh_CN.UTF-8'), ('all_proxy', 'socks://127.0.0.1:7897/'), ('TERMINAL_COLOR_USER_INPUT_DECISION', '\\e[0;35m'), ('XDG_SESSION_TYPE', 'wayland'), ('TERMINAL_COLOR_GREEN', '\\e[0;32m'), ('RAW_TERMINAL_COLOR_WHITE', '\x1b[1;37m'), ('RAW_TERMINAL_COLOR_GRAY', '\x1b[1;30m'), ('SHLVL', '1'), ('LD_LIBRARY_PATH', '/home/astra/Ti5_controller/install/Ti5_hardware_interface/lib:/opt/ros/humble/opt/rviz_ogre_vendor/lib:/opt/ros/humble/lib/x86_64-linux-gnu:/opt/ros/humble/lib'), ('HOME', '/home/astra'), ('ROS_WS_CACHE_SOURCED_TIME', '0'), ('OLDPWD', '/home/astra/Ti5_controller/src/Ti5_arms_controller/launch'), ('DESKTOP_SESSION', 'ubuntu'), ('TERMINAL_COLOR_LIGHT_GREEN', '\\e[1;32m'), ('NO_PROXY', 'localhost,127.0.0.1,192.168.0.0/16,10.0.0.0/8,172.16.0.0/12,::1'), ('RAW_TERMINAL_COLOR_BLACK', '\x1b[0;30m'), ('RAW_TERMINAL_COLOR_LIGHT_GRAY', '\x1b[0;37m'), ('ROS_PYTHON_VERSION', '3'), ('GNOME_SHELL_SESSION_MODE', 'ubuntu'), ('GTK_MODULES', 'gail:atk-bridge'), ('TERMINAL_COLOR_BLUE', '\\e[0;34m'), ('TERMINAL_COLOR_RED', '\\e[0;31m'), ('LC_MONETARY', 'zh_CN.UTF-8'), ('SYSTEMD_EXEC_PID', '2030'), ('DBUS_SESSION_BUS_ADDRESS', 'unix:path=/run/user/1000/bus'), ('COLORTERM', 'truecolor'), ('TERMINAL_COLOR_LIGHT_BLUE', '\\e[1;34m'), ('TERMINAL_COLOR_CYAN', '\\e[0;36m'), ('RAW_TERMINAL_COLOR_BROWN', '\x1b[0;33m'), ('TERMINAL_COLOR_LIGHT_RED', '\\e[1;31m'), ('RAW_TERMINAL_COLOR_PURPLE', '\x1b[0;35m'), ('IM_CONFIG_PHASE', '1'), ('WAYLAND_DISPLAY', 'wayland-0'), ('https_proxy', 'http://127.0.0.1:7897/'), ('COLCON_PREFIX_PATH', '/home/astra/Ti5_controller/install'), ('ROS_DISTRO', 'humble'), ('TERMINAL_COLOR_NC', '\\e[0m'), ('TERMINAL_COLOR_LIGHT_CYAN', '\\e[1;36m'), ('LOGNAME', 'astra'), ('ALL_PROXY', 'socks://127.0.0.1:7897/'), ('http_proxy', 'http://127.0.0.1:7897/'), ('_', '/usr/bin/colcon'), ('ROS_VERSION', '2'), ('XDG_SESSION_CLASS', 'user'), ('RAW_TERMINAL_COLOR_LIGHT_PURPLE', '\x1b[1;35m'), ('RAW_TERMINAL_COLOR_YELLOW', '\x1b[1;33m'), ('TERMINAL_COLOR_USER_CONFIRMATION', '\\e[0;34m'), ('USERNAME', 'astra'), ('TERM', 'xterm-256color'), ('GNOME_DESKTOP_SESSION_ID', 'this-is-deprecated'), ('ROS_LOCALHOST_ONLY', '0'), ('TERMINAL_COLOR_WHITE', '\\e[1;37m'), ('TERMINAL_COLOR_GRAY', '\\e[1;30m'), ('PATH', '/opt/ros/humble/bin:/home/astra/.local/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin:/snap/bin'), ('SESSION_MANAGER', 'local/astra:@/tmp/.ICE-unix/1998,unix/astra:/tmp/.ICE-unix/1998'), ('PAPERSIZE', 'a4'), ('XDG_MENU_PREFIX', 'gnome-'), ('LC_ADDRESS', 'zh_CN.UTF-8'), ('GNOME_TERMINAL_SCREEN', '/org/gnome/Terminal/screen/73b3ed37_f531_41de_aa04_9e6200a5b673'), ('GNOME_SETUP_DISPLAY', ':1'), ('XDG_RUNTIME_DIR', '/run/user/1000'), ('RTW_COLOR_NOTIFY_USER', '\\e[1;33m'), ('TERMINAL_COLOR_LIGHT_GRAY', '\\e[0;37m'), ('TERMINAL_COLOR_BLACK', '\\e[0;30m'), ('DISPLAY', ':0'), ('LANG', 'zh_CN.UTF-8'), ('XDG_CURRENT_DESKTOP', 'ubuntu:GNOME'), ('LC_TELEPHONE', 'zh_CN.UTF-8'), ('RMW_IMPLEMENTATION', 'rmw_cyclonedds_cpp'), ('XMODIFIERS', '@im=ibus'), ('XDG_SESSION_DESKTOP', 'ubuntu'), ('XAUTHORITY', '/run/user/1000/.mutter-Xwaylandauth.W01X52'), ('LS_COLORS', 'rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.webp=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36:'), ('GNOME_TERMINAL_SERVICE', ':1.677'), ('SSH_AGENT_LAUNCHER', 'gnome-keyring'), ('SSH_AUTH_SOCK', '/run/user/1000/keyring/ssh'), ('AMENT_PREFIX_PATH', '/home/astra/Ti5_controller/install/bringup:/home/astra/Ti5_controller/install/Ti5_hardware_interface:/home/astra/Ti5_controller/install/arms_description:/opt/ros/humble'), ('SHELL', '/bin/bash'), ('LC_NAME', 'zh_CN.UTF-8'), ('TERMINAL_COLOR_BROWN', '\\e[0;33m'), ('QT_ACCESSIBILITY', '1'), ('RAW_TERMINAL_COLOR_GREEN', '\x1b[0;32m'), ('GDMSESSION', 'ubuntu'), ('LESSCLOSE', '/usr/bin/lesspipe %s %s'), ('TERMINAL_COLOR_PURPLE', '\\e[0;35m'), ('LC_MEASUREMENT', 'zh_CN.UTF-8'), ('RAW_TERMINAL_COLOR_LIGHT_GREEN', '\x1b[1;32m'), ('TERMINAL_COLOR_USER_NOTICE', '\\e[1;33m'), ('LC_IDENTIFICATION', 'zh_CN.UTF-8'), ('QT_IM_MODULE', 'ibus'), ('TERMINAL_COLOR_LIGHT_PURPLE', '\\e[1;35m'), ('TERMINAL_COLOR_YELLOW', '\\e[1;33m'), ('PWD', '/home/astra/Ti5_controller/build/Ti5_arms_controller'), ('RAW_TERMINAL_COLOR_BLUE', '\x1b[0;34m'), ('XDG_CONFIG_DIRS', '/etc/xdg/xdg-ubuntu:/etc/xdg'), ('RAW_TERMINAL_COLOR_RED', '\x1b[0;31m'), ('XDG_DATA_DIRS', '/usr/share/ubuntu:/usr/local/share/:/usr/share/:/var/lib/snapd/desktop'), ('PYTHONPATH', '/opt/ros/humble/lib/python3.10/site-packages:/opt/ros/humble/local/lib/python3.10/dist-packages'), ('HTTP_PROXY', 'http://127.0.0.1:7897/'), ('LC_NUMERIC', 'zh_CN.UTF-8'), ('LC_PAPER', 'zh_CN.UTF-8'), ('RAW_TERMINAL_COLOR_CYAN', '\x1b[0;36m'), ('RAW_TERMINAL_COLOR_LIGHT_BLUE', '\x1b[1;34m'), ('RTW_COLOR_ERROR', '\\e[0;31m'), ('COLCON', '1'), ('VTE_VERSION', '6800'), ('RAW_TERMINAL_COLOR_LIGHT_RED', '\x1b[1;31m'), ('CMAKE_PREFIX_PATH', '/home/astra/Ti5_controller/install/bringup:/home/astra/Ti5_controller/install/Ti5_hardware_interface:/home/astra/Ti5_controller/install/arms_description:/opt/ros/humble'), ('RAW_TERMINAL_COLOR_NC', '\x1b[0m')]), 'shell': False}
[0.013068] (Ti5_hardware_interface) JobProgress: {'identifier': 'Ti5_hardware_interface', 'progress': 'cmake'}
[0.013374] (Ti5_hardware_interface) JobProgress: {'identifier': 'Ti5_hardware_interface', 'progress': 'build'}
[0.013583] (Ti5_hardware_interface) Command: {'cmd': ['/usr/bin/cmake', '--build', '/home/astra/Ti5_controller/build/Ti5_hardware_interface', '--', '-j24', '-l24'], 'cwd': '/home/astra/Ti5_controller/build/Ti5_hardware_interface', 'env': OrderedDict([('RAW_TERMINAL_COLOR_LIGHT_CYAN', '\x1b[1;36m'), ('LESSOPEN', '| /usr/bin/lesspipe %s'), ('HTTPS_PROXY', 'http://127.0.0.1:7897/'), ('no_proxy', 'localhost,127.0.0.1,192.168.0.0/16,10.0.0.0/8,172.16.0.0/12,::1'), ('LANGUAGE', 'zh_CN:en_US:en'), ('USER', 'astra'), ('LC_TIME', 'zh_CN.UTF-8'), ('all_proxy', 'socks://127.0.0.1:7897/'), ('TERMINAL_COLOR_USER_INPUT_DECISION', '\\e[0;35m'), ('XDG_SESSION_TYPE', 'wayland'), ('TERMINAL_COLOR_GREEN', '\\e[0;32m'), ('RAW_TERMINAL_COLOR_WHITE', '\x1b[1;37m'), ('RAW_TERMINAL_COLOR_GRAY', '\x1b[1;30m'), ('SHLVL', '1'), ('LD_LIBRARY_PATH', '/home/astra/Ti5_controller/install/Ti5_hardware_interface/lib:/opt/ros/humble/opt/rviz_ogre_vendor/lib:/opt/ros/humble/lib/x86_64-linux-gnu:/opt/ros/humble/lib'), ('HOME', '/home/astra'), ('ROS_WS_CACHE_SOURCED_TIME', '0'), ('OLDPWD', '/home/astra/Ti5_controller/src/Ti5_arms_controller/launch'), ('DESKTOP_SESSION', 'ubuntu'), ('TERMINAL_COLOR_LIGHT_GREEN', '\\e[1;32m'), ('NO_PROXY', 'localhost,127.0.0.1,192.168.0.0/16,10.0.0.0/8,172.16.0.0/12,::1'), ('RAW_TERMINAL_COLOR_BLACK', '\x1b[0;30m'), ('RAW_TERMINAL_COLOR_LIGHT_GRAY', '\x1b[0;37m'), ('ROS_PYTHON_VERSION', '3'), ('GNOME_SHELL_SESSION_MODE', 'ubuntu'), ('GTK_MODULES', 'gail:atk-bridge'), ('TERMINAL_COLOR_BLUE', '\\e[0;34m'), ('TERMINAL_COLOR_RED', '\\e[0;31m'), ('LC_MONETARY', 'zh_CN.UTF-8'), ('SYSTEMD_EXEC_PID', '2030'), ('DBUS_SESSION_BUS_ADDRESS', 'unix:path=/run/user/1000/bus'), ('COLORTERM', 'truecolor'), ('TERMINAL_COLOR_LIGHT_BLUE', '\\e[1;34m'), ('TERMINAL_COLOR_CYAN', '\\e[0;36m'), ('RAW_TERMINAL_COLOR_BROWN', '\x1b[0;33m'), ('TERMINAL_COLOR_LIGHT_RED', '\\e[1;31m'), ('RAW_TERMINAL_COLOR_PURPLE', '\x1b[0;35m'), ('IM_CONFIG_PHASE', '1'), ('WAYLAND_DISPLAY', 'wayland-0'), ('https_proxy', 'http://127.0.0.1:7897/'), ('COLCON_PREFIX_PATH', '/home/astra/Ti5_controller/install'), ('ROS_DISTRO', 'humble'), ('TERMINAL_COLOR_NC', '\\e[0m'), ('TERMINAL_COLOR_LIGHT_CYAN', '\\e[1;36m'), ('LOGNAME', 'astra'), ('ALL_PROXY', 'socks://127.0.0.1:7897/'), ('http_proxy', 'http://127.0.0.1:7897/'), ('_', '/usr/bin/colcon'), ('ROS_VERSION', '2'), ('XDG_SESSION_CLASS', 'user'), ('RAW_TERMINAL_COLOR_LIGHT_PURPLE', '\x1b[1;35m'), ('RAW_TERMINAL_COLOR_YELLOW', '\x1b[1;33m'), ('TERMINAL_COLOR_USER_CONFIRMATION', '\\e[0;34m'), ('USERNAME', 'astra'), ('TERM', 'xterm-256color'), ('GNOME_DESKTOP_SESSION_ID', 'this-is-deprecated'), ('ROS_LOCALHOST_ONLY', '0'), ('TERMINAL_COLOR_WHITE', '\\e[1;37m'), ('TERMINAL_COLOR_GRAY', '\\e[1;30m'), ('PATH', '/opt/ros/humble/bin:/home/astra/.local/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin:/snap/bin'), ('SESSION_MANAGER', 'local/astra:@/tmp/.ICE-unix/1998,unix/astra:/tmp/.ICE-unix/1998'), ('PAPERSIZE', 'a4'), ('XDG_MENU_PREFIX', 'gnome-'), ('LC_ADDRESS', 'zh_CN.UTF-8'), ('GNOME_TERMINAL_SCREEN', '/org/gnome/Terminal/screen/73b3ed37_f531_41de_aa04_9e6200a5b673'), ('GNOME_SETUP_DISPLAY', ':1'), ('XDG_RUNTIME_DIR', '/run/user/1000'), ('RTW_COLOR_NOTIFY_USER', '\\e[1;33m'), ('TERMINAL_COLOR_LIGHT_GRAY', '\\e[0;37m'), ('TERMINAL_COLOR_BLACK', '\\e[0;30m'), ('DISPLAY', ':0'), ('LANG', 'zh_CN.UTF-8'), ('XDG_CURRENT_DESKTOP', 'ubuntu:GNOME'), ('LC_TELEPHONE', 'zh_CN.UTF-8'), ('RMW_IMPLEMENTATION', 'rmw_cyclonedds_cpp'), ('XMODIFIERS', '@im=ibus'), ('XDG_SESSION_DESKTOP', 'ubuntu'), ('XAUTHORITY', '/run/user/1000/.mutter-Xwaylandauth.W01X52'), ('LS_COLORS', 'rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.webp=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36:'), ('GNOME_TERMINAL_SERVICE', ':1.677'), ('SSH_AGENT_LAUNCHER', 'gnome-keyring'), ('SSH_AUTH_SOCK', '/run/user/1000/keyring/ssh'), ('AMENT_PREFIX_PATH', '/home/astra/Ti5_controller/install/bringup:/home/astra/Ti5_controller/install/Ti5_hardware_interface:/home/astra/Ti5_controller/install/arms_description:/opt/ros/humble'), ('SHELL', '/bin/bash'), ('LC_NAME', 'zh_CN.UTF-8'), ('TERMINAL_COLOR_BROWN', '\\e[0;33m'), ('QT_ACCESSIBILITY', '1'), ('RAW_TERMINAL_COLOR_GREEN', '\x1b[0;32m'), ('GDMSESSION', 'ubuntu'), ('LESSCLOSE', '/usr/bin/lesspipe %s %s'), ('TERMINAL_COLOR_PURPLE', '\\e[0;35m'), ('LC_MEASUREMENT', 'zh_CN.UTF-8'), ('RAW_TERMINAL_COLOR_LIGHT_GREEN', '\x1b[1;32m'), ('TERMINAL_COLOR_USER_NOTICE', '\\e[1;33m'), ('LC_IDENTIFICATION', 'zh_CN.UTF-8'), ('QT_IM_MODULE', 'ibus'), ('TERMINAL_COLOR_LIGHT_PURPLE', '\\e[1;35m'), ('TERMINAL_COLOR_YELLOW', '\\e[1;33m'), ('PWD', '/home/astra/Ti5_controller/build/Ti5_hardware_interface'), ('RAW_TERMINAL_COLOR_BLUE', '\x1b[0;34m'), ('XDG_CONFIG_DIRS', '/etc/xdg/xdg-ubuntu:/etc/xdg'), ('RAW_TERMINAL_COLOR_RED', '\x1b[0;31m'), ('XDG_DATA_DIRS', '/usr/share/ubuntu:/usr/local/share/:/usr/share/:/var/lib/snapd/desktop'), ('PYTHONPATH', '/opt/ros/humble/lib/python3.10/site-packages:/opt/ros/humble/local/lib/python3.10/dist-packages'), ('HTTP_PROXY', 'http://127.0.0.1:7897/'), ('LC_NUMERIC', 'zh_CN.UTF-8'), ('LC_PAPER', 'zh_CN.UTF-8'), ('RAW_TERMINAL_COLOR_CYAN', '\x1b[0;36m'), ('RAW_TERMINAL_COLOR_LIGHT_BLUE', '\x1b[1;34m'), ('RTW_COLOR_ERROR', '\\e[0;31m'), ('COLCON', '1'), ('VTE_VERSION', '6800'), ('RAW_TERMINAL_COLOR_LIGHT_RED', '\x1b[1;31m'), ('CMAKE_PREFIX_PATH', '/home/astra/Ti5_controller/install/bringup:/home/astra/Ti5_controller/install/Ti5_hardware_interface:/home/astra/Ti5_controller/install/arms_description:/opt/ros/humble'), ('RAW_TERMINAL_COLOR_NC', '\x1b[0m')]), 'shell': False}
[0.014662] (arms_description) JobProgress: {'identifier': 'arms_description', 'progress': 'cmake'}
[0.014877] (arms_description) JobProgress: {'identifier': 'arms_description', 'progress': 'build'}
[0.015055] (arms_description) Command: {'cmd': ['/usr/bin/cmake', '--build', '/home/astra/Ti5_controller/build/arms_description', '--', '-j24', '-l24'], 'cwd': '/home/astra/Ti5_controller/build/arms_description', 'env': OrderedDict([('RAW_TERMINAL_COLOR_LIGHT_CYAN', '\x1b[1;36m'), ('LESSOPEN', '| /usr/bin/lesspipe %s'), ('HTTPS_PROXY', 'http://127.0.0.1:7897/'), ('no_proxy', 'localhost,127.0.0.1,192.168.0.0/16,10.0.0.0/8,172.16.0.0/12,::1'), ('LANGUAGE', 'zh_CN:en_US:en'), ('USER', 'astra'), ('LC_TIME', 'zh_CN.UTF-8'), ('all_proxy', 'socks://127.0.0.1:7897/'), ('TERMINAL_COLOR_USER_INPUT_DECISION', '\\e[0;35m'), ('XDG_SESSION_TYPE', 'wayland'), ('TERMINAL_COLOR_GREEN', '\\e[0;32m'), ('RAW_TERMINAL_COLOR_WHITE', '\x1b[1;37m'), ('RAW_TERMINAL_COLOR_GRAY', '\x1b[1;30m'), ('SHLVL', '1'), ('LD_LIBRARY_PATH', '/home/astra/Ti5_controller/install/Ti5_hardware_interface/lib:/opt/ros/humble/opt/rviz_ogre_vendor/lib:/opt/ros/humble/lib/x86_64-linux-gnu:/opt/ros/humble/lib'), ('HOME', '/home/astra'), ('ROS_WS_CACHE_SOURCED_TIME', '0'), ('OLDPWD', '/home/astra/Ti5_controller/src/Ti5_arms_controller/launch'), ('DESKTOP_SESSION', 'ubuntu'), ('TERMINAL_COLOR_LIGHT_GREEN', '\\e[1;32m'), ('NO_PROXY', 'localhost,127.0.0.1,192.168.0.0/16,10.0.0.0/8,172.16.0.0/12,::1'), ('RAW_TERMINAL_COLOR_BLACK', '\x1b[0;30m'), ('RAW_TERMINAL_COLOR_LIGHT_GRAY', '\x1b[0;37m'), ('ROS_PYTHON_VERSION', '3'), ('GNOME_SHELL_SESSION_MODE', 'ubuntu'), ('GTK_MODULES', 'gail:atk-bridge'), ('TERMINAL_COLOR_BLUE', '\\e[0;34m'), ('TERMINAL_COLOR_RED', '\\e[0;31m'), ('LC_MONETARY', 'zh_CN.UTF-8'), ('SYSTEMD_EXEC_PID', '2030'), ('DBUS_SESSION_BUS_ADDRESS', 'unix:path=/run/user/1000/bus'), ('COLORTERM', 'truecolor'), ('TERMINAL_COLOR_LIGHT_BLUE', '\\e[1;34m'), ('TERMINAL_COLOR_CYAN', '\\e[0;36m'), ('RAW_TERMINAL_COLOR_BROWN', '\x1b[0;33m'), ('TERMINAL_COLOR_LIGHT_RED', '\\e[1;31m'), ('RAW_TERMINAL_COLOR_PURPLE', '\x1b[0;35m'), ('IM_CONFIG_PHASE', '1'), ('WAYLAND_DISPLAY', 'wayland-0'), ('https_proxy', 'http://127.0.0.1:7897/'), ('COLCON_PREFIX_PATH', '/home/astra/Ti5_controller/install'), ('ROS_DISTRO', 'humble'), ('TERMINAL_COLOR_NC', '\\e[0m'), ('TERMINAL_COLOR_LIGHT_CYAN', '\\e[1;36m'), ('LOGNAME', 'astra'), ('ALL_PROXY', 'socks://127.0.0.1:7897/'), ('http_proxy', 'http://127.0.0.1:7897/'), ('_', '/usr/bin/colcon'), ('ROS_VERSION', '2'), ('XDG_SESSION_CLASS', 'user'), ('RAW_TERMINAL_COLOR_LIGHT_PURPLE', '\x1b[1;35m'), ('RAW_TERMINAL_COLOR_YELLOW', '\x1b[1;33m'), ('TERMINAL_COLOR_USER_CONFIRMATION', '\\e[0;34m'), ('USERNAME', 'astra'), ('TERM', 'xterm-256color'), ('GNOME_DESKTOP_SESSION_ID', 'this-is-deprecated'), ('ROS_LOCALHOST_ONLY', '0'), ('TERMINAL_COLOR_WHITE', '\\e[1;37m'), ('TERMINAL_COLOR_GRAY', '\\e[1;30m'), ('PATH', '/opt/ros/humble/bin:/home/astra/.local/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin:/snap/bin'), ('SESSION_MANAGER', 'local/astra:@/tmp/.ICE-unix/1998,unix/astra:/tmp/.ICE-unix/1998'), ('PAPERSIZE', 'a4'), ('XDG_MENU_PREFIX', 'gnome-'), ('LC_ADDRESS', 'zh_CN.UTF-8'), ('GNOME_TERMINAL_SCREEN', '/org/gnome/Terminal/screen/73b3ed37_f531_41de_aa04_9e6200a5b673'), ('GNOME_SETUP_DISPLAY', ':1'), ('XDG_RUNTIME_DIR', '/run/user/1000'), ('RTW_COLOR_NOTIFY_USER', '\\e[1;33m'), ('TERMINAL_COLOR_LIGHT_GRAY', '\\e[0;37m'), ('TERMINAL_COLOR_BLACK', '\\e[0;30m'), ('DISPLAY', ':0'), ('LANG', 'zh_CN.UTF-8'), ('XDG_CURRENT_DESKTOP', 'ubuntu:GNOME'), ('LC_TELEPHONE', 'zh_CN.UTF-8'), ('RMW_IMPLEMENTATION', 'rmw_cyclonedds_cpp'), ('XMODIFIERS', '@im=ibus'), ('XDG_SESSION_DESKTOP', 'ubuntu'), ('XAUTHORITY', '/run/user/1000/.mutter-Xwaylandauth.W01X52'), ('LS_COLORS', 'rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.webp=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36:'), ('GNOME_TERMINAL_SERVICE', ':1.677'), ('SSH_AGENT_LAUNCHER', 'gnome-keyring'), ('SSH_AUTH_SOCK', '/run/user/1000/keyring/ssh'), ('AMENT_PREFIX_PATH', '/home/astra/Ti5_controller/install/bringup:/home/astra/Ti5_controller/install/Ti5_hardware_interface:/home/astra/Ti5_controller/install/arms_description:/opt/ros/humble'), ('SHELL', '/bin/bash'), ('LC_NAME', 'zh_CN.UTF-8'), ('TERMINAL_COLOR_BROWN', '\\e[0;33m'), ('QT_ACCESSIBILITY', '1'), ('RAW_TERMINAL_COLOR_GREEN', '\x1b[0;32m'), ('GDMSESSION', 'ubuntu'), ('LESSCLOSE', '/usr/bin/lesspipe %s %s'), ('TERMINAL_COLOR_PURPLE', '\\e[0;35m'), ('LC_MEASUREMENT', 'zh_CN.UTF-8'), ('RAW_TERMINAL_COLOR_LIGHT_GREEN', '\x1b[1;32m'), ('TERMINAL_COLOR_USER_NOTICE', '\\e[1;33m'), ('LC_IDENTIFICATION', 'zh_CN.UTF-8'), ('QT_IM_MODULE', 'ibus'), ('TERMINAL_COLOR_LIGHT_PURPLE', '\\e[1;35m'), ('TERMINAL_COLOR_YELLOW', '\\e[1;33m'), ('PWD', '/home/astra/Ti5_controller/build/arms_description'), ('RAW_TERMINAL_COLOR_BLUE', '\x1b[0;34m'), ('XDG_CONFIG_DIRS', '/etc/xdg/xdg-ubuntu:/etc/xdg'), ('RAW_TERMINAL_COLOR_RED', '\x1b[0;31m'), ('XDG_DATA_DIRS', '/usr/share/ubuntu:/usr/local/share/:/usr/share/:/var/lib/snapd/desktop'), ('PYTHONPATH', '/opt/ros/humble/lib/python3.10/site-packages:/opt/ros/humble/local/lib/python3.10/dist-packages'), ('HTTP_PROXY', 'http://127.0.0.1:7897/'), ('LC_NUMERIC', 'zh_CN.UTF-8'), ('LC_PAPER', 'zh_CN.UTF-8'), ('RAW_TERMINAL_COLOR_CYAN', '\x1b[0;36m'), ('RAW_TERMINAL_COLOR_LIGHT_BLUE', '\x1b[1;34m'), ('RTW_COLOR_ERROR', '\\e[0;31m'), ('COLCON', '1'), ('VTE_VERSION', '6800'), ('RAW_TERMINAL_COLOR_LIGHT_RED', '\x1b[1;31m'), ('CMAKE_PREFIX_PATH', '/home/astra/Ti5_controller/install/bringup:/home/astra/Ti5_controller/install/Ti5_hardware_interface:/home/astra/Ti5_controller/install/arms_description:/opt/ros/humble'), ('RAW_TERMINAL_COLOR_NC', '\x1b[0m')]), 'shell': False}
[0.017277] (bringup) JobProgress: {'identifier': 'bringup', 'progress': 'cmake'}
[0.017511] (bringup) JobProgress: {'identifier': 'bringup', 'progress': 'build'}
[0.017677] (bringup) Command: {'cmd': ['/usr/bin/cmake', '--build', '/home/astra/Ti5_controller/build/bringup', '--', '-j24', '-l24'], 'cwd': '/home/astra/Ti5_controller/build/bringup', 'env': OrderedDict([('RAW_TERMINAL_COLOR_LIGHT_CYAN', '\x1b[1;36m'), ('LESSOPEN', '| /usr/bin/lesspipe %s'), ('HTTPS_PROXY', 'http://127.0.0.1:7897/'), ('no_proxy', 'localhost,127.0.0.1,192.168.0.0/16,10.0.0.0/8,172.16.0.0/12,::1'), ('LANGUAGE', 'zh_CN:en_US:en'), ('USER', 'astra'), ('LC_TIME', 'zh_CN.UTF-8'), ('all_proxy', 'socks://127.0.0.1:7897/'), ('TERMINAL_COLOR_USER_INPUT_DECISION', '\\e[0;35m'), ('XDG_SESSION_TYPE', 'wayland'), ('TERMINAL_COLOR_GREEN', '\\e[0;32m'), ('RAW_TERMINAL_COLOR_WHITE', '\x1b[1;37m'), ('RAW_TERMINAL_COLOR_GRAY', '\x1b[1;30m'), ('SHLVL', '1'), ('LD_LIBRARY_PATH', '/home/astra/Ti5_controller/install/Ti5_hardware_interface/lib:/opt/ros/humble/opt/rviz_ogre_vendor/lib:/opt/ros/humble/lib/x86_64-linux-gnu:/opt/ros/humble/lib'), ('HOME', '/home/astra'), ('ROS_WS_CACHE_SOURCED_TIME', '0'), ('OLDPWD', '/home/astra/Ti5_controller/src/Ti5_arms_controller/launch'), ('DESKTOP_SESSION', 'ubuntu'), ('TERMINAL_COLOR_LIGHT_GREEN', '\\e[1;32m'), ('NO_PROXY', 'localhost,127.0.0.1,192.168.0.0/16,10.0.0.0/8,172.16.0.0/12,::1'), ('RAW_TERMINAL_COLOR_BLACK', '\x1b[0;30m'), ('RAW_TERMINAL_COLOR_LIGHT_GRAY', '\x1b[0;37m'), ('ROS_PYTHON_VERSION', '3'), ('GNOME_SHELL_SESSION_MODE', 'ubuntu'), ('GTK_MODULES', 'gail:atk-bridge'), ('TERMINAL_COLOR_BLUE', '\\e[0;34m'), ('TERMINAL_COLOR_RED', '\\e[0;31m'), ('LC_MONETARY', 'zh_CN.UTF-8'), ('SYSTEMD_EXEC_PID', '2030'), ('DBUS_SESSION_BUS_ADDRESS', 'unix:path=/run/user/1000/bus'), ('COLORTERM', 'truecolor'), ('TERMINAL_COLOR_LIGHT_BLUE', '\\e[1;34m'), ('TERMINAL_COLOR_CYAN', '\\e[0;36m'), ('RAW_TERMINAL_COLOR_BROWN', '\x1b[0;33m'), ('TERMINAL_COLOR_LIGHT_RED', '\\e[1;31m'), ('RAW_TERMINAL_COLOR_PURPLE', '\x1b[0;35m'), ('IM_CONFIG_PHASE', '1'), ('WAYLAND_DISPLAY', 'wayland-0'), ('https_proxy', 'http://127.0.0.1:7897/'), ('COLCON_PREFIX_PATH', '/home/astra/Ti5_controller/install'), ('ROS_DISTRO', 'humble'), ('TERMINAL_COLOR_NC', '\\e[0m'), ('TERMINAL_COLOR_LIGHT_CYAN', '\\e[1;36m'), ('LOGNAME', 'astra'), ('ALL_PROXY', 'socks://127.0.0.1:7897/'), ('http_proxy', 'http://127.0.0.1:7897/'), ('_', '/usr/bin/colcon'), ('ROS_VERSION', '2'), ('XDG_SESSION_CLASS', 'user'), ('RAW_TERMINAL_COLOR_LIGHT_PURPLE', '\x1b[1;35m'), ('RAW_TERMINAL_COLOR_YELLOW', '\x1b[1;33m'), ('TERMINAL_COLOR_USER_CONFIRMATION', '\\e[0;34m'), ('USERNAME', 'astra'), ('TERM', 'xterm-256color'), ('GNOME_DESKTOP_SESSION_ID', 'this-is-deprecated'), ('ROS_LOCALHOST_ONLY', '0'), ('TERMINAL_COLOR_WHITE', '\\e[1;37m'), ('TERMINAL_COLOR_GRAY', '\\e[1;30m'), ('PATH', '/opt/ros/humble/bin:/home/astra/.local/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin:/snap/bin'), ('SESSION_MANAGER', 'local/astra:@/tmp/.ICE-unix/1998,unix/astra:/tmp/.ICE-unix/1998'), ('PAPERSIZE', 'a4'), ('XDG_MENU_PREFIX', 'gnome-'), ('LC_ADDRESS', 'zh_CN.UTF-8'), ('GNOME_TERMINAL_SCREEN', '/org/gnome/Terminal/screen/73b3ed37_f531_41de_aa04_9e6200a5b673'), ('GNOME_SETUP_DISPLAY', ':1'), ('XDG_RUNTIME_DIR', '/run/user/1000'), ('RTW_COLOR_NOTIFY_USER', '\\e[1;33m'), ('TERMINAL_COLOR_LIGHT_GRAY', '\\e[0;37m'), ('TERMINAL_COLOR_BLACK', '\\e[0;30m'), ('DISPLAY', ':0'), ('LANG', 'zh_CN.UTF-8'), ('XDG_CURRENT_DESKTOP', 'ubuntu:GNOME'), ('LC_TELEPHONE', 'zh_CN.UTF-8'), ('RMW_IMPLEMENTATION', 'rmw_cyclonedds_cpp'), ('XMODIFIERS', '@im=ibus'), ('XDG_SESSION_DESKTOP', 'ubuntu'), ('XAUTHORITY', '/run/user/1000/.mutter-Xwaylandauth.W01X52'), ('LS_COLORS', 'rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.webp=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36:'), ('GNOME_TERMINAL_SERVICE', ':1.677'), ('SSH_AGENT_LAUNCHER', 'gnome-keyring'), ('SSH_AUTH_SOCK', '/run/user/1000/keyring/ssh'), ('AMENT_PREFIX_PATH', '/home/astra/Ti5_controller/install/bringup:/home/astra/Ti5_controller/install/Ti5_hardware_interface:/home/astra/Ti5_controller/install/arms_description:/opt/ros/humble'), ('SHELL', '/bin/bash'), ('LC_NAME', 'zh_CN.UTF-8'), ('TERMINAL_COLOR_BROWN', '\\e[0;33m'), ('QT_ACCESSIBILITY', '1'), ('RAW_TERMINAL_COLOR_GREEN', '\x1b[0;32m'), ('GDMSESSION', 'ubuntu'), ('LESSCLOSE', '/usr/bin/lesspipe %s %s'), ('TERMINAL_COLOR_PURPLE', '\\e[0;35m'), ('LC_MEASUREMENT', 'zh_CN.UTF-8'), ('RAW_TERMINAL_COLOR_LIGHT_GREEN', '\x1b[1;32m'), ('TERMINAL_COLOR_USER_NOTICE', '\\e[1;33m'), ('LC_IDENTIFICATION', 'zh_CN.UTF-8'), ('QT_IM_MODULE', 'ibus'), ('TERMINAL_COLOR_LIGHT_PURPLE', '\\e[1;35m'), ('TERMINAL_COLOR_YELLOW', '\\e[1;33m'), ('PWD', '/home/astra/Ti5_controller/build/bringup'), ('RAW_TERMINAL_COLOR_BLUE', '\x1b[0;34m'), ('XDG_CONFIG_DIRS', '/etc/xdg/xdg-ubuntu:/etc/xdg'), ('RAW_TERMINAL_COLOR_RED', '\x1b[0;31m'), ('XDG_DATA_DIRS', '/usr/share/ubuntu:/usr/local/share/:/usr/share/:/var/lib/snapd/desktop'), ('PYTHONPATH', '/opt/ros/humble/lib/python3.10/site-packages:/opt/ros/humble/local/lib/python3.10/dist-packages'), ('HTTP_PROXY', 'http://127.0.0.1:7897/'), ('LC_NUMERIC', 'zh_CN.UTF-8'), ('LC_PAPER', 'zh_CN.UTF-8'), ('RAW_TERMINAL_COLOR_CYAN', '\x1b[0;36m'), ('RAW_TERMINAL_COLOR_LIGHT_BLUE', '\x1b[1;34m'), ('RTW_COLOR_ERROR', '\\e[0;31m'), ('COLCON', '1'), ('VTE_VERSION', '6800'), ('RAW_TERMINAL_COLOR_LIGHT_RED', '\x1b[1;31m'), ('CMAKE_PREFIX_PATH', '/home/astra/Ti5_controller/install/bringup:/home/astra/Ti5_controller/install/Ti5_hardware_interface:/home/astra/Ti5_controller/install/arms_description:/opt/ros/humble'), ('RAW_TERMINAL_COLOR_NC', '\x1b[0m')]), 'shell': False}
[0.046718] (bringup) CommandEnded: {'returncode': 0}
[0.049267] (arms_description) CommandEnded: {'returncode': 0}
[0.057508] (Ti5_hardware_interface) StdoutLine: {'line': b'[ 33%] Built target gmock\n'}
[0.057822] (Ti5_hardware_interface) StdoutLine: {'line': b'[ 55%] Built target gmock_main\n'}
[0.061054] (Ti5_arms_controller) StdoutLine: {'line': b'[ 13%] Built target Ti5_arms_controller_parameters\n'}
[0.065436] (Ti5_hardware_interface) StdoutLine: {'line': b'[ 77%] Built target Ti5_hardware_interface\n'}
[0.066180] (Ti5_arms_controller) StdoutLine: {'line': b'[ 26%] Built target gmock_main\n'}
[0.069090] (Ti5_arms_controller) StdoutLine: {'line': b'[ 46%] Built target gmock\n'}
[0.073400] (Ti5_arms_controller) StdoutLine: {'line': b'\x1b[35m\x1b[1mConsolidate compiler generated dependencies of target Ti5_arms_controller\x1b[0m\n'}
[0.075208] (bringup) JobProgress: {'identifier': 'bringup', 'progress': 'install'}
[0.081398] (bringup) Command: {'cmd': ['/usr/bin/cmake', '--install', '/home/astra/Ti5_controller/build/bringup'], 'cwd': '/home/astra/Ti5_controller/build/bringup', 'env': OrderedDict([('RAW_TERMINAL_COLOR_LIGHT_CYAN', '\x1b[1;36m'), ('LESSOPEN', '| /usr/bin/lesspipe %s'), ('HTTPS_PROXY', 'http://127.0.0.1:7897/'), ('no_proxy', 'localhost,127.0.0.1,192.168.0.0/16,10.0.0.0/8,172.16.0.0/12,::1'), ('LANGUAGE', 'zh_CN:en_US:en'), ('USER', 'astra'), ('LC_TIME', 'zh_CN.UTF-8'), ('all_proxy', 'socks://127.0.0.1:7897/'), ('TERMINAL_COLOR_USER_INPUT_DECISION', '\\e[0;35m'), ('XDG_SESSION_TYPE', 'wayland'), ('TERMINAL_COLOR_GREEN', '\\e[0;32m'), ('RAW_TERMINAL_COLOR_WHITE', '\x1b[1;37m'), ('RAW_TERMINAL_COLOR_GRAY', '\x1b[1;30m'), ('SHLVL', '1'), ('LD_LIBRARY_PATH', '/home/astra/Ti5_controller/install/Ti5_hardware_interface/lib:/opt/ros/humble/opt/rviz_ogre_vendor/lib:/opt/ros/humble/lib/x86_64-linux-gnu:/opt/ros/humble/lib'), ('HOME', '/home/astra'), ('ROS_WS_CACHE_SOURCED_TIME', '0'), ('OLDPWD', '/home/astra/Ti5_controller/src/Ti5_arms_controller/launch'), ('DESKTOP_SESSION', 'ubuntu'), ('TERMINAL_COLOR_LIGHT_GREEN', '\\e[1;32m'), ('NO_PROXY', 'localhost,127.0.0.1,192.168.0.0/16,10.0.0.0/8,172.16.0.0/12,::1'), ('RAW_TERMINAL_COLOR_BLACK', '\x1b[0;30m'), ('RAW_TERMINAL_COLOR_LIGHT_GRAY', '\x1b[0;37m'), ('ROS_PYTHON_VERSION', '3'), ('GNOME_SHELL_SESSION_MODE', 'ubuntu'), ('GTK_MODULES', 'gail:atk-bridge'), ('TERMINAL_COLOR_BLUE', '\\e[0;34m'), ('TERMINAL_COLOR_RED', '\\e[0;31m'), ('LC_MONETARY', 'zh_CN.UTF-8'), ('SYSTEMD_EXEC_PID', '2030'), ('DBUS_SESSION_BUS_ADDRESS', 'unix:path=/run/user/1000/bus'), ('COLORTERM', 'truecolor'), ('TERMINAL_COLOR_LIGHT_BLUE', '\\e[1;34m'), ('TERMINAL_COLOR_CYAN', '\\e[0;36m'), ('RAW_TERMINAL_COLOR_BROWN', '\x1b[0;33m'), ('TERMINAL_COLOR_LIGHT_RED', '\\e[1;31m'), ('RAW_TERMINAL_COLOR_PURPLE', '\x1b[0;35m'), ('IM_CONFIG_PHASE', '1'), ('WAYLAND_DISPLAY', 'wayland-0'), ('https_proxy', 'http://127.0.0.1:7897/'), ('COLCON_PREFIX_PATH', '/home/astra/Ti5_controller/install'), ('ROS_DISTRO', 'humble'), ('TERMINAL_COLOR_NC', '\\e[0m'), ('TERMINAL_COLOR_LIGHT_CYAN', '\\e[1;36m'), ('LOGNAME', 'astra'), ('ALL_PROXY', 'socks://127.0.0.1:7897/'), ('http_proxy', 'http://127.0.0.1:7897/'), ('_', '/usr/bin/colcon'), ('ROS_VERSION', '2'), ('XDG_SESSION_CLASS', 'user'), ('RAW_TERMINAL_COLOR_LIGHT_PURPLE', '\x1b[1;35m'), ('RAW_TERMINAL_COLOR_YELLOW', '\x1b[1;33m'), ('TERMINAL_COLOR_USER_CONFIRMATION', '\\e[0;34m'), ('USERNAME', 'astra'), ('TERM', 'xterm-256color'), ('GNOME_DESKTOP_SESSION_ID', 'this-is-deprecated'), ('ROS_LOCALHOST_ONLY', '0'), ('TERMINAL_COLOR_WHITE', '\\e[1;37m'), ('TERMINAL_COLOR_GRAY', '\\e[1;30m'), ('PATH', '/opt/ros/humble/bin:/home/astra/.local/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin:/snap/bin'), ('SESSION_MANAGER', 'local/astra:@/tmp/.ICE-unix/1998,unix/astra:/tmp/.ICE-unix/1998'), ('PAPERSIZE', 'a4'), ('XDG_MENU_PREFIX', 'gnome-'), ('LC_ADDRESS', 'zh_CN.UTF-8'), ('GNOME_TERMINAL_SCREEN', '/org/gnome/Terminal/screen/73b3ed37_f531_41de_aa04_9e6200a5b673'), ('GNOME_SETUP_DISPLAY', ':1'), ('XDG_RUNTIME_DIR', '/run/user/1000'), ('RTW_COLOR_NOTIFY_USER', '\\e[1;33m'), ('TERMINAL_COLOR_LIGHT_GRAY', '\\e[0;37m'), ('TERMINAL_COLOR_BLACK', '\\e[0;30m'), ('DISPLAY', ':0'), ('LANG', 'zh_CN.UTF-8'), ('XDG_CURRENT_DESKTOP', 'ubuntu:GNOME'), ('LC_TELEPHONE', 'zh_CN.UTF-8'), ('RMW_IMPLEMENTATION', 'rmw_cyclonedds_cpp'), ('XMODIFIERS', '@im=ibus'), ('XDG_SESSION_DESKTOP', 'ubuntu'), ('XAUTHORITY', '/run/user/1000/.mutter-Xwaylandauth.W01X52'), ('LS_COLORS', 'rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.webp=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36:'), ('GNOME_TERMINAL_SERVICE', ':1.677'), ('SSH_AGENT_LAUNCHER', 'gnome-keyring'), ('SSH_AUTH_SOCK', '/run/user/1000/keyring/ssh'), ('AMENT_PREFIX_PATH', '/home/astra/Ti5_controller/install/bringup:/home/astra/Ti5_controller/install/Ti5_hardware_interface:/home/astra/Ti5_controller/install/arms_description:/opt/ros/humble'), ('SHELL', '/bin/bash'), ('LC_NAME', 'zh_CN.UTF-8'), ('TERMINAL_COLOR_BROWN', '\\e[0;33m'), ('QT_ACCESSIBILITY', '1'), ('RAW_TERMINAL_COLOR_GREEN', '\x1b[0;32m'), ('GDMSESSION', 'ubuntu'), ('LESSCLOSE', '/usr/bin/lesspipe %s %s'), ('TERMINAL_COLOR_PURPLE', '\\e[0;35m'), ('LC_MEASUREMENT', 'zh_CN.UTF-8'), ('RAW_TERMINAL_COLOR_LIGHT_GREEN', '\x1b[1;32m'), ('TERMINAL_COLOR_USER_NOTICE', '\\e[1;33m'), ('LC_IDENTIFICATION', 'zh_CN.UTF-8'), ('QT_IM_MODULE', 'ibus'), ('TERMINAL_COLOR_LIGHT_PURPLE', '\\e[1;35m'), ('TERMINAL_COLOR_YELLOW', '\\e[1;33m'), ('PWD', '/home/astra/Ti5_controller/build/bringup'), ('RAW_TERMINAL_COLOR_BLUE', '\x1b[0;34m'), ('XDG_CONFIG_DIRS', '/etc/xdg/xdg-ubuntu:/etc/xdg'), ('RAW_TERMINAL_COLOR_RED', '\x1b[0;31m'), ('XDG_DATA_DIRS', '/usr/share/ubuntu:/usr/local/share/:/usr/share/:/var/lib/snapd/desktop'), ('PYTHONPATH', '/opt/ros/humble/lib/python3.10/site-packages:/opt/ros/humble/local/lib/python3.10/dist-packages'), ('HTTP_PROXY', 'http://127.0.0.1:7897/'), ('LC_NUMERIC', 'zh_CN.UTF-8'), ('LC_PAPER', 'zh_CN.UTF-8'), ('RAW_TERMINAL_COLOR_CYAN', '\x1b[0;36m'), ('RAW_TERMINAL_COLOR_LIGHT_BLUE', '\x1b[1;34m'), ('RTW_COLOR_ERROR', '\\e[0;31m'), ('COLCON', '1'), ('VTE_VERSION', '6800'), ('RAW_TERMINAL_COLOR_LIGHT_RED', '\x1b[1;31m'), ('CMAKE_PREFIX_PATH', '/home/astra/Ti5_controller/install/bringup:/home/astra/Ti5_controller/install/Ti5_hardware_interface:/home/astra/Ti5_controller/install/arms_description:/opt/ros/humble'), ('RAW_TERMINAL_COLOR_NC', '\x1b[0m')]), 'shell': False}
[0.082167] (Ti5_hardware_interface) StdoutLine: {'line': b'[100%] Built target test_hardware\n'}
[0.082527] (arms_description) JobProgress: {'identifier': 'arms_description', 'progress': 'install'}
[0.082760] (arms_description) Command: {'cmd': ['/usr/bin/cmake', '--install', '/home/astra/Ti5_controller/build/arms_description'], 'cwd': '/home/astra/Ti5_controller/build/arms_description', 'env': OrderedDict([('RAW_TERMINAL_COLOR_LIGHT_CYAN', '\x1b[1;36m'), ('LESSOPEN', '| /usr/bin/lesspipe %s'), ('HTTPS_PROXY', 'http://127.0.0.1:7897/'), ('no_proxy', 'localhost,127.0.0.1,192.168.0.0/16,10.0.0.0/8,172.16.0.0/12,::1'), ('LANGUAGE', 'zh_CN:en_US:en'), ('USER', 'astra'), ('LC_TIME', 'zh_CN.UTF-8'), ('all_proxy', 'socks://127.0.0.1:7897/'), ('TERMINAL_COLOR_USER_INPUT_DECISION', '\\e[0;35m'), ('XDG_SESSION_TYPE', 'wayland'), ('TERMINAL_COLOR_GREEN', '\\e[0;32m'), ('RAW_TERMINAL_COLOR_WHITE', '\x1b[1;37m'), ('RAW_TERMINAL_COLOR_GRAY', '\x1b[1;30m'), ('SHLVL', '1'), ('LD_LIBRARY_PATH', '/home/astra/Ti5_controller/install/Ti5_hardware_interface/lib:/opt/ros/humble/opt/rviz_ogre_vendor/lib:/opt/ros/humble/lib/x86_64-linux-gnu:/opt/ros/humble/lib'), ('HOME', '/home/astra'), ('ROS_WS_CACHE_SOURCED_TIME', '0'), ('OLDPWD', '/home/astra/Ti5_controller/src/Ti5_arms_controller/launch'), ('DESKTOP_SESSION', 'ubuntu'), ('TERMINAL_COLOR_LIGHT_GREEN', '\\e[1;32m'), ('NO_PROXY', 'localhost,127.0.0.1,192.168.0.0/16,10.0.0.0/8,172.16.0.0/12,::1'), ('RAW_TERMINAL_COLOR_BLACK', '\x1b[0;30m'), ('RAW_TERMINAL_COLOR_LIGHT_GRAY', '\x1b[0;37m'), ('ROS_PYTHON_VERSION', '3'), ('GNOME_SHELL_SESSION_MODE', 'ubuntu'), ('GTK_MODULES', 'gail:atk-bridge'), ('TERMINAL_COLOR_BLUE', '\\e[0;34m'), ('TERMINAL_COLOR_RED', '\\e[0;31m'), ('LC_MONETARY', 'zh_CN.UTF-8'), ('SYSTEMD_EXEC_PID', '2030'), ('DBUS_SESSION_BUS_ADDRESS', 'unix:path=/run/user/1000/bus'), ('COLORTERM', 'truecolor'), ('TERMINAL_COLOR_LIGHT_BLUE', '\\e[1;34m'), ('TERMINAL_COLOR_CYAN', '\\e[0;36m'), ('RAW_TERMINAL_COLOR_BROWN', '\x1b[0;33m'), ('TERMINAL_COLOR_LIGHT_RED', '\\e[1;31m'), ('RAW_TERMINAL_COLOR_PURPLE', '\x1b[0;35m'), ('IM_CONFIG_PHASE', '1'), ('WAYLAND_DISPLAY', 'wayland-0'), ('https_proxy', 'http://127.0.0.1:7897/'), ('COLCON_PREFIX_PATH', '/home/astra/Ti5_controller/install'), ('ROS_DISTRO', 'humble'), ('TERMINAL_COLOR_NC', '\\e[0m'), ('TERMINAL_COLOR_LIGHT_CYAN', '\\e[1;36m'), ('LOGNAME', 'astra'), ('ALL_PROXY', 'socks://127.0.0.1:7897/'), ('http_proxy', 'http://127.0.0.1:7897/'), ('_', '/usr/bin/colcon'), ('ROS_VERSION', '2'), ('XDG_SESSION_CLASS', 'user'), ('RAW_TERMINAL_COLOR_LIGHT_PURPLE', '\x1b[1;35m'), ('RAW_TERMINAL_COLOR_YELLOW', '\x1b[1;33m'), ('TERMINAL_COLOR_USER_CONFIRMATION', '\\e[0;34m'), ('USERNAME', 'astra'), ('TERM', 'xterm-256color'), ('GNOME_DESKTOP_SESSION_ID', 'this-is-deprecated'), ('ROS_LOCALHOST_ONLY', '0'), ('TERMINAL_COLOR_WHITE', '\\e[1;37m'), ('TERMINAL_COLOR_GRAY', '\\e[1;30m'), ('PATH', '/opt/ros/humble/bin:/home/astra/.local/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin:/snap/bin'), ('SESSION_MANAGER', 'local/astra:@/tmp/.ICE-unix/1998,unix/astra:/tmp/.ICE-unix/1998'), ('PAPERSIZE', 'a4'), ('XDG_MENU_PREFIX', 'gnome-'), ('LC_ADDRESS', 'zh_CN.UTF-8'), ('GNOME_TERMINAL_SCREEN', '/org/gnome/Terminal/screen/73b3ed37_f531_41de_aa04_9e6200a5b673'), ('GNOME_SETUP_DISPLAY', ':1'), ('XDG_RUNTIME_DIR', '/run/user/1000'), ('RTW_COLOR_NOTIFY_USER', '\\e[1;33m'), ('TERMINAL_COLOR_LIGHT_GRAY', '\\e[0;37m'), ('TERMINAL_COLOR_BLACK', '\\e[0;30m'), ('DISPLAY', ':0'), ('LANG', 'zh_CN.UTF-8'), ('XDG_CURRENT_DESKTOP', 'ubuntu:GNOME'), ('LC_TELEPHONE', 'zh_CN.UTF-8'), ('RMW_IMPLEMENTATION', 'rmw_cyclonedds_cpp'), ('XMODIFIERS', '@im=ibus'), ('XDG_SESSION_DESKTOP', 'ubuntu'), ('XAUTHORITY', '/run/user/1000/.mutter-Xwaylandauth.W01X52'), ('LS_COLORS', 'rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.webp=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36:'), ('GNOME_TERMINAL_SERVICE', ':1.677'), ('SSH_AGENT_LAUNCHER', 'gnome-keyring'), ('SSH_AUTH_SOCK', '/run/user/1000/keyring/ssh'), ('AMENT_PREFIX_PATH', '/home/astra/Ti5_controller/install/bringup:/home/astra/Ti5_controller/install/Ti5_hardware_interface:/home/astra/Ti5_controller/install/arms_description:/opt/ros/humble'), ('SHELL', '/bin/bash'), ('LC_NAME', 'zh_CN.UTF-8'), ('TERMINAL_COLOR_BROWN', '\\e[0;33m'), ('QT_ACCESSIBILITY', '1'), ('RAW_TERMINAL_COLOR_GREEN', '\x1b[0;32m'), ('GDMSESSION', 'ubuntu'), ('LESSCLOSE', '/usr/bin/lesspipe %s %s'), ('TERMINAL_COLOR_PURPLE', '\\e[0;35m'), ('LC_MEASUREMENT', 'zh_CN.UTF-8'), ('RAW_TERMINAL_COLOR_LIGHT_GREEN', '\x1b[1;32m'), ('TERMINAL_COLOR_USER_NOTICE', '\\e[1;33m'), ('LC_IDENTIFICATION', 'zh_CN.UTF-8'), ('QT_IM_MODULE', 'ibus'), ('TERMINAL_COLOR_LIGHT_PURPLE', '\\e[1;35m'), ('TERMINAL_COLOR_YELLOW', '\\e[1;33m'), ('PWD', '/home/astra/Ti5_controller/build/arms_description'), ('RAW_TERMINAL_COLOR_BLUE', '\x1b[0;34m'), ('XDG_CONFIG_DIRS', '/etc/xdg/xdg-ubuntu:/etc/xdg'), ('RAW_TERMINAL_COLOR_RED', '\x1b[0;31m'), ('XDG_DATA_DIRS', '/usr/share/ubuntu:/usr/local/share/:/usr/share/:/var/lib/snapd/desktop'), ('PYTHONPATH', '/opt/ros/humble/lib/python3.10/site-packages:/opt/ros/humble/local/lib/python3.10/dist-packages'), ('HTTP_PROXY', 'http://127.0.0.1:7897/'), ('LC_NUMERIC', 'zh_CN.UTF-8'), ('LC_PAPER', 'zh_CN.UTF-8'), ('RAW_TERMINAL_COLOR_CYAN', '\x1b[0;36m'), ('RAW_TERMINAL_COLOR_LIGHT_BLUE', '\x1b[1;34m'), ('RTW_COLOR_ERROR', '\\e[0;31m'), ('COLCON', '1'), ('VTE_VERSION', '6800'), ('RAW_TERMINAL_COLOR_LIGHT_RED', '\x1b[1;31m'), ('CMAKE_PREFIX_PATH', '/home/astra/Ti5_controller/install/bringup:/home/astra/Ti5_controller/install/Ti5_hardware_interface:/home/astra/Ti5_controller/install/arms_description:/opt/ros/humble'), ('RAW_TERMINAL_COLOR_NC', '\x1b[0m')]), 'shell': False}
[0.085069] (Ti5_arms_controller) StdoutLine: {'line': b'[ 53%] \x1b[32mBuilding CXX object CMakeFiles/Ti5_arms_controller.dir/src/Ti5_arms_controller.cpp.o\x1b[0m\n'}
[0.086476] (bringup) StdoutLine: {'line': b'-- Install configuration: ""\n'}
[0.086591] (bringup) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/bringup/share/bringup/launch\n'}
[0.086628] (bringup) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/bringup/share/bringup/launch/Ti5.launch.py\n'}
[0.086691] (bringup) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/bringup/share/bringup/config\n'}
[0.086720] (bringup) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/bringup/share/bringup/config/Ti5_controller.yaml\n'}
[0.086751] (bringup) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/bringup/share/ament_index/resource_index/package_run_dependencies/bringup\n'}
[0.086780] (bringup) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/bringup/share/ament_index/resource_index/parent_prefix_path/bringup\n'}
[0.086809] (bringup) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/bringup/share/bringup/environment/ament_prefix_path.sh\n'}
[0.086838] (bringup) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/bringup/share/bringup/environment/ament_prefix_path.dsv\n'}
[0.086867] (bringup) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/bringup/share/bringup/environment/path.sh\n'}
[0.086896] (bringup) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/bringup/share/bringup/environment/path.dsv\n'}
[0.086940] (bringup) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/bringup/share/bringup/local_setup.bash\n'}
[0.087004] (bringup) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/bringup/share/bringup/local_setup.sh\n'}
[0.087033] (bringup) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/bringup/share/bringup/local_setup.zsh\n'}
[0.087058] (bringup) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/bringup/share/bringup/local_setup.dsv\n'}
[0.087083] (bringup) StdoutLine: {'line': b'-- Installing: /home/astra/Ti5_controller/install/bringup/share/bringup/package.dsv\n'}
[0.087120] (bringup) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/bringup/share/ament_index/resource_index/packages/bringup\n'}
[0.087148] (bringup) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/bringup/share/bringup/cmake/bringupConfig.cmake\n'}
[0.087173] (bringup) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/bringup/share/bringup/cmake/bringupConfig-version.cmake\n'}
[0.087199] (bringup) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/bringup/share/bringup/package.xml\n'}
[0.087350] (arms_description) StdoutLine: {'line': b'-- Install configuration: ""\n'}
[0.087436] (arms_description) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/arms_description/share/arms_description/launch\n'}
[0.087467] (arms_description) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/arms_description/share/arms_description/launch/display.launch.py\n'}
[0.087593] (arms_description) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/arms_description/share/arms_description/urdf\n'}
[0.087626] (arms_description) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/arms_description/share/arms_description/urdf/T170_ARMS.urdf\n'}
[0.087839] (arms_description) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/arms_description/share/arms_description/urdf/T170_ARMS_control.xacro\n'}
[0.087880] (arms_description) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/arms_description/share/arms_description/urdf/T170_ARMS.csv\n'}
[0.087911] (arms_description) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/arms_description/share/arms_description/meshes\n'}
[0.087940] (arms_description) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/arms_description/share/arms_description/meshes/L_ELBOW_R_S.STL\n'}
[0.087969] (arms_description) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/arms_description/share/arms_description/meshes/NECK_R_S.STL\n'}
[0.088030] (arms_description) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/arms_description/share/arms_description/meshes/NECK_Y_S.STL\n'}
[0.088059] (arms_description) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/arms_description/share/arms_description/meshes/L_WRIST_R_S.STL\n'}
[0.088088] (arms_description) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/arms_description/share/arms_description/meshes/L_WRIST_P_S.STL\n'}
[0.088119] (arms_description) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/arms_description/share/arms_description/meshes/R_SHOULDER_R_S.STL\n'}
[0.088147] (arms_description) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/arms_description/share/arms_description/meshes/L_SHOULDER_P_S.STL\n'}
[0.088174] (arms_description) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/arms_description/share/arms_description/meshes/R_SHOULDER_P_S.STL\n'}
[0.088200] (arms_description) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/arms_description/share/arms_description/meshes/PELVIS_S.STL\n'}
[0.088227] (arms_description) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/arms_description/share/arms_description/meshes/R_ELBOW_R_S.STL\n'}
[0.088253] (arms_description) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/arms_description/share/arms_description/meshes/R_WRIST_Y_S.STL\n'}
[0.088279] (arms_description) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/arms_description/share/arms_description/meshes/L_SHOULDER_Y_S.STL\n'}
[0.088305] (arms_description) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/arms_description/share/arms_description/meshes/L_SHOULDER_R_S.STL\n'}
[0.088332] (arms_description) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/arms_description/share/arms_description/meshes/R_WRIST_R_S.STL\n'}
[0.088359] (arms_description) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/arms_description/share/arms_description/meshes/NECK_P_S.STL\n'}
[0.088386] (arms_description) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/arms_description/share/arms_description/meshes/R_WRIST_P_S.STL\n'}
[0.088412] (arms_description) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/arms_description/share/arms_description/meshes/R_SHOULDER_Y_S.STL\n'}
[0.088439] (arms_description) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/arms_description/share/arms_description/meshes/L_WRIST_Y_S.STL\n'}
[0.088465] (arms_description) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/arms_description/share/ament_index/resource_index/package_run_dependencies/arms_description\n'}
[0.088492] (arms_description) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/arms_description/share/ament_index/resource_index/parent_prefix_path/arms_description\n'}
[0.088518] (arms_description) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/arms_description/share/arms_description/environment/ament_prefix_path.sh\n'}
[0.088586] (arms_description) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/arms_description/share/arms_description/environment/ament_prefix_path.dsv\n'}
[0.088616] (arms_description) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/arms_description/share/arms_description/environment/path.sh\n'}
[0.088644] (arms_description) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/arms_description/share/arms_description/environment/path.dsv\n'}
[0.088670] (arms_description) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/arms_description/share/arms_description/local_setup.bash\n'}
[0.088697] (arms_description) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/arms_description/share/arms_description/local_setup.sh\n'}
[0.088725] (arms_description) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/arms_description/share/arms_description/local_setup.zsh\n'}
[0.088751] (arms_description) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/arms_description/share/arms_description/local_setup.dsv\n'}
[0.088777] (arms_description) StdoutLine: {'line': b'-- Installing: /home/astra/Ti5_controller/install/arms_description/share/arms_description/package.dsv\n'}
[0.088804] (arms_description) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/arms_description/share/ament_index/resource_index/packages/arms_description\n'}
[0.089006] (arms_description) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/arms_description/share/arms_description/cmake/arms_descriptionConfig.cmake\n'}
[0.089036] (arms_description) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/arms_description/share/arms_description/cmake/arms_descriptionConfig-version.cmake\n'}
[0.089065] (arms_description) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/arms_description/share/arms_description/package.xml\n'}
[0.089094] (Ti5_arms_controller) StdoutLine: {'line': b'[ 66%] Built target test_load_Ti5_arms_controller\n'}
[0.089442] (Ti5_hardware_interface) CommandEnded: {'returncode': 0}
[0.090233] (bringup) CommandEnded: {'returncode': 0}
[0.096188] (arms_description) CommandEnded: {'returncode': 0}
[0.099451] (-) TimerEvent: {}
[0.112061] (bringup) JobEnded: {'identifier': 'bringup', 'rc': 0}
[0.113883] (Ti5_hardware_interface) JobProgress: {'identifier': 'Ti5_hardware_interface', 'progress': 'install'}
[0.113983] (Ti5_hardware_interface) Command: {'cmd': ['/usr/bin/cmake', '--install', '/home/astra/Ti5_controller/build/Ti5_hardware_interface'], 'cwd': '/home/astra/Ti5_controller/build/Ti5_hardware_interface', 'env': OrderedDict([('RAW_TERMINAL_COLOR_LIGHT_CYAN', '\x1b[1;36m'), ('LESSOPEN', '| /usr/bin/lesspipe %s'), ('HTTPS_PROXY', 'http://127.0.0.1:7897/'), ('no_proxy', 'localhost,127.0.0.1,192.168.0.0/16,10.0.0.0/8,172.16.0.0/12,::1'), ('LANGUAGE', 'zh_CN:en_US:en'), ('USER', 'astra'), ('LC_TIME', 'zh_CN.UTF-8'), ('all_proxy', 'socks://127.0.0.1:7897/'), ('TERMINAL_COLOR_USER_INPUT_DECISION', '\\e[0;35m'), ('XDG_SESSION_TYPE', 'wayland'), ('TERMINAL_COLOR_GREEN', '\\e[0;32m'), ('RAW_TERMINAL_COLOR_WHITE', '\x1b[1;37m'), ('RAW_TERMINAL_COLOR_GRAY', '\x1b[1;30m'), ('SHLVL', '1'), ('LD_LIBRARY_PATH', '/home/astra/Ti5_controller/install/Ti5_hardware_interface/lib:/opt/ros/humble/opt/rviz_ogre_vendor/lib:/opt/ros/humble/lib/x86_64-linux-gnu:/opt/ros/humble/lib'), ('HOME', '/home/astra'), ('ROS_WS_CACHE_SOURCED_TIME', '0'), ('OLDPWD', '/home/astra/Ti5_controller/src/Ti5_arms_controller/launch'), ('DESKTOP_SESSION', 'ubuntu'), ('TERMINAL_COLOR_LIGHT_GREEN', '\\e[1;32m'), ('NO_PROXY', 'localhost,127.0.0.1,192.168.0.0/16,10.0.0.0/8,172.16.0.0/12,::1'), ('RAW_TERMINAL_COLOR_BLACK', '\x1b[0;30m'), ('RAW_TERMINAL_COLOR_LIGHT_GRAY', '\x1b[0;37m'), ('ROS_PYTHON_VERSION', '3'), ('GNOME_SHELL_SESSION_MODE', 'ubuntu'), ('GTK_MODULES', 'gail:atk-bridge'), ('TERMINAL_COLOR_BLUE', '\\e[0;34m'), ('TERMINAL_COLOR_RED', '\\e[0;31m'), ('LC_MONETARY', 'zh_CN.UTF-8'), ('SYSTEMD_EXEC_PID', '2030'), ('DBUS_SESSION_BUS_ADDRESS', 'unix:path=/run/user/1000/bus'), ('COLORTERM', 'truecolor'), ('TERMINAL_COLOR_LIGHT_BLUE', '\\e[1;34m'), ('TERMINAL_COLOR_CYAN', '\\e[0;36m'), ('RAW_TERMINAL_COLOR_BROWN', '\x1b[0;33m'), ('TERMINAL_COLOR_LIGHT_RED', '\\e[1;31m'), ('RAW_TERMINAL_COLOR_PURPLE', '\x1b[0;35m'), ('IM_CONFIG_PHASE', '1'), ('WAYLAND_DISPLAY', 'wayland-0'), ('https_proxy', 'http://127.0.0.1:7897/'), ('COLCON_PREFIX_PATH', '/home/astra/Ti5_controller/install'), ('ROS_DISTRO', 'humble'), ('TERMINAL_COLOR_NC', '\\e[0m'), ('TERMINAL_COLOR_LIGHT_CYAN', '\\e[1;36m'), ('LOGNAME', 'astra'), ('ALL_PROXY', 'socks://127.0.0.1:7897/'), ('http_proxy', 'http://127.0.0.1:7897/'), ('_', '/usr/bin/colcon'), ('ROS_VERSION', '2'), ('XDG_SESSION_CLASS', 'user'), ('RAW_TERMINAL_COLOR_LIGHT_PURPLE', '\x1b[1;35m'), ('RAW_TERMINAL_COLOR_YELLOW', '\x1b[1;33m'), ('TERMINAL_COLOR_USER_CONFIRMATION', '\\e[0;34m'), ('USERNAME', 'astra'), ('TERM', 'xterm-256color'), ('GNOME_DESKTOP_SESSION_ID', 'this-is-deprecated'), ('ROS_LOCALHOST_ONLY', '0'), ('TERMINAL_COLOR_WHITE', '\\e[1;37m'), ('TERMINAL_COLOR_GRAY', '\\e[1;30m'), ('PATH', '/opt/ros/humble/bin:/home/astra/.local/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin:/snap/bin'), ('SESSION_MANAGER', 'local/astra:@/tmp/.ICE-unix/1998,unix/astra:/tmp/.ICE-unix/1998'), ('PAPERSIZE', 'a4'), ('XDG_MENU_PREFIX', 'gnome-'), ('LC_ADDRESS', 'zh_CN.UTF-8'), ('GNOME_TERMINAL_SCREEN', '/org/gnome/Terminal/screen/73b3ed37_f531_41de_aa04_9e6200a5b673'), ('GNOME_SETUP_DISPLAY', ':1'), ('XDG_RUNTIME_DIR', '/run/user/1000'), ('RTW_COLOR_NOTIFY_USER', '\\e[1;33m'), ('TERMINAL_COLOR_LIGHT_GRAY', '\\e[0;37m'), ('TERMINAL_COLOR_BLACK', '\\e[0;30m'), ('DISPLAY', ':0'), ('LANG', 'zh_CN.UTF-8'), ('XDG_CURRENT_DESKTOP', 'ubuntu:GNOME'), ('LC_TELEPHONE', 'zh_CN.UTF-8'), ('RMW_IMPLEMENTATION', 'rmw_cyclonedds_cpp'), ('XMODIFIERS', '@im=ibus'), ('XDG_SESSION_DESKTOP', 'ubuntu'), ('XAUTHORITY', '/run/user/1000/.mutter-Xwaylandauth.W01X52'), ('LS_COLORS', 'rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.webp=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36:'), ('GNOME_TERMINAL_SERVICE', ':1.677'), ('SSH_AGENT_LAUNCHER', 'gnome-keyring'), ('SSH_AUTH_SOCK', '/run/user/1000/keyring/ssh'), ('AMENT_PREFIX_PATH', '/home/astra/Ti5_controller/install/bringup:/home/astra/Ti5_controller/install/Ti5_hardware_interface:/home/astra/Ti5_controller/install/arms_description:/opt/ros/humble'), ('SHELL', '/bin/bash'), ('LC_NAME', 'zh_CN.UTF-8'), ('TERMINAL_COLOR_BROWN', '\\e[0;33m'), ('QT_ACCESSIBILITY', '1'), ('RAW_TERMINAL_COLOR_GREEN', '\x1b[0;32m'), ('GDMSESSION', 'ubuntu'), ('LESSCLOSE', '/usr/bin/lesspipe %s %s'), ('TERMINAL_COLOR_PURPLE', '\\e[0;35m'), ('LC_MEASUREMENT', 'zh_CN.UTF-8'), ('RAW_TERMINAL_COLOR_LIGHT_GREEN', '\x1b[1;32m'), ('TERMINAL_COLOR_USER_NOTICE', '\\e[1;33m'), ('LC_IDENTIFICATION', 'zh_CN.UTF-8'), ('QT_IM_MODULE', 'ibus'), ('TERMINAL_COLOR_LIGHT_PURPLE', '\\e[1;35m'), ('TERMINAL_COLOR_YELLOW', '\\e[1;33m'), ('PWD', '/home/astra/Ti5_controller/build/Ti5_hardware_interface'), ('RAW_TERMINAL_COLOR_BLUE', '\x1b[0;34m'), ('XDG_CONFIG_DIRS', '/etc/xdg/xdg-ubuntu:/etc/xdg'), ('RAW_TERMINAL_COLOR_RED', '\x1b[0;31m'), ('XDG_DATA_DIRS', '/usr/share/ubuntu:/usr/local/share/:/usr/share/:/var/lib/snapd/desktop'), ('PYTHONPATH', '/opt/ros/humble/lib/python3.10/site-packages:/opt/ros/humble/local/lib/python3.10/dist-packages'), ('HTTP_PROXY', 'http://127.0.0.1:7897/'), ('LC_NUMERIC', 'zh_CN.UTF-8'), ('LC_PAPER', 'zh_CN.UTF-8'), ('RAW_TERMINAL_COLOR_CYAN', '\x1b[0;36m'), ('RAW_TERMINAL_COLOR_LIGHT_BLUE', '\x1b[1;34m'), ('RTW_COLOR_ERROR', '\\e[0;31m'), ('COLCON', '1'), ('VTE_VERSION', '6800'), ('RAW_TERMINAL_COLOR_LIGHT_RED', '\x1b[1;31m'), ('CMAKE_PREFIX_PATH', '/home/astra/Ti5_controller/install/bringup:/home/astra/Ti5_controller/install/Ti5_hardware_interface:/home/astra/Ti5_controller/install/arms_description:/opt/ros/humble'), ('RAW_TERMINAL_COLOR_NC', '\x1b[0m')]), 'shell': False}
[0.116897] (arms_description) JobEnded: {'identifier': 'arms_description', 'rc': 0}
[0.118530] (Ti5_hardware_interface) StdoutLine: {'line': b'-- Install configuration: ""\n'}
[0.118597] (Ti5_hardware_interface) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/Ti5_hardware_interface/share/Ti5_hardware_interface/Ti5_hardware_interface.xml\n'}
[0.118724] (Ti5_hardware_interface) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/Ti5_hardware_interface/lib/libTi5_hardware_interface.so\n'}
[0.118853] (Ti5_hardware_interface) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/Ti5_hardware_interface/include\n'}
[0.118918] (Ti5_hardware_interface) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/Ti5_hardware_interface/include/Ti5_hardware_interface\n'}
[0.118950] (Ti5_hardware_interface) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/Ti5_hardware_interface/include/Ti5_hardware_interface/hardware.hpp\n'}
[0.118983] (Ti5_hardware_interface) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/Ti5_hardware_interface/include/Ti5_hardware_interface/visibility_control.h\n'}
[0.119029] (Ti5_hardware_interface) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/Ti5_hardware_interface/share/Ti5_hardware_interface/environment/library_path.sh\n'}
[0.119091] (Ti5_hardware_interface) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/Ti5_hardware_interface/share/Ti5_hardware_interface/environment/library_path.dsv\n'}
[0.119127] (Ti5_hardware_interface) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/Ti5_hardware_interface/share/ament_index/resource_index/package_run_dependencies/Ti5_hardware_interface\n'}
[0.119160] (Ti5_hardware_interface) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/Ti5_hardware_interface/share/ament_index/resource_index/parent_prefix_path/Ti5_hardware_interface\n'}
[0.119190] (Ti5_hardware_interface) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/Ti5_hardware_interface/share/Ti5_hardware_interface/environment/ament_prefix_path.sh\n'}
[0.119235] (Ti5_hardware_interface) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/Ti5_hardware_interface/share/Ti5_hardware_interface/environment/ament_prefix_path.dsv\n'}
[0.119304] (Ti5_hardware_interface) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/Ti5_hardware_interface/share/Ti5_hardware_interface/environment/path.sh\n'}
[0.119334] (Ti5_hardware_interface) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/Ti5_hardware_interface/share/Ti5_hardware_interface/environment/path.dsv\n'}
[0.119363] (Ti5_hardware_interface) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/Ti5_hardware_interface/share/Ti5_hardware_interface/local_setup.bash\n'}
[0.119391] (Ti5_hardware_interface) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/Ti5_hardware_interface/share/Ti5_hardware_interface/local_setup.sh\n'}
[0.119417] (Ti5_hardware_interface) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/Ti5_hardware_interface/share/Ti5_hardware_interface/local_setup.zsh\n'}
[0.119445] (Ti5_hardware_interface) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/Ti5_hardware_interface/share/Ti5_hardware_interface/local_setup.dsv\n'}
[0.119488] (Ti5_hardware_interface) StdoutLine: {'line': b'-- Installing: /home/astra/Ti5_controller/install/Ti5_hardware_interface/share/Ti5_hardware_interface/package.dsv\n'}
[0.119518] (Ti5_hardware_interface) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/Ti5_hardware_interface/share/ament_index/resource_index/packages/Ti5_hardware_interface\n'}
[0.119563] (Ti5_hardware_interface) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/Ti5_hardware_interface/share/ament_index/resource_index/hardware_interface__pluginlib__plugin/Ti5_hardware_interface\n'}
[0.119633] (Ti5_hardware_interface) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/Ti5_hardware_interface/share/Ti5_hardware_interface/cmake/ament_cmake_export_include_directories-extras.cmake\n'}
[0.119664] (Ti5_hardware_interface) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/Ti5_hardware_interface/share/Ti5_hardware_interface/cmake/ament_cmake_export_libraries-extras.cmake\n'}
[0.119692] (Ti5_hardware_interface) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/Ti5_hardware_interface/share/Ti5_hardware_interface/cmake/ament_cmake_export_dependencies-extras.cmake\n'}
[0.119723] (Ti5_hardware_interface) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/Ti5_hardware_interface/share/Ti5_hardware_interface/cmake/Ti5_hardware_interfaceConfig.cmake\n'}
[0.119751] (Ti5_hardware_interface) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/Ti5_hardware_interface/share/Ti5_hardware_interface/cmake/Ti5_hardware_interfaceConfig-version.cmake\n'}
[0.119778] (Ti5_hardware_interface) StdoutLine: {'line': b'-- Up-to-date: /home/astra/Ti5_controller/install/Ti5_hardware_interface/share/Ti5_hardware_interface/package.xml\n'}
[0.120646] (Ti5_hardware_interface) CommandEnded: {'returncode': 0}
[0.147637] (Ti5_hardware_interface) JobEnded: {'identifier': 'Ti5_hardware_interface', 'rc': 0}
[0.199570] (-) TimerEvent: {}
[0.299787] (-) TimerEvent: {}
[0.400063] (-) TimerEvent: {}
[0.500302] (-) TimerEvent: {}
[0.600579] (-) TimerEvent: {}
[0.700822] (-) TimerEvent: {}
[0.801045] (-) TimerEvent: {}
[0.901273] (-) TimerEvent: {}
[1.001512] (-) TimerEvent: {}
[1.101732] (-) TimerEvent: {}
[1.202010] (-) TimerEvent: {}
[1.302253] (-) TimerEvent: {}
[1.402553] (-) TimerEvent: {}
[1.502875] (-) TimerEvent: {}
[1.572131] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/build/Ti5_arms_controller/Ti5_arms_controller_parameters/include/Ti5_arms_controller_parameters.hpp:29\x1b[m\x1b[K,\n'}
[1.572283] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/include/Ti5_arms_controller/Ti5_arms_controller.hpp:28\x1b[m\x1b[K,\n'}
[1.572319] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/src/Ti5_arms_controller.cpp:20\x1b[m\x1b[K:\n'}
[1.572353] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/build/Ti5_arms_controller/Ti5_arms_controller_parameters/include/validate_Ti5_arms_controller_parameters.hpp:29:75:\x1b[m\x1b[K \x1b[01;35m\x1b[Kwarning: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[Kusing Result = class tl::expected<void, std::__cxx11::basic_string<char> >\x1b[m\x1b[K\xe2\x80\x99 is deprecated: Use tl::expected<void, std::string> for return instead. `#include <tl_expected/expected.hpp>`. [\x1b[01;35m\x1b[K\x1b]8;;https://gcc.gnu.org/onlinedocs/gcc/Warning-Options.html#index-Wdeprecated-declarations\x07-Wdeprecated-declarations\x1b]8;;\x07\x1b[m\x1b[K]\n'}
[1.572386] (Ti5_arms_controller) StderrLine: {'line': b'   29 | Result forbidden_interface_name_prefix(rclcpp::Parameter const & parameter\x1b[01;35m\x1b[K)\x1b[m\x1b[K\n'}
[1.572413] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                                           \x1b[01;35m\x1b[K^\x1b[m\x1b[K\n'}
[1.572443] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/build/Ti5_arms_controller/Ti5_arms_controller_parameters/include/Ti5_arms_controller_parameters.hpp:23\x1b[m\x1b[K,\n'}
[1.572473] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/include/Ti5_arms_controller/Ti5_arms_controller.hpp:28\x1b[m\x1b[K,\n'}
[1.572500] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/src/Ti5_arms_controller.cpp:20\x1b[m\x1b[K:\n'}
[1.572526] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/include/parameter_traits/parameter_traits/parameter_traits.hpp:37:7:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kdeclared here\n'}
[1.572551] (Ti5_arms_controller) StderrLine: {'line': b'   37 | using \x1b[01;36m\x1b[KResult\x1b[m\x1b[K\n'}
[1.572762] (Ti5_arms_controller) StderrLine: {'line': b'      |       \x1b[01;36m\x1b[K^~~~~~\x1b[m\x1b[K\n'}
[1.572815] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/build/Ti5_arms_controller/Ti5_arms_controller_parameters/include/Ti5_arms_controller_parameters.hpp:29\x1b[m\x1b[K,\n'}
[1.572850] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/include/Ti5_arms_controller/Ti5_arms_controller.hpp:28\x1b[m\x1b[K,\n'}
[1.572884] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/src/Ti5_arms_controller.cpp:20\x1b[m\x1b[K:\n'}
[1.572913] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/build/Ti5_arms_controller/Ti5_arms_controller_parameters/include/validate_Ti5_arms_controller_parameters.hpp:\x1b[m\x1b[K In function \xe2\x80\x98\x1b[01m\x1b[Kparameter_traits::Result parameter_traits::forbidden_interface_name_prefix(const rclcpp::Parameter&)\x1b[m\x1b[K\xe2\x80\x99:\n'}
[1.572944] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/build/Ti5_arms_controller/Ti5_arms_controller_parameters/include/validate_Ti5_arms_controller_parameters.hpp:35:17:\x1b[m\x1b[K \x1b[01;35m\x1b[Kwarning: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[Ktl::expected<void, std::__cxx11::basic_string<char> > parameter_traits::ERROR(const string&, Args ...) [with Args = {}; std::string = std::__cxx11::basic_string<char>]\x1b[m\x1b[K\xe2\x80\x99 is deprecated: When returning tl::expected<void, std::string> you can call fmt::format directly. [\x1b[01;35m\x1b[K\x1b]8;;https://gcc.gnu.org/onlinedocs/gcc/Warning-Options.html#index-Wdeprecated-declarations\x07-Wdeprecated-declarations\x1b]8;;\x07\x1b[m\x1b[K]\n'}
[1.572977] (Ti5_arms_controller) StderrLine: {'line': b'   35 |     return \x1b[01;35m\x1b[KERROR("\'interface_name\' parameter can not start with \'blup_\'")\x1b[m\x1b[K;\n'}
[1.573007] (Ti5_arms_controller) StderrLine: {'line': b'      |            \x1b[01;35m\x1b[K~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[1.573041] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/build/Ti5_arms_controller/Ti5_arms_controller_parameters/include/Ti5_arms_controller_parameters.hpp:23\x1b[m\x1b[K,\n'}
[1.573068] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/include/Ti5_arms_controller/Ti5_arms_controller.hpp:28\x1b[m\x1b[K,\n'}
[1.573095] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/src/Ti5_arms_controller.cpp:20\x1b[m\x1b[K:\n'}
[1.573134] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/include/parameter_traits/parameter_traits/parameter_traits.hpp:46:1:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kdeclared here\n'}
[1.573165] (Ti5_arms_controller) StderrLine: {'line': b'   46 | \x1b[01;36m\x1b[KERROR\x1b[m\x1b[K(const std::string& format, Args... args)\n'}
[1.573191] (Ti5_arms_controller) StderrLine: {'line': b'      | \x1b[01;36m\x1b[K^~~~~\x1b[m\x1b[K\n'}
[1.573217] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/build/Ti5_arms_controller/Ti5_arms_controller_parameters/include/Ti5_arms_controller_parameters.hpp:29\x1b[m\x1b[K,\n'}
[1.573247] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/include/Ti5_arms_controller/Ti5_arms_controller.hpp:28\x1b[m\x1b[K,\n'}
[1.573274] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/src/Ti5_arms_controller.cpp:20\x1b[m\x1b[K:\n'}
[1.573300] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/build/Ti5_arms_controller/Ti5_arms_controller_parameters/include/validate_Ti5_arms_controller_parameters.hpp:38:10:\x1b[m\x1b[K \x1b[01;35m\x1b[Kwarning: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[Kparameter_traits::OK\x1b[m\x1b[K\xe2\x80\x99 is deprecated: When returning tl::expected<void, std::string> default construct for OK with `{}`. [\x1b[01;35m\x1b[K\x1b]8;;https://gcc.gnu.org/onlinedocs/gcc/Warning-Options.html#index-Wdeprecated-declarations\x07-Wdeprecated-declarations\x1b]8;;\x07\x1b[m\x1b[K]\n'}
[1.573328] (Ti5_arms_controller) StderrLine: {'line': b'   38 |   return \x1b[01;35m\x1b[KOK\x1b[m\x1b[K;\n'}
[1.573355] (Ti5_arms_controller) StderrLine: {'line': b'      |          \x1b[01;35m\x1b[K^~\x1b[m\x1b[K\n'}
[1.573380] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/build/Ti5_arms_controller/Ti5_arms_controller_parameters/include/Ti5_arms_controller_parameters.hpp:23\x1b[m\x1b[K,\n'}
[1.573405] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/include/Ti5_arms_controller/Ti5_arms_controller.hpp:28\x1b[m\x1b[K,\n'}
[1.573431] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/src/Ti5_arms_controller.cpp:20\x1b[m\x1b[K:\n'}
[1.573457] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/include/parameter_traits/parameter_traits/parameter_traits.hpp:51:13:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kdeclared here\n'}
[1.573482] (Ti5_arms_controller) StderrLine: {'line': b'   51 | auto static \x1b[01;36m\x1b[KOK\x1b[m\x1b[K\n'}
[1.573507] (Ti5_arms_controller) StderrLine: {'line': b'      |             \x1b[01;36m\x1b[K^~\x1b[m\x1b[K\n'}
[1.602955] (-) TimerEvent: {}
[1.703172] (-) TimerEvent: {}
[1.803399] (-) TimerEvent: {}
[1.817896] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/src/Ti5_arms_controller.cpp:\x1b[m\x1b[K In member function \xe2\x80\x98\x1b[01m\x1b[Kvirtual controller_interface::return_type Ti5_arms_controller::Ti5ArmsController::update(const rclcpp::Time&, const rclcpp::Duration&)\x1b[m\x1b[K\xe2\x80\x99:\n'}
[1.818025] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/src/Ti5_arms_controller.cpp:109:83:\x1b[m\x1b[K \x1b[01;35m\x1b[Kwarning: \x1b[m\x1b[Kunused parameter \xe2\x80\x98\x1b[01m\x1b[Ktime\x1b[m\x1b[K\xe2\x80\x99 [\x1b[01;35m\x1b[K\x1b]8;;https://gcc.gnu.org/onlinedocs/gcc/Warning-Options.html#index-Wunused-parameter\x07-Wunused-parameter\x1b]8;;\x07\x1b[m\x1b[K]\n'}
[1.818062] (Ti5_arms_controller) StderrLine: {'line': b'  109 |   controller_interface::return_type Ti5ArmsController::update(\x1b[01;35m\x1b[Kconst rclcpp::Time &time\x1b[m\x1b[K, const rclcpp::Duration &)\n'}
[1.818102] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                               \x1b[01;35m\x1b[K~~~~~~~~~~~~~~~~~~~~^~~~\x1b[m\x1b[K\n'}
[1.903482] (-) TimerEvent: {}
[2.003694] (-) TimerEvent: {}
[2.103913] (-) TimerEvent: {}
[2.204228] (-) TimerEvent: {}
[2.304449] (-) TimerEvent: {}
[2.404754] (-) TimerEvent: {}
[2.504995] (-) TimerEvent: {}
[2.605222] (-) TimerEvent: {}
[2.705425] (-) TimerEvent: {}
[2.805734] (-) TimerEvent: {}
[2.905964] (-) TimerEvent: {}
[3.001979] (Ti5_arms_controller) StdoutLine: {'line': b'[ 73%] \x1b[32m\x1b[1mLinking CXX shared library libTi5_arms_controller.so\x1b[0m\n'}
[3.006049] (-) TimerEvent: {}
[3.096686] (Ti5_arms_controller) StdoutLine: {'line': b'[ 73%] Built target Ti5_arms_controller\n'}
[3.106177] (-) TimerEvent: {}
[3.110889] (Ti5_arms_controller) StdoutLine: {'line': b'[ 80%] \x1b[32mBuilding CXX object CMakeFiles/test_Ti5_arms_controller.dir/test/test_Ti5_arms_controller.cpp.o\x1b[0m\n'}
[3.111014] (Ti5_arms_controller) StdoutLine: {'line': b'[ 86%] \x1b[32mBuilding CXX object CMakeFiles/test_Ti5_arms_controller_preceeding.dir/test/test_Ti5_arms_controller_preceeding.cpp.o\x1b[0m\n'}
[3.206277] (-) TimerEvent: {}
[3.306504] (-) TimerEvent: {}
[3.406797] (-) TimerEvent: {}
[3.507057] (-) TimerEvent: {}
[3.607368] (-) TimerEvent: {}
[3.707586] (-) TimerEvent: {}
[3.807799] (-) TimerEvent: {}
[3.908049] (-) TimerEvent: {}
[4.008277] (-) TimerEvent: {}
[4.108527] (-) TimerEvent: {}
[4.208858] (-) TimerEvent: {}
[4.309126] (-) TimerEvent: {}
[4.409450] (-) TimerEvent: {}
[4.509673] (-) TimerEvent: {}
[4.609988] (-) TimerEvent: {}
[4.630650] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/build/Ti5_arms_controller/Ti5_arms_controller_parameters/include/Ti5_arms_controller_parameters.hpp:29\x1b[m\x1b[K,\n'}
[4.630790] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/include/Ti5_arms_controller/Ti5_arms_controller.hpp:28\x1b[m\x1b[K,\n'}
[4.630827] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:31\x1b[m\x1b[K,\n'}
[4.630864] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller_preceeding.cpp:20\x1b[m\x1b[K:\n'}
[4.630892] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/build/Ti5_arms_controller/Ti5_arms_controller_parameters/include/validate_Ti5_arms_controller_parameters.hpp:29:75:\x1b[m\x1b[K \x1b[01;35m\x1b[Kwarning: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[Kusing Result = class tl::expected<void, std::__cxx11::basic_string<char> >\x1b[m\x1b[K\xe2\x80\x99 is deprecated: Use tl::expected<void, std::string> for return instead. `#include <tl_expected/expected.hpp>`. [\x1b[01;35m\x1b[K\x1b]8;;https://gcc.gnu.org/onlinedocs/gcc/Warning-Options.html#index-Wdeprecated-declarations\x07-Wdeprecated-declarations\x1b]8;;\x07\x1b[m\x1b[K]\n'}
[4.630927] (Ti5_arms_controller) StderrLine: {'line': b'   29 | Result forbidden_interface_name_prefix(rclcpp::Parameter const & parameter\x1b[01;35m\x1b[K)\x1b[m\x1b[K\n'}
[4.630954] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                                           \x1b[01;35m\x1b[K^\x1b[m\x1b[K\n'}
[4.630980] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/build/Ti5_arms_controller/Ti5_arms_controller_parameters/include/Ti5_arms_controller_parameters.hpp:23\x1b[m\x1b[K,\n'}
[4.631006] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/include/Ti5_arms_controller/Ti5_arms_controller.hpp:28\x1b[m\x1b[K,\n'}
[4.631032] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:31\x1b[m\x1b[K,\n'}
[4.631058] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller_preceeding.cpp:20\x1b[m\x1b[K:\n'}
[4.631090] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/include/parameter_traits/parameter_traits/parameter_traits.hpp:37:7:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kdeclared here\n'}
[4.631140] (Ti5_arms_controller) StderrLine: {'line': b'   37 | using \x1b[01;36m\x1b[KResult\x1b[m\x1b[K\n'}
[4.631170] (Ti5_arms_controller) StderrLine: {'line': b'      |       \x1b[01;36m\x1b[K^~~~~~\x1b[m\x1b[K\n'}
[4.631416] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/build/Ti5_arms_controller/Ti5_arms_controller_parameters/include/Ti5_arms_controller_parameters.hpp:29\x1b[m\x1b[K,\n'}
[4.631523] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/include/Ti5_arms_controller/Ti5_arms_controller.hpp:28\x1b[m\x1b[K,\n'}
[4.631581] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:31\x1b[m\x1b[K,\n'}
[4.631636] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller_preceeding.cpp:20\x1b[m\x1b[K:\n'}
[4.631690] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/build/Ti5_arms_controller/Ti5_arms_controller_parameters/include/validate_Ti5_arms_controller_parameters.hpp:\x1b[m\x1b[K In function \xe2\x80\x98\x1b[01m\x1b[Kparameter_traits::Result parameter_traits::forbidden_interface_name_prefix(const rclcpp::Parameter&)\x1b[m\x1b[K\xe2\x80\x99:\n'}
[4.631745] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/build/Ti5_arms_controller/Ti5_arms_controller_parameters/include/validate_Ti5_arms_controller_parameters.hpp:35:17:\x1b[m\x1b[K \x1b[01;35m\x1b[Kwarning: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[Ktl::expected<void, std::__cxx11::basic_string<char> > parameter_traits::ERROR(const string&, Args ...) [with Args = {}; std::string = std::__cxx11::basic_string<char>]\x1b[m\x1b[K\xe2\x80\x99 is deprecated: When returning tl::expected<void, std::string> you can call fmt::format directly. [\x1b[01;35m\x1b[K\x1b]8;;https://gcc.gnu.org/onlinedocs/gcc/Warning-Options.html#index-Wdeprecated-declarations\x07-Wdeprecated-declarations\x1b]8;;\x07\x1b[m\x1b[K]\n'}
[4.631850] (Ti5_arms_controller) StderrLine: {'line': b'   35 |     return \x1b[01;35m\x1b[KERROR("\'interface_name\' parameter can not start with \'blup_\'")\x1b[m\x1b[K;\n'}
[4.631903] (Ti5_arms_controller) StderrLine: {'line': b'      |            \x1b[01;35m\x1b[K~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[4.631954] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/build/Ti5_arms_controller/Ti5_arms_controller_parameters/include/Ti5_arms_controller_parameters.hpp:23\x1b[m\x1b[K,\n'}
[4.632006] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/include/Ti5_arms_controller/Ti5_arms_controller.hpp:28\x1b[m\x1b[K,\n'}
[4.632058] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:31\x1b[m\x1b[K,\n'}
[4.632119] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller_preceeding.cpp:20\x1b[m\x1b[K:\n'}
[4.632183] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/include/parameter_traits/parameter_traits/parameter_traits.hpp:46:1:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kdeclared here\n'}
[4.632371] (Ti5_arms_controller) StderrLine: {'line': b'   46 | \x1b[01;36m\x1b[KERROR\x1b[m\x1b[K(const std::string& format, Args... args)\n'}
[4.632453] (Ti5_arms_controller) StderrLine: {'line': b'      | \x1b[01;36m\x1b[K^~~~~\x1b[m\x1b[K\n'}
[4.632509] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/build/Ti5_arms_controller/Ti5_arms_controller_parameters/include/Ti5_arms_controller_parameters.hpp:29\x1b[m\x1b[K,\n'}
[4.632562] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/include/Ti5_arms_controller/Ti5_arms_controller.hpp:28\x1b[m\x1b[K,\n'}
[4.632613] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:31\x1b[m\x1b[K,\n'}
[4.632663] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller_preceeding.cpp:20\x1b[m\x1b[K:\n'}
[4.632713] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/build/Ti5_arms_controller/Ti5_arms_controller_parameters/include/validate_Ti5_arms_controller_parameters.hpp:38:10:\x1b[m\x1b[K \x1b[01;35m\x1b[Kwarning: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[Kparameter_traits::OK\x1b[m\x1b[K\xe2\x80\x99 is deprecated: When returning tl::expected<void, std::string> default construct for OK with `{}`. [\x1b[01;35m\x1b[K\x1b]8;;https://gcc.gnu.org/onlinedocs/gcc/Warning-Options.html#index-Wdeprecated-declarations\x07-Wdeprecated-declarations\x1b]8;;\x07\x1b[m\x1b[K]\n'}
[4.632773] (Ti5_arms_controller) StderrLine: {'line': b'   38 |   return \x1b[01;35m\x1b[KOK\x1b[m\x1b[K;\n'}
[4.632823] (Ti5_arms_controller) StderrLine: {'line': b'      |          \x1b[01;35m\x1b[K^~\x1b[m\x1b[K\n'}
[4.632873] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/build/Ti5_arms_controller/Ti5_arms_controller_parameters/include/Ti5_arms_controller_parameters.hpp:23\x1b[m\x1b[K,\n'}
[4.632923] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/include/Ti5_arms_controller/Ti5_arms_controller.hpp:28\x1b[m\x1b[K,\n'}
[4.632977] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:31\x1b[m\x1b[K,\n'}
[4.633027] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller_preceeding.cpp:20\x1b[m\x1b[K:\n'}
[4.633076] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/include/parameter_traits/parameter_traits/parameter_traits.hpp:51:13:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kdeclared here\n'}
[4.633135] (Ti5_arms_controller) StderrLine: {'line': b'   51 | auto static \x1b[01;36m\x1b[KOK\x1b[m\x1b[K\n'}
[4.633186] (Ti5_arms_controller) StderrLine: {'line': b'      |             \x1b[01;36m\x1b[K^~\x1b[m\x1b[K\n'}
[4.633236] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/build/Ti5_arms_controller/Ti5_arms_controller_parameters/include/Ti5_arms_controller_parameters.hpp:29\x1b[m\x1b[K,\n'}
[4.633286] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/include/Ti5_arms_controller/Ti5_arms_controller.hpp:28\x1b[m\x1b[K,\n'}
[4.633335] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:31\x1b[m\x1b[K,\n'}
[4.633385] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:27\x1b[m\x1b[K:\n'}
[4.633434] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/build/Ti5_arms_controller/Ti5_arms_controller_parameters/include/validate_Ti5_arms_controller_parameters.hpp:29:75:\x1b[m\x1b[K \x1b[01;35m\x1b[Kwarning: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[Kusing Result = class tl::expected<void, std::__cxx11::basic_string<char> >\x1b[m\x1b[K\xe2\x80\x99 is deprecated: Use tl::expected<void, std::string> for return instead. `#include <tl_expected/expected.hpp>`. [\x1b[01;35m\x1b[K\x1b]8;;https://gcc.gnu.org/onlinedocs/gcc/Warning-Options.html#index-Wdeprecated-declarations\x07-Wdeprecated-declarations\x1b]8;;\x07\x1b[m\x1b[K]\n'}
[4.633492] (Ti5_arms_controller) StderrLine: {'line': b'   29 | Result forbidden_interface_name_prefix(rclcpp::Parameter const & parameter\x1b[01;35m\x1b[K)\x1b[m\x1b[K\n'}
[4.633542] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                                           \x1b[01;35m\x1b[K^\x1b[m\x1b[K\n'}
[4.633592] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/build/Ti5_arms_controller/Ti5_arms_controller_parameters/include/Ti5_arms_controller_parameters.hpp:23\x1b[m\x1b[K,\n'}
[4.633641] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/include/Ti5_arms_controller/Ti5_arms_controller.hpp:28\x1b[m\x1b[K,\n'}
[4.633692] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:31\x1b[m\x1b[K,\n'}
[4.633745] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:27\x1b[m\x1b[K:\n'}
[4.633794] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/include/parameter_traits/parameter_traits/parameter_traits.hpp:37:7:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kdeclared here\n'}
[4.633844] (Ti5_arms_controller) StderrLine: {'line': b'   37 | using \x1b[01;36m\x1b[KResult\x1b[m\x1b[K\n'}
[4.633893] (Ti5_arms_controller) StderrLine: {'line': b'      |       \x1b[01;36m\x1b[K^~~~~~\x1b[m\x1b[K\n'}
[4.633942] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/build/Ti5_arms_controller/Ti5_arms_controller_parameters/include/Ti5_arms_controller_parameters.hpp:29\x1b[m\x1b[K,\n'}
[4.633991] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/include/Ti5_arms_controller/Ti5_arms_controller.hpp:28\x1b[m\x1b[K,\n'}
[4.634041] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:31\x1b[m\x1b[K,\n'}
[4.634090] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:27\x1b[m\x1b[K:\n'}
[4.634146] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/build/Ti5_arms_controller/Ti5_arms_controller_parameters/include/validate_Ti5_arms_controller_parameters.hpp:\x1b[m\x1b[K In function \xe2\x80\x98\x1b[01m\x1b[Kparameter_traits::Result parameter_traits::forbidden_interface_name_prefix(const rclcpp::Parameter&)\x1b[m\x1b[K\xe2\x80\x99:\n'}
[4.634203] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/build/Ti5_arms_controller/Ti5_arms_controller_parameters/include/validate_Ti5_arms_controller_parameters.hpp:35:17:\x1b[m\x1b[K \x1b[01;35m\x1b[Kwarning: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[Ktl::expected<void, std::__cxx11::basic_string<char> > parameter_traits::ERROR(const string&, Args ...) [with Args = {}; std::string = std::__cxx11::basic_string<char>]\x1b[m\x1b[K\xe2\x80\x99 is deprecated: When returning tl::expected<void, std::string> you can call fmt::format directly. [\x1b[01;35m\x1b[K\x1b]8;;https://gcc.gnu.org/onlinedocs/gcc/Warning-Options.html#index-Wdeprecated-declarations\x07-Wdeprecated-declarations\x1b]8;;\x07\x1b[m\x1b[K]\n'}
[4.634263] (Ti5_arms_controller) StderrLine: {'line': b'   35 |     return \x1b[01;35m\x1b[KERROR("\'interface_name\' parameter can not start with \'blup_\'")\x1b[m\x1b[K;\n'}
[4.634313] (Ti5_arms_controller) StderrLine: {'line': b'      |            \x1b[01;35m\x1b[K~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[4.634363] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/build/Ti5_arms_controller/Ti5_arms_controller_parameters/include/Ti5_arms_controller_parameters.hpp:23\x1b[m\x1b[K,\n'}
[4.634412] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/include/Ti5_arms_controller/Ti5_arms_controller.hpp:28\x1b[m\x1b[K,\n'}
[4.634461] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:31\x1b[m\x1b[K,\n'}
[4.634511] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:27\x1b[m\x1b[K:\n'}
[4.634560] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/include/parameter_traits/parameter_traits/parameter_traits.hpp:46:1:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kdeclared here\n'}
[4.634611] (Ti5_arms_controller) StderrLine: {'line': b'   46 | \x1b[01;36m\x1b[KERROR\x1b[m\x1b[K(const std::string& format, Args... args)\n'}
[4.634662] (Ti5_arms_controller) StderrLine: {'line': b'      | \x1b[01;36m\x1b[K^~~~~\x1b[m\x1b[K\n'}
[4.634711] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/build/Ti5_arms_controller/Ti5_arms_controller_parameters/include/Ti5_arms_controller_parameters.hpp:29\x1b[m\x1b[K,\n'}
[4.634760] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/include/Ti5_arms_controller/Ti5_arms_controller.hpp:28\x1b[m\x1b[K,\n'}
[4.634810] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:31\x1b[m\x1b[K,\n'}
[4.634860] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:27\x1b[m\x1b[K:\n'}
[4.634909] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/build/Ti5_arms_controller/Ti5_arms_controller_parameters/include/validate_Ti5_arms_controller_parameters.hpp:38:10:\x1b[m\x1b[K \x1b[01;35m\x1b[Kwarning: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[Kparameter_traits::OK\x1b[m\x1b[K\xe2\x80\x99 is deprecated: When returning tl::expected<void, std::string> default construct for OK with `{}`. [\x1b[01;35m\x1b[K\x1b]8;;https://gcc.gnu.org/onlinedocs/gcc/Warning-Options.html#index-Wdeprecated-declarations\x07-Wdeprecated-declarations\x1b]8;;\x07\x1b[m\x1b[K]\n'}
[4.634965] (Ti5_arms_controller) StderrLine: {'line': b'   38 |   return \x1b[01;35m\x1b[KOK\x1b[m\x1b[K;\n'}
[4.635014] (Ti5_arms_controller) StderrLine: {'line': b'      |          \x1b[01;35m\x1b[K^~\x1b[m\x1b[K\n'}
[4.635064] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/build/Ti5_arms_controller/Ti5_arms_controller_parameters/include/Ti5_arms_controller_parameters.hpp:23\x1b[m\x1b[K,\n'}
[4.635122] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/include/Ti5_arms_controller/Ti5_arms_controller.hpp:28\x1b[m\x1b[K,\n'}
[4.635174] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:31\x1b[m\x1b[K,\n'}
[4.635223] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:27\x1b[m\x1b[K:\n'}
[4.635276] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/include/parameter_traits/parameter_traits/parameter_traits.hpp:51:13:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kdeclared here\n'}
[4.635325] (Ti5_arms_controller) StderrLine: {'line': b'   51 | auto static \x1b[01;36m\x1b[KOK\x1b[m\x1b[K\n'}
[4.635374] (Ti5_arms_controller) StderrLine: {'line': b'      |             \x1b[01;36m\x1b[K^~\x1b[m\x1b[K\n'}
[4.710229] (-) TimerEvent: {}
[4.810655] (-) TimerEvent: {}
[4.911044] (-) TimerEvent: {}
[5.011342] (-) TimerEvent: {}
[5.111562] (-) TimerEvent: {}
[5.193809] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller_preceeding.cpp:20\x1b[m\x1b[K:\n'}
[5.193928] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:\x1b[m\x1b[K In member function \xe2\x80\x98\x1b[01m\x1b[Kvirtual controller_interface::CallbackReturn TestableTi5ArmsController::on_configure(const rclcpp_lifecycle::State&)\x1b[m\x1b[K\xe2\x80\x99:\n'}
[5.193965] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:71:49:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[Krclcpp::Subscription<control_msgs::msg::JointJog_<std::allocator<void> > >::SharedPtr Ti5_arms_controller::Ti5ArmsController::ref_subscriber_\x1b[m\x1b[K\xe2\x80\x99 is private within this context\n'}
[5.194010] (Ti5_arms_controller) StderrLine: {'line': b'   71 |       ref_subscriber_wait_set_.add_subscription(\x1b[01;31m\x1b[Kref_subscriber_\x1b[m\x1b[K);\n'}
[5.194044] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                 \x1b[01;31m\x1b[K^~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.194075] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:31\x1b[m\x1b[K,\n'}
[5.194118] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller_preceeding.cpp:20\x1b[m\x1b[K:\n'}
[5.194153] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/include/Ti5_arms_controller/Ti5_arms_controller.hpp:92:61:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kdeclared private here\n'}
[5.194181] (Ti5_arms_controller) StderrLine: {'line': b'   92 |     rclcpp::Subscription<ControllerReferenceMsg>::SharedPtr \x1b[01;36m\x1b[Kref_subscriber_\x1b[m\x1b[K = nullptr;\n'}
[5.194207] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                             \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.194232] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:27\x1b[m\x1b[K:\n'}
[5.194256] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:\x1b[m\x1b[K In member function \xe2\x80\x98\x1b[01m\x1b[Kvirtual controller_interface::CallbackReturn TestableTi5ArmsController::on_configure(const rclcpp_lifecycle::State&)\x1b[m\x1b[K\xe2\x80\x99:\n'}
[5.194282] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:71:49:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[Krclcpp::Subscription<control_msgs::msg::JointJog_<std::allocator<void> > >::SharedPtr Ti5_arms_controller::Ti5ArmsController::ref_subscriber_\x1b[m\x1b[K\xe2\x80\x99 is private within this context\n'}
[5.194308] (Ti5_arms_controller) StderrLine: {'line': b'   71 |       ref_subscriber_wait_set_.add_subscription(\x1b[01;31m\x1b[Kref_subscriber_\x1b[m\x1b[K);\n'}
[5.194337] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                 \x1b[01;31m\x1b[K^~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.194360] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:31\x1b[m\x1b[K,\n'}
[5.194384] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:27\x1b[m\x1b[K:\n'}
[5.194408] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/include/Ti5_arms_controller/Ti5_arms_controller.hpp:92:61:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kdeclared private here\n'}
[5.194432] (Ti5_arms_controller) StderrLine: {'line': b'   92 |     rclcpp::Subscription<ControllerReferenceMsg>::SharedPtr \x1b[01;36m\x1b[Kref_subscriber_\x1b[m\x1b[K = nullptr;\n'}
[5.194458] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                             \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.211648] (-) TimerEvent: {}
[5.232024] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:375\x1b[m\x1b[K,\n'}
[5.232202] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/internal/gmock-internal-utils.h:47\x1b[m\x1b[K,\n'}
[5.232241] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock-actions.h:51\x1b[m\x1b[K,\n'}
[5.232273] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock.h:59\x1b[m\x1b[K,\n'}
[5.232303] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:32\x1b[m\x1b[K,\n'}
[5.232332] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:27\x1b[m\x1b[K:\n'}
[5.232359] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:\x1b[m\x1b[K In member function \xe2\x80\x98\x1b[01m\x1b[Kvoid Ti5ArmsControllerFixture<CtrlType>::SetUpController(std::string)\x1b[m\x1b[K\xe2\x80\x99:\n'}
[5.232390] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:137:66:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[Kclass TestableTi5ArmsController\x1b[m\x1b[K\xe2\x80\x99 has no member named \xe2\x80\x98\x1b[01m\x1b[Kdefine_custom_node_options\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.232420] (Ti5_arms_controller) StderrLine: {'line': b'  137 |       controller_->init(controller_name, "", 0, "", controller_->\x1b[01;31m\x1b[Kdefine_custom_node_options\x1b[m\x1b[K()),\n'}
[5.232447] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                                  \x1b[01;31m\x1b[K^~~~~~~~~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.232473] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:77:52:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin definition of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.232500] (Ti5_arms_controller) StderrLine: {'line': b'   77 |   if (const ::testing::AssertionResult gtest_ar = (\x1b[01;36m\x1b[Kexpression\x1b[m\x1b[K)) \\\n'}
[5.232536] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                    \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.232564] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:168:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.232591] (Ti5_arms_controller) StderrLine: {'line': b'  168 |   \x1b[01;36m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K(pred_format, v1, v2, GTEST_FATAL_FAILURE_)\n'}
[5.232619] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.232648] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:2041:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_PRED_FORMAT2\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.232676] (Ti5_arms_controller) StderrLine: {'line': b' 2041 |   \x1b[01;36m\x1b[KASSERT_PRED_FORMAT2\x1b[m\x1b[K(::testing::internal::EqHelper::Compare, val1, val2)\n'}
[5.232704] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.232731] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:2057:32:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_EQ\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.232757] (Ti5_arms_controller) StderrLine: {'line': b' 2057 | # define ASSERT_EQ(val1, val2) \x1b[01;36m\x1b[KGTEST_ASSERT_EQ\x1b[m\x1b[K(val1, val2)\n'}
[5.232784] (Ti5_arms_controller) StderrLine: {'line': b'      |                                \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.232810] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:136:5:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_EQ\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.232837] (Ti5_arms_controller) StderrLine: {'line': b'  136 |     \x1b[01;36m\x1b[KASSERT_EQ\x1b[m\x1b[K(\n'}
[5.232863] (Ti5_arms_controller) StderrLine: {'line': b'      |     \x1b[01;36m\x1b[K^~~~~~~~~\x1b[m\x1b[K\n'}
[5.232889] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:375\x1b[m\x1b[K,\n'}
[5.232915] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/internal/gmock-internal-utils.h:47\x1b[m\x1b[K,\n'}
[5.232941] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock-actions.h:51\x1b[m\x1b[K,\n'}
[5.232967] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock.h:59\x1b[m\x1b[K,\n'}
[5.232992] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:32\x1b[m\x1b[K,\n'}
[5.233020] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller_preceeding.cpp:20\x1b[m\x1b[K:\n'}
[5.233048] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:\x1b[m\x1b[K In member function \xe2\x80\x98\x1b[01m\x1b[Kvoid Ti5ArmsControllerFixture<CtrlType>::SetUpController(std::string)\x1b[m\x1b[K\xe2\x80\x99:\n'}
[5.233079] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:137:66:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[Kclass TestableTi5ArmsController\x1b[m\x1b[K\xe2\x80\x99 has no member named \xe2\x80\x98\x1b[01m\x1b[Kdefine_custom_node_options\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.233114] (Ti5_arms_controller) StderrLine: {'line': b'  137 |       controller_->init(controller_name, "", 0, "", controller_->\x1b[01;31m\x1b[Kdefine_custom_node_options\x1b[m\x1b[K()),\n'}
[5.233147] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                                  \x1b[01;31m\x1b[K^~~~~~~~~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.233178] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:77:52:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin definition of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.233204] (Ti5_arms_controller) StderrLine: {'line': b'   77 |   if (const ::testing::AssertionResult gtest_ar = (\x1b[01;36m\x1b[Kexpression\x1b[m\x1b[K)) \\\n'}
[5.233230] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                    \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.233255] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:168:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.233282] (Ti5_arms_controller) StderrLine: {'line': b'  168 |   \x1b[01;36m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K(pred_format, v1, v2, GTEST_FATAL_FAILURE_)\n'}
[5.233308] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.233333] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:2041:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_PRED_FORMAT2\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.233359] (Ti5_arms_controller) StderrLine: {'line': b' 2041 |   \x1b[01;36m\x1b[KASSERT_PRED_FORMAT2\x1b[m\x1b[K(::testing::internal::EqHelper::Compare, val1, val2)\n'}
[5.233386] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.233411] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:2057:32:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_EQ\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.233437] (Ti5_arms_controller) StderrLine: {'line': b' 2057 | # define ASSERT_EQ(val1, val2) \x1b[01;36m\x1b[KGTEST_ASSERT_EQ\x1b[m\x1b[K(val1, val2)\n'}
[5.233463] (Ti5_arms_controller) StderrLine: {'line': b'      |                                \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.233490] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:136:5:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_EQ\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.233518] (Ti5_arms_controller) StderrLine: {'line': b'  136 |     \x1b[01;36m\x1b[KASSERT_EQ\x1b[m\x1b[K(\n'}
[5.233543] (Ti5_arms_controller) StderrLine: {'line': b'      |     \x1b[01;36m\x1b[K^~~~~~~~~\x1b[m\x1b[K\n'}
[5.235855] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller_preceeding.cpp:\x1b[m\x1b[K At global scope:\n'}
[5.235891] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller_preceeding.cpp:28:28:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[KCMD_MY_ITFS\x1b[m\x1b[K\xe2\x80\x99 has not been declared in \xe2\x80\x98\x1b[01m\x1b[KTi5_arms_controller\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.235919] (Ti5_arms_controller) StderrLine: {'line': b'   28 | using Ti5_arms_controller::\x1b[01;31m\x1b[KCMD_MY_ITFS\x1b[m\x1b[K;\n'}
[5.235945] (Ti5_arms_controller) StderrLine: {'line': b'      |                            \x1b[01;31m\x1b[K^~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.235971] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller_preceeding.cpp:29:28:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[Kcontrol_mode_type\x1b[m\x1b[K\xe2\x80\x99 has not been declared in \xe2\x80\x98\x1b[01m\x1b[KTi5_arms_controller\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.236003] (Ti5_arms_controller) StderrLine: {'line': b'   29 | using Ti5_arms_controller::\x1b[01;31m\x1b[Kcontrol_mode_type\x1b[m\x1b[K;\n'}
[5.236028] (Ti5_arms_controller) StderrLine: {'line': b'      |                            \x1b[01;31m\x1b[K^~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.236053] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller_preceeding.cpp:30:28:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[KSTATE_MY_ITFS\x1b[m\x1b[K\xe2\x80\x99 has not been declared in \xe2\x80\x98\x1b[01m\x1b[KTi5_arms_controller\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.236080] (Ti5_arms_controller) StderrLine: {'line': b'   30 | using Ti5_arms_controller::\x1b[01;31m\x1b[KSTATE_MY_ITFS\x1b[m\x1b[K;\n'}
[5.236108] (Ti5_arms_controller) StderrLine: {'line': b'      |                            \x1b[01;31m\x1b[K^~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.236976] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:\x1b[m\x1b[K At global scope:\n'}
[5.237006] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:29:28:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[KCMD_MY_ITFS\x1b[m\x1b[K\xe2\x80\x99 has not been declared in \xe2\x80\x98\x1b[01m\x1b[KTi5_arms_controller\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.237032] (Ti5_arms_controller) StderrLine: {'line': b'   29 | using Ti5_arms_controller::\x1b[01;31m\x1b[KCMD_MY_ITFS\x1b[m\x1b[K;\n'}
[5.237057] (Ti5_arms_controller) StderrLine: {'line': b'      |                            \x1b[01;31m\x1b[K^~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.237084] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:30:28:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[Kcontrol_mode_type\x1b[m\x1b[K\xe2\x80\x99 has not been declared in \xe2\x80\x98\x1b[01m\x1b[KTi5_arms_controller\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.237114] (Ti5_arms_controller) StderrLine: {'line': b'   30 | using Ti5_arms_controller::\x1b[01;31m\x1b[Kcontrol_mode_type\x1b[m\x1b[K;\n'}
[5.237141] (Ti5_arms_controller) StderrLine: {'line': b'      |                            \x1b[01;31m\x1b[K^~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.237166] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:31:28:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[KSTATE_MY_ITFS\x1b[m\x1b[K\xe2\x80\x99 has not been declared in \xe2\x80\x98\x1b[01m\x1b[KTi5_arms_controller\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.237192] (Ti5_arms_controller) StderrLine: {'line': b'   31 | using Ti5_arms_controller::\x1b[01;31m\x1b[KSTATE_MY_ITFS\x1b[m\x1b[K;\n'}
[5.237217] (Ti5_arms_controller) StderrLine: {'line': b'      |                            \x1b[01;31m\x1b[K^~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.238631] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:62\x1b[m\x1b[K,\n'}
[5.238669] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/internal/gmock-internal-utils.h:47\x1b[m\x1b[K,\n'}
[5.238701] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock-actions.h:51\x1b[m\x1b[K,\n'}
[5.238737] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock.h:59\x1b[m\x1b[K,\n'}
[5.238829] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:32\x1b[m\x1b[K,\n'}
[5.238862] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller_preceeding.cpp:20\x1b[m\x1b[K:\n'}
[5.238893] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller_preceeding.cpp:\x1b[m\x1b[K In member function \xe2\x80\x98\x1b[01m\x1b[Kvirtual void Ti5ArmsControllerTest_all_parameters_set_configure_success_Test::TestBody()\x1b[m\x1b[K\xe2\x80\x99:\n'}
[5.238924] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller_preceeding.cpp:40:28:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[KTi5_arms_controller::Params Ti5_arms_controller::Ti5ArmsController::params_\x1b[m\x1b[K\xe2\x80\x99 is private within this context\n'}
[5.238953] (Ti5_arms_controller) StderrLine: {'line': b'   40 |   ASSERT_TRUE(controller_->\x1b[01;31m\x1b[Kparams_\x1b[m\x1b[K.joints.empty());\n'}
[5.238980] (Ti5_arms_controller) StderrLine: {'line': b'      |                            \x1b[01;31m\x1b[K^~~~~~~\x1b[m\x1b[K\n'}
[5.239009] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/internal/gtest-internal.h:1325:34:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin definition of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_TEST_BOOLEAN_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.239093] (Ti5_arms_controller) StderrLine: {'line': b' 1325 |       ::testing::AssertionResult(\x1b[01;36m\x1b[Kexpression\x1b[m\x1b[K)) \\\n'}
[5.239125] (Ti5_arms_controller) StderrLine: {'line': b'      |                                  \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.239152] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller_preceeding.cpp:40:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_TRUE\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.239178] (Ti5_arms_controller) StderrLine: {'line': b'   40 |   \x1b[01;36m\x1b[KASSERT_TRUE\x1b[m\x1b[K(controller_->params_.joints.empty());\n'}
[5.239203] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.239228] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:31\x1b[m\x1b[K,\n'}
[5.239253] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller_preceeding.cpp:20\x1b[m\x1b[K:\n'}
[5.239280] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/include/Ti5_arms_controller/Ti5_arms_controller.hpp:78:33:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kdeclared private here\n'}
[5.239304] (Ti5_arms_controller) StderrLine: {'line': b'   78 |     Ti5_arms_controller::Params \x1b[01;36m\x1b[Kparams_\x1b[m\x1b[K;\n'}
[5.239329] (Ti5_arms_controller) StderrLine: {'line': b'      |                                 \x1b[01;36m\x1b[K^~~~~~~\x1b[m\x1b[K\n'}
[5.239354] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:62\x1b[m\x1b[K,\n'}
[5.239379] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/internal/gmock-internal-utils.h:47\x1b[m\x1b[K,\n'}
[5.239402] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock-actions.h:51\x1b[m\x1b[K,\n'}
[5.239426] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock.h:59\x1b[m\x1b[K,\n'}
[5.239453] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:32\x1b[m\x1b[K,\n'}
[5.239481] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller_preceeding.cpp:20\x1b[m\x1b[K:\n'}
[5.239506] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller_preceeding.cpp:41:28:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[KTi5_arms_controller::Params Ti5_arms_controller::Ti5ArmsController::params_\x1b[m\x1b[K\xe2\x80\x99 is private within this context\n'}
[5.239534] (Ti5_arms_controller) StderrLine: {'line': b'   41 |   ASSERT_TRUE(controller_->\x1b[01;31m\x1b[Kparams_\x1b[m\x1b[K.state_joints.empty());\n'}
[5.239610] (Ti5_arms_controller) StderrLine: {'line': b'      |                            \x1b[01;31m\x1b[K^~~~~~~\x1b[m\x1b[K\n'}
[5.239639] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/internal/gtest-internal.h:1325:34:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin definition of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_TEST_BOOLEAN_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.239670] (Ti5_arms_controller) StderrLine: {'line': b' 1325 |       ::testing::AssertionResult(\x1b[01;36m\x1b[Kexpression\x1b[m\x1b[K)) \\\n'}
[5.239701] (Ti5_arms_controller) StderrLine: {'line': b'      |                                  \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.239792] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller_preceeding.cpp:41:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_TRUE\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.239822] (Ti5_arms_controller) StderrLine: {'line': b'   41 |   \x1b[01;36m\x1b[KASSERT_TRUE\x1b[m\x1b[K(controller_->params_.state_joints.empty());\n'}
[5.239851] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.239883] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:31\x1b[m\x1b[K,\n'}
[5.239911] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller_preceeding.cpp:20\x1b[m\x1b[K:\n'}
[5.239945] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/include/Ti5_arms_controller/Ti5_arms_controller.hpp:78:33:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kdeclared private here\n'}
[5.239974] (Ti5_arms_controller) StderrLine: {'line': b'   78 |     Ti5_arms_controller::Params \x1b[01;36m\x1b[Kparams_\x1b[m\x1b[K;\n'}
[5.240003] (Ti5_arms_controller) StderrLine: {'line': b'      |                                 \x1b[01;36m\x1b[K^~~~~~~\x1b[m\x1b[K\n'}
[5.240037] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:62\x1b[m\x1b[K,\n'}
[5.240066] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/internal/gmock-internal-utils.h:47\x1b[m\x1b[K,\n'}
[5.240100] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock-actions.h:51\x1b[m\x1b[K,\n'}
[5.240133] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock.h:59\x1b[m\x1b[K,\n'}
[5.240162] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:32\x1b[m\x1b[K,\n'}
[5.240223] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller_preceeding.cpp:20\x1b[m\x1b[K:\n'}
[5.240252] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller_preceeding.cpp:42:28:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[KTi5_arms_controller::Params Ti5_arms_controller::Ti5ArmsController::params_\x1b[m\x1b[K\xe2\x80\x99 is private within this context\n'}
[5.240368] (Ti5_arms_controller) StderrLine: {'line': b'   42 |   ASSERT_TRUE(controller_->\x1b[01;31m\x1b[Kparams_\x1b[m\x1b[K.interface_name.empty());\n'}
[5.240480] (Ti5_arms_controller) StderrLine: {'line': b'      |                            \x1b[01;31m\x1b[K^~~~~~~\x1b[m\x1b[K\n'}
[5.240509] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/internal/gtest-internal.h:1325:34:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin definition of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_TEST_BOOLEAN_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.240539] (Ti5_arms_controller) StderrLine: {'line': b' 1325 |       ::testing::AssertionResult(\x1b[01;36m\x1b[Kexpression\x1b[m\x1b[K)) \\\n'}
[5.240568] (Ti5_arms_controller) StderrLine: {'line': b'      |                                  \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.240595] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller_preceeding.cpp:42:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_TRUE\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.240701] (Ti5_arms_controller) StderrLine: {'line': b'   42 |   \x1b[01;36m\x1b[KASSERT_TRUE\x1b[m\x1b[K(controller_->params_.interface_name.empty());\n'}
[5.240736] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.240763] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:31\x1b[m\x1b[K,\n'}
[5.240790] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller_preceeding.cpp:20\x1b[m\x1b[K:\n'}
[5.240818] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/include/Ti5_arms_controller/Ti5_arms_controller.hpp:78:33:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kdeclared private here\n'}
[5.240905] (Ti5_arms_controller) StderrLine: {'line': b'   78 |     Ti5_arms_controller::Params \x1b[01;36m\x1b[Kparams_\x1b[m\x1b[K;\n'}
[5.240933] (Ti5_arms_controller) StderrLine: {'line': b'      |                                 \x1b[01;36m\x1b[K^~~~~~~\x1b[m\x1b[K\n'}
[5.240960] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:375\x1b[m\x1b[K,\n'}
[5.240987] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/internal/gmock-internal-utils.h:47\x1b[m\x1b[K,\n'}
[5.241014] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock-actions.h:51\x1b[m\x1b[K,\n'}
[5.241041] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock.h:59\x1b[m\x1b[K,\n'}
[5.241080] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:32\x1b[m\x1b[K,\n'}
[5.241120] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller_preceeding.cpp:20\x1b[m\x1b[K:\n'}
[5.241234] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller_preceeding.cpp:46:28:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[KTi5_arms_controller::Params Ti5_arms_controller::Ti5ArmsController::params_\x1b[m\x1b[K\xe2\x80\x99 is private within this context\n'}
[5.241268] (Ti5_arms_controller) StderrLine: {'line': b'   46 |   ASSERT_THAT(controller_->\x1b[01;31m\x1b[Kparams_\x1b[m\x1b[K.joints, testing::ElementsAreArray(joint_names_));\n'}
[5.241298] (Ti5_arms_controller) StderrLine: {'line': b'      |                            \x1b[01;31m\x1b[K^~~~~~~\x1b[m\x1b[K\n'}
[5.241328] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:77:52:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin definition of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.241357] (Ti5_arms_controller) StderrLine: {'line': b'   77 |   if (const ::testing::AssertionResult gtest_ar = (\x1b[01;36m\x1b[Kexpression\x1b[m\x1b[K)) \\\n'}
[5.241385] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                    \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.241413] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:119:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_PRED_FORMAT1_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.241441] (Ti5_arms_controller) StderrLine: {'line': b'  119 |   \x1b[01;36m\x1b[KGTEST_PRED_FORMAT1_\x1b[m\x1b[K(pred_format, v1, GTEST_FATAL_FAILURE_)\n'}
[5.241470] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.241498] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock-matchers.h:4554:37:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_PRED_FORMAT1\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.241526] (Ti5_arms_controller) StderrLine: {'line': b' 4554 | #define ASSERT_THAT(value, matcher) \x1b[01;36m\x1b[KASSERT_PRED_FORMAT1\x1b[m\x1b[K(\\\n'}
[5.241555] (Ti5_arms_controller) StderrLine: {'line': b'      |                                     \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.241585] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller_preceeding.cpp:46:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_THAT\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.241613] (Ti5_arms_controller) StderrLine: {'line': b'   46 |   \x1b[01;36m\x1b[KASSERT_THAT\x1b[m\x1b[K(controller_->params_.joints, testing::ElementsAreArray(joint_names_));\n'}
[5.241642] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.241670] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:31\x1b[m\x1b[K,\n'}
[5.241697] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller_preceeding.cpp:20\x1b[m\x1b[K:\n'}
[5.241805] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/include/Ti5_arms_controller/Ti5_arms_controller.hpp:78:33:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kdeclared private here\n'}
[5.241834] (Ti5_arms_controller) StderrLine: {'line': b'   78 |     Ti5_arms_controller::Params \x1b[01;36m\x1b[Kparams_\x1b[m\x1b[K;\n'}
[5.241861] (Ti5_arms_controller) StderrLine: {'line': b'      |                                 \x1b[01;36m\x1b[K^~~~~~~\x1b[m\x1b[K\n'}
[5.241888] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:62\x1b[m\x1b[K,\n'}
[5.241917] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/internal/gmock-internal-utils.h:47\x1b[m\x1b[K,\n'}
[5.241944] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock-actions.h:51\x1b[m\x1b[K,\n'}
[5.241974] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock.h:59\x1b[m\x1b[K,\n'}
[5.242003] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:32\x1b[m\x1b[K,\n'}
[5.242035] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:27\x1b[m\x1b[K:\n'}
[5.242065] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:\x1b[m\x1b[K In member function \xe2\x80\x98\x1b[01m\x1b[Kvirtual void Ti5ArmsControllerTest_all_parameters_set_configure_success_Test::TestBody()\x1b[m\x1b[K\xe2\x80\x99:\n'}
[5.242095] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:41:28:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[KTi5_arms_controller::Params Ti5_arms_controller::Ti5ArmsController::params_\x1b[m\x1b[K\xe2\x80\x99 is private within this context\n'}
[5.242128] (Ti5_arms_controller) StderrLine: {'line': b'   41 |   ASSERT_TRUE(controller_->\x1b[01;31m\x1b[Kparams_\x1b[m\x1b[K.joints.empty());\n'}
[5.242156] (Ti5_arms_controller) StderrLine: {'line': b'      |                            \x1b[01;31m\x1b[K^~~~~~~\x1b[m\x1b[K\n'}
[5.242183] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/internal/gtest-internal.h:1325:34:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin definition of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_TEST_BOOLEAN_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.242210] (Ti5_arms_controller) StderrLine: {'line': b' 1325 |       ::testing::AssertionResult(\x1b[01;36m\x1b[Kexpression\x1b[m\x1b[K)) \\\n'}
[5.242237] (Ti5_arms_controller) StderrLine: {'line': b'      |                                  \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.242264] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:41:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_TRUE\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.242291] (Ti5_arms_controller) StderrLine: {'line': b'   41 |   \x1b[01;36m\x1b[KASSERT_TRUE\x1b[m\x1b[K(controller_->params_.joints.empty());\n'}
[5.242317] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.242343] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:31\x1b[m\x1b[K,\n'}
[5.242371] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:27\x1b[m\x1b[K:\n'}
[5.242397] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/include/Ti5_arms_controller/Ti5_arms_controller.hpp:78:33:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kdeclared private here\n'}
[5.242425] (Ti5_arms_controller) StderrLine: {'line': b'   78 |     Ti5_arms_controller::Params \x1b[01;36m\x1b[Kparams_\x1b[m\x1b[K;\n'}
[5.242451] (Ti5_arms_controller) StderrLine: {'line': b'      |                                 \x1b[01;36m\x1b[K^~~~~~~\x1b[m\x1b[K\n'}
[5.242478] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:375\x1b[m\x1b[K,\n'}
[5.242556] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/internal/gmock-internal-utils.h:47\x1b[m\x1b[K,\n'}
[5.242583] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock-actions.h:51\x1b[m\x1b[K,\n'}
[5.242608] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock.h:59\x1b[m\x1b[K,\n'}
[5.242633] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:32\x1b[m\x1b[K,\n'}
[5.242657] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller_preceeding.cpp:20\x1b[m\x1b[K:\n'}
[5.242682] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller_preceeding.cpp:47:28:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[KTi5_arms_controller::Params Ti5_arms_controller::Ti5ArmsController::params_\x1b[m\x1b[K\xe2\x80\x99 is private within this context\n'}
[5.242707] (Ti5_arms_controller) StderrLine: {'line': b'   47 |   ASSERT_THAT(controller_->\x1b[01;31m\x1b[Kparams_\x1b[m\x1b[K.state_joints, testing::ElementsAreArray(state_joint_names_));\n'}
[5.242733] (Ti5_arms_controller) StderrLine: {'line': b'      |                            \x1b[01;31m\x1b[K^~~~~~~\x1b[m\x1b[K\n'}
[5.242757] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:77:52:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin definition of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.242785] (Ti5_arms_controller) StderrLine: {'line': b'   77 |   if (const ::testing::AssertionResult gtest_ar = (\x1b[01;36m\x1b[Kexpression\x1b[m\x1b[K)) \\\n'}
[5.242809] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                    \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.242834] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:119:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_PRED_FORMAT1_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.242858] (Ti5_arms_controller) StderrLine: {'line': b'  119 |   \x1b[01;36m\x1b[KGTEST_PRED_FORMAT1_\x1b[m\x1b[K(pred_format, v1, GTEST_FATAL_FAILURE_)\n'}
[5.242884] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.242909] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock-matchers.h:4554:37:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_PRED_FORMAT1\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.242937] (Ti5_arms_controller) StderrLine: {'line': b' 4554 | #define ASSERT_THAT(value, matcher) \x1b[01;36m\x1b[KASSERT_PRED_FORMAT1\x1b[m\x1b[K(\\\n'}
[5.242961] (Ti5_arms_controller) StderrLine: {'line': b'      |                                     \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.242987] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller_preceeding.cpp:47:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_THAT\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.243012] (Ti5_arms_controller) StderrLine: {'line': b'   47 |   \x1b[01;36m\x1b[KASSERT_THAT\x1b[m\x1b[K(controller_->params_.state_joints, testing::ElementsAreArray(state_joint_names_));\n'}
[5.243037] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.243063] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:31\x1b[m\x1b[K,\n'}
[5.243088] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller_preceeding.cpp:20\x1b[m\x1b[K:\n'}
[5.243121] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/include/Ti5_arms_controller/Ti5_arms_controller.hpp:78:33:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kdeclared private here\n'}
[5.243147] (Ti5_arms_controller) StderrLine: {'line': b'   78 |     Ti5_arms_controller::Params \x1b[01;36m\x1b[Kparams_\x1b[m\x1b[K;\n'}
[5.243171] (Ti5_arms_controller) StderrLine: {'line': b'      |                                 \x1b[01;36m\x1b[K^~~~~~~\x1b[m\x1b[K\n'}
[5.243196] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:62\x1b[m\x1b[K,\n'}
[5.243220] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/internal/gmock-internal-utils.h:47\x1b[m\x1b[K,\n'}
[5.243245] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock-actions.h:51\x1b[m\x1b[K,\n'}
[5.243270] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock.h:59\x1b[m\x1b[K,\n'}
[5.243294] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:32\x1b[m\x1b[K,\n'}
[5.243319] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:27\x1b[m\x1b[K:\n'}
[5.243343] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:42:28:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[KTi5_arms_controller::Params Ti5_arms_controller::Ti5ArmsController::params_\x1b[m\x1b[K\xe2\x80\x99 is private within this context\n'}
[5.243368] (Ti5_arms_controller) StderrLine: {'line': b'   42 |   ASSERT_TRUE(controller_->\x1b[01;31m\x1b[Kparams_\x1b[m\x1b[K.state_joints.empty());\n'}
[5.243393] (Ti5_arms_controller) StderrLine: {'line': b'      |                            \x1b[01;31m\x1b[K^~~~~~~\x1b[m\x1b[K\n'}
[5.243418] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/internal/gtest-internal.h:1325:34:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin definition of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_TEST_BOOLEAN_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.243442] (Ti5_arms_controller) StderrLine: {'line': b' 1325 |       ::testing::AssertionResult(\x1b[01;36m\x1b[Kexpression\x1b[m\x1b[K)) \\\n'}
[5.243466] (Ti5_arms_controller) StderrLine: {'line': b'      |                                  \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.243491] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:42:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_TRUE\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.243515] (Ti5_arms_controller) StderrLine: {'line': b'   42 |   \x1b[01;36m\x1b[KASSERT_TRUE\x1b[m\x1b[K(controller_->params_.state_joints.empty());\n'}
[5.243539] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.243563] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:31\x1b[m\x1b[K,\n'}
[5.243591] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:27\x1b[m\x1b[K:\n'}
[5.243616] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/include/Ti5_arms_controller/Ti5_arms_controller.hpp:78:33:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kdeclared private here\n'}
[5.243640] (Ti5_arms_controller) StderrLine: {'line': b'   78 |     Ti5_arms_controller::Params \x1b[01;36m\x1b[Kparams_\x1b[m\x1b[K;\n'}
[5.243664] (Ti5_arms_controller) StderrLine: {'line': b'      |                                 \x1b[01;36m\x1b[K^~~~~~~\x1b[m\x1b[K\n'}
[5.243689] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:375\x1b[m\x1b[K,\n'}
[5.243716] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/internal/gmock-internal-utils.h:47\x1b[m\x1b[K,\n'}
[5.243741] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock-actions.h:51\x1b[m\x1b[K,\n'}
[5.243767] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock.h:59\x1b[m\x1b[K,\n'}
[5.243795] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:32\x1b[m\x1b[K,\n'}
[5.243861] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller_preceeding.cpp:20\x1b[m\x1b[K:\n'}
[5.243887] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller_preceeding.cpp:48:28:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[Kclass TestableTi5ArmsController\x1b[m\x1b[K\xe2\x80\x99 has no member named \xe2\x80\x98\x1b[01m\x1b[Kstate_joints_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.243914] (Ti5_arms_controller) StderrLine: {'line': b'   48 |   ASSERT_THAT(controller_->\x1b[01;31m\x1b[Kstate_joints_\x1b[m\x1b[K, testing::ElementsAreArray(state_joint_names_));\n'}
[5.243940] (Ti5_arms_controller) StderrLine: {'line': b'      |                            \x1b[01;31m\x1b[K^~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.243966] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:77:52:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin definition of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.243992] (Ti5_arms_controller) StderrLine: {'line': b'   77 |   if (const ::testing::AssertionResult gtest_ar = (\x1b[01;36m\x1b[Kexpression\x1b[m\x1b[K)) \\\n'}
[5.244017] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                    \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.244041] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:119:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_PRED_FORMAT1_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.244065] (Ti5_arms_controller) StderrLine: {'line': b'  119 |   \x1b[01;36m\x1b[KGTEST_PRED_FORMAT1_\x1b[m\x1b[K(pred_format, v1, GTEST_FATAL_FAILURE_)\n'}
[5.244089] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.244116] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock-matchers.h:4554:37:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_PRED_FORMAT1\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.244140] (Ti5_arms_controller) StderrLine: {'line': b' 4554 | #define ASSERT_THAT(value, matcher) \x1b[01;36m\x1b[KASSERT_PRED_FORMAT1\x1b[m\x1b[K(\\\n'}
[5.244166] (Ti5_arms_controller) StderrLine: {'line': b'      |                                     \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.244190] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller_preceeding.cpp:48:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_THAT\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.244215] (Ti5_arms_controller) StderrLine: {'line': b'   48 |   \x1b[01;36m\x1b[KASSERT_THAT\x1b[m\x1b[K(controller_->state_joints_, testing::ElementsAreArray(state_joint_names_));\n'}
[5.244240] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.244263] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:62\x1b[m\x1b[K,\n'}
[5.244287] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/internal/gmock-internal-utils.h:47\x1b[m\x1b[K,\n'}
[5.244310] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock-actions.h:51\x1b[m\x1b[K,\n'}
[5.244334] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock.h:59\x1b[m\x1b[K,\n'}
[5.244358] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:32\x1b[m\x1b[K,\n'}
[5.244382] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:27\x1b[m\x1b[K:\n'}
[5.244405] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:43:28:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[KTi5_arms_controller::Params Ti5_arms_controller::Ti5ArmsController::params_\x1b[m\x1b[K\xe2\x80\x99 is private within this context\n'}
[5.244430] (Ti5_arms_controller) StderrLine: {'line': b'   43 |   ASSERT_TRUE(controller_->\x1b[01;31m\x1b[Kparams_\x1b[m\x1b[K.interface_name.empty());\n'}
[5.244454] (Ti5_arms_controller) StderrLine: {'line': b'      |                            \x1b[01;31m\x1b[K^~~~~~~\x1b[m\x1b[K\n'}
[5.244478] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/internal/gtest-internal.h:1325:34:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin definition of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_TEST_BOOLEAN_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.244502] (Ti5_arms_controller) StderrLine: {'line': b' 1325 |       ::testing::AssertionResult(\x1b[01;36m\x1b[Kexpression\x1b[m\x1b[K)) \\\n'}
[5.244526] (Ti5_arms_controller) StderrLine: {'line': b'      |                                  \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.244549] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:43:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_TRUE\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.244574] (Ti5_arms_controller) StderrLine: {'line': b'   43 |   \x1b[01;36m\x1b[KASSERT_TRUE\x1b[m\x1b[K(controller_->params_.interface_name.empty());\n'}
[5.244597] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.244621] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:31\x1b[m\x1b[K,\n'}
[5.244649] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:27\x1b[m\x1b[K:\n'}
[5.244675] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/include/Ti5_arms_controller/Ti5_arms_controller.hpp:78:33:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kdeclared private here\n'}
[5.244699] (Ti5_arms_controller) StderrLine: {'line': b'   78 |     Ti5_arms_controller::Params \x1b[01;36m\x1b[Kparams_\x1b[m\x1b[K;\n'}
[5.244734] (Ti5_arms_controller) StderrLine: {'line': b'      |                                 \x1b[01;36m\x1b[K^~~~~~~\x1b[m\x1b[K\n'}
[5.244774] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller_preceeding.cpp:49:26:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[KTi5_arms_controller::Params Ti5_arms_controller::Ti5ArmsController::params_\x1b[m\x1b[K\xe2\x80\x99 is private within this context\n'}
[5.244817] (Ti5_arms_controller) StderrLine: {'line': b'   49 |   ASSERT_EQ(controller_->\x1b[01;31m\x1b[Kparams_\x1b[m\x1b[K.interface_name, interface_name_);\n'}
[5.244855] (Ti5_arms_controller) StderrLine: {'line': b'      |                          \x1b[01;31m\x1b[K^~~~~~~\x1b[m\x1b[K\n'}
[5.244900] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:77:52:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin definition of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.244930] (Ti5_arms_controller) StderrLine: {'line': b'   77 |   if (const ::testing::AssertionResult gtest_ar = (\x1b[01;36m\x1b[Kexpression\x1b[m\x1b[K)) \\\n'}
[5.244955] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                    \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.244979] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:168:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.245010] (Ti5_arms_controller) StderrLine: {'line': b'  168 |   \x1b[01;36m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K(pred_format, v1, v2, GTEST_FATAL_FAILURE_)\n'}
[5.245036] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.245062] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:2041:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_PRED_FORMAT2\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.245086] (Ti5_arms_controller) StderrLine: {'line': b' 2041 |   \x1b[01;36m\x1b[KASSERT_PRED_FORMAT2\x1b[m\x1b[K(::testing::internal::EqHelper::Compare, val1, val2)\n'}
[5.245119] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.245144] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:2057:32:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_EQ\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.245170] (Ti5_arms_controller) StderrLine: {'line': b' 2057 | # define ASSERT_EQ(val1, val2) \x1b[01;36m\x1b[KGTEST_ASSERT_EQ\x1b[m\x1b[K(val1, val2)\n'}
[5.245194] (Ti5_arms_controller) StderrLine: {'line': b'      |                                \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.245219] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller_preceeding.cpp:49:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_EQ\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.245243] (Ti5_arms_controller) StderrLine: {'line': b'   49 |   \x1b[01;36m\x1b[KASSERT_EQ\x1b[m\x1b[K(controller_->params_.interface_name, interface_name_);\n'}
[5.245268] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~\x1b[m\x1b[K\n'}
[5.245295] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:31\x1b[m\x1b[K,\n'}
[5.245319] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller_preceeding.cpp:20\x1b[m\x1b[K:\n'}
[5.245343] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/include/Ti5_arms_controller/Ti5_arms_controller.hpp:78:33:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kdeclared private here\n'}
[5.245367] (Ti5_arms_controller) StderrLine: {'line': b'   78 |     Ti5_arms_controller::Params \x1b[01;36m\x1b[Kparams_\x1b[m\x1b[K;\n'}
[5.245400] (Ti5_arms_controller) StderrLine: {'line': b'      |                                 \x1b[01;36m\x1b[K^~~~~~~\x1b[m\x1b[K\n'}
[5.245429] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:375\x1b[m\x1b[K,\n'}
[5.245455] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/internal/gmock-internal-utils.h:47\x1b[m\x1b[K,\n'}
[5.245491] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock-actions.h:51\x1b[m\x1b[K,\n'}
[5.245522] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock.h:59\x1b[m\x1b[K,\n'}
[5.245547] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:32\x1b[m\x1b[K,\n'}
[5.245572] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:27\x1b[m\x1b[K:\n'}
[5.245596] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:47:28:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[KTi5_arms_controller::Params Ti5_arms_controller::Ti5ArmsController::params_\x1b[m\x1b[K\xe2\x80\x99 is private within this context\n'}
[5.245629] (Ti5_arms_controller) StderrLine: {'line': b'   47 |   ASSERT_THAT(controller_->\x1b[01;31m\x1b[Kparams_\x1b[m\x1b[K.joints, testing::ElementsAreArray(joint_names_));\n'}
[5.245666] (Ti5_arms_controller) StderrLine: {'line': b'      |                            \x1b[01;31m\x1b[K^~~~~~~\x1b[m\x1b[K\n'}
[5.245692] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:77:52:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin definition of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.245718] (Ti5_arms_controller) StderrLine: {'line': b'   77 |   if (const ::testing::AssertionResult gtest_ar = (\x1b[01;36m\x1b[Kexpression\x1b[m\x1b[K)) \\\n'}
[5.245744] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                    \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.245769] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:119:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_PRED_FORMAT1_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.245793] (Ti5_arms_controller) StderrLine: {'line': b'  119 |   \x1b[01;36m\x1b[KGTEST_PRED_FORMAT1_\x1b[m\x1b[K(pred_format, v1, GTEST_FATAL_FAILURE_)\n'}
[5.245820] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.245844] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock-matchers.h:4554:37:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_PRED_FORMAT1\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.245872] (Ti5_arms_controller) StderrLine: {'line': b' 4554 | #define ASSERT_THAT(value, matcher) \x1b[01;36m\x1b[KASSERT_PRED_FORMAT1\x1b[m\x1b[K(\\\n'}
[5.245895] (Ti5_arms_controller) StderrLine: {'line': b'      |                                     \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.245920] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:47:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_THAT\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.245945] (Ti5_arms_controller) StderrLine: {'line': b'   47 |   \x1b[01;36m\x1b[KASSERT_THAT\x1b[m\x1b[K(controller_->params_.joints, testing::ElementsAreArray(joint_names_));\n'}
[5.245971] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.246005] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:31\x1b[m\x1b[K,\n'}
[5.246033] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:27\x1b[m\x1b[K:\n'}
[5.246057] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/include/Ti5_arms_controller/Ti5_arms_controller.hpp:78:33:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kdeclared private here\n'}
[5.246082] (Ti5_arms_controller) StderrLine: {'line': b'   78 |     Ti5_arms_controller::Params \x1b[01;36m\x1b[Kparams_\x1b[m\x1b[K;\n'}
[5.246114] (Ti5_arms_controller) StderrLine: {'line': b'      |                                 \x1b[01;36m\x1b[K^~~~~~~\x1b[m\x1b[K\n'}
[5.246141] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:62\x1b[m\x1b[K,\n'}
[5.246165] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/internal/gmock-internal-utils.h:47\x1b[m\x1b[K,\n'}
[5.246189] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock-actions.h:51\x1b[m\x1b[K,\n'}
[5.246212] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock.h:59\x1b[m\x1b[K,\n'}
[5.246236] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:32\x1b[m\x1b[K,\n'}
[5.246261] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:27\x1b[m\x1b[K:\n'}
[5.246286] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:48:28:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[KTi5_arms_controller::Params Ti5_arms_controller::Ti5ArmsController::params_\x1b[m\x1b[K\xe2\x80\x99 is private within this context\n'}
[5.246311] (Ti5_arms_controller) StderrLine: {'line': b'   48 |   ASSERT_TRUE(controller_->\x1b[01;31m\x1b[Kparams_\x1b[m\x1b[K.state_joints.empty());\n'}
[5.246335] (Ti5_arms_controller) StderrLine: {'line': b'      |                            \x1b[01;31m\x1b[K^~~~~~~\x1b[m\x1b[K\n'}
[5.246359] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/internal/gtest-internal.h:1325:34:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin definition of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_TEST_BOOLEAN_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.246385] (Ti5_arms_controller) StderrLine: {'line': b' 1325 |       ::testing::AssertionResult(\x1b[01;36m\x1b[Kexpression\x1b[m\x1b[K)) \\\n'}
[5.246411] (Ti5_arms_controller) StderrLine: {'line': b'      |                                  \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.246435] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:48:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_TRUE\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.246459] (Ti5_arms_controller) StderrLine: {'line': b'   48 |   \x1b[01;36m\x1b[KASSERT_TRUE\x1b[m\x1b[K(controller_->params_.state_joints.empty());\n'}
[5.246488] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.246512] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:31\x1b[m\x1b[K,\n'}
[5.246536] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:27\x1b[m\x1b[K:\n'}
[5.246559] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/include/Ti5_arms_controller/Ti5_arms_controller.hpp:78:33:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kdeclared private here\n'}
[5.246584] (Ti5_arms_controller) StderrLine: {'line': b'   78 |     Ti5_arms_controller::Params \x1b[01;36m\x1b[Kparams_\x1b[m\x1b[K;\n'}
[5.246615] (Ti5_arms_controller) StderrLine: {'line': b'      |                                 \x1b[01;36m\x1b[K^~~~~~~\x1b[m\x1b[K\n'}
[5.246641] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:375\x1b[m\x1b[K,\n'}
[5.246666] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/internal/gmock-internal-utils.h:47\x1b[m\x1b[K,\n'}
[5.246691] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock-actions.h:51\x1b[m\x1b[K,\n'}
[5.246727] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock.h:59\x1b[m\x1b[K,\n'}
[5.246765] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:32\x1b[m\x1b[K,\n'}
[5.246790] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:27\x1b[m\x1b[K:\n'}
[5.246818] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:49:28:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[Kclass TestableTi5ArmsController\x1b[m\x1b[K\xe2\x80\x99 has no member named \xe2\x80\x98\x1b[01m\x1b[Kstate_joints_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.246844] (Ti5_arms_controller) StderrLine: {'line': b'   49 |   ASSERT_THAT(controller_->\x1b[01;31m\x1b[Kstate_joints_\x1b[m\x1b[K, testing::ElementsAreArray(joint_names_));\n'}
[5.246869] (Ti5_arms_controller) StderrLine: {'line': b'      |                            \x1b[01;31m\x1b[K^~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.246893] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:77:52:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin definition of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.246917] (Ti5_arms_controller) StderrLine: {'line': b'   77 |   if (const ::testing::AssertionResult gtest_ar = (\x1b[01;36m\x1b[Kexpression\x1b[m\x1b[K)) \\\n'}
[5.246941] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                    \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.246964] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:119:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_PRED_FORMAT1_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.246989] (Ti5_arms_controller) StderrLine: {'line': b'  119 |   \x1b[01;36m\x1b[KGTEST_PRED_FORMAT1_\x1b[m\x1b[K(pred_format, v1, GTEST_FATAL_FAILURE_)\n'}
[5.247013] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.247037] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock-matchers.h:4554:37:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_PRED_FORMAT1\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.247061] (Ti5_arms_controller) StderrLine: {'line': b' 4554 | #define ASSERT_THAT(value, matcher) \x1b[01;36m\x1b[KASSERT_PRED_FORMAT1\x1b[m\x1b[K(\\\n'}
[5.247085] (Ti5_arms_controller) StderrLine: {'line': b'      |                                     \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.247116] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:49:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_THAT\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.247142] (Ti5_arms_controller) StderrLine: {'line': b'   49 |   \x1b[01;36m\x1b[KASSERT_THAT\x1b[m\x1b[K(controller_->state_joints_, testing::ElementsAreArray(joint_names_));\n'}
[5.247166] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.247190] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:50:26:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[KTi5_arms_controller::Params Ti5_arms_controller::Ti5ArmsController::params_\x1b[m\x1b[K\xe2\x80\x99 is private within this context\n'}
[5.247217] (Ti5_arms_controller) StderrLine: {'line': b'   50 |   ASSERT_EQ(controller_->\x1b[01;31m\x1b[Kparams_\x1b[m\x1b[K.interface_name, interface_name_);\n'}
[5.247241] (Ti5_arms_controller) StderrLine: {'line': b'      |                          \x1b[01;31m\x1b[K^~~~~~~\x1b[m\x1b[K\n'}
[5.247264] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:77:52:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin definition of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.247288] (Ti5_arms_controller) StderrLine: {'line': b'   77 |   if (const ::testing::AssertionResult gtest_ar = (\x1b[01;36m\x1b[Kexpression\x1b[m\x1b[K)) \\\n'}
[5.247312] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                    \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.247335] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:168:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.247361] (Ti5_arms_controller) StderrLine: {'line': b'  168 |   \x1b[01;36m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K(pred_format, v1, v2, GTEST_FATAL_FAILURE_)\n'}
[5.247385] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.247409] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:2041:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_PRED_FORMAT2\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.247433] (Ti5_arms_controller) StderrLine: {'line': b' 2041 |   \x1b[01;36m\x1b[KASSERT_PRED_FORMAT2\x1b[m\x1b[K(::testing::internal::EqHelper::Compare, val1, val2)\n'}
[5.247457] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.247481] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:2057:32:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_EQ\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.247508] (Ti5_arms_controller) StderrLine: {'line': b' 2057 | # define ASSERT_EQ(val1, val2) \x1b[01;36m\x1b[KGTEST_ASSERT_EQ\x1b[m\x1b[K(val1, val2)\n'}
[5.247533] (Ti5_arms_controller) StderrLine: {'line': b'      |                                \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.247556] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:50:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_EQ\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.247581] (Ti5_arms_controller) StderrLine: {'line': b'   50 |   \x1b[01;36m\x1b[KASSERT_EQ\x1b[m\x1b[K(controller_->params_.interface_name, interface_name_);\n'}
[5.247605] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~\x1b[m\x1b[K\n'}
[5.247629] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:31\x1b[m\x1b[K,\n'}
[5.247653] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:27\x1b[m\x1b[K:\n'}
[5.247677] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/include/Ti5_arms_controller/Ti5_arms_controller.hpp:78:33:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kdeclared private here\n'}
[5.247705] (Ti5_arms_controller) StderrLine: {'line': b'   78 |     Ti5_arms_controller::Params \x1b[01;36m\x1b[Kparams_\x1b[m\x1b[K;\n'}
[5.247737] (Ti5_arms_controller) StderrLine: {'line': b'      |                                 \x1b[01;36m\x1b[K^~~~~~~\x1b[m\x1b[K\n'}
[5.247762] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:\x1b[m\x1b[K In member function \xe2\x80\x98\x1b[01m\x1b[Kvirtual void Ti5ArmsControllerTest_activate_success_Test::TestBody()\x1b[m\x1b[K\xe2\x80\x99:\n'}
[5.247786] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:82:27:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[Krealtime_tools::RealtimeBuffer<std::shared_ptr<control_msgs::msg::JointJog_<std::allocator<void> > > > Ti5_arms_controller::Ti5ArmsController::input_ref_\x1b[m\x1b[K\xe2\x80\x99 is private within this context\n'}
[5.247813] (Ti5_arms_controller) StderrLine: {'line': b'   82 |   auto msg = controller_->\x1b[01;31m\x1b[Kinput_ref_\x1b[m\x1b[K.readFromNonRT();\n'}
[5.247837] (Ti5_arms_controller) StderrLine: {'line': b'      |                           \x1b[01;31m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.247861] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:31\x1b[m\x1b[K,\n'}
[5.247885] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:27\x1b[m\x1b[K:\n'}
[5.247921] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/include/Ti5_arms_controller/Ti5_arms_controller.hpp:93:77:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kdeclared private here\n'}
[5.247957] (Ti5_arms_controller) StderrLine: {'line': b'   93 |     realtime_tools::RealtimeBuffer<std::shared_ptr<ControllerReferenceMsg>> \x1b[01;36m\x1b[Kinput_ref_\x1b[m\x1b[K;\n'}
[5.247982] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                                             \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.249069] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:375\x1b[m\x1b[K,\n'}
[5.249173] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/internal/gmock-internal-utils.h:47\x1b[m\x1b[K,\n'}
[5.249207] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock-actions.h:51\x1b[m\x1b[K,\n'}
[5.249235] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock.h:59\x1b[m\x1b[K,\n'}
[5.249263] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:32\x1b[m\x1b[K,\n'}
[5.249292] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:27\x1b[m\x1b[K:\n'}
[5.249318] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:\x1b[m\x1b[K In member function \xe2\x80\x98\x1b[01m\x1b[Kvirtual void Ti5ArmsControllerTest_reactivate_success_Test::TestBody()\x1b[m\x1b[K\xe2\x80\x99:\n'}
[5.249352] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:124:26:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[Kstd::vector<std::__cxx11::basic_string<char> > Ti5_arms_controller::Ti5ArmsController::command_interfaces_\x1b[m\x1b[K\xe2\x80\x99 is private within this context\n'}
[5.249381] (Ti5_arms_controller) StderrLine: {'line': b'  124 |   ASSERT_EQ(controller_->\x1b[01;31m\x1b[Kcommand_interfaces_\x1b[m\x1b[K[CMD_MY_ITFS].get_value(), 101.101);\n'}
[5.249406] (Ti5_arms_controller) StderrLine: {'line': b'      |                          \x1b[01;31m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.249431] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:77:52:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin definition of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.249457] (Ti5_arms_controller) StderrLine: {'line': b'   77 |   if (const ::testing::AssertionResult gtest_ar = (\x1b[01;36m\x1b[Kexpression\x1b[m\x1b[K)) \\\n'}
[5.249481] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                    \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.249508] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:168:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.249534] (Ti5_arms_controller) StderrLine: {'line': b'  168 |   \x1b[01;36m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K(pred_format, v1, v2, GTEST_FATAL_FAILURE_)\n'}
[5.249559] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.249583] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:2041:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_PRED_FORMAT2\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.249608] (Ti5_arms_controller) StderrLine: {'line': b' 2041 |   \x1b[01;36m\x1b[KASSERT_PRED_FORMAT2\x1b[m\x1b[K(::testing::internal::EqHelper::Compare, val1, val2)\n'}
[5.249631] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.249656] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:2057:32:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_EQ\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.249682] (Ti5_arms_controller) StderrLine: {'line': b' 2057 | # define ASSERT_EQ(val1, val2) \x1b[01;36m\x1b[KGTEST_ASSERT_EQ\x1b[m\x1b[K(val1, val2)\n'}
[5.249707] (Ti5_arms_controller) StderrLine: {'line': b'      |                                \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.249731] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:124:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_EQ\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.249755] (Ti5_arms_controller) StderrLine: {'line': b'  124 |   \x1b[01;36m\x1b[KASSERT_EQ\x1b[m\x1b[K(controller_->command_interfaces_[CMD_MY_ITFS].get_value(), 101.101);\n'}
[5.249849] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~\x1b[m\x1b[K\n'}
[5.249874] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:31\x1b[m\x1b[K,\n'}
[5.249899] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:27\x1b[m\x1b[K:\n'}
[5.249924] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/include/Ti5_arms_controller/Ti5_arms_controller.hpp:85:30:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kdeclared private here\n'}
[5.249948] (Ti5_arms_controller) StderrLine: {'line': b'   85 |     std::vector<std::string> \x1b[01;36m\x1b[Kcommand_interfaces_\x1b[m\x1b[K;\n'}
[5.249974] (Ti5_arms_controller) StderrLine: {'line': b'      |                              \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.254796] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:375\x1b[m\x1b[K,\n'}
[5.254832] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/internal/gmock-internal-utils.h:47\x1b[m\x1b[K,\n'}
[5.254859] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock-actions.h:51\x1b[m\x1b[K,\n'}
[5.254886] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock.h:59\x1b[m\x1b[K,\n'}
[5.254914] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:32\x1b[m\x1b[K,\n'}
[5.254940] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:27\x1b[m\x1b[K:\n'}
[5.254967] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:124:46:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[KCMD_MY_ITFS\x1b[m\x1b[K\xe2\x80\x99 was not declared in this scope\n'}
[5.254994] (Ti5_arms_controller) StderrLine: {'line': b'  124 |   ASSERT_EQ(controller_->command_interfaces_[\x1b[01;31m\x1b[KCMD_MY_ITFS\x1b[m\x1b[K].get_value(), 101.101);\n'}
[5.255019] (Ti5_arms_controller) StderrLine: {'line': b'      |                                              \x1b[01;31m\x1b[K^~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.255046] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:77:52:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin definition of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.255072] (Ti5_arms_controller) StderrLine: {'line': b'   77 |   if (const ::testing::AssertionResult gtest_ar = (\x1b[01;36m\x1b[Kexpression\x1b[m\x1b[K)) \\\n'}
[5.255101] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                    \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.255130] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:168:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.255155] (Ti5_arms_controller) StderrLine: {'line': b'  168 |   \x1b[01;36m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K(pred_format, v1, v2, GTEST_FATAL_FAILURE_)\n'}
[5.255181] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.255207] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:2041:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_PRED_FORMAT2\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.255232] (Ti5_arms_controller) StderrLine: {'line': b' 2041 |   \x1b[01;36m\x1b[KASSERT_PRED_FORMAT2\x1b[m\x1b[K(::testing::internal::EqHelper::Compare, val1, val2)\n'}
[5.255256] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.255281] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:2057:32:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_EQ\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.255307] (Ti5_arms_controller) StderrLine: {'line': b' 2057 | # define ASSERT_EQ(val1, val2) \x1b[01;36m\x1b[KGTEST_ASSERT_EQ\x1b[m\x1b[K(val1, val2)\n'}
[5.255331] (Ti5_arms_controller) StderrLine: {'line': b'      |                                \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.255355] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:124:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_EQ\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.255384] (Ti5_arms_controller) StderrLine: {'line': b'  124 |   \x1b[01;36m\x1b[KASSERT_EQ\x1b[m\x1b[K(controller_->command_interfaces_[CMD_MY_ITFS].get_value(), 101.101);\n'}
[5.255409] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~\x1b[m\x1b[K\n'}
[5.260189] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:62\x1b[m\x1b[K,\n'}
[5.260225] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/internal/gmock-internal-utils.h:47\x1b[m\x1b[K,\n'}
[5.260250] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock-actions.h:51\x1b[m\x1b[K,\n'}
[5.260276] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock.h:59\x1b[m\x1b[K,\n'}
[5.260301] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:32\x1b[m\x1b[K,\n'}
[5.260330] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:27\x1b[m\x1b[K:\n'}
[5.260354] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:126:59:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[KCMD_MY_ITFS\x1b[m\x1b[K\xe2\x80\x99 was not declared in this scope\n'}
[5.260381] (Ti5_arms_controller) StderrLine: {'line': b'  126 |   ASSERT_TRUE(std::isnan(controller_->command_interfaces_[\x1b[01;31m\x1b[KCMD_MY_ITFS\x1b[m\x1b[K].get_value()));\n'}
[5.260405] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                           \x1b[01;31m\x1b[K^~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.260431] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/internal/gtest-internal.h:1325:34:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin definition of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_TEST_BOOLEAN_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.260455] (Ti5_arms_controller) StderrLine: {'line': b' 1325 |       ::testing::AssertionResult(\x1b[01;36m\x1b[Kexpression\x1b[m\x1b[K)) \\\n'}
[5.260480] (Ti5_arms_controller) StderrLine: {'line': b'      |                                  \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.260504] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:126:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_TRUE\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.260529] (Ti5_arms_controller) StderrLine: {'line': b'  126 |   \x1b[01;36m\x1b[KASSERT_TRUE\x1b[m\x1b[K(std::isnan(controller_->command_interfaces_[CMD_MY_ITFS].get_value()));\n'}
[5.260553] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.260578] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:126:39:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[Kstd::vector<std::__cxx11::basic_string<char> > Ti5_arms_controller::Ti5ArmsController::command_interfaces_\x1b[m\x1b[K\xe2\x80\x99 is private within this context\n'}
[5.260605] (Ti5_arms_controller) StderrLine: {'line': b'  126 |   ASSERT_TRUE(std::isnan(controller_->\x1b[01;31m\x1b[Kcommand_interfaces_\x1b[m\x1b[K[CMD_MY_ITFS].get_value()));\n'}
[5.260630] (Ti5_arms_controller) StderrLine: {'line': b'      |                                       \x1b[01;31m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.260655] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/internal/gtest-internal.h:1325:34:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin definition of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_TEST_BOOLEAN_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.260680] (Ti5_arms_controller) StderrLine: {'line': b' 1325 |       ::testing::AssertionResult(\x1b[01;36m\x1b[Kexpression\x1b[m\x1b[K)) \\\n'}
[5.260704] (Ti5_arms_controller) StderrLine: {'line': b'      |                                  \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.260727] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:126:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_TRUE\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.260751] (Ti5_arms_controller) StderrLine: {'line': b'  126 |   \x1b[01;36m\x1b[KASSERT_TRUE\x1b[m\x1b[K(std::isnan(controller_->command_interfaces_[CMD_MY_ITFS].get_value()));\n'}
[5.260775] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.260799] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:31\x1b[m\x1b[K,\n'}
[5.260823] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:27\x1b[m\x1b[K:\n'}
[5.260846] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/include/Ti5_arms_controller/Ti5_arms_controller.hpp:85:30:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kdeclared private here\n'}
[5.260871] (Ti5_arms_controller) StderrLine: {'line': b'   85 |     std::vector<std::string> \x1b[01;36m\x1b[Kcommand_interfaces_\x1b[m\x1b[K;\n'}
[5.260894] (Ti5_arms_controller) StderrLine: {'line': b'      |                              \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.265432] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:62\x1b[m\x1b[K,\n'}
[5.265511] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/internal/gmock-internal-utils.h:47\x1b[m\x1b[K,\n'}
[5.265540] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock-actions.h:51\x1b[m\x1b[K,\n'}
[5.265568] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock.h:59\x1b[m\x1b[K,\n'}
[5.265595] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:32\x1b[m\x1b[K,\n'}
[5.265624] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:27\x1b[m\x1b[K:\n'}
[5.265650] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:128:59:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[KCMD_MY_ITFS\x1b[m\x1b[K\xe2\x80\x99 was not declared in this scope\n'}
[5.265677] (Ti5_arms_controller) StderrLine: {'line': b'  128 |   ASSERT_TRUE(std::isnan(controller_->command_interfaces_[\x1b[01;31m\x1b[KCMD_MY_ITFS\x1b[m\x1b[K].get_value()));\n'}
[5.265703] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                           \x1b[01;31m\x1b[K^~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.265728] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/internal/gtest-internal.h:1325:34:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin definition of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_TEST_BOOLEAN_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.265756] (Ti5_arms_controller) StderrLine: {'line': b' 1325 |       ::testing::AssertionResult(\x1b[01;36m\x1b[Kexpression\x1b[m\x1b[K)) \\\n'}
[5.265781] (Ti5_arms_controller) StderrLine: {'line': b'      |                                  \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.265805] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:128:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_TRUE\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.265831] (Ti5_arms_controller) StderrLine: {'line': b'  128 |   \x1b[01;36m\x1b[KASSERT_TRUE\x1b[m\x1b[K(std::isnan(controller_->command_interfaces_[CMD_MY_ITFS].get_value()));\n'}
[5.265857] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.265881] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:128:39:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[Kstd::vector<std::__cxx11::basic_string<char> > Ti5_arms_controller::Ti5ArmsController::command_interfaces_\x1b[m\x1b[K\xe2\x80\x99 is private within this context\n'}
[5.265909] (Ti5_arms_controller) StderrLine: {'line': b'  128 |   ASSERT_TRUE(std::isnan(controller_->\x1b[01;31m\x1b[Kcommand_interfaces_\x1b[m\x1b[K[CMD_MY_ITFS].get_value()));\n'}
[5.265934] (Ti5_arms_controller) StderrLine: {'line': b'      |                                       \x1b[01;31m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.265958] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/internal/gtest-internal.h:1325:34:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin definition of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_TEST_BOOLEAN_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.265982] (Ti5_arms_controller) StderrLine: {'line': b' 1325 |       ::testing::AssertionResult(\x1b[01;36m\x1b[Kexpression\x1b[m\x1b[K)) \\\n'}
[5.266009] (Ti5_arms_controller) StderrLine: {'line': b'      |                                  \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.266032] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:128:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_TRUE\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.266059] (Ti5_arms_controller) StderrLine: {'line': b'  128 |   \x1b[01;36m\x1b[KASSERT_TRUE\x1b[m\x1b[K(std::isnan(controller_->command_interfaces_[CMD_MY_ITFS].get_value()));\n'}
[5.266083] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.266113] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:31\x1b[m\x1b[K,\n'}
[5.266138] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:27\x1b[m\x1b[K:\n'}
[5.266163] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/include/Ti5_arms_controller/Ti5_arms_controller.hpp:85:30:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kdeclared private here\n'}
[5.266187] (Ti5_arms_controller) StderrLine: {'line': b'   85 |     std::vector<std::string> \x1b[01;36m\x1b[Kcommand_interfaces_\x1b[m\x1b[K;\n'}
[5.266212] (Ti5_arms_controller) StderrLine: {'line': b'      |                              \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.266755] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:375\x1b[m\x1b[K,\n'}
[5.266787] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/internal/gmock-internal-utils.h:47\x1b[m\x1b[K,\n'}
[5.266815] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock-actions.h:51\x1b[m\x1b[K,\n'}
[5.266842] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock.h:59\x1b[m\x1b[K,\n'}
[5.266870] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:32\x1b[m\x1b[K,\n'}
[5.266898] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:27\x1b[m\x1b[K:\n'}
[5.266925] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:\x1b[m\x1b[K In member function \xe2\x80\x98\x1b[01m\x1b[Kvirtual void Ti5ArmsControllerTest_test_setting_slow_mode_service_Test::TestBody()\x1b[m\x1b[K\xe2\x80\x99:\n'}
[5.266954] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:144:28:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[Kclass TestableTi5ArmsController\x1b[m\x1b[K\xe2\x80\x99 has no member named \xe2\x80\x98\x1b[01m\x1b[Kcontrol_mode_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.267016] (Ti5_arms_controller) StderrLine: {'line': b'  144 |   ASSERT_EQ(*(controller_->\x1b[01;31m\x1b[Kcontrol_mode_\x1b[m\x1b[K.readFromRT()), control_mode_type::FAST);\n'}
[5.267044] (Ti5_arms_controller) StderrLine: {'line': b'      |                            \x1b[01;31m\x1b[K^~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.267071] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:77:52:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin definition of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.267100] (Ti5_arms_controller) StderrLine: {'line': b'   77 |   if (const ::testing::AssertionResult gtest_ar = (\x1b[01;36m\x1b[Kexpression\x1b[m\x1b[K)) \\\n'}
[5.267213] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                    \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.267239] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:168:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.267267] (Ti5_arms_controller) StderrLine: {'line': b'  168 |   \x1b[01;36m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K(pred_format, v1, v2, GTEST_FATAL_FAILURE_)\n'}
[5.267299] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.267330] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:2041:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_PRED_FORMAT2\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.267358] (Ti5_arms_controller) StderrLine: {'line': b' 2041 |   \x1b[01;36m\x1b[KASSERT_PRED_FORMAT2\x1b[m\x1b[K(::testing::internal::EqHelper::Compare, val1, val2)\n'}
[5.267385] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.267411] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:2057:32:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_EQ\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.267438] (Ti5_arms_controller) StderrLine: {'line': b' 2057 | # define ASSERT_EQ(val1, val2) \x1b[01;36m\x1b[KGTEST_ASSERT_EQ\x1b[m\x1b[K(val1, val2)\n'}
[5.267464] (Ti5_arms_controller) StderrLine: {'line': b'      |                                \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.267494] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:144:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_EQ\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.267522] (Ti5_arms_controller) StderrLine: {'line': b'  144 |   \x1b[01;36m\x1b[KASSERT_EQ\x1b[m\x1b[K(*(controller_->control_mode_.readFromRT()), control_mode_type::FAST);\n'}
[5.267554] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~\x1b[m\x1b[K\n'}
[5.267582] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:144:57:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[Kcontrol_mode_type\x1b[m\x1b[K\xe2\x80\x99 has not been declared\n'}
[5.267647] (Ti5_arms_controller) StderrLine: {'line': b'  144 |   ASSERT_EQ(*(controller_->control_mode_.readFromRT()), \x1b[01;31m\x1b[Kcontrol_mode_type\x1b[m\x1b[K::FAST);\n'}
[5.267676] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                         \x1b[01;31m\x1b[K^~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.267703] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:77:52:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin definition of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.267731] (Ti5_arms_controller) StderrLine: {'line': b'   77 |   if (const ::testing::AssertionResult gtest_ar = (\x1b[01;36m\x1b[Kexpression\x1b[m\x1b[K)) \\\n'}
[5.267756] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                    \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.267783] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:168:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.267893] (Ti5_arms_controller) StderrLine: {'line': b'  168 |   \x1b[01;36m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K(pred_format, v1, v2, GTEST_FATAL_FAILURE_)\n'}
[5.267921] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.267949] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:2041:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_PRED_FORMAT2\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.267976] (Ti5_arms_controller) StderrLine: {'line': b' 2041 |   \x1b[01;36m\x1b[KASSERT_PRED_FORMAT2\x1b[m\x1b[K(::testing::internal::EqHelper::Compare, val1, val2)\n'}
[5.268002] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.268028] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:2057:32:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_EQ\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.268056] (Ti5_arms_controller) StderrLine: {'line': b' 2057 | # define ASSERT_EQ(val1, val2) \x1b[01;36m\x1b[KGTEST_ASSERT_EQ\x1b[m\x1b[K(val1, val2)\n'}
[5.268083] (Ti5_arms_controller) StderrLine: {'line': b'      |                                \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.268169] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:144:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_EQ\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.268196] (Ti5_arms_controller) StderrLine: {'line': b'  144 |   \x1b[01;36m\x1b[KASSERT_EQ\x1b[m\x1b[K(*(controller_->control_mode_.readFromRT()), control_mode_type::FAST);\n'}
[5.268222] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~\x1b[m\x1b[K\n'}
[5.268246] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:150:28:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[Kclass TestableTi5ArmsController\x1b[m\x1b[K\xe2\x80\x99 has no member named \xe2\x80\x98\x1b[01m\x1b[Kcontrol_mode_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.268274] (Ti5_arms_controller) StderrLine: {'line': b'  150 |   ASSERT_EQ(*(controller_->\x1b[01;31m\x1b[Kcontrol_mode_\x1b[m\x1b[K.readFromRT()), control_mode_type::FAST);\n'}
[5.268301] (Ti5_arms_controller) StderrLine: {'line': b'      |                            \x1b[01;31m\x1b[K^~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.268324] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:77:52:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin definition of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.268348] (Ti5_arms_controller) StderrLine: {'line': b'   77 |   if (const ::testing::AssertionResult gtest_ar = (\x1b[01;36m\x1b[Kexpression\x1b[m\x1b[K)) \\\n'}
[5.268372] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                    \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.268395] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:168:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.268420] (Ti5_arms_controller) StderrLine: {'line': b'  168 |   \x1b[01;36m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K(pred_format, v1, v2, GTEST_FATAL_FAILURE_)\n'}
[5.268448] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.268471] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:2041:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_PRED_FORMAT2\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.268497] (Ti5_arms_controller) StderrLine: {'line': b' 2041 |   \x1b[01;36m\x1b[KASSERT_PRED_FORMAT2\x1b[m\x1b[K(::testing::internal::EqHelper::Compare, val1, val2)\n'}
[5.268520] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.268544] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:2057:32:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_EQ\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.268568] (Ti5_arms_controller) StderrLine: {'line': b' 2057 | # define ASSERT_EQ(val1, val2) \x1b[01;36m\x1b[KGTEST_ASSERT_EQ\x1b[m\x1b[K(val1, val2)\n'}
[5.268592] (Ti5_arms_controller) StderrLine: {'line': b'      |                                \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.268616] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:150:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_EQ\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.268642] (Ti5_arms_controller) StderrLine: {'line': b'  150 |   \x1b[01;36m\x1b[KASSERT_EQ\x1b[m\x1b[K(*(controller_->control_mode_.readFromRT()), control_mode_type::FAST);\n'}
[5.268667] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~\x1b[m\x1b[K\n'}
[5.268690] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:150:57:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[Kcontrol_mode_type\x1b[m\x1b[K\xe2\x80\x99 has not been declared\n'}
[5.268715] (Ti5_arms_controller) StderrLine: {'line': b'  150 |   ASSERT_EQ(*(controller_->control_mode_.readFromRT()), \x1b[01;31m\x1b[Kcontrol_mode_type\x1b[m\x1b[K::FAST);\n'}
[5.268738] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                         \x1b[01;31m\x1b[K^~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.268769] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:77:52:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin definition of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.268795] (Ti5_arms_controller) StderrLine: {'line': b'   77 |   if (const ::testing::AssertionResult gtest_ar = (\x1b[01;36m\x1b[Kexpression\x1b[m\x1b[K)) \\\n'}
[5.268822] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                    \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.268848] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:168:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.268875] (Ti5_arms_controller) StderrLine: {'line': b'  168 |   \x1b[01;36m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K(pred_format, v1, v2, GTEST_FATAL_FAILURE_)\n'}
[5.268904] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.268934] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:2041:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_PRED_FORMAT2\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.268964] (Ti5_arms_controller) StderrLine: {'line': b' 2041 |   \x1b[01;36m\x1b[KASSERT_PRED_FORMAT2\x1b[m\x1b[K(::testing::internal::EqHelper::Compare, val1, val2)\n'}
[5.268992] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.269022] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:2057:32:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_EQ\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.269078] (Ti5_arms_controller) StderrLine: {'line': b' 2057 | # define ASSERT_EQ(val1, val2) \x1b[01;36m\x1b[KGTEST_ASSERT_EQ\x1b[m\x1b[K(val1, val2)\n'}
[5.269112] (Ti5_arms_controller) StderrLine: {'line': b'      |                                \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.269142] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:150:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_EQ\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.269215] (Ti5_arms_controller) StderrLine: {'line': b'  150 |   \x1b[01;36m\x1b[KASSERT_EQ\x1b[m\x1b[K(*(controller_->control_mode_.readFromRT()), control_mode_type::FAST);\n'}
[5.269243] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~\x1b[m\x1b[K\n'}
[5.269271] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:154:28:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[Kclass TestableTi5ArmsController\x1b[m\x1b[K\xe2\x80\x99 has no member named \xe2\x80\x98\x1b[01m\x1b[Kcontrol_mode_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.269299] (Ti5_arms_controller) StderrLine: {'line': b'  154 |   ASSERT_EQ(*(controller_->\x1b[01;31m\x1b[Kcontrol_mode_\x1b[m\x1b[K.readFromRT()), control_mode_type::SLOW);\n'}
[5.269326] (Ti5_arms_controller) StderrLine: {'line': b'      |                            \x1b[01;31m\x1b[K^~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.269515] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:77:52:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin definition of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.269574] (Ti5_arms_controller) StderrLine: {'line': b'   77 |   if (const ::testing::AssertionResult gtest_ar = (\x1b[01;36m\x1b[Kexpression\x1b[m\x1b[K)) \\\n'}
[5.269611] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                    \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.269642] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:168:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.269675] (Ti5_arms_controller) StderrLine: {'line': b'  168 |   \x1b[01;36m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K(pred_format, v1, v2, GTEST_FATAL_FAILURE_)\n'}
[5.269706] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.269736] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:2041:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_PRED_FORMAT2\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.269773] (Ti5_arms_controller) StderrLine: {'line': b' 2041 |   \x1b[01;36m\x1b[KASSERT_PRED_FORMAT2\x1b[m\x1b[K(::testing::internal::EqHelper::Compare, val1, val2)\n'}
[5.269802] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.269831] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:2057:32:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_EQ\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.269858] (Ti5_arms_controller) StderrLine: {'line': b' 2057 | # define ASSERT_EQ(val1, val2) \x1b[01;36m\x1b[KGTEST_ASSERT_EQ\x1b[m\x1b[K(val1, val2)\n'}
[5.269889] (Ti5_arms_controller) StderrLine: {'line': b'      |                                \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.269916] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:154:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_EQ\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.269947] (Ti5_arms_controller) StderrLine: {'line': b'  154 |   \x1b[01;36m\x1b[KASSERT_EQ\x1b[m\x1b[K(*(controller_->control_mode_.readFromRT()), control_mode_type::SLOW);\n'}
[5.269976] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~\x1b[m\x1b[K\n'}
[5.270002] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:154:57:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[Kcontrol_mode_type\x1b[m\x1b[K\xe2\x80\x99 has not been declared\n'}
[5.270030] (Ti5_arms_controller) StderrLine: {'line': b'  154 |   ASSERT_EQ(*(controller_->control_mode_.readFromRT()), \x1b[01;31m\x1b[Kcontrol_mode_type\x1b[m\x1b[K::SLOW);\n'}
[5.270057] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                         \x1b[01;31m\x1b[K^~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.270082] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:77:52:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin definition of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.270117] (Ti5_arms_controller) StderrLine: {'line': b'   77 |   if (const ::testing::AssertionResult gtest_ar = (\x1b[01;36m\x1b[Kexpression\x1b[m\x1b[K)) \\\n'}
[5.270146] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                    \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.270172] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:168:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.270198] (Ti5_arms_controller) StderrLine: {'line': b'  168 |   \x1b[01;36m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K(pred_format, v1, v2, GTEST_FATAL_FAILURE_)\n'}
[5.270224] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.270249] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:2041:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_PRED_FORMAT2\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.270276] (Ti5_arms_controller) StderrLine: {'line': b' 2041 |   \x1b[01;36m\x1b[KASSERT_PRED_FORMAT2\x1b[m\x1b[K(::testing::internal::EqHelper::Compare, val1, val2)\n'}
[5.270302] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.270329] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:2057:32:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_EQ\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.270354] (Ti5_arms_controller) StderrLine: {'line': b' 2057 | # define ASSERT_EQ(val1, val2) \x1b[01;36m\x1b[KGTEST_ASSERT_EQ\x1b[m\x1b[K(val1, val2)\n'}
[5.270381] (Ti5_arms_controller) StderrLine: {'line': b'      |                                \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.270409] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:154:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_EQ\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.270435] (Ti5_arms_controller) StderrLine: {'line': b'  154 |   \x1b[01;36m\x1b[KASSERT_EQ\x1b[m\x1b[K(*(controller_->control_mode_.readFromRT()), control_mode_type::SLOW);\n'}
[5.270462] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~\x1b[m\x1b[K\n'}
[5.270489] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:158:28:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[Kclass TestableTi5ArmsController\x1b[m\x1b[K\xe2\x80\x99 has no member named \xe2\x80\x98\x1b[01m\x1b[Kcontrol_mode_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.270519] (Ti5_arms_controller) StderrLine: {'line': b'  158 |   ASSERT_EQ(*(controller_->\x1b[01;31m\x1b[Kcontrol_mode_\x1b[m\x1b[K.readFromRT()), control_mode_type::FAST);\n'}
[5.270546] (Ti5_arms_controller) StderrLine: {'line': b'      |                            \x1b[01;31m\x1b[K^~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.270573] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:77:52:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin definition of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.270602] (Ti5_arms_controller) StderrLine: {'line': b'   77 |   if (const ::testing::AssertionResult gtest_ar = (\x1b[01;36m\x1b[Kexpression\x1b[m\x1b[K)) \\\n'}
[5.270629] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                    \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.270654] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:168:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.270681] (Ti5_arms_controller) StderrLine: {'line': b'  168 |   \x1b[01;36m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K(pred_format, v1, v2, GTEST_FATAL_FAILURE_)\n'}
[5.270706] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.270732] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:2041:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_PRED_FORMAT2\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.270761] (Ti5_arms_controller) StderrLine: {'line': b' 2041 |   \x1b[01;36m\x1b[KASSERT_PRED_FORMAT2\x1b[m\x1b[K(::testing::internal::EqHelper::Compare, val1, val2)\n'}
[5.270788] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.270813] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:2057:32:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_EQ\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.270843] (Ti5_arms_controller) StderrLine: {'line': b' 2057 | # define ASSERT_EQ(val1, val2) \x1b[01;36m\x1b[KGTEST_ASSERT_EQ\x1b[m\x1b[K(val1, val2)\n'}
[5.270868] (Ti5_arms_controller) StderrLine: {'line': b'      |                                \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.270894] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:158:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_EQ\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.270921] (Ti5_arms_controller) StderrLine: {'line': b'  158 |   \x1b[01;36m\x1b[KASSERT_EQ\x1b[m\x1b[K(*(controller_->control_mode_.readFromRT()), control_mode_type::FAST);\n'}
[5.270946] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~\x1b[m\x1b[K\n'}
[5.270972] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:158:57:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[Kcontrol_mode_type\x1b[m\x1b[K\xe2\x80\x99 has not been declared\n'}
[5.270998] (Ti5_arms_controller) StderrLine: {'line': b'  158 |   ASSERT_EQ(*(controller_->control_mode_.readFromRT()), \x1b[01;31m\x1b[Kcontrol_mode_type\x1b[m\x1b[K::FAST);\n'}
[5.271023] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                         \x1b[01;31m\x1b[K^~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.271051] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:77:52:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin definition of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.271076] (Ti5_arms_controller) StderrLine: {'line': b'   77 |   if (const ::testing::AssertionResult gtest_ar = (\x1b[01;36m\x1b[Kexpression\x1b[m\x1b[K)) \\\n'}
[5.271103] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                    \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.271131] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:168:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.271156] (Ti5_arms_controller) StderrLine: {'line': b'  168 |   \x1b[01;36m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K(pred_format, v1, v2, GTEST_FATAL_FAILURE_)\n'}
[5.271181] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.271207] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:2041:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_PRED_FORMAT2\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.271232] (Ti5_arms_controller) StderrLine: {'line': b' 2041 |   \x1b[01;36m\x1b[KASSERT_PRED_FORMAT2\x1b[m\x1b[K(::testing::internal::EqHelper::Compare, val1, val2)\n'}
[5.271258] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.271283] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:2057:32:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_EQ\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.271308] (Ti5_arms_controller) StderrLine: {'line': b' 2057 | # define ASSERT_EQ(val1, val2) \x1b[01;36m\x1b[KGTEST_ASSERT_EQ\x1b[m\x1b[K(val1, val2)\n'}
[5.271333] (Ti5_arms_controller) StderrLine: {'line': b'      |                                \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.271358] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:158:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_EQ\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.271383] (Ti5_arms_controller) StderrLine: {'line': b'  158 |   \x1b[01;36m\x1b[KASSERT_EQ\x1b[m\x1b[K(*(controller_->control_mode_.readFromRT()), control_mode_type::FAST);\n'}
[5.271407] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~\x1b[m\x1b[K\n'}
[5.271433] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:\x1b[m\x1b[K In member function \xe2\x80\x98\x1b[01m\x1b[Kvirtual void Ti5ArmsControllerTest_test_update_logic_fast_Test::TestBody()\x1b[m\x1b[K\xe2\x80\x99:\n'}
[5.271459] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:178:16:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[Krealtime_tools::RealtimeBuffer<std::shared_ptr<control_msgs::msg::JointJog_<std::allocator<void> > > > Ti5_arms_controller::Ti5ArmsController::input_ref_\x1b[m\x1b[K\xe2\x80\x99 is private within this context\n'}
[5.271487] (Ti5_arms_controller) StderrLine: {'line': b'  178 |   controller_->\x1b[01;31m\x1b[Kinput_ref_\x1b[m\x1b[K.writeFromNonRT(msg);\n'}
[5.271516] (Ti5_arms_controller) StderrLine: {'line': b'      |                \x1b[01;31m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.271541] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:31\x1b[m\x1b[K,\n'}
[5.271569] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:27\x1b[m\x1b[K:\n'}
[5.271595] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/include/Ti5_arms_controller/Ti5_arms_controller.hpp:93:77:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kdeclared private here\n'}
[5.271620] (Ti5_arms_controller) StderrLine: {'line': b'   93 |     realtime_tools::RealtimeBuffer<std::shared_ptr<ControllerReferenceMsg>> \x1b[01;36m\x1b[Kinput_ref_\x1b[m\x1b[K;\n'}
[5.271647] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                                             \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.271677] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:375\x1b[m\x1b[K,\n'}
[5.271702] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/internal/gmock-internal-utils.h:47\x1b[m\x1b[K,\n'}
[5.271728] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock-actions.h:51\x1b[m\x1b[K,\n'}
[5.271754] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock.h:59\x1b[m\x1b[K,\n'}
[5.271779] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:32\x1b[m\x1b[K,\n'}
[5.271804] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:27\x1b[m\x1b[K:\n'}
[5.271829] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:184:28:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[Kclass TestableTi5ArmsController\x1b[m\x1b[K\xe2\x80\x99 has no member named \xe2\x80\x98\x1b[01m\x1b[Kcontrol_mode_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.271855] (Ti5_arms_controller) StderrLine: {'line': b'  184 |   EXPECT_EQ(*(controller_->\x1b[01;31m\x1b[Kcontrol_mode_\x1b[m\x1b[K.readFromRT()), control_mode_type::FAST);\n'}
[5.271881] (Ti5_arms_controller) StderrLine: {'line': b'      |                            \x1b[01;31m\x1b[K^~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.271906] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:77:52:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin definition of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.271931] (Ti5_arms_controller) StderrLine: {'line': b'   77 |   if (const ::testing::AssertionResult gtest_ar = (\x1b[01;36m\x1b[Kexpression\x1b[m\x1b[K)) \\\n'}
[5.271957] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                    \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.271982] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:164:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.272008] (Ti5_arms_controller) StderrLine: {'line': b'  164 |   \x1b[01;36m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K(pred_format, v1, v2, GTEST_NONFATAL_FAILURE_)\n'}
[5.272034] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.272059] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:2028:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KEXPECT_PRED_FORMAT2\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.272089] (Ti5_arms_controller) StderrLine: {'line': b' 2028 |   \x1b[01;36m\x1b[KEXPECT_PRED_FORMAT2\x1b[m\x1b[K(::testing::internal::EqHelper::Compare, val1, val2)\n'}
[5.272120] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.272147] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:184:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KEXPECT_EQ\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.272173] (Ti5_arms_controller) StderrLine: {'line': b'  184 |   \x1b[01;36m\x1b[KEXPECT_EQ\x1b[m\x1b[K(*(controller_->control_mode_.readFromRT()), control_mode_type::FAST);\n'}
[5.272199] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~\x1b[m\x1b[K\n'}
[5.272223] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:184:57:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[Kcontrol_mode_type\x1b[m\x1b[K\xe2\x80\x99 has not been declared\n'}
[5.272249] (Ti5_arms_controller) StderrLine: {'line': b'  184 |   EXPECT_EQ(*(controller_->control_mode_.readFromRT()), \x1b[01;31m\x1b[Kcontrol_mode_type\x1b[m\x1b[K::FAST);\n'}
[5.272275] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                         \x1b[01;31m\x1b[K^~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.272300] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:77:52:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin definition of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.272325] (Ti5_arms_controller) StderrLine: {'line': b'   77 |   if (const ::testing::AssertionResult gtest_ar = (\x1b[01;36m\x1b[Kexpression\x1b[m\x1b[K)) \\\n'}
[5.272352] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                    \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.272394] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:164:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.272427] (Ti5_arms_controller) StderrLine: {'line': b'  164 |   \x1b[01;36m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K(pred_format, v1, v2, GTEST_NONFATAL_FAILURE_)\n'}
[5.272456] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.272482] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:2028:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KEXPECT_PRED_FORMAT2\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.272509] (Ti5_arms_controller) StderrLine: {'line': b' 2028 |   \x1b[01;36m\x1b[KEXPECT_PRED_FORMAT2\x1b[m\x1b[K(::testing::internal::EqHelper::Compare, val1, val2)\n'}
[5.272535] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.272564] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:184:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KEXPECT_EQ\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.272589] (Ti5_arms_controller) StderrLine: {'line': b'  184 |   \x1b[01;36m\x1b[KEXPECT_EQ\x1b[m\x1b[K(*(controller_->control_mode_.readFromRT()), control_mode_type::FAST);\n'}
[5.272613] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~\x1b[m\x1b[K\n'}
[5.274933] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:185:35:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[KSTATE_MY_ITFS\x1b[m\x1b[K\xe2\x80\x99 was not declared in this scope\n'}
[5.274977] (Ti5_arms_controller) StderrLine: {'line': b'  185 |   EXPECT_EQ(joint_command_values_[\x1b[01;31m\x1b[KSTATE_MY_ITFS\x1b[m\x1b[K], TEST_DISPLACEMENT);\n'}
[5.275004] (Ti5_arms_controller) StderrLine: {'line': b'      |                                   \x1b[01;31m\x1b[K^~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.275031] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:77:52:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin definition of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.275059] (Ti5_arms_controller) StderrLine: {'line': b'   77 |   if (const ::testing::AssertionResult gtest_ar = (\x1b[01;36m\x1b[Kexpression\x1b[m\x1b[K)) \\\n'}
[5.275086] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                    \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.275117] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:164:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.275144] (Ti5_arms_controller) StderrLine: {'line': b'  164 |   \x1b[01;36m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K(pred_format, v1, v2, GTEST_NONFATAL_FAILURE_)\n'}
[5.275170] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.275196] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:2028:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KEXPECT_PRED_FORMAT2\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.275223] (Ti5_arms_controller) StderrLine: {'line': b' 2028 |   \x1b[01;36m\x1b[KEXPECT_PRED_FORMAT2\x1b[m\x1b[K(::testing::internal::EqHelper::Compare, val1, val2)\n'}
[5.275249] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.275276] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:185:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KEXPECT_EQ\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.275302] (Ti5_arms_controller) StderrLine: {'line': b'  185 |   \x1b[01;36m\x1b[KEXPECT_EQ\x1b[m\x1b[K(joint_command_values_[STATE_MY_ITFS], TEST_DISPLACEMENT);\n'}
[5.275328] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~\x1b[m\x1b[K\n'}
[5.275380] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:62\x1b[m\x1b[K,\n'}
[5.275412] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/internal/gmock-internal-utils.h:47\x1b[m\x1b[K,\n'}
[5.275439] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock-actions.h:51\x1b[m\x1b[K,\n'}
[5.275466] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock.h:59\x1b[m\x1b[K,\n'}
[5.275493] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:32\x1b[m\x1b[K,\n'}
[5.275520] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:27\x1b[m\x1b[K:\n'}
[5.275546] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:186:42:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[Krealtime_tools::RealtimeBuffer<std::shared_ptr<control_msgs::msg::JointJog_<std::allocator<void> > > > Ti5_arms_controller::Ti5ArmsController::input_ref_\x1b[m\x1b[K\xe2\x80\x99 is private within this context\n'}
[5.275656] (Ti5_arms_controller) StderrLine: {'line': b'  186 |   EXPECT_TRUE(std::isnan((*(controller_->\x1b[01;31m\x1b[Kinput_ref_\x1b[m\x1b[K.readFromRT()))->displacements[0]));\n'}
[5.275684] (Ti5_arms_controller) StderrLine: {'line': b'      |                                          \x1b[01;31m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.275710] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/internal/gtest-internal.h:1325:34:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin definition of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_TEST_BOOLEAN_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.275736] (Ti5_arms_controller) StderrLine: {'line': b' 1325 |       ::testing::AssertionResult(\x1b[01;36m\x1b[Kexpression\x1b[m\x1b[K)) \\\n'}
[5.275761] (Ti5_arms_controller) StderrLine: {'line': b'      |                                  \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.275786] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:186:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KEXPECT_TRUE\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.275810] (Ti5_arms_controller) StderrLine: {'line': b'  186 |   \x1b[01;36m\x1b[KEXPECT_TRUE\x1b[m\x1b[K(std::isnan((*(controller_->input_ref_.readFromRT()))->displacements[0]));\n'}
[5.275840] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.275864] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:31\x1b[m\x1b[K,\n'}
[5.275890] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:27\x1b[m\x1b[K:\n'}
[5.275913] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/include/Ti5_arms_controller/Ti5_arms_controller.hpp:93:77:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kdeclared private here\n'}
[5.275937] (Ti5_arms_controller) StderrLine: {'line': b'   93 |     realtime_tools::RealtimeBuffer<std::shared_ptr<ControllerReferenceMsg>> \x1b[01;36m\x1b[Kinput_ref_\x1b[m\x1b[K;\n'}
[5.275962] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                                             \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.275988] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:375\x1b[m\x1b[K,\n'}
[5.276013] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/internal/gmock-internal-utils.h:47\x1b[m\x1b[K,\n'}
[5.276036] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock-actions.h:51\x1b[m\x1b[K,\n'}
[5.276060] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock.h:59\x1b[m\x1b[K,\n'}
[5.276084] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:32\x1b[m\x1b[K,\n'}
[5.276111] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:27\x1b[m\x1b[K:\n'}
[5.276136] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:187:28:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[Kclass TestableTi5ArmsController\x1b[m\x1b[K\xe2\x80\x99 has no member named \xe2\x80\x98\x1b[01m\x1b[Kcontrol_mode_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.276163] (Ti5_arms_controller) StderrLine: {'line': b'  187 |   EXPECT_EQ(*(controller_->\x1b[01;31m\x1b[Kcontrol_mode_\x1b[m\x1b[K.readFromRT()), control_mode_type::FAST);\n'}
[5.276187] (Ti5_arms_controller) StderrLine: {'line': b'      |                            \x1b[01;31m\x1b[K^~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.276213] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:77:52:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin definition of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.276240] (Ti5_arms_controller) StderrLine: {'line': b'   77 |   if (const ::testing::AssertionResult gtest_ar = (\x1b[01;36m\x1b[Kexpression\x1b[m\x1b[K)) \\\n'}
[5.276264] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                    \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.276289] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:164:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.276314] (Ti5_arms_controller) StderrLine: {'line': b'  164 |   \x1b[01;36m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K(pred_format, v1, v2, GTEST_NONFATAL_FAILURE_)\n'}
[5.276340] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.276366] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:2028:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KEXPECT_PRED_FORMAT2\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.276393] (Ti5_arms_controller) StderrLine: {'line': b' 2028 |   \x1b[01;36m\x1b[KEXPECT_PRED_FORMAT2\x1b[m\x1b[K(::testing::internal::EqHelper::Compare, val1, val2)\n'}
[5.276418] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.276444] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:187:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KEXPECT_EQ\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.276469] (Ti5_arms_controller) StderrLine: {'line': b'  187 |   \x1b[01;36m\x1b[KEXPECT_EQ\x1b[m\x1b[K(*(controller_->control_mode_.readFromRT()), control_mode_type::FAST);\n'}
[5.276496] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~\x1b[m\x1b[K\n'}
[5.276523] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:187:57:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[Kcontrol_mode_type\x1b[m\x1b[K\xe2\x80\x99 has not been declared\n'}
[5.276552] (Ti5_arms_controller) StderrLine: {'line': b'  187 |   EXPECT_EQ(*(controller_->control_mode_.readFromRT()), \x1b[01;31m\x1b[Kcontrol_mode_type\x1b[m\x1b[K::FAST);\n'}
[5.276580] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                         \x1b[01;31m\x1b[K^~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.276608] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:77:52:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin definition of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.276636] (Ti5_arms_controller) StderrLine: {'line': b'   77 |   if (const ::testing::AssertionResult gtest_ar = (\x1b[01;36m\x1b[Kexpression\x1b[m\x1b[K)) \\\n'}
[5.276661] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                    \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.276703] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:164:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.276784] (Ti5_arms_controller) StderrLine: {'line': b'  164 |   \x1b[01;36m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K(pred_format, v1, v2, GTEST_NONFATAL_FAILURE_)\n'}
[5.276878] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.276906] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:2028:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KEXPECT_PRED_FORMAT2\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.276932] (Ti5_arms_controller) StderrLine: {'line': b' 2028 |   \x1b[01;36m\x1b[KEXPECT_PRED_FORMAT2\x1b[m\x1b[K(::testing::internal::EqHelper::Compare, val1, val2)\n'}
[5.276957] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.276982] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:187:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KEXPECT_EQ\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.277007] (Ti5_arms_controller) StderrLine: {'line': b'  187 |   \x1b[01;36m\x1b[KEXPECT_EQ\x1b[m\x1b[K(*(controller_->control_mode_.readFromRT()), control_mode_type::FAST);\n'}
[5.277032] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~\x1b[m\x1b[K\n'}
[5.277056] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:\x1b[m\x1b[K In member function \xe2\x80\x98\x1b[01m\x1b[Kvirtual void Ti5ArmsControllerTest_test_update_logic_slow_Test::TestBody()\x1b[m\x1b[K\xe2\x80\x99:\n'}
[5.277083] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:208:16:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[Krealtime_tools::RealtimeBuffer<std::shared_ptr<control_msgs::msg::JointJog_<std::allocator<void> > > > Ti5_arms_controller::Ti5ArmsController::input_ref_\x1b[m\x1b[K\xe2\x80\x99 is private within this context\n'}
[5.277117] (Ti5_arms_controller) StderrLine: {'line': b'  208 |   controller_->\x1b[01;31m\x1b[Kinput_ref_\x1b[m\x1b[K.writeFromNonRT(msg);\n'}
[5.277144] (Ti5_arms_controller) StderrLine: {'line': b'      |                \x1b[01;31m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.277169] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:31\x1b[m\x1b[K,\n'}
[5.277196] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:27\x1b[m\x1b[K:\n'}
[5.277220] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/include/Ti5_arms_controller/Ti5_arms_controller.hpp:93:77:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kdeclared private here\n'}
[5.277243] (Ti5_arms_controller) StderrLine: {'line': b'   93 |     realtime_tools::RealtimeBuffer<std::shared_ptr<ControllerReferenceMsg>> \x1b[01;36m\x1b[Kinput_ref_\x1b[m\x1b[K;\n'}
[5.277267] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                                             \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.277290] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:209:16:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[Kclass TestableTi5ArmsController\x1b[m\x1b[K\xe2\x80\x99 has no member named \xe2\x80\x98\x1b[01m\x1b[Kcontrol_mode_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.277315] (Ti5_arms_controller) StderrLine: {'line': b'  209 |   controller_->\x1b[01;31m\x1b[Kcontrol_mode_\x1b[m\x1b[K.writeFromNonRT(control_mode_type::SLOW);\n'}
[5.277341] (Ti5_arms_controller) StderrLine: {'line': b'      |                \x1b[01;31m\x1b[K^~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.277364] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:209:45:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[Kcontrol_mode_type\x1b[m\x1b[K\xe2\x80\x99 has not been declared\n'}
[5.277388] (Ti5_arms_controller) StderrLine: {'line': b'  209 |   controller_->control_mode_.writeFromNonRT(\x1b[01;31m\x1b[Kcontrol_mode_type\x1b[m\x1b[K::SLOW);\n'}
[5.277412] (Ti5_arms_controller) StderrLine: {'line': b'      |                                             \x1b[01;31m\x1b[K^~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.277436] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:375\x1b[m\x1b[K,\n'}
[5.277459] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/internal/gmock-internal-utils.h:47\x1b[m\x1b[K,\n'}
[5.277483] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock-actions.h:51\x1b[m\x1b[K,\n'}
[5.277505] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock.h:59\x1b[m\x1b[K,\n'}
[5.277528] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:32\x1b[m\x1b[K,\n'}
[5.277552] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:27\x1b[m\x1b[K:\n'}
[5.277576] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:211:28:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[Kclass TestableTi5ArmsController\x1b[m\x1b[K\xe2\x80\x99 has no member named \xe2\x80\x98\x1b[01m\x1b[Kcontrol_mode_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.277602] (Ti5_arms_controller) StderrLine: {'line': b'  211 |   EXPECT_EQ(*(controller_->\x1b[01;31m\x1b[Kcontrol_mode_\x1b[m\x1b[K.readFromRT()), control_mode_type::SLOW);\n'}
[5.277624] (Ti5_arms_controller) StderrLine: {'line': b'      |                            \x1b[01;31m\x1b[K^~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.277647] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:77:52:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin definition of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.277671] (Ti5_arms_controller) StderrLine: {'line': b'   77 |   if (const ::testing::AssertionResult gtest_ar = (\x1b[01;36m\x1b[Kexpression\x1b[m\x1b[K)) \\\n'}
[5.277696] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                    \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.277722] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:164:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.277746] (Ti5_arms_controller) StderrLine: {'line': b'  164 |   \x1b[01;36m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K(pred_format, v1, v2, GTEST_NONFATAL_FAILURE_)\n'}
[5.277770] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.277793] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:2028:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KEXPECT_PRED_FORMAT2\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.277823] (Ti5_arms_controller) StderrLine: {'line': b' 2028 |   \x1b[01;36m\x1b[KEXPECT_PRED_FORMAT2\x1b[m\x1b[K(::testing::internal::EqHelper::Compare, val1, val2)\n'}
[5.277847] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.277871] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:211:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KEXPECT_EQ\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.277897] (Ti5_arms_controller) StderrLine: {'line': b'  211 |   \x1b[01;36m\x1b[KEXPECT_EQ\x1b[m\x1b[K(*(controller_->control_mode_.readFromRT()), control_mode_type::SLOW);\n'}
[5.277920] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~\x1b[m\x1b[K\n'}
[5.277944] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:211:57:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[Kcontrol_mode_type\x1b[m\x1b[K\xe2\x80\x99 has not been declared\n'}
[5.277969] (Ti5_arms_controller) StderrLine: {'line': b'  211 |   EXPECT_EQ(*(controller_->control_mode_.readFromRT()), \x1b[01;31m\x1b[Kcontrol_mode_type\x1b[m\x1b[K::SLOW);\n'}
[5.277994] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                         \x1b[01;31m\x1b[K^~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.278018] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:77:52:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin definition of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.278042] (Ti5_arms_controller) StderrLine: {'line': b'   77 |   if (const ::testing::AssertionResult gtest_ar = (\x1b[01;36m\x1b[Kexpression\x1b[m\x1b[K)) \\\n'}
[5.278066] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                    \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.278090] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:164:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.278118] (Ti5_arms_controller) StderrLine: {'line': b'  164 |   \x1b[01;36m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K(pred_format, v1, v2, GTEST_NONFATAL_FAILURE_)\n'}
[5.278142] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.278166] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:2028:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KEXPECT_PRED_FORMAT2\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.278189] (Ti5_arms_controller) StderrLine: {'line': b' 2028 |   \x1b[01;36m\x1b[KEXPECT_PRED_FORMAT2\x1b[m\x1b[K(::testing::internal::EqHelper::Compare, val1, val2)\n'}
[5.278213] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.278236] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:211:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KEXPECT_EQ\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.278260] (Ti5_arms_controller) StderrLine: {'line': b'  211 |   \x1b[01;36m\x1b[KEXPECT_EQ\x1b[m\x1b[K(*(controller_->control_mode_.readFromRT()), control_mode_type::SLOW);\n'}
[5.278284] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~\x1b[m\x1b[K\n'}
[5.278308] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:212:29:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[Krealtime_tools::RealtimeBuffer<std::shared_ptr<control_msgs::msg::JointJog_<std::allocator<void> > > > Ti5_arms_controller::Ti5ArmsController::input_ref_\x1b[m\x1b[K\xe2\x80\x99 is private within this context\n'}
[5.278336] (Ti5_arms_controller) StderrLine: {'line': b'  212 |   ASSERT_EQ((*(controller_->\x1b[01;31m\x1b[Kinput_ref_\x1b[m\x1b[K.readFromRT()))->displacements[0], TEST_DISPLACEMENT);\n'}
[5.278361] (Ti5_arms_controller) StderrLine: {'line': b'      |                             \x1b[01;31m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.278384] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:77:52:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin definition of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.278409] (Ti5_arms_controller) StderrLine: {'line': b'   77 |   if (const ::testing::AssertionResult gtest_ar = (\x1b[01;36m\x1b[Kexpression\x1b[m\x1b[K)) \\\n'}
[5.278433] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                    \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.278457] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:168:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.278481] (Ti5_arms_controller) StderrLine: {'line': b'  168 |   \x1b[01;36m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K(pred_format, v1, v2, GTEST_FATAL_FAILURE_)\n'}
[5.278504] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.278528] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:2041:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_PRED_FORMAT2\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.278552] (Ti5_arms_controller) StderrLine: {'line': b' 2041 |   \x1b[01;36m\x1b[KASSERT_PRED_FORMAT2\x1b[m\x1b[K(::testing::internal::EqHelper::Compare, val1, val2)\n'}
[5.278578] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.278601] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:2057:32:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_EQ\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.278626] (Ti5_arms_controller) StderrLine: {'line': b' 2057 | # define ASSERT_EQ(val1, val2) \x1b[01;36m\x1b[KGTEST_ASSERT_EQ\x1b[m\x1b[K(val1, val2)\n'}
[5.278649] (Ti5_arms_controller) StderrLine: {'line': b'      |                                \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.278674] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:212:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KASSERT_EQ\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.278698] (Ti5_arms_controller) StderrLine: {'line': b'  212 |   \x1b[01;36m\x1b[KASSERT_EQ\x1b[m\x1b[K((*(controller_->input_ref_.readFromRT()))->displacements[0], TEST_DISPLACEMENT);\n'}
[5.278725] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~\x1b[m\x1b[K\n'}
[5.278750] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:31\x1b[m\x1b[K,\n'}
[5.278774] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:27\x1b[m\x1b[K:\n'}
[5.278799] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/include/Ti5_arms_controller/Ti5_arms_controller.hpp:93:77:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kdeclared private here\n'}
[5.278826] (Ti5_arms_controller) StderrLine: {'line': b'   93 |     realtime_tools::RealtimeBuffer<std::shared_ptr<ControllerReferenceMsg>> \x1b[01;36m\x1b[Kinput_ref_\x1b[m\x1b[K;\n'}
[5.278850] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                                             \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.282701] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:375\x1b[m\x1b[K,\n'}
[5.282789] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/internal/gmock-internal-utils.h:47\x1b[m\x1b[K,\n'}
[5.282821] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock-actions.h:51\x1b[m\x1b[K,\n'}
[5.282852] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock.h:59\x1b[m\x1b[K,\n'}
[5.282881] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:32\x1b[m\x1b[K,\n'}
[5.282910] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:27\x1b[m\x1b[K:\n'}
[5.282937] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:217:35:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[KSTATE_MY_ITFS\x1b[m\x1b[K\xe2\x80\x99 was not declared in this scope\n'}
[5.282967] (Ti5_arms_controller) StderrLine: {'line': b'  217 |   EXPECT_EQ(joint_command_values_[\x1b[01;31m\x1b[KSTATE_MY_ITFS\x1b[m\x1b[K], TEST_DISPLACEMENT / 2);\n'}
[5.282994] (Ti5_arms_controller) StderrLine: {'line': b'      |                                   \x1b[01;31m\x1b[K^~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.283021] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:77:52:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin definition of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.283048] (Ti5_arms_controller) StderrLine: {'line': b'   77 |   if (const ::testing::AssertionResult gtest_ar = (\x1b[01;36m\x1b[Kexpression\x1b[m\x1b[K)) \\\n'}
[5.283076] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                    \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.283108] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:164:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.283136] (Ti5_arms_controller) StderrLine: {'line': b'  164 |   \x1b[01;36m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K(pred_format, v1, v2, GTEST_NONFATAL_FAILURE_)\n'}
[5.283178] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.283206] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:2028:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KEXPECT_PRED_FORMAT2\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.283233] (Ti5_arms_controller) StderrLine: {'line': b' 2028 |   \x1b[01;36m\x1b[KEXPECT_PRED_FORMAT2\x1b[m\x1b[K(::testing::internal::EqHelper::Compare, val1, val2)\n'}
[5.283259] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.283285] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:217:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KEXPECT_EQ\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.283343] (Ti5_arms_controller) StderrLine: {'line': b'  217 |   \x1b[01;36m\x1b[KEXPECT_EQ\x1b[m\x1b[K(joint_command_values_[STATE_MY_ITFS], TEST_DISPLACEMENT / 2);\n'}
[5.283369] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~\x1b[m\x1b[K\n'}
[5.283394] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:62\x1b[m\x1b[K,\n'}
[5.283418] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/internal/gmock-internal-utils.h:47\x1b[m\x1b[K,\n'}
[5.283444] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock-actions.h:51\x1b[m\x1b[K,\n'}
[5.283469] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock.h:59\x1b[m\x1b[K,\n'}
[5.283495] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:32\x1b[m\x1b[K,\n'}
[5.283519] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:27\x1b[m\x1b[K:\n'}
[5.283544] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:218:42:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[Krealtime_tools::RealtimeBuffer<std::shared_ptr<control_msgs::msg::JointJog_<std::allocator<void> > > > Ti5_arms_controller::Ti5ArmsController::input_ref_\x1b[m\x1b[K\xe2\x80\x99 is private within this context\n'}
[5.283570] (Ti5_arms_controller) StderrLine: {'line': b'  218 |   EXPECT_TRUE(std::isnan((*(controller_->\x1b[01;31m\x1b[Kinput_ref_\x1b[m\x1b[K.readFromRT()))->displacements[0]));\n'}
[5.283597] (Ti5_arms_controller) StderrLine: {'line': b'      |                                          \x1b[01;31m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.283620] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/internal/gtest-internal.h:1325:34:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin definition of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_TEST_BOOLEAN_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.283645] (Ti5_arms_controller) StderrLine: {'line': b' 1325 |       ::testing::AssertionResult(\x1b[01;36m\x1b[Kexpression\x1b[m\x1b[K)) \\\n'}
[5.283670] (Ti5_arms_controller) StderrLine: {'line': b'      |                                  \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.283695] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:218:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KEXPECT_TRUE\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.283718] (Ti5_arms_controller) StderrLine: {'line': b'  218 |   \x1b[01;36m\x1b[KEXPECT_TRUE\x1b[m\x1b[K(std::isnan((*(controller_->input_ref_.readFromRT()))->displacements[0]));\n'}
[5.283741] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.283765] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:31\x1b[m\x1b[K,\n'}
[5.283789] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:27\x1b[m\x1b[K:\n'}
[5.283813] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/include/Ti5_arms_controller/Ti5_arms_controller.hpp:93:77:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kdeclared private here\n'}
[5.283837] (Ti5_arms_controller) StderrLine: {'line': b'   93 |     realtime_tools::RealtimeBuffer<std::shared_ptr<ControllerReferenceMsg>> \x1b[01;36m\x1b[Kinput_ref_\x1b[m\x1b[K;\n'}
[5.283863] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                                             \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.290670] (Ti5_arms_controller) StderrLine: {'line': b'In file included from \x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:375\x1b[m\x1b[K,\n'}
[5.290717] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/internal/gmock-internal-utils.h:47\x1b[m\x1b[K,\n'}
[5.290744] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock-actions.h:51\x1b[m\x1b[K,\n'}
[5.290768] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/opt/ros/humble/src/gmock_vendor/include/gmock/gmock.h:59\x1b[m\x1b[K,\n'}
[5.290795] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.hpp:32\x1b[m\x1b[K,\n'}
[5.290819] (Ti5_arms_controller) StderrLine: {'line': b'                 from \x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:27\x1b[m\x1b[K:\n'}
[5.290846] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:\x1b[m\x1b[K In member function \xe2\x80\x98\x1b[01m\x1b[Kvirtual void Ti5ArmsControllerTest_receive_message_and_publish_updated_status_Test::TestBody()\x1b[m\x1b[K\xe2\x80\x99:\n'}
[5.290871] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:263:35:\x1b[m\x1b[K \x1b[01;31m\x1b[Kerror: \x1b[m\x1b[K\xe2\x80\x98\x1b[01m\x1b[KCMD_MY_ITFS\x1b[m\x1b[K\xe2\x80\x99 was not declared in this scope\n'}
[5.290895] (Ti5_arms_controller) StderrLine: {'line': b'  263 |   EXPECT_EQ(joint_command_values_[\x1b[01;31m\x1b[KCMD_MY_ITFS\x1b[m\x1b[K], 0.45);\n'}
[5.290919] (Ti5_arms_controller) StderrLine: {'line': b'      |                                   \x1b[01;31m\x1b[K^~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.290942] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:77:52:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin definition of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_ASSERT_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.290966] (Ti5_arms_controller) StderrLine: {'line': b'   77 |   if (const ::testing::AssertionResult gtest_ar = (\x1b[01;36m\x1b[Kexpression\x1b[m\x1b[K)) \\\n'}
[5.290988] (Ti5_arms_controller) StderrLine: {'line': b'      |                                                    \x1b[01;36m\x1b[K^~~~~~~~~~\x1b[m\x1b[K\n'}
[5.291011] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest_pred_impl.h:164:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.291034] (Ti5_arms_controller) StderrLine: {'line': b'  164 |   \x1b[01;36m\x1b[KGTEST_PRED_FORMAT2_\x1b[m\x1b[K(pred_format, v1, v2, GTEST_NONFATAL_FAILURE_)\n'}
[5.291058] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.291081] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/opt/ros/humble/src/gtest_vendor/include/gtest/gtest.h:2028:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KEXPECT_PRED_FORMAT2\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.291111] (Ti5_arms_controller) StderrLine: {'line': b' 2028 |   \x1b[01;36m\x1b[KEXPECT_PRED_FORMAT2\x1b[m\x1b[K(::testing::internal::EqHelper::Compare, val1, val2)\n'}
[5.291136] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~~~~~~~~~~~\x1b[m\x1b[K\n'}
[5.291159] (Ti5_arms_controller) StderrLine: {'line': b'\x1b[01m\x1b[K/home/astra/Ti5_controller/src/Ti5_arms_controller/test/test_Ti5_arms_controller.cpp:263:3:\x1b[m\x1b[K \x1b[01;36m\x1b[Knote: \x1b[m\x1b[Kin expansion of macro \xe2\x80\x98\x1b[01m\x1b[KEXPECT_EQ\x1b[m\x1b[K\xe2\x80\x99\n'}
[5.291186] (Ti5_arms_controller) StderrLine: {'line': b'  263 |   \x1b[01;36m\x1b[KEXPECT_EQ\x1b[m\x1b[K(joint_command_values_[CMD_MY_ITFS], 0.45);\n'}
[5.291210] (Ti5_arms_controller) StderrLine: {'line': b'      |   \x1b[01;36m\x1b[K^~~~~~~~~\x1b[m\x1b[K\n'}
[5.311755] (-) TimerEvent: {}
[5.412051] (-) TimerEvent: {}
[5.512287] (-) TimerEvent: {}
[5.612591] (-) TimerEvent: {}
[5.712899] (-) TimerEvent: {}
[5.813214] (-) TimerEvent: {}
[5.913529] (-) TimerEvent: {}
[6.013863] (-) TimerEvent: {}
[6.014114] (Ti5_arms_controller) StderrLine: {'line': b'gmake[2]: *** [CMakeFiles/test_Ti5_arms_controller_preceeding.dir/build.make:76\xef\xbc\x9aCMakeFiles/test_Ti5_arms_controller_preceeding.dir/test/test_Ti5_arms_controller_preceeding.cpp.o] \xe9\x94\x99\xe8\xaf\xaf 1\n'}
[6.014221] (Ti5_arms_controller) StderrLine: {'line': b'gmake[1]: *** [CMakeFiles/Makefile2:291\xef\xbc\x9aCMakeFiles/test_Ti5_arms_controller_preceeding.dir/all] \xe9\x94\x99\xe8\xaf\xaf 2\n'}
[6.014266] (Ti5_arms_controller) StderrLine: {'line': b'gmake[1]: *** \xe6\xad\xa3\xe5\x9c\xa8\xe7\xad\x89\xe5\xbe\x85\xe6\x9c\xaa\xe5\xae\x8c\xe6\x88\x90\xe7\x9a\x84\xe4\xbb\xbb\xe5\x8a\xa1....\n'}
[6.114003] (-) TimerEvent: {}
[6.214218] (-) TimerEvent: {}
[6.314421] (-) TimerEvent: {}
[6.414624] (-) TimerEvent: {}
[6.514831] (-) TimerEvent: {}
[6.615040] (-) TimerEvent: {}
[6.715265] (-) TimerEvent: {}
[6.815486] (-) TimerEvent: {}
[6.915690] (-) TimerEvent: {}
[7.015897] (-) TimerEvent: {}
[7.116138] (-) TimerEvent: {}
[7.216348] (-) TimerEvent: {}
[7.254180] (Ti5_arms_controller) StderrLine: {'line': b'gmake[2]: *** [CMakeFiles/test_Ti5_arms_controller.dir/build.make:76\xef\xbc\x9aCMakeFiles/test_Ti5_arms_controller.dir/test/test_Ti5_arms_controller.cpp.o] \xe9\x94\x99\xe8\xaf\xaf 1\n'}
[7.254315] (Ti5_arms_controller) StderrLine: {'line': b'gmake[1]: *** [CMakeFiles/Makefile2:263\xef\xbc\x9aCMakeFiles/test_Ti5_arms_controller.dir/all] \xe9\x94\x99\xe8\xaf\xaf 2\n'}
[7.254427] (Ti5_arms_controller) StderrLine: {'line': b'gmake: *** [Makefile:146\xef\xbc\x9aall] \xe9\x94\x99\xe8\xaf\xaf 2\n'}
[7.256196] (Ti5_arms_controller) CommandEnded: {'returncode': 2}
[7.294738] (Ti5_arms_controller) JobEnded: {'identifier': 'Ti5_arms_controller', 'rc': 2}
[7.306479] (-) EventReactorShutdown: {}
