Running : C:\Xilinx\10.1\ISE\bin\nt\unwrapped\fuse.exe -ise
C:/Students/Makov/Makov_5/Makov_5.ise -intstyle ise -incremental -lib
unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o genertor_isim_beh.exe
-prj genertor_beh.prj -top genertor -top glbl
Determining compilation order of HDL files
Analyzing Verilog file generator.vf
Analyzing Verilog file genertor.tfw
Analyzing Verilog file C:/Xilinx/10.1/ISE/verilog/src/glbl.v
Saving Verilog parse-tree work.M2_1_MXILINX_generator into
c:/students/makov/makov_5/isim/work/@m2_1_@m@x@i@l@i@n@x_generator.sdb
Saving Verilog parse-tree work.SR8CLED_MXILINX_generator into
c:/students/makov/makov_5/isim/work/@s@r8@c@l@e@d_@m@x@i@l@i@n@x_generator.sdb
Saving Verilog parse-tree work.generator into
c:/students/makov/makov_5/isim/work/generator.sdb
Saving Verilog parse-tree work.genertor into
c:/students/makov/makov_5/isim/work/genertor.sdb
Saving Verilog parse-tree work.glbl into
c:/students/makov/makov_5/isim/work/glbl.sdb
Starting static elaboration
Restoring Verilog parse-tree unisims_ver.MUXF5 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.AND2B1 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.OR2 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.AND2 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.FDCE from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.OBUF from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.IBUF from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.XOR2 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.IBUFG from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Completed static elaboration
Fuse Memory Usage: 94792 Kb
Fuse CPU Usage: 921 ms
Compiling module glbl
Compiling module MUXF5
Compiling module AND2B1
Compiling module OR2
Compiling module AND2
Compiling module M2_1_MXILINX_generator
Compiling module FDCE(INIT=1'b0)_0
Compiling module FDCE(INIT=1'b0)_1
Compiling module FDCE(INIT=1'b0)_2
Compiling module FDCE(INIT=1'b0)_3
Compiling module FDCE(INIT=1'b0)_4
Compiling module FDCE(INIT=1'b0)_5
Compiling module FDCE(INIT=1'b0)_6
Compiling module FDCE(INIT=1'b0)_7
Compiling module SR8CLED_MXILINX_generator
Compiling module OBUF_0
Compiling module OBUF_1
Compiling module OBUF_2
Compiling module OBUF_3
Compiling module OBUF_4
Compiling module OBUF_5
Compiling module OBUF_6
Compiling module OBUF_7
Compiling module OBUF_8
Compiling module OBUF_9
Compiling module OBUF_10
Compiling module OBUF_11
Compiling module OBUF_12
Compiling module OBUF_13
Compiling module OBUF_14
Compiling module OBUF_15
Compiling module IBUF
Compiling module XOR2
Compiling module IBUFG
Compiling module generator
Compiling module genertor
Compiled 36 Verilog Units
Built simulation executable genertor_isim_beh.exe
Fuse Memory Usage: 75732 Kb
Fuse CPU Usage: 1265 ms
