
*** Running vivado
    with args -log design_1_v_vid_in_axi4s_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_v_vid_in_axi4s_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_v_vid_in_axi4s_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 302.902 ; gain = 93.152
INFO: [Synth 8-638] synthesizing module 'design_1_v_vid_in_axi4s_0_0' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v4_0_5' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/3c71/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:782]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v4_0_5_formatter' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/3c71/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:570]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v4_0_5_formatter' (1#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/3c71/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:570]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v4_0_5_coupler' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/3c71/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:63]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v4_0_5_coupler' (30#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/3c71/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:63]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v4_0_5' (31#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/3c71/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:782]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_vid_in_axi4s_0_0' (32#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 514.293 ; gain = 304.543
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 514.293 ; gain = 304.543
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 632.863 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:04 ; elapsed = 00:01:11 . Memory (MB): peak = 632.863 ; gain = 423.113
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:04 ; elapsed = 00:01:11 . Memory (MB): peak = 632.863 ; gain = 423.113
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:11 . Memory (MB): peak = 632.863 ; gain = 423.113
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:04 ; elapsed = 00:01:11 . Memory (MB): peak = 632.863 ; gain = 423.113
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:12 . Memory (MB): peak = 632.863 ; gain = 423.113
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 635.156 ; gain = 425.406
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 645.926 ; gain = 436.176
Finished Technology Mapping : Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 655.563 ; gain = 445.813
Finished IO Insertion : Time (s): cpu = 00:01:15 ; elapsed = 00:01:23 . Memory (MB): peak = 655.563 ; gain = 445.813
Finished Renaming Generated Instances : Time (s): cpu = 00:01:15 ; elapsed = 00:01:23 . Memory (MB): peak = 655.563 ; gain = 445.813
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:15 ; elapsed = 00:01:23 . Memory (MB): peak = 655.563 ; gain = 445.813
Finished Renaming Generated Ports : Time (s): cpu = 00:01:15 ; elapsed = 00:01:23 . Memory (MB): peak = 655.563 ; gain = 445.813
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:23 . Memory (MB): peak = 655.563 ; gain = 445.813
Finished Renaming Generated Nets : Time (s): cpu = 00:01:16 ; elapsed = 00:01:23 . Memory (MB): peak = 655.563 ; gain = 445.813

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     5|
|2     |LUT2     |     9|
|3     |LUT3     |     6|
|4     |LUT4     |    31|
|5     |LUT5     |     7|
|6     |LUT6     |     7|
|7     |MUXCY    |    20|
|8     |RAMB36E1 |     1|
|9     |FDRE     |   133|
|10    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:16 ; elapsed = 00:01:23 . Memory (MB): peak = 655.563 ; gain = 445.813
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 673.965 ; gain = 451.234
