\hypertarget{structSsc}{}\section{Ssc Struct Reference}
\label{structSsc}\index{Ssc@{Ssc}}


\mbox{\hyperlink{structSsc}{Ssc}} hardware registers.  




{\ttfamily \#include $<$component\+\_\+ssc.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structSsc_aa0b0c6253e27ca39b8edb766bc24a330}\label{structSsc_aa0b0c6253e27ca39b8edb766bc24a330}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structSsc_aa0b0c6253e27ca39b8edb766bc24a330}{S\+S\+C\+\_\+\+CR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSsc}{Ssc}} Offset\+: 0x0) Control Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSsc_ae020d7fe7643d133f47e6509765f175c}\label{structSsc_ae020d7fe7643d133f47e6509765f175c}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSsc_ae020d7fe7643d133f47e6509765f175c}{S\+S\+C\+\_\+\+C\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSsc}{Ssc}} Offset\+: 0x4) Clock Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSsc_ab35153471cda19881d99f687242ae457}\label{structSsc_ab35153471cda19881d99f687242ae457}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved1} \mbox{[}2\mbox{]}
\item 
\mbox{\Hypertarget{structSsc_ab9f896ca819c340112e7aa6a0fbecb92}\label{structSsc_ab9f896ca819c340112e7aa6a0fbecb92}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSsc_ab9f896ca819c340112e7aa6a0fbecb92}{S\+S\+C\+\_\+\+R\+C\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSsc}{Ssc}} Offset\+: 0x10) Receive Clock Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSsc_a4f8af45d30b9df1ac42270b97d03a25c}\label{structSsc_a4f8af45d30b9df1ac42270b97d03a25c}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSsc_a4f8af45d30b9df1ac42270b97d03a25c}{S\+S\+C\+\_\+\+R\+F\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSsc}{Ssc}} Offset\+: 0x14) Receive Frame Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSsc_a83c90b00a7e5a2c3debf0527480412fe}\label{structSsc_a83c90b00a7e5a2c3debf0527480412fe}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSsc_a83c90b00a7e5a2c3debf0527480412fe}{S\+S\+C\+\_\+\+T\+C\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSsc}{Ssc}} Offset\+: 0x18) Transmit Clock Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSsc_a629eac5a799d4d05627a3bb22adeac42}\label{structSsc_a629eac5a799d4d05627a3bb22adeac42}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSsc_a629eac5a799d4d05627a3bb22adeac42}{S\+S\+C\+\_\+\+T\+F\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSsc}{Ssc}} Offset\+: 0x1C) Transmit Frame Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSsc_aeca086ddf1a55ee91daa8734c1e79f77}\label{structSsc_aeca086ddf1a55ee91daa8734c1e79f77}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structSsc_aeca086ddf1a55ee91daa8734c1e79f77}{S\+S\+C\+\_\+\+R\+HR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSsc}{Ssc}} Offset\+: 0x20) Receive Holding Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSsc_a3feb3405d8e8dd362ee0664797271b80}\label{structSsc_a3feb3405d8e8dd362ee0664797271b80}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structSsc_a3feb3405d8e8dd362ee0664797271b80}{S\+S\+C\+\_\+\+T\+HR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSsc}{Ssc}} Offset\+: 0x24) Transmit Holding Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSsc_a9786e5e80cd6bddd0872ff18a6d83926}\label{structSsc_a9786e5e80cd6bddd0872ff18a6d83926}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved2} \mbox{[}2\mbox{]}
\item 
\mbox{\Hypertarget{structSsc_a151c552116441e04803fa485684190c0}\label{structSsc_a151c552116441e04803fa485684190c0}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structSsc_a151c552116441e04803fa485684190c0}{S\+S\+C\+\_\+\+R\+S\+HR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSsc}{Ssc}} Offset\+: 0x30) Receive Sync. Holding Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSsc_a68cc6d35597beda980c50197d8268019}\label{structSsc_a68cc6d35597beda980c50197d8268019}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSsc_a68cc6d35597beda980c50197d8268019}{S\+S\+C\+\_\+\+T\+S\+HR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSsc}{Ssc}} Offset\+: 0x34) Transmit Sync. Holding Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSsc_ab4809f5d5aac8507c5c7e185a19f9160}\label{structSsc_ab4809f5d5aac8507c5c7e185a19f9160}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSsc_ab4809f5d5aac8507c5c7e185a19f9160}{S\+S\+C\+\_\+\+R\+C0R}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSsc}{Ssc}} Offset\+: 0x38) Receive Compare 0 Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSsc_af09b6b1c0b36701c618d3218ecfe5b9b}\label{structSsc_af09b6b1c0b36701c618d3218ecfe5b9b}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSsc_af09b6b1c0b36701c618d3218ecfe5b9b}{S\+S\+C\+\_\+\+R\+C1R}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSsc}{Ssc}} Offset\+: 0x3C) Receive Compare 1 Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSsc_ad6e65ac1d9d1a72880bde888f3132f6b}\label{structSsc_ad6e65ac1d9d1a72880bde888f3132f6b}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structSsc_ad6e65ac1d9d1a72880bde888f3132f6b}{S\+S\+C\+\_\+\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSsc}{Ssc}} Offset\+: 0x40) Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSsc_af90bcd5f9073d836b1d8e62e5e67923a}\label{structSsc_af90bcd5f9073d836b1d8e62e5e67923a}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structSsc_af90bcd5f9073d836b1d8e62e5e67923a}{S\+S\+C\+\_\+\+I\+ER}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSsc}{Ssc}} Offset\+: 0x44) Interrupt Enable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSsc_a0856539f0968b173e3562cfc6314957e}\label{structSsc_a0856539f0968b173e3562cfc6314957e}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structSsc_a0856539f0968b173e3562cfc6314957e}{S\+S\+C\+\_\+\+I\+DR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSsc}{Ssc}} Offset\+: 0x48) Interrupt Disable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSsc_ad38f8cd131f62443ff5cd14e25602994}\label{structSsc_ad38f8cd131f62443ff5cd14e25602994}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structSsc_ad38f8cd131f62443ff5cd14e25602994}{S\+S\+C\+\_\+\+I\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSsc}{Ssc}} Offset\+: 0x4C) Interrupt Mask Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSsc_aa23f24a509a2a8e539c2442b6e92be9b}\label{structSsc_aa23f24a509a2a8e539c2442b6e92be9b}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved3} \mbox{[}37\mbox{]}
\item 
\mbox{\Hypertarget{structSsc_a963fdab03750806b6ef321149e8d6082}\label{structSsc_a963fdab03750806b6ef321149e8d6082}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSsc_a963fdab03750806b6ef321149e8d6082}{S\+S\+C\+\_\+\+W\+P\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSsc}{Ssc}} Offset\+: 0x\+E4) Write Protection Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSsc_a8fd85699562e502be5ed95802e3a8f54}\label{structSsc_a8fd85699562e502be5ed95802e3a8f54}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structSsc_a8fd85699562e502be5ed95802e3a8f54}{S\+S\+C\+\_\+\+W\+P\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSsc}{Ssc}} Offset\+: 0x\+E8) Write Protection Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSsc_a85d4593c545f11757314615a2bccaaca}\label{structSsc_a85d4593c545f11757314615a2bccaaca}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved4} \mbox{[}4\mbox{]}
\item 
\mbox{\Hypertarget{structSsc_aed7ed4dfafb83518da7cce96e3d2c60d}\label{structSsc_aed7ed4dfafb83518da7cce96e3d2c60d}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structSsc_aed7ed4dfafb83518da7cce96e3d2c60d}{S\+S\+C\+\_\+\+V\+E\+R\+S\+I\+ON}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSsc}{Ssc}} Offset\+: 0x\+FC) Version Register \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
\mbox{\hyperlink{structSsc}{Ssc}} hardware registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/atsam/include/libchip/include/same70/component/component\+\_\+ssc.\+h\end{DoxyCompactItemize}
