
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.043605                       # Number of seconds simulated
sim_ticks                                 43605410000                       # Number of ticks simulated
final_tick                                43605410000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  91106                       # Simulator instruction rate (inst/s)
host_op_rate                                   408560                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              210155862                       # Simulator tick rate (ticks/s)
host_mem_usage                                 653136                       # Number of bytes of host memory used
host_seconds                                   207.49                       # Real time elapsed on the host
sim_insts                                    18903580                       # Number of instructions simulated
sim_ops                                      84772523                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  43605410000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           53888                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          100288                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              154176                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        53888                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          53888                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              842                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             1567                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2409                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1235810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            2299898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                3535708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1235810                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1235810                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1235810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           2299898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               3535708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       843.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      1567.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 4898                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2410                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2410                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  154176                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   154240                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                240                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                218                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                291                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                257                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                141                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 52                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                125                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                185                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 81                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 54                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                74                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               102                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               152                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               173                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               119                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               145                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    43605372000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2410                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1739                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      586                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       82                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          521                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     291.992322                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    171.375228                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    321.696704                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           209     40.12%     40.12% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          120     23.03%     63.15% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           58     11.13%     74.28% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           30      5.76%     80.04% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           14      2.69%     82.73% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           16      3.07%     85.80% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            8      1.54%     87.33% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            5      0.96%     88.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           61     11.71%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           521                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        53888                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       100288                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 1235809.960277864709                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 2299898.108973175753                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          843                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         1567                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     27412500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     56838750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     32517.79                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     36272.34                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      39082500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 84251250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    12045000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      16216.80                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     4997.93                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 34959.02                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          3.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       3.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.03                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.03                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1883                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  78.13                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                    18093515.35                       # Average gap between requests
system.mem_ctrl.pageHitRate                     78.13                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2377620                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1263735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 10774260                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          39336960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              25110780                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               2385600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        147038340                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         45597120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy       10352478660                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy             10626363075                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             243.693686                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           43544334750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       4290500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       16447750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   43103117250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    118742250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       40337000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    322475250                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1378020                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    713460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  6426000                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          21512400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              15057690                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               2326560                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         98639640                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          9180000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy       10398818340                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy             10554052110                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             242.035383                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           43566076500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       5066500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        9100000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   43326108750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     23902250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       24908250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    216324250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  43605410000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 6328415                       # Number of BP lookups
system.cpu.branchPred.condPredicted           6328415                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             21380                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3184100                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     559                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                208                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         3184100                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            3165576                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            18524                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1301                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  43605410000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     9453769                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1599425                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            80                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            22                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  43605410000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  43605410000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3180332                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            82                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     43605410000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         87210821                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             239331                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       19051909                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     6328415                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3166135                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      86910125                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   42878                       # Number of cycles fetch has spent squashing
system.cpu.fetch.PendingQuiesceStallCycles           80                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   3180332                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1066                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           87170975                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.978112                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.146319                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1908036      2.19%      2.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 85262939     97.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                1                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             87170975                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.072565                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.218458                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1819203                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 96902                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  85225982                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  7449                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  21439                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               85213537                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 19894                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  21439                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1863347                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   62877                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1927                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  85187442                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 33943                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               85172519                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 20365                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    22                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    552                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  28314                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              138                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           121339640                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             302338322                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        177951603                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              8373                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             120827444                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   512196                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 52                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             37                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      6032                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              9475337                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1617551                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           4702464                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               21                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   85131705                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  85                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  84934533                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             32989                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          359266                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       795797                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             60                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      87170975                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.974344                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.158106                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2236442      2.57%      2.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            84934533     97.43%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            1                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        87170975                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass           1570638      1.85%      1.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              61323845     72.20%     74.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   22      0.00%     74.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv              10976052     12.92%     86.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 195      0.00%     86.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     86.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  348      0.00%     86.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1015      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  809      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 524      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                100      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              9459097     11.14%     98.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1599842      1.88%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1162      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            884      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               84934533                       # Type of FU issued
system.cpu.iq.rate                           0.973899                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          257062772                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          85484111                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     84879200                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               10258                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               7003                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4826                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               83358799                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    5096                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          3122321                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        47296                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          686                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           58                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        23575                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           364                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  21439                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   42187                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1599                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            85131790                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             18895                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               9475337                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1617551                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 53                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   999                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             58                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           9307                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        13033                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                22340                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              84898180                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               9453757                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             36353                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     11053182                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  6298006                       # Number of branches executed
system.cpu.iew.exec_stores                    1599425                       # Number of stores executed
system.cpu.iew.exec_rate                     0.973482                       # Inst execution rate
system.cpu.iew.wb_sent                       84895196                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      84884026                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  75397088                       # num instructions producing a value
system.cpu.iew.wb_consumers                 194134327                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.973320                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.388376                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          338871                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              25                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             21380                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     87147776                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.972745                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.162827                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2375253      2.73%      2.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     84772523     97.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     87147776                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             18903580                       # Number of instructions committed
system.cpu.commit.committedOps               84772523                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       11022017                       # Number of memory references committed
system.cpu.commit.loads                       9428041                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    6292309                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       4033                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  83200409                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  570                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      1570091      1.85%      1.85% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         61209506     72.20%     74.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              15      0.00%     74.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv         10968516     12.94%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            108      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             330      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             636      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             734      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            506      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            64      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         9427119     11.12%     98.12% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1593290      1.88%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          922      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          686      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          84772523                       # Class of committed instruction
system.cpu.commit.bw_lim_events              84772523                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     87486647                       # The number of ROB reads
system.cpu.rob.rob_writes                   170245990                       # The number of ROB writes
system.cpu.timesIdled                             672                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           39846                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    18903580                       # Number of Instructions Simulated
system.cpu.committedOps                      84772523                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.613455                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.613455                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.216757                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.216757                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                177386548                       # number of integer regfile reads
system.cpu.int_regfile_writes                98937791                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      7128                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3564                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 103444819                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 22037318                       # number of cc regfile writes
system.cpu.misc_regfile_reads                20522160                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43605410000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.999719                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7919199                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7942                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            997.129061                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            179500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.999719                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999982                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          15858044                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         15858044                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  43605410000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      6319133                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6319133                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1591953                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1591953                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      7911086                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7911086                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7911086                       # number of overall hits
system.cpu.dcache.overall_hits::total         7911086                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        11942                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         11942                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2023                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2023                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        13965                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          13965                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        13965                       # number of overall misses
system.cpu.dcache.overall_misses::total         13965                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    418758500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    418758500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     68912999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     68912999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    487671499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    487671499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    487671499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    487671499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      6331075                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6331075                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1593976                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1593976                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      7925051                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7925051                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7925051                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7925051                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001886                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001886                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001269                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001269                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001762                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001762                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001762                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001762                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 35066.027466                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35066.027466                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 34064.754820                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34064.754820                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 34920.980952                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34920.980952                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34920.980952                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34920.980952                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3665                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               317                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.561514                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4923                       # number of writebacks
system.cpu.dcache.writebacks::total              4923                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5840                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5840                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           14                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         5854                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5854                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5854                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5854                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         6102                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6102                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2009                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2009                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         8111                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         8111                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         8111                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         8111                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    187756038                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    187756038                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     66692999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     66692999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    254449037                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    254449037                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    254449037                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    254449037                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000964                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000964                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001260                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001260                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001023                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001023                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001023                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001023                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30769.589971                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30769.589971                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 33197.112494                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33197.112494                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31370.858957                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31370.858957                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31370.858957                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31370.858957                       # average overall mshr miss latency
system.cpu.dcache.replacements                   7926                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  43605410000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.999621                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3180090                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5334                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            596.192351                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.999621                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999976                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6365998                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6365998                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  43605410000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      3174756                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3174756                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      3174756                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3174756                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3174756                       # number of overall hits
system.cpu.icache.overall_hits::total         3174756                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5576                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5576                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         5576                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5576                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5576                       # number of overall misses
system.cpu.icache.overall_misses::total          5576                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    174280500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    174280500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    174280500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    174280500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    174280500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    174280500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3180332                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3180332                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      3180332                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3180332                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3180332                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3180332                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001753                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001753                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001753                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001753                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001753                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001753                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 31255.469871                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31255.469871                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 31255.469871                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31255.469871                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 31255.469871                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31255.469871                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           40                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            8                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          241                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          241                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          241                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          241                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          241                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          241                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5335                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5335                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         5335                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5335                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5335                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5335                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    162272000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    162272000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    162272000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    162272000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    162272000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    162272000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001677                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001677                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001677                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001677                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001677                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001677                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 30416.494845                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 30416.494845                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 30416.494845                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 30416.494845                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 30416.494845                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 30416.494845                       # average overall mshr miss latency
system.cpu.icache.replacements                   5318                       # number of replacements
system.l2bus.snoop_filter.tot_requests          26693                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        13416                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops             1082                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops         1082                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  43605410000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               11436                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          6519                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             12724                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               172                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1840                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1840                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          11437                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        15987                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        23982                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   39969                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       341376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       823360                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1164736                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              5999                       # Total snoops (count)
system.l2bus.snoopTraffic                      102144                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              19448                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.056304                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.230514                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    18353     94.37%     94.37% # Request fanout histogram
system.l2bus.snoop_fanout::1                     1095      5.63%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                19448                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             23192500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            13430309                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            19956796                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  43605410000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              127.986327                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  18198                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 6125                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.971102                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     7.217568                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst    59.270221                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data    61.498539                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.056387                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.463049                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.480457                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999893                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                42525                       # Number of tag accesses
system.l2cache.tags.data_accesses               42525                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  43605410000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         4923                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         4923                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data         1191                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             1191                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst         2796                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         3491                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6287                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst            2796                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4682                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                7478                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           2796                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4682                       # number of overall hits
system.l2cache.overall_hits::total               7478                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          649                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            649                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         2539                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         2611                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         5150                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          2539                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          3260                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              5799                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2539                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         3260                       # number of overall misses
system.l2cache.overall_misses::total             5799                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     50350500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     50350500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    124781500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    139089500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    263871000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    124781500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    189440000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    314221500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    124781500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    189440000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    314221500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         4923                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         4923                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         1840                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1840                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         5335                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         6102                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        11437                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         5335                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         7942                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           13277                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         5335                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         7942                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          13277                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.352717                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.352717                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.475914                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.427892                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.450293                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.475914                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.410476                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.436770                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.475914                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.410476                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.436770                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 77581.664099                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 77581.664099                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 49145.923592                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 53270.585982                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 51237.087379                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 49145.923592                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 58110.429448                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 54185.463011                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 49145.923592                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 58110.429448                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 54185.463011                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           1596                       # number of writebacks
system.l2cache.writebacks::total                 1596                       # number of writebacks
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data          649                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          649                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2539                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         2610                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         5149                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         2539                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         3259                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         5798                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2539                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         3259                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         5798                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     49052500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     49052500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    119705500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    133859000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    253564500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    119705500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    182911500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    302617000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    119705500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    182911500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    302617000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.352717                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.352717                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.475914                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.427729                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.450205                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.475914                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.410350                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.436695                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.475914                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.410350                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.436695                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 75581.664099                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 75581.664099                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 47146.711304                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 51286.973180                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 49245.387454                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 47146.711304                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 56125.038355                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 52193.342532                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 47146.711304                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 56125.038355                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 52193.342532                       # average overall mshr miss latency
system.l2cache.replacements                      5997                       # number of replacements
system.l3bus.snoop_filter.tot_requests          10757                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests         5572                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                2                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED  43605410000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                5148                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty          1595                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict              3400                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                649                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               649                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           5149                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side        16554                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       473088                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                36                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               5834                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.000343                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.018514                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     5832     99.97%     99.97% # Request fanout histogram
system.l3bus.snoop_fanout::1                        2      0.03%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 5834                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              8568500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            14492500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED  43605410000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             2305.629717                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   7392                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2409                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 3.068493                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   762.592223                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data  1543.037494                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.186180                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.376718                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.562898                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2373                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4         2299                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.579346                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                31981                       # Number of tag accesses
system.l3cache.tags.data_accesses               31981                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED  43605410000                       # Cumulative time (in ticks) in various power states
system.l3cache.WritebackDirty_hits::.writebacks         1595                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total         1595                       # number of WritebackDirty hits
system.l3cache.ReadExReq_hits::.cpu.data          166                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total              166                       # number of ReadExReq hits
system.l3cache.ReadSharedReq_hits::.cpu.inst         1696                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.cpu.data         1526                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total         3222                       # number of ReadSharedReq hits
system.l3cache.demand_hits::.cpu.inst            1696                       # number of demand (read+write) hits
system.l3cache.demand_hits::.cpu.data            1692                       # number of demand (read+write) hits
system.l3cache.demand_hits::total                3388                       # number of demand (read+write) hits
system.l3cache.overall_hits::.cpu.inst           1696                       # number of overall hits
system.l3cache.overall_hits::.cpu.data           1692                       # number of overall hits
system.l3cache.overall_hits::total               3388                       # number of overall hits
system.l3cache.ReadExReq_misses::.cpu.data          483                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            483                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          843                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data         1084                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1927                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           843                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data          1567                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2410                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          843                       # number of overall misses
system.l3cache.overall_misses::.cpu.data         1567                       # number of overall misses
system.l3cache.overall_misses::total             2410                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     39372000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     39372000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     58747500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     75761500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    134509000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     58747500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data    115133500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    173881000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     58747500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data    115133500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    173881000                       # number of overall miss cycles
system.l3cache.WritebackDirty_accesses::.writebacks         1595                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total         1595                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu.data          649                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          649                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         2539                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data         2610                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         5149                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         2539                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data         3259                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            5798                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         2539                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data         3259                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           5798                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data     0.744222                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.744222                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst     0.332020                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data     0.415326                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.374247                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst     0.332020                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data     0.480822                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.415661                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst     0.332020                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data     0.480822                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.415661                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 81515.527950                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 81515.527950                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 69688.612100                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 69890.682657                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 69802.283342                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 69688.612100                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 73473.835354                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 72149.792531                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 69688.612100                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 73473.835354                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 72149.792531                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          483                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          483                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          843                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data         1084                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1927                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          843                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data         1567                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2410                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          843                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data         1567                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2410                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     38406000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     38406000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     57063500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     73593500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    130657000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     57063500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data    111999500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    169063000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     57063500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data    111999500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    169063000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data     0.744222                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.744222                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.332020                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.415326                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.374247                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst     0.332020                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data     0.480822                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.415661                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst     0.332020                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data     0.480822                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.415661                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 79515.527950                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 79515.527950                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 67690.984579                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67890.682657                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 67803.321225                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 67690.984579                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 71473.835354                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 70150.622407                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 67690.984579                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 71473.835354                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 70150.622407                       # average overall mshr miss latency
system.l3cache.replacements                        36                       # number of replacements
system.membus.snoop_filter.tot_requests          2446                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           36                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  43605410000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1926                       # Transaction distribution
system.membus.trans_dist::CleanEvict               36                       # Transaction distribution
system.membus.trans_dist::ReadExReq               483                       # Transaction distribution
system.membus.trans_dist::ReadExResp              483                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1927                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         4855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         4855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       154176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       154176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  154176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2410                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2410    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2410                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1223000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            6519250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
