<def f='llvm/llvm/include/llvm/IR/Instructions.h' l='2027' ll='2031' type='SmallVector&lt;int, 16&gt; llvm::ShuffleVectorInst::getShuffleMask() const'/>
<use f='llvm/llvm/include/llvm/IR/Instructions.h' l='2090' u='c' c='_ZNK4llvm17ShuffleVectorInst10isIdentityEv'/>
<use f='llvm/llvm/lib/Analysis/TargetTransformInfo.cpp' l='737' u='c' c='_ZL24matchPairwiseShuffleMaskPN4llvm17ShuffleVectorInstEbj'/>
<use f='llvm/llvm/lib/Analysis/TargetTransformInfo.cpp' l='1002' u='c' c='_ZL29matchVectorSplittingReductionPKN4llvm18ExtractElementInstERjRPNS_4TypeE'/>
<use f='llvm/llvm/lib/CodeGen/CodeGenPrepare.cpp' l='6091' u='c' c='_ZL18isBroadcastShufflePN4llvm17ShuffleVectorInstE'/>
<use f='llvm/llvm/lib/CodeGen/InterleavedAccessPass.cpp' l='312' u='c' c='_ZN12_GLOBAL__N_117InterleavedAccess20lowerInterleavedLoadEPN4llvm8LoadInstERNS1_11SmallVectorIPNS1_11InstructionELj32EEE'/>
<use f='llvm/llvm/lib/CodeGen/InterleavedAccessPass.cpp' l='328' u='c' c='_ZN12_GLOBAL__N_117InterleavedAccess20lowerInterleavedLoadEPN4llvm8LoadInstERNS1_11SmallVectorIPNS1_11InstructionELj32EEE'/>
<use f='llvm/llvm/lib/CodeGen/InterleavedAccessPass.cpp' l='429' u='c' c='_ZN12_GLOBAL__N_117InterleavedAccess21lowerInterleavedStoreEPN4llvm9StoreInstERNS1_11SmallVectorIPNS1_11InstructionELj32EEE'/>
<use f='llvm/llvm/lib/CodeGen/InterleavedLoadCombinePass.cpp' l='836' u='c' c='_ZN12_GLOBAL__N_110VectorInfo14computeFromSVIEPN4llvm17ShuffleVectorInstERS0_RKNS1_10DataLayoutE'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='2054' u='c' c='_ZNK4llvm17ShuffleVectorInst21isIdentityWithPaddingEv'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='2072' u='c' c='_ZNK4llvm17ShuffleVectorInst21isIdentityWithExtractEv'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='2089' u='c' c='_ZNK4llvm17ShuffleVectorInst8isConcatEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='8647' u='c' c='_ZNK4llvm21AArch64TargetLowering21lowerInterleavedStoreEPNS_9StoreInstEPNS_17ShuffleVectorInstEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='15159' u='c' c='_ZNK4llvm17ARMTargetLowering21lowerInterleavedStoreEPNS_9StoreInstEPNS_17ShuffleVectorInstEj'/>
<use f='llvm/llvm/lib/Target/X86/X86InterleavedAccess.cpp' l='835' u='c' c='_ZNK4llvm17X86TargetLowering21lowerInterleavedStoreEPNS_9StoreInstEPNS_17ShuffleVectorInstEj'/>
<use f='llvm/llvm/lib/Transforms/InstCombine/InstCombineVectorOps.cpp' l='1547' u='c' c='_ZL21foldShuffleWithInsertRN4llvm17ShuffleVectorInstE'/>
<use f='llvm/llvm/lib/Transforms/InstCombine/InstCombineVectorOps.cpp' l='1645' u='c' c='_ZL26foldIdentityPaddedShufflesRN4llvm17ShuffleVectorInstE'/>
<use f='llvm/llvm/lib/Transforms/InstCombine/InstCombineVectorOps.cpp' l='1686' u='c' c='_ZN4llvm12InstCombiner22visitShuffleVectorInstERNS_17ShuffleVectorInstE'/>
<use f='llvm/llvm/lib/Transforms/InstCombine/InstCombineVectorOps.cpp' l='1938' u='c' c='_ZN4llvm12InstCombiner22visitShuffleVectorInstERNS_17ShuffleVectorInstE'/>
<use f='llvm/llvm/lib/Transforms/InstCombine/InstCombineVectorOps.cpp' l='1940' u='c' c='_ZN4llvm12InstCombiner22visitShuffleVectorInstERNS_17ShuffleVectorInstE'/>
