{
  "basics": {
    "name": "Gary Mejia Martinez",
    "label": "Computer Scientist and Engineer",
    "image": "",
    "email": "gmejiama@ucsc.edu",
    "phone": "(912) 123-4567",
    "url": "https://gmejiamtz.github.io",
    "summary": "A growing computer scientist and engineer looking forward to new opportunties.",
    "location": {
      "address": "1156 High St",
      "postalCode": "CA 95064",
      "city": "Santa Cruz",
      "countryCode": "USA",
      "region": "California"
    },
    "profiles": [
      {
        "network": "LinkedIn",
        "username": "gmejiamtz",
        "url": "https://www.linkedin.com/in/gmejiamtz/"
      }
    ]
  },
  "work": [
    {
      "name": "Univesity of California, Santa Cruz",
      "position": "CSE Undergraduate Student",
      "url": "https://gmejiamtz.github.io",
      "startDate": "2020-09-27",
      "endDate": "Present",
      "summary": "Researching new algorithms for improving productivity in hardware design flows",
      "highlights": ["Electronic Design Automation",
        "VLSI/FPGA",
        "Hardware/Software Co-Design"]
    }
  ],
  "education": [
    {
      "institution": "University of California, Santa Cruz",
      "location": "Santa Cruz, California",
      "url": "https://www.ucsc.edu/",
      "area": "Computer Science and Engineering",
      "studyType": "BS",
      "startDate": "2020-09-27",
      "endDate": "Present",
      "courses": ["Logic Design with Verilog",
          "VLSI Digital Logic",
          "Open Source Hardware Design",
          "Agile Hardware Design",
          "Advanced Operating Systems",
          "Embedded Systems Design"]
    }
  ],
  "skills": [
    {
      "name": "Verilog/SystemVerilog",
      "level": "Intermidiate",
      "icon": "fa-solid fa-hashtag",
      "keywords": [
        "Finite State Machines",
        "UVM Testbenches",
        "Object-Oriented SystemVerilog"
      ]
    }
  ],
  "languages": [
    {
      "language": "English",
      "fluency": "Native speaker",
      "icon": ""
    },
    {
      "language": "Spanish",
      "fluency": "Native",
      "icon": ""
    }
  ],
  "interests": [
    {
      "name": "Digial Logic Design",
      "icon": "fa-solid fa-tag",
      "keywords": [
        "SystemVerilog/Verilog",
        "Formal Verification",
        "Memory Design",
        "HDL Compilers",
        "FPGA/ASIC"
      ]
    }
  ],
  "projects": [
    {
      "name": "Read Only Memory Verilog Model",
      "summary": "OpenROM, a subset of OpenRAM (memory compiler), needed a Verilog behavioral model to faciliate testing. Using Python, created a script that wrote a Verilog testbench for a read only memory. Using iVerilog and GTKWave, this behavorial model read 1 bit data and 8 bit data.",
      "highlights": ["OpenRAM", "Python","Verilog"],
      "startDate": "2023-05-15",
      "endDate": "2023-06-015",
      "url": "https://openram.org/"
    }
  ]
}
