verilog work "../clock_divisor/clock_divisor.v"
verilog work "counter_internalclock.v"
