/home/arslan/Downloads/OpenFPGA/build/openfpga/openfpga -batch -f top_run.openfpga
Reading script file top_run.openfpga...

            ___                   _____ ____   ____    _     
           / _ \ _ __   ___ _ __ |  ___|  _ \ / ___|  / \    
          | | | | '_ \ / _ \ '_ \| |_  | |_) | |  _  / _ \   
          | |_| | |_) |  __/ | | |  _| |  __/| |_| |/ ___ \  
           \___/| .__/ \___|_| |_|_|   |_|    \____/_/   \_\ 
                |_|                                          

               OpenFPGA: An Open-source FPGA IP Generator
                     Versatile Place and Route (VPR)
                           FPGA-Verilog
                           FPGA-SPICE
                           FPGA-SDC
                           FPGA-Bitstream

             This is a free software under the MIT License

             Copyright (c) 2018 LNIS - The University of Utah

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in
all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
THE SOFTWARE.



Command line to execute: vpr /home/arslan/Downloads/OpenFPGA/power_tests/power/run001/k6FracN10LB_mem20K_complexDSP_customSB_22nm.mem_heavy/top/MIN_ROUTE_CHAN_WIDTH/arch/k6FracN10LB_mem20K_complexDSP_customSB_22nm.mem_heavy.xml top.blif  --clock_modeling route
VPR FPGA Placement and Routing.
Version: 8.1.0-dev+9e53e9a0a
Revision: v8.0.0-7093-g9e53e9a0a
Compiled: 2023-03-22T18:43:34
Compiler: GNU 11.3.0 on Linux-5.19.0-35-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/arslan/Downloads/OpenFPGA/power_tests/power/run001/k6FracN10LB_mem20K_complexDSP_customSB_22nm.mem_heavy/top/MIN_ROUTE_CHAN_WIDTH/arch/k6FracN10LB_mem20K_complexDSP_customSB_22nm.mem_heavy.xml top.blif --clock_modeling route


Architecture file: /home/arslan/Downloads/OpenFPGA/power_tests/power/run001/k6FracN10LB_mem20K_complexDSP_customSB_22nm.mem_heavy/top/MIN_ROUTE_CHAN_WIDTH/arch/k6FracN10LB_mem20K_complexDSP_customSB_22nm.mem_heavy.xml
Circuit name: top

# Loading Architecture Description
# Loading Architecture Description took 0.04 seconds (max_rss 19.0 MiB, delta_rss +1.5 MiB)

Timing analysis: ON
Circuit netlist file: top.net
Circuit placement file: top.place
Circuit routing file: top.route
Circuit SDC file: top.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: NO_FIXED_CHANNEL_WIDTH
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
Warning 2: dsp_top[0].dsp_I2[44] unconnected pin in architecture.
Warning 3: dsp_top[0].dsp_I2[45] unconnected pin in architecture.
Warning 4: dsp_top[0].dsp_I2[46] unconnected pin in architecture.
Warning 5: dsp_top[0].dsp_I2[47] unconnected pin in architecture.
Warning 6: dsp_top[0].dsp_I2[48] unconnected pin in architecture.
Warning 7: dsp_top[0].dsp_I2[49] unconnected pin in architecture.
Warning 8: dsp_top[0].dsp_I2[50] unconnected pin in architecture.
Warning 9: dsp_top[0].dsp_I2[51] unconnected pin in architecture.
Warning 10: dsp_top[0].dsp_I2[52] unconnected pin in architecture.
Warning 11: dsp_top[0].dsp_I2[53] unconnected pin in architecture.
Warning 12: dsp_top[0].dsp_I2[54] unconnected pin in architecture.
Warning 13: dsp_top[0].dsp_I2[55] unconnected pin in architecture.
Warning 14: dsp_top[0].dsp_I2[56] unconnected pin in architecture.
Warning 15: dsp_top[0].dsp_I2[57] unconnected pin in architecture.
Warning 16: dsp_top[0].dsp_I2[58] unconnected pin in architecture.
Warning 17: dsp_top[0].dsp_I2[59] unconnected pin in architecture.
Warning 18: dsp_top[0].dsp_I2[60] unconnected pin in architecture.
Warning 19: dsp_top[0].dsp_I2[61] unconnected pin in architecture.
Warning 20: dsp_top[0].dsp_I2[62] unconnected pin in architecture.
Warning 21: dsp_top[0].dsp_I2[63] unconnected pin in architecture.
Warning 22: dsp[0].dsp_I2[44] unconnected pin in architecture.
Warning 23: dsp[0].dsp_I2[45] unconnected pin in architecture.
Warning 24: dsp[0].dsp_I2[46] unconnected pin in architecture.
Warning 25: dsp[0].dsp_I2[47] unconnected pin in architecture.
Warning 26: dsp[0].dsp_I2[48] unconnected pin in architecture.
Warning 27: dsp[0].dsp_I2[49] unconnected pin in architecture.
Warning 28: dsp[0].dsp_I2[50] unconnected pin in architecture.
Warning 29: dsp[0].dsp_I2[51] unconnected pin in architecture.
Warning 30: dsp[0].dsp_I2[52] unconnected pin in architecture.
Warning 31: dsp[0].dsp_I2[53] unconnected pin in architecture.
Warning 32: dsp[0].dsp_I2[54] unconnected pin in architecture.
Warning 33: dsp[0].dsp_I2[55] unconnected pin in architecture.
Warning 34: dsp[0].dsp_I2[56] unconnected pin in architecture.
Warning 35: dsp[0].dsp_I2[57] unconnected pin in architecture.
Warning 36: dsp[0].dsp_I2[58] unconnected pin in architecture.
Warning 37: dsp[0].dsp_I2[59] unconnected pin in architecture.
Warning 38: dsp[0].dsp_I2[60] unconnected pin in architecture.
Warning 39: dsp[0].dsp_I2[61] unconnected pin in architecture.
Warning 40: dsp[0].dsp_I2[62] unconnected pin in architecture.
Warning 41: dsp[0].dsp_I2[63] unconnected pin in architecture.
Warning 42: dsp_pb[0].datain[96] unconnected pin in architecture.
Warning 43: dsp_pb[0].datain[97] unconnected pin in architecture.
Warning 44: dsp_pb[0].datain[98] unconnected pin in architecture.
Warning 45: dsp_pb[0].datain[99] unconnected pin in architecture.
Warning 46: dsp_pb[0].datain[100] unconnected pin in architecture.
Warning 47: dsp_pb[0].datain[101] unconnected pin in architecture.
Warning 48: dsp_pb[0].datain[102] unconnected pin in architecture.
Warning 49: dsp_pb[0].datain[103] unconnected pin in architecture.
Warning 50: dsp_pb[0].datain[104] unconnected pin in architecture.
Warning 51: dsp_pb[0].datain[105] unconnected pin in architecture.
Warning 52: dsp_pb[0].datain[106] unconnected pin in architecture.
Warning 53: dsp_pb[0].datain[107] unconnected pin in architecture.
Warning 54: dsp_pb[0].datain[108] unconnected pin in architecture.
Warning 55: dsp_pb[0].datain[109] unconnected pin in architecture.
Warning 56: dsp_pb[0].datain[110] unconnected pin in architecture.
Warning 57: dsp_pb[0].datain[111] unconnected pin in architecture.
Warning 58: dsp_pb[0].datain[112] unconnected pin in architecture.
Warning 59: dsp_pb[0].datain[113] unconnected pin in architecture.
Warning 60: dsp_pb[0].datain[114] unconnected pin in architecture.
Warning 61: dsp_pb[0].datain[115] unconnected pin in architecture.
# Building complex block graph took 0.13 seconds (max_rss 33.2 MiB, delta_rss +14.2 MiB)
Circuit file: top.blif
# Load circuit
# Load circuit took 0.00 seconds (max_rss 33.5 MiB, delta_rss +0.4 MiB)
# Clean circuit
Absorbed 1 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 33.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 33.5 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 33.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 4
    .input :       2
    .latch :       1
    .output:       1
  Nets  : 3
    Avg Fanout:     1.0
    Max Fanout:     1.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 6
  Timing Graph Edges: 5
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 33.7 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clock' Fanout: 1 pins (16.7%), 1 blocks (25.0%)
# Load Timing Constraints

SDC file 'top.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clock'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clock' Source: 'clock.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 33.8 MiB, delta_rss +0.1 MiB)
# Packing
Begin packing 'top.blif'.

After removing unused inputs...
	total blocks: 4, total nets: 3, total inputs: 2, total outputs: 1
Begin prepacking.

There is one chain in this architecture called "chain" with the following starting points:
	clb[0]/lab[0]/fle[0]/ble5[0]/arithmetic[0]/adder[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 2.1832e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1 dsp_top:1,1 memory:1,1
Packing with high fanout thresholds: io:128 clb:32 dsp_top:128 memory:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
Incr Slack updates 1 in 5.495e-06 sec
Full Max Req/Worst Slack updates 1 in 3.274e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 3.442e-06 sec
FPGA sized to 3 x 3 (auto)
Device Utilization: 0.15 (target 1.00)
	Block Utilization: 0.09 Type: io
	Block Utilization: 1.00 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          3                               0.333333                     0.666667   
       clb          1                                      2                            1   
   dsp_top          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 0 out of 3 nets, 3 nets not absorbed.

Netlist conversion complete.

# Packing took 0.00 seconds (max_rss 34.0 MiB, delta_rss +0.2 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'top.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.039762 seconds).
Warning 62: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.04 seconds (max_rss 72.2 MiB, delta_rss +38.1 MiB)
Warning 63: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 3
Netlist num_blocks: 4
Netlist EMPTY blocks: 0.
Netlist io blocks: 3.
Netlist clb blocks: 1.
Netlist dsp_top blocks: 0.
Netlist memory blocks: 0.
Netlist inputs pins: 2
Netlist output pins: 1

Pb types usage...
  io          : 3
   inpad      : 2
   outpad     : 1
  clb         : 1
   lab        : 1
    fle       : 1
     ble5     : 1
      flut5   : 1
       ff     : 1

# Create Device
## Build Device Grid
FPGA sized to 3 x 3: 9 grid tiles (auto)

Resource usage...
	Netlist
		3	blocks of type: io
	Architecture
		32	blocks of type: io
	Netlist
		1	blocks of type: clb
	Architecture
		1	blocks of type: clb
	Netlist
		0	blocks of type: dsp_top
	Architecture
		0	blocks of type: dsp_top
	Netlist
		0	blocks of type: memory
	Architecture
		0	blocks of type: memory

Device Utilization: 0.15 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.09 Logical Block: io
	Physical Tile clb:
	Block Utilization: 1.00 Logical Block: clb

## Build Device Grid took 0.00 seconds (max_rss 72.4 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:199
OPIN->CHANX/CHANY edge count before creating direct connections: 664
OPIN->CHANX/CHANY edge count after creating direct connections: 664
CHAN->CHAN type edge count:3096
## Build routing resource graph took 0.01 seconds (max_rss 72.4 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 742
  RR Graph Edges: 3959
# Create Device took 0.01 seconds (max_rss 72.4 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.00 seconds (max_rss 72.4 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 64: Found no more sample locations for SOURCE in clb
Warning 65: Found no more sample locations for OPIN in clb
Warning 66: Found no sample locations for SOURCE in dsp_top
Warning 67: Found no sample locations for OPIN in dsp_top
Warning 68: Found no sample locations for SOURCE in memory
Warning 69: Found no sample locations for OPIN in memory
## Computing src/opin lookahead took 0.00 seconds (max_rss 72.4 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.00 seconds (max_rss 72.4 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:199
OPIN->CHANX/CHANY edge count before creating direct connections: 592
OPIN->CHANX/CHANY edge count after creating direct connections: 592
CHAN->CHAN type edge count:2784
## Build routing resource graph took 0.00 seconds (max_rss 72.4 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 726
  RR Graph Edges: 3575
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 72.4 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 70: Found no more sample locations for SOURCE in clb
Warning 71: Found no more sample locations for OPIN in clb
Warning 72: Found no sample locations for SOURCE in dsp_top
Warning 73: Found no sample locations for OPIN in dsp_top
Warning 74: Found no sample locations for SOURCE in memory
Warning 75: Found no sample locations for OPIN in memory
### Computing src/opin lookahead took 0.00 seconds (max_rss 72.4 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 72.4 MiB, delta_rss +0.0 MiB)
## Computing delta delays
## Computing delta delays took 0.00 seconds (max_rss 72.4 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.01 seconds (max_rss 72.4 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 72.4 MiB, delta_rss +0.0 MiB)

There are 3 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 6

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 0.0625 td_cost: 5.15452e-10
Initial placement estimated Critical Path Delay (CPD): 0.83234 ns
Initial placement estimated setup Total Negative Slack (sTNS): -1.09819 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -0.83234 ns

Initial placement estimated setup slack histogram:
[ -8.3e-10: -7.8e-10) 1 ( 50.0%) |**************************************************
[ -7.8e-10: -7.2e-10) 0 (  0.0%) |
[ -7.2e-10: -6.6e-10) 0 (  0.0%) |
[ -6.6e-10: -6.1e-10) 0 (  0.0%) |
[ -6.1e-10: -5.5e-10) 0 (  0.0%) |
[ -5.5e-10: -4.9e-10) 0 (  0.0%) |
[ -4.9e-10: -4.4e-10) 0 (  0.0%) |
[ -4.4e-10: -3.8e-10) 0 (  0.0%) |
[ -3.8e-10: -3.2e-10) 0 (  0.0%) |
[ -3.2e-10: -2.7e-10) 1 ( 50.0%) |**************************************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 3
Warning 76: Starting t: 2 of 3 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 0.0e+00   1.000       0.06 5.1545e-10   0.832       -1.1   -0.832   1.000  0.0000    2.0     1.00         3  0.200
   2    0.0 0.0e+00   1.000       0.06 5.1545e-10   0.832       -1.1   -0.832   0.333  0.0000    2.0     1.00         6  0.500
## Placement Quench took 0.00 seconds (max_rss 72.4 MiB)
post-quench CPD = 0.83234 (ns) 

BB estimate of min-dist (placement) wire length: 6

Completed placement consistency check successfully.

Swaps called: 9

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 0.83234 ns, Fmax: 1201.43 MHz
Placement estimated setup Worst Negative Slack (sWNS): -0.83234 ns
Placement estimated setup Total Negative Slack (sTNS): -1.09819 ns

Placement estimated setup slack histogram:
[ -8.3e-10: -7.8e-10) 1 ( 50.0%) |**************************************************
[ -7.8e-10: -7.2e-10) 0 (  0.0%) |
[ -7.2e-10: -6.6e-10) 0 (  0.0%) |
[ -6.6e-10: -6.1e-10) 0 (  0.0%) |
[ -6.1e-10: -5.5e-10) 0 (  0.0%) |
[ -5.5e-10: -4.9e-10) 0 (  0.0%) |
[ -4.9e-10: -4.4e-10) 0 (  0.0%) |
[ -4.4e-10: -3.8e-10) 0 (  0.0%) |
[ -3.8e-10: -3.2e-10) 0 (  0.0%) |
[ -3.2e-10: -2.7e-10) 1 ( 50.0%) |**************************************************

Placement estimated geomean non-virtual intra-domain period: 0.83234 ns (1201.43 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 0.83234 ns (1201.43 MHz)

Placement cost: 1, bb_cost: 0.0625, td_cost: 5.15452e-10, 

Placement resource usage:
  io  implemented as io : 3
  clb implemented as clb: 1

Placement number of temperatures: 2
Placement total # of swap attempts: 9
	Swaps accepted: 6 (66.7 %)
	Swaps rejected: 0 ( 0.0 %)
	Swaps aborted : 3 (33.3 %)


Percentage of different move types:
	Uniform move: 11.11 % (acc=100.00 %, rej=0.00 %, aborted=0.00 %)
	Median move: 11.11 % (acc=100.00 %, rej=0.00 %, aborted=0.00 %)
	W. Centroid move: 22.22 % (acc=100.00 %, rej=0.00 %, aborted=0.00 %)
	Centroid move: 33.33 % (acc=66.67 %, rej=0.00 %, aborted=33.33 %)
	Crit. Uniform move: 22.22 % (acc=0.00 %, rej=0.00 %, aborted=100.00 %)

Placement Quench timing analysis took 1.2067e-05 seconds (3.696e-06 STA, 8.371e-06 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 8.6086e-05 seconds (4.2925e-05 STA, 4.3161e-05 slack) (4 full updates: 4 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.00 seconds (max_rss 72.4 MiB, delta_rss +0.0 MiB)

# Routing
Initializing minimum channel width search based on maximum CLB pins

Attempting to route at 104 channels (binary search bounds: [-1, -1])
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:199
OPIN->CHANX/CHANY edge count before creating direct connections: 680
OPIN->CHANX/CHANY edge count after creating direct connections: 680
CHAN->CHAN type edge count:3128
## Build routing resource graph took 0.01 seconds (max_rss 72.4 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 758
  RR Graph Edges: 4007
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 72.4 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 77: Found no more sample locations for SOURCE in clb
Warning 78: Found no more sample locations for OPIN in clb
Warning 79: Found no sample locations for SOURCE in dsp_top
Warning 80: Found no sample locations for OPIN in dsp_top
Warning 81: Found no sample locations for SOURCE in memory
Warning 82: Found no sample locations for OPIN in memory
### Computing src/opin lookahead took 0.00 seconds (max_rss 72.4 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 72.4 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 1 ( 33.3%) |**************************************************
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 1 ( 33.3%) |**************************************************
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 1 ( 33.3%) |**************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 72.4 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Warning 83: No routing path for connection to sink_rr 142, retrying with full device bounding box
Cannot route from io[1].inpad[0] (RR node: 52 class: 4 capacity: 1 fan-in: 0 fan-out: 1 SOURCE:52 (1,0)) to clb[0].clk[0] (RR node: 142 class: 46 capacity: 1 fan-in: 1 fan-out: 0 SINK:142 (1,1)) -- no possible path
Failed to route connection from 'clock' to 'out' for net 'clock' (#2)
Routing failed for net 2

Attempting to route at 208 channels (binary search bounds: [104, -1])
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:199
OPIN->CHANX/CHANY edge count before creating direct connections: 1296
OPIN->CHANX/CHANY edge count after creating direct connections: 1296
CHAN->CHAN type edge count:6256
## Build routing resource graph took 0.01 seconds (max_rss 72.4 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 1174
  RR Graph Edges: 7751
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 72.4 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 84: Found no more sample locations for SOURCE in clb
Warning 85: Found no more sample locations for OPIN in clb
Warning 86: Found no sample locations for SOURCE in dsp_top
Warning 87: Found no sample locations for OPIN in dsp_top
Warning 88: Found no sample locations for SOURCE in memory
Warning 89: Found no sample locations for OPIN in memory
### Computing src/opin lookahead took 0.00 seconds (max_rss 72.4 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 72.4 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 1 ( 33.3%) |**************************************************
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 1 ( 33.3%) |**************************************************
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 1 ( 33.3%) |**************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 72.4 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Warning 90: No routing path for connection to sink_rr 142, retrying with full device bounding box
Cannot route from io[1].inpad[0] (RR node: 52 class: 4 capacity: 1 fan-in: 0 fan-out: 1 SOURCE:52 (1,0)) to clb[0].clk[0] (RR node: 142 class: 46 capacity: 1 fan-in: 1 fan-out: 0 SINK:142 (1,1)) -- no possible path
Failed to route connection from 'clock' to 'out' for net 'clock' (#2)
Routing failed for net 2

Attempting to route at 416 channels (binary search bounds: [208, -1])
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:199
OPIN->CHANX/CHANY edge count before creating direct connections: 2592
OPIN->CHANX/CHANY edge count after creating direct connections: 2592
CHAN->CHAN type edge count:12264
## Build routing resource graph took 0.02 seconds (max_rss 72.4 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 2006
  RR Graph Edges: 15055
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.01 seconds (max_rss 72.4 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 91: Found no more sample locations for SOURCE in clb
Warning 92: Found no more sample locations for OPIN in clb
Warning 93: Found no sample locations for SOURCE in dsp_top
Warning 94: Found no sample locations for OPIN in dsp_top
Warning 95: Found no sample locations for SOURCE in memory
Warning 96: Found no sample locations for OPIN in memory
### Computing src/opin lookahead took 0.00 seconds (max_rss 72.4 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.01 seconds (max_rss 72.4 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 1 ( 33.3%) |**************************************************
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 1 ( 33.3%) |**************************************************
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 1 ( 33.3%) |**************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 72.4 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Warning 97: No routing path for connection to sink_rr 142, retrying with full device bounding box
Cannot route from io[1].inpad[0] (RR node: 52 class: 4 capacity: 1 fan-in: 0 fan-out: 1 SOURCE:52 (1,0)) to clb[0].clk[0] (RR node: 142 class: 46 capacity: 1 fan-in: 1 fan-out: 0 SINK:142 (1,1)) -- no possible path
Failed to route connection from 'clock' to 'out' for net 'clock' (#2)
Routing failed for net 2

Attempting to route at 832 channels (binary search bounds: [416, -1])
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:199
OPIN->CHANX/CHANY edge count before creating direct connections: 5192
OPIN->CHANX/CHANY edge count after creating direct connections: 5192
CHAN->CHAN type edge count:24568
## Build routing resource graph took 0.06 seconds (max_rss 72.4 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 3670
  RR Graph Edges: 29959
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.01 seconds (max_rss 72.4 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 98: Found no more sample locations for SOURCE in clb
Warning 99: Found no more sample locations for OPIN in clb
Warning 100: Found no sample locations for SOURCE in dsp_top
Warning 101: Found no sample locations for OPIN in dsp_top
Warning 102: Found no sample locations for SOURCE in memory
Warning 103: Found no sample locations for OPIN in memory
### Computing src/opin lookahead took 0.00 seconds (max_rss 72.4 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.01 seconds (max_rss 72.4 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 1 ( 33.3%) |**************************************************
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 1 ( 33.3%) |**************************************************
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 1 ( 33.3%) |**************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 72.4 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Warning 104: No routing path for connection to sink_rr 142, retrying with full device bounding box
Cannot route from io[1].inpad[0] (RR node: 52 class: 4 capacity: 1 fan-in: 0 fan-out: 1 SOURCE:52 (1,0)) to clb[0].clk[0] (RR node: 142 class: 46 capacity: 1 fan-in: 1 fan-out: 0 SINK:142 (1,1)) -- no possible path
Failed to route connection from 'clock' to 'out' for net 'clock' (#2)
Routing failed for net 2

Attempting to route at 1664 channels (binary search bounds: [832, -1])
# Routing took 0.14 seconds (max_rss 72.4 MiB, delta_rss +0.0 MiB)
Incr Slack updates 4 in 4.2125e-05 sec
Full Max Req/Worst Slack updates 1 in 3.615e-06 sec
Incr Max Req/Worst Slack updates 3 in 9.792e-06 sec
Incr Criticality updates 3 in 1.071e-05 sec
Full Criticality updates 1 in 4.314e-06 sec
The entire flow of VPR took 0.45 seconds (max_rss 72.4 MiB)
Fatal error occurred!
OpenFPGA Abort


Finish execution with 2 errors

The entire OpenFPGA flow took 0.422687 seconds

Thank you for using OpenFPGA!
Incr Slack updates 4 in 1.6292e-05 sec
Full Max Req/Worst Slack updates 1 in 3.935e-06 sec
Incr Max Req/Worst Slack updates 3 in 7.387e-06 sec
Incr Criticality updates 3 in 7.986e-06 sec
Full Criticality updates 1 in 3.431e-06 sec
Error 1: 
Type: Routing
File: /home/arslan/Downloads/OpenFPGA/vtr-verilog-to-routing/vpr/src/base/place_and_route.cpp
Line: 170
Message: This circuit requires a channel width above 1000, probably is not going to route.
Aborting routing procedure.

Error 2: Command 'vpr' execution has fatal errors
1