Loading plugins phase: Elapsed time ==> 0s.320ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\marthnick\Desktop\firm_F1-TestFixture\F1-TestFixture.cydsn\F1-TestFixture.cyprj -d CY8C5467AXI-LP108 -s C:\Users\marthnick\Desktop\firm_F1-TestFixture\F1-TestFixture.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: fit.M0014: warning: One or more rows of flash have been configured to be read protected; however, debugging has been enabled in the System DWR Editor. This means that the read protected flash rows can still be read via SWD or JTAG. To protect these rows of flash, disable debugging in the System DWR Editor.
 * C:\Users\marthnick\Desktop\firm_F1-TestFixture\F1-TestFixture.cydsn\F1-TestFixture.cydwr (Enable Device Protection)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.184ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.079ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  F1-TestFixture.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\marthnick\Desktop\firm_F1-TestFixture\F1-TestFixture.cydsn\F1-TestFixture.cyprj -dcpsoc3 F1-TestFixture.v -verilog
======================================================================

======================================================================
Compiling:  F1-TestFixture.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\marthnick\Desktop\firm_F1-TestFixture\F1-TestFixture.cydsn\F1-TestFixture.cyprj -dcpsoc3 F1-TestFixture.v -verilog
======================================================================

======================================================================
Compiling:  F1-TestFixture.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\marthnick\Desktop\firm_F1-TestFixture\F1-TestFixture.cydsn\F1-TestFixture.cyprj -dcpsoc3 -verilog F1-TestFixture.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Dec 29 11:53:27 2020


======================================================================
Compiling:  F1-TestFixture.v
Program  :   vpp
Options  :    -yv2 -q10 F1-TestFixture.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Dec 29 11:53:27 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'F1-TestFixture.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  F1-TestFixture.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\marthnick\Desktop\firm_F1-TestFixture\F1-TestFixture.cydsn\F1-TestFixture.cyprj -dcpsoc3 -verilog F1-TestFixture.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Dec 29 11:53:28 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\marthnick\Desktop\firm_F1-TestFixture\F1-TestFixture.cydsn\codegentemp\F1-TestFixture.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\marthnick\Desktop\firm_F1-TestFixture\F1-TestFixture.cydsn\codegentemp\F1-TestFixture.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  F1-TestFixture.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\marthnick\Desktop\firm_F1-TestFixture\F1-TestFixture.cydsn\F1-TestFixture.cyprj -dcpsoc3 -verilog F1-TestFixture.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Dec 29 11:53:28 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\marthnick\Desktop\firm_F1-TestFixture\F1-TestFixture.cydsn\codegentemp\F1-TestFixture.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\marthnick\Desktop\firm_F1-TestFixture\F1-TestFixture.cydsn\codegentemp\F1-TestFixture.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_230400:BUART:reset_sr\
	Net_6336
	\UART_230400:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_230400:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_230400:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_230400:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_5738
	\UART_230400:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_230400:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_230400:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_230400:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_230400:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_230400:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_230400:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_230400:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_230400:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_230400:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_230400:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_230400:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_230400:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_230400:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_230400:BUART:sRX:MODULE_5:lt\
	\UART_230400:BUART:sRX:MODULE_5:eq\
	\UART_230400:BUART:sRX:MODULE_5:gt\
	\UART_230400:BUART:sRX:MODULE_5:gte\
	\UART_230400:BUART:sRX:MODULE_5:lte\
	\DEMUX_230400:tmp__DEMUX_230400_0_reg\
	Net_5977_1
	Net_5977_0
	\DEMUX_230400:tmp__DEMUX_230400_1_reg\
	\DEMUX_230400:tmp__DEMUX_230400_2_reg\
	\DEMUX_230400:tmp__DEMUX_230400_3_reg\
	Net_6244
	Net_6001
	Net_6000
	Net_6002
	\DEMUX_CTRL_230400:control_bus_7\
	\DEMUX_CTRL_230400:control_bus_6\
	\DEMUX_CTRL_230400:control_bus_5\
	\DEMUX_CTRL_230400:control_bus_4\
	\DEMUX_CTRL_230400:control_bus_3\
	\DEMUX_CTRL_230400:control_bus_2\
	\DEMUX_CTRL_230400:control_out_1\
	\DEMUX_CTRL_230400:control_out_0\
	\MUX_CTRL_230400:control_bus_7\
	\MUX_CTRL_230400:control_bus_6\
	\MUX_CTRL_230400:control_bus_5\
	\MUX_CTRL_230400:control_bus_4\
	\MUX_CTRL_230400:control_bus_3\
	\MUX_CTRL_230400:control_bus_2\
	Net_6163
	Net_6150
	\UART_460800:BUART:reset_sr\
	\UART_460800:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\UART_460800:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\UART_460800:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\UART_460800:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_6184
	\UART_460800:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\UART_460800:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\UART_460800:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\UART_460800:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\UART_460800:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\UART_460800:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\UART_460800:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\UART_460800:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\UART_460800:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\UART_460800:BUART:sRX:MODULE_10:g1:a0:xeq\
	\UART_460800:BUART:sRX:MODULE_10:g1:a0:xlt\
	\UART_460800:BUART:sRX:MODULE_10:g1:a0:xlte\
	\UART_460800:BUART:sRX:MODULE_10:g1:a0:xgt\
	\UART_460800:BUART:sRX:MODULE_10:g1:a0:xgte\
	\UART_460800:BUART:sRX:MODULE_10:lt\
	\UART_460800:BUART:sRX:MODULE_10:eq\
	\UART_460800:BUART:sRX:MODULE_10:gt\
	\UART_460800:BUART:sRX:MODULE_10:gte\
	\UART_460800:BUART:sRX:MODULE_10:lte\
	\MUX_CTRL_460800:control_bus_7\
	\MUX_CTRL_460800:control_bus_6\
	\MUX_CTRL_460800:control_bus_5\
	\MUX_CTRL_460800:control_bus_4\
	\demux_1:tmp__demux_1_0_reg\
	\demux_1:tmp__demux_1_2_reg\
	\demux_1:tmp__demux_1_3_reg\
	Net_6252
	Net_6211
	Net_6253
	\DEMUX_CTRL_460800:control_bus_7\
	\DEMUX_CTRL_460800:control_bus_6\
	\DEMUX_CTRL_460800:control_bus_5\
	\DEMUX_CTRL_460800:control_bus_4\
	\DEMUX_CTRL_460800:control_bus_3\
	\DEMUX_CTRL_460800:control_bus_2\
	Net_6266
	\WaveDAC:Net_280\
	\WaveDAC:Net_80\
	Net_6355


Deleted 97 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__CTest_RS485_RELAY_RX_net_0
Aliasing Net_5741 to zero
Aliasing \UART_230400:BUART:tx_hd_send_break\ to zero
Aliasing \UART_230400:BUART:HalfDuplexSend\ to zero
Aliasing \UART_230400:BUART:FinalParityType_1\ to zero
Aliasing \UART_230400:BUART:FinalParityType_0\ to zero
Aliasing \UART_230400:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_230400:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_230400:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_230400:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_230400:BUART:tx_status_6\ to zero
Aliasing \UART_230400:BUART:tx_status_5\ to zero
Aliasing \UART_230400:BUART:tx_status_4\ to zero
Aliasing \UART_230400:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_230400:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__CTest_RS485_RELAY_RX_net_0
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \UART_230400:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART_230400:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__CTest_RS485_RELAY_RX_net_0
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \UART_230400:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__CTest_RS485_RELAY_RX_net_0
Aliasing \UART_230400:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART_230400:BUART:rx_status_1\ to zero
Aliasing \UART_230400:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART_230400:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART_230400:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART_230400:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART_230400:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART_230400:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART_230400:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART_230400:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__CTest_RS485_RELAY_RX_net_0
Aliasing \UART_230400:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__CTest_RS485_RELAY_RX_net_0
Aliasing \UART_230400:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_230400:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__CTest_RS485_RELAY_RX_net_0
Aliasing \DEMUX_CTRL_230400:clk\ to zero
Aliasing \DEMUX_CTRL_230400:rst\ to zero
Aliasing \MUX_CTRL_230400:clk\ to zero
Aliasing \MUX_CTRL_230400:rst\ to zero
Aliasing tmpOE__RS485_RX_EN_net_0 to tmpOE__CTest_RS485_RELAY_RX_net_0
Aliasing Net_12 to zero
Aliasing \Timer_20ms:Net_260\ to zero
Aliasing \Timer_20ms:Net_102\ to tmpOE__CTest_RS485_RELAY_RX_net_0
Aliasing tmpOE__PB_NextAction_net_0 to tmpOE__CTest_RS485_RELAY_RX_net_0
Aliasing \Timer_10ms:Net_260\ to zero
Aliasing \Timer_10ms:Net_102\ to tmpOE__CTest_RS485_RELAY_RX_net_0
Aliasing tmpOE__DIAG_UART_RX_net_0 to tmpOE__CTest_RS485_RELAY_RX_net_0
Aliasing tmpOE__DIAG_UART_TX_net_0 to tmpOE__CTest_RS485_RELAY_RX_net_0
Aliasing Net_6187 to zero
Aliasing \UART_460800:BUART:tx_hd_send_break\ to zero
Aliasing \UART_460800:BUART:HalfDuplexSend\ to zero
Aliasing \UART_460800:BUART:FinalParityType_1\ to zero
Aliasing \UART_460800:BUART:FinalParityType_0\ to zero
Aliasing \UART_460800:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_460800:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_460800:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_460800:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_460800:BUART:tx_status_6\ to zero
Aliasing \UART_460800:BUART:tx_status_5\ to zero
Aliasing \UART_460800:BUART:tx_status_4\ to zero
Aliasing \UART_460800:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_460800:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__CTest_RS485_RELAY_RX_net_0
Aliasing \UART_460800:BUART:sRX:s23Poll:MODIN6_1\ to \UART_460800:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \UART_460800:BUART:sRX:s23Poll:MODIN6_0\ to \UART_460800:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \UART_460800:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to zero
Aliasing \UART_460800:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to tmpOE__CTest_RS485_RELAY_RX_net_0
Aliasing \UART_460800:BUART:sRX:s23Poll:MODIN7_1\ to \UART_460800:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \UART_460800:BUART:sRX:s23Poll:MODIN7_0\ to \UART_460800:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \UART_460800:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to tmpOE__CTest_RS485_RELAY_RX_net_0
Aliasing \UART_460800:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to zero
Aliasing \UART_460800:BUART:rx_status_1\ to zero
Aliasing \UART_460800:BUART:sRX:MODULE_9:g2:a0:newa_6\ to zero
Aliasing \UART_460800:BUART:sRX:MODULE_9:g2:a0:newa_5\ to zero
Aliasing \UART_460800:BUART:sRX:MODULE_9:g2:a0:newa_4\ to zero
Aliasing \UART_460800:BUART:sRX:MODULE_9:g2:a0:newb_6\ to zero
Aliasing \UART_460800:BUART:sRX:MODULE_9:g2:a0:newb_5\ to zero
Aliasing \UART_460800:BUART:sRX:MODULE_9:g2:a0:newb_4\ to zero
Aliasing \UART_460800:BUART:sRX:MODULE_9:g2:a0:newb_3\ to zero
Aliasing \UART_460800:BUART:sRX:MODULE_9:g2:a0:newb_2\ to tmpOE__CTest_RS485_RELAY_RX_net_0
Aliasing \UART_460800:BUART:sRX:MODULE_9:g2:a0:newb_1\ to tmpOE__CTest_RS485_RELAY_RX_net_0
Aliasing \UART_460800:BUART:sRX:MODULE_9:g2:a0:newb_0\ to zero
Aliasing \UART_460800:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to tmpOE__CTest_RS485_RELAY_RX_net_0
Aliasing Net_6017 to zero
Aliasing \MUX_CTRL_460800:clk\ to zero
Aliasing \MUX_CTRL_460800:rst\ to zero
Aliasing \DEMUX_CTRL_460800:clk\ to zero
Aliasing \DEMUX_CTRL_460800:rst\ to zero
Aliasing \Timer_50ms:Net_260\ to zero
Aliasing \Timer_50ms:Net_102\ to tmpOE__CTest_RS485_RELAY_RX_net_0
Aliasing tmpOE__LED_EN_net_0 to tmpOE__CTest_RS485_RELAY_RX_net_0
Aliasing tmpOE__STest_RRB_net_0 to tmpOE__CTest_RS485_RELAY_RX_net_0
Aliasing \WaveDAC:VDAC8:Net_83\ to zero
Aliasing \WaveDAC:VDAC8:Net_81\ to zero
Aliasing \WaveDAC:VDAC8:Net_82\ to zero
Aliasing Net_6341 to zero
Aliasing \Timer_DAC:Net_260\ to zero
Aliasing Net_6354 to zero
Aliasing \Timer_DAC:Net_102\ to tmpOE__CTest_RS485_RELAY_RX_net_0
Aliasing \ADC_AudioStream:vp_ctl_0\ to zero
Aliasing \ADC_AudioStream:vp_ctl_2\ to zero
Aliasing \ADC_AudioStream:vn_ctl_1\ to zero
Aliasing \ADC_AudioStream:vn_ctl_3\ to zero
Aliasing \ADC_AudioStream:vp_ctl_1\ to zero
Aliasing \ADC_AudioStream:vp_ctl_3\ to zero
Aliasing \ADC_AudioStream:vn_ctl_0\ to zero
Aliasing \ADC_AudioStream:vn_ctl_2\ to zero
Aliasing \ADC_AudioStream:soc\ to zero
Aliasing \ADC_AudioStream:Net_383\ to zero
Aliasing Net_5739D to zero
Aliasing \UART_230400:BUART:rx_break_status\\D\ to zero
Aliasing \UART_460800:BUART:rx_break_status\\D\ to zero
Removing Rhs of wire Net_5743[1] = \UART_230400:BUART:rx_interrupt_out\[32]
Removing Lhs of wire one[8] = tmpOE__CTest_RS485_RELAY_RX_net_0[3]
Removing Rhs of wire Net_5742[11] = \UART_230400:BUART:tx_interrupt_out\[31]
Removing Lhs of wire \UART_230400:Net_61\[14] = \UART_230400:Net_9\[13]
Removing Lhs of wire Net_5741[18] = zero[4]
Removing Lhs of wire \UART_230400:BUART:tx_hd_send_break\[19] = zero[4]
Removing Lhs of wire \UART_230400:BUART:HalfDuplexSend\[20] = zero[4]
Removing Lhs of wire \UART_230400:BUART:FinalParityType_1\[21] = zero[4]
Removing Lhs of wire \UART_230400:BUART:FinalParityType_0\[22] = zero[4]
Removing Lhs of wire \UART_230400:BUART:FinalAddrMode_2\[23] = zero[4]
Removing Lhs of wire \UART_230400:BUART:FinalAddrMode_1\[24] = zero[4]
Removing Lhs of wire \UART_230400:BUART:FinalAddrMode_0\[25] = zero[4]
Removing Lhs of wire \UART_230400:BUART:tx_ctrl_mark\[26] = zero[4]
Removing Rhs of wire \UART_230400:BUART:tx_bitclk_enable_pre\[36] = \UART_230400:BUART:tx_bitclk_dp\[72]
Removing Lhs of wire \UART_230400:BUART:tx_counter_tc\[82] = \UART_230400:BUART:tx_counter_dp\[73]
Removing Lhs of wire \UART_230400:BUART:tx_status_6\[83] = zero[4]
Removing Lhs of wire \UART_230400:BUART:tx_status_5\[84] = zero[4]
Removing Lhs of wire \UART_230400:BUART:tx_status_4\[85] = zero[4]
Removing Lhs of wire \UART_230400:BUART:tx_status_1\[87] = \UART_230400:BUART:tx_fifo_empty\[50]
Removing Lhs of wire \UART_230400:BUART:tx_status_3\[89] = \UART_230400:BUART:tx_fifo_notfull\[49]
Removing Lhs of wire \UART_230400:BUART:rx_count7_bit8_wire\[149] = zero[4]
Removing Rhs of wire Net_568[156] = \MUX_230400:tmp__MUX_230400_reg\[360]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[157] = \UART_230400:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[168]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[159] = \UART_230400:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[169]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[160] = \UART_230400:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[185]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[161] = \UART_230400:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[199]
Removing Lhs of wire \UART_230400:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[162] = MODIN1_1[163]
Removing Rhs of wire MODIN1_1[163] = \UART_230400:BUART:pollcount_1\[155]
Removing Lhs of wire \UART_230400:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[164] = MODIN1_0[165]
Removing Rhs of wire MODIN1_0[165] = \UART_230400:BUART:pollcount_0\[158]
Removing Lhs of wire \UART_230400:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[171] = tmpOE__CTest_RS485_RELAY_RX_net_0[3]
Removing Lhs of wire \UART_230400:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[172] = tmpOE__CTest_RS485_RELAY_RX_net_0[3]
Removing Lhs of wire \UART_230400:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[173] = MODIN1_1[163]
Removing Lhs of wire MODIN2_1[174] = MODIN1_1[163]
Removing Lhs of wire \UART_230400:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[175] = MODIN1_0[165]
Removing Lhs of wire MODIN2_0[176] = MODIN1_0[165]
Removing Lhs of wire \UART_230400:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[177] = zero[4]
Removing Lhs of wire \UART_230400:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[178] = tmpOE__CTest_RS485_RELAY_RX_net_0[3]
Removing Lhs of wire \UART_230400:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[179] = MODIN1_1[163]
Removing Lhs of wire \UART_230400:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[180] = MODIN1_0[165]
Removing Lhs of wire \UART_230400:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[181] = zero[4]
Removing Lhs of wire \UART_230400:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[182] = tmpOE__CTest_RS485_RELAY_RX_net_0[3]
Removing Lhs of wire \UART_230400:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[187] = MODIN1_1[163]
Removing Lhs of wire MODIN3_1[188] = MODIN1_1[163]
Removing Lhs of wire \UART_230400:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[189] = MODIN1_0[165]
Removing Lhs of wire MODIN3_0[190] = MODIN1_0[165]
Removing Lhs of wire \UART_230400:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[191] = tmpOE__CTest_RS485_RELAY_RX_net_0[3]
Removing Lhs of wire \UART_230400:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[192] = zero[4]
Removing Lhs of wire \UART_230400:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[193] = MODIN1_1[163]
Removing Lhs of wire \UART_230400:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[194] = MODIN1_0[165]
Removing Lhs of wire \UART_230400:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[195] = tmpOE__CTest_RS485_RELAY_RX_net_0[3]
Removing Lhs of wire \UART_230400:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[196] = zero[4]
Removing Lhs of wire \UART_230400:BUART:rx_status_1\[203] = zero[4]
Removing Rhs of wire \UART_230400:BUART:rx_status_2\[204] = \UART_230400:BUART:rx_parity_error_status\[205]
Removing Rhs of wire \UART_230400:BUART:rx_status_3\[206] = \UART_230400:BUART:rx_stop_bit_error\[207]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[217] = \UART_230400:BUART:sRX:MODULE_4:g2:a0:lta_0\[266]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[221] = \UART_230400:BUART:sRX:MODULE_5:g1:a0:xneq\[288]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:newa_6\[222] = zero[4]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:newa_5\[223] = zero[4]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:newa_4\[224] = zero[4]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:newa_3\[225] = MODIN4_6[226]
Removing Rhs of wire MODIN4_6[226] = \UART_230400:BUART:rx_count_6\[144]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:newa_2\[227] = MODIN4_5[228]
Removing Rhs of wire MODIN4_5[228] = \UART_230400:BUART:rx_count_5\[145]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:newa_1\[229] = MODIN4_4[230]
Removing Rhs of wire MODIN4_4[230] = \UART_230400:BUART:rx_count_4\[146]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:newa_0\[231] = MODIN4_3[232]
Removing Rhs of wire MODIN4_3[232] = \UART_230400:BUART:rx_count_3\[147]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:newb_6\[233] = zero[4]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:newb_5\[234] = zero[4]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:newb_4\[235] = zero[4]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:newb_3\[236] = zero[4]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:newb_2\[237] = tmpOE__CTest_RS485_RELAY_RX_net_0[3]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:newb_1\[238] = tmpOE__CTest_RS485_RELAY_RX_net_0[3]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:newb_0\[239] = zero[4]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:dataa_6\[240] = zero[4]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:dataa_5\[241] = zero[4]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:dataa_4\[242] = zero[4]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:dataa_3\[243] = MODIN4_6[226]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:dataa_2\[244] = MODIN4_5[228]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:dataa_1\[245] = MODIN4_4[230]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:dataa_0\[246] = MODIN4_3[232]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:datab_6\[247] = zero[4]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:datab_5\[248] = zero[4]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:datab_4\[249] = zero[4]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:datab_3\[250] = zero[4]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:datab_2\[251] = tmpOE__CTest_RS485_RELAY_RX_net_0[3]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:datab_1\[252] = tmpOE__CTest_RS485_RELAY_RX_net_0[3]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_4:g2:a0:datab_0\[253] = zero[4]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_5:g1:a0:newa_0\[268] = \UART_230400:BUART:rx_postpoll\[103]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_5:g1:a0:newb_0\[269] = \UART_230400:BUART:rx_parity_bit\[220]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_5:g1:a0:dataa_0\[270] = \UART_230400:BUART:rx_postpoll\[103]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_5:g1:a0:datab_0\[271] = \UART_230400:BUART:rx_parity_bit\[220]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[272] = \UART_230400:BUART:rx_postpoll\[103]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[273] = \UART_230400:BUART:rx_parity_bit\[220]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[275] = tmpOE__CTest_RS485_RELAY_RX_net_0[3]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[276] = \UART_230400:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[274]
Removing Lhs of wire \UART_230400:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[277] = \UART_230400:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[274]
Removing Lhs of wire \DEMUX_CTRL_230400:clk\[308] = zero[4]
Removing Lhs of wire \DEMUX_CTRL_230400:rst\[309] = zero[4]
Removing Lhs of wire \MUX_CTRL_230400:clk\[333] = zero[4]
Removing Lhs of wire \MUX_CTRL_230400:rst\[334] = zero[4]
Removing Rhs of wire Net_5974_1[347] = \MUX_CTRL_230400:control_out_1\[348]
Removing Rhs of wire Net_5974_1[347] = \MUX_CTRL_230400:control_1\[358]
Removing Rhs of wire Net_5974_0[349] = \MUX_CTRL_230400:control_out_0\[350]
Removing Rhs of wire Net_5974_0[349] = \MUX_CTRL_230400:control_0\[359]
Removing Lhs of wire tmpOE__RS485_RX_EN_net_0[363] = tmpOE__CTest_RS485_RELAY_RX_net_0[3]
Removing Lhs of wire Net_12[370] = zero[4]
Removing Lhs of wire \Timer_20ms:Net_260\[372] = zero[4]
Removing Lhs of wire \Timer_20ms:Net_266\[373] = tmpOE__CTest_RS485_RELAY_RX_net_0[3]
Removing Rhs of wire Net_6134[378] = \Timer_20ms:Net_51\[374]
Removing Lhs of wire \Timer_20ms:Net_102\[379] = tmpOE__CTest_RS485_RELAY_RX_net_0[3]
Removing Lhs of wire tmpOE__PB_NextAction_net_0[381] = tmpOE__CTest_RS485_RELAY_RX_net_0[3]
Removing Lhs of wire \Timer_10ms:Net_260\[388] = zero[4]
Removing Lhs of wire \Timer_10ms:Net_266\[389] = tmpOE__CTest_RS485_RELAY_RX_net_0[3]
Removing Rhs of wire Net_6155[394] = \Timer_10ms:Net_51\[390]
Removing Lhs of wire \Timer_10ms:Net_102\[395] = tmpOE__CTest_RS485_RELAY_RX_net_0[3]
Removing Lhs of wire tmpOE__DIAG_UART_RX_net_0[398] = tmpOE__CTest_RS485_RELAY_RX_net_0[3]
Removing Lhs of wire tmpOE__DIAG_UART_TX_net_0[403] = tmpOE__CTest_RS485_RELAY_RX_net_0[3]
Removing Rhs of wire Net_6210[404] = \demux_1:tmp__demux_1_1_reg\[731]
Removing Rhs of wire Net_5623[410] = \UART_460800:BUART:rx_interrupt_out\[433]
Removing Rhs of wire Net_6188[412] = \UART_460800:BUART:tx_interrupt_out\[432]
Removing Lhs of wire \UART_460800:Net_61\[415] = \UART_460800:Net_9\[414]
Removing Lhs of wire Net_6187[419] = zero[4]
Removing Lhs of wire \UART_460800:BUART:tx_hd_send_break\[420] = zero[4]
Removing Lhs of wire \UART_460800:BUART:HalfDuplexSend\[421] = zero[4]
Removing Lhs of wire \UART_460800:BUART:FinalParityType_1\[422] = zero[4]
Removing Lhs of wire \UART_460800:BUART:FinalParityType_0\[423] = zero[4]
Removing Lhs of wire \UART_460800:BUART:FinalAddrMode_2\[424] = zero[4]
Removing Lhs of wire \UART_460800:BUART:FinalAddrMode_1\[425] = zero[4]
Removing Lhs of wire \UART_460800:BUART:FinalAddrMode_0\[426] = zero[4]
Removing Lhs of wire \UART_460800:BUART:tx_ctrl_mark\[427] = zero[4]
Removing Rhs of wire \UART_460800:BUART:tx_bitclk_enable_pre\[437] = \UART_460800:BUART:tx_bitclk_dp\[473]
Removing Lhs of wire \UART_460800:BUART:tx_counter_tc\[483] = \UART_460800:BUART:tx_counter_dp\[474]
Removing Lhs of wire \UART_460800:BUART:tx_status_6\[484] = zero[4]
Removing Lhs of wire \UART_460800:BUART:tx_status_5\[485] = zero[4]
Removing Lhs of wire \UART_460800:BUART:tx_status_4\[486] = zero[4]
Removing Lhs of wire \UART_460800:BUART:tx_status_1\[488] = \UART_460800:BUART:tx_fifo_empty\[451]
Removing Lhs of wire \UART_460800:BUART:tx_status_3\[490] = \UART_460800:BUART:tx_fifo_notfull\[450]
Removing Lhs of wire \UART_460800:BUART:rx_count7_bit8_wire\[550] = zero[4]
Removing Rhs of wire Net_5518[557] = \mux_1:tmp__mux_1_reg\[699]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_1\[558] = \UART_460800:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[569]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_0\[560] = \UART_460800:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[570]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\[561] = \UART_460800:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[586]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_8\[562] = \UART_460800:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[600]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[563] = \UART_460800:BUART:sRX:s23Poll:MODIN5_1\[564]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODIN5_1\[564] = \UART_460800:BUART:pollcount_1\[556]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[565] = \UART_460800:BUART:sRX:s23Poll:MODIN5_0\[566]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODIN5_0\[566] = \UART_460800:BUART:pollcount_0\[559]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[572] = tmpOE__CTest_RS485_RELAY_RX_net_0[3]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[573] = tmpOE__CTest_RS485_RELAY_RX_net_0[3]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[574] = \UART_460800:BUART:pollcount_1\[556]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODIN6_1\[575] = \UART_460800:BUART:pollcount_1\[556]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[576] = \UART_460800:BUART:pollcount_0\[559]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODIN6_0\[577] = \UART_460800:BUART:pollcount_0\[559]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[578] = zero[4]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[579] = tmpOE__CTest_RS485_RELAY_RX_net_0[3]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[580] = \UART_460800:BUART:pollcount_1\[556]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[581] = \UART_460800:BUART:pollcount_0\[559]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[582] = zero[4]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[583] = tmpOE__CTest_RS485_RELAY_RX_net_0[3]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[588] = \UART_460800:BUART:pollcount_1\[556]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODIN7_1\[589] = \UART_460800:BUART:pollcount_1\[556]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[590] = \UART_460800:BUART:pollcount_0\[559]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODIN7_0\[591] = \UART_460800:BUART:pollcount_0\[559]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[592] = tmpOE__CTest_RS485_RELAY_RX_net_0[3]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[593] = zero[4]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[594] = \UART_460800:BUART:pollcount_1\[556]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[595] = \UART_460800:BUART:pollcount_0\[559]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[596] = tmpOE__CTest_RS485_RELAY_RX_net_0[3]
Removing Lhs of wire \UART_460800:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[597] = zero[4]
Removing Lhs of wire \UART_460800:BUART:rx_status_1\[604] = zero[4]
Removing Rhs of wire \UART_460800:BUART:rx_status_2\[605] = \UART_460800:BUART:rx_parity_error_status\[606]
Removing Rhs of wire \UART_460800:BUART:rx_status_3\[607] = \UART_460800:BUART:rx_stop_bit_error\[608]
Removing Lhs of wire \UART_460800:BUART:sRX:cmp_vv_vv_MODGEN_9\[618] = \UART_460800:BUART:sRX:MODULE_9:g2:a0:lta_0\[667]
Removing Lhs of wire \UART_460800:BUART:sRX:cmp_vv_vv_MODGEN_10\[622] = \UART_460800:BUART:sRX:MODULE_10:g1:a0:xneq\[689]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_9:g2:a0:newa_6\[623] = zero[4]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_9:g2:a0:newa_5\[624] = zero[4]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_9:g2:a0:newa_4\[625] = zero[4]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_9:g2:a0:newa_3\[626] = \UART_460800:BUART:sRX:MODIN8_6\[627]
Removing Lhs of wire \UART_460800:BUART:sRX:MODIN8_6\[627] = \UART_460800:BUART:rx_count_6\[545]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_9:g2:a0:newa_2\[628] = \UART_460800:BUART:sRX:MODIN8_5\[629]
Removing Lhs of wire \UART_460800:BUART:sRX:MODIN8_5\[629] = \UART_460800:BUART:rx_count_5\[546]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_9:g2:a0:newa_1\[630] = \UART_460800:BUART:sRX:MODIN8_4\[631]
Removing Lhs of wire \UART_460800:BUART:sRX:MODIN8_4\[631] = \UART_460800:BUART:rx_count_4\[547]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_9:g2:a0:newa_0\[632] = \UART_460800:BUART:sRX:MODIN8_3\[633]
Removing Lhs of wire \UART_460800:BUART:sRX:MODIN8_3\[633] = \UART_460800:BUART:rx_count_3\[548]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_9:g2:a0:newb_6\[634] = zero[4]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_9:g2:a0:newb_5\[635] = zero[4]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_9:g2:a0:newb_4\[636] = zero[4]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_9:g2:a0:newb_3\[637] = zero[4]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_9:g2:a0:newb_2\[638] = tmpOE__CTest_RS485_RELAY_RX_net_0[3]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_9:g2:a0:newb_1\[639] = tmpOE__CTest_RS485_RELAY_RX_net_0[3]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_9:g2:a0:newb_0\[640] = zero[4]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_9:g2:a0:dataa_6\[641] = zero[4]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_9:g2:a0:dataa_5\[642] = zero[4]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_9:g2:a0:dataa_4\[643] = zero[4]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_9:g2:a0:dataa_3\[644] = \UART_460800:BUART:rx_count_6\[545]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_9:g2:a0:dataa_2\[645] = \UART_460800:BUART:rx_count_5\[546]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_9:g2:a0:dataa_1\[646] = \UART_460800:BUART:rx_count_4\[547]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_9:g2:a0:dataa_0\[647] = \UART_460800:BUART:rx_count_3\[548]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_9:g2:a0:datab_6\[648] = zero[4]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_9:g2:a0:datab_5\[649] = zero[4]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_9:g2:a0:datab_4\[650] = zero[4]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_9:g2:a0:datab_3\[651] = zero[4]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_9:g2:a0:datab_2\[652] = tmpOE__CTest_RS485_RELAY_RX_net_0[3]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_9:g2:a0:datab_1\[653] = tmpOE__CTest_RS485_RELAY_RX_net_0[3]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_9:g2:a0:datab_0\[654] = zero[4]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_10:g1:a0:newa_0\[669] = \UART_460800:BUART:rx_postpoll\[504]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_10:g1:a0:newb_0\[670] = \UART_460800:BUART:rx_parity_bit\[621]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_10:g1:a0:dataa_0\[671] = \UART_460800:BUART:rx_postpoll\[504]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_10:g1:a0:datab_0\[672] = \UART_460800:BUART:rx_parity_bit\[621]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[673] = \UART_460800:BUART:rx_postpoll\[504]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[674] = \UART_460800:BUART:rx_parity_bit\[621]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[676] = tmpOE__CTest_RS485_RELAY_RX_net_0[3]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[677] = \UART_460800:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[675]
Removing Lhs of wire \UART_460800:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[678] = \UART_460800:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[675]
Removing Rhs of wire mywire_1_3[700] = \MUX_CTRL_460800:control_out_3\[715]
Removing Rhs of wire mywire_1_3[700] = \MUX_CTRL_460800:control_3\[724]
Removing Rhs of wire mywire_1_2[701] = \MUX_CTRL_460800:control_out_2\[716]
Removing Rhs of wire mywire_1_2[701] = \MUX_CTRL_460800:control_2\[725]
Removing Rhs of wire mywire_1_1[702] = \MUX_CTRL_460800:control_out_1\[717]
Removing Rhs of wire mywire_1_1[702] = \MUX_CTRL_460800:control_1\[726]
Removing Rhs of wire mywire_1_0[703] = \MUX_CTRL_460800:control_out_0\[718]
Removing Rhs of wire mywire_1_0[703] = \MUX_CTRL_460800:control_0\[727]
Removing Lhs of wire Net_6017[704] = zero[4]
Removing Lhs of wire \MUX_CTRL_460800:clk\[705] = zero[4]
Removing Lhs of wire \MUX_CTRL_460800:rst\[706] = zero[4]
Removing Rhs of wire Net_5612_1[729] = \DEMUX_CTRL_460800:control_out_1\[751]
Removing Rhs of wire Net_5612_1[729] = \DEMUX_CTRL_460800:control_1\[760]
Removing Rhs of wire Net_5612_0[730] = \DEMUX_CTRL_460800:control_out_0\[752]
Removing Rhs of wire Net_5612_0[730] = \DEMUX_CTRL_460800:control_0\[761]
Removing Lhs of wire \DEMUX_CTRL_460800:clk\[737] = zero[4]
Removing Lhs of wire \DEMUX_CTRL_460800:rst\[738] = zero[4]
Removing Lhs of wire \Timer_50ms:Net_260\[763] = zero[4]
Removing Lhs of wire \Timer_50ms:Net_266\[764] = tmpOE__CTest_RS485_RELAY_RX_net_0[3]
Removing Rhs of wire Net_6271[769] = \Timer_50ms:Net_51\[765]
Removing Lhs of wire \Timer_50ms:Net_102\[770] = tmpOE__CTest_RS485_RELAY_RX_net_0[3]
Removing Lhs of wire tmpOE__LED_EN_net_0[773] = tmpOE__CTest_RS485_RELAY_RX_net_0[3]
Removing Lhs of wire tmpOE__STest_RRB_net_0[779] = tmpOE__CTest_RS485_RELAY_RX_net_0[3]
Removing Rhs of wire \WaveDAC:Net_183\[795] = \WaveDAC:demux:tmp__demux_0_reg\[800]
Removing Rhs of wire \WaveDAC:Net_107\[798] = \WaveDAC:demux:tmp__demux_1_reg\[803]
Removing Rhs of wire \WaveDAC:Net_134\[801] = \WaveDAC:cydff_1\[815]
Removing Lhs of wire \WaveDAC:Net_336\[802] = Net_6342[804]
Removing Rhs of wire Net_6342[804] = \Timer_DAC:Net_51\[823]
Removing Lhs of wire \WaveDAC:VDAC8:Net_83\[806] = zero[4]
Removing Lhs of wire \WaveDAC:VDAC8:Net_81\[807] = zero[4]
Removing Lhs of wire \WaveDAC:VDAC8:Net_82\[808] = zero[4]
Removing Lhs of wire Net_6341[816] = zero[4]
Removing Lhs of wire \Timer_DAC:Net_260\[820] = zero[4]
Removing Lhs of wire \Timer_DAC:Net_266\[821] = tmpOE__CTest_RS485_RELAY_RX_net_0[3]
Removing Lhs of wire Net_6354[822] = zero[4]
Removing Lhs of wire \Timer_DAC:Net_102\[827] = tmpOE__CTest_RS485_RELAY_RX_net_0[3]
Removing Lhs of wire \ADC_AudioStream:vp_ctl_0\[834] = zero[4]
Removing Lhs of wire \ADC_AudioStream:vp_ctl_2\[835] = zero[4]
Removing Lhs of wire \ADC_AudioStream:vn_ctl_1\[836] = zero[4]
Removing Lhs of wire \ADC_AudioStream:vn_ctl_3\[837] = zero[4]
Removing Lhs of wire \ADC_AudioStream:vp_ctl_1\[838] = zero[4]
Removing Lhs of wire \ADC_AudioStream:vp_ctl_3\[839] = zero[4]
Removing Lhs of wire \ADC_AudioStream:vn_ctl_0\[840] = zero[4]
Removing Lhs of wire \ADC_AudioStream:vn_ctl_2\[841] = zero[4]
Removing Rhs of wire \ADC_AudioStream:Net_188\[845] = \ADC_AudioStream:Net_221\[846]
Removing Lhs of wire \ADC_AudioStream:soc\[851] = zero[4]
Removing Lhs of wire \ADC_AudioStream:Net_383\[877] = zero[4]
Removing Lhs of wire \UART_230400:BUART:reset_reg\\D\[878] = zero[4]
Removing Lhs of wire Net_5739D[883] = zero[4]
Removing Lhs of wire \UART_230400:BUART:rx_bitclk\\D\[893] = \UART_230400:BUART:rx_bitclk_pre\[138]
Removing Lhs of wire \UART_230400:BUART:rx_parity_error_pre\\D\[902] = \UART_230400:BUART:rx_parity_error_pre\[215]
Removing Lhs of wire \UART_230400:BUART:rx_break_status\\D\[903] = zero[4]
Removing Lhs of wire \UART_460800:BUART:reset_reg\\D\[907] = zero[4]
Removing Lhs of wire \UART_460800:BUART:rx_bitclk\\D\[922] = \UART_460800:BUART:rx_bitclk_pre\[539]
Removing Lhs of wire \UART_460800:BUART:rx_parity_error_pre\\D\[931] = \UART_460800:BUART:rx_parity_error_pre\[616]
Removing Lhs of wire \UART_460800:BUART:rx_break_status\\D\[932] = zero[4]
Removing Lhs of wire \WaveDAC:cydff_1\\D\[936] = zero[4]

------------------------------------------------------
Aliased 0 equations, 274 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__CTest_RS485_RELAY_RX_net_0' (cost = 0):
tmpOE__CTest_RS485_RELAY_RX_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_230400:BUART:rx_addressmatch\' (cost = 0):
\UART_230400:BUART:rx_addressmatch\ <= (\UART_230400:BUART:rx_addressmatch2\
	OR \UART_230400:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_230400:BUART:rx_bitclk_pre\' (cost = 1):
\UART_230400:BUART:rx_bitclk_pre\ <= ((not \UART_230400:BUART:rx_count_2\ and not \UART_230400:BUART:rx_count_1\ and not \UART_230400:BUART:rx_count_0\));

Note:  Expanding virtual equation for 'Net_568' (cost = 65):
Net_568 <= ((not Net_5974_1 and not Net_5974_0 and Net_6121));

Note:  Expanding virtual equation for '\UART_230400:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_230400:BUART:rx_bitclk_pre16x\ <= ((not \UART_230400:BUART:rx_count_2\ and \UART_230400:BUART:rx_count_1\ and \UART_230400:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_230400:BUART:rx_poll_bit1\' (cost = 1):
\UART_230400:BUART:rx_poll_bit1\ <= ((not \UART_230400:BUART:rx_count_2\ and not \UART_230400:BUART:rx_count_1\ and \UART_230400:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_230400:BUART:rx_poll_bit2\' (cost = 1):
\UART_230400:BUART:rx_poll_bit2\ <= ((not \UART_230400:BUART:rx_count_2\ and not \UART_230400:BUART:rx_count_1\ and not \UART_230400:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_230400:BUART:pollingrange\' (cost = 8):
\UART_230400:BUART:pollingrange\ <= ((not \UART_230400:BUART:rx_count_2\ and not \UART_230400:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_230400:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_230400:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_230400:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_230400:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_230400:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_230400:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_230400:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_230400:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_230400:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_230400:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_230400:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_230400:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_230400:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_230400:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_230400:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_230400:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_230400:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_230400:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for 'Net_5610' (cost = 0):
Net_5610 <= (not \UART_460800:BUART:txn\);

Note:  Expanding virtual equation for '\UART_460800:BUART:rx_addressmatch\' (cost = 0):
\UART_460800:BUART:rx_addressmatch\ <= (\UART_460800:BUART:rx_addressmatch2\
	OR \UART_460800:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_460800:BUART:rx_bitclk_pre\' (cost = 1):
\UART_460800:BUART:rx_bitclk_pre\ <= ((not \UART_460800:BUART:rx_count_2\ and not \UART_460800:BUART:rx_count_1\ and not \UART_460800:BUART:rx_count_0\));

Note:  Virtual signal Net_5518 with ( cost: 95 or cost_inv: 5)  > 90 or with size: 1 > 102 has been made a (soft) node.
Net_5518 <= ((not mywire_1_3 and not mywire_1_2 and not mywire_1_0 and Net_6197 and mywire_1_1));

Note:  Expanding virtual equation for '\UART_460800:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_460800:BUART:rx_bitclk_pre16x\ <= ((not \UART_460800:BUART:rx_count_2\ and \UART_460800:BUART:rx_count_1\ and \UART_460800:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_460800:BUART:rx_poll_bit1\' (cost = 1):
\UART_460800:BUART:rx_poll_bit1\ <= ((not \UART_460800:BUART:rx_count_2\ and not \UART_460800:BUART:rx_count_1\ and \UART_460800:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_460800:BUART:rx_poll_bit2\' (cost = 1):
\UART_460800:BUART:rx_poll_bit2\ <= ((not \UART_460800:BUART:rx_count_2\ and not \UART_460800:BUART:rx_count_1\ and not \UART_460800:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_460800:BUART:pollingrange\' (cost = 4):
\UART_460800:BUART:pollingrange\ <= ((not \UART_460800:BUART:rx_count_2\ and not \UART_460800:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_460800:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_460800:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\' (cost = 0):
\UART_460800:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ <= (not \UART_460800:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\UART_460800:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\UART_460800:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (\UART_460800:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\UART_460800:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not \UART_460800:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\UART_460800:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\UART_460800:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\UART_460800:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\UART_460800:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\UART_460800:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\UART_460800:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\UART_460800:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\UART_460800:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\UART_460800:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (\UART_460800:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\UART_460800:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not \UART_460800:BUART:rx_count_6\ and not \UART_460800:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\UART_460800:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (\UART_460800:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\UART_460800:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not \UART_460800:BUART:rx_count_6\ and not \UART_460800:BUART:rx_count_4\)
	OR (not \UART_460800:BUART:rx_count_6\ and not \UART_460800:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\UART_460800:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (\UART_460800:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\UART_460800:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not \UART_460800:BUART:rx_count_6\ and not \UART_460800:BUART:rx_count_4\)
	OR (not \UART_460800:BUART:rx_count_6\ and not \UART_460800:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_230400:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_230400:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\UART_460800:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not \UART_460800:BUART:pollcount_1\ and not \UART_460800:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\UART_460800:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not \UART_460800:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\' (cost = 2):
\UART_460800:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ <= ((not \UART_460800:BUART:pollcount_0\ and \UART_460800:BUART:pollcount_1\)
	OR (not \UART_460800:BUART:pollcount_1\ and \UART_460800:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Virtual signal \UART_230400:BUART:rx_postpoll\ with ( cost: 120 or cost_inv: 4)  > 90 or with size: 2 > 102 has been made a (soft) node.
\UART_230400:BUART:rx_postpoll\ <= (MODIN1_1
	OR (not Net_5974_1 and not Net_5974_0 and MODIN1_0 and Net_6121));

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\UART_230400:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_230400:BUART:rx_postpoll\ and not \UART_230400:BUART:rx_parity_bit\)
	OR (\UART_230400:BUART:rx_postpoll\ and \UART_230400:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_230400:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\UART_230400:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_230400:BUART:rx_postpoll\ and not \UART_230400:BUART:rx_parity_bit\)
	OR (\UART_230400:BUART:rx_postpoll\ and \UART_230400:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_460800:BUART:rx_postpoll\' (cost = 72):
\UART_460800:BUART:rx_postpoll\ <= (\UART_460800:BUART:pollcount_1\
	OR (Net_5518 and \UART_460800:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_460800:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_460800:BUART:pollcount_1\ and not Net_5518 and not \UART_460800:BUART:rx_parity_bit\)
	OR (not \UART_460800:BUART:pollcount_1\ and not \UART_460800:BUART:pollcount_0\ and not \UART_460800:BUART:rx_parity_bit\)
	OR (\UART_460800:BUART:pollcount_1\ and \UART_460800:BUART:rx_parity_bit\)
	OR (Net_5518 and \UART_460800:BUART:pollcount_0\ and \UART_460800:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_460800:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_460800:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_460800:BUART:pollcount_1\ and not Net_5518 and not \UART_460800:BUART:rx_parity_bit\)
	OR (not \UART_460800:BUART:pollcount_1\ and not \UART_460800:BUART:pollcount_0\ and not \UART_460800:BUART:rx_parity_bit\)
	OR (\UART_460800:BUART:pollcount_1\ and \UART_460800:BUART:rx_parity_bit\)
	OR (Net_5518 and \UART_460800:BUART:pollcount_0\ and \UART_460800:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 65 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_230400:BUART:rx_status_0\ to zero
Aliasing \UART_230400:BUART:rx_status_6\ to zero
Aliasing \UART_460800:BUART:rx_status_0\ to zero
Aliasing \UART_460800:BUART:rx_status_6\ to zero
Aliasing \UART_230400:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_230400:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_230400:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_460800:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_460800:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_460800:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART_230400:BUART:rx_bitclk_enable\[102] = \UART_230400:BUART:rx_bitclk\[150]
Removing Lhs of wire \UART_230400:BUART:rx_status_0\[201] = zero[4]
Removing Lhs of wire \UART_230400:BUART:rx_status_6\[210] = zero[4]
Removing Rhs of wire \UART_460800:BUART:rx_bitclk_enable\[503] = \UART_460800:BUART:rx_bitclk\[551]
Removing Lhs of wire \UART_460800:BUART:rx_status_0\[602] = zero[4]
Removing Lhs of wire \UART_460800:BUART:rx_status_6\[611] = zero[4]
Removing Lhs of wire \ADC_AudioStream:Net_188\[845] = \ADC_AudioStream:Net_385\[843]
Removing Lhs of wire \UART_230400:BUART:tx_ctrl_mark_last\\D\[885] = \UART_230400:BUART:tx_ctrl_mark_last\[93]
Removing Lhs of wire \UART_230400:BUART:rx_markspace_status\\D\[897] = zero[4]
Removing Lhs of wire \UART_230400:BUART:rx_parity_error_status\\D\[898] = zero[4]
Removing Lhs of wire \UART_230400:BUART:rx_addr_match_status\\D\[900] = zero[4]
Removing Lhs of wire \UART_230400:BUART:rx_markspace_pre\\D\[901] = \UART_230400:BUART:rx_markspace_pre\[214]
Removing Lhs of wire \UART_460800:BUART:tx_ctrl_mark_last\\D\[914] = \UART_460800:BUART:tx_ctrl_mark_last\[494]
Removing Lhs of wire \UART_460800:BUART:rx_markspace_status\\D\[926] = zero[4]
Removing Lhs of wire \UART_460800:BUART:rx_parity_error_status\\D\[927] = zero[4]
Removing Lhs of wire \UART_460800:BUART:rx_addr_match_status\\D\[929] = zero[4]
Removing Lhs of wire \UART_460800:BUART:rx_markspace_pre\\D\[930] = \UART_460800:BUART:rx_markspace_pre\[615]
Removing Lhs of wire \UART_460800:BUART:rx_parity_bit\\D\[935] = \UART_460800:BUART:rx_parity_bit\[621]

------------------------------------------------------
Aliased 0 equations, 18 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_230400:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_230400:BUART:rx_parity_bit\ and \UART_230400:BUART:rx_postpoll\)
	OR (not \UART_230400:BUART:rx_postpoll\ and \UART_230400:BUART:rx_parity_bit\));

Note:  Deleted unused equation:
\UART_460800:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \UART_460800:BUART:rx_parity_bit\ and Net_5518 and \UART_460800:BUART:pollcount_0\)
	OR (not \UART_460800:BUART:pollcount_1\ and not \UART_460800:BUART:pollcount_0\ and \UART_460800:BUART:rx_parity_bit\)
	OR (not \UART_460800:BUART:pollcount_1\ and not Net_5518 and \UART_460800:BUART:rx_parity_bit\)
	OR (not \UART_460800:BUART:rx_parity_bit\ and \UART_460800:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\marthnick\Desktop\firm_F1-TestFixture\F1-TestFixture.cydsn\F1-TestFixture.cyprj -dcpsoc3 F1-TestFixture.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.405ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.3.0.1445, Family: PSoC3, Started at: Tuesday, 29 December 2020 11:53:29
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\marthnick\Desktop\firm_F1-TestFixture\F1-TestFixture.cydsn\F1-TestFixture.cyprj -d CY8C5467AXI-LP108 F1-TestFixture.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.023ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UART_230400:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_5739 from registered to combinatorial
    Converted constant MacroCell: \UART_230400:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_230400:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_230400:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_230400:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_460800:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_460800:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_460800:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_460800:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_460800:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \WaveDAC:Net_134\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'DividedClock'. Fanout=0, Signal=ClockBlock_DividedClock
    Digital Clock 1: Automatic-assigning  clock 'UART_460800_IntClock'. Fanout=1, Signal=\UART_460800:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'UART_230400_IntClock'. Fanout=1, Signal=\UART_230400:Net_9\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_AudioStream_theACLK'. Fanout=2, Signal=\ADC_AudioStream:Net_385\
    Digital Clock 3: Automatic-assigning  clock 'timer_clock_2'. Fanout=1, Signal=Net_6361
    Digital Clock 4: Automatic-assigning  clock 'timer_clock'. Fanout=3, Signal=Net_10
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\DEMUX_CTRL_230400:Sync:ctrl_reg\:controlcell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_230400:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_230400_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_230400_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_460800:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_460800_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_460800_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_460800:BUART:rx_parity_bit\, Duplicate of \UART_460800:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_460800:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_460800:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_460800:BUART:rx_address_detected\, Duplicate of \UART_460800:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_460800:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_460800:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_460800:BUART:rx_parity_error_pre\, Duplicate of \UART_460800:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_460800:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_460800:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_460800:BUART:rx_markspace_pre\, Duplicate of \UART_460800:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_460800:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_460800:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_460800:BUART:rx_state_1\, Duplicate of \UART_460800:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_460800:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_460800:BUART:rx_state_1\ (fanout=8)

    Removing \UART_460800:BUART:tx_parity_bit\, Duplicate of \UART_460800:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_460800:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_460800:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_460800:BUART:tx_mark\, Duplicate of \UART_460800:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_460800:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_460800:BUART:tx_mark\ (fanout=0)

    Removing \UART_230400:BUART:rx_parity_bit\, Duplicate of \UART_230400:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_230400:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_230400:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_230400:BUART:rx_address_detected\, Duplicate of \UART_230400:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_230400:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_230400:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_230400:BUART:rx_parity_error_pre\, Duplicate of \UART_230400:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_230400:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_230400:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_230400:BUART:rx_markspace_pre\, Duplicate of \UART_230400:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_230400:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_230400:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_230400:BUART:rx_state_1\, Duplicate of \UART_230400:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_230400:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_230400:BUART:rx_state_1\ (fanout=8)

    Removing \UART_230400:BUART:tx_parity_bit\, Duplicate of \UART_230400:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_230400:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_230400:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_230400:BUART:tx_mark\, Duplicate of \UART_230400:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_230400:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_230400:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = CTest_RS485_RELAY_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CTest_RS485_RELAY_RX(0)__PA ,
            fb => Net_6197 ,
            pad => CTest_RS485_RELAY_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS485_RX_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS485_RX_EN(0)__PA ,
            pad => RS485_RX_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PB_NextAction(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PB_NextAction(0)__PA ,
            pad => PB_NextAction(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIAG_UART_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIAG_UART_RX(0)__PA ,
            fb => Net_6121 ,
            pad => DIAG_UART_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIAG_UART_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIAG_UART_TX(0)__PA ,
            pin_input => Net_6210 ,
            pad => DIAG_UART_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_EN(0)__PA ,
            pad => LED_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = STest_RRB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => STest_RRB(0)__PA ,
            analog_term => Net_6407 ,
            pad => STest_RRB(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\UART_230400:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_state_0\ * 
              \UART_230400:BUART:tx_bitclk_enable_pre\
            + !\UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_state_0\ * 
              !\UART_230400:BUART:tx_state_2\
        );
        Output = \UART_230400:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_230400:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_state_0\ * 
              \UART_230400:BUART:tx_bitclk_enable_pre\ * 
              \UART_230400:BUART:tx_fifo_empty\ * 
              \UART_230400:BUART:tx_state_2\
        );
        Output = \UART_230400:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_230400:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_230400:BUART:tx_fifo_notfull\
        );
        Output = \UART_230400:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_230400:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\
        );
        Output = \UART_230400:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_230400:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN1_1
            + MODIN1_0 * !Net_5974_1 * !Net_5974_0 * Net_6121
        );
        Output = \UART_230400:BUART:rx_postpoll\ (fanout=3)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\UART_230400:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_230400:BUART:rx_load_fifo\ * 
              \UART_230400:BUART:rx_fifofull\
        );
        Output = \UART_230400:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_230400:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_230400:BUART:rx_fifonotempty\ * 
              \UART_230400:BUART:rx_state_stop1_reg\
        );
        Output = \UART_230400:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_460800:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_state_0\ * 
              \UART_460800:BUART:tx_bitclk_enable_pre\
            + !\UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_state_0\ * 
              !\UART_460800:BUART:tx_state_2\
        );
        Output = \UART_460800:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_460800:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_state_0\ * 
              \UART_460800:BUART:tx_bitclk_enable_pre\ * 
              \UART_460800:BUART:tx_fifo_empty\ * 
              \UART_460800:BUART:tx_state_2\
        );
        Output = \UART_460800:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_460800:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_460800:BUART:tx_fifo_notfull\
        );
        Output = \UART_460800:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_460800:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\
        );
        Output = \UART_460800:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_460800:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_460800:BUART:pollcount_1\
            + Net_5518 * \UART_460800:BUART:pollcount_0\
        );
        Output = \UART_460800:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_460800:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_460800:BUART:rx_load_fifo\ * 
              \UART_460800:BUART:rx_fifofull\
        );
        Output = \UART_460800:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_460800:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_460800:BUART:rx_fifonotempty\ * 
              \UART_460800:BUART:rx_state_stop1_reg\
        );
        Output = \UART_460800:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_5518, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6197 * !mywire_1_3 * !mywire_1_2 * mywire_1_1 * !mywire_1_0
        );
        Output = Net_5518 (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_6210, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_460800:BUART:txn\ * !Net_5612_1 * Net_5612_0
        );
        Output = Net_6210 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)

    MacroCell: Name=\UART_230400:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_230400:BUART:txn\ * \UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_bitclk\
            + \UART_230400:BUART:txn\ * \UART_230400:BUART:tx_state_2\
            + !\UART_230400:BUART:tx_state_1\ * 
              \UART_230400:BUART:tx_state_0\ * 
              !\UART_230400:BUART:tx_shift_out\ * 
              !\UART_230400:BUART:tx_state_2\
            + !\UART_230400:BUART:tx_state_1\ * 
              \UART_230400:BUART:tx_state_0\ * 
              !\UART_230400:BUART:tx_state_2\ * 
              !\UART_230400:BUART:tx_bitclk\
            + \UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_state_0\ * 
              !\UART_230400:BUART:tx_shift_out\ * 
              !\UART_230400:BUART:tx_state_2\ * 
              !\UART_230400:BUART:tx_counter_dp\ * 
              \UART_230400:BUART:tx_bitclk\
        );
        Output = \UART_230400:BUART:txn\ (fanout=1)

    MacroCell: Name=\UART_230400:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_230400:BUART:tx_state_1\ * \UART_230400:BUART:tx_state_0\ * 
              \UART_230400:BUART:tx_bitclk_enable_pre\ * 
              \UART_230400:BUART:tx_state_2\
            + \UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_state_2\ * 
              \UART_230400:BUART:tx_counter_dp\ * 
              \UART_230400:BUART:tx_bitclk\
            + \UART_230400:BUART:tx_state_0\ * 
              !\UART_230400:BUART:tx_state_2\ * \UART_230400:BUART:tx_bitclk\
        );
        Output = \UART_230400:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_230400:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_state_0\ * 
              \UART_230400:BUART:tx_bitclk_enable_pre\ * 
              !\UART_230400:BUART:tx_fifo_empty\
            + !\UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_state_0\ * 
              !\UART_230400:BUART:tx_fifo_empty\ * 
              !\UART_230400:BUART:tx_state_2\
            + \UART_230400:BUART:tx_state_1\ * \UART_230400:BUART:tx_state_0\ * 
              \UART_230400:BUART:tx_bitclk_enable_pre\ * 
              \UART_230400:BUART:tx_fifo_empty\ * 
              \UART_230400:BUART:tx_state_2\
            + \UART_230400:BUART:tx_state_0\ * 
              !\UART_230400:BUART:tx_state_2\ * \UART_230400:BUART:tx_bitclk\
        );
        Output = \UART_230400:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_230400:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_state_0\ * 
              \UART_230400:BUART:tx_bitclk_enable_pre\ * 
              \UART_230400:BUART:tx_state_2\
            + \UART_230400:BUART:tx_state_1\ * \UART_230400:BUART:tx_state_0\ * 
              \UART_230400:BUART:tx_bitclk_enable_pre\ * 
              \UART_230400:BUART:tx_state_2\
            + \UART_230400:BUART:tx_state_1\ * \UART_230400:BUART:tx_state_0\ * 
              !\UART_230400:BUART:tx_state_2\ * \UART_230400:BUART:tx_bitclk\
            + \UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_state_2\ * 
              \UART_230400:BUART:tx_counter_dp\ * 
              \UART_230400:BUART:tx_bitclk\
        );
        Output = \UART_230400:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_230400:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_state_0\ * 
              \UART_230400:BUART:tx_state_2\
            + !\UART_230400:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_230400:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_230400:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_230400:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_230400:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              \UART_230400:BUART:rx_bitclk_enable\ * 
              !\UART_230400:BUART:rx_postpoll\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              \UART_230400:BUART:rx_state_2\
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              \UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              \UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_230400:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_230400:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              \UART_230400:BUART:rx_bitclk_enable\ * 
              \UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              \UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              \UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_230400:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_230400:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              \UART_230400:BUART:rx_bitclk_enable\ * 
              \UART_230400:BUART:rx_state_3\ * \UART_230400:BUART:rx_state_2\
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              \UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              \UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_230400:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_230400:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              \UART_230400:BUART:rx_bitclk_enable\ * 
              \UART_230400:BUART:rx_state_3\
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              \UART_230400:BUART:rx_bitclk_enable\ * 
              \UART_230400:BUART:rx_state_2\
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\ * \UART_230400:BUART:rx_last\ * 
              Net_5974_1
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\ * \UART_230400:BUART:rx_last\ * 
              Net_5974_0
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\ * \UART_230400:BUART:rx_last\ * 
              !Net_6121
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              \UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              \UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_230400:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_230400:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_230400:BUART:rx_count_2\ * 
              !\UART_230400:BUART:rx_count_1\ * 
              !\UART_230400:BUART:rx_count_0\
        );
        Output = \UART_230400:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_230400:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              \UART_230400:BUART:rx_state_3\ * \UART_230400:BUART:rx_state_2\
        );
        Output = \UART_230400:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_230400:BUART:rx_count_2\ * 
              !\UART_230400:BUART:rx_count_1\ * MODIN1_0 * !Net_5974_1 * 
              !Net_5974_0 * Net_6121
            + \UART_230400:BUART:rx_count_2\ * MODIN1_1
            + \UART_230400:BUART:rx_count_1\ * MODIN1_1
        );
        Output = MODIN1_1 (fanout=2)

    MacroCell: Name=MODIN1_0, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_230400:BUART:rx_count_2\ * 
              !\UART_230400:BUART:rx_count_1\ * !Net_5974_1 * !Net_5974_0 * 
              Net_6121
            + \UART_230400:BUART:rx_count_2\ * MODIN1_0
            + \UART_230400:BUART:rx_count_1\ * MODIN1_0
        );
        Output = MODIN1_0 (fanout=3)

    MacroCell: Name=\UART_230400:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              \UART_230400:BUART:rx_bitclk_enable\ * 
              !\UART_230400:BUART:rx_postpoll\ * 
              \UART_230400:BUART:rx_state_3\ * \UART_230400:BUART:rx_state_2\
        );
        Output = \UART_230400:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_230400:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_5974_1 * !Net_5974_0 * Net_6121
        );
        Output = \UART_230400:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_460800:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_460800:BUART:txn\ * \UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_bitclk\
            + \UART_460800:BUART:txn\ * \UART_460800:BUART:tx_state_2\
            + !\UART_460800:BUART:tx_state_1\ * 
              \UART_460800:BUART:tx_state_0\ * 
              !\UART_460800:BUART:tx_shift_out\ * 
              !\UART_460800:BUART:tx_state_2\
            + !\UART_460800:BUART:tx_state_1\ * 
              \UART_460800:BUART:tx_state_0\ * 
              !\UART_460800:BUART:tx_state_2\ * 
              !\UART_460800:BUART:tx_bitclk\
            + \UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_state_0\ * 
              !\UART_460800:BUART:tx_shift_out\ * 
              !\UART_460800:BUART:tx_state_2\ * 
              !\UART_460800:BUART:tx_counter_dp\ * 
              \UART_460800:BUART:tx_bitclk\
        );
        Output = \UART_460800:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_460800:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_460800:BUART:tx_state_1\ * \UART_460800:BUART:tx_state_0\ * 
              \UART_460800:BUART:tx_bitclk_enable_pre\ * 
              \UART_460800:BUART:tx_state_2\
            + \UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_state_2\ * 
              \UART_460800:BUART:tx_counter_dp\ * 
              \UART_460800:BUART:tx_bitclk\
            + \UART_460800:BUART:tx_state_0\ * 
              !\UART_460800:BUART:tx_state_2\ * \UART_460800:BUART:tx_bitclk\
        );
        Output = \UART_460800:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_460800:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_state_0\ * 
              \UART_460800:BUART:tx_bitclk_enable_pre\ * 
              !\UART_460800:BUART:tx_fifo_empty\
            + !\UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_state_0\ * 
              !\UART_460800:BUART:tx_fifo_empty\ * 
              !\UART_460800:BUART:tx_state_2\
            + \UART_460800:BUART:tx_state_1\ * \UART_460800:BUART:tx_state_0\ * 
              \UART_460800:BUART:tx_bitclk_enable_pre\ * 
              \UART_460800:BUART:tx_fifo_empty\ * 
              \UART_460800:BUART:tx_state_2\
            + \UART_460800:BUART:tx_state_0\ * 
              !\UART_460800:BUART:tx_state_2\ * \UART_460800:BUART:tx_bitclk\
        );
        Output = \UART_460800:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_460800:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_state_0\ * 
              \UART_460800:BUART:tx_bitclk_enable_pre\ * 
              \UART_460800:BUART:tx_state_2\
            + \UART_460800:BUART:tx_state_1\ * \UART_460800:BUART:tx_state_0\ * 
              \UART_460800:BUART:tx_bitclk_enable_pre\ * 
              \UART_460800:BUART:tx_state_2\
            + \UART_460800:BUART:tx_state_1\ * \UART_460800:BUART:tx_state_0\ * 
              !\UART_460800:BUART:tx_state_2\ * \UART_460800:BUART:tx_bitclk\
            + \UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_state_2\ * 
              \UART_460800:BUART:tx_counter_dp\ * 
              \UART_460800:BUART:tx_bitclk\
        );
        Output = \UART_460800:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_460800:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_state_0\ * 
              \UART_460800:BUART:tx_state_2\
            + !\UART_460800:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_460800:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_460800:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_460800:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_460800:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              \UART_460800:BUART:rx_bitclk_enable\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              \UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:pollcount_1\ * !Net_5518
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              \UART_460800:BUART:rx_bitclk_enable\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              \UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:pollcount_1\ * 
              !\UART_460800:BUART:pollcount_0\
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              \UART_460800:BUART:rx_state_0\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:rx_count_6\ * 
              !\UART_460800:BUART:rx_count_5\
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              \UART_460800:BUART:rx_state_0\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:rx_count_6\ * 
              !\UART_460800:BUART:rx_count_4\
        );
        Output = \UART_460800:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_460800:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              \UART_460800:BUART:rx_bitclk_enable\ * 
              \UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              \UART_460800:BUART:rx_state_0\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:rx_count_6\ * 
              !\UART_460800:BUART:rx_count_5\
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              \UART_460800:BUART:rx_state_0\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:rx_count_6\ * 
              !\UART_460800:BUART:rx_count_4\
        );
        Output = \UART_460800:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_460800:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              \UART_460800:BUART:rx_bitclk_enable\ * 
              \UART_460800:BUART:rx_state_3\ * \UART_460800:BUART:rx_state_2\
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              \UART_460800:BUART:rx_state_0\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:rx_count_6\ * 
              !\UART_460800:BUART:rx_count_5\
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              \UART_460800:BUART:rx_state_0\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:rx_count_6\ * 
              !\UART_460800:BUART:rx_count_4\
        );
        Output = \UART_460800:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_460800:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              \UART_460800:BUART:rx_bitclk_enable\ * 
              \UART_460800:BUART:rx_state_3\
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              \UART_460800:BUART:rx_bitclk_enable\ * 
              \UART_460800:BUART:rx_state_2\
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\ * !Net_5518 * 
              \UART_460800:BUART:rx_last\
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              \UART_460800:BUART:rx_state_0\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:rx_count_6\ * 
              !\UART_460800:BUART:rx_count_5\
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              \UART_460800:BUART:rx_state_0\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:rx_count_6\ * 
              !\UART_460800:BUART:rx_count_4\
        );
        Output = \UART_460800:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_460800:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_460800:BUART:rx_count_2\ * 
              !\UART_460800:BUART:rx_count_1\ * 
              !\UART_460800:BUART:rx_count_0\
        );
        Output = \UART_460800:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_460800:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              \UART_460800:BUART:rx_state_3\ * \UART_460800:BUART:rx_state_2\
        );
        Output = \UART_460800:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_460800:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_460800:BUART:rx_count_2\ * 
              !\UART_460800:BUART:rx_count_1\ * 
              !\UART_460800:BUART:pollcount_1\ * Net_5518 * 
              \UART_460800:BUART:pollcount_0\
            + !\UART_460800:BUART:rx_count_2\ * 
              !\UART_460800:BUART:rx_count_1\ * 
              \UART_460800:BUART:pollcount_1\ * !Net_5518
            + !\UART_460800:BUART:rx_count_2\ * 
              !\UART_460800:BUART:rx_count_1\ * 
              \UART_460800:BUART:pollcount_1\ * 
              !\UART_460800:BUART:pollcount_0\
        );
        Output = \UART_460800:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_460800:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_460800:BUART:rx_count_2\ * 
              !\UART_460800:BUART:rx_count_1\ * !Net_5518 * 
              \UART_460800:BUART:pollcount_0\
            + !\UART_460800:BUART:rx_count_2\ * 
              !\UART_460800:BUART:rx_count_1\ * Net_5518 * 
              !\UART_460800:BUART:pollcount_0\
        );
        Output = \UART_460800:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_460800:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              \UART_460800:BUART:rx_bitclk_enable\ * 
              \UART_460800:BUART:rx_state_3\ * \UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:pollcount_1\ * !Net_5518
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              \UART_460800:BUART:rx_bitclk_enable\ * 
              \UART_460800:BUART:rx_state_3\ * \UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:pollcount_1\ * 
              !\UART_460800:BUART:pollcount_0\
        );
        Output = \UART_460800:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_460800:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6197 * !mywire_1_3 * !mywire_1_2 * mywire_1_1 * !mywire_1_0
        );
        Output = \UART_460800:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_230400:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_230400:Net_9\ ,
            cs_addr_2 => \UART_230400:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_230400:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_230400:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_230400:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_230400:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_230400:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_230400:Net_9\ ,
            cs_addr_0 => \UART_230400:BUART:counter_load_not\ ,
            ce0_reg => \UART_230400:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_230400:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_230400:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_230400:Net_9\ ,
            cs_addr_2 => \UART_230400:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_230400:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_230400:BUART:rx_bitclk_enable\ ,
            route_si => \UART_230400:BUART:rx_postpoll\ ,
            f0_load => \UART_230400:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_230400:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_230400:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_460800:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_460800:Net_9\ ,
            cs_addr_2 => \UART_460800:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_460800:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_460800:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_460800:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_460800:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_460800:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_460800:Net_9\ ,
            cs_addr_0 => \UART_460800:BUART:counter_load_not\ ,
            ce0_reg => \UART_460800:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_460800:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_460800:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_460800:Net_9\ ,
            cs_addr_2 => \UART_460800:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_460800:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_460800:BUART:rx_bitclk_enable\ ,
            route_si => \UART_460800:BUART:rx_postpoll\ ,
            f0_load => \UART_460800:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_460800:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_460800:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_230400:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_230400:Net_9\ ,
            status_3 => \UART_230400:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_230400:BUART:tx_status_2\ ,
            status_1 => \UART_230400:BUART:tx_fifo_empty\ ,
            status_0 => \UART_230400:BUART:tx_status_0\ ,
            interrupt => Net_5742 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_230400:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_230400:Net_9\ ,
            status_5 => \UART_230400:BUART:rx_status_5\ ,
            status_4 => \UART_230400:BUART:rx_status_4\ ,
            status_3 => \UART_230400:BUART:rx_status_3\ ,
            interrupt => Net_5743 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_460800:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_460800:Net_9\ ,
            status_3 => \UART_460800:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_460800:BUART:tx_status_2\ ,
            status_1 => \UART_460800:BUART:tx_fifo_empty\ ,
            status_0 => \UART_460800:BUART:tx_status_0\ ,
            interrupt => Net_6188 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_460800:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_460800:Net_9\ ,
            status_5 => \UART_460800:BUART:rx_status_5\ ,
            status_4 => \UART_460800:BUART:rx_status_4\ ,
            status_3 => \UART_460800:BUART:rx_status_3\ ,
            interrupt => Net_5623 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\MUX_CTRL_230400:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MUX_CTRL_230400:control_7\ ,
            control_6 => \MUX_CTRL_230400:control_6\ ,
            control_5 => \MUX_CTRL_230400:control_5\ ,
            control_4 => \MUX_CTRL_230400:control_4\ ,
            control_3 => \MUX_CTRL_230400:control_3\ ,
            control_2 => \MUX_CTRL_230400:control_2\ ,
            control_1 => Net_5974_1 ,
            control_0 => Net_5974_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\MUX_CTRL_460800:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MUX_CTRL_460800:control_7\ ,
            control_6 => \MUX_CTRL_460800:control_6\ ,
            control_5 => \MUX_CTRL_460800:control_5\ ,
            control_4 => \MUX_CTRL_460800:control_4\ ,
            control_3 => mywire_1_3 ,
            control_2 => mywire_1_2 ,
            control_1 => mywire_1_1 ,
            control_0 => mywire_1_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\DEMUX_CTRL_460800:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \DEMUX_CTRL_460800:control_7\ ,
            control_6 => \DEMUX_CTRL_460800:control_6\ ,
            control_5 => \DEMUX_CTRL_460800:control_5\ ,
            control_4 => \DEMUX_CTRL_460800:control_4\ ,
            control_3 => \DEMUX_CTRL_460800:control_3\ ,
            control_2 => \DEMUX_CTRL_460800:control_2\ ,
            control_1 => Net_5612_1 ,
            control_0 => Net_5612_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_230400:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_230400:Net_9\ ,
            load => \UART_230400:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \UART_230400:BUART:rx_count_2\ ,
            count_1 => \UART_230400:BUART:rx_count_1\ ,
            count_0 => \UART_230400:BUART:rx_count_0\ ,
            tc => \UART_230400:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_460800:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_460800:Net_9\ ,
            load => \UART_460800:BUART:rx_counter_load\ ,
            count_6 => \UART_460800:BUART:rx_count_6\ ,
            count_5 => \UART_460800:BUART:rx_count_5\ ,
            count_4 => \UART_460800:BUART:rx_count_4\ ,
            count_3 => \UART_460800:BUART:rx_count_3\ ,
            count_2 => \UART_460800:BUART:rx_count_2\ ,
            count_1 => \UART_460800:BUART:rx_count_1\ ,
            count_0 => \UART_460800:BUART:rx_count_0\ ,
            tc => \UART_460800:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\WaveDAC:Wave1_DMA\
        PORT MAP (
            dmareq => Net_6342 ,
            termin => zero ,
            termout => Net_6343 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\WaveDAC:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_6344 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_UART_230400
        PORT MAP (
            interrupt => Net_5743 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART_230400:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_5742 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_Timer_20ms
        PORT MAP (
            interrupt => Net_6134 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_Timer_10ms
        PORT MAP (
            interrupt => Net_6155 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_UART_460800
        PORT MAP (
            interrupt => Net_5623 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\UART_460800:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_6188 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_Timer_50ms
        PORT MAP (
            interrupt => Net_6271 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_ADC_AudioStream
        PORT MAP (
            interrupt => Net_6400 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_AudioStream:IRQ\
        PORT MAP (
            interrupt => Net_6400 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Interrupts                    :    9 :   23 :   32 : 28.13 %
IO                            :   11 :   61 :   72 : 15.28 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    2 :   22 :   24 :  8.33 %
Timer                         :    4 :    0 :    4 : 100.00 %
UDB                           :      :      :      :        
  Macrocells                  :   49 :  143 :  192 : 25.52 %
  Unique P-terms              :   88 :  296 :  384 : 22.92 %
  Total P-terms               :  107 :      :      :        
  Datapath Cells              :    6 :   18 :   24 : 25.00 %
  Status Cells                :    6 :   18 :   24 : 25.00 %
    StatusI Registers         :    4 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    3 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    2 :    2 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
Analog (SC/CT) Blocks         :    0 :    2 :    2 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    1 :    2 : 50.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.288ms
ADD: mpr.M0037: information: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details.
 * C:\Users\marthnick\Desktop\firm_F1-TestFixture\F1-TestFixture.cydsn\codegentemp\F1-TestFixture.rpt (Tech mapping)

Tech Mapping phase: Elapsed time ==> 0s.385ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(3)][IoId=(6)] : CTest_RS485_RELAY_RX(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : DIAG_UART_RX(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : DIAG_UART_TX(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : LED_EN(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : PB_NextAction(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : RS485_RX_EN(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : STest_RRB(0) (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC_AudioStream:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC_AudioStream:vRef_Vdda_1\
VIDAC[2]@[FFB(VIDAC,2)] : \WaveDAC:VDAC8:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 42% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 100% done. (App=cydsfit)
Analog Placement Results:
IO_6@[IOP=(3)][IoId=(6)] : CTest_RS485_RELAY_RX(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : DIAG_UART_RX(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : DIAG_UART_TX(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : LED_EN(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : PB_NextAction(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : RS485_RX_EN(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : STest_RRB(0) (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC_AudioStream:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC_AudioStream:vRef_Vdda_1\
VIDAC[2]@[FFB(VIDAC,2)] : \WaveDAC:VDAC8:viDAC8\

Analog Placement phase: Elapsed time ==> 0s.700ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_6407 {
    vidac_2_vout
    agl4_x_vidac_2_vout
    agl4
    agl4_x_agr4
    agr4
    agr4_x_p3_4
    p3_4
    agl4_x_sar_0_vplus
    sar_0_vplus
  }
  Net: \ADC_AudioStream:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC_AudioStream:Net_209\ {
  }
  Net: \ADC_AudioStream:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
  Net: \WaveDAC:VDAC8:Net_77\ {
  }
}
Map of item to net {
  vidac_2_vout                                     -> Net_6407
  agl4_x_vidac_2_vout                              -> Net_6407
  agl4                                             -> Net_6407
  agl4_x_agr4                                      -> Net_6407
  agr4                                             -> Net_6407
  agr4_x_p3_4                                      -> Net_6407
  p3_4                                             -> Net_6407
  agl4_x_sar_0_vplus                               -> Net_6407
  sar_0_vplus                                      -> Net_6407
  sar_0_vrefhi                                     -> \ADC_AudioStream:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC_AudioStream:Net_126\
  sar_0_vminus                                     -> \ADC_AudioStream:Net_126\
  common_sar_vref_vdda/2                           -> \ADC_AudioStream:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \ADC_AudioStream:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \ADC_AudioStream:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \ADC_AudioStream:Net_235\
  sar_0_vref                                       -> \ADC_AudioStream:Net_235\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.302ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 3.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   24 :   24 :   48 :  50.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.25
                   Pterms :            4.17
               Macrocells :            2.04
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.100ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         13 :       9.92 :       3.77
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)
        Properties               : 
        {
        }
}

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_460800:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              \UART_460800:BUART:rx_state_3\ * \UART_460800:BUART:rx_state_2\
        );
        Output = \UART_460800:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=\UART_460800:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_460800:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_460800:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_460800:BUART:tx_state_1\ * \UART_460800:BUART:tx_state_0\ * 
              \UART_460800:BUART:tx_bitclk_enable_pre\ * 
              \UART_460800:BUART:tx_state_2\
            + \UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_state_2\ * 
              \UART_460800:BUART:tx_counter_dp\ * 
              \UART_460800:BUART:tx_bitclk\
            + \UART_460800:BUART:tx_state_0\ * 
              !\UART_460800:BUART:tx_state_2\ * \UART_460800:BUART:tx_bitclk\
        );
        Output = \UART_460800:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_460800:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_state_0\ * 
              \UART_460800:BUART:tx_bitclk_enable_pre\ * 
              \UART_460800:BUART:tx_state_2\
            + \UART_460800:BUART:tx_state_1\ * \UART_460800:BUART:tx_state_0\ * 
              \UART_460800:BUART:tx_bitclk_enable_pre\ * 
              \UART_460800:BUART:tx_state_2\
            + \UART_460800:BUART:tx_state_1\ * \UART_460800:BUART:tx_state_0\ * 
              !\UART_460800:BUART:tx_state_2\ * \UART_460800:BUART:tx_bitclk\
            + \UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_state_2\ * 
              \UART_460800:BUART:tx_counter_dp\ * 
              \UART_460800:BUART:tx_bitclk\
        );
        Output = \UART_460800:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_460800:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_state_0\ * 
              \UART_460800:BUART:tx_bitclk_enable_pre\
            + !\UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_state_0\ * 
              !\UART_460800:BUART:tx_state_2\
        );
        Output = \UART_460800:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_460800:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_state_0\ * 
              \UART_460800:BUART:tx_state_2\
            + !\UART_460800:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_460800:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_460800:Net_9\ ,
        cs_addr_0 => \UART_460800:BUART:counter_load_not\ ,
        ce0_reg => \UART_460800:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_460800:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_230400:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_230400:Net_9\ ,
        status_3 => \UART_230400:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_230400:BUART:tx_status_2\ ,
        status_1 => \UART_230400:BUART:tx_fifo_empty\ ,
        status_0 => \UART_230400:BUART:tx_status_0\ ,
        interrupt => Net_5742 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_460800:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_state_0\ * 
              \UART_460800:BUART:tx_bitclk_enable_pre\ * 
              !\UART_460800:BUART:tx_fifo_empty\
            + !\UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_state_0\ * 
              !\UART_460800:BUART:tx_fifo_empty\ * 
              !\UART_460800:BUART:tx_state_2\
            + \UART_460800:BUART:tx_state_1\ * \UART_460800:BUART:tx_state_0\ * 
              \UART_460800:BUART:tx_bitclk_enable_pre\ * 
              \UART_460800:BUART:tx_fifo_empty\ * 
              \UART_460800:BUART:tx_state_2\
            + \UART_460800:BUART:tx_state_0\ * 
              !\UART_460800:BUART:tx_state_2\ * \UART_460800:BUART:tx_bitclk\
        );
        Output = \UART_460800:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_460800:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_state_0\ * 
              \UART_460800:BUART:tx_bitclk_enable_pre\ * 
              \UART_460800:BUART:tx_fifo_empty\ * 
              \UART_460800:BUART:tx_state_2\
        );
        Output = \UART_460800:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_460800:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_460800:BUART:rx_count_2\ * 
              !\UART_460800:BUART:rx_count_1\ * 
              !\UART_460800:BUART:rx_count_0\
        );
        Output = \UART_460800:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=8, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_460800:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_460800:BUART:tx_fifo_notfull\
        );
        Output = \UART_460800:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_460800:BUART:txn\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_460800:BUART:txn\ * \UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_bitclk\
            + \UART_460800:BUART:txn\ * \UART_460800:BUART:tx_state_2\
            + !\UART_460800:BUART:tx_state_1\ * 
              \UART_460800:BUART:tx_state_0\ * 
              !\UART_460800:BUART:tx_shift_out\ * 
              !\UART_460800:BUART:tx_state_2\
            + !\UART_460800:BUART:tx_state_1\ * 
              \UART_460800:BUART:tx_state_0\ * 
              !\UART_460800:BUART:tx_state_2\ * 
              !\UART_460800:BUART:tx_bitclk\
            + \UART_460800:BUART:tx_state_1\ * 
              !\UART_460800:BUART:tx_state_0\ * 
              !\UART_460800:BUART:tx_shift_out\ * 
              !\UART_460800:BUART:tx_state_2\ * 
              !\UART_460800:BUART:tx_counter_dp\ * 
              \UART_460800:BUART:tx_bitclk\
        );
        Output = \UART_460800:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_460800:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_460800:Net_9\ ,
        cs_addr_2 => \UART_460800:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_460800:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_460800:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_460800:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_460800:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_460800:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_460800:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_460800:Net_9\ ,
        status_3 => \UART_460800:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_460800:BUART:tx_status_2\ ,
        status_1 => \UART_460800:BUART:tx_fifo_empty\ ,
        status_0 => \UART_460800:BUART:tx_status_0\ ,
        interrupt => Net_6188 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_230400:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_state_0\ * 
              \UART_230400:BUART:tx_bitclk_enable_pre\ * 
              \UART_230400:BUART:tx_fifo_empty\ * 
              \UART_230400:BUART:tx_state_2\
        );
        Output = \UART_230400:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_6210, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_460800:BUART:txn\ * !Net_5612_1 * Net_5612_0
        );
        Output = Net_6210 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_230400:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_state_0\ * 
              \UART_230400:BUART:tx_bitclk_enable_pre\ * 
              !\UART_230400:BUART:tx_fifo_empty\
            + !\UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_state_0\ * 
              !\UART_230400:BUART:tx_fifo_empty\ * 
              !\UART_230400:BUART:tx_state_2\
            + \UART_230400:BUART:tx_state_1\ * \UART_230400:BUART:tx_state_0\ * 
              \UART_230400:BUART:tx_bitclk_enable_pre\ * 
              \UART_230400:BUART:tx_fifo_empty\ * 
              \UART_230400:BUART:tx_state_2\
            + \UART_230400:BUART:tx_state_0\ * 
              !\UART_230400:BUART:tx_state_2\ * \UART_230400:BUART:tx_bitclk\
        );
        Output = \UART_230400:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_230400:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_230400:Net_9\ ,
        cs_addr_2 => \UART_230400:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_230400:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_230400:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_230400:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_230400:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_230400:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\DEMUX_CTRL_460800:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \DEMUX_CTRL_460800:control_7\ ,
        control_6 => \DEMUX_CTRL_460800:control_6\ ,
        control_5 => \DEMUX_CTRL_460800:control_5\ ,
        control_4 => \DEMUX_CTRL_460800:control_4\ ,
        control_3 => \DEMUX_CTRL_460800:control_3\ ,
        control_2 => \DEMUX_CTRL_460800:control_2\ ,
        control_1 => Net_5612_1 ,
        control_0 => Net_5612_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_230400:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_230400:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_230400:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_state_0\ * 
              \UART_230400:BUART:tx_bitclk_enable_pre\
            + !\UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_state_0\ * 
              !\UART_230400:BUART:tx_state_2\
        );
        Output = \UART_230400:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_230400:BUART:txn\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_230400:BUART:txn\ * \UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_bitclk\
            + \UART_230400:BUART:txn\ * \UART_230400:BUART:tx_state_2\
            + !\UART_230400:BUART:tx_state_1\ * 
              \UART_230400:BUART:tx_state_0\ * 
              !\UART_230400:BUART:tx_shift_out\ * 
              !\UART_230400:BUART:tx_state_2\
            + !\UART_230400:BUART:tx_state_1\ * 
              \UART_230400:BUART:tx_state_0\ * 
              !\UART_230400:BUART:tx_state_2\ * 
              !\UART_230400:BUART:tx_bitclk\
            + \UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_state_0\ * 
              !\UART_230400:BUART:tx_shift_out\ * 
              !\UART_230400:BUART:tx_state_2\ * 
              !\UART_230400:BUART:tx_counter_dp\ * 
              \UART_230400:BUART:tx_bitclk\
        );
        Output = \UART_230400:BUART:txn\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_230400:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_state_0\ * 
              \UART_230400:BUART:tx_bitclk_enable_pre\ * 
              \UART_230400:BUART:tx_state_2\
            + \UART_230400:BUART:tx_state_1\ * \UART_230400:BUART:tx_state_0\ * 
              \UART_230400:BUART:tx_bitclk_enable_pre\ * 
              \UART_230400:BUART:tx_state_2\
            + \UART_230400:BUART:tx_state_1\ * \UART_230400:BUART:tx_state_0\ * 
              !\UART_230400:BUART:tx_state_2\ * \UART_230400:BUART:tx_bitclk\
            + \UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_state_2\ * 
              \UART_230400:BUART:tx_counter_dp\ * 
              \UART_230400:BUART:tx_bitclk\
        );
        Output = \UART_230400:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }
}

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_230400:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_230400:BUART:tx_fifo_notfull\
        );
        Output = \UART_230400:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_230400:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              \UART_230400:BUART:rx_bitclk_enable\ * 
              \UART_230400:BUART:rx_state_3\ * \UART_230400:BUART:rx_state_2\
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              \UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              \UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_230400:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_230400:Net_9\ ,
        cs_addr_0 => \UART_230400:BUART:counter_load_not\ ,
        ce0_reg => \UART_230400:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_230400:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_460800:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              \UART_460800:BUART:rx_bitclk_enable\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              \UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:pollcount_1\ * !Net_5518
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              \UART_460800:BUART:rx_bitclk_enable\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              \UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:pollcount_1\ * 
              !\UART_460800:BUART:pollcount_0\
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              \UART_460800:BUART:rx_state_0\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:rx_count_6\ * 
              !\UART_460800:BUART:rx_count_5\
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              \UART_460800:BUART:rx_state_0\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:rx_count_6\ * 
              !\UART_460800:BUART:rx_count_4\
        );
        Output = \UART_460800:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_460800:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              \UART_460800:BUART:rx_bitclk_enable\ * 
              \UART_460800:BUART:rx_state_3\
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              \UART_460800:BUART:rx_bitclk_enable\ * 
              \UART_460800:BUART:rx_state_2\
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\ * !Net_5518 * 
              \UART_460800:BUART:rx_last\
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              \UART_460800:BUART:rx_state_0\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:rx_count_6\ * 
              !\UART_460800:BUART:rx_count_5\
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              \UART_460800:BUART:rx_state_0\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:rx_count_6\ * 
              !\UART_460800:BUART:rx_count_4\
        );
        Output = \UART_460800:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_460800:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              \UART_460800:BUART:rx_bitclk_enable\ * 
              \UART_460800:BUART:rx_state_3\ * \UART_460800:BUART:rx_state_2\
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              \UART_460800:BUART:rx_state_0\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:rx_count_6\ * 
              !\UART_460800:BUART:rx_count_5\
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              \UART_460800:BUART:rx_state_0\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:rx_count_6\ * 
              !\UART_460800:BUART:rx_count_4\
        );
        Output = \UART_460800:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_460800:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              \UART_460800:BUART:rx_bitclk_enable\ * 
              \UART_460800:BUART:rx_state_3\ * \UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:pollcount_1\ * !Net_5518
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              \UART_460800:BUART:rx_bitclk_enable\ * 
              \UART_460800:BUART:rx_state_3\ * \UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:pollcount_1\ * 
              !\UART_460800:BUART:pollcount_0\
        );
        Output = \UART_460800:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_460800:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\
        );
        Output = \UART_460800:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_460800:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              !\UART_460800:BUART:rx_state_0\ * 
              \UART_460800:BUART:rx_bitclk_enable\ * 
              \UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              \UART_460800:BUART:rx_state_0\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:rx_count_6\ * 
              !\UART_460800:BUART:rx_count_5\
            + !\UART_460800:BUART:tx_ctrl_mark_last\ * 
              \UART_460800:BUART:rx_state_0\ * 
              !\UART_460800:BUART:rx_state_3\ * 
              !\UART_460800:BUART:rx_state_2\ * 
              !\UART_460800:BUART:rx_count_6\ * 
              !\UART_460800:BUART:rx_count_4\
        );
        Output = \UART_460800:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_460800:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_460800:Net_9\ ,
        cs_addr_2 => \UART_460800:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_460800:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_460800:BUART:rx_bitclk_enable\ ,
        route_si => \UART_460800:BUART:rx_postpoll\ ,
        f0_load => \UART_460800:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_460800:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_460800:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_460800:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_460800:Net_9\ ,
        load => \UART_460800:BUART:rx_counter_load\ ,
        count_6 => \UART_460800:BUART:rx_count_6\ ,
        count_5 => \UART_460800:BUART:rx_count_5\ ,
        count_4 => \UART_460800:BUART:rx_count_4\ ,
        count_3 => \UART_460800:BUART:rx_count_3\ ,
        count_2 => \UART_460800:BUART:rx_count_2\ ,
        count_1 => \UART_460800:BUART:rx_count_1\ ,
        count_0 => \UART_460800:BUART:rx_count_0\ ,
        tc => \UART_460800:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_460800:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6197 * !mywire_1_3 * !mywire_1_2 * mywire_1_1 * !mywire_1_0
        );
        Output = \UART_460800:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_5518, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6197 * !mywire_1_3 * !mywire_1_2 * mywire_1_1 * !mywire_1_0
        );
        Output = Net_5518 (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_460800:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_460800:BUART:rx_count_2\ * 
              !\UART_460800:BUART:rx_count_1\ * 
              !\UART_460800:BUART:pollcount_1\ * Net_5518 * 
              \UART_460800:BUART:pollcount_0\
            + !\UART_460800:BUART:rx_count_2\ * 
              !\UART_460800:BUART:rx_count_1\ * 
              \UART_460800:BUART:pollcount_1\ * !Net_5518
            + !\UART_460800:BUART:rx_count_2\ * 
              !\UART_460800:BUART:rx_count_1\ * 
              \UART_460800:BUART:pollcount_1\ * 
              !\UART_460800:BUART:pollcount_0\
        );
        Output = \UART_460800:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_460800:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_460800:BUART:pollcount_1\
            + Net_5518 * \UART_460800:BUART:pollcount_0\
        );
        Output = \UART_460800:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_460800:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_460800:Net_9\ ,
        status_5 => \UART_460800:BUART:rx_status_5\ ,
        status_4 => \UART_460800:BUART:rx_status_4\ ,
        status_3 => \UART_460800:BUART:rx_status_3\ ,
        interrupt => Net_5623 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\MUX_CTRL_460800:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MUX_CTRL_460800:control_7\ ,
        control_6 => \MUX_CTRL_460800:control_6\ ,
        control_5 => \MUX_CTRL_460800:control_5\ ,
        control_4 => \MUX_CTRL_460800:control_4\ ,
        control_3 => mywire_1_3 ,
        control_2 => mywire_1_2 ,
        control_1 => mywire_1_1 ,
        control_0 => mywire_1_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_230400:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_state_0\ * 
              \UART_230400:BUART:tx_state_2\
            + !\UART_230400:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_230400:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_460800:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_460800:BUART:rx_load_fifo\ * 
              \UART_460800:BUART:rx_fifofull\
        );
        Output = \UART_460800:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_460800:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_460800:BUART:rx_fifonotempty\ * 
              \UART_460800:BUART:rx_state_stop1_reg\
        );
        Output = \UART_460800:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_460800:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_460800:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_460800:BUART:rx_count_2\ * 
              !\UART_460800:BUART:rx_count_1\ * !Net_5518 * 
              \UART_460800:BUART:pollcount_0\
            + !\UART_460800:BUART:rx_count_2\ * 
              !\UART_460800:BUART:rx_count_1\ * Net_5518 * 
              !\UART_460800:BUART:pollcount_0\
        );
        Output = \UART_460800:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_230400:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_230400:BUART:rx_count_2\ * 
              !\UART_230400:BUART:rx_count_1\ * 
              !\UART_230400:BUART:rx_count_0\
        );
        Output = \UART_230400:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=11, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_230400:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\
        );
        Output = \UART_230400:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN1_1, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_230400:BUART:rx_count_2\ * 
              !\UART_230400:BUART:rx_count_1\ * MODIN1_0 * !Net_5974_1 * 
              !Net_5974_0 * Net_6121
            + \UART_230400:BUART:rx_count_2\ * MODIN1_1
            + \UART_230400:BUART:rx_count_1\ * MODIN1_1
        );
        Output = MODIN1_1 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_230400:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_230400:Net_9\ ,
        cs_addr_2 => \UART_230400:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_230400:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_230400:BUART:rx_bitclk_enable\ ,
        route_si => \UART_230400:BUART:rx_postpoll\ ,
        f0_load => \UART_230400:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_230400:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_230400:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_230400:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              \UART_230400:BUART:rx_state_3\ * \UART_230400:BUART:rx_state_2\
        );
        Output = \UART_230400:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_230400:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_230400:BUART:rx_fifonotempty\ * 
              \UART_230400:BUART:rx_state_stop1_reg\
        );
        Output = \UART_230400:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_230400:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_230400:BUART:tx_state_1\ * \UART_230400:BUART:tx_state_0\ * 
              \UART_230400:BUART:tx_bitclk_enable_pre\ * 
              \UART_230400:BUART:tx_state_2\
            + \UART_230400:BUART:tx_state_1\ * 
              !\UART_230400:BUART:tx_state_2\ * 
              \UART_230400:BUART:tx_counter_dp\ * 
              \UART_230400:BUART:tx_bitclk\
            + \UART_230400:BUART:tx_state_0\ * 
              !\UART_230400:BUART:tx_state_2\ * \UART_230400:BUART:tx_bitclk\
        );
        Output = \UART_230400:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=3, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_230400:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN1_1
            + MODIN1_0 * !Net_5974_1 * !Net_5974_0 * Net_6121
        );
        Output = \UART_230400:BUART:rx_postpoll\ (fanout=3)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_230400:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_5974_1 * !Net_5974_0 * Net_6121
        );
        Output = \UART_230400:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=MODIN1_0, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_230400:BUART:rx_count_2\ * 
              !\UART_230400:BUART:rx_count_1\ * !Net_5974_1 * !Net_5974_0 * 
              Net_6121
            + \UART_230400:BUART:rx_count_2\ * MODIN1_0
            + \UART_230400:BUART:rx_count_1\ * MODIN1_0
        );
        Output = MODIN1_0 (fanout=3)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_230400:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_230400:Net_9\ ,
        status_5 => \UART_230400:BUART:rx_status_5\ ,
        status_4 => \UART_230400:BUART:rx_status_4\ ,
        status_3 => \UART_230400:BUART:rx_status_3\ ,
        interrupt => Net_5743 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\MUX_CTRL_230400:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MUX_CTRL_230400:control_7\ ,
        control_6 => \MUX_CTRL_230400:control_6\ ,
        control_5 => \MUX_CTRL_230400:control_5\ ,
        control_4 => \MUX_CTRL_230400:control_4\ ,
        control_3 => \MUX_CTRL_230400:control_3\ ,
        control_2 => \MUX_CTRL_230400:control_2\ ,
        control_1 => Net_5974_1 ,
        control_0 => Net_5974_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_230400:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              \UART_230400:BUART:rx_bitclk_enable\ * 
              \UART_230400:BUART:rx_state_3\
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              \UART_230400:BUART:rx_bitclk_enable\ * 
              \UART_230400:BUART:rx_state_2\
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\ * \UART_230400:BUART:rx_last\ * 
              Net_5974_1
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\ * \UART_230400:BUART:rx_last\ * 
              Net_5974_0
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\ * \UART_230400:BUART:rx_last\ * 
              !Net_6121
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              \UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              \UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_230400:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_230400:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              \UART_230400:BUART:rx_bitclk_enable\ * 
              \UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              \UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              \UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_230400:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=3, #inputs=11, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_230400:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              \UART_230400:BUART:rx_bitclk_enable\ * 
              !\UART_230400:BUART:rx_postpoll\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              \UART_230400:BUART:rx_state_2\
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              \UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              \UART_230400:BUART:rx_state_0\ * 
              !\UART_230400:BUART:rx_state_3\ * 
              !\UART_230400:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_230400:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_230400:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_230400:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_230400:BUART:tx_ctrl_mark_last\ * 
              !\UART_230400:BUART:rx_state_0\ * 
              \UART_230400:BUART:rx_bitclk_enable\ * 
              !\UART_230400:BUART:rx_postpoll\ * 
              \UART_230400:BUART:rx_state_3\ * \UART_230400:BUART:rx_state_2\
        );
        Output = \UART_230400:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_230400:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_230400:BUART:rx_load_fifo\ * 
              \UART_230400:BUART:rx_fifofull\
        );
        Output = \UART_230400:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_230400:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_230400:Net_9\ ,
        load => \UART_230400:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \UART_230400:BUART:rx_count_2\ ,
        count_1 => \UART_230400:BUART:rx_count_1\ ,
        count_0 => \UART_230400:BUART:rx_count_0\ ,
        tc => \UART_230400:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\ADC_AudioStream:IRQ\
        PORT MAP (
            interrupt => Net_6400 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\UART_230400:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_5742 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\UART_460800:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_6188 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =isr_ADC_AudioStream
        PORT MAP (
            interrupt => Net_6400 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =isr_Timer_10ms
        PORT MAP (
            interrupt => Net_6155 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =isr_Timer_20ms
        PORT MAP (
            interrupt => Net_6134 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =isr_Timer_50ms
        PORT MAP (
            interrupt => Net_6271 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =isr_UART_230400
        PORT MAP (
            interrupt => Net_5743 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =isr_UART_460800
        PORT MAP (
            interrupt => Net_5623 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\WaveDAC:Wave1_DMA\
        PORT MAP (
            dmareq => Net_6342 ,
            termin => zero ,
            termout => Net_6343 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\WaveDAC:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_6344 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=4]: 
Pin : Name = RS485_RX_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS485_RX_EN(0)__PA ,
        pad => RS485_RX_EN(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=5]: 
Pin : Name = LED_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_EN(0)__PA ,
        pad => LED_EN(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=3]: 
Pin : Name = PB_NextAction(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PB_NextAction(0)__PA ,
        pad => PB_NextAction(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = STest_RRB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => STest_RRB(0)__PA ,
        analog_term => Net_6407 ,
        pad => STest_RRB(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = CTest_RS485_RELAY_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CTest_RS485_RELAY_RX(0)__PA ,
        fb => Net_6197 ,
        pad => CTest_RS485_RELAY_RX(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
Port 6 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = DIAG_UART_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIAG_UART_TX(0)__PA ,
        pin_input => Net_6210 ,
        pad => DIAG_UART_TX(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = DIAG_UART_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIAG_UART_RX(0)__PA ,
        fb => Net_6121 ,
        pad => DIAG_UART_RX(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => ClockBlock_DividedClock ,
            dclk_0 => ClockBlock_DividedClock_local ,
            dclk_glb_1 => \UART_460800:Net_9\ ,
            dclk_1 => \UART_460800:Net_9_local\ ,
            dclk_glb_2 => \UART_230400:Net_9\ ,
            dclk_2 => \UART_230400:Net_9_local\ ,
            aclk_glb_0 => \ADC_AudioStream:Net_385\ ,
            aclk_0 => \ADC_AudioStream:Net_385_local\ ,
            clk_a_dig_glb_0 => \ADC_AudioStream:Net_381\ ,
            clk_a_dig_0 => \ADC_AudioStream:Net_381_local\ ,
            dclk_glb_3 => Net_6361 ,
            dclk_3 => Net_6361_local ,
            dclk_glb_4 => Net_10 ,
            dclk_4 => Net_10_local );
        Properties:
        {
        }
Comparator group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Timer_10ms:TimerHW\
        PORT MAP (
            clock => Net_10 ,
            enable => __ONE__ ,
            tc => Net_6155 ,
            cmp => \Timer_10ms:Net_261\ ,
            irq => \Timer_10ms:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\Timer_20ms:TimerHW\
        PORT MAP (
            clock => Net_10 ,
            enable => __ONE__ ,
            tc => Net_6134 ,
            cmp => \Timer_20ms:Net_261\ ,
            irq => \Timer_20ms:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,2): 
    timercell: Name =\Timer_50ms:TimerHW\
        PORT MAP (
            clock => Net_10 ,
            enable => __ONE__ ,
            tc => Net_6271 ,
            cmp => \Timer_50ms:Net_261\ ,
            irq => \Timer_50ms:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,3): 
    timercell: Name =\Timer_DAC:TimerHW\
        PORT MAP (
            clock => Net_6361 ,
            enable => __ONE__ ,
            tc => Net_6342 ,
            cmp => \Timer_DAC:Net_261\ ,
            irq => \Timer_DAC:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\WaveDAC:VDAC8:viDAC8\
        PORT MAP (
            strobe_udb => Net_6342 ,
            vout => Net_6407 ,
            iout => \WaveDAC:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC_AudioStream:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC_AudioStream:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC_AudioStream:ADC_SAR\
        PORT MAP (
            vplus => Net_6407 ,
            vminus => \ADC_AudioStream:Net_126\ ,
            ext_pin => \ADC_AudioStream:Net_209\ ,
            vrefhi_out => \ADC_AudioStream:Net_126\ ,
            vref => \ADC_AudioStream:Net_235\ ,
            clock => \ADC_AudioStream:Net_385\ ,
            pump_clock => \ADC_AudioStream:Net_385\ ,
            irq => \ADC_AudioStream:Net_252\ ,
            next => Net_6403 ,
            data_out_udb_11 => \ADC_AudioStream:Net_207_11\ ,
            data_out_udb_10 => \ADC_AudioStream:Net_207_10\ ,
            data_out_udb_9 => \ADC_AudioStream:Net_207_9\ ,
            data_out_udb_8 => \ADC_AudioStream:Net_207_8\ ,
            data_out_udb_7 => \ADC_AudioStream:Net_207_7\ ,
            data_out_udb_6 => \ADC_AudioStream:Net_207_6\ ,
            data_out_udb_5 => \ADC_AudioStream:Net_207_5\ ,
            data_out_udb_4 => \ADC_AudioStream:Net_207_4\ ,
            data_out_udb_3 => \ADC_AudioStream:Net_207_3\ ,
            data_out_udb_2 => \ADC_AudioStream:Net_207_2\ ,
            data_out_udb_1 => \ADC_AudioStream:Net_207_1\ ,
            data_out_udb_0 => \ADC_AudioStream:Net_207_0\ ,
            eof_udb => Net_6400 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                         | 
Port | Pin | Fixed |      Type |       Drive Mode |                    Name | Connections
-----+-----+-------+-----------+------------------+-------------------------+-----------------
   0 |   4 |     * |      NONE |         CMOS_OUT |          RS485_RX_EN(0) | 
-----+-----+-------+-----------+------------------+-------------------------+-----------------
   2 |   5 |     * |      NONE |         CMOS_OUT |               LED_EN(0) | 
-----+-----+-------+-----------+------------------+-------------------------+-----------------
   3 |   3 |     * |      NONE |    RES_PULL_DOWN |        PB_NextAction(0) | 
     |   4 |     * |      NONE |      HI_Z_ANALOG |            STest_RRB(0) | Analog(Net_6407)
     |   6 |     * |      NONE |     HI_Z_DIGITAL | CTest_RS485_RELAY_RX(0) | FB(Net_6197)
-----+-----+-------+-----------+------------------+-------------------------+-----------------
  12 |   2 |     * |      NONE |         CMOS_OUT |         DIAG_UART_TX(0) | In(Net_6210)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |         DIAG_UART_RX(0) | FB(Net_6121)
----------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.189ms
Digital Placement phase: Elapsed time ==> 3s.787ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "F1-TestFixture_r.vh2" --pcf-path "F1-TestFixture.pco" --des-name "F1-TestFixture" --dsf-path "F1-TestFixture.dsf" --sdc-path "F1-TestFixture.sdc" --lib-path "F1-TestFixture_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.340ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.231ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.058ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: F1-TestFixture_timing.html: Warning-1350: Asynchronous path(s) exist from "ClockBlock/dclk_glb_ff_3" to "CyBUS_CLK". See the timing report for details. (File=C:\Users\marthnick\Desktop\firm_F1-TestFixture\F1-TestFixture.cydsn\F1-TestFixture_timing.html)
Timing report is in F1-TestFixture_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.075ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.295ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 10s.316ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 10s.317ms
API generation phase: Elapsed time ==> 2s.333ms
Dependency generation phase: Elapsed time ==> 0s.023ms
Cleanup phase: Elapsed time ==> 0s.001ms
