// Seed: 2419253831
module module_0 (
    input  tri0 id_0,
    output wor  id_1,
    input  wand id_2,
    input  tri0 id_3,
    input  tri0 id_4
);
  logic id_6;
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd6,
    parameter id_7 = 32'd1,
    parameter id_8 = 32'd13,
    parameter id_9 = 32'd72
) (
    input uwire id_0,
    output supply0 id_1,
    input wand id_2,
    output wire id_3,
    input supply0 _id_4
);
  wire id_6;
  wire _id_7;
  parameter id_8 = 1;
  wire _id_9;
  initial begin : LABEL_0
    $clog2(id_8);
    ;
  end
  assign id_1 = -1;
  wire  [ id_7 : id_9] id_10;
  logic [id_4 : 1 'b0] id_11;
  assign id_1 = (-1);
  wire id_12;
  defparam id_8.id_8 = 1 & id_8;
  integer id_13 = -1;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
