---
- :name: CPU
  :region: amba_axi_top
  :toffset: 939524096
  :offset: 196608
  :groups:
  - :name: CPU_REGS
    :offset: 0
    :registers:
    - :name: RESET
      :addr: 33
      :doc: Reset Settings
      :fields:
      - :name: VCORE_RST
        :pos: 7
        :width: 1
        :type: se
        :default: 0
        :doc: Set this field to generate a soft reset for the VCore. This field will
          be cleared when the reset has taken effect.&#xD; It is possible to protect
          the blocks of vcore system with protection bits.
      - :name: CPU_CORE_0_WARM_RST
        :pos: 6
        :width: 1
        :type: se
        :default: 0
        :doc: This register performs warm reset of Core 0 of ARM Processor inside
          Vcore system.&#xD; Self clearing field at the end of warm reset.
      - :name: PROC_DBG_RST
        :pos: 5
        :width: 1
        :type: rw
        :default: 0
        :doc: This single, cluster-wide field resets the integrated CoreSight components
          that connect to the external PCLK domain, such as debug logic.
      - :name: JTAG_RST
        :pos: 4
        :width: 1
        :type: rw
        :default: 0
        :doc: Force reset the TAP controller of the CPU.
      - :name: CPU_L2_RST
        :pos: 3
        :width: 1
        :type: rw
        :default: 0
        :doc: This field resets the L2 cache in CPU of VCORE to be in reset.&#xD;
          This block auto-clears when reset of L2 is complete.
      - :name: MEM_RST
        :pos: 2
        :width: 1
        :type: rw
        :default: 1
        :doc: This field resets the DDR Memory in the Vcore Sub-system.
      - :name: WDT_FORCE_RST
        :pos: 1
        :width: 1
        :type: rw
        :default: 0
        :doc: This field forces the WDT block in APB into reset.
      - :name: CPU_CORE_0_COLD_RST
        :pos: 0
        :width: 1
        :type: rhw
        :default: 1
        :doc: 'This field performs a cold reset (includes debug logic of core 0) of
          CPU Core 0.&#xD; '
  - :name: DDRCTRL
    :offset: 187
    :registers:
    - :name: DDRCTRL_CLK
      :addr: 0
      :doc: DDR Controller/Phy clock configuration
      :fields:
      - :name: DDR_CLK_ENA
        :pos: 0
        :width: 1
        :type: rw
        :default: 0
        :doc: Enable ddrc_core_clk.
      - :name: DDR_AXI0_CLK_ENA
        :pos: 1
        :width: 1
        :type: rw
        :default: 0
        :doc: Enable AXI_0 clock of DDR controller.
      - :name: DDR_AXI1_CLK_ENA
        :pos: 2
        :width: 1
        :type: rw
        :default: 0
        :doc: Enable AXI_1 clock of DDR controller.
      - :name: DDR_AXI2_CLK_ENA
        :pos: 3
        :width: 1
        :type: rw
        :default: 0
        :doc: Enable AXI_2 clock of DDR controller.
      - :name: DDR_APB_CLK_ENA
        :pos: 4
        :width: 1
        :type: rw
        :default: 0
        :doc: Enable APB clock of DDR controller.
      - :name: DDRPHY_CTL_CLK_ENA
        :pos: 5
        :width: 1
        :type: rw
        :default: 0
        :doc: Enable PUB/PHY controller clock.
      - :name: DDRPHY_APB_CLK_ENA
        :pos: 6
        :width: 1
        :type: rw
        :default: 0
        :doc: Enable APB clock of DDR PHY.
      - :name: RAM_RING_ENA
        :pos: 7
        :width: 1
        :type: rw
        :default: 0
        :doc: When enabled, it connects the memories of the DDR controller to the
          ram ring.
    - :name: DDRCTRL_RST
      :addr: 1
      :doc: DDR Controller/Phy reset configuration
      :fields:
      - :name: DDRC_RST
        :pos: 0
        :width: 1
        :type: rw
        :default: 1
        :doc: Assert ddrc_core_rst. The controller registers must be configured when
          DDR controller is in reset.
      - :name: DDR_AXI0_RST
        :pos: 1
        :width: 1
        :type: rw
        :default: 1
        :doc: Assert AXI_0 reset of DDR controller. The controller registers must
          be configured when AXI channel of DDR controller is in reset.
      - :name: DDR_AXI1_RST
        :pos: 2
        :width: 1
        :type: rw
        :default: 1
        :doc: Assert AXI_1 reset of DDR controller. The controller registers must
          be configured when AXI channel of DDR controller is in reset.
      - :name: DDR_AXI2_RST
        :pos: 3
        :width: 1
        :type: rw
        :default: 1
        :doc: Assert AXI_2 reset of DDR controller. The controller registers must
          be configured when AXI channel of DDR controller is in reset.
      - :name: DDR_APB_RST
        :pos: 4
        :width: 1
        :type: rw
        :default: 1
        :doc: Assert APB reset of DDR controller.
      - :name: DDRPHY_CTL_RST
        :pos: 5
        :width: 1
        :type: rw
        :default: 1
        :doc: Assert DDR PHY PUB/PHY reset
      - :name: FPGA_DDRPHY_SOFT_RST
        :pos: 6
        :width: 1
        :type: rw
        :default: 1
        :doc: Assert FPGA DDR PHY soft reset. This reset is used by the FPGA DDR PHY
          to reset all flops on the DFICLK and FCLK clock domains with the exception
          of the control/status registers. &#xD; This allows the user to essentially
          re-start the PHY without the need to refresh the registers.
      - :name: DDRPHY_APB_RST
        :pos: 7
        :width: 1
        :type: rw
        :default: 1
        :doc: Assert APB reset of DDR PHY.
- :name: DDR_PHY
  :region: amba_axi_top
  :toffset: 939524096
  :offset: 135168
  :groups:
  - :name: DWC_DDRPHY_PUB
    :offset: 0
    :registers:
    - :name: RIDR
      :addr: 0
      :doc: Revision Identification Register
      :fields:
      - :name: PUBID
        :pos: 0
        :width: 12
        :type: ro
        :default: 800
        :doc: PUB Revision.
      - :name: PHYID
        :pos: 12
        :width: 12
        :type: ro
        :default: 624
        :doc: PHY Revision.
      - :name: UDRID
        :pos: 24
        :width: 8
        :type: ro
        :default: 0
        :doc: User-Defined Revision ID.
    - :name: PIR
      :addr: 1
      :doc: PHY Initialization Register
      :fields:
      - :name: INIT
        :pos: 0
        :width: 1
        :type: rw
        :default: 0
        :doc: Initialization Trigger.
      - :name: ZCAL
        :pos: 1
        :width: 1
        :type: rw
        :default: 0
        :doc: Impedance Calibration.
      - :name: CA
        :pos: 2
        :width: 1
        :type: rw
        :default: 0
        :doc: CA Training.
      - :name: RESERVED_3
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PLLINIT
        :pos: 4
        :width: 1
        :type: rw
        :default: 0
        :doc: PLL Initialization.
      - :name: DCAL
        :pos: 5
        :width: 1
        :type: rw
        :default: 0
        :doc: Digital Delay Line (DDL) Calibration.
      - :name: PHYRST
        :pos: 6
        :width: 1
        :type: rw
        :default: 0
        :doc: PHY Reset.
      - :name: DRAMRST
        :pos: 7
        :width: 1
        :type: rw
        :default: 0
        :doc: DRAM Reset.
      - :name: DRAMINIT
        :pos: 8
        :width: 1
        :type: rw
        :default: 0
        :doc: DRAM Initialization.
      - :name: WL
        :pos: 9
        :width: 1
        :type: rw
        :default: 0
        :doc: Write Leveling.
      - :name: QSGATE
        :pos: 10
        :width: 1
        :type: rw
        :default: 0
        :doc: Read DQS Gate Training.
      - :name: WLADJ
        :pos: 11
        :width: 1
        :type: rw
        :default: 0
        :doc: Write Leveling Adjustment.
      - :name: RDDSKW
        :pos: 12
        :width: 1
        :type: rw
        :default: 0
        :doc: Read Data Bit Deskew.
      - :name: WRDSKW
        :pos: 13
        :width: 1
        :type: rw
        :default: 0
        :doc: Write Data Bit Deskew.
      - :name: RDEYE
        :pos: 14
        :width: 1
        :type: rw
        :default: 0
        :doc: Read Data Eye Training.
      - :name: WREYE
        :pos: 15
        :width: 1
        :type: rw
        :default: 0
        :doc: Write Data Eye Training.
      - :name: SRD
        :pos: 16
        :width: 1
        :type: rw
        :default: 0
        :doc: Static Read Training.
      - :name: VREF
        :pos: 17
        :width: 1
        :type: rw
        :default: 0
        :doc: VREF Training.
      - :name: CTLDINIT
        :pos: 18
        :width: 1
        :type: rw
        :default: 0
        :doc: Controller DRAM Initialization.
      - :name: RDIMMINIT
        :pos: 19
        :width: 1
        :type: rw
        :default: 0
        :doc: RDIMM Initialization.
      - :name: RESERVED_28_20
        :pos: 20
        :width: 9
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DCALPSE
        :pos: 29
        :width: 1
        :type: rw
        :default: 0
        :doc: Digital Delay Line (DDL) Calibration Pause.
      - :name: ZCALBYP
        :pos: 30
        :width: 1
        :type: rw
        :default: 0
        :doc: Impedance Calibration Bypass.
      - :name: RESERVED_31
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: CGCR
      :addr: 2
      :doc: Clock Gating Configuration Register
      :fields:
      - :name: GICGEN
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Global ICG Enable.
      - :name: CFGICGEN
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Configuration Registers ICG Enable.
      - :name: INITICGEN
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: Initialization ICG Enable.
      - :name: TRAINICGEN
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: Training ICG Enable.
      - :name: BISTICGEN
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: BIST ICG Enable.
      - :name: DCUICGEN
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: DCU ICG Enable.
      - :name: SCHICGEN
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Scheduler ICG Enable.
      - :name: DFIICGEN
        :pos: 7
        :width: 1
        :type: ro
        :default: 0
        :doc: DFI ICG Enable.
      - :name: RESERVED_31_8
        :pos: 8
        :width: 24
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: CGCR1
      :addr: 3
      :doc: Clock Gating Configuration Register 1
      :fields:
      - :name: GATEACCTLCLK
        :pos: 0
        :width: 1
        :type: rw
        :default: 0
        :doc: Enable Clock Gating for AC ctl_clk.
      - :name: GATEACDDRCLK
        :pos: 1
        :width: 1
        :type: rw
        :default: 0
        :doc: Enable Clock Gating for AC ddr_clk.
      - :name: GATEACRDCLK
        :pos: 2
        :width: 1
        :type: rw
        :default: 0
        :doc: Enable Clock Gating for AC ctl_rd_clk.
      - :name: GATEDXCTLCLK
        :pos: 3
        :width: 9
        :type: rw
        :default: 0
        :doc: Enable Clock Gating for DX ctl_clk.
      - :name: GATEDXDDRCLK
        :pos: 12
        :width: 9
        :type: rw
        :default: 0
        :doc: Enable Clock Gating for DX ddr_clk.
      - :name: GATEDXRDCLK
        :pos: 21
        :width: 9
        :type: rw
        :default: 0
        :doc: Enable Clock Gating for DX ctl_rd_clk.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: PGCR0
      :addr: 4
      :doc: PHY General Configuration Register 0
      :fields:
      - :name: ICPC
        :pos: 0
        :width: 1
        :type: rw
        :default: 0
        :doc: Initialization Complete Pin Configuration.
      - :name: CLRZCAL
        :pos: 1
        :width: 1
        :type: rw
        :default: 0
        :doc: Clear Impedance Calibration.
      - :name: PLLFSMBYP
        :pos: 2
        :width: 1
        :type: rw
        :default: 0
        :doc: PLL FSM Bypass.
      - :name: INITFSMBYP
        :pos: 3
        :width: 1
        :type: rw
        :default: 0
        :doc: Initialization Bypass.
      - :name: CLRPERR
        :pos: 4
        :width: 1
        :type: rw
        :default: 0
        :doc: Clear Parity Error.
      - :name: CLRTSTAT
        :pos: 5
        :width: 1
        :type: rw
        :default: 0
        :doc: Clear Training Status Registers.
      - :name: DLTMODE
        :pos: 6
        :width: 1
        :type: rw
        :default: 0
        :doc: Delay Line Test Mode.
      - :name: DLTST
        :pos: 7
        :width: 1
        :type: rw
        :default: 0
        :doc: Delay Line Test Start.
      - :name: OSCEN
        :pos: 8
        :width: 1
        :type: rw
        :default: 0
        :doc: Oscillator Enable.
      - :name: OSCDIV
        :pos: 9
        :width: 4
        :type: rw
        :default: 15
        :doc: Oscillator Mode Division.
      - :name: ACWLPON
        :pos: 13
        :width: 1
        :type: rw
        :default: 0
        :doc: Address/Command Write leveling Pipeline Always On.
      - :name: DTOSEL
        :pos: 14
        :width: 5
        :type: rw
        :default: 0
        :doc: Digital Test Output Select.
      - :name: OSCWDL
        :pos: 19
        :width: 2
        :type: rw
        :default: 3
        :doc: Oscillator Mode Write-Leveling Delay Line Select.
      - :name: RESERVED_21
        :pos: 21
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: OSCWDDL
        :pos: 22
        :width: 2
        :type: rw
        :default: 3
        :doc: Oscillator Mode Write-Data Delay Line Select.
      - :name: OSCACDL
        :pos: 24
        :width: 2
        :type: rw
        :default: 3
        :doc: Oscillator Mode Address/Command Delay Line Select.
      - :name: PHYFRST
        :pos: 26
        :width: 1
        :type: rw
        :default: 1
        :doc: PHY FIFO Reset.
      - :name: X4OSCWDL
        :pos: 27
        :width: 2
        :type: ro
        :default: 0
        :doc: X4 Oscillator Mode Write-Leveling Delay Line Select.
      - :name: X4OSCWDDL
        :pos: 29
        :width: 2
        :type: ro
        :default: 0
        :doc: X4 Oscillator Mode Write-Data Delay Line Select.
      - :name: ADCP
        :pos: 31
        :width: 1
        :type: rw
        :default: 0
        :doc: Address Copy.
    - :name: PGCR1
      :addr: 5
      :doc: PHY General Configuration Register 1
      :fields:
      - :name: DTOMODE
        :pos: 0
        :width: 1
        :type: rw
        :default: 0
        :doc: Digital Test Output Mode.
      - :name: WLMODE
        :pos: 1
        :width: 1
        :type: rw
        :default: 0
        :doc: Write Leveling (Software) Mode.
      - :name: WLSTEP
        :pos: 2
        :width: 1
        :type: rw
        :default: 0
        :doc: Write Leveling Step.
      - :name: WLUNCRT
        :pos: 3
        :width: 1
        :type: rw
        :default: 0
        :doc: Write Level Uncertainty Region.
      - :name: DDLBYPMODE
        :pos: 4
        :width: 2
        :type: rw
        :default: 2
        :doc: Controls DDL  Bypass Modes.
      - :name: PUBMODE
        :pos: 6
        :width: 1
        :type: rw
        :default: 0
        :doc: PUB Mode.
      - :name: IODDRM
        :pos: 7
        :width: 2
        :type: rw
        :default: 0
        :doc: I/O DDR Mode.
      - :name: MDLEN
        :pos: 9
        :width: 1
        :type: rw
        :default: 1
        :doc: Master Delay Line Enable.
      - :name: LPFEN
        :pos: 10
        :width: 1
        :type: rw
        :default: 1
        :doc: Low-Pass Filter Enable.
      - :name: LPFDEPTH
        :pos: 11
        :width: 2
        :type: rw
        :default: 0
        :doc: Low-Pass Filter Depth.
      - :name: FDEPTH
        :pos: 13
        :width: 2
        :type: rw
        :default: 2
        :doc: Filter Depth.
      - :name: DUALCHN
        :pos: 15
        :width: 1
        :type: rw
        :default: 0
        :doc: Shared AC (Dual Channel) Configuration.
      - :name: ACPDDC
        :pos: 16
        :width: 1
        :type: rw
        :default: 0
        :doc: Shared AC Power-Down with Dual Channels.
      - :name: LPMSTRC0
        :pos: 17
        :width: 1
        :type: rw
        :default: 0
        :doc: Low-Power Master Channel 0.
      - :name: UPDMSTRC0
        :pos: 18
        :width: 1
        :type: rw
        :default: 0
        :doc: DFI Update Master Channel 0.
      - :name: PRCFG_EN
        :pos: 19
        :width: 1
        :type: rw
        :default: 0
        :doc: Per Rank/RCD Configuration Enable.
      - :name: LRDIMMST
        :pos: 20
        :width: 1
        :type: rw
        :default: 0
        :doc: LRDIMM Software Training.
      - :name: ACVLDDLY
        :pos: 21
        :width: 3
        :type: rw
        :default: 0
        :doc: AC Loopback Valid Delay.
      - :name: ACVLDTRN
        :pos: 24
        :width: 1
        :type: rw
        :default: 0
        :doc: AC Loopback Valid Train.
      - :name: PHYHRST
        :pos: 25
        :width: 1
        :type: rw
        :default: 1
        :doc: PHY High-Speed Reset.
      - :name: DLYLDTM
        :pos: 26
        :width: 1
        :type: rw
        :default: 0
        :doc: Delay Load Timing.
      - :name: IOLB
        :pos: 27
        :width: 1
        :type: rw
        :default: 0
        :doc: I/O Loop-Back Select.
      - :name: LBDQSS
        :pos: 28
        :width: 1
        :type: rw
        :default: 0
        :doc: Loopback DQS Shift.
      - :name: LBGDQS
        :pos: 29
        :width: 2
        :type: rw
        :default: 0
        :doc: Loopback DQS Gating.
      - :name: LBMODE
        :pos: 31
        :width: 1
        :type: rw
        :default: 0
        :doc: Loopback Mode.
    - :name: PGCR2
      :addr: 6
      :doc: PHY General Configuration Register 2
      :fields:
      - :name: TREFPRD
        :pos: 0
        :width: 18
        :type: rw
        :default: 74880
        :doc: Refresh Period.
      - :name: CSNCIDMUX
        :pos: 18
        :width: 1
        :type: rw
        :default: 0
        :doc: CSN and CID Multiplexing.
      - :name: FXDLAT
        :pos: 19
        :width: 1
        :type: rw
        :default: 0
        :doc: Fixed Latency.
      - :name: DTPMXTMR
        :pos: 20
        :width: 8
        :type: ro
        :default: 0
        :doc: Data Training PUB Mode Exit Timer.
      - :name: FXDLATINCR
        :pos: 28
        :width: 1
        :type: rw
        :default: 0
        :doc: Fixed Latency Programmable Increment.
      - :name: RFSHMODE
        :pos: 29
        :width: 2
        :type: rw
        :default: 0
        :doc: Refresh Mode.
      - :name: RESERVED_31
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: PGCR3
      :addr: 7
      :doc: PHY General Configuration Register 3
      :fields:
      - :name: CLKLEVEL
        :pos: 0
        :width: 2
        :type: rw
        :default: 0
        :doc: Clock Level.
      - :name: DISRST
        :pos: 2
        :width: 1
        :type: rw
        :default: 0
        :doc: Synchronous Clear Disable.
      - :name: RDMODE
        :pos: 3
        :width: 2
        :type: rw
        :default: 0
        :doc: DATX Receive FIFO Read Mode.
      - :name: RDBICL
        :pos: 5
        :width: 3
        :type: rw
        :default: 2
        :doc: Read DBI CAS Latency.
      - :name: RESERVED_8
        :pos: 8
        :width: 1
        :type: rw
        :default: 0
        :doc: Reserved for future use. This field is writable. This field is self-clearing.
      - :name: LPACCTLCLKGEN
        :pos: 9
        :width: 1
        :type: rw
        :default: 0
        :doc: Enable Clock Gating for AC ctl_clk.
      - :name: LPACDDRCLKGEN
        :pos: 10
        :width: 1
        :type: rw
        :default: 0
        :doc: Enable Clock Gating for AC ddr_clk.
      - :name: LPACRDCLKGEN
        :pos: 11
        :width: 1
        :type: rw
        :default: 0
        :doc: Enable Clock Gating for AC ctl_rd_clk.
      - :name: DISACOE
        :pos: 12
        :width: 1
        :type: rw
        :default: 0
        :doc: AC Output Enable Disable.
      - :name: LPDXCTLCLKGEN
        :pos: 13
        :width: 1
        :type: rw
        :default: 0
        :doc: Enable Clock Gating for DX ctl_clk.
      - :name: LPDXDDRCLKGEN
        :pos: 14
        :width: 1
        :type: rw
        :default: 0
        :doc: Enable Clock Gating for DX  ctl_rd_clk.
      - :name: LPDXRDCLKGEN
        :pos: 15
        :width: 1
        :type: rw
        :default: 0
        :doc: Enable Clock Gating for DX ddr_clk.
      - :name: CKEN
        :pos: 16
        :width: 8
        :type: rw
        :default: 170
        :doc: CK Enable.
      - :name: PRFBYP
        :pos: 24
        :width: 1
        :type: rw
        :default: 0
        :doc: PUB Read FIFO Bypass.
      - :name: WDBI
        :pos: 25
        :width: 1
        :type: rw
        :default: 0
        :doc: Write Data Bus Inversion Enable.
      - :name: RDBI
        :pos: 26
        :width: 1
        :type: rw
        :default: 0
        :doc: Read Data Bus Inversion Enable.
      - :name: RDBICLSEL
        :pos: 27
        :width: 1
        :type: rw
        :default: 0
        :doc: Read DBI CAS Latency Select.
      - :name: LPWAKEUP_THRSH
        :pos: 28
        :width: 4
        :type: rw
        :default: 12
        :doc: Low Power Wakeup Threshold.
    - :name: PGCR4
      :addr: 8
      :doc: PHY General Configuration Register 4
      :fields:
      - :name: DXDDLBYP
        :pos: 0
        :width: 16
        :type: rw
        :default: 0
        :doc: DATX8 DDL Bypass.
      - :name: DXDDLLD
        :pos: 16
        :width: 5
        :type: rw
        :default: 0
        :doc: DATX8 DDL Delay Select Dynamic Load.
      - :name: RESERVED_22_21
        :pos: 21
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: ACVLDTRNP
        :pos: 23
        :width: 1
        :type: rw
        :default: 0
        :doc: AC Loopback Valid Train Pattern.
      - :name: ACDDLBYP
        :pos: 24
        :width: 5
        :type: rw
        :default: 0
        :doc: AC DDL Bypass.
      - :name: ACDDLLD
        :pos: 29
        :width: 1
        :type: rw
        :default: 0
        :doc: AC DDL Delay Select Dynamic Load.
      - :name: ACDCCBYP
        :pos: 30
        :width: 1
        :type: rw
        :default: 1
        :doc: AC Duty Cycle Correction Bypass.
      - :name: ACRDMODE
        :pos: 31
        :width: 1
        :type: rw
        :default: 0
        :doc: AC Loopback FIFO Read Mode.
    - :name: PGCR5
      :addr: 9
      :doc: PHY General Configuration Register 5
      :fields:
      - :name: FRQCHANGE
        :pos: 0
        :width: 1
        :type: rw
        :default: 0
        :doc: Frequency Change.
      - :name: FRQACT
        :pos: 1
        :width: 1
        :type: rw
        :default: 0
        :doc: Active Frequency.
      - :name: FFCDCAL
        :pos: 2
        :width: 1
        :type: rw
        :default: 0
        :doc: Fast Frequency Change Delay Calibration.
      - :name: FFCDFIEN
        :pos: 3
        :width: 1
        :type: rw
        :default: 0
        :doc: Fast Frequency Change DFI Enable.
      - :name: RESERVED_11_4
        :pos: 4
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: FRQBSEL
        :pos: 12
        :width: 4
        :type: rw
        :default: 0
        :doc: PLL Frequency B Select.
      - :name: FRQAT
        :pos: 16
        :width: 8
        :type: rw
        :default: 1
        :doc: Frequency A Ratio Term.
      - :name: FRQBT
        :pos: 24
        :width: 8
        :type: rw
        :default: 1
        :doc: Frequency B Ratio Term.
    - :name: PGCR6
      :addr: 10
      :doc: PHY General Configuration Register 6
      :fields:
      - :name: INHVT
        :pos: 0
        :width: 1
        :type: rw
        :default: 0
        :doc: VT Calculation Inhibit.
      - :name: FVT
        :pos: 1
        :width: 1
        :type: rw
        :default: 0
        :doc: Forced VT Compensation Trigger.
      - :name: RESERVED_2
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PARBVT
        :pos: 3
        :width: 1
        :type: rw
        :default: 0
        :doc: PAR Bit Delay VT Compensation.
      - :name: ACTNBVT
        :pos: 4
        :width: 1
        :type: rw
        :default: 0
        :doc: ACTN Bit Delay VT Compensation.
      - :name: A17BVT
        :pos: 5
        :width: 1
        :type: rw
        :default: 0
        :doc: A17 Bit Delay VT Compensation.
      - :name: A16BVT
        :pos: 6
        :width: 1
        :type: rw
        :default: 0
        :doc: A16 Bit Delay VT Compensation.
      - :name: CIDBVT
        :pos: 7
        :width: 1
        :type: rw
        :default: 0
        :doc: CID Bit Delay VT Compensation.
      - :name: CKBVT
        :pos: 8
        :width: 1
        :type: rw
        :default: 0
        :doc: CK Bit Delay VT Compensation.
      - :name: CSNBVT
        :pos: 9
        :width: 1
        :type: rw
        :default: 0
        :doc: CSN Bit Delay VT Compensation.
      - :name: CKEBVT
        :pos: 10
        :width: 1
        :type: rw
        :default: 0
        :doc: CKE Bit Delay VT Compensation.
      - :name: ODTBVT
        :pos: 11
        :width: 1
        :type: rw
        :default: 0
        :doc: ODT Bit Delay VT Compensation.
      - :name: A9_0BVT
        :pos: 12
        :width: 1
        :type: rw
        :default: 1
        :doc: A[9:0] Bit Delay VT Compensation.
      - :name: ACDLVT
        :pos: 13
        :width: 1
        :type: rw
        :default: 1
        :doc: AC  Address/Command Delay LCDL VT Compensation.
      - :name: A15_10BVT
        :pos: 14
        :width: 1
        :type: rw
        :default: 0
        :doc: A[15:10] Bit Delay VT Compensation.
      - :name: BABVT
        :pos: 15
        :width: 1
        :type: rw
        :default: 0
        :doc: BA/BG Bit Delay VT Compensation.
      - :name: DLDLMT
        :pos: 16
        :width: 8
        :type: rw
        :default: 1
        :doc: Delay Line VT Drift Limit.
      - :name: RESERVED_31_24
        :pos: 24
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: PGCR7
      :addr: 11
      :doc: PHY General Configuration Register 7
      :fields:
      - :name: ACTMODE
        :pos: 0
        :width: 1
        :type: rw
        :default: 0
        :doc: AC Test Mode.
      - :name: ACDTOSEL
        :pos: 1
        :width: 1
        :type: rw
        :default: 0
        :doc: AC Digital Test Output Select.
      - :name: ACRSVD_2
        :pos: 2
        :width: 1
        :type: rw
        :default: 0
        :doc: AC Special PHY Mode.
      - :name: ACDLDT
        :pos: 3
        :width: 1
        :type: rw
        :default: 0
        :doc: AC DDL Load Type.
      - :name: ACRCLKMD
        :pos: 4
        :width: 1
        :type: rw
        :default: 0
        :doc: AC Read Clock Mode.
      - :name: ACCALCLK
        :pos: 5
        :width: 1
        :type: rw
        :default: 0
        :doc: AC Calibration clock.
      - :name: ACDTOMUX
        :pos: 6
        :width: 1
        :type: rw
        :default: 0
        :doc: AC Digital Test Output Multiplex.
      - :name: CKNSTOPL
        :pos: 7
        :width: 1
        :type: rw
        :default: 0
        :doc: CKN Stop Low.
      - :name: RESERVED_15_8
        :pos: 8
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXTMODE
        :pos: 16
        :width: 1
        :type: rw
        :default: 0
        :doc: DATX8 Test Mode.
      - :name: DXGDBYP
        :pos: 17
        :width: 1
        :type: rw
        :default: 0
        :doc: Read DQS gate delay load bypass mode.
      - :name: DXQSDBYP
        :pos: 18
        :width: 1
        :type: rw
        :default: 1
        :doc: Read DQS/DQS# delay load bypass mode.
      - :name: DXDDLLDT
        :pos: 19
        :width: 1
        :type: rw
        :default: 0
        :doc: DX DDL Load Type.
      - :name: DXGSMD
        :pos: 20
        :width: 1
        :type: rw
        :default: 0
        :doc: Read DQS gating status mode.
      - :name: DXDTOSEL
        :pos: 21
        :width: 2
        :type: rw
        :default: 0
        :doc: DATX8 Digital Test Output Select.
      - :name: DXQSGSEL
        :pos: 23
        :width: 1
        :type: rw
        :default: 0
        :doc: DQS Gate Select.
      - :name: DXRCLKMD
        :pos: 24
        :width: 1
        :type: rw
        :default: 0
        :doc: DATX8 Read Clock Mode.
      - :name: DXCALCLK
        :pos: 25
        :width: 1
        :type: rw
        :default: 0
        :doc: DATX8 Calibration clock.
      - :name: DXDTOMUX
        :pos: 26
        :width: 1
        :type: rw
        :default: 0
        :doc: DATXn Digital Test Output Multiplex.
      - :name: DXRSVD
        :pos: 27
        :width: 4
        :type: rw
        :default: 0
        :doc: DX PHY Special Mode.
      - :name: WRPSTEX
        :pos: 31
        :width: 1
        :type: rw
        :default: 0
        :doc: Write Post-amble extension.
    - :name: PGCR8
      :addr: 12
      :doc: PHY General Configuration Register 8
      :fields:
      - :name: DCALSVAL
        :pos: 0
        :width: 9
        :type: rw
        :default: 256
        :doc: DDL Calibration Starting Value.
      - :name: DCALTYPE
        :pos: 9
        :width: 1
        :type: rw
        :default: 0
        :doc: DDL Calibration Type.
      - :name: RESERVED_31_10
        :pos: 10
        :width: 22
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: PGSR0
      :addr: 13
      :doc: PHY General Status Register 0
      :fields:
      - :name: IDONE
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Initialization Done.
      - :name: PLDONE
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: PLL Lock Done.
      - :name: DCDONE
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: Digital Delay Line (DDL) Calibration Done.
      - :name: ZCDONE
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: Impedance Calibration Done.
      - :name: DIDONE
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: DRAM Initialization Done.
      - :name: WLDONE
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Done.
      - :name: QSGDONE
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: DQS Gate Training Done.
      - :name: WLADONE
        :pos: 7
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Adjustment Done.
      - :name: RDDONE
        :pos: 8
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Bit Deskew Done.
      - :name: WDDONE
        :pos: 9
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Bit Deskew Done.
      - :name: REDONE
        :pos: 10
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Eye Training Done.
      - :name: WEDONE
        :pos: 11
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Eye Training Done.
      - :name: CADONE
        :pos: 12
        :width: 1
        :type: ro
        :default: 0
        :doc: CA Training Done.
      - :name: SRDDONE
        :pos: 13
        :width: 1
        :type: ro
        :default: 0
        :doc: Static Read Done.
      - :name: VDONE
        :pos: 14
        :width: 1
        :type: ro
        :default: 0
        :doc: VREF Training Done.
      - :name: RESERVED_18_15
        :pos: 15
        :width: 4
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: VERR
        :pos: 19
        :width: 1
        :type: ro
        :default: 0
        :doc: VREF Training Error.
      - :name: ZCERR
        :pos: 20
        :width: 1
        :type: ro
        :default: 0
        :doc: Impedance Calibration Error.
      - :name: WLERR
        :pos: 21
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Error.
      - :name: QSGERR
        :pos: 22
        :width: 1
        :type: ro
        :default: 0
        :doc: DQS Gate Training Error.
      - :name: WLAERR
        :pos: 23
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Adjustment Error.
      - :name: RDERR
        :pos: 24
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Bit Deskew Error.
      - :name: WDERR
        :pos: 25
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Bit Deskew Error.
      - :name: REERR
        :pos: 26
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Eye Training Error.
      - :name: WEERR
        :pos: 27
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Eye Training Error.
      - :name: CAERR
        :pos: 28
        :width: 1
        :type: ro
        :default: 0
        :doc: CA Training Error.
      - :name: CAWRN
        :pos: 29
        :width: 1
        :type: ro
        :default: 0
        :doc: CA Training Warning.
      - :name: SRDERR
        :pos: 30
        :width: 1
        :type: ro
        :default: 0
        :doc: Static Read Error.
      - :name: APLOCK
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: AC PLL Lock.
    - :name: PGSR1
      :addr: 14
      :doc: PHY General Status Register 1
      :fields:
      - :name: DLTDONE
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Delay Line Test Done.
      - :name: DLTCODE
        :pos: 1
        :width: 24
        :type: ro
        :default: 0
        :doc: Delay Line Test Code.
      - :name: RESERVED_28_25
        :pos: 25
        :width: 4
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: FFCDONE
        :pos: 29
        :width: 1
        :type: ro
        :default: 0
        :doc: Fast Frequency Change Done.
      - :name: VTSTOP
        :pos: 30
        :width: 1
        :type: ro
        :default: 0
        :doc: VT Stop.
      - :name: PARERR
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: RDIMM Parity Error.
    - :name: PTR0
      :addr: 16
      :doc: PHY Timing Register 0
      :fields:
      - :name: TPHYRST
        :pos: 0
        :width: 6
        :type: rw
        :default: 16
        :doc: PHY Reset Time.
      - :name: TPLLGS
        :pos: 6
        :width: 15
        :type: rw
        :default: 2134
        :doc: PLL Gear Shift Time.
      - :name: TPLLPD
        :pos: 21
        :width: 11
        :type: rw
        :default: 534
        :doc: PLL Power-Down Time.
    - :name: PTR1
      :addr: 17
      :doc: PHY Timing Register 1
      :fields:
      - :name: TPLLRST
        :pos: 0
        :width: 13
        :type: rw
        :default: 4800
        :doc: PLL Reset Time.
      - :name: RESERVED_14_13
        :pos: 13
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: TPLLLOCK
        :pos: 15
        :width: 17
        :type: rw
        :default: 53334
        :doc: PLL Lock Time.
    - :name: PTR2
      :addr: 18
      :doc: PHY Timing Register 2
      :fields:
      - :name: TCALON
        :pos: 0
        :width: 5
        :type: rw
        :default: 15
        :doc: Calibration On Time.
      - :name: TCALS
        :pos: 5
        :width: 5
        :type: rw
        :default: 15
        :doc: Calibration Setup Time.
      - :name: TCALH
        :pos: 10
        :width: 5
        :type: rw
        :default: 15
        :doc: Calibration Hold Time.
      - :name: TWLDLYS
        :pos: 15
        :width: 5
        :type: rw
        :default: 16
        :doc: Write Leveling Delay Settling Time.
      - :name: RESERVED_31_20
        :pos: 20
        :width: 12
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: PTR3
      :addr: 19
      :doc: PHY Timing Register 3
      :fields:
      - :name: TDINIT0
        :pos: 0
        :width: 20
        :type: rw
        :default: 533334
        :doc: DRAM Initialization Time 0.
      - :name: TDINIT1
        :pos: 20
        :width: 10
        :type: rw
        :default: 384
        :doc: DRAM Initialization Time 1.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: PTR4
      :addr: 20
      :doc: PHY Timing Register 4
      :fields:
      - :name: TDINIT2
        :pos: 0
        :width: 18
        :type: rw
        :default: 213334
        :doc: DRAM Initialization Time 2.
      - :name: TDINIT3
        :pos: 18
        :width: 11
        :type: rw
        :default: 800
        :doc: DRAM Initialization Time 3.
      - :name: RESERVED_31_29
        :pos: 29
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: PTR5
      :addr: 21
      :doc: PHY Timing Register 5
      :fields:
      - :name: TPLLFFCGS
        :pos: 0
        :width: 12
        :type: rw
        :default: 854
        :doc: PLL Fast Frequency Change Gear Shift Time.
      - :name: RESERVED_13_12
        :pos: 12
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: TPLLFFCRGS
        :pos: 14
        :width: 10
        :type: rw
        :default: 427
        :doc: PLL Fast Frequency Change Relock Gear Shift Time.
      - :name: RESERVED_25_24
        :pos: 24
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: TPLLFRQSEL
        :pos: 26
        :width: 6
        :type: rw
        :default: 8
        :doc: PLL Fast Frequency Change Frequency Select Time.
    - :name: PTR6
      :addr: 22
      :doc: PHY Timing Register 6
      :fields:
      - :name: TPLLRLCK1
        :pos: 0
        :width: 14
        :type: rw
        :default: 5336
        :doc: PLL Re-lock Time 1.
      - :name: RESERVED_31_14
        :pos: 14
        :width: 18
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: PLLCR0
      :addr: 26
      :doc: PLL Control Register 0 (Type B PLL only)
      :fields:
      - :name: DTC
        :pos: 0
        :width: 4
        :type: ro
        :default: 0
        :doc: Digital Test Control.
      - :name: ATC
        :pos: 4
        :width: 4
        :type: ro
        :default: 0
        :doc: Analog Test Control.
      - :name: ATOEN
        :pos: 8
        :width: 4
        :type: ro
        :default: 0
        :doc: Analog Test Enable.
      - :name: GSHIFT
        :pos: 12
        :width: 1
        :type: ro
        :default: 0
        :doc: Gear Shift.
      - :name: CPIC
        :pos: 13
        :width: 4
        :type: ro
        :default: 0
        :doc: Charge Pump Integrating Current Control.
      - :name: CPPC
        :pos: 17
        :width: 6
        :type: ro
        :default: 0
        :doc: Charge Pump Proportional Current Control.
      - :name: RLOCKM
        :pos: 23
        :width: 1
        :type: ro
        :default: 0
        :doc: Relock Mode.
      - :name: FRQSEL
        :pos: 24
        :width: 4
        :type: ro
        :default: 0
        :doc: PLL Frequency Select.
      - :name: RSTOPM
        :pos: 28
        :width: 1
        :type: ro
        :default: 0
        :doc: Reference Stop Mode.
      - :name: PLLPD
        :pos: 29
        :width: 1
        :type: ro
        :default: 0
        :doc: PLL Power Down.
      - :name: PLLRST
        :pos: 30
        :width: 1
        :type: ro
        :default: 0
        :doc: PLL Reset.
      - :name: PLLBYP
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: PLL Bypass.
    - :name: PLLCR1
      :addr: 27
      :doc: PLL Control Register 1 (Type B PLL only)
      :fields:
      - :name: LOCKDS
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Lock Detector Select.
      - :name: LOCKCS
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Lock Detector Counter Select.
      - :name: LOCKPS
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: Lock Detector Phase Select.
      - :name: BYPVDD
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: PLL VDD voltage level control.
      - :name: BYPVREGDIG
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Bypass PLL vreg_dig.
      - :name: BYPVREGCP
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: Bypass PLL vreg_cp.
      - :name: RESERVED_15_6
        :pos: 6
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PLLPROG
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Connects to the PLL PLL_PROG bus.
    - :name: PLLCR2
      :addr: 28
      :doc: PLL Control Register 2 (Type B PLL only)
      :fields:
      - :name: PLLCTRL_31_0
        :pos: 0
        :width: 32
        :type: ro
        :default: 0
        :doc: Connects to bits [31:0] of the PLL general control bus PLL_CTRL..
    - :name: PLLCR3
      :addr: 29
      :doc: PLL Control Register 3 (Type B PLL only)
      :fields:
      - :name: PLLCTRL_63_32
        :pos: 0
        :width: 32
        :type: ro
        :default: 0
        :doc: Connects to bits [63:32] of the PLL general control bus PLL_CTRL..
    - :name: PLLCR4
      :addr: 30
      :doc: PLL Control Register 4 (Type B PLL only)
      :fields:
      - :name: PLLCTRL_95_64
        :pos: 0
        :width: 32
        :type: ro
        :default: 0
        :doc: Connects to bits [95:64] of the PLL general control bus PLL_CTRL..
    - :name: PLLCR5
      :addr: 31
      :doc: PLL Control Register 5 (Type B PLL only)
      :fields:
      - :name: PLLCTRL_103_96
        :pos: 0
        :width: 8
        :type: ro
        :default: 0
        :doc: Connects to bits [103:96] of the PLL general control bus PLL_CTRL..
      - :name: RESERVED_31_8
        :pos: 8
        :width: 24
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: PLLCR
      :addr: 32
      :doc: PLL Control Register (Type A PLL only)
      :fields:
      - :name: DTC
        :pos: 0
        :width: 3
        :type: rw
        :default: 0
        :doc: Digital Test Control.
      - :name: ATC
        :pos: 3
        :width: 4
        :type: rw
        :default: 0
        :doc: Analog Test Control.
      - :name: ATOEN
        :pos: 7
        :width: 4
        :type: rw
        :default: 0
        :doc: Analog Test Enable.
      - :name: GSHIFT
        :pos: 11
        :width: 1
        :type: rw
        :default: 0
        :doc: Gear Shift.
      - :name: CPIC
        :pos: 12
        :width: 2
        :type: rw
        :default: 0
        :doc: Charge Pump Integrating Current Control.
      - :name: CPPC
        :pos: 14
        :width: 4
        :type: rw
        :default: 14
        :doc: Charge Pump Proportional Current Control.
      - :name: RGSHIFT
        :pos: 18
        :width: 1
        :type: rw
        :default: 0
        :doc: Relock Gear Shift.
      - :name: FRQSEL
        :pos: 19
        :width: 2
        :type: rw
        :default: 0
        :doc: PLL Frequency Select.
      - :name: RGVINT
        :pos: 21
        :width: 1
        :type: rw
        :default: 0
        :doc: Relock Gear VINT.
      - :name: LOCKDS
        :pos: 22
        :width: 1
        :type: rw
        :default: 0
        :doc: Lock Detector Select.
      - :name: LOCKCS
        :pos: 23
        :width: 1
        :type: rw
        :default: 0
        :doc: Lock Detector Counter Select.
      - :name: LOCKPS
        :pos: 24
        :width: 1
        :type: rw
        :default: 0
        :doc: Lock Detector Phase Select.
      - :name: RESERVED_28_25
        :pos: 25
        :width: 4
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PLLPD
        :pos: 29
        :width: 1
        :type: rw
        :default: 0
        :doc: PLL Power Down.
      - :name: PLLRST
        :pos: 30
        :width: 1
        :type: rw
        :default: 0
        :doc: PLL Reset.
      - :name: PLLBYP
        :pos: 31
        :width: 1
        :type: rw
        :default: 0
        :doc: PLL Bypass.
    - :name: DXCCR
      :addr: 34
      :doc: DATX8 Common Configuration Register
      :fields:
      - :name: DXODT
        :pos: 0
        :width: 1
        :type: rw
        :default: 0
        :doc: Data On-Die Termination.
      - :name: DXIOM
        :pos: 1
        :width: 1
        :type: rw
        :default: 0
        :doc: Data I/O Mode.
      - :name: MDLEN
        :pos: 2
        :width: 1
        :type: rw
        :default: 1
        :doc: Master Delay Line Enable.
      - :name: DQSGLB
        :pos: 3
        :width: 2
        :type: rw
        :default: 0
        :doc: Read DQS Gate I/O Loopback.
      - :name: DQSRES
        :pos: 5
        :width: 4
        :type: rw
        :default: 4
        :doc: DQS Resistor.
      - :name: DQSNRES
        :pos: 9
        :width: 4
        :type: rw
        :default: 12
        :doc: DQS# Resistor.
      - :name: DXSR
        :pos: 13
        :width: 2
        :type: rw
        :default: 0
        :doc: Data Slew Rate.
      - :name: MSBUDQ
        :pos: 15
        :width: 3
        :type: rw
        :default: 0
        :doc: Most Significant Byte Unused DQs.
      - :name: RESERVED_19_18
        :pos: 18
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: QSCNTENCTL
        :pos: 20
        :width: 1
        :type: rw
        :default: 0
        :doc: QS Counter Enable Control.
      - :name: UDQIOM
        :pos: 21
        :width: 1
        :type: rw
        :default: 0
        :doc: Unused DQ I/O Mode.
      - :name: QSCNTEN
        :pos: 22
        :width: 1
        :type: rw
        :default: 1
        :doc: QS Counter Enable.
      - :name: DXDCCBYP
        :pos: 23
        :width: 1
        :type: rw
        :default: 1
        :doc: DATX8 Duty Cycle Correction Bypass.
      - :name: RESERVED_28_24
        :pos: 24
        :width: 5
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: RKLOOP
        :pos: 29
        :width: 1
        :type: rw
        :default: 1
        :doc: Rank looping (per-rank eye centering) enable.
      - :name: X4DQSMD
        :pos: 30
        :width: 1
        :type: ro
        :default: 0
        :doc: X4 DQS Mode.
      - :name: X4MODE
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: X4 SDRAM Mode.
    - :name: DSGCR
      :addr: 36
      :doc: DDR System General Configuration Register
      :fields:
      - :name: PUREN
        :pos: 0
        :width: 1
        :type: rw
        :default: 1
        :doc: PHY Update Request Enable.
      - :name: BDISEN
        :pos: 1
        :width: 1
        :type: rw
        :default: 1
        :doc: Byte Disable Enable.
      - :name: CTLZUEN
        :pos: 2
        :width: 1
        :type: rw
        :default: 0
        :doc: Controller Impedance Update Enable.
      - :name: LPIOPD
        :pos: 3
        :width: 1
        :type: rw
        :default: 1
        :doc: Low Power I/O Power Down.
      - :name: LPPLLPD
        :pos: 4
        :width: 1
        :type: rw
        :default: 1
        :doc: Low Power PLL Power Down.
      - :name: CUAEN
        :pos: 5
        :width: 1
        :type: rw
        :default: 0
        :doc: Controller Update Acknowledge Enable.
      - :name: DQSGX
        :pos: 6
        :width: 2
        :type: rw
        :default: 0
        :doc: DQS Gate Extension.
      - :name: PUAD
        :pos: 8
        :width: 4
        :type: rw
        :default: 0
        :doc: PHY Update Acknowledge Delay.
      - :name: DTOODT
        :pos: 12
        :width: 1
        :type: rw
        :default: 0
        :doc: DTO On-Die Termination.
      - :name: RESERVED_13
        :pos: 13
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DTOPDR
        :pos: 14
        :width: 1
        :type: rw
        :default: 1
        :doc: DTO Power Down Receiver.
      - :name: DTOIOM
        :pos: 15
        :width: 1
        :type: rw
        :default: 0
        :doc: DTO I/O Mode.
      - :name: DTOOE
        :pos: 16
        :width: 1
        :type: rw
        :default: 0
        :doc: DTO Output Enable.
      - :name: ATOAE
        :pos: 17
        :width: 1
        :type: rw
        :default: 0
        :doc: ATO Analog Test Enable.
      - :name: WRRMODE
        :pos: 18
        :width: 1
        :type: rw
        :default: 1
        :doc: Write Path Rise-to-Rise Mode.
      - :name: SDRMODE
        :pos: 19
        :width: 2
        :type: rw
        :default: 0
        :doc: Single Data Rate Mode.
      - :name: RSTOE
        :pos: 21
        :width: 1
        :type: rw
        :default: 1
        :doc: SDRAM Reset Output Enable.
      - :name: RRRMODE
        :pos: 22
        :width: 1
        :type: rw
        :default: 1
        :doc: Read Path Rise-to-Rise Mode.
      - :name: PHYZUEN
        :pos: 23
        :width: 1
        :type: rw
        :default: 0
        :doc: PHY Impedance Update Enable.
      - :name: LPACIOPD
        :pos: 24
        :width: 1
        :type: rw
        :default: 0
        :doc: Low Power AC I/O Power Down.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: ODTCR
      :addr: 38
      :doc: ODT Configuration Register
      :fields:
      - :name: RDODT
        :pos: 0
        :width: 2
        :type: rw
        :default: 0
        :doc: Read ODT.
      - :name: RDODT_RSVD
        :pos: 2
        :width: 10
        :type: ro
        :default: 0
        :doc: Read ODT Reserved
      - :name: RESERVED_15_12
        :pos: 12
        :width: 4
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: WRODT
        :pos: 16
        :width: 2
        :type: rw
        :default: 1
        :doc: Write ODT.
      - :name: WRODT_RSVD
        :pos: 18
        :width: 10
        :type: ro
        :default: 0
        :doc: Write ODT Reserved
      - :name: RESERVED_31_28
        :pos: 28
        :width: 4
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: AACR
      :addr: 40
      :doc: Anti-Aging Control Register
      :fields:
      - :name: AATR
        :pos: 0
        :width: 30
        :type: rw
        :default: 255
        :doc: Anti-Aging Toggle Rate.
      - :name: AAENC
        :pos: 30
        :width: 1
        :type: rw
        :default: 0
        :doc: Anti-Aging Enable Control.
      - :name: AAOENC
        :pos: 31
        :width: 1
        :type: rw
        :default: 0
        :doc: Anti-Aging PAD Output Enable Control.
    - :name: GPR0
      :addr: 48
      :doc: General Purpose Register 0
      :fields:
      - :name: GPR0
        :pos: 0
        :width: 32
        :type: rw
        :default: 0
        :doc: General Purpose Register 0.
    - :name: GPR1
      :addr: 49
      :doc: General Purpose Register 1
      :fields:
      - :name: GPR1
        :pos: 0
        :width: 32
        :type: rw
        :default: 0
        :doc: General Purpose Register 1.
    - :name: DCR
      :addr: 64
      :doc: DRAM Configuration Register
      :fields:
      - :name: DDRMD
        :pos: 0
        :width: 3
        :type: rw
        :default: 3
        :doc: DDR Mode.
      - :name: DDR8BNK
        :pos: 3
        :width: 1
        :type: rw
        :default: 1
        :doc: DDR 8-Bank.
      - :name: PDQ
        :pos: 4
        :width: 3
        :type: rw
        :default: 0
        :doc: Primary DQ.
      - :name: MPRDQ
        :pos: 7
        :width: 1
        :type: rw
        :default: 0
        :doc: Multi-Purpose Register (MPR) DQ.
      - :name: DDRTYPE
        :pos: 8
        :width: 2
        :type: rw
        :default: 0
        :doc: DDR Type.
      - :name: BYTEMASK
        :pos: 10
        :width: 8
        :type: rw
        :default: 1
        :doc: Byte Mask.
      - :name: RESERVED_26_18
        :pos: 18
        :width: 9
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: NOSRA
        :pos: 27
        :width: 1
        :type: rw
        :default: 0
        :doc: No Simultaneous Rank Access.
      - :name: DDR2T
        :pos: 28
        :width: 1
        :type: rw
        :default: 0
        :doc: DDR 2T Timing.
      - :name: UDIMM
        :pos: 29
        :width: 1
        :type: rw
        :default: 0
        :doc: Un-buffered DIMM Address Mirroring.
      - :name: UBG
        :pos: 30
        :width: 1
        :type: rw
        :default: 0
        :doc: Un-used Bank Group.
      - :name: RESERVED_31
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DTPR0
      :addr: 68
      :doc: DRAM Timing Parameters Register 0
      :fields:
      - :name: TRTP
        :pos: 0
        :width: 4
        :type: rw
        :default: 8
        :doc: Internal read to precharge command delay.
      - :name: RESERVED_7_4
        :pos: 4
        :width: 4
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: TRP
        :pos: 8
        :width: 7
        :type: rw
        :default: 14
        :doc: Precharge command period.
      - :name: RESERVED_15
        :pos: 15
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: TRAS
        :pos: 16
        :width: 7
        :type: rw
        :default: 36
        :doc: Activate to precharge command delay.
      - :name: RESERVED_23
        :pos: 23
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: TRRD
        :pos: 24
        :width: 6
        :type: rw
        :default: 7
        :doc: Activate to activate command delay (different banks).
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DTPR1
      :addr: 69
      :doc: DRAM Timing Parameters Register 1
      :fields:
      - :name: TMRD
        :pos: 0
        :width: 5
        :type: rw
        :default: 6
        :doc: Load mode cycle time.
      - :name: RESERVED_7_5
        :pos: 5
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: TMOD
        :pos: 8
        :width: 3
        :type: rw
        :default: 4
        :doc: Load mode update delay.
      - :name: RESERVED_15_11
        :pos: 11
        :width: 5
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: TFAW
        :pos: 16
        :width: 8
        :type: rw
        :default: 38
        :doc: 4-bank activate period.
      - :name: TWLMRD
        :pos: 24
        :width: 6
        :type: rw
        :default: 40
        :doc: Minimum delay from when write leveling mode is programmed to the first
          DQS/DQS# rising edge..
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DTPR2
      :addr: 70
      :doc: DRAM Timing Parameters Register 2
      :fields:
      - :name: TXS
        :pos: 0
        :width: 10
        :type: rw
        :default: 512
        :doc: Self refresh exit delay.
      - :name: RESERVED_15_10
        :pos: 10
        :width: 6
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: TCKE
        :pos: 16
        :width: 4
        :type: rw
        :default: 6
        :doc: CKE minimum pulse width.
      - :name: RESERVED_23_20
        :pos: 20
        :width: 4
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: TRTODT
        :pos: 24
        :width: 1
        :type: rw
        :default: 0
        :doc: Read to ODT delay.
      - :name: RESERVED_27_25
        :pos: 25
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: TRTW
        :pos: 28
        :width: 1
        :type: rw
        :default: 0
        :doc: Read to Write command delay.
      - :name: RESERVED_31_29
        :pos: 29
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DTPR3
      :addr: 71
      :doc: DRAM Timing Parameters Register 3
      :fields:
      - :name: TDQSCK
        :pos: 0
        :width: 3
        :type: rw
        :default: 1
        :doc: DQS output access time from CK/CK#.
      - :name: RESERVED_7_3
        :pos: 3
        :width: 5
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: TDQSCKMAX
        :pos: 8
        :width: 3
        :type: rw
        :default: 1
        :doc: Maximum DQS output access time from CK/CK#.
      - :name: RESERVED_15_11
        :pos: 11
        :width: 5
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: TDLLK
        :pos: 16
        :width: 10
        :type: rw
        :default: 384
        :doc: DLL locking time.
      - :name: TCCD
        :pos: 26
        :width: 3
        :type: rw
        :default: 0
        :doc: Read to read and write to write command delay.
      - :name: TOFDX
        :pos: 29
        :width: 3
        :type: rw
        :default: 0
        :doc: ODT turn-off delay extension.
    - :name: DTPR4
      :addr: 72
      :doc: DRAM Timing Parameters Register 4
      :fields:
      - :name: TXP
        :pos: 0
        :width: 5
        :type: rw
        :default: 26
        :doc: Power down exit delay.
      - :name: RESERVED_7_5
        :pos: 5
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: TWLO
        :pos: 8
        :width: 4
        :type: rw
        :default: 8
        :doc: Write leveling output delay.
      - :name: RESERVED_15_12
        :pos: 12
        :width: 4
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: TRFC
        :pos: 16
        :width: 10
        :type: rw
        :default: 374
        :doc: Refresh-to-Refresh.
      - :name: RESERVED_27_26
        :pos: 26
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: TAOND_TAOFD
        :pos: 28
        :width: 2
        :type: rw
        :default: 0
        :doc: ODT turn-on/turn-off delays.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DTPR5
      :addr: 73
      :doc: DRAM Timing Parameters Register 5
      :fields:
      - :name: TWTR
        :pos: 0
        :width: 5
        :type: rw
        :default: 8
        :doc: Internal write to read command delay.
      - :name: RESERVED_7_5
        :pos: 5
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: TRCD
        :pos: 8
        :width: 7
        :type: rw
        :default: 14
        :doc: Activate to read or write delay.
      - :name: RESERVED_15
        :pos: 15
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: TRC
        :pos: 16
        :width: 8
        :type: rw
        :default: 50
        :doc: Activate to activate command delay (same bank).
      - :name: RESERVED_31_24
        :pos: 24
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DTPR6
      :addr: 74
      :doc: DRAM Timing Parameters Register 6
      :fields:
      - :name: PUBRL
        :pos: 0
        :width: 6
        :type: rw
        :default: 5
        :doc: PUB Read Latency.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PUBWL
        :pos: 8
        :width: 6
        :type: rw
        :default: 5
        :doc: PUB Write Latency.
      - :name: RESERVED_29_14
        :pos: 14
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PUBRLEN
        :pos: 30
        :width: 1
        :type: rw
        :default: 0
        :doc: PUB Read Latency Enable.
      - :name: PUBWLEN
        :pos: 31
        :width: 1
        :type: rw
        :default: 0
        :doc: PUB Write Latency Enable.
    - :name: RDIMMGCR0
      :addr: 80
      :doc: RDIMM General Configuration Register 0
      :fields:
      - :name: RDIMM
        :pos: 0
        :width: 1
        :type: rw
        :default: 0
        :doc: Registered DIMM.
      - :name: ERRNOREG
        :pos: 1
        :width: 1
        :type: rw
        :default: 0
        :doc: Parity Error No Registering.
      - :name: SOPERR
        :pos: 2
        :width: 1
        :type: rw
        :default: 0
        :doc: Stop on Parity Error.
      - :name: PERRDIS
        :pos: 3
        :width: 1
        :type: rw
        :default: 0
        :doc: Parity Error Disable.
      - :name: RESERVED_13_4
        :pos: 4
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PARINODT
        :pos: 14
        :width: 1
        :type: rw
        :default: 0
        :doc: PAR_IN On-Die Termination.
      - :name: RESERVED_15
        :pos: 15
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PARINPDR
        :pos: 16
        :width: 1
        :type: rw
        :default: 1
        :doc: PAR_IN Power Down Receiver.
      - :name: PARINIOM
        :pos: 17
        :width: 1
        :type: rw
        :default: 0
        :doc: PAR_IN I/O Mode.
      - :name: LRDIMM
        :pos: 18
        :width: 1
        :type: rw
        :default: 0
        :doc: Load Reduced DIMM.
      - :name: ERROUTODT
        :pos: 19
        :width: 1
        :type: rw
        :default: 0
        :doc: ERROUT# On-Die Termination.
      - :name: RESERVED_20
        :pos: 20
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: ERROUTPDR
        :pos: 21
        :width: 1
        :type: rw
        :default: 0
        :doc: ERROUT# Power Down Receiver.
      - :name: ERROUTIOM
        :pos: 22
        :width: 1
        :type: rw
        :default: 1
        :doc: ERROUT# I/O Mode.
      - :name: ERROUTOE
        :pos: 23
        :width: 1
        :type: rw
        :default: 0
        :doc: ERROUT# Output Enable.
      - :name: RDIMMODT
        :pos: 24
        :width: 1
        :type: rw
        :default: 0
        :doc: RDIMM Outputs On-Die Termination.
      - :name: RESERVED_25
        :pos: 25
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: RDIMMPDR
        :pos: 26
        :width: 1
        :type: rw
        :default: 1
        :doc: RDIMM Outputs Power Down Receiver.
      - :name: RDIMMIOM
        :pos: 27
        :width: 1
        :type: rw
        :default: 1
        :doc: RDIMM Outputs I/O Mode.
      - :name: QCSENOE
        :pos: 28
        :width: 1
        :type: rw
        :default: 1
        :doc: QCSEN# Output Enable.
      - :name: MIRROROE
        :pos: 29
        :width: 1
        :type: rw
        :default: 1
        :doc: MIRROR Output Enable.
      - :name: QCSEN
        :pos: 30
        :width: 1
        :type: rw
        :default: 0
        :doc: RDMIMM Quad CS Enable.
      - :name: MIRROR
        :pos: 31
        :width: 1
        :type: rw
        :default: 0
        :doc: RDIMM Mirror.
    - :name: RDIMMGCR1
      :addr: 81
      :doc: RDIMM General Configuration Register 1
      :fields:
      - :name: TBCSTAB
        :pos: 0
        :width: 14
        :type: rw
        :default: 3200
        :doc: Stabilization time.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: TBCMRD
        :pos: 16
        :width: 3
        :type: rw
        :default: 0
        :doc: Command word to command word programming delay.
      - :name: RESERVED_19
        :pos: 19
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: TBCMRD_L
        :pos: 20
        :width: 3
        :type: rw
        :default: 0
        :doc: Command word to command word programming delay.
      - :name: RESERVED_23
        :pos: 23
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: TBCMRD_L2
        :pos: 24
        :width: 3
        :type: rw
        :default: 0
        :doc: Command word to command word programming delay.
      - :name: RESERVED_27
        :pos: 27
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: A17BID
        :pos: 28
        :width: 4
        :type: rw
        :default: 0
        :doc: Address [17] B-side Inversion Disable.
    - :name: RDIMMGCR2
      :addr: 82
      :doc: RDIMM General Configuration Register 2
      :fields:
      - :name: CRINIT
        :pos: 0
        :width: 32
        :type: rw
        :default: 67108799
        :doc: Control Registers Initialization Enable.
    - :name: RDIMMCR0
      :addr: 84
      :doc: RDIMM Control Register 0 (DDR3)
      :fields:
      - :name: RC0
        :pos: 0
        :width: 4
        :type: rw
        :default: 0
        :doc: Control Word 0.
      - :name: RC1
        :pos: 4
        :width: 4
        :type: rw
        :default: 0
        :doc: Control Word 1.
      - :name: RC2
        :pos: 8
        :width: 4
        :type: rw
        :default: 0
        :doc: Control Word 2.
      - :name: RC3
        :pos: 12
        :width: 4
        :type: rw
        :default: 0
        :doc: Control Word 3.
      - :name: RC4
        :pos: 16
        :width: 4
        :type: rw
        :default: 0
        :doc: Control Word 4.
      - :name: RC5
        :pos: 20
        :width: 4
        :type: rw
        :default: 0
        :doc: Control Word 5.
      - :name: RC6
        :pos: 24
        :width: 4
        :type: rw
        :default: 0
        :doc: Control Word 6.
      - :name: RC7
        :pos: 28
        :width: 4
        :type: rw
        :default: 0
        :doc: Control Word 7.
    - :name: RDIMMCR0_DDR4
      :addr: 84
      :doc: RDIMM Control Register 0 (DDR4)
      :fields:
      - :name: RC0
        :pos: 0
        :width: 4
        :type: rw
        :default: 0
        :doc: Control Word 0.
      - :name: RC1
        :pos: 4
        :width: 4
        :type: rw
        :default: 0
        :doc: Control Word 1.
      - :name: RC2
        :pos: 8
        :width: 4
        :type: rw
        :default: 0
        :doc: Control Word 2.
      - :name: RC3
        :pos: 12
        :width: 4
        :type: rw
        :default: 0
        :doc: Control Word 3.
      - :name: RC4
        :pos: 16
        :width: 4
        :type: rw
        :default: 0
        :doc: Control Word 4.
      - :name: RC5
        :pos: 20
        :width: 4
        :type: rw
        :default: 0
        :doc: Control Word 5.
      - :name: RC6
        :pos: 24
        :width: 4
        :type: rw
        :default: 0
        :doc: Control Word 6.
      - :name: RC7
        :pos: 28
        :width: 4
        :type: rw
        :default: 0
        :doc: Control Word 7.
    - :name: RDIMMCR1
      :addr: 85
      :doc: RDIMM Control Register 1 (DDR3)
      :fields:
      - :name: RC8
        :pos: 0
        :width: 4
        :type: rw
        :default: 0
        :doc: Control Word 8.
      - :name: RC9
        :pos: 4
        :width: 4
        :type: rw
        :default: 0
        :doc: Control Word 9.
      - :name: RC10
        :pos: 8
        :width: 4
        :type: rw
        :default: 0
        :doc: Control Word 10.
      - :name: RC11
        :pos: 12
        :width: 4
        :type: rw
        :default: 0
        :doc: Control Word 11.
      - :name: RC12
        :pos: 16
        :width: 4
        :type: rw
        :default: 0
        :doc: Control Word 12.
      - :name: RC13
        :pos: 20
        :width: 4
        :type: rw
        :default: 0
        :doc: Control Word 13.
      - :name: RC14
        :pos: 24
        :width: 4
        :type: rw
        :default: 0
        :doc: Control Word 14.
      - :name: RC15
        :pos: 28
        :width: 4
        :type: rw
        :default: 0
        :doc: Control Word 15.
    - :name: RDIMMCR1_DDR4
      :addr: 85
      :doc: RDIMM Control Register 1 (DDR4)
      :fields:
      - :name: RC8
        :pos: 0
        :width: 4
        :type: rw
        :default: 0
        :doc: Control Word 8.
      - :name: RC9
        :pos: 4
        :width: 4
        :type: rw
        :default: 0
        :doc: Control Word 9.
      - :name: RC10
        :pos: 8
        :width: 4
        :type: rw
        :default: 0
        :doc: Control Word 10.
      - :name: RC11
        :pos: 12
        :width: 4
        :type: rw
        :default: 0
        :doc: Control Word 11.
      - :name: RC12
        :pos: 16
        :width: 4
        :type: rw
        :default: 0
        :doc: Control Word 12.
      - :name: RC13
        :pos: 20
        :width: 4
        :type: rw
        :default: 0
        :doc: Control Word 13.
      - :name: RC14
        :pos: 24
        :width: 4
        :type: rw
        :default: 0
        :doc: Control Word 14.
      - :name: RC15
        :pos: 28
        :width: 4
        :type: rw
        :default: 0
        :doc: Control Word 15.
    - :name: RDIMMCR2
      :addr: 86
      :doc: RDIMM Control Register 2
      :fields:
      - :name: RC1X
        :pos: 0
        :width: 8
        :type: rw
        :default: 0
        :doc: Control Word RC1X.
      - :name: RC2X
        :pos: 8
        :width: 8
        :type: rw
        :default: 0
        :doc: Control Word RC2X.
      - :name: RC3X
        :pos: 16
        :width: 8
        :type: rw
        :default: 0
        :doc: Control Word RC3X.
      - :name: RC4X
        :pos: 24
        :width: 8
        :type: rw
        :default: 0
        :doc: Control Word RC4X.
    - :name: RDIMMCR3
      :addr: 87
      :doc: RDIMM Control Register 3
      :fields:
      - :name: RC5X
        :pos: 0
        :width: 8
        :type: rw
        :default: 0
        :doc: Control Word RC5X.
      - :name: RC6X
        :pos: 8
        :width: 8
        :type: rw
        :default: 0
        :doc: Control Word RC6X.
      - :name: RC7X
        :pos: 16
        :width: 8
        :type: rw
        :default: 0
        :doc: Control Word RC7X.
      - :name: RC8X
        :pos: 24
        :width: 8
        :type: rw
        :default: 0
        :doc: Control Word RC8X.
    - :name: RDIMMCR4
      :addr: 88
      :doc: RDIMM Control Register 4
      :fields:
      - :name: RC9X
        :pos: 0
        :width: 8
        :type: rw
        :default: 0
        :doc: Control Word RC9X.
      - :name: RCAX
        :pos: 8
        :width: 8
        :type: rw
        :default: 0
        :doc: Control Word RCAX.
      - :name: RCBX
        :pos: 16
        :width: 8
        :type: rw
        :default: 0
        :doc: Control Word RB3X.
      - :name: RCXX
        :pos: 24
        :width: 8
        :type: rw
        :default: 0
        :doc: Control Word RCXX.
    - :name: SCHCR0
      :addr: 90
      :doc: Scheduler Command Register 0
      :fields:
      - :name: SCHTRIG
        :pos: 0
        :width: 4
        :type: rw
        :default: 0
        :doc: Scheduler Command Trigger.
      - :name: CMD
        :pos: 4
        :width: 4
        :type: rw
        :default: 0
        :doc: Scheduler Command.
      - :name: SP_CMD
        :pos: 8
        :width: 4
        :type: rw
        :default: 0
        :doc: Scheduler Special Commands.
      - :name: RESERVED_13_12
        :pos: 12
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: SCHDQV
        :pos: 14
        :width: 18
        :type: rw
        :default: 0
        :doc: Scheduler Command DQ Value.
    - :name: SCHCR1
      :addr: 91
      :doc: Scheduler Command Register 1
      :fields:
      - :name: RESERVED_1_0
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: ALLRANK
        :pos: 2
        :width: 1
        :type: rw
        :default: 0
        :doc: All Ranks Enabled.
      - :name: RESERVED_3
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: SCBK
        :pos: 4
        :width: 2
        :type: rw
        :default: 0
        :doc: Scheduler Command Bank Address.
      - :name: SCBG
        :pos: 6
        :width: 2
        :type: rw
        :default: 0
        :doc: Scheduler Command Bank Group.
      - :name: SCADDR
        :pos: 8
        :width: 20
        :type: rw
        :default: 0
        :doc: Scheduler Command Address.
      - :name: SCRNK
        :pos: 28
        :width: 4
        :type: rw
        :default: 0
        :doc: Scheduler Rank Address.
    - :name: MR0
      :addr: 96
      :doc: DDR3 Mode Register 0
      :fields:
      - :name: BL
        :pos: 0
        :width: 2
        :type: rw
        :default: 2
        :doc: Burst Length.
      - :name: CL_2
        :pos: 2
        :width: 1
        :type: rw
        :default: 0
        :doc: CAS Latency.
      - :name: BT
        :pos: 3
        :width: 1
        :type: rw
        :default: 0
        :doc: Burst Type.
      - :name: CL_6_4
        :pos: 4
        :width: 3
        :type: rw
        :default: 5
        :doc: CAS Latency.
      - :name: TM
        :pos: 7
        :width: 1
        :type: rw
        :default: 0
        :doc: Operating Mode.
      - :name: DR
        :pos: 8
        :width: 1
        :type: rw
        :default: 0
        :doc: DLL Reset.
      - :name: WR
        :pos: 9
        :width: 3
        :type: rw
        :default: 5
        :doc: Write Recovery.
      - :name: PD
        :pos: 12
        :width: 1
        :type: rw
        :default: 0
        :doc: Power-Down Control.
      - :name: RSVD_15_13
        :pos: 13
        :width: 3
        :type: rw
        :default: 0
        :doc: JEDEC Reserved.
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: MR0_DDR4
      :addr: 96
      :doc: DDR4 Mode Register 0
      :fields:
      - :name: BL
        :pos: 0
        :width: 2
        :type: rw
        :default: 2
        :doc: Burst Length.
      - :name: CL_2
        :pos: 2
        :width: 1
        :type: rw
        :default: 0
        :doc: CAS Latency.
      - :name: BT
        :pos: 3
        :width: 1
        :type: rw
        :default: 0
        :doc: Burst Type.
      - :name: CL_6_4
        :pos: 4
        :width: 3
        :type: rw
        :default: 5
        :doc: CAS Latency.
      - :name: TM
        :pos: 7
        :width: 1
        :type: rw
        :default: 0
        :doc: Operating Mode.
      - :name: DR
        :pos: 8
        :width: 1
        :type: rw
        :default: 0
        :doc: DLL Reset.
      - :name: WR_11_9
        :pos: 9
        :width: 3
        :type: rw
        :default: 5
        :doc: Write Recovery and Read to Precharge.
      - :name: CL_12
        :pos: 12
        :width: 1
        :type: rw
        :default: 0
        :doc: CAS Latency.
      - :name: WR_13
        :pos: 13
        :width: 1
        :type: rw
        :default: 0
        :doc: Write Recovery and Read to Precharge.
      - :name: RSVD_15_14
        :pos: 14
        :width: 2
        :type: rw
        :default: 0
        :doc: JEDEC Reserved.
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: MR0_LPDDR2
      :addr: 96
      :doc: LPDDR2 Mode Register 0
      :fields:
      - :name: RSVD_15_0
        :pos: 0
        :width: 16
        :type: rw
        :default: 2642
        :doc: JEDEC Reserved.
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: MR0_LPDDR3
      :addr: 96
      :doc: LPDDR3 Mode Register 0
      :fields:
      - :name: RSVD_15_0
        :pos: 0
        :width: 16
        :type: rw
        :default: 2642
        :doc: JEDEC Reserved.
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: MR1
      :addr: 97
      :doc: DDR3 Mode Register 1
      :fields:
      - :name: DE
        :pos: 0
        :width: 1
        :type: rw
        :default: 0
        :doc: DLL Enable/Disable.
      - :name: DIC_1
        :pos: 1
        :width: 1
        :type: rw
        :default: 0
        :doc: Output Driver Impedance Control.
      - :name: RTT_2
        :pos: 2
        :width: 1
        :type: rw
        :default: 0
        :doc: On Die Termination.
      - :name: AL
        :pos: 3
        :width: 2
        :type: rw
        :default: 0
        :doc: Posted CAS Additive Latency.
      - :name: DIC_5
        :pos: 5
        :width: 1
        :type: rw
        :default: 0
        :doc: Output Driver Impedance Control.
      - :name: RTT_6
        :pos: 6
        :width: 1
        :type: rw
        :default: 0
        :doc: On Die Termination.
      - :name: LEVEL
        :pos: 7
        :width: 1
        :type: rw
        :default: 0
        :doc: Write Leveling Enable.
      - :name: RSVD_8
        :pos: 8
        :width: 1
        :type: rw
        :default: 0
        :doc: JEDEC Reserved.
      - :name: RTT_9
        :pos: 9
        :width: 1
        :type: rw
        :default: 0
        :doc: On Die Termination.
      - :name: RSVD_10
        :pos: 10
        :width: 1
        :type: rw
        :default: 0
        :doc: JEDEC Reserved.
      - :name: TDQS
        :pos: 11
        :width: 1
        :type: rw
        :default: 0
        :doc: Termination Data Strobe.
      - :name: QOFF
        :pos: 12
        :width: 1
        :type: rw
        :default: 0
        :doc: Output Enable/Disable.
      - :name: RSVD_15_13
        :pos: 13
        :width: 3
        :type: rw
        :default: 0
        :doc: JEDEC Reserved.
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: MR1_DDR4
      :addr: 97
      :doc: DDR4 Mode Register 1
      :fields:
      - :name: DE
        :pos: 0
        :width: 1
        :type: rw
        :default: 0
        :doc: DLL Enable/Disable.
      - :name: DIC
        :pos: 1
        :width: 2
        :type: rw
        :default: 0
        :doc: Output Driver Impedance Control.
      - :name: AL
        :pos: 3
        :width: 2
        :type: rw
        :default: 0
        :doc: Posted CAS Additive Latency.
      - :name: RSVD_6_5
        :pos: 5
        :width: 2
        :type: rw
        :default: 0
        :doc: JEDEC Reserved.
      - :name: LEVEL
        :pos: 7
        :width: 1
        :type: rw
        :default: 0
        :doc: Write Leveling Enable.
      - :name: RTT
        :pos: 8
        :width: 3
        :type: rw
        :default: 0
        :doc: On Die Termination.
      - :name: TDQS
        :pos: 11
        :width: 1
        :type: rw
        :default: 0
        :doc: Termination Data Strobe.
      - :name: QOFF
        :pos: 12
        :width: 1
        :type: rw
        :default: 0
        :doc: Output Enable/Disable.
      - :name: RSVD_15_13
        :pos: 13
        :width: 3
        :type: rw
        :default: 0
        :doc: JEDEC Reserved.
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: MR1_LPDDR2
      :addr: 97
      :doc: LPDDR2 Mode Register 1
      :fields:
      - :name: BL
        :pos: 0
        :width: 3
        :type: rw
        :default: 0
        :doc: Burst Length.
      - :name: BT
        :pos: 3
        :width: 1
        :type: rw
        :default: 0
        :doc: Burst Type.
      - :name: WC
        :pos: 4
        :width: 1
        :type: rw
        :default: 0
        :doc: Wrap Control.
      - :name: NWR
        :pos: 5
        :width: 3
        :type: rw
        :default: 0
        :doc: Write Recovery.
      - :name: RSVD_15_8
        :pos: 8
        :width: 8
        :type: rw
        :default: 0
        :doc: JEDEC Reserved.
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: MR1_LPDDR3
      :addr: 97
      :doc: LPDDR3 Mode Register 1
      :fields:
      - :name: BL
        :pos: 0
        :width: 3
        :type: rw
        :default: 0
        :doc: Burst Length.
      - :name: BT
        :pos: 3
        :width: 1
        :type: rw
        :default: 0
        :doc: Burst Type.
      - :name: WC
        :pos: 4
        :width: 1
        :type: rw
        :default: 0
        :doc: Wrap Control.
      - :name: NWR
        :pos: 5
        :width: 3
        :type: rw
        :default: 0
        :doc: Write Recovery.
      - :name: RSVD_15_8
        :pos: 8
        :width: 8
        :type: rw
        :default: 0
        :doc: JEDEC Reserved.
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: MR2
      :addr: 98
      :doc: DDR3 Mode Register 2
      :fields:
      - :name: PASR
        :pos: 0
        :width: 3
        :type: rw
        :default: 0
        :doc: Partial Array Self Refresh.
      - :name: CWL
        :pos: 3
        :width: 3
        :type: rw
        :default: 0
        :doc: CAS Write Latency.
      - :name: ASR
        :pos: 6
        :width: 1
        :type: rw
        :default: 0
        :doc: Auto Self-Refresh.
      - :name: SRT
        :pos: 7
        :width: 1
        :type: rw
        :default: 0
        :doc: Self-Refresh Temperature Range.
      - :name: RSVD_8
        :pos: 8
        :width: 1
        :type: rw
        :default: 0
        :doc: JEDEC Reserved.
      - :name: RTT_WR
        :pos: 9
        :width: 2
        :type: rw
        :default: 0
        :doc: Dynamic ODT.
      - :name: RSVD_15_11
        :pos: 11
        :width: 5
        :type: rw
        :default: 0
        :doc: JEDEC Reserved.
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: MR2_DDR4
      :addr: 98
      :doc: DDR4 Mode Register 2
      :fields:
      - :name: RSVD_2_0
        :pos: 0
        :width: 3
        :type: rw
        :default: 0
        :doc: JEDEC Reserved.
      - :name: CWL
        :pos: 3
        :width: 3
        :type: rw
        :default: 0
        :doc: CAS Write Latency.
      - :name: LPASR
        :pos: 6
        :width: 2
        :type: rw
        :default: 0
        :doc: Low Power Array Self Refresh.
      - :name: RSVD_8
        :pos: 8
        :width: 1
        :type: rw
        :default: 0
        :doc: JEDEC Reserved.
      - :name: RTT_WR
        :pos: 9
        :width: 3
        :type: rw
        :default: 0
        :doc: Dynamic ODT.
      - :name: WRCRC
        :pos: 12
        :width: 1
        :type: rw
        :default: 0
        :doc: Write CRC.
      - :name: RSVD_15_13
        :pos: 13
        :width: 3
        :type: rw
        :default: 0
        :doc: JEDEC Reserved.
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: MR2_LPDDR2
      :addr: 98
      :doc: LPDDR2 Mode Register 2
      :fields:
      - :name: RL_WL
        :pos: 0
        :width: 4
        :type: rw
        :default: 0
        :doc: Read and Write Latency.
      - :name: RSVD_15_4
        :pos: 4
        :width: 12
        :type: rw
        :default: 0
        :doc: JEDEC Reserved.
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: MR2_LPDDR3
      :addr: 98
      :doc: LPDDR3 Mode Register 2
      :fields:
      - :name: RL_WL
        :pos: 0
        :width: 4
        :type: rw
        :default: 0
        :doc: Read and Write Latency.
      - :name: NWRE
        :pos: 4
        :width: 1
        :type: rw
        :default: 0
        :doc: nWRE programming.
      - :name: RSVD_5
        :pos: 5
        :width: 1
        :type: rw
        :default: 0
        :doc: JEDEC Reserved.
      - :name: WLSEL
        :pos: 6
        :width: 1
        :type: rw
        :default: 0
        :doc: Write Leveling Select.
      - :name: WRLVL
        :pos: 7
        :width: 1
        :type: rw
        :default: 0
        :doc: Write Leveling Enable.
      - :name: RSVD_15_8
        :pos: 8
        :width: 8
        :type: rw
        :default: 0
        :doc: JEDEC Reserved.
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: MR3
      :addr: 99
      :doc: DDR3 Mode Register 3
      :fields:
      - :name: MPRLOC
        :pos: 0
        :width: 2
        :type: rw
        :default: 0
        :doc: Multi-Purpose Register (MPR) Location.
      - :name: MPR
        :pos: 2
        :width: 1
        :type: rw
        :default: 0
        :doc: Multi-Purpose Register Enable.
      - :name: RSVD_15_3
        :pos: 3
        :width: 13
        :type: rw
        :default: 0
        :doc: JEDEC Reserved.
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: MR3_DDR4
      :addr: 99
      :doc: DDR4 Mode Register 3
      :fields:
      - :name: MPRPSEL
        :pos: 0
        :width: 2
        :type: rw
        :default: 0
        :doc: Multi-Purpose Register (MPR) Page Selection.
      - :name: MPRO
        :pos: 2
        :width: 1
        :type: rw
        :default: 0
        :doc: Multi-Purpose Operation.
      - :name: GDM
        :pos: 3
        :width: 1
        :type: rw
        :default: 0
        :doc: Geardown Mode.
      - :name: PDA
        :pos: 4
        :width: 1
        :type: rw
        :default: 0
        :doc: Per DRAM Addressability.
      - :name: TSR
        :pos: 5
        :width: 1
        :type: rw
        :default: 0
        :doc: Temp sensor readout.
      - :name: FGRM
        :pos: 6
        :width: 3
        :type: rw
        :default: 0
        :doc: Fine Granularity Refresh Mode.
      - :name: WCL
        :pos: 9
        :width: 2
        :type: rw
        :default: 0
        :doc: Write Command Latency.
      - :name: MPRRF
        :pos: 11
        :width: 2
        :type: rw
        :default: 0
        :doc: Multi-Purpose Register Read Format.
      - :name: RSVD_15_13
        :pos: 13
        :width: 3
        :type: rw
        :default: 0
        :doc: JEDEC Reserved.
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: MR3_LPDDR2
      :addr: 99
      :doc: LPDDR3 Mode Register 2
      :fields:
      - :name: DS
        :pos: 0
        :width: 4
        :type: rw
        :default: 0
        :doc: Drive Strength.
      - :name: RSVD_15_4
        :pos: 4
        :width: 12
        :type: rw
        :default: 0
        :doc: JEDEC Reserved.
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: MR3_LPDDR3
      :addr: 99
      :doc: LPDDR3 Mode Register 3
      :fields:
      - :name: DS
        :pos: 0
        :width: 4
        :type: rw
        :default: 0
        :doc: Drive Strength.
      - :name: RSVD_15_4
        :pos: 4
        :width: 12
        :type: rw
        :default: 0
        :doc: JEDEC Reserved.
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: MR4
      :addr: 100
      :doc: DDR3 Mode Register 4
      :fields:
      - :name: RSVD_15_0
        :pos: 0
        :width: 16
        :type: rw
        :default: 0
        :doc: JEDEC Reserved.
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: MR4_DDR4
      :addr: 100
      :doc: DDR4 Mode Register 4
      :fields:
      - :name: RSVD_0
        :pos: 0
        :width: 1
        :type: rw
        :default: 0
        :doc: JEDEC Reserved.
      - :name: MPDM
        :pos: 1
        :width: 1
        :type: rw
        :default: 0
        :doc: Maximum Power Down Mode.
      - :name: TCRR
        :pos: 2
        :width: 1
        :type: rw
        :default: 0
        :doc: Temperature Controlled Refresh Range.
      - :name: TCRM
        :pos: 3
        :width: 1
        :type: rw
        :default: 0
        :doc: Temperature Controlled Refresh Mode.
      - :name: IVM
        :pos: 4
        :width: 1
        :type: rw
        :default: 0
        :doc: Internal VREF Monitor.
      - :name: RSVD_5
        :pos: 5
        :width: 1
        :type: rw
        :default: 0
        :doc: JEDEC Reserved.
      - :name: CS2CMDL
        :pos: 6
        :width: 3
        :type: rw
        :default: 0
        :doc: CS to Command Latency Mode.
      - :name: SRA
        :pos: 9
        :width: 1
        :type: rw
        :default: 0
        :doc: Self Refresh Abort.
      - :name: RPTM
        :pos: 10
        :width: 1
        :type: rw
        :default: 0
        :doc: Read Preamble Training Mode.
      - :name: RDP
        :pos: 11
        :width: 1
        :type: rw
        :default: 0
        :doc: Read Preamble.
      - :name: WRP
        :pos: 12
        :width: 1
        :type: rw
        :default: 0
        :doc: Write Preamble.
      - :name: RSVD_15_13
        :pos: 13
        :width: 3
        :type: rw
        :default: 0
        :doc: JEDEC Reserved.
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: MR4_LPDDR2
      :addr: 100
      :doc: LPDDR2 Mode Register 4
      :fields:
      - :name: RSVD_15_0
        :pos: 0
        :width: 16
        :type: rw
        :default: 0
        :doc: JEDEC Reserved.
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: MR4_LPDDR3
      :addr: 100
      :doc: LPDDR3 Mode Register 4
      :fields:
      - :name: RSVD_15_0
        :pos: 0
        :width: 16
        :type: rw
        :default: 0
        :doc: JEDEC Reserved.
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: MR5
      :addr: 101
      :doc: DDR3 Mode Register 5
      :fields:
      - :name: RSVD_15_0
        :pos: 0
        :width: 16
        :type: rw
        :default: 1024
        :doc: JEDEC Reserved.
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: MR5_DDR4
      :addr: 101
      :doc: DDR4 Mode Register 5
      :fields:
      - :name: CAPM
        :pos: 0
        :width: 3
        :type: rw
        :default: 0
        :doc: C/A Parity Latency Mode.
      - :name: CRCEC
        :pos: 3
        :width: 1
        :type: rw
        :default: 0
        :doc: CRC Error Clear.
      - :name: CAPES
        :pos: 4
        :width: 1
        :type: rw
        :default: 0
        :doc: C/A Parity Error Status.
      - :name: ODTIBPD
        :pos: 5
        :width: 1
        :type: rw
        :default: 0
        :doc: ODT Input Buffer during Power Down mode.
      - :name: RTTPARK
        :pos: 6
        :width: 3
        :type: rw
        :default: 0
        :doc: RTT_PARK.
      - :name: CAPPE
        :pos: 9
        :width: 1
        :type: rw
        :default: 0
        :doc: CA parity Persistent Error.
      - :name: DM
        :pos: 10
        :width: 1
        :type: rw
        :default: 1
        :doc: Data Mask.
      - :name: WDBI
        :pos: 11
        :width: 1
        :type: rw
        :default: 0
        :doc: Write Data Bus Inversion.
      - :name: RDBI
        :pos: 12
        :width: 1
        :type: rw
        :default: 0
        :doc: Read Data Bus Inversion.
      - :name: RSVD_15_13
        :pos: 13
        :width: 3
        :type: rw
        :default: 0
        :doc: JEDEC Reserved.
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: MR5_LPDDR2
      :addr: 101
      :doc: LPDDR2 Mode Register 5
      :fields:
      - :name: RSVD_15_0
        :pos: 0
        :width: 16
        :type: rw
        :default: 1024
        :doc: JEDEC Reserved.
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: MR5_LPDDR3
      :addr: 101
      :doc: LPDDR3 Mode Register 5
      :fields:
      - :name: RSVD_15_0
        :pos: 0
        :width: 16
        :type: rw
        :default: 1024
        :doc: JEDEC Reserved.
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: MR6
      :addr: 102
      :doc: DDR3 Mode Register 6
      :fields:
      - :name: RSVD_15_0
        :pos: 0
        :width: 16
        :type: rw
        :default: 1024
        :doc: JEDEC Reserved.
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: MR6_DDR4
      :addr: 102
      :doc: DDR4 Mode Register 6
      :fields:
      - :name: VDQTVAL
        :pos: 0
        :width: 6
        :type: rw
        :default: 0
        :doc: VREFDQ Training Values.
      - :name: VDQTRG
        :pos: 6
        :width: 1
        :type: rw
        :default: 0
        :doc: VREFDQ Training Range.
      - :name: VDDQTEN
        :pos: 7
        :width: 1
        :type: rw
        :default: 0
        :doc: VREFDQ Training Enable.
      - :name: RSVD_9_8
        :pos: 8
        :width: 2
        :type: rw
        :default: 0
        :doc: JEDEC Reserved.
      - :name: TCCD_L
        :pos: 10
        :width: 3
        :type: rw
        :default: 1
        :doc: CAS_n to CAS_n command delay for same bank group (tCCD_L).
      - :name: RSVD_15_13
        :pos: 13
        :width: 3
        :type: rw
        :default: 0
        :doc: JEDEC Reserved.
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: MR6_LPDDR2
      :addr: 102
      :doc: LPDDR2 Mode Register 6
      :fields:
      - :name: RSVD_15_0
        :pos: 0
        :width: 16
        :type: rw
        :default: 1024
        :doc: JEDEC Reserved.
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: MR6_LPDDR3
      :addr: 102
      :doc: LPDDR3 Mode Register 6
      :fields:
      - :name: RSVD_15_0
        :pos: 0
        :width: 16
        :type: rw
        :default: 1024
        :doc: JEDEC Reserved.
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: MR7
      :addr: 103
      :doc: DDR3 Mode Register 7
      :fields:
      - :name: RSVD_15_0
        :pos: 0
        :width: 16
        :type: rw
        :default: 0
        :doc: JEDEC Reserved.
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: MR7_DDR4
      :addr: 103
      :doc: DDR4 Mode Register 7
      :fields:
      - :name: RSVD_15_0
        :pos: 0
        :width: 16
        :type: rw
        :default: 0
        :doc: JEDEC Reserved.
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: MR7_LPDDR2
      :addr: 103
      :doc: LPDDR2 Mode Register 7
      :fields:
      - :name: RSVD_15_0
        :pos: 0
        :width: 16
        :type: rw
        :default: 0
        :doc: JEDEC Reserved.
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: MR7_LPDDR3
      :addr: 103
      :doc: LPDDR3 Mode Register 7
      :fields:
      - :name: RSVD_15_0
        :pos: 0
        :width: 16
        :type: rw
        :default: 0
        :doc: JEDEC Reserved.
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: MR11
      :addr: 107
      :doc: DDR3 Mode Register 11
      :fields:
      - :name: RSVD_15_0
        :pos: 0
        :width: 16
        :type: rw
        :default: 0
        :doc: JEDEC Reserved.
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: MR11_DDR4
      :addr: 107
      :doc: DDR4 Mode Register 11
      :fields:
      - :name: RSVD_15_0
        :pos: 0
        :width: 16
        :type: rw
        :default: 0
        :doc: JEDEC Reserved.
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: MR11_LPDDR2
      :addr: 107
      :doc: LPDDR2 Mode Register 11
      :fields:
      - :name: RSVD_15_0
        :pos: 0
        :width: 16
        :type: rw
        :default: 0
        :doc: JEDEC Reserved.
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: MR11_LPDDR3
      :addr: 107
      :doc: LPDDR3 Mode Register 11
      :fields:
      - :name: DQODT
        :pos: 0
        :width: 2
        :type: rw
        :default: 0
        :doc: On Die Termination.
      - :name: PDCTL
        :pos: 2
        :width: 1
        :type: rw
        :default: 0
        :doc: Power Down Control.
      - :name: RSVD_15_0
        :pos: 3
        :width: 13
        :type: rw
        :default: 0
        :doc: JEDEC Reserved.
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DTCR0
      :addr: 128
      :doc: Data Training Configuration Register 0
      :fields:
      - :name: DTRPTN
        :pos: 0
        :width: 4
        :type: rw
        :default: 7
        :doc: Data Training Repeat Number.
      - :name: RESERVED_5_4
        :pos: 4
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DTMPR
        :pos: 6
        :width: 1
        :type: rw
        :default: 0
        :doc: Data Training Using MPR.
      - :name: DTCMPD
        :pos: 7
        :width: 1
        :type: rw
        :default: 1
        :doc: Data Training Compare Data.
      - :name: RESERVED_10_8
        :pos: 8
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DTDBS4
        :pos: 11
        :width: 1
        :type: rw
        :default: 0
        :doc: Data Training Debug Byte Select Most Significant Bit.
      - :name: DTWBDDM
        :pos: 12
        :width: 1
        :type: rw
        :default: 1
        :doc: Data Training Write Bit Deskew Data Mask.
      - :name: DTBDC
        :pos: 13
        :width: 1
        :type: rw
        :default: 1
        :doc: Data Training Bit Deskew Centering.
      - :name: DTRDBITR
        :pos: 14
        :width: 2
        :type: rw
        :default: 2
        :doc: Data Training read DBI deskewing configuration.
      - :name: DTDBS
        :pos: 16
        :width: 4
        :type: rw
        :default: 0
        :doc: Data Training Debug Byte Select.
      - :name: DTDEN
        :pos: 20
        :width: 1
        :type: rw
        :default: 0
        :doc: Data Training Debug Enable.
      - :name: DTDSTP
        :pos: 21
        :width: 1
        :type: rw
        :default: 0
        :doc: Data Training Debug Step.
      - :name: DTEXD
        :pos: 22
        :width: 1
        :type: rw
        :default: 0
        :doc: Data Training Extended Write DQS.
      - :name: RESERVED_23
        :pos: 23
        :width: 1
        :type: rw
        :default: 0
        :doc: Reserved for future use.
      - :name: DTDRS
        :pos: 24
        :width: 2
        :type: rw
        :default: 0
        :doc: Data Training Debug Rank Select.
      - :name: RESERVED_27_26
        :pos: 26
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: RFSHDT
        :pos: 28
        :width: 4
        :type: rw
        :default: 8
        :doc: Refresh During Training and BIST.
    - :name: DTCR1
      :addr: 129
      :doc: Data Training Configuration Register 1
      :fields:
      - :name: BSTEN
        :pos: 0
        :width: 1
        :type: rw
        :default: 1
        :doc: Basic Gate Training Enable.
      - :name: RDLVLEN
        :pos: 1
        :width: 1
        :type: rw
        :default: 1
        :doc: Read Leveling Enable.
      - :name: RDPRMBL_TRN
        :pos: 2
        :width: 1
        :type: rw
        :default: 1
        :doc: Read Preamble Training Enable.
      - :name: RESERVED_3
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: RDLVLGS
        :pos: 4
        :width: 3
        :type: rw
        :default: 3
        :doc: Read Leveling Gate Shift.
      - :name: RESERVED_7
        :pos: 7
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: RDLVLGDIFF
        :pos: 8
        :width: 3
        :type: rw
        :default: 2
        :doc: Read Leveling Gate Sampling Difference.
      - :name: WLVLDPRD
        :pos: 11
        :width: 1
        :type: rw
        :default: 1
        :doc: Write Leveling Validation Period.
      - :name: DTRANK
        :pos: 12
        :width: 2
        :type: rw
        :default: 0
        :doc: Data Training Rank.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: RANKEN
        :pos: 16
        :width: 2
        :type: rw
        :default: 3
        :doc: Rank Enable.
      - :name: RANKEN_RSVD
        :pos: 18
        :width: 14
        :type: ro
        :default: 0
        :doc: Rank Enable Reserved
    - :name: DTAR0
      :addr: 130
      :doc: Data Training Address Register 0
      :fields:
      - :name: DTROW
        :pos: 0
        :width: 18
        :type: rw
        :default: 0
        :doc: Data Training Row Address.
      - :name: RESERVED_19_18
        :pos: 18
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DTBGBK0
        :pos: 20
        :width: 4
        :type: rw
        :default: 0
        :doc: Data Training Bank Group and Bank Address.
      - :name: DTBGBK1
        :pos: 24
        :width: 4
        :type: rw
        :default: 4
        :doc: Data Training Bank Group and Bank Address.
      - :name: MPRLOC
        :pos: 28
        :width: 2
        :type: rw
        :default: 0
        :doc: Multi-Purpose Register (MPR) Location.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DTAR1
      :addr: 131
      :doc: Data Training Address Register 1
      :fields:
      - :name: DTCOL0
        :pos: 0
        :width: 9
        :type: rw
        :default: 0
        :doc: Data Training Column Address.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DTCOL1
        :pos: 16
        :width: 9
        :type: rw
        :default: 1
        :doc: Data Training Column Address.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DTAR2
      :addr: 132
      :doc: Data Training Address Register 2
      :fields:
      - :name: DTCOL2
        :pos: 0
        :width: 9
        :type: rw
        :default: 2
        :doc: Data Training Column Address.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DTCOL3
        :pos: 16
        :width: 9
        :type: rw
        :default: 3
        :doc: Data Training Column Address.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DTDR0
      :addr: 134
      :doc: Data Training Data Register 0
      :fields:
      - :name: DTBYTE0
        :pos: 0
        :width: 8
        :type: rw
        :default: 17
        :doc: Data Training Data.
      - :name: DTBYTE1
        :pos: 8
        :width: 8
        :type: rw
        :default: 238
        :doc: Data Training Data.
      - :name: DTBYTE2
        :pos: 16
        :width: 8
        :type: rw
        :default: 34
        :doc: Data Training Data.
      - :name: DTBYTE3
        :pos: 24
        :width: 8
        :type: rw
        :default: 221
        :doc: Data Training Data.
    - :name: DTDR1
      :addr: 135
      :doc: Data Training Data Register 1
      :fields:
      - :name: DTBYTE4
        :pos: 0
        :width: 8
        :type: rw
        :default: 68
        :doc: Data Training Data.
      - :name: DTBYTE5
        :pos: 8
        :width: 8
        :type: rw
        :default: 187
        :doc: Data Training Data.
      - :name: DTBYTE6
        :pos: 16
        :width: 8
        :type: rw
        :default: 136
        :doc: Data Training Data.
      - :name: DTBYTE7
        :pos: 24
        :width: 8
        :type: rw
        :default: 119
        :doc: Data Training Data.
    - :name: UDDR0
      :addr: 136
      :doc: User Defined Data Register 0
      :fields:
      - :name: UDBEAT0
        :pos: 0
        :width: 8
        :type: rw
        :default: 0
        :doc: User Define Data Beat 0.
      - :name: UDBEAT1
        :pos: 8
        :width: 8
        :type: rw
        :default: 0
        :doc: User Define Data Beat 1.
      - :name: UDBEAT2
        :pos: 16
        :width: 8
        :type: rw
        :default: 0
        :doc: User Define Data Beat 2.
      - :name: UDBEAT3
        :pos: 24
        :width: 8
        :type: rw
        :default: 0
        :doc: User Define Data Beat 3.
    - :name: UDDR1
      :addr: 137
      :doc: User Defined Data Register 1
      :fields:
      - :name: UDBEAT4
        :pos: 0
        :width: 8
        :type: rw
        :default: 0
        :doc: User Define Data Beat 4.
      - :name: UDBEAT5
        :pos: 8
        :width: 8
        :type: rw
        :default: 0
        :doc: User Define Data Beat 5.
      - :name: UDBEAT6
        :pos: 16
        :width: 8
        :type: rw
        :default: 0
        :doc: User Define Data Beat 6.
      - :name: UDBEAT7
        :pos: 24
        :width: 8
        :type: rw
        :default: 0
        :doc: User Define Data Beat 7.
    - :name: DTEDR0
      :addr: 140
      :doc: Data Training Eye Data Register 0
      :fields:
      - :name: DTWLMN
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Data Training Write LCDL Minimum.
      - :name: DTWLMX
        :pos: 9
        :width: 9
        :type: ro
        :default: 0
        :doc: Data Training Write LCDL Maximum.
      - :name: DTWBMN
        :pos: 18
        :width: 6
        :type: ro
        :default: 0
        :doc: Data Training Write BDL Minimum.
      - :name: DTWBMX
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: Data Training Write BDL Maximum.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DTEDR1
      :addr: 141
      :doc: Data Training Eye Data Register 1
      :fields:
      - :name: DTRLMN
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Data Training Read DQS LCDL Minimum.
      - :name: DTRLMX
        :pos: 9
        :width: 9
        :type: ro
        :default: 0
        :doc: Data Training Read DQS LCDL Maximum.
      - :name: DTRBMN
        :pos: 18
        :width: 6
        :type: ro
        :default: 0
        :doc: Data Training Read BDL Minimum.
      - :name: DTRBMX
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: Data Training Read BDL Maximum.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DTEDR2
      :addr: 142
      :doc: Data Training Eye Data Register 2
      :fields:
      - :name: DTRLMN
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Data Training Read DQS# LCDL Minimum.
      - :name: DTRLMX
        :pos: 9
        :width: 9
        :type: ro
        :default: 0
        :doc: Data Training Read DQS# LCDL Maximum.
      - :name: DTRBMN
        :pos: 18
        :width: 6
        :type: ro
        :default: 0
        :doc: Data Training Read BDL Minimum.
      - :name: DTRBMX
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: Data Training Read BDL Maximum.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: VTDR
      :addr: 143
      :doc: VREF Training Data Register
      :fields:
      - :name: DVREFMN
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM VREFDQ Minimum.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DVREFMX
        :pos: 8
        :width: 6
        :type: ro
        :default: 63
        :doc: DRAM VREFDQ Maximum.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: HVREFMN
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: HOST VREFDQ Minimum.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: HVREFMX
        :pos: 24
        :width: 6
        :type: ro
        :default: 63
        :doc: HOST VREFDQ Maximum.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: CATR0
      :addr: 144
      :doc: Command Address Training Register 0
      :fields:
      - :name: CA1BYTE0
        :pos: 0
        :width: 4
        :type: rw
        :default: 4
        :doc: CA_1 Response Byte Lane 0.
      - :name: CA1BYTE1
        :pos: 4
        :width: 4
        :type: rw
        :default: 5
        :doc: CA_1 Response Byte Lane 1.
      - :name: CAADR
        :pos: 8
        :width: 5
        :type: rw
        :default: 16
        :doc: CA Response Sampling.
      - :name: RESERVED_15_13
        :pos: 13
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: CACD
        :pos: 16
        :width: 5
        :type: rw
        :default: 20
        :doc: CA Calibration Command Delay.
      - :name: RESERVED_31_21
        :pos: 21
        :width: 11
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: CATR1
      :addr: 145
      :doc: Command Address Training Register 1
      :fields:
      - :name: CAENT
        :pos: 0
        :width: 4
        :type: rw
        :default: 10
        :doc: CA Calibration Entry Delay.
      - :name: CAEXT
        :pos: 4
        :width: 4
        :type: rw
        :default: 10
        :doc: CA Calibration Exit Delay.
      - :name: CACKEL
        :pos: 8
        :width: 4
        :type: rw
        :default: 10
        :doc: CKE Low Entry Delay.
      - :name: CACKEH
        :pos: 12
        :width: 4
        :type: rw
        :default: 10
        :doc: CKE High Entry Delay.
      - :name: CAMRZ
        :pos: 16
        :width: 4
        :type: rw
        :default: 3
        :doc: DQ Tristate Entry Delay.
      - :name: CA0BYTE0
        :pos: 20
        :width: 4
        :type: rw
        :default: 0
        :doc: CA_0 Response Byte Lane 0.
      - :name: CA0BYTE1
        :pos: 24
        :width: 4
        :type: rw
        :default: 1
        :doc: CA_0 Response Byte Lane 1.
      - :name: RESERVED_31_28
        :pos: 28
        :width: 4
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DQSDR0
      :addr: 148
      :doc: DQS Drift Register 0
      :fields:
      - :name: DFTDTEN
        :pos: 0
        :width: 1
        :type: rw
        :default: 0
        :doc: DQS Drift Detection Enable.
      - :name: DFTDTMODE
        :pos: 1
        :width: 1
        :type: rw
        :default: 0
        :doc: DQS Drift Detection Mode.
      - :name: DFTUPMODE
        :pos: 2
        :width: 2
        :type: rw
        :default: 0
        :doc: DQS Drift Update Mode.
      - :name: DFTGPULSE
        :pos: 4
        :width: 1
        :type: rw
        :default: 0
        :doc: Gate Pulse Enable.
      - :name: DFTSRMODE
        :pos: 5
        :width: 1
        :type: rw
        :default: 0
        :doc: DQS Drift Self-Refresh Mode.
      - :name: DFTPDMODE
        :pos: 6
        :width: 1
        :type: rw
        :default: 0
        :doc: DQS Drift Power Down Mode.
      - :name: RESERVED_7
        :pos: 7
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DFTUPDRD
        :pos: 8
        :width: 4
        :type: rw
        :default: 0
        :doc: Drift Update Dummy Reads.
      - :name: PHYUPDRD
        :pos: 12
        :width: 4
        :type: rw
        :default: 0
        :doc: PHY Update Dummy Reads.
      - :name: CTLUPDRD
        :pos: 16
        :width: 4
        :type: rw
        :default: 0
        :doc: Controller Update Dummy Reads.
      - :name: DFTRDSPC
        :pos: 20
        :width: 2
        :type: rw
        :default: 0
        :doc: Drift Read Spacing.
      - :name: DFTIDLRD
        :pos: 22
        :width: 4
        :type: rw
        :default: 0
        :doc: Drift Idle Reads.
      - :name: DFTDDLUP
        :pos: 26
        :width: 1
        :type: rw
        :default: 0
        :doc: Drift DDL Update.
      - :name: DFTZQUP
        :pos: 27
        :width: 1
        :type: rw
        :default: 0
        :doc: Drift Impedance Update.
      - :name: DFTDLY
        :pos: 28
        :width: 4
        :type: rw
        :default: 0
        :doc: Read DQS Gate Drift Delay.
    - :name: DQSDR1
      :addr: 149
      :doc: DQS Drift Register 1
      :fields:
      - :name: DFTRDIDLC
        :pos: 0
        :width: 8
        :type: rw
        :default: 0
        :doc: Drift Idle Read Cycles.
      - :name: DFTRDB2BC
        :pos: 8
        :width: 8
        :type: rw
        :default: 0
        :doc: Drift Back-to-Back Read Cycles.
      - :name: DFTRDIDLF
        :pos: 16
        :width: 4
        :type: rw
        :default: 0
        :doc: Drift Idle Read Cycles Factor.
      - :name: DFTRDB2BF
        :pos: 20
        :width: 4
        :type: rw
        :default: 0
        :doc: Drift Back-to-Back Read Cycles Factor.
      - :name: PUDFTUP
        :pos: 24
        :width: 1
        :type: rw
        :default: 0
        :doc: PHY Update DQS Drift Update.
      - :name: CUDFTUP
        :pos: 25
        :width: 1
        :type: rw
        :default: 0
        :doc: Controller Update DQS Drift Update.
      - :name: DFTB2BRD
        :pos: 26
        :width: 4
        :type: rw
        :default: 0
        :doc: Drift Back-to-Back Reads.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DQSDR2
      :addr: 150
      :doc: DQS Drift Register 2
      :fields:
      - :name: DFTMNTPRD
        :pos: 0
        :width: 16
        :type: rw
        :default: 0
        :doc: Drift Monitor Period.
      - :name: DFTTHRSH
        :pos: 16
        :width: 8
        :type: rw
        :default: 0
        :doc: Drift Threshold.
      - :name: RESERVED_31_24
        :pos: 24
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DCUAR
      :addr: 192
      :doc: DCU Address Register
      :fields:
      - :name: CWADDR_W
        :pos: 0
        :width: 4
        :type: rw
        :default: 0
        :doc: Cache Word Address.
      - :name: CSADDR_W
        :pos: 4
        :width: 4
        :type: rw
        :default: 0
        :doc: Cache Slice Address.
      - :name: CSEL
        :pos: 8
        :width: 2
        :type: rw
        :default: 0
        :doc: Cache Select.
      - :name: INCA
        :pos: 10
        :width: 1
        :type: rw
        :default: 0
        :doc: Increment Address.
      - :name: ATYPE
        :pos: 11
        :width: 1
        :type: rw
        :default: 0
        :doc: Access Type.
      - :name: CWADDR_R
        :pos: 12
        :width: 4
        :type: rw
        :default: 0
        :doc: Cache Word Address.
      - :name: CSADDR_R
        :pos: 16
        :width: 4
        :type: rw
        :default: 0
        :doc: Cache Slice Address.
      - :name: RESERVED_31_20
        :pos: 20
        :width: 12
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DCUDR
      :addr: 193
      :doc: DCU Data Register
      :fields:
      - :name: CDATA
        :pos: 0
        :width: 32
        :type: rw
        :default: 0
        :doc: Cache Data.
    - :name: DCURR
      :addr: 194
      :doc: DCU Run Register
      :fields:
      - :name: DINST
        :pos: 0
        :width: 4
        :type: rw
        :default: 0
        :doc: DCU Instruction.
      - :name: SADDR
        :pos: 4
        :width: 4
        :type: rw
        :default: 0
        :doc: Start Address.
      - :name: EADDR
        :pos: 8
        :width: 4
        :type: rw
        :default: 0
        :doc: End Address.
      - :name: NFAIL
        :pos: 12
        :width: 8
        :type: rw
        :default: 0
        :doc: Number of Failures.
      - :name: SONF
        :pos: 20
        :width: 1
        :type: rw
        :default: 0
        :doc: Stop On Nth Fail.
      - :name: SCOF
        :pos: 21
        :width: 1
        :type: rw
        :default: 0
        :doc: Stop Capture On Full.
      - :name: RCEN
        :pos: 22
        :width: 1
        :type: rw
        :default: 0
        :doc: Read Capture Enable.
      - :name: XCEN
        :pos: 23
        :width: 1
        :type: rw
        :default: 0
        :doc: Expected Compare Enable.
      - :name: RESERVED_31_24
        :pos: 24
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DCULR
      :addr: 195
      :doc: DCU Loop Register
      :fields:
      - :name: LSADDR
        :pos: 0
        :width: 4
        :type: rw
        :default: 0
        :doc: Loop Start Address.
      - :name: LEADDR
        :pos: 4
        :width: 4
        :type: rw
        :default: 0
        :doc: Loop End Address.
      - :name: LCNT
        :pos: 8
        :width: 8
        :type: rw
        :default: 0
        :doc: Loop Count.
      - :name: LINF
        :pos: 16
        :width: 1
        :type: rw
        :default: 0
        :doc: Loop Infinite.
      - :name: IDA
        :pos: 17
        :width: 1
        :type: rw
        :default: 0
        :doc: Increment DRAM Address.
      - :name: RESERVED_27_18
        :pos: 18
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: XLEADDR
        :pos: 28
        :width: 4
        :type: rw
        :default: 15
        :doc: Expected Data Loop End Address.
    - :name: DCUGCR
      :addr: 196
      :doc: DCU Generation Configuration Register
      :fields:
      - :name: RCSW
        :pos: 0
        :width: 16
        :type: rw
        :default: 0
        :doc: Read Capture Start Word.
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DCUTPR
      :addr: 197
      :doc: DCU Timing Parameter Register
      :fields:
      - :name: TDCUT0
        :pos: 0
        :width: 8
        :type: rw
        :default: 0
        :doc: DCU Generic Timing Parameter 0.
      - :name: TDCUT1
        :pos: 8
        :width: 8
        :type: rw
        :default: 0
        :doc: DCU Generic Timing Parameter 1.
      - :name: TDCUT2
        :pos: 16
        :width: 8
        :type: rw
        :default: 0
        :doc: DCU Generic Timing Parameter 2.
      - :name: RESERVED_31_24
        :pos: 24
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DCUSR0
      :addr: 198
      :doc: DCU Status Register 0
      :fields:
      - :name: RDONE
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Run Done.
      - :name: CFAIL
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Capture Fail.
      - :name: CFULL
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: Capture Full.
      - :name: RESERVED_31_3
        :pos: 3
        :width: 29
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DCUSR1
      :addr: 199
      :doc: DCU Status Register 1
      :fields:
      - :name: RDCNT
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Read Count.
      - :name: FLCNT
        :pos: 16
        :width: 8
        :type: ro
        :default: 0
        :doc: Fail Count.
      - :name: LPCNT
        :pos: 24
        :width: 8
        :type: ro
        :default: 0
        :doc: Loop Count.
    - :name: BISTRR
      :addr: 256
      :doc: BIST Run Register
      :fields:
      - :name: BINST
        :pos: 0
        :width: 3
        :type: rw
        :default: 0
        :doc: BIST Instruction.
      - :name: BMODE
        :pos: 3
        :width: 1
        :type: rw
        :default: 0
        :doc: BIST Mode.
      - :name: BINF
        :pos: 4
        :width: 1
        :type: rw
        :default: 0
        :doc: BIST Infinite Run.
      - :name: NFAIL
        :pos: 5
        :width: 8
        :type: rw
        :default: 0
        :doc: Number of Failures.
      - :name: BSONF
        :pos: 13
        :width: 1
        :type: rw
        :default: 0
        :doc: BIST Stop On Nth Fail.
      - :name: BDXEN
        :pos: 14
        :width: 1
        :type: rw
        :default: 0
        :doc: BIST DATX8 Enable.
      - :name: BACEN
        :pos: 15
        :width: 1
        :type: rw
        :default: 0
        :doc: BIST AC Enable.
      - :name: BDMEN
        :pos: 16
        :width: 1
        :type: rw
        :default: 0
        :doc: BIST Data Mask Enable.
      - :name: BDPAT
        :pos: 17
        :width: 5
        :type: rw
        :default: 15
        :doc: BIST Data Pattern.
      - :name: BDXSEL
        :pos: 22
        :width: 4
        :type: rw
        :default: 15
        :doc: BIST DATX8 Select.
      - :name: BCKSEL
        :pos: 26
        :width: 2
        :type: rw
        :default: 0
        :doc: BIST CK Select.
      - :name: BCCSEL
        :pos: 28
        :width: 2
        :type: rw
        :default: 0
        :doc: BIST Clock Cycle Select.
      - :name: BSOMA
        :pos: 30
        :width: 1
        :type: rw
        :default: 0
        :doc: BIST Stop On Maximum Address.
      - :name: RESERVED_31
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: BISTWCR
      :addr: 257
      :doc: BIST Word Count Register
      :fields:
      - :name: BWCNT
        :pos: 0
        :width: 16
        :type: rw
        :default: 32
        :doc: BIST Word Count.
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: BISTMSKR0
      :addr: 258
      :doc: BIST Mask Register 0
      :fields:
      - :name: AMSK
        :pos: 0
        :width: 18
        :type: rw
        :default: 0
        :doc: Address Mask.
      - :name: RESERVED_18
        :pos: 18
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: ACTMSK
        :pos: 19
        :width: 1
        :type: rw
        :default: 0
        :doc: ACT Mask.
      - :name: CSMSK
        :pos: 20
        :width: 2
        :type: rw
        :default: 0
        :doc: CS Mask.
      - :name: CSMSK_RSVD
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: CS Mask Reserved
    - :name: BISTMSKR1
      :addr: 259
      :doc: BIST Mask Register 1
      :fields:
      - :name: X4DMMSK
        :pos: 0
        :width: 4
        :type: ro
        :default: 0
        :doc: X4 DM Mask.
      - :name: BAMSK
        :pos: 4
        :width: 4
        :type: rw
        :default: 0
        :doc: Bank Address Mask.
      - :name: CKEMSK
        :pos: 8
        :width: 2
        :type: rw
        :default: 0
        :doc: CKE Mask.
      - :name: CKEMSK_RSVD
        :pos: 10
        :width: 6
        :type: ro
        :default: 0
        :doc: CKE Mask Reserved
      - :name: ODTMSK
        :pos: 16
        :width: 2
        :type: rw
        :default: 0
        :doc: ODT Mask.
      - :name: ODTMSK_RSVD
        :pos: 18
        :width: 6
        :type: ro
        :default: 0
        :doc: ODT Mask Reserved
      - :name: CIDMSK
        :pos: 24
        :width: 1
        :type: rw
        :default: 0
        :doc: Chip ID Mask.
      - :name: CIDMSK_RSVD
        :pos: 25
        :width: 2
        :type: ro
        :default: 0
        :doc: Chip ID Mask Reserved
      - :name: PARINMSK
        :pos: 27
        :width: 1
        :type: rw
        :default: 0
        :doc: Parity In Mask.
      - :name: DMMSK
        :pos: 28
        :width: 4
        :type: rw
        :default: 0
        :doc: Data Mask Mask.
    - :name: BISTMSKR2
      :addr: 260
      :doc: BIST Mask Register 2
      :fields:
      - :name: DQMSK
        :pos: 0
        :width: 32
        :type: rw
        :default: 0
        :doc: Data (DQ) Mask.
    - :name: BISTLSR
      :addr: 261
      :doc: BIST LFSR Seed Register
      :fields:
      - :name: SEED
        :pos: 0
        :width: 32
        :type: rw
        :default: 305441741
        :doc: LFSR Seed.
    - :name: BISTAR0
      :addr: 262
      :doc: BIST Address Register 0
      :fields:
      - :name: BCOL
        :pos: 0
        :width: 12
        :type: rw
        :default: 0
        :doc: BIST Column Address.
      - :name: RESERVED_27_12
        :pos: 12
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: BBANK
        :pos: 28
        :width: 4
        :type: rw
        :default: 0
        :doc: BIST Bank Address.
    - :name: BISTAR1
      :addr: 263
      :doc: BIST Address Register 1
      :fields:
      - :name: BRANK
        :pos: 0
        :width: 4
        :type: rw
        :default: 0
        :doc: BIST Rank.
      - :name: BAINC
        :pos: 4
        :width: 12
        :type: rw
        :default: 0
        :doc: BIST Address Increment.
      - :name: BMRANK
        :pos: 16
        :width: 4
        :type: rw
        :default: 15
        :doc: BIST Maximum Rank.
      - :name: RESERVED_31_20
        :pos: 20
        :width: 12
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: BISTAR2
      :addr: 264
      :doc: BIST Address Register 2
      :fields:
      - :name: BMCOL
        :pos: 0
        :width: 12
        :type: rw
        :default: 4095
        :doc: BIST Maximum Column Address.
      - :name: RESERVED_27_12
        :pos: 12
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: BMBANK
        :pos: 28
        :width: 4
        :type: rw
        :default: 15
        :doc: BIST Maximum Bank Address.
    - :name: BISTAR3
      :addr: 265
      :doc: BIST Address Register 3
      :fields:
      - :name: BROW
        :pos: 0
        :width: 18
        :type: rw
        :default: 0
        :doc: BIST Row Address.
      - :name: RESERVED_31_18
        :pos: 18
        :width: 14
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: BISTAR4
      :addr: 266
      :doc: BIST Address Register 4
      :fields:
      - :name: BMROW
        :pos: 0
        :width: 18
        :type: rw
        :default: 262143
        :doc: BIST Maximum Row Address.
      - :name: RESERVED_31_18
        :pos: 18
        :width: 14
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: BISTUDPR
      :addr: 267
      :doc: BIST User Data Pattern Register
      :fields:
      - :name: BUDP0
        :pos: 0
        :width: 16
        :type: rw
        :default: 0
        :doc: BIST User Data Pattern 0.
      - :name: BUDP1
        :pos: 16
        :width: 16
        :type: rw
        :default: 65535
        :doc: BIST User Data Pattern 1.
    - :name: BISTGSR
      :addr: 268
      :doc: BIST General Status Register
      :fields:
      - :name: BDONE
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: BIST Done.
      - :name: BACERR
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: BIST Address/Command Error.
      - :name: BDXERR
        :pos: 2
        :width: 9
        :type: ro
        :default: 0
        :doc: BIST Data Error.
      - :name: X4DMBER
        :pos: 11
        :width: 4
        :type: ro
        :default: 0
        :doc: X4 DM Bit Error.
      - :name: RESERVED_19_15
        :pos: 15
        :width: 5
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DMBER
        :pos: 20
        :width: 4
        :type: ro
        :default: 0
        :doc: DM Bit Error.
      - :name: RESERVED_27_24
        :pos: 24
        :width: 4
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: RASBER
        :pos: 28
        :width: 1
        :type: ro
        :default: 0
        :doc: RAS_n/ACT_n Bit Error.
      - :name: RESERVED_29
        :pos: 29
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PARBER
        :pos: 30
        :width: 1
        :type: ro
        :default: 0
        :doc: PAR Bit Error.
      - :name: RESERVED_31
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: BISTWER0
      :addr: 269
      :doc: BIST Word Error Register 0
      :fields:
      - :name: ACWER
        :pos: 0
        :width: 18
        :type: ro
        :default: 0
        :doc: Address/Command Word Error.
      - :name: RESERVED_31_18
        :pos: 18
        :width: 14
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: BISTWER1
      :addr: 270
      :doc: BIST Word Error Register 1
      :fields:
      - :name: DXWER
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Byte Word Error.
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: BISTBER0
      :addr: 271
      :doc: BIST Bit Error Register 0
      :fields:
      - :name: ABER
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Address Bit Error.
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: BISTBER1
      :addr: 272
      :doc: BIST Bit Error Register 1
      :fields:
      - :name: BABER
        :pos: 0
        :width: 4
        :type: ro
        :default: 0
        :doc: Bank Address Bit Error.
      - :name: RESERVED_7_4
        :pos: 4
        :width: 4
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: CSBER
        :pos: 8
        :width: 12
        :type: ro
        :default: 0
        :doc: CS# Bit Error.
      - :name: RESERVED_31_20
        :pos: 20
        :width: 12
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: BISTBER2
      :addr: 273
      :doc: BIST Bit Error Register 2
      :fields:
      - :name: DQBER0
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Data Bit Error.
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: BISTBER3
      :addr: 274
      :doc: BIST Bit Error Register 3
      :fields:
      - :name: DQBER1
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Data Bit Error.
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: BISTBER4
      :addr: 275
      :doc: BIST Bit Error Register 4
      :fields:
      - :name: ABER
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: Address Bit Error.
      - :name: RESERVED_7_2
        :pos: 2
        :width: 6
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: CIDBER
        :pos: 8
        :width: 3
        :type: ro
        :default: 0
        :doc: Chip ID Bit Error.
      - :name: RESERVED_31_11
        :pos: 11
        :width: 21
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: BISTWCSR
      :addr: 276
      :doc: BIST Word Count Status Register
      :fields:
      - :name: ACWCNT
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Address/Command Word Count:.
      - :name: DXWCNT
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Byte Word Count.
    - :name: BISTFWR0
      :addr: 277
      :doc: BIST Fail Word Register 0
      :fields:
      - :name: AWEBS
        :pos: 0
        :width: 18
        :type: ro
        :default: 0
        :doc: Address Fail Word.
      - :name: ACTWEBS
        :pos: 18
        :width: 1
        :type: ro
        :default: 0
        :doc: ACT_N/RAS Fail Word.
      - :name: RESERVED_19
        :pos: 19
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: CSWEBS
        :pos: 20
        :width: 12
        :type: ro
        :default: 0
        :doc: Chip Select Fail Word.
    - :name: BISTFWR1
      :addr: 278
      :doc: BIST Fail Word Register 1
      :fields:
      - :name: CKEWEBS
        :pos: 0
        :width: 8
        :type: ro
        :default: 0
        :doc: CKE Fail Word.
      - :name: ODTWEBS
        :pos: 8
        :width: 8
        :type: ro
        :default: 0
        :doc: ODT Fail Word.
      - :name: BAWEBS
        :pos: 16
        :width: 4
        :type: ro
        :default: 0
        :doc: Bank Group / Bank Address Fail Word.
      - :name: CIDWEBS
        :pos: 20
        :width: 3
        :type: ro
        :default: 0
        :doc: Chip ID Fail Word.
      - :name: RESERVED_23
        :pos: 23
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DMWEBS
        :pos: 24
        :width: 4
        :type: ro
        :default: 0
        :doc: X4 Data Mask Fail Word.
      - :name: DMWEBS
        :pos: 28
        :width: 4
        :type: ro
        :default: 0
        :doc: Data Mask Fail Word.
    - :name: BISTFWR2
      :addr: 279
      :doc: BIST Fail Word Register 2
      :fields:
      - :name: DQWEBS
        :pos: 0
        :width: 32
        :type: ro
        :default: 0
        :doc: DQ Fail Word.
    - :name: BISTBER5
      :addr: 280
      :doc: BIST Bit Error Register 5
      :fields:
      - :name: CKEBER
        :pos: 0
        :width: 8
        :type: ro
        :default: 0
        :doc: CKE Bit Error.
      - :name: RESERVED_15_8
        :pos: 8
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: ODTBER
        :pos: 16
        :width: 8
        :type: ro
        :default: 0
        :doc: ODT Bit Error.
      - :name: RESERVED_31_24
        :pos: 24
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: RANKIDR
      :addr: 311
      :doc: Rank ID Register
      :fields:
      - :name: RANKWID
        :pos: 0
        :width: 4
        :type: rw
        :default: 0
        :doc: Rank Write ID.
      - :name: RESERVED_15_4
        :pos: 4
        :width: 12
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: RANKRID
        :pos: 16
        :width: 4
        :type: rw
        :default: 0
        :doc: Rank Read ID.
      - :name: RESERVED_31_20
        :pos: 20
        :width: 12
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: RIOCR0
      :addr: 312
      :doc: Rank I/O Configuration Register 0
      :fields:
      - :name: CSODT
        :pos: 0
        :width: 2
        :type: rw
        :default: 0
        :doc: SDRAM CS# On-Die Termination.
      - :name: CSODT_RSVD
        :pos: 2
        :width: 10
        :type: ro
        :default: 0
        :doc: SDRAM CS# On-Die Termination Reserved
      - :name: RESERVED_15_12
        :pos: 12
        :width: 4
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: CSPDR
        :pos: 16
        :width: 2
        :type: rw
        :default: 3
        :doc: SDRAM CS# Power Down Receiver.
      - :name: CSPDR_RSVD
        :pos: 18
        :width: 10
        :type: ro
        :default: 0
        :doc: SDRAM CS# Power Down Receiver Reserved
      - :name: RESERVED_31_28
        :pos: 28
        :width: 4
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: RIOCR1
      :addr: 313
      :doc: Rank I/O Configuration Register 1
      :fields:
      - :name: CKEODT
        :pos: 0
        :width: 2
        :type: rw
        :default: 0
        :doc: Rank On-Die Termination.
      - :name: CKEODT_RSVD
        :pos: 2
        :width: 6
        :type: ro
        :default: 0
        :doc: Rank On-Die Termination Reserved
      - :name: CKEPDR
        :pos: 8
        :width: 2
        :type: rw
        :default: 3
        :doc: Rank Power Down Receiver.
      - :name: CKEPDR_RSVD
        :pos: 10
        :width: 6
        :type: ro
        :default: 0
        :doc: Rank Power Down Receiver Reserved
      - :name: ODTODT
        :pos: 16
        :width: 2
        :type: rw
        :default: 0
        :doc: Rank On-Die Termination.
      - :name: ODTODT_RSVD
        :pos: 18
        :width: 6
        :type: ro
        :default: 0
        :doc: Rank On-Die Termination Reserved
      - :name: ODTPDR
        :pos: 24
        :width: 2
        :type: rw
        :default: 3
        :doc: Rank Power Down Receiver.
      - :name: ODTPDR_RSVD
        :pos: 26
        :width: 6
        :type: ro
        :default: 0
        :doc: Rank Power Down Receiver Reserved
    - :name: RIOCR2
      :addr: 314
      :doc: Rank I/O Configuration Register 2
      :fields:
      - :name: CSOEMODE
        :pos: 0
        :width: 4
        :type: rw
        :default: 0
        :doc: SDRAM CS_n Output Enable (OE) Mode Selection.
      - :name: CSOEMODE_RSVD
        :pos: 4
        :width: 20
        :type: ro
        :default: 0
        :doc: SDRAM CS_n Output Enable (OE) Mode Selection Reserved
      - :name: COEMODE
        :pos: 24
        :width: 2
        :type: rw
        :default: 0
        :doc: SDRAM Chip ID Output Enable (OE) Mode Selection.
      - :name: COEMODE_RSVD
        :pos: 26
        :width: 4
        :type: ro
        :default: 0
        :doc: SDRAM Chip ID Output Enable (OE) Mode Selection Reserved
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: RIOCR3
      :addr: 315
      :doc: Rank I/O Configuration Register 3
      :fields:
      - :name: RESERVED_31_0
        :pos: 0
        :width: 32
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: RIOCR4
      :addr: 316
      :doc: Rank I/O Configuration Register 4
      :fields:
      - :name: CKEOEMODE
        :pos: 0
        :width: 4
        :type: rw
        :default: 0
        :doc: SDRAM CKE Output Enable (OE) Mode Selection.
      - :name: CKEOEMODE_RSVD
        :pos: 4
        :width: 12
        :type: ro
        :default: 0
        :doc: SDRAM CKE Output Enable (OE) Mode Selection Reserved
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: RIOCR5
      :addr: 317
      :doc: Rank I/O Configuration Register 5
      :fields:
      - :name: ODTOEMODE
        :pos: 0
        :width: 4
        :type: rw
        :default: 0
        :doc: SDRAM On-die Termination Output Enable (OE) Mode Selection.
      - :name: ODTOEMODE_RSVD
        :pos: 4
        :width: 12
        :type: ro
        :default: 0
        :doc: SDRAM On-die Termination Output Enable (OE) Mode Selection Reserved
      - :name: RESERVED_31_16
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: ACIOCR0
      :addr: 320
      :doc: AC I/O Configuration Register 0
      :fields:
      - :name: ACIOM
        :pos: 0
        :width: 1
        :type: rw
        :default: 0
        :doc: Address/Command I/O Mode.
      - :name: RESERVED_1
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: ACODT
        :pos: 2
        :width: 1
        :type: rw
        :default: 0
        :doc: Address/Command On-Die Termination.
      - :name: RESERVED_3
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: ACPDR
        :pos: 4
        :width: 1
        :type: rw
        :default: 1
        :doc: AC Power Down Receiver.
      - :name: CKODT
        :pos: 5
        :width: 1
        :type: rw
        :default: 0
        :doc: CK On-Die Termination.
      - :name: CKODT_RSVD
        :pos: 6
        :width: 3
        :type: ro
        :default: 0
        :doc: CK On-Die Termination Reserved
      - :name: RESERVED_9
        :pos: 9
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: CKPDR
        :pos: 10
        :width: 1
        :type: rw
        :default: 1
        :doc: CK Power Down Receiver.
      - :name: CKPDR_RSVD
        :pos: 11
        :width: 3
        :type: ro
        :default: 0
        :doc: CK Power Down Receiver Reserved
      - :name: RESERVED_25_14
        :pos: 14
        :width: 12
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: RSTODT
        :pos: 26
        :width: 1
        :type: rw
        :default: 0
        :doc: SDRAM Reset On-Die Termination.
      - :name: RESERVED_27
        :pos: 27
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: RSTPDR
        :pos: 28
        :width: 1
        :type: rw
        :default: 1
        :doc: SDRAM Reset Power Down Receiver.
      - :name: RSTIOM
        :pos: 29
        :width: 1
        :type: rw
        :default: 1
        :doc: SDRAM Reset I/O Mode.
      - :name: ACSR
        :pos: 30
        :width: 2
        :type: rw
        :default: 0
        :doc: Address/Command Slew Rate.
    - :name: ACIOCR1
      :addr: 321
      :doc: AC I/O Configuration Register 1
      :fields:
      - :name: AOEMODE
        :pos: 0
        :width: 32
        :type: rw
        :default: 0
        :doc: SDRAM Address OE Mode Selection.
    - :name: ACIOCR2
      :addr: 322
      :doc: AC I/O Configuration Register 2
      :fields:
      - :name: RESERVED_31_0
        :pos: 0
        :width: 32
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: ACIOCR3
      :addr: 323
      :doc: AC I/O Configuration Register 3
      :fields:
      - :name: CKOEMODE
        :pos: 0
        :width: 2
        :type: rw
        :default: 0
        :doc: SDRAM CK Output Enable (OE) Mode Selection.
      - :name: CKOEMODE_RSVD
        :pos: 2
        :width: 6
        :type: ro
        :default: 0
        :doc: SDRAM CK Output Enable (OE) Mode Selection Reserved
      - :name: RESERVED_15_8
        :pos: 8
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: ACTOEMODE
        :pos: 16
        :width: 2
        :type: rw
        :default: 0
        :doc: SDRAM ACT_n Output Enable (OE) Mode Selection (DDR4 only).
      - :name: A16OEMODE
        :pos: 18
        :width: 2
        :type: rw
        :default: 0
        :doc: SDRAM A[16] / RAS_n Output Enable (OE) Mode Selection.
      - :name: A17OEMODE
        :pos: 20
        :width: 2
        :type: rw
        :default: 0
        :doc: SDRAM A[17] Output Enable (OE) Mode Selection.
      - :name: BAOEMODE
        :pos: 22
        :width: 4
        :type: rw
        :default: 0
        :doc: SDRAM Bank Address Output Enable (OE) Mode Selection.
      - :name: BGOEMODE
        :pos: 26
        :width: 4
        :type: rw
        :default: 0
        :doc: SDRAM Bank Group Output Enable (OE) Mode Selection.
      - :name: PAROEMODE
        :pos: 30
        :width: 2
        :type: rw
        :default: 0
        :doc: SDRAM Parity Output Enable (OE) Mode Selection.
    - :name: ACIOCR4
      :addr: 324
      :doc: AC I/O Configuration Register 4
      :fields:
      - :name: RESERVED_31_0
        :pos: 0
        :width: 32
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: IOVCR0
      :addr: 328
      :doc: VREF I/O Control Register 0
      :fields:
      - :name: ACVREFISEL
        :pos: 0
        :width: 6
        :type: rw
        :default: 9
        :doc: REFSEL Control for internal AC I/Os.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: ACVREFSSEL
        :pos: 8
        :width: 6
        :type: rw
        :default: 0
        :doc: Address/command lane Single-End VREF Select.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: ACVREFESEL
        :pos: 16
        :width: 6
        :type: rw
        :default: 0
        :doc: Address/command lane External VREF Select.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: ACVREFIEN
        :pos: 24
        :width: 1
        :type: rw
        :default: 1
        :doc: Address/command lane Internal VREF Enable.
      - :name: ACVREFSEN
        :pos: 25
        :width: 1
        :type: rw
        :default: 1
        :doc: Address/command lane Single-End VREF Enable.
      - :name: ACVREFEEN
        :pos: 26
        :width: 2
        :type: rw
        :default: 3
        :doc: Address/command lane Internal VREF Enable.
      - :name: ACVREFPEN
        :pos: 28
        :width: 1
        :type: rw
        :default: 0
        :doc: Address/command lane VREF Pad Enable.
      - :name: ACVREFIOM
        :pos: 29
        :width: 3
        :type: rw
        :default: 0
        :doc: Address/command lane VREF IOM.
    - :name: IOVCR1
      :addr: 329
      :doc: VREF I/O Control Register 1
      :fields:
      - :name: ZQVREFISEL
        :pos: 0
        :width: 6
        :type: rw
        :default: 9
        :doc: ZQ Internal VREF Select.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: ZQVREFIEN
        :pos: 8
        :width: 1
        :type: rw
        :default: 1
        :doc: ZQ Internal VREF Enable.
      - :name: ZQVREFPEN
        :pos: 9
        :width: 1
        :type: rw
        :default: 0
        :doc: ZQ VREF Pad Enable.
      - :name: RESERVED_31_10
        :pos: 10
        :width: 22
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: VTCR0
      :addr: 330
      :doc: VREF Training Control Register 0
      :fields:
      - :name: DVINIT
        :pos: 0
        :width: 6
        :type: rw
        :default: 25
        :doc: DRAM VREFDQ Initial Value.
      - :name: DVMIN
        :pos: 6
        :width: 6
        :type: rw
        :default: 0
        :doc: DRAM VREFDQ Minimum Limit.
      - :name: DVMAX
        :pos: 12
        :width: 6
        :type: rw
        :default: 50
        :doc: DRAM VREFDQ Maximum Limit.
      - :name: DVSS
        :pos: 18
        :width: 4
        :type: rw
        :default: 0
        :doc: DRAM VREFDQ Step Size.
      - :name: RESERVED_26_22
        :pos: 22
        :width: 5
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PDAEN
        :pos: 27
        :width: 1
        :type: rw
        :default: 0
        :doc: DRAM Per Device Addressability.
      - :name: DVEN
        :pos: 28
        :width: 1
        :type: rw
        :default: 1
        :doc: DRAM VREFDQ Training Enable.
      - :name: TVREF
        :pos: 29
        :width: 3
        :type: rw
        :default: 3
        :doc: DRAM VREFDQ Settling Time.
    - :name: VTCR1
      :addr: 331
      :doc: VREF Training Control Register 1
      :fields:
      - :name: HVIO
        :pos: 0
        :width: 1
        :type: rw
        :default: 0
        :doc: Host VREFDQ IO Type Control.
      - :name: HVEN
        :pos: 1
        :width: 1
        :type: rw
        :default: 1
        :doc: HOST VREFDQ Internal VREF Training Enable.
      - :name: ENUM
        :pos: 2
        :width: 1
        :type: rw
        :default: 0
        :doc: DRAM / HOST VREFDQ LCDL Eye Point Test.
      - :name: EOFF
        :pos: 3
        :width: 2
        :type: rw
        :default: 2
        :doc: DRAM / HOST VREFDQ LCDL Eye Offset.
      - :name: TVREFIO
        :pos: 5
        :width: 3
        :type: rw
        :default: 3
        :doc: HOST VREFDQ Settling Time.
      - :name: SHREN
        :pos: 8
        :width: 1
        :type: rw
        :default: 0
        :doc: Static Host Vref Rank Enable.
      - :name: SHRNK
        :pos: 9
        :width: 2
        :type: rw
        :default: 0
        :doc: Static Host Vref Rank Value.
      - :name: RESERVED_11
        :pos: 11
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: VWCR
        :pos: 12
        :width: 4
        :type: rw
        :default: 0
        :doc: VREF Word Count.
      - :name: HVMIN
        :pos: 16
        :width: 6
        :type: rw
        :default: 0
        :doc: HOST VREFDQ Minimum Limit.
      - :name: HVMAX
        :pos: 22
        :width: 6
        :type: rw
        :default: 63
        :doc: HOST VREFDQ Maximum Limit.
      - :name: HVSS
        :pos: 28
        :width: 4
        :type: rw
        :default: 0
        :doc: HOST VREFDQ Step Size.
    - :name: ACBDLR0
      :addr: 336
      :doc: AC Bit Delay Register 0
      :fields:
      - :name: CK0BD
        :pos: 0
        :width: 6
        :type: rw
        :default: 0
        :doc: CK0 Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: CK1BD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: CK1 Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: CK2BD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: CK2 Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: CK3BD
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: CK3 Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: ACBDLR1
      :addr: 337
      :doc: AC Bit Delay Register 1
      :fields:
      - :name: ACTBD
        :pos: 0
        :width: 6
        :type: rw
        :default: 0
        :doc: ACT_n / RAS Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: A17BD
        :pos: 8
        :width: 6
        :type: rw
        :default: 0
        :doc: A17 Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: A16BD
        :pos: 16
        :width: 6
        :type: rw
        :default: 0
        :doc: A16 Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PARBD
        :pos: 24
        :width: 6
        :type: rw
        :default: 0
        :doc: PARIN Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: ACBDLR2
      :addr: 338
      :doc: AC Bit Delay Register 2
      :fields:
      - :name: BA0BD
        :pos: 0
        :width: 6
        :type: rw
        :default: 0
        :doc: BA0 Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: BA1BD
        :pos: 8
        :width: 6
        :type: rw
        :default: 0
        :doc: BA1 Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: BG0BD
        :pos: 16
        :width: 6
        :type: rw
        :default: 0
        :doc: BG0 Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: BG1BD
        :pos: 24
        :width: 6
        :type: rw
        :default: 0
        :doc: BG1 Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: ACBDLR3
      :addr: 339
      :doc: AC Bit Delay Register 3
      :fields:
      - :name: CS0BD
        :pos: 0
        :width: 6
        :type: rw
        :default: 0
        :doc: CS[0] Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: CS1BD
        :pos: 8
        :width: 6
        :type: rw
        :default: 0
        :doc: CS[1] Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: CS2BD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: CS[2] Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: CS3BD
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: CS[3] Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: ACBDLR4
      :addr: 340
      :doc: AC Bit Delay Register 4
      :fields:
      - :name: ODT0BD
        :pos: 0
        :width: 6
        :type: rw
        :default: 0
        :doc: ODT[0] Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: ODT1BD
        :pos: 8
        :width: 6
        :type: rw
        :default: 0
        :doc: ODT[1] Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: ODT2BD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: ODT[2] Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: ODT3BD
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: ODT[3] Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: ACBDLR5
      :addr: 341
      :doc: AC Bit Delay Register 5
      :fields:
      - :name: CKE0BD
        :pos: 0
        :width: 6
        :type: rw
        :default: 0
        :doc: CKE[0] Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: CKE1BD
        :pos: 8
        :width: 6
        :type: rw
        :default: 0
        :doc: CKE[1] Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: CKE2BD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: CKE[2] Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: CKE3BD
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: CKE[3] Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: ACBDLR6
      :addr: 342
      :doc: AC Bit Delay Register 6
      :fields:
      - :name: A00BD
        :pos: 0
        :width: 6
        :type: rw
        :default: 0
        :doc: A[0] Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: A01BD
        :pos: 8
        :width: 6
        :type: rw
        :default: 0
        :doc: A[1] Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: A02BD
        :pos: 16
        :width: 6
        :type: rw
        :default: 0
        :doc: A[2] Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: A03BD
        :pos: 24
        :width: 6
        :type: rw
        :default: 0
        :doc: A[3] Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: ACBDLR7
      :addr: 343
      :doc: AC Bit Delay Register 7
      :fields:
      - :name: A04BD
        :pos: 0
        :width: 6
        :type: rw
        :default: 0
        :doc: A[4] Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: A05BD
        :pos: 8
        :width: 6
        :type: rw
        :default: 0
        :doc: A[5] Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: A06BD
        :pos: 16
        :width: 6
        :type: rw
        :default: 0
        :doc: A[6] Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: A07BD
        :pos: 24
        :width: 6
        :type: rw
        :default: 0
        :doc: A[7] Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: ACBDLR8
      :addr: 344
      :doc: AC Bit Delay Register 8
      :fields:
      - :name: A08BD
        :pos: 0
        :width: 6
        :type: rw
        :default: 0
        :doc: A[8] Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: A09BD
        :pos: 8
        :width: 6
        :type: rw
        :default: 0
        :doc: A[9] Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: A10BD
        :pos: 16
        :width: 6
        :type: rw
        :default: 0
        :doc: A[10] Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: A11BD
        :pos: 24
        :width: 6
        :type: rw
        :default: 0
        :doc: A[11] Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: ACBDLR9
      :addr: 345
      :doc: AC Bit Delay Register 9
      :fields:
      - :name: A12BD
        :pos: 0
        :width: 6
        :type: rw
        :default: 0
        :doc: A[12] Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: A13BD
        :pos: 8
        :width: 6
        :type: rw
        :default: 0
        :doc: A[13] Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: A14BD
        :pos: 16
        :width: 6
        :type: rw
        :default: 0
        :doc: A[14] Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: A15BD
        :pos: 24
        :width: 6
        :type: rw
        :default: 0
        :doc: A[15] Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: ACBDLR10
      :addr: 346
      :doc: AC Bit Delay Register 10
      :fields:
      - :name: RESERVED_7_0
        :pos: 0
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: CID0BD
        :pos: 8
        :width: 6
        :type: rw
        :default: 0
        :doc: CID[0] Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: CID1BD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: CID[1] Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: CID2BD
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: CID[2] Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: ACBDLR11
      :addr: 347
      :doc: AC Bit Delay Register 11
      :fields:
      - :name: CS4BD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: CS[4] Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: CS5BD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: CS[5] Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: CS6BD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: CS[6] Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: CS7BD
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: CS[7] Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: ACBDLR12
      :addr: 348
      :doc: AC Bit Delay Register 12
      :fields:
      - :name: CS8BD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: CS[8] Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: CS9BD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: CS[9] Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: CS10BD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: CS[10] Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: CS11BD
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: CS[11] Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: ACBDLR13
      :addr: 349
      :doc: AC Bit Delay Register 13
      :fields:
      - :name: ODT4BD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: ODT[4] Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: ODT5BD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: ODT[5] Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: ODT6BD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: ODT[6] Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: ODT7BD
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: ODT[7] Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: ACBDLR14
      :addr: 350
      :doc: AC Bit Delay Register 14
      :fields:
      - :name: CKE4BD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: CKE[4] Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: CKE5BD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: CKE[5] Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: CKE6BD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: CKE[6] Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: CKE7BD
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: CKE[7] Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: ACLCDLR
      :addr: 352
      :doc: AC Local Calibrated Delay Line Register
      :fields:
      - :name: ACD
        :pos: 0
        :width: 9
        :type: rw
        :default: 0
        :doc: Address/Command Delay.
      - :name: RESERVED_31_9
        :pos: 9
        :width: 23
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: ACMDLR0
      :addr: 360
      :doc: AC Master Delay Line Register 0
      :fields:
      - :name: IPRD
        :pos: 0
        :width: 9
        :type: rw
        :default: 0
        :doc: Initial Period.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: TPRD
        :pos: 16
        :width: 9
        :type: rw
        :default: 0
        :doc: Target Period.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: ACMDLR1
      :addr: 361
      :doc: AC Master Delay Line Register 1
      :fields:
      - :name: MDLD
        :pos: 0
        :width: 9
        :type: rw
        :default: 0
        :doc: Mast Delay Line Delay.
      - :name: RESERVED_31_9
        :pos: 9
        :width: 23
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: ZQCR
      :addr: 416
      :doc: ZQ Impedance Control Register
      :fields:
      - :name: RESERVED_0
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: TERM_OFF
        :pos: 1
        :width: 1
        :type: rw
        :default: 0
        :doc: Termination OFF.
      - :name: ZQPD
        :pos: 2
        :width: 1
        :type: rw
        :default: 0
        :doc: ZQ Power Down.
      - :name: RESERVED_7_3
        :pos: 3
        :width: 5
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PGWAIT
        :pos: 8
        :width: 3
        :type: rw
        :default: 5
        :doc: Programmable Wait.
      - :name: ZCALT
        :pos: 11
        :width: 3
        :type: rw
        :default: 1
        :doc: Impedance Calibration Type.
      - :name: AVGMAX
        :pos: 14
        :width: 2
        :type: rw
        :default: 2
        :doc: Maximum Averaging Round.
      - :name: AVGEN
        :pos: 16
        :width: 1
        :type: rw
        :default: 1
        :doc: Averaging Algorithm Enable.
      - :name: IODLMT
        :pos: 17
        :width: 8
        :type: rw
        :default: 2
        :doc: IO VT Drift Limit.
      - :name: RESERVED_26_25
        :pos: 25
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: FORCE_ZCAL_VT_UPDATE
        :pos: 27
        :width: 1
        :type: rw
        :default: 0
        :doc: Force Impedance Calibration VT Update.
      - :name: RESERVED_31_28
        :pos: 28
        :width: 4
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: ZQ0PR
      :addr: 417
      :doc: ZQ n Impedance Control Program Register
      :fields:
      - :name: RESERVED_7_0
        :pos: 0
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: ZPROG_ASYM_DRV_PU
        :pos: 8
        :width: 4
        :type: rw
        :default: 11
        :doc: Asymmetric Drive Pull-up Impedance Divide Ratio.
      - :name: ZPROG_ASYM_DRV_PD
        :pos: 12
        :width: 4
        :type: rw
        :default: 11
        :doc: Asymmetric Drive Pull-down Impedance Divide Ratio.
      - :name: ZPROG_PU_ODT_ONLY
        :pos: 16
        :width: 4
        :type: rw
        :default: 7
        :doc: ODT Pull-up Impedance Divide Ratio.
      - :name: PU_DRV_ADJUST
        :pos: 20
        :width: 2
        :type: rw
        :default: 0
        :doc: Pull-up Drive Strength Adjustment.
      - :name: PD_DRV_ADJUST
        :pos: 22
        :width: 2
        :type: rw
        :default: 0
        :doc: Pull-down Drive Strength Adjustment.
      - :name: RESERVED_27_24
        :pos: 24
        :width: 4
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PU_ODT_ONLY
        :pos: 28
        :width: 1
        :type: rw
        :default: 0
        :doc: Pull-up ODT Only Enable.
      - :name: ZSEGBYP
        :pos: 29
        :width: 1
        :type: rw
        :default: 0
        :doc: Impedance Calibration Segment Bypass.
      - :name: ODT_ZDEN
        :pos: 30
        :width: 1
        :type: rw
        :default: 0
        :doc: On-Die Termination Over-ride Enable.
      - :name: DRV_ZDEN
        :pos: 31
        :width: 1
        :type: rw
        :default: 0
        :doc: Output Impedance Over-Ride Enable.
    - :name: ZQ0DR
      :addr: 418
      :doc: ZQ n Impedance Control Data Register
      :fields:
      - :name: ZDATA
        :pos: 0
        :width: 32
        :type: rw
        :default: 1617975340
        :doc: Impedance Data.
    - :name: ZQ0SR
      :addr: 419
      :doc: ZQ n Impedance Control Status Register
      :fields:
      - :name: ZPD
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: Output impedance pull-down calibration status.
      - :name: ZPU
        :pos: 2
        :width: 2
        :type: ro
        :default: 0
        :doc: Output impedance pull-up calibration status.
      - :name: OPD
        :pos: 4
        :width: 2
        :type: ro
        :default: 0
        :doc: On-die termination (ODT) pull-down calibration status.
      - :name: OPU
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: On-die termination (ODT) pull-up calibration status.
      - :name: ZERR
        :pos: 8
        :width: 1
        :type: ro
        :default: 0
        :doc: Impedance Calibration Error.
      - :name: ZDONE
        :pos: 9
        :width: 1
        :type: ro
        :default: 0
        :doc: Impedance Calibration Done.
      - :name: PU_DRV_SAT
        :pos: 10
        :width: 1
        :type: ro
        :default: 0
        :doc: Pull-up Drive Strength Saturation.
      - :name: PD_DRV_SAT
        :pos: 11
        :width: 1
        :type: ro
        :default: 0
        :doc: Pull-down Drive Strength Saturation.
      - :name: RESERVED_31_12
        :pos: 12
        :width: 20
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: ZQ1PR
      :addr: 421
      :doc: ZQ n Impedance Control Program Register
      :fields:
      - :name: RESERVED_7_0
        :pos: 0
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: ZPROG_ASYM_DRV_PU
        :pos: 8
        :width: 4
        :type: rw
        :default: 11
        :doc: Asymmetric Drive Pull-up Impedance Divide Ratio.
      - :name: ZPROG_ASYM_DRV_PD
        :pos: 12
        :width: 4
        :type: rw
        :default: 11
        :doc: Asymmetric Drive Pull-down Impedance Divide Ratio.
      - :name: ZPROG_PU_ODT_ONLY
        :pos: 16
        :width: 4
        :type: rw
        :default: 7
        :doc: ODT Pull-up Impedance Divide Ratio.
      - :name: PU_DRV_ADJUST
        :pos: 20
        :width: 2
        :type: rw
        :default: 0
        :doc: Pull-up Drive Strength Adjustment.
      - :name: PD_DRV_ADJUST
        :pos: 22
        :width: 2
        :type: rw
        :default: 0
        :doc: Pull-down Drive Strength Adjustment.
      - :name: RESERVED_27_24
        :pos: 24
        :width: 4
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PU_ODT_ONLY
        :pos: 28
        :width: 1
        :type: rw
        :default: 0
        :doc: Pull-up ODT Only Enable.
      - :name: ZSEGBYP
        :pos: 29
        :width: 1
        :type: rw
        :default: 0
        :doc: Impedance Calibration Segment Bypass.
      - :name: ODT_ZDEN
        :pos: 30
        :width: 1
        :type: rw
        :default: 0
        :doc: On-Die Termination Over-ride Enable.
      - :name: DRV_ZDEN
        :pos: 31
        :width: 1
        :type: rw
        :default: 0
        :doc: Output Impedance Over-Ride Enable.
    - :name: ZQ1DR
      :addr: 422
      :doc: ZQ n Impedance Control Data Register
      :fields:
      - :name: ZDATA
        :pos: 0
        :width: 32
        :type: rw
        :default: 1617975340
        :doc: Impedance Data.
    - :name: ZQ1SR
      :addr: 423
      :doc: ZQ n Impedance Control Status Register
      :fields:
      - :name: ZPD
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: Output impedance pull-down calibration status.
      - :name: ZPU
        :pos: 2
        :width: 2
        :type: ro
        :default: 0
        :doc: Output impedance pull-up calibration status.
      - :name: OPD
        :pos: 4
        :width: 2
        :type: ro
        :default: 0
        :doc: On-die termination (ODT) pull-down calibration status.
      - :name: OPU
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: On-die termination (ODT) pull-up calibration status.
      - :name: ZERR
        :pos: 8
        :width: 1
        :type: ro
        :default: 0
        :doc: Impedance Calibration Error.
      - :name: ZDONE
        :pos: 9
        :width: 1
        :type: ro
        :default: 0
        :doc: Impedance Calibration Done.
      - :name: PU_DRV_SAT
        :pos: 10
        :width: 1
        :type: ro
        :default: 0
        :doc: Pull-up Drive Strength Saturation.
      - :name: PD_DRV_SAT
        :pos: 11
        :width: 1
        :type: ro
        :default: 0
        :doc: Pull-down Drive Strength Saturation.
      - :name: RESERVED_31_12
        :pos: 12
        :width: 20
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: ZQ2PR
      :addr: 425
      :doc: ZQ n Impedance Control Program Register
      :fields:
      - :name: RESERVED_7_0
        :pos: 0
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: ZPROG_ASYM_DRV_PU
        :pos: 8
        :width: 4
        :type: ro
        :default: 0
        :doc: Asymmetric Drive Pull-up Impedance Divide Ratio.
      - :name: ZPROG_ASYM_DRV_PD
        :pos: 12
        :width: 4
        :type: ro
        :default: 0
        :doc: Asymmetric Drive Pull-down Impedance Divide Ratio.
      - :name: ZPROG_PU_ODT_ONLY
        :pos: 16
        :width: 4
        :type: ro
        :default: 0
        :doc: ODT Pull-up Impedance Divide Ratio.
      - :name: PU_DRV_ADJUST
        :pos: 20
        :width: 2
        :type: ro
        :default: 0
        :doc: Pull-up Drive Strength Adjustment.
      - :name: PD_DRV_ADJUST
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Pull-down Drive Strength Adjustment.
      - :name: RESERVED_27_24
        :pos: 24
        :width: 4
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PU_ODT_ONLY
        :pos: 28
        :width: 1
        :type: ro
        :default: 0
        :doc: Pull-up ODT Only Enable.
      - :name: ZSEGBYP
        :pos: 29
        :width: 1
        :type: ro
        :default: 0
        :doc: Impedance Calibration Segment Bypass.
      - :name: ODT_ZDEN
        :pos: 30
        :width: 1
        :type: ro
        :default: 0
        :doc: On-Die Termination Over-ride Enable.
      - :name: DRV_ZDEN
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: Output Impedance Over-Ride Enable.
    - :name: ZQ2DR
      :addr: 426
      :doc: ZQ n Impedance Control Data Register
      :fields:
      - :name: ZDATA
        :pos: 0
        :width: 32
        :type: ro
        :default: 0
        :doc: Impedance Data.
    - :name: ZQ2SR
      :addr: 427
      :doc: ZQ n Impedance Control Status Register
      :fields:
      - :name: ZPD
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: Output impedance pull-down calibration status.
      - :name: ZPU
        :pos: 2
        :width: 2
        :type: ro
        :default: 0
        :doc: Output impedance pull-up calibration status.
      - :name: OPD
        :pos: 4
        :width: 2
        :type: ro
        :default: 0
        :doc: On-die termination (ODT) pull-down calibration status.
      - :name: OPU
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: On-die termination (ODT) pull-up calibration status.
      - :name: ZERR
        :pos: 8
        :width: 1
        :type: ro
        :default: 0
        :doc: Impedance Calibration Error.
      - :name: ZDONE
        :pos: 9
        :width: 1
        :type: ro
        :default: 0
        :doc: Impedance Calibration Done.
      - :name: PU_DRV_SAT
        :pos: 10
        :width: 1
        :type: ro
        :default: 0
        :doc: Pull-up Drive Strength Saturation.
      - :name: PD_DRV_SAT
        :pos: 11
        :width: 1
        :type: ro
        :default: 0
        :doc: Pull-down Drive Strength Saturation.
      - :name: RESERVED_31_12
        :pos: 12
        :width: 20
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: ZQ3PR
      :addr: 429
      :doc: ZQ n Impedance Control Program Register
      :fields:
      - :name: RESERVED_7_0
        :pos: 0
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: ZPROG_ASYM_DRV_PU
        :pos: 8
        :width: 4
        :type: ro
        :default: 0
        :doc: Asymmetric Drive Pull-up Impedance Divide Ratio.
      - :name: ZPROG_ASYM_DRV_PD
        :pos: 12
        :width: 4
        :type: ro
        :default: 0
        :doc: Asymmetric Drive Pull-down Impedance Divide Ratio.
      - :name: ZPROG_PU_ODT_ONLY
        :pos: 16
        :width: 4
        :type: ro
        :default: 0
        :doc: ODT Pull-up Impedance Divide Ratio.
      - :name: PU_DRV_ADJUST
        :pos: 20
        :width: 2
        :type: ro
        :default: 0
        :doc: Pull-up Drive Strength Adjustment.
      - :name: PD_DRV_ADJUST
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Pull-down Drive Strength Adjustment.
      - :name: RESERVED_27_24
        :pos: 24
        :width: 4
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PU_ODT_ONLY
        :pos: 28
        :width: 1
        :type: ro
        :default: 0
        :doc: Pull-up ODT Only Enable.
      - :name: ZSEGBYP
        :pos: 29
        :width: 1
        :type: ro
        :default: 0
        :doc: Impedance Calibration Segment Bypass.
      - :name: ODT_ZDEN
        :pos: 30
        :width: 1
        :type: ro
        :default: 0
        :doc: On-Die Termination Over-ride Enable.
      - :name: DRV_ZDEN
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: Output Impedance Over-Ride Enable.
    - :name: ZQ3DR
      :addr: 430
      :doc: ZQ n Impedance Control Data Register
      :fields:
      - :name: ZDATA
        :pos: 0
        :width: 32
        :type: ro
        :default: 0
        :doc: Impedance Data.
    - :name: ZQ3SR
      :addr: 431
      :doc: ZQ n Impedance Control Status Register
      :fields:
      - :name: ZPD
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: Output impedance pull-down calibration status.
      - :name: ZPU
        :pos: 2
        :width: 2
        :type: ro
        :default: 0
        :doc: Output impedance pull-up calibration status.
      - :name: OPD
        :pos: 4
        :width: 2
        :type: ro
        :default: 0
        :doc: On-die termination (ODT) pull-down calibration status.
      - :name: OPU
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: On-die termination (ODT) pull-up calibration status.
      - :name: ZERR
        :pos: 8
        :width: 1
        :type: ro
        :default: 0
        :doc: Impedance Calibration Error.
      - :name: ZDONE
        :pos: 9
        :width: 1
        :type: ro
        :default: 0
        :doc: Impedance Calibration Done.
      - :name: PU_DRV_SAT
        :pos: 10
        :width: 1
        :type: ro
        :default: 0
        :doc: Pull-up Drive Strength Saturation.
      - :name: PD_DRV_SAT
        :pos: 11
        :width: 1
        :type: ro
        :default: 0
        :doc: Pull-down Drive Strength Saturation.
      - :name: RESERVED_31_12
        :pos: 12
        :width: 20
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX0GCR0
      :addr: 448
      :doc: DX n General Configuration Register 0
      :fields:
      - :name: DXEN
        :pos: 0
        :width: 1
        :type: rw
        :default: 1
        :doc: Data Byte Enable.
      - :name: DXIOM
        :pos: 1
        :width: 1
        :type: rw
        :default: 0
        :doc: Data I/O Mode.
      - :name: DQSGOE
        :pos: 2
        :width: 1
        :type: rw
        :default: 1
        :doc: DQSG Output Enable.
      - :name: DQSGODT
        :pos: 3
        :width: 1
        :type: rw
        :default: 0
        :doc: DQSG On-Die Termination.
      - :name: RESERVED_4
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQSGPDR
        :pos: 5
        :width: 1
        :type: rw
        :default: 0
        :doc: DQSG Power Down Receiver.
      - :name: RESERVED_6
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PDRAL
        :pos: 7
        :width: 2
        :type: rw
        :default: 0
        :doc: PDR Additive Latency.
      - :name: RTTOH
        :pos: 9
        :width: 2
        :type: rw
        :default: 1
        :doc: RTT Output Hold.
      - :name: RTTOAL
        :pos: 11
        :width: 1
        :type: rw
        :default: 0
        :doc: RTT On Additive Latency.
      - :name: DQSSEPDR
        :pos: 12
        :width: 1
        :type: rw
        :default: 0
        :doc: DQSSE Power Down Receiver.
      - :name: DQSNSEPDR
        :pos: 13
        :width: 1
        :type: rw
        :default: 0
        :doc: DQSNSE Power Down Receiver.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PLLRST
        :pos: 16
        :width: 1
        :type: rw
        :default: 0
        :doc: PLL Reset.
      - :name: PLLPD
        :pos: 17
        :width: 1
        :type: rw
        :default: 0
        :doc: PLL Power Down.
      - :name: GSHIFT
        :pos: 18
        :width: 1
        :type: rw
        :default: 0
        :doc: Gear Shift.
      - :name: PLLBYP
        :pos: 19
        :width: 1
        :type: rw
        :default: 0
        :doc: PLL Bypass.
      - :name: RDDLY
        :pos: 20
        :width: 4
        :type: rw
        :default: 0
        :doc: Static Read Delay.
      - :name: RESERVED_29_24
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: MDLEN
        :pos: 30
        :width: 1
        :type: rw
        :default: 1
        :doc: Master Delay Line Enable.
      - :name: CALBYP
        :pos: 31
        :width: 1
        :type: rw
        :default: 0
        :doc: Calibration Bypass.
    - :name: DX0GCR1
      :addr: 449
      :doc: DX n General Configuration Register 1
      :fields:
      - :name: RESERVED_15_0
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXPDRMODE
        :pos: 16
        :width: 16
        :type: rw
        :default: 0
        :doc: Power Down Receiver Mode for DQ[7:0].
    - :name: DX0GCR2
      :addr: 450
      :doc: DX n General Configuration Register 2
      :fields:
      - :name: DXTEMODE
        :pos: 0
        :width: 16
        :type: rw
        :default: 0
        :doc: Termination Enable Mode for DQ[7:0].
      - :name: DXOEMODE
        :pos: 16
        :width: 16
        :type: rw
        :default: 0
        :doc: Output Enable Mode for DQ[7:0].
    - :name: DX0GCR3
      :addr: 451
      :doc: DX n General Configuration Register 3
      :fields:
      - :name: RESERVED_1_0
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSPDRMODE
        :pos: 2
        :width: 2
        :type: rw
        :default: 0
        :doc: Power Down Receiver Mode for DQS.
      - :name: DSTEMODE
        :pos: 4
        :width: 2
        :type: rw
        :default: 0
        :doc: Termination Enable Mode for DQS.
      - :name: DSOEMODE
        :pos: 6
        :width: 2
        :type: rw
        :default: 0
        :doc: Output Enable Mode for DQS.
      - :name: RESERVED_9_8
        :pos: 8
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DMPDRMODE
        :pos: 10
        :width: 2
        :type: rw
        :default: 0
        :doc: Power Down Receiver Mode for DM.
      - :name: DMTEMODE
        :pos: 12
        :width: 2
        :type: rw
        :default: 0
        :doc: Termination Enable Mode for DM.
      - :name: DMOEMODE
        :pos: 14
        :width: 2
        :type: rw
        :default: 0
        :doc: Output Enable Mode for DM.
      - :name: RESERVED_17_16
        :pos: 16
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: OEBVT
        :pos: 18
        :width: 1
        :type: rw
        :default: 1
        :doc: Output Enable BDL VT Compensation.
      - :name: PDRBVT
        :pos: 19
        :width: 1
        :type: rw
        :default: 1
        :doc: Power Down Receiver BDL VT Compensation.
      - :name: TEBVT
        :pos: 20
        :width: 1
        :type: rw
        :default: 1
        :doc: Termination Enable BDL VT Compensation.
      - :name: WDSBVT
        :pos: 21
        :width: 1
        :type: rw
        :default: 1
        :doc: Write Data Strobe BDL VT Compensation.
      - :name: RDSBVT
        :pos: 22
        :width: 1
        :type: rw
        :default: 1
        :doc: Read Data Strobe BDL VT Compensation.
      - :name: RGSLVT
        :pos: 23
        :width: 1
        :type: rw
        :default: 1
        :doc: Read DQS Gating Status LCDL Delay VT Compensation.
      - :name: WLLVT
        :pos: 24
        :width: 1
        :type: rw
        :default: 1
        :doc: Write Leveling LCDL Delay VT Compensation.
      - :name: WDLVT
        :pos: 25
        :width: 1
        :type: rw
        :default: 1
        :doc: Write DQ LCDL Delay VT Compensation.
      - :name: RDLVT
        :pos: 26
        :width: 1
        :type: rw
        :default: 1
        :doc: Read DQS LCDL Delay VT Compensation.
      - :name: RGLVT
        :pos: 27
        :width: 1
        :type: rw
        :default: 1
        :doc: Read DQS Gating LCDL Delay VT Compensation.
      - :name: WDBVT
        :pos: 28
        :width: 1
        :type: rw
        :default: 1
        :doc: Write Data BDL VT Compensation.
      - :name: RDBVT
        :pos: 29
        :width: 1
        :type: rw
        :default: 1
        :doc: Read Data BDL VT Compensation.
      - :name: WDMBVT
        :pos: 30
        :width: 1
        :type: rw
        :default: 1
        :doc: Write Data Mask BDL VT Compensation.
      - :name: RDMBVT
        :pos: 31
        :width: 1
        :type: rw
        :default: 1
        :doc: Read Data Mask BDL VT Compensation.
    - :name: DX0GCR4
      :addr: 452
      :doc: DX n General Configuration Register 4
      :fields:
      - :name: DXREFIMON
        :pos: 0
        :width: 2
        :type: rw
        :default: 0
        :doc: DQ (Single Ended IO) MVREF Monitor.
      - :name: DXREFIEN
        :pos: 2
        :width: 4
        :type: rw
        :default: 15
        :doc: DQ (Single Ended IO) VREF Enable.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFSSEL
        :pos: 8
        :width: 6
        :type: rw
        :default: 0
        :doc: Byte Lane Single-End VREF Select.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFESEL
        :pos: 16
        :width: 6
        :type: rw
        :default: 0
        :doc: Byte Lane External VREF Select.
      - :name: RESERVED_24_22
        :pos: 22
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFSEN
        :pos: 25
        :width: 1
        :type: rw
        :default: 1
        :doc: Byte Lane Single-End VREF Enable.
      - :name: DXREFEEN
        :pos: 26
        :width: 2
        :type: rw
        :default: 3
        :doc: Byte Lane Internal VREF Enable.
      - :name: DXREFPEN
        :pos: 28
        :width: 1
        :type: rw
        :default: 0
        :doc: Byte Lane VREF Pad Enable.
      - :name: DXREFIOM
        :pos: 29
        :width: 3
        :type: rw
        :default: 0
        :doc: VREF Generator IO Mode.
    - :name: DX0GCR5
      :addr: 453
      :doc: DX n General Configuration Register 5
      :fields:
      - :name: DXREFISELR0
        :pos: 0
        :width: 6
        :type: rw
        :default: 9
        :doc: HOST VREF Training Value for Rank 0.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFISELR1
        :pos: 8
        :width: 6
        :type: rw
        :default: 9
        :doc: HOST VREF Training Value for Rank 1.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFISELR2
        :pos: 16
        :width: 6
        :type: rw
        :default: 9
        :doc: HOST VREF Training Value for Rank 2.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFISELR3
        :pos: 24
        :width: 6
        :type: rw
        :default: 9
        :doc: HOST VREF Training Value for Rank 3.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX0GCR6
      :addr: 454
      :doc: DX n General Configuration Register 6
      :fields:
      - :name: DXDQVREFR0
        :pos: 0
        :width: 6
        :type: rw
        :default: 9
        :doc: DRAM VREFDQ Training Value for Rank 0.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXDQVREFR1
        :pos: 8
        :width: 6
        :type: rw
        :default: 9
        :doc: DRAM VREFDQ Training Value for Rank 1.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXDQVREFR2
        :pos: 16
        :width: 6
        :type: rw
        :default: 9
        :doc: DRAM VREFDQ Training Value for Rank 2.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXDQVREFR3
        :pos: 24
        :width: 6
        :type: rw
        :default: 9
        :doc: DRAM VREFDQ Training Value for Rank 3.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX0GCR7
      :addr: 455
      :doc: DX n General Configuration Register 7
      :fields:
      - :name: RESERVED_1_0
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSPDRMODE
        :pos: 2
        :width: 2
        :type: ro
        :default: 0
        :doc: Power Down Receiver Mode for DQS[1].
      - :name: X4DSTEMODE
        :pos: 4
        :width: 2
        :type: ro
        :default: 0
        :doc: Termination Enable Mode for DQS[1].
      - :name: X4DSOEMODE
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Output Enable Mode for DQS[1].
      - :name: RESERVED_9_8
        :pos: 8
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXPDRMODE
        :pos: 10
        :width: 2
        :type: ro
        :default: 0
        :doc: Power Down Receiver Mode for DQ[9].
      - :name: X4DXTEMODE
        :pos: 12
        :width: 2
        :type: ro
        :default: 0
        :doc: Termination Enable Mode for DQ[9].
      - :name: X4DXOEMODE
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Output Enable Mode for DQ[9].
      - :name: X4DQSGOE
        :pos: 16
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG Output Enable.
      - :name: X4DQSGODT
        :pos: 17
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG On-Die Termination.
      - :name: RESERVED_18
        :pos: 18
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DQSGPDR
        :pos: 19
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG Power Down Receiver.
      - :name: RESERVED_20
        :pos: 20
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DQSSEPDR
        :pos: 21
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSSE Power Down Receiver.
      - :name: X4DQSNSEPDR
        :pos: 22
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSNSE Power Down Receiver.
      - :name: X4RTTOH
        :pos: 23
        :width: 2
        :type: ro
        :default: 0
        :doc: RTT Output Hold.
      - :name: X4RTTOAL
        :pos: 25
        :width: 1
        :type: ro
        :default: 0
        :doc: RTT On Additive Latency.
      - :name: X4RDDLY
        :pos: 26
        :width: 4
        :type: ro
        :default: 0
        :doc: Static Read Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX0GCR8
      :addr: 456
      :doc: DX n General Configuration Register 8
      :fields:
      - :name: X4DXREFISELR0
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane (upper nibble) internal VREF Select for Rank 0.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXREFISELR1
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane (upper nibble) internal VREF Select for Rank 1.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXREFISELR2
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane (upper nibble) internal VREF Select for Rank 2.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXREFISELR3
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane (upper nibble) internal VREF Select for Rank 3.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX0GCR9
      :addr: 457
      :doc: DX n General Configuration Register 9
      :fields:
      - :name: X4DXDQVREFR0
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM DQ (upper nibble) VREF Select for Rank 0.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXDQVREFR1
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM DQ (upper nibble) VREF Select for Rank 1.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXDQVREFR2
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM DQ (upper nibble) VREF Select for Rank 2.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXDQVREFR3
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM DQ (upper nibble) VREF Select for Rank 3.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX0BDLR0
      :addr: 464
      :doc: DX n Bit Delay Line Register 0
      :fields:
      - :name: DQ0WBD
        :pos: 0
        :width: 6
        :type: rw
        :default: 0
        :doc: DQ0 Write Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ1WBD
        :pos: 8
        :width: 6
        :type: rw
        :default: 0
        :doc: DQ1 Write Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ2WBD
        :pos: 16
        :width: 6
        :type: rw
        :default: 0
        :doc: DQ2 Write Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ3WBD
        :pos: 24
        :width: 6
        :type: rw
        :default: 0
        :doc: DQ3 Write Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX0BDLR1
      :addr: 465
      :doc: DX n Bit Delay Line Register 1
      :fields:
      - :name: DQ4WBD
        :pos: 0
        :width: 6
        :type: rw
        :default: 0
        :doc: DQ4 Write Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ5WBD
        :pos: 8
        :width: 6
        :type: rw
        :default: 0
        :doc: DQ5 Write Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ6WBD
        :pos: 16
        :width: 6
        :type: rw
        :default: 0
        :doc: DQ6 Write Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ7WBD
        :pos: 24
        :width: 6
        :type: rw
        :default: 0
        :doc: DQ7 Write Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX0BDLR2
      :addr: 466
      :doc: DX n Bit Delay Line Register 2
      :fields:
      - :name: DMWBD
        :pos: 0
        :width: 6
        :type: rw
        :default: 0
        :doc: DM Write Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSWBD
        :pos: 8
        :width: 6
        :type: rw
        :default: 0
        :doc: DQ5 Write Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSOEBD
        :pos: 16
        :width: 6
        :type: rw
        :default: 0
        :doc: DQS/DQ/DM Write Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX0BDLR3
      :addr: 468
      :doc: DX n Bit Delay Line Register 3
      :fields:
      - :name: DQ0RBD
        :pos: 0
        :width: 6
        :type: rw
        :default: 0
        :doc: DQ0 Read Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ1RBD
        :pos: 8
        :width: 6
        :type: rw
        :default: 0
        :doc: DQ1 Read Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ2RBD
        :pos: 16
        :width: 6
        :type: rw
        :default: 0
        :doc: DQ2 Read Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ3RBD
        :pos: 24
        :width: 6
        :type: rw
        :default: 0
        :doc: DQ3 Read Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX0BDLR4
      :addr: 469
      :doc: DX n Bit Delay Line Register 4
      :fields:
      - :name: DQ4RBD
        :pos: 0
        :width: 6
        :type: rw
        :default: 0
        :doc: DQ4 Read Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ5RBD
        :pos: 8
        :width: 6
        :type: rw
        :default: 0
        :doc: DQ5 Read Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ6RBD
        :pos: 16
        :width: 6
        :type: rw
        :default: 0
        :doc: DQ6 Read Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ7RBD
        :pos: 24
        :width: 6
        :type: rw
        :default: 0
        :doc: DQ7 Read Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX0BDLR5
      :addr: 470
      :doc: DX n Bit Delay Line Register 5
      :fields:
      - :name: DMRBD
        :pos: 0
        :width: 6
        :type: rw
        :default: 0
        :doc: DM Read Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSRBD
        :pos: 8
        :width: 6
        :type: rw
        :default: 0
        :doc: DQ5 Read Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSNRBD
        :pos: 16
        :width: 6
        :type: rw
        :default: 0
        :doc: DQSN Read Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX0BDLR6
      :addr: 472
      :doc: DX n Bit Delay Line Register 6
      :fields:
      - :name: RESERVED_7_0
        :pos: 0
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PDRBD
        :pos: 8
        :width: 6
        :type: rw
        :default: 0
        :doc: Power Down Receiver Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: TERBD
        :pos: 16
        :width: 6
        :type: rw
        :default: 0
        :doc: Termination Enable Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX0BDLR7
      :addr: 473
      :doc: DX n Bit Delay Line Register 7
      :fields:
      - :name: X4DMWBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DM Write Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSWBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Write Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSOEBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQS/DQ/DM Write Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX0BDLR8
      :addr: 474
      :doc: DX n Bit Delay Line Register 8
      :fields:
      - :name: X4DMRBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DM Read Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSRBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Read Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSNRBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQSN Read Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX0BDLR9
      :addr: 475
      :doc: DX n Bit Delay Line Register 9
      :fields:
      - :name: RESERVED_7_0
        :pos: 0
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4PDRBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: Power Down Receiver Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4TERBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: Termination Enable Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX0LCDLR0
      :addr: 480
      :doc: DX n Local Calibrated Delay Line Register 0
      :fields:
      - :name: WLD
        :pos: 0
        :width: 9
        :type: rw
        :default: 0
        :doc: Write Leveling Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4WLD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 Write Leveling Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX0LCDLR1
      :addr: 481
      :doc: DX n Local Calibrated Delay Line Register 1
      :fields:
      - :name: WDQD
        :pos: 0
        :width: 9
        :type: rw
        :default: 0
        :doc: Write Data Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4WDQD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 Write Data Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX0LCDLR2
      :addr: 482
      :doc: DX n Local Calibrated Delay Line Register 2
      :fields:
      - :name: DQSGD
        :pos: 0
        :width: 9
        :type: rw
        :default: 0
        :doc: DQS Gating Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DQSGD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 DQS Gating Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX0LCDLR3
      :addr: 483
      :doc: DX n Local Calibrated Delay Line Register 3
      :fields:
      - :name: RDQSD
        :pos: 0
        :width: 9
        :type: rw
        :default: 0
        :doc: Read DQS Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4RDQSD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 Read DQS Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX0LCDLR4
      :addr: 484
      :doc: DX n Local Calibrated Delay Line Register 4
      :fields:
      - :name: RDQSND
        :pos: 0
        :width: 9
        :type: rw
        :default: 0
        :doc: Read DQSN Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4RDQSND
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 Read DQSN Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX0LCDLR5
      :addr: 485
      :doc: DX n Local Calibrated Delay Line Register 5
      :fields:
      - :name: DQSGSD
        :pos: 0
        :width: 9
        :type: rw
        :default: 0
        :doc: DQS Gate Status Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DQSGSD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 DQS Gate Status Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX0MDLR0
      :addr: 488
      :doc: DX n Master Delay Line Register 0
      :fields:
      - :name: IPRD
        :pos: 0
        :width: 9
        :type: rw
        :default: 0
        :doc: Initial Period.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: TPRD
        :pos: 16
        :width: 9
        :type: rw
        :default: 0
        :doc: Target Period.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX0MDLR1
      :addr: 489
      :doc: DX n Master Delay Line Register 1
      :fields:
      - :name: MDLD
        :pos: 0
        :width: 9
        :type: rw
        :default: 0
        :doc: Master Delay Line Delay.
      - :name: RESERVED_31_9
        :pos: 9
        :width: 23
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX0GTR0
      :addr: 496
      :doc: DX n General Timing Register 0
      :fields:
      - :name: DGSL
        :pos: 0
        :width: 5
        :type: rw
        :default: 0
        :doc: DQS Gating System Latency.
      - :name: RESERVED_7_5
        :pos: 5
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DGSL
        :pos: 8
        :width: 5
        :type: ro
        :default: 0
        :doc: X4 DQS Gating System Latency.
      - :name: RESERVED_15_13
        :pos: 13
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: WLSL
        :pos: 16
        :width: 4
        :type: rw
        :default: 2
        :doc: Write Leveling System Latency.
      - :name: X4WLSL
        :pos: 20
        :width: 4
        :type: ro
        :default: 0
        :doc: X4 Write Leveling System Latency.
      - :name: RESERVED_31_24
        :pos: 24
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX0RSR0
      :addr: 500
      :doc: DX n Rank Status Register 0
      :fields:
      - :name: QSGERR
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: DQS Gate Training Error.
      - :name: X4QSGERR
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: X4 DQS Gate Training Error.
    - :name: DX0RSR1
      :addr: 501
      :doc: DX n Rank Status Register 1
      :fields:
      - :name: RDLVLERR
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Read Leveling Error.
      - :name: X4RDLVLERR
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: X4 Read Leveling Error.
    - :name: DX0RSR2
      :addr: 502
      :doc: DX n Rank Status Register 2
      :fields:
      - :name: WLAWN
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Write Leveling Adjustment Warning.
      - :name: X4WLAWN
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: X4 Write Leveling Adjustment Warning.
    - :name: DX0RSR3
      :addr: 503
      :doc: DX n Rank Status Register 3
      :fields:
      - :name: WLAERR
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Write Leveling Adjustment Error.
      - :name: X4WLAERR
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: X4 Write Leveling Adjustment Error.
    - :name: DX0GSR0
      :addr: 504
      :doc: DX n General Status Register 0
      :fields:
      - :name: WDQCAL
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Write DQ Calibration.
      - :name: RDQSCAL
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Calibration.
      - :name: RDQSNCAL
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS# Calibration.
      - :name: GDQSCAL
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS gating Calibration.
      - :name: WLCAL
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Calibration.
      - :name: WLDONE
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Done.
      - :name: WLERR
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Error.
      - :name: WLPRD
        :pos: 7
        :width: 9
        :type: ro
        :default: 0
        :doc: Write Leveling Period.
      - :name: DPLOCK
        :pos: 16
        :width: 1
        :type: ro
        :default: 0
        :doc: DATX8 PLL Lock.
      - :name: GDQSPRD
        :pos: 17
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS gating Period.
      - :name: WLWN
        :pos: 26
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Warning.
      - :name: RESERVED_29_27
        :pos: 27
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: WLDQ
        :pos: 30
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling DQ Status.
      - :name: RESERVED_31
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX0GSR1
      :addr: 505
      :doc: DX n General Status Register 1
      :fields:
      - :name: DLTDONE
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Delay Line Test Done.
      - :name: DLTCODE
        :pos: 1
        :width: 24
        :type: ro
        :default: 0
        :doc: Delay Line Test Code.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX0GSR2
      :addr: 506
      :doc: DX n General Status Register 2
      :fields:
      - :name: RDERR
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Bit Deskew Error.
      - :name: RDWN
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Bit Deskew Warning.
      - :name: WDERR
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Bit Deskew Error.
      - :name: WDWN
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Bit Deskew Warning.
      - :name: REERR
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Eye Centering Error.
      - :name: REWN
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Eye Centering Warning.
      - :name: WEERR
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Eye Centering Error.
      - :name: WEWN
        :pos: 7
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Eye Centering Warning.
      - :name: ESTAT
        :pos: 8
        :width: 4
        :type: ro
        :default: 0
        :doc: Error Status.
      - :name: DBDQ
        :pos: 12
        :width: 8
        :type: ro
        :default: 0
        :doc: DB DQ Capture.
      - :name: SRDERR
        :pos: 20
        :width: 1
        :type: ro
        :default: 0
        :doc: Static Read Error.
      - :name: RESERVED_21
        :pos: 21
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: GSDQSCAL
        :pos: 22
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Gating Status Calibration.
      - :name: GSDQSPRD
        :pos: 23
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS gating Status Period.
    - :name: DX0GSR3
      :addr: 507
      :doc: DX n General Status Register 3
      :fields:
      - :name: SRDPC
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: Static Read Delay Pass Count.
      - :name: RESERVED_7_2
        :pos: 2
        :width: 6
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: HVERR
        :pos: 8
        :width: 4
        :type: ro
        :default: 0
        :doc: Host VREF Training Error.
      - :name: HVWRN
        :pos: 12
        :width: 4
        :type: ro
        :default: 0
        :doc: Host VREF Training Warning.
      - :name: DVERR
        :pos: 16
        :width: 4
        :type: ro
        :default: 0
        :doc: DRAM VREF Training Error.
      - :name: DVWRN
        :pos: 20
        :width: 4
        :type: ro
        :default: 0
        :doc: DRAM VREF Training Warning.
      - :name: ESTAT
        :pos: 24
        :width: 3
        :type: ro
        :default: 0
        :doc: VREF Training Error Status Code.
      - :name: RESERVED_31_27
        :pos: 27
        :width: 5
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX0GSR4
      :addr: 508
      :doc: DX n General Status Register 4
      :fields:
      - :name: X4WDQCAL
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Write DQ Calibration.
      - :name: X4RDQSCAL
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Calibration.
      - :name: X4RDQSNCAL
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS# Calibration.
      - :name: X4GDQSCAL
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS gating Calibration.
      - :name: X4WLCAL
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Calibration.
      - :name: X4WLDONE
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Done.
      - :name: X4WLERR
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Error.
      - :name: X4WLPRD
        :pos: 7
        :width: 9
        :type: ro
        :default: 0
        :doc: Write Leveling Period.
      - :name: X4DPLOCK
        :pos: 16
        :width: 1
        :type: ro
        :default: 0
        :doc: DATX PLL Lock..
      - :name: X4GDQSPRD
        :pos: 17
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS gating Period.
      - :name: X4WLWN
        :pos: 26
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Warning.
      - :name: RESERVED_29_27
        :pos: 27
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4WLDQ
        :pos: 30
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling DQ Status.
      - :name: RESERVED_31
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX0GSR5
      :addr: 509
      :doc: DX n General Status Register 5
      :fields:
      - :name: X4RDERR
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Bit Deskew Error.
      - :name: X4RDWN
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Bit Deskew Warning.
      - :name: X4WDERR
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Bit Deskew Error.
      - :name: X4WDWN
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Bit Deskew Warning.
      - :name: X4REERR
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Eye Centering Error.
      - :name: X4REWN
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Eye Centering Warning.
      - :name: X4WEERR
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Eye Centering Error.
      - :name: X4WEWN
        :pos: 7
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Eye Centering Warning.
      - :name: X4ESTAT
        :pos: 8
        :width: 4
        :type: ro
        :default: 0
        :doc: Error Status.
      - :name: RESERVED_19_12
        :pos: 12
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4SRDERR
        :pos: 20
        :width: 1
        :type: ro
        :default: 0
        :doc: Static Read Error.
      - :name: RESERVED_21
        :pos: 21
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4GSDQSCAL
        :pos: 22
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Gating Status Calibration.
      - :name: X4GSDQSPRD
        :pos: 23
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS gating Status Period.
    - :name: DX0GSR6
      :addr: 510
      :doc: DX n General Status Register 6
      :fields:
      - :name: RESERVED_1_0
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4SRDPC
        :pos: 2
        :width: 2
        :type: ro
        :default: 0
        :doc: Static Read Delay Pass Count.
      - :name: RESERVED_7_4
        :pos: 4
        :width: 4
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4HVERR
        :pos: 8
        :width: 4
        :type: ro
        :default: 0
        :doc: Host VREF Training Error.
      - :name: X4HVWRN
        :pos: 12
        :width: 4
        :type: ro
        :default: 0
        :doc: Host VREF Training Warning.
      - :name: X4DVERR
        :pos: 16
        :width: 4
        :type: ro
        :default: 0
        :doc: DRAM VREF Training Error.
      - :name: X4DVWRN
        :pos: 20
        :width: 4
        :type: ro
        :default: 0
        :doc: DRAM VREF Training Warning.
      - :name: RESERVED_31_24
        :pos: 24
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX1GCR0
      :addr: 512
      :doc: DX n General Configuration Register 0
      :fields:
      - :name: DXEN
        :pos: 0
        :width: 1
        :type: rw
        :default: 1
        :doc: Data Byte Enable.
      - :name: DXIOM
        :pos: 1
        :width: 1
        :type: rw
        :default: 0
        :doc: Data I/O Mode.
      - :name: DQSGOE
        :pos: 2
        :width: 1
        :type: rw
        :default: 1
        :doc: DQSG Output Enable.
      - :name: DQSGODT
        :pos: 3
        :width: 1
        :type: rw
        :default: 0
        :doc: DQSG On-Die Termination.
      - :name: RESERVED_4
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQSGPDR
        :pos: 5
        :width: 1
        :type: rw
        :default: 0
        :doc: DQSG Power Down Receiver.
      - :name: RESERVED_6
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PDRAL
        :pos: 7
        :width: 2
        :type: rw
        :default: 0
        :doc: PDR Additive Latency.
      - :name: RTTOH
        :pos: 9
        :width: 2
        :type: rw
        :default: 1
        :doc: RTT Output Hold.
      - :name: RTTOAL
        :pos: 11
        :width: 1
        :type: rw
        :default: 0
        :doc: RTT On Additive Latency.
      - :name: DQSSEPDR
        :pos: 12
        :width: 1
        :type: rw
        :default: 0
        :doc: DQSSE Power Down Receiver.
      - :name: DQSNSEPDR
        :pos: 13
        :width: 1
        :type: rw
        :default: 0
        :doc: DQSNSE Power Down Receiver.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PLLRST
        :pos: 16
        :width: 1
        :type: rw
        :default: 0
        :doc: PLL Reset.
      - :name: PLLPD
        :pos: 17
        :width: 1
        :type: rw
        :default: 0
        :doc: PLL Power Down.
      - :name: GSHIFT
        :pos: 18
        :width: 1
        :type: rw
        :default: 0
        :doc: Gear Shift.
      - :name: PLLBYP
        :pos: 19
        :width: 1
        :type: rw
        :default: 0
        :doc: PLL Bypass.
      - :name: RDDLY
        :pos: 20
        :width: 4
        :type: rw
        :default: 0
        :doc: Static Read Delay.
      - :name: RESERVED_29_24
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: MDLEN
        :pos: 30
        :width: 1
        :type: rw
        :default: 1
        :doc: Master Delay Line Enable.
      - :name: CALBYP
        :pos: 31
        :width: 1
        :type: rw
        :default: 0
        :doc: Calibration Bypass.
    - :name: DX1GCR1
      :addr: 513
      :doc: DX n General Configuration Register 1
      :fields:
      - :name: RESERVED_15_0
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXPDRMODE
        :pos: 16
        :width: 16
        :type: rw
        :default: 0
        :doc: Power Down Receiver Mode for DQ[7:0].
    - :name: DX1GCR2
      :addr: 514
      :doc: DX n General Configuration Register 2
      :fields:
      - :name: DXTEMODE
        :pos: 0
        :width: 16
        :type: rw
        :default: 0
        :doc: Termination Enable Mode for DQ[7:0].
      - :name: DXOEMODE
        :pos: 16
        :width: 16
        :type: rw
        :default: 0
        :doc: Output Enable Mode for DQ[7:0].
    - :name: DX1GCR3
      :addr: 515
      :doc: DX n General Configuration Register 3
      :fields:
      - :name: RESERVED_1_0
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSPDRMODE
        :pos: 2
        :width: 2
        :type: rw
        :default: 0
        :doc: Power Down Receiver Mode for DQS.
      - :name: DSTEMODE
        :pos: 4
        :width: 2
        :type: rw
        :default: 0
        :doc: Termination Enable Mode for DQS.
      - :name: DSOEMODE
        :pos: 6
        :width: 2
        :type: rw
        :default: 0
        :doc: Output Enable Mode for DQS.
      - :name: RESERVED_9_8
        :pos: 8
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DMPDRMODE
        :pos: 10
        :width: 2
        :type: rw
        :default: 0
        :doc: Power Down Receiver Mode for DM.
      - :name: DMTEMODE
        :pos: 12
        :width: 2
        :type: rw
        :default: 0
        :doc: Termination Enable Mode for DM.
      - :name: DMOEMODE
        :pos: 14
        :width: 2
        :type: rw
        :default: 0
        :doc: Output Enable Mode for DM.
      - :name: RESERVED_17_16
        :pos: 16
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: OEBVT
        :pos: 18
        :width: 1
        :type: rw
        :default: 1
        :doc: Output Enable BDL VT Compensation.
      - :name: PDRBVT
        :pos: 19
        :width: 1
        :type: rw
        :default: 1
        :doc: Power Down Receiver BDL VT Compensation.
      - :name: TEBVT
        :pos: 20
        :width: 1
        :type: rw
        :default: 1
        :doc: Termination Enable BDL VT Compensation.
      - :name: WDSBVT
        :pos: 21
        :width: 1
        :type: rw
        :default: 1
        :doc: Write Data Strobe BDL VT Compensation.
      - :name: RDSBVT
        :pos: 22
        :width: 1
        :type: rw
        :default: 1
        :doc: Read Data Strobe BDL VT Compensation.
      - :name: RGSLVT
        :pos: 23
        :width: 1
        :type: rw
        :default: 1
        :doc: Read DQS Gating Status LCDL Delay VT Compensation.
      - :name: WLLVT
        :pos: 24
        :width: 1
        :type: rw
        :default: 1
        :doc: Write Leveling LCDL Delay VT Compensation.
      - :name: WDLVT
        :pos: 25
        :width: 1
        :type: rw
        :default: 1
        :doc: Write DQ LCDL Delay VT Compensation.
      - :name: RDLVT
        :pos: 26
        :width: 1
        :type: rw
        :default: 1
        :doc: Read DQS LCDL Delay VT Compensation.
      - :name: RGLVT
        :pos: 27
        :width: 1
        :type: rw
        :default: 1
        :doc: Read DQS Gating LCDL Delay VT Compensation.
      - :name: WDBVT
        :pos: 28
        :width: 1
        :type: rw
        :default: 1
        :doc: Write Data BDL VT Compensation.
      - :name: RDBVT
        :pos: 29
        :width: 1
        :type: rw
        :default: 1
        :doc: Read Data BDL VT Compensation.
      - :name: WDMBVT
        :pos: 30
        :width: 1
        :type: rw
        :default: 1
        :doc: Write Data Mask BDL VT Compensation.
      - :name: RDMBVT
        :pos: 31
        :width: 1
        :type: rw
        :default: 1
        :doc: Read Data Mask BDL VT Compensation.
    - :name: DX1GCR4
      :addr: 516
      :doc: DX n General Configuration Register 4
      :fields:
      - :name: DXREFIMON
        :pos: 0
        :width: 2
        :type: rw
        :default: 0
        :doc: DQ (Single Ended IO) MVREF Monitor.
      - :name: DXREFIEN
        :pos: 2
        :width: 4
        :type: rw
        :default: 15
        :doc: DQ (Single Ended IO) VREF Enable.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFSSEL
        :pos: 8
        :width: 6
        :type: rw
        :default: 0
        :doc: Byte Lane Single-End VREF Select.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFESEL
        :pos: 16
        :width: 6
        :type: rw
        :default: 0
        :doc: Byte Lane External VREF Select.
      - :name: RESERVED_24_22
        :pos: 22
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFSEN
        :pos: 25
        :width: 1
        :type: rw
        :default: 1
        :doc: Byte Lane Single-End VREF Enable.
      - :name: DXREFEEN
        :pos: 26
        :width: 2
        :type: rw
        :default: 3
        :doc: Byte Lane Internal VREF Enable.
      - :name: DXREFPEN
        :pos: 28
        :width: 1
        :type: rw
        :default: 0
        :doc: Byte Lane VREF Pad Enable.
      - :name: DXREFIOM
        :pos: 29
        :width: 3
        :type: rw
        :default: 0
        :doc: VREF Generator IO Mode.
    - :name: DX1GCR5
      :addr: 517
      :doc: DX n General Configuration Register 5
      :fields:
      - :name: DXREFISELR0
        :pos: 0
        :width: 6
        :type: rw
        :default: 9
        :doc: HOST VREF Training Value for Rank 0.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFISELR1
        :pos: 8
        :width: 6
        :type: rw
        :default: 9
        :doc: HOST VREF Training Value for Rank 1.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFISELR2
        :pos: 16
        :width: 6
        :type: rw
        :default: 9
        :doc: HOST VREF Training Value for Rank 2.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFISELR3
        :pos: 24
        :width: 6
        :type: rw
        :default: 9
        :doc: HOST VREF Training Value for Rank 3.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX1GCR6
      :addr: 518
      :doc: DX n General Configuration Register 6
      :fields:
      - :name: DXDQVREFR0
        :pos: 0
        :width: 6
        :type: rw
        :default: 9
        :doc: DRAM VREFDQ Training Value for Rank 0.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXDQVREFR1
        :pos: 8
        :width: 6
        :type: rw
        :default: 9
        :doc: DRAM VREFDQ Training Value for Rank 1.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXDQVREFR2
        :pos: 16
        :width: 6
        :type: rw
        :default: 9
        :doc: DRAM VREFDQ Training Value for Rank 2.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXDQVREFR3
        :pos: 24
        :width: 6
        :type: rw
        :default: 9
        :doc: DRAM VREFDQ Training Value for Rank 3.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX1GCR7
      :addr: 519
      :doc: DX n General Configuration Register 7
      :fields:
      - :name: RESERVED_1_0
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSPDRMODE
        :pos: 2
        :width: 2
        :type: ro
        :default: 0
        :doc: Power Down Receiver Mode for DQS[1].
      - :name: X4DSTEMODE
        :pos: 4
        :width: 2
        :type: ro
        :default: 0
        :doc: Termination Enable Mode for DQS[1].
      - :name: X4DSOEMODE
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Output Enable Mode for DQS[1].
      - :name: RESERVED_9_8
        :pos: 8
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXPDRMODE
        :pos: 10
        :width: 2
        :type: ro
        :default: 0
        :doc: Power Down Receiver Mode for DQ[9].
      - :name: X4DXTEMODE
        :pos: 12
        :width: 2
        :type: ro
        :default: 0
        :doc: Termination Enable Mode for DQ[9].
      - :name: X4DXOEMODE
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Output Enable Mode for DQ[9].
      - :name: X4DQSGOE
        :pos: 16
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG Output Enable.
      - :name: X4DQSGODT
        :pos: 17
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG On-Die Termination.
      - :name: RESERVED_18
        :pos: 18
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DQSGPDR
        :pos: 19
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG Power Down Receiver.
      - :name: RESERVED_20
        :pos: 20
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DQSSEPDR
        :pos: 21
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSSE Power Down Receiver.
      - :name: X4DQSNSEPDR
        :pos: 22
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSNSE Power Down Receiver.
      - :name: X4RTTOH
        :pos: 23
        :width: 2
        :type: ro
        :default: 0
        :doc: RTT Output Hold.
      - :name: X4RTTOAL
        :pos: 25
        :width: 1
        :type: ro
        :default: 0
        :doc: RTT On Additive Latency.
      - :name: X4RDDLY
        :pos: 26
        :width: 4
        :type: ro
        :default: 0
        :doc: Static Read Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX1GCR8
      :addr: 520
      :doc: DX n General Configuration Register 8
      :fields:
      - :name: X4DXREFISELR0
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane (upper nibble) internal VREF Select for Rank 0.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXREFISELR1
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane (upper nibble) internal VREF Select for Rank 1.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXREFISELR2
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane (upper nibble) internal VREF Select for Rank 2.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXREFISELR3
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane (upper nibble) internal VREF Select for Rank 3.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX1GCR9
      :addr: 521
      :doc: DX n General Configuration Register 9
      :fields:
      - :name: X4DXDQVREFR0
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM DQ (upper nibble) VREF Select for Rank 0.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXDQVREFR1
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM DQ (upper nibble) VREF Select for Rank 1.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXDQVREFR2
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM DQ (upper nibble) VREF Select for Rank 2.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXDQVREFR3
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM DQ (upper nibble) VREF Select for Rank 3.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX1BDLR0
      :addr: 528
      :doc: DX n Bit Delay Line Register 0
      :fields:
      - :name: DQ0WBD
        :pos: 0
        :width: 6
        :type: rw
        :default: 0
        :doc: DQ0 Write Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ1WBD
        :pos: 8
        :width: 6
        :type: rw
        :default: 0
        :doc: DQ1 Write Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ2WBD
        :pos: 16
        :width: 6
        :type: rw
        :default: 0
        :doc: DQ2 Write Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ3WBD
        :pos: 24
        :width: 6
        :type: rw
        :default: 0
        :doc: DQ3 Write Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX1BDLR1
      :addr: 529
      :doc: DX n Bit Delay Line Register 1
      :fields:
      - :name: DQ4WBD
        :pos: 0
        :width: 6
        :type: rw
        :default: 0
        :doc: DQ4 Write Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ5WBD
        :pos: 8
        :width: 6
        :type: rw
        :default: 0
        :doc: DQ5 Write Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ6WBD
        :pos: 16
        :width: 6
        :type: rw
        :default: 0
        :doc: DQ6 Write Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ7WBD
        :pos: 24
        :width: 6
        :type: rw
        :default: 0
        :doc: DQ7 Write Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX1BDLR2
      :addr: 530
      :doc: DX n Bit Delay Line Register 2
      :fields:
      - :name: DMWBD
        :pos: 0
        :width: 6
        :type: rw
        :default: 0
        :doc: DM Write Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSWBD
        :pos: 8
        :width: 6
        :type: rw
        :default: 0
        :doc: DQ5 Write Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSOEBD
        :pos: 16
        :width: 6
        :type: rw
        :default: 0
        :doc: DQS/DQ/DM Write Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX1BDLR3
      :addr: 532
      :doc: DX n Bit Delay Line Register 3
      :fields:
      - :name: DQ0RBD
        :pos: 0
        :width: 6
        :type: rw
        :default: 0
        :doc: DQ0 Read Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ1RBD
        :pos: 8
        :width: 6
        :type: rw
        :default: 0
        :doc: DQ1 Read Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ2RBD
        :pos: 16
        :width: 6
        :type: rw
        :default: 0
        :doc: DQ2 Read Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ3RBD
        :pos: 24
        :width: 6
        :type: rw
        :default: 0
        :doc: DQ3 Read Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX1BDLR4
      :addr: 533
      :doc: DX n Bit Delay Line Register 4
      :fields:
      - :name: DQ4RBD
        :pos: 0
        :width: 6
        :type: rw
        :default: 0
        :doc: DQ4 Read Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ5RBD
        :pos: 8
        :width: 6
        :type: rw
        :default: 0
        :doc: DQ5 Read Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ6RBD
        :pos: 16
        :width: 6
        :type: rw
        :default: 0
        :doc: DQ6 Read Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ7RBD
        :pos: 24
        :width: 6
        :type: rw
        :default: 0
        :doc: DQ7 Read Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX1BDLR5
      :addr: 534
      :doc: DX n Bit Delay Line Register 5
      :fields:
      - :name: DMRBD
        :pos: 0
        :width: 6
        :type: rw
        :default: 0
        :doc: DM Read Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSRBD
        :pos: 8
        :width: 6
        :type: rw
        :default: 0
        :doc: DQ5 Read Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSNRBD
        :pos: 16
        :width: 6
        :type: rw
        :default: 0
        :doc: DQSN Read Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX1BDLR6
      :addr: 536
      :doc: DX n Bit Delay Line Register 6
      :fields:
      - :name: RESERVED_7_0
        :pos: 0
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PDRBD
        :pos: 8
        :width: 6
        :type: rw
        :default: 0
        :doc: Power Down Receiver Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: TERBD
        :pos: 16
        :width: 6
        :type: rw
        :default: 0
        :doc: Termination Enable Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX1BDLR7
      :addr: 537
      :doc: DX n Bit Delay Line Register 7
      :fields:
      - :name: X4DMWBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DM Write Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSWBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Write Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSOEBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQS/DQ/DM Write Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX1BDLR8
      :addr: 538
      :doc: DX n Bit Delay Line Register 8
      :fields:
      - :name: X4DMRBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DM Read Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSRBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Read Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSNRBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQSN Read Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX1BDLR9
      :addr: 539
      :doc: DX n Bit Delay Line Register 9
      :fields:
      - :name: RESERVED_7_0
        :pos: 0
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4PDRBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: Power Down Receiver Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4TERBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: Termination Enable Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX1LCDLR0
      :addr: 544
      :doc: DX n Local Calibrated Delay Line Register 0
      :fields:
      - :name: WLD
        :pos: 0
        :width: 9
        :type: rw
        :default: 0
        :doc: Write Leveling Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4WLD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 Write Leveling Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX1LCDLR1
      :addr: 545
      :doc: DX n Local Calibrated Delay Line Register 1
      :fields:
      - :name: WDQD
        :pos: 0
        :width: 9
        :type: rw
        :default: 0
        :doc: Write Data Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4WDQD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 Write Data Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX1LCDLR2
      :addr: 546
      :doc: DX n Local Calibrated Delay Line Register 2
      :fields:
      - :name: DQSGD
        :pos: 0
        :width: 9
        :type: rw
        :default: 0
        :doc: DQS Gating Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DQSGD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 DQS Gating Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX1LCDLR3
      :addr: 547
      :doc: DX n Local Calibrated Delay Line Register 3
      :fields:
      - :name: RDQSD
        :pos: 0
        :width: 9
        :type: rw
        :default: 0
        :doc: Read DQS Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4RDQSD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 Read DQS Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX1LCDLR4
      :addr: 548
      :doc: DX n Local Calibrated Delay Line Register 4
      :fields:
      - :name: RDQSND
        :pos: 0
        :width: 9
        :type: rw
        :default: 0
        :doc: Read DQSN Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4RDQSND
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 Read DQSN Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX1LCDLR5
      :addr: 549
      :doc: DX n Local Calibrated Delay Line Register 5
      :fields:
      - :name: DQSGSD
        :pos: 0
        :width: 9
        :type: rw
        :default: 0
        :doc: DQS Gate Status Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DQSGSD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 DQS Gate Status Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX1MDLR0
      :addr: 552
      :doc: DX n Master Delay Line Register 0
      :fields:
      - :name: IPRD
        :pos: 0
        :width: 9
        :type: rw
        :default: 0
        :doc: Initial Period.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: TPRD
        :pos: 16
        :width: 9
        :type: rw
        :default: 0
        :doc: Target Period.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX1MDLR1
      :addr: 553
      :doc: DX n Master Delay Line Register 1
      :fields:
      - :name: MDLD
        :pos: 0
        :width: 9
        :type: rw
        :default: 0
        :doc: Master Delay Line Delay.
      - :name: RESERVED_31_9
        :pos: 9
        :width: 23
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX1GTR0
      :addr: 560
      :doc: DX n General Timing Register 0
      :fields:
      - :name: DGSL
        :pos: 0
        :width: 5
        :type: rw
        :default: 0
        :doc: DQS Gating System Latency.
      - :name: RESERVED_7_5
        :pos: 5
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DGSL
        :pos: 8
        :width: 5
        :type: ro
        :default: 0
        :doc: X4 DQS Gating System Latency.
      - :name: RESERVED_15_13
        :pos: 13
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: WLSL
        :pos: 16
        :width: 4
        :type: rw
        :default: 2
        :doc: Write Leveling System Latency.
      - :name: X4WLSL
        :pos: 20
        :width: 4
        :type: ro
        :default: 0
        :doc: X4 Write Leveling System Latency.
      - :name: RESERVED_31_24
        :pos: 24
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX1RSR0
      :addr: 564
      :doc: DX n Rank Status Register 0
      :fields:
      - :name: QSGERR
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: DQS Gate Training Error.
      - :name: X4QSGERR
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: X4 DQS Gate Training Error.
    - :name: DX1RSR1
      :addr: 565
      :doc: DX n Rank Status Register 1
      :fields:
      - :name: RDLVLERR
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Read Leveling Error.
      - :name: X4RDLVLERR
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: X4 Read Leveling Error.
    - :name: DX1RSR2
      :addr: 566
      :doc: DX n Rank Status Register 2
      :fields:
      - :name: WLAWN
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Write Leveling Adjustment Warning.
      - :name: X4WLAWN
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: X4 Write Leveling Adjustment Warning.
    - :name: DX1RSR3
      :addr: 567
      :doc: DX n Rank Status Register 3
      :fields:
      - :name: WLAERR
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Write Leveling Adjustment Error.
      - :name: X4WLAERR
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: X4 Write Leveling Adjustment Error.
    - :name: DX1GSR0
      :addr: 568
      :doc: DX n General Status Register 0
      :fields:
      - :name: WDQCAL
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Write DQ Calibration.
      - :name: RDQSCAL
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Calibration.
      - :name: RDQSNCAL
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS# Calibration.
      - :name: GDQSCAL
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS gating Calibration.
      - :name: WLCAL
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Calibration.
      - :name: WLDONE
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Done.
      - :name: WLERR
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Error.
      - :name: WLPRD
        :pos: 7
        :width: 9
        :type: ro
        :default: 0
        :doc: Write Leveling Period.
      - :name: DPLOCK
        :pos: 16
        :width: 1
        :type: ro
        :default: 0
        :doc: DATX8 PLL Lock.
      - :name: GDQSPRD
        :pos: 17
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS gating Period.
      - :name: WLWN
        :pos: 26
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Warning.
      - :name: RESERVED_29_27
        :pos: 27
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: WLDQ
        :pos: 30
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling DQ Status.
      - :name: RESERVED_31
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX1GSR1
      :addr: 569
      :doc: DX n General Status Register 1
      :fields:
      - :name: DLTDONE
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Delay Line Test Done.
      - :name: DLTCODE
        :pos: 1
        :width: 24
        :type: ro
        :default: 0
        :doc: Delay Line Test Code.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX1GSR2
      :addr: 570
      :doc: DX n General Status Register 2
      :fields:
      - :name: RDERR
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Bit Deskew Error.
      - :name: RDWN
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Bit Deskew Warning.
      - :name: WDERR
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Bit Deskew Error.
      - :name: WDWN
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Bit Deskew Warning.
      - :name: REERR
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Eye Centering Error.
      - :name: REWN
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Eye Centering Warning.
      - :name: WEERR
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Eye Centering Error.
      - :name: WEWN
        :pos: 7
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Eye Centering Warning.
      - :name: ESTAT
        :pos: 8
        :width: 4
        :type: ro
        :default: 0
        :doc: Error Status.
      - :name: DBDQ
        :pos: 12
        :width: 8
        :type: ro
        :default: 0
        :doc: DB DQ Capture.
      - :name: SRDERR
        :pos: 20
        :width: 1
        :type: ro
        :default: 0
        :doc: Static Read Error.
      - :name: RESERVED_21
        :pos: 21
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: GSDQSCAL
        :pos: 22
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Gating Status Calibration.
      - :name: GSDQSPRD
        :pos: 23
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS gating Status Period.
    - :name: DX1GSR3
      :addr: 571
      :doc: DX n General Status Register 3
      :fields:
      - :name: SRDPC
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: Static Read Delay Pass Count.
      - :name: RESERVED_7_2
        :pos: 2
        :width: 6
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: HVERR
        :pos: 8
        :width: 4
        :type: ro
        :default: 0
        :doc: Host VREF Training Error.
      - :name: HVWRN
        :pos: 12
        :width: 4
        :type: ro
        :default: 0
        :doc: Host VREF Training Warning.
      - :name: DVERR
        :pos: 16
        :width: 4
        :type: ro
        :default: 0
        :doc: DRAM VREF Training Error.
      - :name: DVWRN
        :pos: 20
        :width: 4
        :type: ro
        :default: 0
        :doc: DRAM VREF Training Warning.
      - :name: ESTAT
        :pos: 24
        :width: 3
        :type: ro
        :default: 0
        :doc: VREF Training Error Status Code.
      - :name: RESERVED_31_27
        :pos: 27
        :width: 5
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX1GSR4
      :addr: 572
      :doc: DX n General Status Register 4
      :fields:
      - :name: X4WDQCAL
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Write DQ Calibration.
      - :name: X4RDQSCAL
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Calibration.
      - :name: X4RDQSNCAL
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS# Calibration.
      - :name: X4GDQSCAL
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS gating Calibration.
      - :name: X4WLCAL
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Calibration.
      - :name: X4WLDONE
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Done.
      - :name: X4WLERR
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Error.
      - :name: X4WLPRD
        :pos: 7
        :width: 9
        :type: ro
        :default: 0
        :doc: Write Leveling Period.
      - :name: X4DPLOCK
        :pos: 16
        :width: 1
        :type: ro
        :default: 0
        :doc: DATX PLL Lock..
      - :name: X4GDQSPRD
        :pos: 17
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS gating Period.
      - :name: X4WLWN
        :pos: 26
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Warning.
      - :name: RESERVED_29_27
        :pos: 27
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4WLDQ
        :pos: 30
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling DQ Status.
      - :name: RESERVED_31
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX1GSR5
      :addr: 573
      :doc: DX n General Status Register 5
      :fields:
      - :name: X4RDERR
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Bit Deskew Error.
      - :name: X4RDWN
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Bit Deskew Warning.
      - :name: X4WDERR
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Bit Deskew Error.
      - :name: X4WDWN
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Bit Deskew Warning.
      - :name: X4REERR
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Eye Centering Error.
      - :name: X4REWN
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Eye Centering Warning.
      - :name: X4WEERR
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Eye Centering Error.
      - :name: X4WEWN
        :pos: 7
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Eye Centering Warning.
      - :name: X4ESTAT
        :pos: 8
        :width: 4
        :type: ro
        :default: 0
        :doc: Error Status.
      - :name: RESERVED_19_12
        :pos: 12
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4SRDERR
        :pos: 20
        :width: 1
        :type: ro
        :default: 0
        :doc: Static Read Error.
      - :name: RESERVED_21
        :pos: 21
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4GSDQSCAL
        :pos: 22
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Gating Status Calibration.
      - :name: X4GSDQSPRD
        :pos: 23
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS gating Status Period.
    - :name: DX1GSR6
      :addr: 574
      :doc: DX n General Status Register 6
      :fields:
      - :name: RESERVED_1_0
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4SRDPC
        :pos: 2
        :width: 2
        :type: ro
        :default: 0
        :doc: Static Read Delay Pass Count.
      - :name: RESERVED_7_4
        :pos: 4
        :width: 4
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4HVERR
        :pos: 8
        :width: 4
        :type: ro
        :default: 0
        :doc: Host VREF Training Error.
      - :name: X4HVWRN
        :pos: 12
        :width: 4
        :type: ro
        :default: 0
        :doc: Host VREF Training Warning.
      - :name: X4DVERR
        :pos: 16
        :width: 4
        :type: ro
        :default: 0
        :doc: DRAM VREF Training Error.
      - :name: X4DVWRN
        :pos: 20
        :width: 4
        :type: ro
        :default: 0
        :doc: DRAM VREF Training Warning.
      - :name: RESERVED_31_24
        :pos: 24
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX2GCR0
      :addr: 576
      :doc: DX n General Configuration Register 0
      :fields:
      - :name: DXEN
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Data Byte Enable.
      - :name: DXIOM
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Data I/O Mode.
      - :name: DQSGOE
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG Output Enable.
      - :name: DQSGODT
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG On-Die Termination.
      - :name: RESERVED_4
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQSGPDR
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG Power Down Receiver.
      - :name: RESERVED_6
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PDRAL
        :pos: 7
        :width: 2
        :type: ro
        :default: 0
        :doc: PDR Additive Latency.
      - :name: RTTOH
        :pos: 9
        :width: 2
        :type: ro
        :default: 0
        :doc: RTT Output Hold.
      - :name: RTTOAL
        :pos: 11
        :width: 1
        :type: ro
        :default: 0
        :doc: RTT On Additive Latency.
      - :name: DQSSEPDR
        :pos: 12
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSSE Power Down Receiver.
      - :name: DQSNSEPDR
        :pos: 13
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSNSE Power Down Receiver.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PLLRST
        :pos: 16
        :width: 1
        :type: ro
        :default: 0
        :doc: PLL Reset.
      - :name: PLLPD
        :pos: 17
        :width: 1
        :type: ro
        :default: 0
        :doc: PLL Power Down.
      - :name: GSHIFT
        :pos: 18
        :width: 1
        :type: ro
        :default: 0
        :doc: Gear Shift.
      - :name: PLLBYP
        :pos: 19
        :width: 1
        :type: ro
        :default: 0
        :doc: PLL Bypass.
      - :name: RDDLY
        :pos: 20
        :width: 4
        :type: ro
        :default: 0
        :doc: Static Read Delay.
      - :name: RESERVED_29_24
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: MDLEN
        :pos: 30
        :width: 1
        :type: ro
        :default: 0
        :doc: Master Delay Line Enable.
      - :name: CALBYP
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: Calibration Bypass.
    - :name: DX2GCR1
      :addr: 577
      :doc: DX n General Configuration Register 1
      :fields:
      - :name: RESERVED_15_0
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXPDRMODE
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Power Down Receiver Mode for DQ[7:0].
    - :name: DX2GCR2
      :addr: 578
      :doc: DX n General Configuration Register 2
      :fields:
      - :name: DXTEMODE
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Termination Enable Mode for DQ[7:0].
      - :name: DXOEMODE
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Output Enable Mode for DQ[7:0].
    - :name: DX2GCR3
      :addr: 579
      :doc: DX n General Configuration Register 3
      :fields:
      - :name: RESERVED_1_0
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSPDRMODE
        :pos: 2
        :width: 2
        :type: ro
        :default: 0
        :doc: Power Down Receiver Mode for DQS.
      - :name: DSTEMODE
        :pos: 4
        :width: 2
        :type: ro
        :default: 0
        :doc: Termination Enable Mode for DQS.
      - :name: DSOEMODE
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Output Enable Mode for DQS.
      - :name: RESERVED_9_8
        :pos: 8
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DMPDRMODE
        :pos: 10
        :width: 2
        :type: ro
        :default: 0
        :doc: Power Down Receiver Mode for DM.
      - :name: DMTEMODE
        :pos: 12
        :width: 2
        :type: ro
        :default: 0
        :doc: Termination Enable Mode for DM.
      - :name: DMOEMODE
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Output Enable Mode for DM.
      - :name: RESERVED_17_16
        :pos: 16
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: OEBVT
        :pos: 18
        :width: 1
        :type: ro
        :default: 0
        :doc: Output Enable BDL VT Compensation.
      - :name: PDRBVT
        :pos: 19
        :width: 1
        :type: ro
        :default: 0
        :doc: Power Down Receiver BDL VT Compensation.
      - :name: TEBVT
        :pos: 20
        :width: 1
        :type: ro
        :default: 0
        :doc: Termination Enable BDL VT Compensation.
      - :name: WDSBVT
        :pos: 21
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Data Strobe BDL VT Compensation.
      - :name: RDSBVT
        :pos: 22
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Data Strobe BDL VT Compensation.
      - :name: RGSLVT
        :pos: 23
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Gating Status LCDL Delay VT Compensation.
      - :name: WLLVT
        :pos: 24
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling LCDL Delay VT Compensation.
      - :name: WDLVT
        :pos: 25
        :width: 1
        :type: ro
        :default: 0
        :doc: Write DQ LCDL Delay VT Compensation.
      - :name: RDLVT
        :pos: 26
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS LCDL Delay VT Compensation.
      - :name: RGLVT
        :pos: 27
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Gating LCDL Delay VT Compensation.
      - :name: WDBVT
        :pos: 28
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Data BDL VT Compensation.
      - :name: RDBVT
        :pos: 29
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Data BDL VT Compensation.
      - :name: WDMBVT
        :pos: 30
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Data Mask BDL VT Compensation.
      - :name: RDMBVT
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Data Mask BDL VT Compensation.
    - :name: DX2GCR4
      :addr: 580
      :doc: DX n General Configuration Register 4
      :fields:
      - :name: DXREFIMON
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: DQ (Single Ended IO) MVREF Monitor.
      - :name: DXREFIEN
        :pos: 2
        :width: 4
        :type: ro
        :default: 0
        :doc: DQ (Single Ended IO) VREF Enable.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFSSEL
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane Single-End VREF Select.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFESEL
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane External VREF Select.
      - :name: RESERVED_24_22
        :pos: 22
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFSEN
        :pos: 25
        :width: 1
        :type: ro
        :default: 0
        :doc: Byte Lane Single-End VREF Enable.
      - :name: DXREFEEN
        :pos: 26
        :width: 2
        :type: ro
        :default: 0
        :doc: Byte Lane Internal VREF Enable.
      - :name: DXREFPEN
        :pos: 28
        :width: 1
        :type: ro
        :default: 0
        :doc: Byte Lane VREF Pad Enable.
      - :name: DXREFIOM
        :pos: 29
        :width: 3
        :type: ro
        :default: 0
        :doc: VREF Generator IO Mode.
    - :name: DX2GCR5
      :addr: 581
      :doc: DX n General Configuration Register 5
      :fields:
      - :name: DXREFISELR0
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: HOST VREF Training Value for Rank 0.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFISELR1
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: HOST VREF Training Value for Rank 1.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFISELR2
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: HOST VREF Training Value for Rank 2.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFISELR3
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: HOST VREF Training Value for Rank 3.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX2GCR6
      :addr: 582
      :doc: DX n General Configuration Register 6
      :fields:
      - :name: DXDQVREFR0
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM VREFDQ Training Value for Rank 0.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXDQVREFR1
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM VREFDQ Training Value for Rank 1.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXDQVREFR2
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM VREFDQ Training Value for Rank 2.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXDQVREFR3
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM VREFDQ Training Value for Rank 3.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX2GCR7
      :addr: 583
      :doc: DX n General Configuration Register 7
      :fields:
      - :name: RESERVED_1_0
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSPDRMODE
        :pos: 2
        :width: 2
        :type: ro
        :default: 0
        :doc: Power Down Receiver Mode for DQS[1].
      - :name: X4DSTEMODE
        :pos: 4
        :width: 2
        :type: ro
        :default: 0
        :doc: Termination Enable Mode for DQS[1].
      - :name: X4DSOEMODE
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Output Enable Mode for DQS[1].
      - :name: RESERVED_9_8
        :pos: 8
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXPDRMODE
        :pos: 10
        :width: 2
        :type: ro
        :default: 0
        :doc: Power Down Receiver Mode for DQ[9].
      - :name: X4DXTEMODE
        :pos: 12
        :width: 2
        :type: ro
        :default: 0
        :doc: Termination Enable Mode for DQ[9].
      - :name: X4DXOEMODE
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Output Enable Mode for DQ[9].
      - :name: X4DQSGOE
        :pos: 16
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG Output Enable.
      - :name: X4DQSGODT
        :pos: 17
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG On-Die Termination.
      - :name: RESERVED_18
        :pos: 18
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DQSGPDR
        :pos: 19
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG Power Down Receiver.
      - :name: RESERVED_20
        :pos: 20
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DQSSEPDR
        :pos: 21
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSSE Power Down Receiver.
      - :name: X4DQSNSEPDR
        :pos: 22
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSNSE Power Down Receiver.
      - :name: X4RTTOH
        :pos: 23
        :width: 2
        :type: ro
        :default: 0
        :doc: RTT Output Hold.
      - :name: X4RTTOAL
        :pos: 25
        :width: 1
        :type: ro
        :default: 0
        :doc: RTT On Additive Latency.
      - :name: X4RDDLY
        :pos: 26
        :width: 4
        :type: ro
        :default: 0
        :doc: Static Read Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX2GCR8
      :addr: 584
      :doc: DX n General Configuration Register 8
      :fields:
      - :name: X4DXREFISELR0
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane (upper nibble) internal VREF Select for Rank 0.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXREFISELR1
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane (upper nibble) internal VREF Select for Rank 1.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXREFISELR2
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane (upper nibble) internal VREF Select for Rank 2.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXREFISELR3
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane (upper nibble) internal VREF Select for Rank 3.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX2GCR9
      :addr: 585
      :doc: DX n General Configuration Register 9
      :fields:
      - :name: X4DXDQVREFR0
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM DQ (upper nibble) VREF Select for Rank 0.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXDQVREFR1
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM DQ (upper nibble) VREF Select for Rank 1.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXDQVREFR2
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM DQ (upper nibble) VREF Select for Rank 2.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXDQVREFR3
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM DQ (upper nibble) VREF Select for Rank 3.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX2BDLR0
      :addr: 592
      :doc: DX n Bit Delay Line Register 0
      :fields:
      - :name: DQ0WBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ0 Write Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ1WBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ1 Write Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ2WBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ2 Write Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ3WBD
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ3 Write Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX2BDLR1
      :addr: 593
      :doc: DX n Bit Delay Line Register 1
      :fields:
      - :name: DQ4WBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ4 Write Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ5WBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Write Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ6WBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ6 Write Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ7WBD
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ7 Write Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX2BDLR2
      :addr: 594
      :doc: DX n Bit Delay Line Register 2
      :fields:
      - :name: DMWBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DM Write Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSWBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Write Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSOEBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQS/DQ/DM Write Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX2BDLR3
      :addr: 596
      :doc: DX n Bit Delay Line Register 3
      :fields:
      - :name: DQ0RBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ0 Read Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ1RBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ1 Read Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ2RBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ2 Read Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ3RBD
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ3 Read Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX2BDLR4
      :addr: 597
      :doc: DX n Bit Delay Line Register 4
      :fields:
      - :name: DQ4RBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ4 Read Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ5RBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Read Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ6RBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ6 Read Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ7RBD
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ7 Read Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX2BDLR5
      :addr: 598
      :doc: DX n Bit Delay Line Register 5
      :fields:
      - :name: DMRBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DM Read Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSRBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Read Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSNRBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQSN Read Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX2BDLR6
      :addr: 600
      :doc: DX n Bit Delay Line Register 6
      :fields:
      - :name: RESERVED_7_0
        :pos: 0
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PDRBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: Power Down Receiver Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: TERBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: Termination Enable Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX2BDLR7
      :addr: 601
      :doc: DX n Bit Delay Line Register 7
      :fields:
      - :name: X4DMWBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DM Write Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSWBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Write Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSOEBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQS/DQ/DM Write Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX2BDLR8
      :addr: 602
      :doc: DX n Bit Delay Line Register 8
      :fields:
      - :name: X4DMRBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DM Read Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSRBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Read Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSNRBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQSN Read Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX2BDLR9
      :addr: 603
      :doc: DX n Bit Delay Line Register 9
      :fields:
      - :name: RESERVED_7_0
        :pos: 0
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4PDRBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: Power Down Receiver Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4TERBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: Termination Enable Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX2LCDLR0
      :addr: 608
      :doc: DX n Local Calibrated Delay Line Register 0
      :fields:
      - :name: WLD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Write Leveling Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4WLD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 Write Leveling Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX2LCDLR1
      :addr: 609
      :doc: DX n Local Calibrated Delay Line Register 1
      :fields:
      - :name: WDQD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Write Data Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4WDQD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 Write Data Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX2LCDLR2
      :addr: 610
      :doc: DX n Local Calibrated Delay Line Register 2
      :fields:
      - :name: DQSGD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: DQS Gating Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DQSGD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 DQS Gating Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX2LCDLR3
      :addr: 611
      :doc: DX n Local Calibrated Delay Line Register 3
      :fields:
      - :name: RDQSD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4RDQSD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 Read DQS Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX2LCDLR4
      :addr: 612
      :doc: DX n Local Calibrated Delay Line Register 4
      :fields:
      - :name: RDQSND
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQSN Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4RDQSND
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 Read DQSN Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX2LCDLR5
      :addr: 613
      :doc: DX n Local Calibrated Delay Line Register 5
      :fields:
      - :name: DQSGSD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: DQS Gate Status Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DQSGSD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 DQS Gate Status Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX2MDLR0
      :addr: 616
      :doc: DX n Master Delay Line Register 0
      :fields:
      - :name: IPRD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Initial Period.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: TPRD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: Target Period.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX2MDLR1
      :addr: 617
      :doc: DX n Master Delay Line Register 1
      :fields:
      - :name: MDLD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Master Delay Line Delay.
      - :name: RESERVED_31_9
        :pos: 9
        :width: 23
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX2GTR0
      :addr: 624
      :doc: DX n General Timing Register 0
      :fields:
      - :name: DGSL
        :pos: 0
        :width: 5
        :type: ro
        :default: 0
        :doc: DQS Gating System Latency.
      - :name: RESERVED_7_5
        :pos: 5
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DGSL
        :pos: 8
        :width: 5
        :type: ro
        :default: 0
        :doc: X4 DQS Gating System Latency.
      - :name: RESERVED_15_13
        :pos: 13
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: WLSL
        :pos: 16
        :width: 4
        :type: ro
        :default: 0
        :doc: Write Leveling System Latency.
      - :name: X4WLSL
        :pos: 20
        :width: 4
        :type: ro
        :default: 0
        :doc: X4 Write Leveling System Latency.
      - :name: RESERVED_31_24
        :pos: 24
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX2RSR0
      :addr: 628
      :doc: DX n Rank Status Register 0
      :fields:
      - :name: QSGERR
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: DQS Gate Training Error.
      - :name: X4QSGERR
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: X4 DQS Gate Training Error.
    - :name: DX2RSR1
      :addr: 629
      :doc: DX n Rank Status Register 1
      :fields:
      - :name: RDLVLERR
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Read Leveling Error.
      - :name: X4RDLVLERR
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: X4 Read Leveling Error.
    - :name: DX2RSR2
      :addr: 630
      :doc: DX n Rank Status Register 2
      :fields:
      - :name: WLAWN
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Write Leveling Adjustment Warning.
      - :name: X4WLAWN
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: X4 Write Leveling Adjustment Warning.
    - :name: DX2RSR3
      :addr: 631
      :doc: DX n Rank Status Register 3
      :fields:
      - :name: WLAERR
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Write Leveling Adjustment Error.
      - :name: X4WLAERR
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: X4 Write Leveling Adjustment Error.
    - :name: DX2GSR0
      :addr: 632
      :doc: DX n General Status Register 0
      :fields:
      - :name: WDQCAL
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Write DQ Calibration.
      - :name: RDQSCAL
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Calibration.
      - :name: RDQSNCAL
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS# Calibration.
      - :name: GDQSCAL
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS gating Calibration.
      - :name: WLCAL
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Calibration.
      - :name: WLDONE
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Done.
      - :name: WLERR
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Error.
      - :name: WLPRD
        :pos: 7
        :width: 9
        :type: ro
        :default: 0
        :doc: Write Leveling Period.
      - :name: DPLOCK
        :pos: 16
        :width: 1
        :type: ro
        :default: 0
        :doc: DATX8 PLL Lock.
      - :name: GDQSPRD
        :pos: 17
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS gating Period.
      - :name: WLWN
        :pos: 26
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Warning.
      - :name: RESERVED_29_27
        :pos: 27
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: WLDQ
        :pos: 30
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling DQ Status.
      - :name: RESERVED_31
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX2GSR1
      :addr: 633
      :doc: DX n General Status Register 1
      :fields:
      - :name: DLTDONE
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Delay Line Test Done.
      - :name: DLTCODE
        :pos: 1
        :width: 24
        :type: ro
        :default: 0
        :doc: Delay Line Test Code.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX2GSR2
      :addr: 634
      :doc: DX n General Status Register 2
      :fields:
      - :name: RDERR
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Bit Deskew Error.
      - :name: RDWN
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Bit Deskew Warning.
      - :name: WDERR
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Bit Deskew Error.
      - :name: WDWN
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Bit Deskew Warning.
      - :name: REERR
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Eye Centering Error.
      - :name: REWN
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Eye Centering Warning.
      - :name: WEERR
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Eye Centering Error.
      - :name: WEWN
        :pos: 7
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Eye Centering Warning.
      - :name: ESTAT
        :pos: 8
        :width: 4
        :type: ro
        :default: 0
        :doc: Error Status.
      - :name: DBDQ
        :pos: 12
        :width: 8
        :type: ro
        :default: 0
        :doc: DB DQ Capture.
      - :name: SRDERR
        :pos: 20
        :width: 1
        :type: ro
        :default: 0
        :doc: Static Read Error.
      - :name: RESERVED_21
        :pos: 21
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: GSDQSCAL
        :pos: 22
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Gating Status Calibration.
      - :name: GSDQSPRD
        :pos: 23
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS gating Status Period.
    - :name: DX2GSR3
      :addr: 635
      :doc: DX n General Status Register 3
      :fields:
      - :name: SRDPC
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: Static Read Delay Pass Count.
      - :name: RESERVED_7_2
        :pos: 2
        :width: 6
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: HVERR
        :pos: 8
        :width: 4
        :type: ro
        :default: 0
        :doc: Host VREF Training Error.
      - :name: HVWRN
        :pos: 12
        :width: 4
        :type: ro
        :default: 0
        :doc: Host VREF Training Warning.
      - :name: DVERR
        :pos: 16
        :width: 4
        :type: ro
        :default: 0
        :doc: DRAM VREF Training Error.
      - :name: DVWRN
        :pos: 20
        :width: 4
        :type: ro
        :default: 0
        :doc: DRAM VREF Training Warning.
      - :name: ESTAT
        :pos: 24
        :width: 3
        :type: ro
        :default: 0
        :doc: VREF Training Error Status Code.
      - :name: RESERVED_31_27
        :pos: 27
        :width: 5
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX2GSR4
      :addr: 636
      :doc: DX n General Status Register 4
      :fields:
      - :name: X4WDQCAL
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Write DQ Calibration.
      - :name: X4RDQSCAL
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Calibration.
      - :name: X4RDQSNCAL
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS# Calibration.
      - :name: X4GDQSCAL
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS gating Calibration.
      - :name: X4WLCAL
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Calibration.
      - :name: X4WLDONE
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Done.
      - :name: X4WLERR
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Error.
      - :name: X4WLPRD
        :pos: 7
        :width: 9
        :type: ro
        :default: 0
        :doc: Write Leveling Period.
      - :name: X4DPLOCK
        :pos: 16
        :width: 1
        :type: ro
        :default: 0
        :doc: DATX PLL Lock..
      - :name: X4GDQSPRD
        :pos: 17
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS gating Period.
      - :name: X4WLWN
        :pos: 26
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Warning.
      - :name: RESERVED_29_27
        :pos: 27
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4WLDQ
        :pos: 30
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling DQ Status.
      - :name: RESERVED_31
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX2GSR5
      :addr: 637
      :doc: DX n General Status Register 5
      :fields:
      - :name: X4RDERR
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Bit Deskew Error.
      - :name: X4RDWN
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Bit Deskew Warning.
      - :name: X4WDERR
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Bit Deskew Error.
      - :name: X4WDWN
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Bit Deskew Warning.
      - :name: X4REERR
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Eye Centering Error.
      - :name: X4REWN
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Eye Centering Warning.
      - :name: X4WEERR
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Eye Centering Error.
      - :name: X4WEWN
        :pos: 7
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Eye Centering Warning.
      - :name: X4ESTAT
        :pos: 8
        :width: 4
        :type: ro
        :default: 0
        :doc: Error Status.
      - :name: RESERVED_19_12
        :pos: 12
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4SRDERR
        :pos: 20
        :width: 1
        :type: ro
        :default: 0
        :doc: Static Read Error.
      - :name: RESERVED_21
        :pos: 21
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4GSDQSCAL
        :pos: 22
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Gating Status Calibration.
      - :name: X4GSDQSPRD
        :pos: 23
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS gating Status Period.
    - :name: DX2GSR6
      :addr: 638
      :doc: DX n General Status Register 6
      :fields:
      - :name: RESERVED_1_0
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4SRDPC
        :pos: 2
        :width: 2
        :type: ro
        :default: 0
        :doc: Static Read Delay Pass Count.
      - :name: RESERVED_7_4
        :pos: 4
        :width: 4
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4HVERR
        :pos: 8
        :width: 4
        :type: ro
        :default: 0
        :doc: Host VREF Training Error.
      - :name: X4HVWRN
        :pos: 12
        :width: 4
        :type: ro
        :default: 0
        :doc: Host VREF Training Warning.
      - :name: X4DVERR
        :pos: 16
        :width: 4
        :type: ro
        :default: 0
        :doc: DRAM VREF Training Error.
      - :name: X4DVWRN
        :pos: 20
        :width: 4
        :type: ro
        :default: 0
        :doc: DRAM VREF Training Warning.
      - :name: RESERVED_31_24
        :pos: 24
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX3GCR0
      :addr: 640
      :doc: DX n General Configuration Register 0
      :fields:
      - :name: DXEN
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Data Byte Enable.
      - :name: DXIOM
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Data I/O Mode.
      - :name: DQSGOE
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG Output Enable.
      - :name: DQSGODT
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG On-Die Termination.
      - :name: RESERVED_4
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQSGPDR
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG Power Down Receiver.
      - :name: RESERVED_6
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PDRAL
        :pos: 7
        :width: 2
        :type: ro
        :default: 0
        :doc: PDR Additive Latency.
      - :name: RTTOH
        :pos: 9
        :width: 2
        :type: ro
        :default: 0
        :doc: RTT Output Hold.
      - :name: RTTOAL
        :pos: 11
        :width: 1
        :type: ro
        :default: 0
        :doc: RTT On Additive Latency.
      - :name: DQSSEPDR
        :pos: 12
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSSE Power Down Receiver.
      - :name: DQSNSEPDR
        :pos: 13
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSNSE Power Down Receiver.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PLLRST
        :pos: 16
        :width: 1
        :type: ro
        :default: 0
        :doc: PLL Reset.
      - :name: PLLPD
        :pos: 17
        :width: 1
        :type: ro
        :default: 0
        :doc: PLL Power Down.
      - :name: GSHIFT
        :pos: 18
        :width: 1
        :type: ro
        :default: 0
        :doc: Gear Shift.
      - :name: PLLBYP
        :pos: 19
        :width: 1
        :type: ro
        :default: 0
        :doc: PLL Bypass.
      - :name: RDDLY
        :pos: 20
        :width: 4
        :type: ro
        :default: 0
        :doc: Static Read Delay.
      - :name: RESERVED_29_24
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: MDLEN
        :pos: 30
        :width: 1
        :type: ro
        :default: 0
        :doc: Master Delay Line Enable.
      - :name: CALBYP
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: Calibration Bypass.
    - :name: DX3GCR1
      :addr: 641
      :doc: DX n General Configuration Register 1
      :fields:
      - :name: RESERVED_15_0
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXPDRMODE
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Power Down Receiver Mode for DQ[7:0].
    - :name: DX3GCR2
      :addr: 642
      :doc: DX n General Configuration Register 2
      :fields:
      - :name: DXTEMODE
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Termination Enable Mode for DQ[7:0].
      - :name: DXOEMODE
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Output Enable Mode for DQ[7:0].
    - :name: DX3GCR3
      :addr: 643
      :doc: DX n General Configuration Register 3
      :fields:
      - :name: RESERVED_1_0
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSPDRMODE
        :pos: 2
        :width: 2
        :type: ro
        :default: 0
        :doc: Power Down Receiver Mode for DQS.
      - :name: DSTEMODE
        :pos: 4
        :width: 2
        :type: ro
        :default: 0
        :doc: Termination Enable Mode for DQS.
      - :name: DSOEMODE
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Output Enable Mode for DQS.
      - :name: RESERVED_9_8
        :pos: 8
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DMPDRMODE
        :pos: 10
        :width: 2
        :type: ro
        :default: 0
        :doc: Power Down Receiver Mode for DM.
      - :name: DMTEMODE
        :pos: 12
        :width: 2
        :type: ro
        :default: 0
        :doc: Termination Enable Mode for DM.
      - :name: DMOEMODE
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Output Enable Mode for DM.
      - :name: RESERVED_17_16
        :pos: 16
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: OEBVT
        :pos: 18
        :width: 1
        :type: ro
        :default: 0
        :doc: Output Enable BDL VT Compensation.
      - :name: PDRBVT
        :pos: 19
        :width: 1
        :type: ro
        :default: 0
        :doc: Power Down Receiver BDL VT Compensation.
      - :name: TEBVT
        :pos: 20
        :width: 1
        :type: ro
        :default: 0
        :doc: Termination Enable BDL VT Compensation.
      - :name: WDSBVT
        :pos: 21
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Data Strobe BDL VT Compensation.
      - :name: RDSBVT
        :pos: 22
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Data Strobe BDL VT Compensation.
      - :name: RGSLVT
        :pos: 23
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Gating Status LCDL Delay VT Compensation.
      - :name: WLLVT
        :pos: 24
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling LCDL Delay VT Compensation.
      - :name: WDLVT
        :pos: 25
        :width: 1
        :type: ro
        :default: 0
        :doc: Write DQ LCDL Delay VT Compensation.
      - :name: RDLVT
        :pos: 26
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS LCDL Delay VT Compensation.
      - :name: RGLVT
        :pos: 27
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Gating LCDL Delay VT Compensation.
      - :name: WDBVT
        :pos: 28
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Data BDL VT Compensation.
      - :name: RDBVT
        :pos: 29
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Data BDL VT Compensation.
      - :name: WDMBVT
        :pos: 30
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Data Mask BDL VT Compensation.
      - :name: RDMBVT
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Data Mask BDL VT Compensation.
    - :name: DX3GCR4
      :addr: 644
      :doc: DX n General Configuration Register 4
      :fields:
      - :name: DXREFIMON
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: DQ (Single Ended IO) MVREF Monitor.
      - :name: DXREFIEN
        :pos: 2
        :width: 4
        :type: ro
        :default: 0
        :doc: DQ (Single Ended IO) VREF Enable.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFSSEL
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane Single-End VREF Select.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFESEL
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane External VREF Select.
      - :name: RESERVED_24_22
        :pos: 22
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFSEN
        :pos: 25
        :width: 1
        :type: ro
        :default: 0
        :doc: Byte Lane Single-End VREF Enable.
      - :name: DXREFEEN
        :pos: 26
        :width: 2
        :type: ro
        :default: 0
        :doc: Byte Lane Internal VREF Enable.
      - :name: DXREFPEN
        :pos: 28
        :width: 1
        :type: ro
        :default: 0
        :doc: Byte Lane VREF Pad Enable.
      - :name: DXREFIOM
        :pos: 29
        :width: 3
        :type: ro
        :default: 0
        :doc: VREF Generator IO Mode.
    - :name: DX3GCR5
      :addr: 645
      :doc: DX n General Configuration Register 5
      :fields:
      - :name: DXREFISELR0
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: HOST VREF Training Value for Rank 0.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFISELR1
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: HOST VREF Training Value for Rank 1.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFISELR2
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: HOST VREF Training Value for Rank 2.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFISELR3
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: HOST VREF Training Value for Rank 3.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX3GCR6
      :addr: 646
      :doc: DX n General Configuration Register 6
      :fields:
      - :name: DXDQVREFR0
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM VREFDQ Training Value for Rank 0.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXDQVREFR1
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM VREFDQ Training Value for Rank 1.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXDQVREFR2
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM VREFDQ Training Value for Rank 2.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXDQVREFR3
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM VREFDQ Training Value for Rank 3.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX3GCR7
      :addr: 647
      :doc: DX n General Configuration Register 7
      :fields:
      - :name: RESERVED_1_0
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSPDRMODE
        :pos: 2
        :width: 2
        :type: ro
        :default: 0
        :doc: Power Down Receiver Mode for DQS[1].
      - :name: X4DSTEMODE
        :pos: 4
        :width: 2
        :type: ro
        :default: 0
        :doc: Termination Enable Mode for DQS[1].
      - :name: X4DSOEMODE
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Output Enable Mode for DQS[1].
      - :name: RESERVED_9_8
        :pos: 8
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXPDRMODE
        :pos: 10
        :width: 2
        :type: ro
        :default: 0
        :doc: Power Down Receiver Mode for DQ[9].
      - :name: X4DXTEMODE
        :pos: 12
        :width: 2
        :type: ro
        :default: 0
        :doc: Termination Enable Mode for DQ[9].
      - :name: X4DXOEMODE
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Output Enable Mode for DQ[9].
      - :name: X4DQSGOE
        :pos: 16
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG Output Enable.
      - :name: X4DQSGODT
        :pos: 17
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG On-Die Termination.
      - :name: RESERVED_18
        :pos: 18
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DQSGPDR
        :pos: 19
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG Power Down Receiver.
      - :name: RESERVED_20
        :pos: 20
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DQSSEPDR
        :pos: 21
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSSE Power Down Receiver.
      - :name: X4DQSNSEPDR
        :pos: 22
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSNSE Power Down Receiver.
      - :name: X4RTTOH
        :pos: 23
        :width: 2
        :type: ro
        :default: 0
        :doc: RTT Output Hold.
      - :name: X4RTTOAL
        :pos: 25
        :width: 1
        :type: ro
        :default: 0
        :doc: RTT On Additive Latency.
      - :name: X4RDDLY
        :pos: 26
        :width: 4
        :type: ro
        :default: 0
        :doc: Static Read Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX3GCR8
      :addr: 648
      :doc: DX n General Configuration Register 8
      :fields:
      - :name: X4DXREFISELR0
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane (upper nibble) internal VREF Select for Rank 0.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXREFISELR1
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane (upper nibble) internal VREF Select for Rank 1.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXREFISELR2
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane (upper nibble) internal VREF Select for Rank 2.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXREFISELR3
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane (upper nibble) internal VREF Select for Rank 3.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX3GCR9
      :addr: 649
      :doc: DX n General Configuration Register 9
      :fields:
      - :name: X4DXDQVREFR0
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM DQ (upper nibble) VREF Select for Rank 0.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXDQVREFR1
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM DQ (upper nibble) VREF Select for Rank 1.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXDQVREFR2
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM DQ (upper nibble) VREF Select for Rank 2.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXDQVREFR3
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM DQ (upper nibble) VREF Select for Rank 3.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX3BDLR0
      :addr: 656
      :doc: DX n Bit Delay Line Register 0
      :fields:
      - :name: DQ0WBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ0 Write Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ1WBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ1 Write Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ2WBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ2 Write Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ3WBD
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ3 Write Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX3BDLR1
      :addr: 657
      :doc: DX n Bit Delay Line Register 1
      :fields:
      - :name: DQ4WBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ4 Write Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ5WBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Write Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ6WBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ6 Write Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ7WBD
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ7 Write Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX3BDLR2
      :addr: 658
      :doc: DX n Bit Delay Line Register 2
      :fields:
      - :name: DMWBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DM Write Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSWBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Write Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSOEBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQS/DQ/DM Write Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX3BDLR3
      :addr: 660
      :doc: DX n Bit Delay Line Register 3
      :fields:
      - :name: DQ0RBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ0 Read Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ1RBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ1 Read Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ2RBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ2 Read Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ3RBD
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ3 Read Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX3BDLR4
      :addr: 661
      :doc: DX n Bit Delay Line Register 4
      :fields:
      - :name: DQ4RBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ4 Read Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ5RBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Read Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ6RBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ6 Read Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ7RBD
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ7 Read Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX3BDLR5
      :addr: 662
      :doc: DX n Bit Delay Line Register 5
      :fields:
      - :name: DMRBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DM Read Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSRBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Read Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSNRBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQSN Read Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX3BDLR6
      :addr: 664
      :doc: DX n Bit Delay Line Register 6
      :fields:
      - :name: RESERVED_7_0
        :pos: 0
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PDRBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: Power Down Receiver Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: TERBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: Termination Enable Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX3BDLR7
      :addr: 665
      :doc: DX n Bit Delay Line Register 7
      :fields:
      - :name: X4DMWBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DM Write Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSWBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Write Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSOEBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQS/DQ/DM Write Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX3BDLR8
      :addr: 666
      :doc: DX n Bit Delay Line Register 8
      :fields:
      - :name: X4DMRBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DM Read Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSRBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Read Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSNRBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQSN Read Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX3BDLR9
      :addr: 667
      :doc: DX n Bit Delay Line Register 9
      :fields:
      - :name: RESERVED_7_0
        :pos: 0
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4PDRBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: Power Down Receiver Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4TERBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: Termination Enable Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX3LCDLR0
      :addr: 672
      :doc: DX n Local Calibrated Delay Line Register 0
      :fields:
      - :name: WLD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Write Leveling Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4WLD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 Write Leveling Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX3LCDLR1
      :addr: 673
      :doc: DX n Local Calibrated Delay Line Register 1
      :fields:
      - :name: WDQD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Write Data Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4WDQD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 Write Data Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX3LCDLR2
      :addr: 674
      :doc: DX n Local Calibrated Delay Line Register 2
      :fields:
      - :name: DQSGD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: DQS Gating Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DQSGD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 DQS Gating Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX3LCDLR3
      :addr: 675
      :doc: DX n Local Calibrated Delay Line Register 3
      :fields:
      - :name: RDQSD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4RDQSD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 Read DQS Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX3LCDLR4
      :addr: 676
      :doc: DX n Local Calibrated Delay Line Register 4
      :fields:
      - :name: RDQSND
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQSN Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4RDQSND
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 Read DQSN Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX3LCDLR5
      :addr: 677
      :doc: DX n Local Calibrated Delay Line Register 5
      :fields:
      - :name: DQSGSD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: DQS Gate Status Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DQSGSD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 DQS Gate Status Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX3MDLR0
      :addr: 680
      :doc: DX n Master Delay Line Register 0
      :fields:
      - :name: IPRD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Initial Period.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: TPRD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: Target Period.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX3MDLR1
      :addr: 681
      :doc: DX n Master Delay Line Register 1
      :fields:
      - :name: MDLD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Master Delay Line Delay.
      - :name: RESERVED_31_9
        :pos: 9
        :width: 23
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX3GTR0
      :addr: 688
      :doc: DX n General Timing Register 0
      :fields:
      - :name: DGSL
        :pos: 0
        :width: 5
        :type: ro
        :default: 0
        :doc: DQS Gating System Latency.
      - :name: RESERVED_7_5
        :pos: 5
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DGSL
        :pos: 8
        :width: 5
        :type: ro
        :default: 0
        :doc: X4 DQS Gating System Latency.
      - :name: RESERVED_15_13
        :pos: 13
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: WLSL
        :pos: 16
        :width: 4
        :type: ro
        :default: 0
        :doc: Write Leveling System Latency.
      - :name: X4WLSL
        :pos: 20
        :width: 4
        :type: ro
        :default: 0
        :doc: X4 Write Leveling System Latency.
      - :name: RESERVED_31_24
        :pos: 24
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX3RSR0
      :addr: 692
      :doc: DX n Rank Status Register 0
      :fields:
      - :name: QSGERR
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: DQS Gate Training Error.
      - :name: X4QSGERR
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: X4 DQS Gate Training Error.
    - :name: DX3RSR1
      :addr: 693
      :doc: DX n Rank Status Register 1
      :fields:
      - :name: RDLVLERR
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Read Leveling Error.
      - :name: X4RDLVLERR
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: X4 Read Leveling Error.
    - :name: DX3RSR2
      :addr: 694
      :doc: DX n Rank Status Register 2
      :fields:
      - :name: WLAWN
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Write Leveling Adjustment Warning.
      - :name: X4WLAWN
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: X4 Write Leveling Adjustment Warning.
    - :name: DX3RSR3
      :addr: 695
      :doc: DX n Rank Status Register 3
      :fields:
      - :name: WLAERR
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Write Leveling Adjustment Error.
      - :name: X4WLAERR
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: X4 Write Leveling Adjustment Error.
    - :name: DX3GSR0
      :addr: 696
      :doc: DX n General Status Register 0
      :fields:
      - :name: WDQCAL
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Write DQ Calibration.
      - :name: RDQSCAL
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Calibration.
      - :name: RDQSNCAL
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS# Calibration.
      - :name: GDQSCAL
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS gating Calibration.
      - :name: WLCAL
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Calibration.
      - :name: WLDONE
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Done.
      - :name: WLERR
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Error.
      - :name: WLPRD
        :pos: 7
        :width: 9
        :type: ro
        :default: 0
        :doc: Write Leveling Period.
      - :name: DPLOCK
        :pos: 16
        :width: 1
        :type: ro
        :default: 0
        :doc: DATX8 PLL Lock.
      - :name: GDQSPRD
        :pos: 17
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS gating Period.
      - :name: WLWN
        :pos: 26
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Warning.
      - :name: RESERVED_29_27
        :pos: 27
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: WLDQ
        :pos: 30
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling DQ Status.
      - :name: RESERVED_31
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX3GSR1
      :addr: 697
      :doc: DX n General Status Register 1
      :fields:
      - :name: DLTDONE
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Delay Line Test Done.
      - :name: DLTCODE
        :pos: 1
        :width: 24
        :type: ro
        :default: 0
        :doc: Delay Line Test Code.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX3GSR2
      :addr: 698
      :doc: DX n General Status Register 2
      :fields:
      - :name: RDERR
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Bit Deskew Error.
      - :name: RDWN
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Bit Deskew Warning.
      - :name: WDERR
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Bit Deskew Error.
      - :name: WDWN
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Bit Deskew Warning.
      - :name: REERR
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Eye Centering Error.
      - :name: REWN
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Eye Centering Warning.
      - :name: WEERR
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Eye Centering Error.
      - :name: WEWN
        :pos: 7
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Eye Centering Warning.
      - :name: ESTAT
        :pos: 8
        :width: 4
        :type: ro
        :default: 0
        :doc: Error Status.
      - :name: DBDQ
        :pos: 12
        :width: 8
        :type: ro
        :default: 0
        :doc: DB DQ Capture.
      - :name: SRDERR
        :pos: 20
        :width: 1
        :type: ro
        :default: 0
        :doc: Static Read Error.
      - :name: RESERVED_21
        :pos: 21
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: GSDQSCAL
        :pos: 22
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Gating Status Calibration.
      - :name: GSDQSPRD
        :pos: 23
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS gating Status Period.
    - :name: DX3GSR3
      :addr: 699
      :doc: DX n General Status Register 3
      :fields:
      - :name: SRDPC
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: Static Read Delay Pass Count.
      - :name: RESERVED_7_2
        :pos: 2
        :width: 6
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: HVERR
        :pos: 8
        :width: 4
        :type: ro
        :default: 0
        :doc: Host VREF Training Error.
      - :name: HVWRN
        :pos: 12
        :width: 4
        :type: ro
        :default: 0
        :doc: Host VREF Training Warning.
      - :name: DVERR
        :pos: 16
        :width: 4
        :type: ro
        :default: 0
        :doc: DRAM VREF Training Error.
      - :name: DVWRN
        :pos: 20
        :width: 4
        :type: ro
        :default: 0
        :doc: DRAM VREF Training Warning.
      - :name: ESTAT
        :pos: 24
        :width: 3
        :type: ro
        :default: 0
        :doc: VREF Training Error Status Code.
      - :name: RESERVED_31_27
        :pos: 27
        :width: 5
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX3GSR4
      :addr: 700
      :doc: DX n General Status Register 4
      :fields:
      - :name: X4WDQCAL
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Write DQ Calibration.
      - :name: X4RDQSCAL
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Calibration.
      - :name: X4RDQSNCAL
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS# Calibration.
      - :name: X4GDQSCAL
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS gating Calibration.
      - :name: X4WLCAL
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Calibration.
      - :name: X4WLDONE
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Done.
      - :name: X4WLERR
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Error.
      - :name: X4WLPRD
        :pos: 7
        :width: 9
        :type: ro
        :default: 0
        :doc: Write Leveling Period.
      - :name: X4DPLOCK
        :pos: 16
        :width: 1
        :type: ro
        :default: 0
        :doc: DATX PLL Lock..
      - :name: X4GDQSPRD
        :pos: 17
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS gating Period.
      - :name: X4WLWN
        :pos: 26
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Warning.
      - :name: RESERVED_29_27
        :pos: 27
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4WLDQ
        :pos: 30
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling DQ Status.
      - :name: RESERVED_31
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX3GSR5
      :addr: 701
      :doc: DX n General Status Register 5
      :fields:
      - :name: X4RDERR
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Bit Deskew Error.
      - :name: X4RDWN
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Bit Deskew Warning.
      - :name: X4WDERR
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Bit Deskew Error.
      - :name: X4WDWN
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Bit Deskew Warning.
      - :name: X4REERR
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Eye Centering Error.
      - :name: X4REWN
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Eye Centering Warning.
      - :name: X4WEERR
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Eye Centering Error.
      - :name: X4WEWN
        :pos: 7
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Eye Centering Warning.
      - :name: X4ESTAT
        :pos: 8
        :width: 4
        :type: ro
        :default: 0
        :doc: Error Status.
      - :name: RESERVED_19_12
        :pos: 12
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4SRDERR
        :pos: 20
        :width: 1
        :type: ro
        :default: 0
        :doc: Static Read Error.
      - :name: RESERVED_21
        :pos: 21
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4GSDQSCAL
        :pos: 22
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Gating Status Calibration.
      - :name: X4GSDQSPRD
        :pos: 23
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS gating Status Period.
    - :name: DX3GSR6
      :addr: 702
      :doc: DX n General Status Register 6
      :fields:
      - :name: RESERVED_1_0
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4SRDPC
        :pos: 2
        :width: 2
        :type: ro
        :default: 0
        :doc: Static Read Delay Pass Count.
      - :name: RESERVED_7_4
        :pos: 4
        :width: 4
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4HVERR
        :pos: 8
        :width: 4
        :type: ro
        :default: 0
        :doc: Host VREF Training Error.
      - :name: X4HVWRN
        :pos: 12
        :width: 4
        :type: ro
        :default: 0
        :doc: Host VREF Training Warning.
      - :name: X4DVERR
        :pos: 16
        :width: 4
        :type: ro
        :default: 0
        :doc: DRAM VREF Training Error.
      - :name: X4DVWRN
        :pos: 20
        :width: 4
        :type: ro
        :default: 0
        :doc: DRAM VREF Training Warning.
      - :name: RESERVED_31_24
        :pos: 24
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX4GCR0
      :addr: 704
      :doc: DX n General Configuration Register 0
      :fields:
      - :name: DXEN
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Data Byte Enable.
      - :name: DXIOM
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Data I/O Mode.
      - :name: DQSGOE
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG Output Enable.
      - :name: DQSGODT
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG On-Die Termination.
      - :name: RESERVED_4
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQSGPDR
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG Power Down Receiver.
      - :name: RESERVED_6
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PDRAL
        :pos: 7
        :width: 2
        :type: ro
        :default: 0
        :doc: PDR Additive Latency.
      - :name: RTTOH
        :pos: 9
        :width: 2
        :type: ro
        :default: 0
        :doc: RTT Output Hold.
      - :name: RTTOAL
        :pos: 11
        :width: 1
        :type: ro
        :default: 0
        :doc: RTT On Additive Latency.
      - :name: DQSSEPDR
        :pos: 12
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSSE Power Down Receiver.
      - :name: DQSNSEPDR
        :pos: 13
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSNSE Power Down Receiver.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PLLRST
        :pos: 16
        :width: 1
        :type: ro
        :default: 0
        :doc: PLL Reset.
      - :name: PLLPD
        :pos: 17
        :width: 1
        :type: ro
        :default: 0
        :doc: PLL Power Down.
      - :name: GSHIFT
        :pos: 18
        :width: 1
        :type: ro
        :default: 0
        :doc: Gear Shift.
      - :name: PLLBYP
        :pos: 19
        :width: 1
        :type: ro
        :default: 0
        :doc: PLL Bypass.
      - :name: RDDLY
        :pos: 20
        :width: 4
        :type: ro
        :default: 0
        :doc: Static Read Delay.
      - :name: RESERVED_29_24
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: MDLEN
        :pos: 30
        :width: 1
        :type: ro
        :default: 0
        :doc: Master Delay Line Enable.
      - :name: CALBYP
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: Calibration Bypass.
    - :name: DX4GCR1
      :addr: 705
      :doc: DX n General Configuration Register 1
      :fields:
      - :name: RESERVED_15_0
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXPDRMODE
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Power Down Receiver Mode for DQ[7:0].
    - :name: DX4GCR2
      :addr: 706
      :doc: DX n General Configuration Register 2
      :fields:
      - :name: DXTEMODE
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Termination Enable Mode for DQ[7:0].
      - :name: DXOEMODE
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Output Enable Mode for DQ[7:0].
    - :name: DX4GCR3
      :addr: 707
      :doc: DX n General Configuration Register 3
      :fields:
      - :name: RESERVED_1_0
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSPDRMODE
        :pos: 2
        :width: 2
        :type: ro
        :default: 0
        :doc: Power Down Receiver Mode for DQS.
      - :name: DSTEMODE
        :pos: 4
        :width: 2
        :type: ro
        :default: 0
        :doc: Termination Enable Mode for DQS.
      - :name: DSOEMODE
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Output Enable Mode for DQS.
      - :name: RESERVED_9_8
        :pos: 8
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DMPDRMODE
        :pos: 10
        :width: 2
        :type: ro
        :default: 0
        :doc: Power Down Receiver Mode for DM.
      - :name: DMTEMODE
        :pos: 12
        :width: 2
        :type: ro
        :default: 0
        :doc: Termination Enable Mode for DM.
      - :name: DMOEMODE
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Output Enable Mode for DM.
      - :name: RESERVED_17_16
        :pos: 16
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: OEBVT
        :pos: 18
        :width: 1
        :type: ro
        :default: 0
        :doc: Output Enable BDL VT Compensation.
      - :name: PDRBVT
        :pos: 19
        :width: 1
        :type: ro
        :default: 0
        :doc: Power Down Receiver BDL VT Compensation.
      - :name: TEBVT
        :pos: 20
        :width: 1
        :type: ro
        :default: 0
        :doc: Termination Enable BDL VT Compensation.
      - :name: WDSBVT
        :pos: 21
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Data Strobe BDL VT Compensation.
      - :name: RDSBVT
        :pos: 22
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Data Strobe BDL VT Compensation.
      - :name: RGSLVT
        :pos: 23
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Gating Status LCDL Delay VT Compensation.
      - :name: WLLVT
        :pos: 24
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling LCDL Delay VT Compensation.
      - :name: WDLVT
        :pos: 25
        :width: 1
        :type: ro
        :default: 0
        :doc: Write DQ LCDL Delay VT Compensation.
      - :name: RDLVT
        :pos: 26
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS LCDL Delay VT Compensation.
      - :name: RGLVT
        :pos: 27
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Gating LCDL Delay VT Compensation.
      - :name: WDBVT
        :pos: 28
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Data BDL VT Compensation.
      - :name: RDBVT
        :pos: 29
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Data BDL VT Compensation.
      - :name: WDMBVT
        :pos: 30
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Data Mask BDL VT Compensation.
      - :name: RDMBVT
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Data Mask BDL VT Compensation.
    - :name: DX4GCR4
      :addr: 708
      :doc: DX n General Configuration Register 4
      :fields:
      - :name: DXREFIMON
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: DQ (Single Ended IO) MVREF Monitor.
      - :name: DXREFIEN
        :pos: 2
        :width: 4
        :type: ro
        :default: 0
        :doc: DQ (Single Ended IO) VREF Enable.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFSSEL
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane Single-End VREF Select.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFESEL
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane External VREF Select.
      - :name: RESERVED_24_22
        :pos: 22
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFSEN
        :pos: 25
        :width: 1
        :type: ro
        :default: 0
        :doc: Byte Lane Single-End VREF Enable.
      - :name: DXREFEEN
        :pos: 26
        :width: 2
        :type: ro
        :default: 0
        :doc: Byte Lane Internal VREF Enable.
      - :name: DXREFPEN
        :pos: 28
        :width: 1
        :type: ro
        :default: 0
        :doc: Byte Lane VREF Pad Enable.
      - :name: DXREFIOM
        :pos: 29
        :width: 3
        :type: ro
        :default: 0
        :doc: VREF Generator IO Mode.
    - :name: DX4GCR5
      :addr: 709
      :doc: DX n General Configuration Register 5
      :fields:
      - :name: DXREFISELR0
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: HOST VREF Training Value for Rank 0.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFISELR1
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: HOST VREF Training Value for Rank 1.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFISELR2
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: HOST VREF Training Value for Rank 2.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFISELR3
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: HOST VREF Training Value for Rank 3.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX4GCR6
      :addr: 710
      :doc: DX n General Configuration Register 6
      :fields:
      - :name: DXDQVREFR0
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM VREFDQ Training Value for Rank 0.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXDQVREFR1
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM VREFDQ Training Value for Rank 1.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXDQVREFR2
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM VREFDQ Training Value for Rank 2.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXDQVREFR3
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM VREFDQ Training Value for Rank 3.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX4GCR7
      :addr: 711
      :doc: DX n General Configuration Register 7
      :fields:
      - :name: RESERVED_1_0
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSPDRMODE
        :pos: 2
        :width: 2
        :type: ro
        :default: 0
        :doc: Power Down Receiver Mode for DQS[1].
      - :name: X4DSTEMODE
        :pos: 4
        :width: 2
        :type: ro
        :default: 0
        :doc: Termination Enable Mode for DQS[1].
      - :name: X4DSOEMODE
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Output Enable Mode for DQS[1].
      - :name: RESERVED_9_8
        :pos: 8
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXPDRMODE
        :pos: 10
        :width: 2
        :type: ro
        :default: 0
        :doc: Power Down Receiver Mode for DQ[9].
      - :name: X4DXTEMODE
        :pos: 12
        :width: 2
        :type: ro
        :default: 0
        :doc: Termination Enable Mode for DQ[9].
      - :name: X4DXOEMODE
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Output Enable Mode for DQ[9].
      - :name: X4DQSGOE
        :pos: 16
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG Output Enable.
      - :name: X4DQSGODT
        :pos: 17
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG On-Die Termination.
      - :name: RESERVED_18
        :pos: 18
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DQSGPDR
        :pos: 19
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG Power Down Receiver.
      - :name: RESERVED_20
        :pos: 20
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DQSSEPDR
        :pos: 21
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSSE Power Down Receiver.
      - :name: X4DQSNSEPDR
        :pos: 22
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSNSE Power Down Receiver.
      - :name: X4RTTOH
        :pos: 23
        :width: 2
        :type: ro
        :default: 0
        :doc: RTT Output Hold.
      - :name: X4RTTOAL
        :pos: 25
        :width: 1
        :type: ro
        :default: 0
        :doc: RTT On Additive Latency.
      - :name: X4RDDLY
        :pos: 26
        :width: 4
        :type: ro
        :default: 0
        :doc: Static Read Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX4GCR8
      :addr: 712
      :doc: DX n General Configuration Register 8
      :fields:
      - :name: X4DXREFISELR0
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane (upper nibble) internal VREF Select for Rank 0.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXREFISELR1
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane (upper nibble) internal VREF Select for Rank 1.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXREFISELR2
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane (upper nibble) internal VREF Select for Rank 2.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXREFISELR3
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane (upper nibble) internal VREF Select for Rank 3.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX4GCR9
      :addr: 713
      :doc: DX n General Configuration Register 9
      :fields:
      - :name: X4DXDQVREFR0
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM DQ (upper nibble) VREF Select for Rank 0.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXDQVREFR1
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM DQ (upper nibble) VREF Select for Rank 1.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXDQVREFR2
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM DQ (upper nibble) VREF Select for Rank 2.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXDQVREFR3
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM DQ (upper nibble) VREF Select for Rank 3.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX4BDLR0
      :addr: 720
      :doc: DX n Bit Delay Line Register 0
      :fields:
      - :name: DQ0WBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ0 Write Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ1WBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ1 Write Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ2WBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ2 Write Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ3WBD
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ3 Write Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX4BDLR1
      :addr: 721
      :doc: DX n Bit Delay Line Register 1
      :fields:
      - :name: DQ4WBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ4 Write Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ5WBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Write Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ6WBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ6 Write Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ7WBD
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ7 Write Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX4BDLR2
      :addr: 722
      :doc: DX n Bit Delay Line Register 2
      :fields:
      - :name: DMWBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DM Write Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSWBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Write Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSOEBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQS/DQ/DM Write Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX4BDLR3
      :addr: 724
      :doc: DX n Bit Delay Line Register 3
      :fields:
      - :name: DQ0RBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ0 Read Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ1RBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ1 Read Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ2RBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ2 Read Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ3RBD
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ3 Read Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX4BDLR4
      :addr: 725
      :doc: DX n Bit Delay Line Register 4
      :fields:
      - :name: DQ4RBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ4 Read Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ5RBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Read Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ6RBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ6 Read Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ7RBD
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ7 Read Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX4BDLR5
      :addr: 726
      :doc: DX n Bit Delay Line Register 5
      :fields:
      - :name: DMRBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DM Read Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSRBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Read Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSNRBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQSN Read Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX4BDLR6
      :addr: 728
      :doc: DX n Bit Delay Line Register 6
      :fields:
      - :name: RESERVED_7_0
        :pos: 0
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PDRBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: Power Down Receiver Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: TERBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: Termination Enable Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX4BDLR7
      :addr: 729
      :doc: DX n Bit Delay Line Register 7
      :fields:
      - :name: X4DMWBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DM Write Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSWBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Write Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSOEBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQS/DQ/DM Write Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX4BDLR8
      :addr: 730
      :doc: DX n Bit Delay Line Register 8
      :fields:
      - :name: X4DMRBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DM Read Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSRBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Read Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSNRBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQSN Read Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX4BDLR9
      :addr: 731
      :doc: DX n Bit Delay Line Register 9
      :fields:
      - :name: RESERVED_7_0
        :pos: 0
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4PDRBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: Power Down Receiver Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4TERBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: Termination Enable Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX4LCDLR0
      :addr: 736
      :doc: DX n Local Calibrated Delay Line Register 0
      :fields:
      - :name: WLD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Write Leveling Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4WLD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 Write Leveling Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX4LCDLR1
      :addr: 737
      :doc: DX n Local Calibrated Delay Line Register 1
      :fields:
      - :name: WDQD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Write Data Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4WDQD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 Write Data Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX4LCDLR2
      :addr: 738
      :doc: DX n Local Calibrated Delay Line Register 2
      :fields:
      - :name: DQSGD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: DQS Gating Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DQSGD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 DQS Gating Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX4LCDLR3
      :addr: 739
      :doc: DX n Local Calibrated Delay Line Register 3
      :fields:
      - :name: RDQSD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4RDQSD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 Read DQS Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX4LCDLR4
      :addr: 740
      :doc: DX n Local Calibrated Delay Line Register 4
      :fields:
      - :name: RDQSND
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQSN Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4RDQSND
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 Read DQSN Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX4LCDLR5
      :addr: 741
      :doc: DX n Local Calibrated Delay Line Register 5
      :fields:
      - :name: DQSGSD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: DQS Gate Status Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DQSGSD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 DQS Gate Status Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX4MDLR0
      :addr: 744
      :doc: DX n Master Delay Line Register 0
      :fields:
      - :name: IPRD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Initial Period.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: TPRD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: Target Period.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX4MDLR1
      :addr: 745
      :doc: DX n Master Delay Line Register 1
      :fields:
      - :name: MDLD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Master Delay Line Delay.
      - :name: RESERVED_31_9
        :pos: 9
        :width: 23
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX4GTR0
      :addr: 752
      :doc: DX n General Timing Register 0
      :fields:
      - :name: DGSL
        :pos: 0
        :width: 5
        :type: ro
        :default: 0
        :doc: DQS Gating System Latency.
      - :name: RESERVED_7_5
        :pos: 5
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DGSL
        :pos: 8
        :width: 5
        :type: ro
        :default: 0
        :doc: X4 DQS Gating System Latency.
      - :name: RESERVED_15_13
        :pos: 13
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: WLSL
        :pos: 16
        :width: 4
        :type: ro
        :default: 0
        :doc: Write Leveling System Latency.
      - :name: X4WLSL
        :pos: 20
        :width: 4
        :type: ro
        :default: 0
        :doc: X4 Write Leveling System Latency.
      - :name: RESERVED_31_24
        :pos: 24
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX4RSR0
      :addr: 756
      :doc: DX n Rank Status Register 0
      :fields:
      - :name: QSGERR
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: DQS Gate Training Error.
      - :name: X4QSGERR
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: X4 DQS Gate Training Error.
    - :name: DX4RSR1
      :addr: 757
      :doc: DX n Rank Status Register 1
      :fields:
      - :name: RDLVLERR
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Read Leveling Error.
      - :name: X4RDLVLERR
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: X4 Read Leveling Error.
    - :name: DX4RSR2
      :addr: 758
      :doc: DX n Rank Status Register 2
      :fields:
      - :name: WLAWN
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Write Leveling Adjustment Warning.
      - :name: X4WLAWN
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: X4 Write Leveling Adjustment Warning.
    - :name: DX4RSR3
      :addr: 759
      :doc: DX n Rank Status Register 3
      :fields:
      - :name: WLAERR
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Write Leveling Adjustment Error.
      - :name: X4WLAERR
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: X4 Write Leveling Adjustment Error.
    - :name: DX4GSR0
      :addr: 760
      :doc: DX n General Status Register 0
      :fields:
      - :name: WDQCAL
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Write DQ Calibration.
      - :name: RDQSCAL
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Calibration.
      - :name: RDQSNCAL
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS# Calibration.
      - :name: GDQSCAL
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS gating Calibration.
      - :name: WLCAL
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Calibration.
      - :name: WLDONE
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Done.
      - :name: WLERR
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Error.
      - :name: WLPRD
        :pos: 7
        :width: 9
        :type: ro
        :default: 0
        :doc: Write Leveling Period.
      - :name: DPLOCK
        :pos: 16
        :width: 1
        :type: ro
        :default: 0
        :doc: DATX8 PLL Lock.
      - :name: GDQSPRD
        :pos: 17
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS gating Period.
      - :name: WLWN
        :pos: 26
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Warning.
      - :name: RESERVED_29_27
        :pos: 27
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: WLDQ
        :pos: 30
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling DQ Status.
      - :name: RESERVED_31
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX4GSR1
      :addr: 761
      :doc: DX n General Status Register 1
      :fields:
      - :name: DLTDONE
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Delay Line Test Done.
      - :name: DLTCODE
        :pos: 1
        :width: 24
        :type: ro
        :default: 0
        :doc: Delay Line Test Code.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX4GSR2
      :addr: 762
      :doc: DX n General Status Register 2
      :fields:
      - :name: RDERR
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Bit Deskew Error.
      - :name: RDWN
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Bit Deskew Warning.
      - :name: WDERR
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Bit Deskew Error.
      - :name: WDWN
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Bit Deskew Warning.
      - :name: REERR
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Eye Centering Error.
      - :name: REWN
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Eye Centering Warning.
      - :name: WEERR
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Eye Centering Error.
      - :name: WEWN
        :pos: 7
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Eye Centering Warning.
      - :name: ESTAT
        :pos: 8
        :width: 4
        :type: ro
        :default: 0
        :doc: Error Status.
      - :name: DBDQ
        :pos: 12
        :width: 8
        :type: ro
        :default: 0
        :doc: DB DQ Capture.
      - :name: SRDERR
        :pos: 20
        :width: 1
        :type: ro
        :default: 0
        :doc: Static Read Error.
      - :name: RESERVED_21
        :pos: 21
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: GSDQSCAL
        :pos: 22
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Gating Status Calibration.
      - :name: GSDQSPRD
        :pos: 23
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS gating Status Period.
    - :name: DX4GSR3
      :addr: 763
      :doc: DX n General Status Register 3
      :fields:
      - :name: SRDPC
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: Static Read Delay Pass Count.
      - :name: RESERVED_7_2
        :pos: 2
        :width: 6
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: HVERR
        :pos: 8
        :width: 4
        :type: ro
        :default: 0
        :doc: Host VREF Training Error.
      - :name: HVWRN
        :pos: 12
        :width: 4
        :type: ro
        :default: 0
        :doc: Host VREF Training Warning.
      - :name: DVERR
        :pos: 16
        :width: 4
        :type: ro
        :default: 0
        :doc: DRAM VREF Training Error.
      - :name: DVWRN
        :pos: 20
        :width: 4
        :type: ro
        :default: 0
        :doc: DRAM VREF Training Warning.
      - :name: ESTAT
        :pos: 24
        :width: 3
        :type: ro
        :default: 0
        :doc: VREF Training Error Status Code.
      - :name: RESERVED_31_27
        :pos: 27
        :width: 5
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX4GSR4
      :addr: 764
      :doc: DX n General Status Register 4
      :fields:
      - :name: X4WDQCAL
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Write DQ Calibration.
      - :name: X4RDQSCAL
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Calibration.
      - :name: X4RDQSNCAL
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS# Calibration.
      - :name: X4GDQSCAL
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS gating Calibration.
      - :name: X4WLCAL
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Calibration.
      - :name: X4WLDONE
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Done.
      - :name: X4WLERR
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Error.
      - :name: X4WLPRD
        :pos: 7
        :width: 9
        :type: ro
        :default: 0
        :doc: Write Leveling Period.
      - :name: X4DPLOCK
        :pos: 16
        :width: 1
        :type: ro
        :default: 0
        :doc: DATX PLL Lock..
      - :name: X4GDQSPRD
        :pos: 17
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS gating Period.
      - :name: X4WLWN
        :pos: 26
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Warning.
      - :name: RESERVED_29_27
        :pos: 27
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4WLDQ
        :pos: 30
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling DQ Status.
      - :name: RESERVED_31
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX4GSR5
      :addr: 765
      :doc: DX n General Status Register 5
      :fields:
      - :name: X4RDERR
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Bit Deskew Error.
      - :name: X4RDWN
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Bit Deskew Warning.
      - :name: X4WDERR
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Bit Deskew Error.
      - :name: X4WDWN
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Bit Deskew Warning.
      - :name: X4REERR
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Eye Centering Error.
      - :name: X4REWN
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Eye Centering Warning.
      - :name: X4WEERR
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Eye Centering Error.
      - :name: X4WEWN
        :pos: 7
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Eye Centering Warning.
      - :name: X4ESTAT
        :pos: 8
        :width: 4
        :type: ro
        :default: 0
        :doc: Error Status.
      - :name: RESERVED_19_12
        :pos: 12
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4SRDERR
        :pos: 20
        :width: 1
        :type: ro
        :default: 0
        :doc: Static Read Error.
      - :name: RESERVED_21
        :pos: 21
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4GSDQSCAL
        :pos: 22
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Gating Status Calibration.
      - :name: X4GSDQSPRD
        :pos: 23
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS gating Status Period.
    - :name: DX4GSR6
      :addr: 766
      :doc: DX n General Status Register 6
      :fields:
      - :name: RESERVED_1_0
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4SRDPC
        :pos: 2
        :width: 2
        :type: ro
        :default: 0
        :doc: Static Read Delay Pass Count.
      - :name: RESERVED_7_4
        :pos: 4
        :width: 4
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4HVERR
        :pos: 8
        :width: 4
        :type: ro
        :default: 0
        :doc: Host VREF Training Error.
      - :name: X4HVWRN
        :pos: 12
        :width: 4
        :type: ro
        :default: 0
        :doc: Host VREF Training Warning.
      - :name: X4DVERR
        :pos: 16
        :width: 4
        :type: ro
        :default: 0
        :doc: DRAM VREF Training Error.
      - :name: X4DVWRN
        :pos: 20
        :width: 4
        :type: ro
        :default: 0
        :doc: DRAM VREF Training Warning.
      - :name: RESERVED_31_24
        :pos: 24
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX5GCR0
      :addr: 768
      :doc: DX n General Configuration Register 0
      :fields:
      - :name: DXEN
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Data Byte Enable.
      - :name: DXIOM
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Data I/O Mode.
      - :name: DQSGOE
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG Output Enable.
      - :name: DQSGODT
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG On-Die Termination.
      - :name: RESERVED_4
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQSGPDR
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG Power Down Receiver.
      - :name: RESERVED_6
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PDRAL
        :pos: 7
        :width: 2
        :type: ro
        :default: 0
        :doc: PDR Additive Latency.
      - :name: RTTOH
        :pos: 9
        :width: 2
        :type: ro
        :default: 0
        :doc: RTT Output Hold.
      - :name: RTTOAL
        :pos: 11
        :width: 1
        :type: ro
        :default: 0
        :doc: RTT On Additive Latency.
      - :name: DQSSEPDR
        :pos: 12
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSSE Power Down Receiver.
      - :name: DQSNSEPDR
        :pos: 13
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSNSE Power Down Receiver.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PLLRST
        :pos: 16
        :width: 1
        :type: ro
        :default: 0
        :doc: PLL Reset.
      - :name: PLLPD
        :pos: 17
        :width: 1
        :type: ro
        :default: 0
        :doc: PLL Power Down.
      - :name: GSHIFT
        :pos: 18
        :width: 1
        :type: ro
        :default: 0
        :doc: Gear Shift.
      - :name: PLLBYP
        :pos: 19
        :width: 1
        :type: ro
        :default: 0
        :doc: PLL Bypass.
      - :name: RDDLY
        :pos: 20
        :width: 4
        :type: ro
        :default: 0
        :doc: Static Read Delay.
      - :name: RESERVED_29_24
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: MDLEN
        :pos: 30
        :width: 1
        :type: ro
        :default: 0
        :doc: Master Delay Line Enable.
      - :name: CALBYP
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: Calibration Bypass.
    - :name: DX5GCR1
      :addr: 769
      :doc: DX n General Configuration Register 1
      :fields:
      - :name: RESERVED_15_0
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXPDRMODE
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Power Down Receiver Mode for DQ[7:0].
    - :name: DX5GCR2
      :addr: 770
      :doc: DX n General Configuration Register 2
      :fields:
      - :name: DXTEMODE
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Termination Enable Mode for DQ[7:0].
      - :name: DXOEMODE
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Output Enable Mode for DQ[7:0].
    - :name: DX5GCR3
      :addr: 771
      :doc: DX n General Configuration Register 3
      :fields:
      - :name: RESERVED_1_0
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSPDRMODE
        :pos: 2
        :width: 2
        :type: ro
        :default: 0
        :doc: Power Down Receiver Mode for DQS.
      - :name: DSTEMODE
        :pos: 4
        :width: 2
        :type: ro
        :default: 0
        :doc: Termination Enable Mode for DQS.
      - :name: DSOEMODE
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Output Enable Mode for DQS.
      - :name: RESERVED_9_8
        :pos: 8
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DMPDRMODE
        :pos: 10
        :width: 2
        :type: ro
        :default: 0
        :doc: Power Down Receiver Mode for DM.
      - :name: DMTEMODE
        :pos: 12
        :width: 2
        :type: ro
        :default: 0
        :doc: Termination Enable Mode for DM.
      - :name: DMOEMODE
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Output Enable Mode for DM.
      - :name: RESERVED_17_16
        :pos: 16
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: OEBVT
        :pos: 18
        :width: 1
        :type: ro
        :default: 0
        :doc: Output Enable BDL VT Compensation.
      - :name: PDRBVT
        :pos: 19
        :width: 1
        :type: ro
        :default: 0
        :doc: Power Down Receiver BDL VT Compensation.
      - :name: TEBVT
        :pos: 20
        :width: 1
        :type: ro
        :default: 0
        :doc: Termination Enable BDL VT Compensation.
      - :name: WDSBVT
        :pos: 21
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Data Strobe BDL VT Compensation.
      - :name: RDSBVT
        :pos: 22
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Data Strobe BDL VT Compensation.
      - :name: RGSLVT
        :pos: 23
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Gating Status LCDL Delay VT Compensation.
      - :name: WLLVT
        :pos: 24
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling LCDL Delay VT Compensation.
      - :name: WDLVT
        :pos: 25
        :width: 1
        :type: ro
        :default: 0
        :doc: Write DQ LCDL Delay VT Compensation.
      - :name: RDLVT
        :pos: 26
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS LCDL Delay VT Compensation.
      - :name: RGLVT
        :pos: 27
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Gating LCDL Delay VT Compensation.
      - :name: WDBVT
        :pos: 28
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Data BDL VT Compensation.
      - :name: RDBVT
        :pos: 29
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Data BDL VT Compensation.
      - :name: WDMBVT
        :pos: 30
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Data Mask BDL VT Compensation.
      - :name: RDMBVT
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Data Mask BDL VT Compensation.
    - :name: DX5GCR4
      :addr: 772
      :doc: DX n General Configuration Register 4
      :fields:
      - :name: DXREFIMON
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: DQ (Single Ended IO) MVREF Monitor.
      - :name: DXREFIEN
        :pos: 2
        :width: 4
        :type: ro
        :default: 0
        :doc: DQ (Single Ended IO) VREF Enable.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFSSEL
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane Single-End VREF Select.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFESEL
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane External VREF Select.
      - :name: RESERVED_24_22
        :pos: 22
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFSEN
        :pos: 25
        :width: 1
        :type: ro
        :default: 0
        :doc: Byte Lane Single-End VREF Enable.
      - :name: DXREFEEN
        :pos: 26
        :width: 2
        :type: ro
        :default: 0
        :doc: Byte Lane Internal VREF Enable.
      - :name: DXREFPEN
        :pos: 28
        :width: 1
        :type: ro
        :default: 0
        :doc: Byte Lane VREF Pad Enable.
      - :name: DXREFIOM
        :pos: 29
        :width: 3
        :type: ro
        :default: 0
        :doc: VREF Generator IO Mode.
    - :name: DX5GCR5
      :addr: 773
      :doc: DX n General Configuration Register 5
      :fields:
      - :name: DXREFISELR0
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: HOST VREF Training Value for Rank 0.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFISELR1
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: HOST VREF Training Value for Rank 1.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFISELR2
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: HOST VREF Training Value for Rank 2.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFISELR3
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: HOST VREF Training Value for Rank 3.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX5GCR6
      :addr: 774
      :doc: DX n General Configuration Register 6
      :fields:
      - :name: DXDQVREFR0
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM VREFDQ Training Value for Rank 0.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXDQVREFR1
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM VREFDQ Training Value for Rank 1.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXDQVREFR2
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM VREFDQ Training Value for Rank 2.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXDQVREFR3
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM VREFDQ Training Value for Rank 3.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX5GCR7
      :addr: 775
      :doc: DX n General Configuration Register 7
      :fields:
      - :name: RESERVED_1_0
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSPDRMODE
        :pos: 2
        :width: 2
        :type: ro
        :default: 0
        :doc: Power Down Receiver Mode for DQS[1].
      - :name: X4DSTEMODE
        :pos: 4
        :width: 2
        :type: ro
        :default: 0
        :doc: Termination Enable Mode for DQS[1].
      - :name: X4DSOEMODE
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Output Enable Mode for DQS[1].
      - :name: RESERVED_9_8
        :pos: 8
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXPDRMODE
        :pos: 10
        :width: 2
        :type: ro
        :default: 0
        :doc: Power Down Receiver Mode for DQ[9].
      - :name: X4DXTEMODE
        :pos: 12
        :width: 2
        :type: ro
        :default: 0
        :doc: Termination Enable Mode for DQ[9].
      - :name: X4DXOEMODE
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Output Enable Mode for DQ[9].
      - :name: X4DQSGOE
        :pos: 16
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG Output Enable.
      - :name: X4DQSGODT
        :pos: 17
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG On-Die Termination.
      - :name: RESERVED_18
        :pos: 18
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DQSGPDR
        :pos: 19
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG Power Down Receiver.
      - :name: RESERVED_20
        :pos: 20
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DQSSEPDR
        :pos: 21
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSSE Power Down Receiver.
      - :name: X4DQSNSEPDR
        :pos: 22
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSNSE Power Down Receiver.
      - :name: X4RTTOH
        :pos: 23
        :width: 2
        :type: ro
        :default: 0
        :doc: RTT Output Hold.
      - :name: X4RTTOAL
        :pos: 25
        :width: 1
        :type: ro
        :default: 0
        :doc: RTT On Additive Latency.
      - :name: X4RDDLY
        :pos: 26
        :width: 4
        :type: ro
        :default: 0
        :doc: Static Read Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX5GCR8
      :addr: 776
      :doc: DX n General Configuration Register 8
      :fields:
      - :name: X4DXREFISELR0
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane (upper nibble) internal VREF Select for Rank 0.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXREFISELR1
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane (upper nibble) internal VREF Select for Rank 1.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXREFISELR2
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane (upper nibble) internal VREF Select for Rank 2.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXREFISELR3
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane (upper nibble) internal VREF Select for Rank 3.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX5GCR9
      :addr: 777
      :doc: DX n General Configuration Register 9
      :fields:
      - :name: X4DXDQVREFR0
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM DQ (upper nibble) VREF Select for Rank 0.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXDQVREFR1
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM DQ (upper nibble) VREF Select for Rank 1.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXDQVREFR2
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM DQ (upper nibble) VREF Select for Rank 2.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXDQVREFR3
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM DQ (upper nibble) VREF Select for Rank 3.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX5BDLR0
      :addr: 784
      :doc: DX n Bit Delay Line Register 0
      :fields:
      - :name: DQ0WBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ0 Write Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ1WBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ1 Write Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ2WBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ2 Write Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ3WBD
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ3 Write Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX5BDLR1
      :addr: 785
      :doc: DX n Bit Delay Line Register 1
      :fields:
      - :name: DQ4WBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ4 Write Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ5WBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Write Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ6WBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ6 Write Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ7WBD
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ7 Write Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX5BDLR2
      :addr: 786
      :doc: DX n Bit Delay Line Register 2
      :fields:
      - :name: DMWBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DM Write Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSWBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Write Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSOEBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQS/DQ/DM Write Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX5BDLR3
      :addr: 788
      :doc: DX n Bit Delay Line Register 3
      :fields:
      - :name: DQ0RBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ0 Read Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ1RBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ1 Read Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ2RBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ2 Read Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ3RBD
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ3 Read Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX5BDLR4
      :addr: 789
      :doc: DX n Bit Delay Line Register 4
      :fields:
      - :name: DQ4RBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ4 Read Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ5RBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Read Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ6RBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ6 Read Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ7RBD
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ7 Read Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX5BDLR5
      :addr: 790
      :doc: DX n Bit Delay Line Register 5
      :fields:
      - :name: DMRBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DM Read Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSRBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Read Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSNRBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQSN Read Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX5BDLR6
      :addr: 792
      :doc: DX n Bit Delay Line Register 6
      :fields:
      - :name: RESERVED_7_0
        :pos: 0
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PDRBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: Power Down Receiver Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: TERBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: Termination Enable Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX5BDLR7
      :addr: 793
      :doc: DX n Bit Delay Line Register 7
      :fields:
      - :name: X4DMWBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DM Write Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSWBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Write Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSOEBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQS/DQ/DM Write Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX5BDLR8
      :addr: 794
      :doc: DX n Bit Delay Line Register 8
      :fields:
      - :name: X4DMRBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DM Read Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSRBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Read Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSNRBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQSN Read Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX5BDLR9
      :addr: 795
      :doc: DX n Bit Delay Line Register 9
      :fields:
      - :name: RESERVED_7_0
        :pos: 0
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4PDRBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: Power Down Receiver Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4TERBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: Termination Enable Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX5LCDLR0
      :addr: 800
      :doc: DX n Local Calibrated Delay Line Register 0
      :fields:
      - :name: WLD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Write Leveling Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4WLD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 Write Leveling Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX5LCDLR1
      :addr: 801
      :doc: DX n Local Calibrated Delay Line Register 1
      :fields:
      - :name: WDQD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Write Data Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4WDQD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 Write Data Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX5LCDLR2
      :addr: 802
      :doc: DX n Local Calibrated Delay Line Register 2
      :fields:
      - :name: DQSGD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: DQS Gating Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DQSGD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 DQS Gating Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX5LCDLR3
      :addr: 803
      :doc: DX n Local Calibrated Delay Line Register 3
      :fields:
      - :name: RDQSD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4RDQSD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 Read DQS Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX5LCDLR4
      :addr: 804
      :doc: DX n Local Calibrated Delay Line Register 4
      :fields:
      - :name: RDQSND
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQSN Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4RDQSND
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 Read DQSN Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX5LCDLR5
      :addr: 805
      :doc: DX n Local Calibrated Delay Line Register 5
      :fields:
      - :name: DQSGSD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: DQS Gate Status Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DQSGSD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 DQS Gate Status Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX5MDLR0
      :addr: 808
      :doc: DX n Master Delay Line Register 0
      :fields:
      - :name: IPRD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Initial Period.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: TPRD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: Target Period.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX5MDLR1
      :addr: 809
      :doc: DX n Master Delay Line Register 1
      :fields:
      - :name: MDLD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Master Delay Line Delay.
      - :name: RESERVED_31_9
        :pos: 9
        :width: 23
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX5GTR0
      :addr: 816
      :doc: DX n General Timing Register 0
      :fields:
      - :name: DGSL
        :pos: 0
        :width: 5
        :type: ro
        :default: 0
        :doc: DQS Gating System Latency.
      - :name: RESERVED_7_5
        :pos: 5
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DGSL
        :pos: 8
        :width: 5
        :type: ro
        :default: 0
        :doc: X4 DQS Gating System Latency.
      - :name: RESERVED_15_13
        :pos: 13
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: WLSL
        :pos: 16
        :width: 4
        :type: ro
        :default: 0
        :doc: Write Leveling System Latency.
      - :name: X4WLSL
        :pos: 20
        :width: 4
        :type: ro
        :default: 0
        :doc: X4 Write Leveling System Latency.
      - :name: RESERVED_31_24
        :pos: 24
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX5RSR0
      :addr: 820
      :doc: DX n Rank Status Register 0
      :fields:
      - :name: QSGERR
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: DQS Gate Training Error.
      - :name: X4QSGERR
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: X4 DQS Gate Training Error.
    - :name: DX5RSR1
      :addr: 821
      :doc: DX n Rank Status Register 1
      :fields:
      - :name: RDLVLERR
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Read Leveling Error.
      - :name: X4RDLVLERR
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: X4 Read Leveling Error.
    - :name: DX5RSR2
      :addr: 822
      :doc: DX n Rank Status Register 2
      :fields:
      - :name: WLAWN
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Write Leveling Adjustment Warning.
      - :name: X4WLAWN
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: X4 Write Leveling Adjustment Warning.
    - :name: DX5RSR3
      :addr: 823
      :doc: DX n Rank Status Register 3
      :fields:
      - :name: WLAERR
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Write Leveling Adjustment Error.
      - :name: X4WLAERR
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: X4 Write Leveling Adjustment Error.
    - :name: DX5GSR0
      :addr: 824
      :doc: DX n General Status Register 0
      :fields:
      - :name: WDQCAL
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Write DQ Calibration.
      - :name: RDQSCAL
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Calibration.
      - :name: RDQSNCAL
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS# Calibration.
      - :name: GDQSCAL
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS gating Calibration.
      - :name: WLCAL
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Calibration.
      - :name: WLDONE
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Done.
      - :name: WLERR
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Error.
      - :name: WLPRD
        :pos: 7
        :width: 9
        :type: ro
        :default: 0
        :doc: Write Leveling Period.
      - :name: DPLOCK
        :pos: 16
        :width: 1
        :type: ro
        :default: 0
        :doc: DATX8 PLL Lock.
      - :name: GDQSPRD
        :pos: 17
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS gating Period.
      - :name: WLWN
        :pos: 26
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Warning.
      - :name: RESERVED_29_27
        :pos: 27
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: WLDQ
        :pos: 30
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling DQ Status.
      - :name: RESERVED_31
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX5GSR1
      :addr: 825
      :doc: DX n General Status Register 1
      :fields:
      - :name: DLTDONE
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Delay Line Test Done.
      - :name: DLTCODE
        :pos: 1
        :width: 24
        :type: ro
        :default: 0
        :doc: Delay Line Test Code.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX5GSR2
      :addr: 826
      :doc: DX n General Status Register 2
      :fields:
      - :name: RDERR
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Bit Deskew Error.
      - :name: RDWN
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Bit Deskew Warning.
      - :name: WDERR
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Bit Deskew Error.
      - :name: WDWN
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Bit Deskew Warning.
      - :name: REERR
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Eye Centering Error.
      - :name: REWN
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Eye Centering Warning.
      - :name: WEERR
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Eye Centering Error.
      - :name: WEWN
        :pos: 7
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Eye Centering Warning.
      - :name: ESTAT
        :pos: 8
        :width: 4
        :type: ro
        :default: 0
        :doc: Error Status.
      - :name: DBDQ
        :pos: 12
        :width: 8
        :type: ro
        :default: 0
        :doc: DB DQ Capture.
      - :name: SRDERR
        :pos: 20
        :width: 1
        :type: ro
        :default: 0
        :doc: Static Read Error.
      - :name: RESERVED_21
        :pos: 21
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: GSDQSCAL
        :pos: 22
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Gating Status Calibration.
      - :name: GSDQSPRD
        :pos: 23
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS gating Status Period.
    - :name: DX5GSR3
      :addr: 827
      :doc: DX n General Status Register 3
      :fields:
      - :name: SRDPC
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: Static Read Delay Pass Count.
      - :name: RESERVED_7_2
        :pos: 2
        :width: 6
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: HVERR
        :pos: 8
        :width: 4
        :type: ro
        :default: 0
        :doc: Host VREF Training Error.
      - :name: HVWRN
        :pos: 12
        :width: 4
        :type: ro
        :default: 0
        :doc: Host VREF Training Warning.
      - :name: DVERR
        :pos: 16
        :width: 4
        :type: ro
        :default: 0
        :doc: DRAM VREF Training Error.
      - :name: DVWRN
        :pos: 20
        :width: 4
        :type: ro
        :default: 0
        :doc: DRAM VREF Training Warning.
      - :name: ESTAT
        :pos: 24
        :width: 3
        :type: ro
        :default: 0
        :doc: VREF Training Error Status Code.
      - :name: RESERVED_31_27
        :pos: 27
        :width: 5
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX5GSR4
      :addr: 828
      :doc: DX n General Status Register 4
      :fields:
      - :name: X4WDQCAL
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Write DQ Calibration.
      - :name: X4RDQSCAL
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Calibration.
      - :name: X4RDQSNCAL
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS# Calibration.
      - :name: X4GDQSCAL
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS gating Calibration.
      - :name: X4WLCAL
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Calibration.
      - :name: X4WLDONE
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Done.
      - :name: X4WLERR
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Error.
      - :name: X4WLPRD
        :pos: 7
        :width: 9
        :type: ro
        :default: 0
        :doc: Write Leveling Period.
      - :name: X4DPLOCK
        :pos: 16
        :width: 1
        :type: ro
        :default: 0
        :doc: DATX PLL Lock..
      - :name: X4GDQSPRD
        :pos: 17
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS gating Period.
      - :name: X4WLWN
        :pos: 26
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Warning.
      - :name: RESERVED_29_27
        :pos: 27
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4WLDQ
        :pos: 30
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling DQ Status.
      - :name: RESERVED_31
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX5GSR5
      :addr: 829
      :doc: DX n General Status Register 5
      :fields:
      - :name: X4RDERR
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Bit Deskew Error.
      - :name: X4RDWN
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Bit Deskew Warning.
      - :name: X4WDERR
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Bit Deskew Error.
      - :name: X4WDWN
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Bit Deskew Warning.
      - :name: X4REERR
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Eye Centering Error.
      - :name: X4REWN
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Eye Centering Warning.
      - :name: X4WEERR
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Eye Centering Error.
      - :name: X4WEWN
        :pos: 7
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Eye Centering Warning.
      - :name: X4ESTAT
        :pos: 8
        :width: 4
        :type: ro
        :default: 0
        :doc: Error Status.
      - :name: RESERVED_19_12
        :pos: 12
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4SRDERR
        :pos: 20
        :width: 1
        :type: ro
        :default: 0
        :doc: Static Read Error.
      - :name: RESERVED_21
        :pos: 21
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4GSDQSCAL
        :pos: 22
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Gating Status Calibration.
      - :name: X4GSDQSPRD
        :pos: 23
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS gating Status Period.
    - :name: DX5GSR6
      :addr: 830
      :doc: DX n General Status Register 6
      :fields:
      - :name: RESERVED_1_0
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4SRDPC
        :pos: 2
        :width: 2
        :type: ro
        :default: 0
        :doc: Static Read Delay Pass Count.
      - :name: RESERVED_7_4
        :pos: 4
        :width: 4
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4HVERR
        :pos: 8
        :width: 4
        :type: ro
        :default: 0
        :doc: Host VREF Training Error.
      - :name: X4HVWRN
        :pos: 12
        :width: 4
        :type: ro
        :default: 0
        :doc: Host VREF Training Warning.
      - :name: X4DVERR
        :pos: 16
        :width: 4
        :type: ro
        :default: 0
        :doc: DRAM VREF Training Error.
      - :name: X4DVWRN
        :pos: 20
        :width: 4
        :type: ro
        :default: 0
        :doc: DRAM VREF Training Warning.
      - :name: RESERVED_31_24
        :pos: 24
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX6GCR0
      :addr: 832
      :doc: DX n General Configuration Register 0
      :fields:
      - :name: DXEN
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Data Byte Enable.
      - :name: DXIOM
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Data I/O Mode.
      - :name: DQSGOE
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG Output Enable.
      - :name: DQSGODT
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG On-Die Termination.
      - :name: RESERVED_4
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQSGPDR
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG Power Down Receiver.
      - :name: RESERVED_6
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PDRAL
        :pos: 7
        :width: 2
        :type: ro
        :default: 0
        :doc: PDR Additive Latency.
      - :name: RTTOH
        :pos: 9
        :width: 2
        :type: ro
        :default: 0
        :doc: RTT Output Hold.
      - :name: RTTOAL
        :pos: 11
        :width: 1
        :type: ro
        :default: 0
        :doc: RTT On Additive Latency.
      - :name: DQSSEPDR
        :pos: 12
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSSE Power Down Receiver.
      - :name: DQSNSEPDR
        :pos: 13
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSNSE Power Down Receiver.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PLLRST
        :pos: 16
        :width: 1
        :type: ro
        :default: 0
        :doc: PLL Reset.
      - :name: PLLPD
        :pos: 17
        :width: 1
        :type: ro
        :default: 0
        :doc: PLL Power Down.
      - :name: GSHIFT
        :pos: 18
        :width: 1
        :type: ro
        :default: 0
        :doc: Gear Shift.
      - :name: PLLBYP
        :pos: 19
        :width: 1
        :type: ro
        :default: 0
        :doc: PLL Bypass.
      - :name: RDDLY
        :pos: 20
        :width: 4
        :type: ro
        :default: 0
        :doc: Static Read Delay.
      - :name: RESERVED_29_24
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: MDLEN
        :pos: 30
        :width: 1
        :type: ro
        :default: 0
        :doc: Master Delay Line Enable.
      - :name: CALBYP
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: Calibration Bypass.
    - :name: DX6GCR1
      :addr: 833
      :doc: DX n General Configuration Register 1
      :fields:
      - :name: RESERVED_15_0
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXPDRMODE
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Power Down Receiver Mode for DQ[7:0].
    - :name: DX6GCR2
      :addr: 834
      :doc: DX n General Configuration Register 2
      :fields:
      - :name: DXTEMODE
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Termination Enable Mode for DQ[7:0].
      - :name: DXOEMODE
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Output Enable Mode for DQ[7:0].
    - :name: DX6GCR3
      :addr: 835
      :doc: DX n General Configuration Register 3
      :fields:
      - :name: RESERVED_1_0
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSPDRMODE
        :pos: 2
        :width: 2
        :type: ro
        :default: 0
        :doc: Power Down Receiver Mode for DQS.
      - :name: DSTEMODE
        :pos: 4
        :width: 2
        :type: ro
        :default: 0
        :doc: Termination Enable Mode for DQS.
      - :name: DSOEMODE
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Output Enable Mode for DQS.
      - :name: RESERVED_9_8
        :pos: 8
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DMPDRMODE
        :pos: 10
        :width: 2
        :type: ro
        :default: 0
        :doc: Power Down Receiver Mode for DM.
      - :name: DMTEMODE
        :pos: 12
        :width: 2
        :type: ro
        :default: 0
        :doc: Termination Enable Mode for DM.
      - :name: DMOEMODE
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Output Enable Mode for DM.
      - :name: RESERVED_17_16
        :pos: 16
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: OEBVT
        :pos: 18
        :width: 1
        :type: ro
        :default: 0
        :doc: Output Enable BDL VT Compensation.
      - :name: PDRBVT
        :pos: 19
        :width: 1
        :type: ro
        :default: 0
        :doc: Power Down Receiver BDL VT Compensation.
      - :name: TEBVT
        :pos: 20
        :width: 1
        :type: ro
        :default: 0
        :doc: Termination Enable BDL VT Compensation.
      - :name: WDSBVT
        :pos: 21
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Data Strobe BDL VT Compensation.
      - :name: RDSBVT
        :pos: 22
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Data Strobe BDL VT Compensation.
      - :name: RGSLVT
        :pos: 23
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Gating Status LCDL Delay VT Compensation.
      - :name: WLLVT
        :pos: 24
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling LCDL Delay VT Compensation.
      - :name: WDLVT
        :pos: 25
        :width: 1
        :type: ro
        :default: 0
        :doc: Write DQ LCDL Delay VT Compensation.
      - :name: RDLVT
        :pos: 26
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS LCDL Delay VT Compensation.
      - :name: RGLVT
        :pos: 27
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Gating LCDL Delay VT Compensation.
      - :name: WDBVT
        :pos: 28
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Data BDL VT Compensation.
      - :name: RDBVT
        :pos: 29
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Data BDL VT Compensation.
      - :name: WDMBVT
        :pos: 30
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Data Mask BDL VT Compensation.
      - :name: RDMBVT
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Data Mask BDL VT Compensation.
    - :name: DX6GCR4
      :addr: 836
      :doc: DX n General Configuration Register 4
      :fields:
      - :name: DXREFIMON
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: DQ (Single Ended IO) MVREF Monitor.
      - :name: DXREFIEN
        :pos: 2
        :width: 4
        :type: ro
        :default: 0
        :doc: DQ (Single Ended IO) VREF Enable.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFSSEL
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane Single-End VREF Select.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFESEL
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane External VREF Select.
      - :name: RESERVED_24_22
        :pos: 22
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFSEN
        :pos: 25
        :width: 1
        :type: ro
        :default: 0
        :doc: Byte Lane Single-End VREF Enable.
      - :name: DXREFEEN
        :pos: 26
        :width: 2
        :type: ro
        :default: 0
        :doc: Byte Lane Internal VREF Enable.
      - :name: DXREFPEN
        :pos: 28
        :width: 1
        :type: ro
        :default: 0
        :doc: Byte Lane VREF Pad Enable.
      - :name: DXREFIOM
        :pos: 29
        :width: 3
        :type: ro
        :default: 0
        :doc: VREF Generator IO Mode.
    - :name: DX6GCR5
      :addr: 837
      :doc: DX n General Configuration Register 5
      :fields:
      - :name: DXREFISELR0
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: HOST VREF Training Value for Rank 0.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFISELR1
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: HOST VREF Training Value for Rank 1.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFISELR2
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: HOST VREF Training Value for Rank 2.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFISELR3
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: HOST VREF Training Value for Rank 3.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX6GCR6
      :addr: 838
      :doc: DX n General Configuration Register 6
      :fields:
      - :name: DXDQVREFR0
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM VREFDQ Training Value for Rank 0.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXDQVREFR1
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM VREFDQ Training Value for Rank 1.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXDQVREFR2
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM VREFDQ Training Value for Rank 2.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXDQVREFR3
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM VREFDQ Training Value for Rank 3.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX6GCR7
      :addr: 839
      :doc: DX n General Configuration Register 7
      :fields:
      - :name: RESERVED_1_0
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSPDRMODE
        :pos: 2
        :width: 2
        :type: ro
        :default: 0
        :doc: Power Down Receiver Mode for DQS[1].
      - :name: X4DSTEMODE
        :pos: 4
        :width: 2
        :type: ro
        :default: 0
        :doc: Termination Enable Mode for DQS[1].
      - :name: X4DSOEMODE
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Output Enable Mode for DQS[1].
      - :name: RESERVED_9_8
        :pos: 8
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXPDRMODE
        :pos: 10
        :width: 2
        :type: ro
        :default: 0
        :doc: Power Down Receiver Mode for DQ[9].
      - :name: X4DXTEMODE
        :pos: 12
        :width: 2
        :type: ro
        :default: 0
        :doc: Termination Enable Mode for DQ[9].
      - :name: X4DXOEMODE
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Output Enable Mode for DQ[9].
      - :name: X4DQSGOE
        :pos: 16
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG Output Enable.
      - :name: X4DQSGODT
        :pos: 17
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG On-Die Termination.
      - :name: RESERVED_18
        :pos: 18
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DQSGPDR
        :pos: 19
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG Power Down Receiver.
      - :name: RESERVED_20
        :pos: 20
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DQSSEPDR
        :pos: 21
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSSE Power Down Receiver.
      - :name: X4DQSNSEPDR
        :pos: 22
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSNSE Power Down Receiver.
      - :name: X4RTTOH
        :pos: 23
        :width: 2
        :type: ro
        :default: 0
        :doc: RTT Output Hold.
      - :name: X4RTTOAL
        :pos: 25
        :width: 1
        :type: ro
        :default: 0
        :doc: RTT On Additive Latency.
      - :name: X4RDDLY
        :pos: 26
        :width: 4
        :type: ro
        :default: 0
        :doc: Static Read Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX6GCR8
      :addr: 840
      :doc: DX n General Configuration Register 8
      :fields:
      - :name: X4DXREFISELR0
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane (upper nibble) internal VREF Select for Rank 0.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXREFISELR1
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane (upper nibble) internal VREF Select for Rank 1.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXREFISELR2
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane (upper nibble) internal VREF Select for Rank 2.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXREFISELR3
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane (upper nibble) internal VREF Select for Rank 3.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX6GCR9
      :addr: 841
      :doc: DX n General Configuration Register 9
      :fields:
      - :name: X4DXDQVREFR0
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM DQ (upper nibble) VREF Select for Rank 0.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXDQVREFR1
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM DQ (upper nibble) VREF Select for Rank 1.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXDQVREFR2
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM DQ (upper nibble) VREF Select for Rank 2.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXDQVREFR3
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM DQ (upper nibble) VREF Select for Rank 3.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX6BDLR0
      :addr: 848
      :doc: DX n Bit Delay Line Register 0
      :fields:
      - :name: DQ0WBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ0 Write Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ1WBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ1 Write Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ2WBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ2 Write Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ3WBD
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ3 Write Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX6BDLR1
      :addr: 849
      :doc: DX n Bit Delay Line Register 1
      :fields:
      - :name: DQ4WBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ4 Write Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ5WBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Write Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ6WBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ6 Write Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ7WBD
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ7 Write Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX6BDLR2
      :addr: 850
      :doc: DX n Bit Delay Line Register 2
      :fields:
      - :name: DMWBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DM Write Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSWBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Write Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSOEBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQS/DQ/DM Write Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX6BDLR3
      :addr: 852
      :doc: DX n Bit Delay Line Register 3
      :fields:
      - :name: DQ0RBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ0 Read Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ1RBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ1 Read Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ2RBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ2 Read Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ3RBD
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ3 Read Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX6BDLR4
      :addr: 853
      :doc: DX n Bit Delay Line Register 4
      :fields:
      - :name: DQ4RBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ4 Read Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ5RBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Read Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ6RBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ6 Read Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ7RBD
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ7 Read Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX6BDLR5
      :addr: 854
      :doc: DX n Bit Delay Line Register 5
      :fields:
      - :name: DMRBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DM Read Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSRBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Read Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSNRBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQSN Read Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX6BDLR6
      :addr: 856
      :doc: DX n Bit Delay Line Register 6
      :fields:
      - :name: RESERVED_7_0
        :pos: 0
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PDRBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: Power Down Receiver Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: TERBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: Termination Enable Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX6BDLR7
      :addr: 857
      :doc: DX n Bit Delay Line Register 7
      :fields:
      - :name: X4DMWBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DM Write Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSWBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Write Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSOEBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQS/DQ/DM Write Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX6BDLR8
      :addr: 858
      :doc: DX n Bit Delay Line Register 8
      :fields:
      - :name: X4DMRBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DM Read Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSRBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Read Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSNRBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQSN Read Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX6BDLR9
      :addr: 859
      :doc: DX n Bit Delay Line Register 9
      :fields:
      - :name: RESERVED_7_0
        :pos: 0
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4PDRBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: Power Down Receiver Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4TERBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: Termination Enable Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX6LCDLR0
      :addr: 864
      :doc: DX n Local Calibrated Delay Line Register 0
      :fields:
      - :name: WLD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Write Leveling Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4WLD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 Write Leveling Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX6LCDLR1
      :addr: 865
      :doc: DX n Local Calibrated Delay Line Register 1
      :fields:
      - :name: WDQD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Write Data Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4WDQD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 Write Data Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX6LCDLR2
      :addr: 866
      :doc: DX n Local Calibrated Delay Line Register 2
      :fields:
      - :name: DQSGD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: DQS Gating Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DQSGD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 DQS Gating Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX6LCDLR3
      :addr: 867
      :doc: DX n Local Calibrated Delay Line Register 3
      :fields:
      - :name: RDQSD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4RDQSD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 Read DQS Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX6LCDLR4
      :addr: 868
      :doc: DX n Local Calibrated Delay Line Register 4
      :fields:
      - :name: RDQSND
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQSN Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4RDQSND
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 Read DQSN Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX6LCDLR5
      :addr: 869
      :doc: DX n Local Calibrated Delay Line Register 5
      :fields:
      - :name: DQSGSD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: DQS Gate Status Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DQSGSD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 DQS Gate Status Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX6MDLR0
      :addr: 872
      :doc: DX n Master Delay Line Register 0
      :fields:
      - :name: IPRD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Initial Period.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: TPRD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: Target Period.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX6MDLR1
      :addr: 873
      :doc: DX n Master Delay Line Register 1
      :fields:
      - :name: MDLD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Master Delay Line Delay.
      - :name: RESERVED_31_9
        :pos: 9
        :width: 23
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX6GTR0
      :addr: 880
      :doc: DX n General Timing Register 0
      :fields:
      - :name: DGSL
        :pos: 0
        :width: 5
        :type: ro
        :default: 0
        :doc: DQS Gating System Latency.
      - :name: RESERVED_7_5
        :pos: 5
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DGSL
        :pos: 8
        :width: 5
        :type: ro
        :default: 0
        :doc: X4 DQS Gating System Latency.
      - :name: RESERVED_15_13
        :pos: 13
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: WLSL
        :pos: 16
        :width: 4
        :type: ro
        :default: 0
        :doc: Write Leveling System Latency.
      - :name: X4WLSL
        :pos: 20
        :width: 4
        :type: ro
        :default: 0
        :doc: X4 Write Leveling System Latency.
      - :name: RESERVED_31_24
        :pos: 24
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX6RSR0
      :addr: 884
      :doc: DX n Rank Status Register 0
      :fields:
      - :name: QSGERR
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: DQS Gate Training Error.
      - :name: X4QSGERR
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: X4 DQS Gate Training Error.
    - :name: DX6RSR1
      :addr: 885
      :doc: DX n Rank Status Register 1
      :fields:
      - :name: RDLVLERR
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Read Leveling Error.
      - :name: X4RDLVLERR
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: X4 Read Leveling Error.
    - :name: DX6RSR2
      :addr: 886
      :doc: DX n Rank Status Register 2
      :fields:
      - :name: WLAWN
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Write Leveling Adjustment Warning.
      - :name: X4WLAWN
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: X4 Write Leveling Adjustment Warning.
    - :name: DX6RSR3
      :addr: 887
      :doc: DX n Rank Status Register 3
      :fields:
      - :name: WLAERR
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Write Leveling Adjustment Error.
      - :name: X4WLAERR
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: X4 Write Leveling Adjustment Error.
    - :name: DX6GSR0
      :addr: 888
      :doc: DX n General Status Register 0
      :fields:
      - :name: WDQCAL
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Write DQ Calibration.
      - :name: RDQSCAL
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Calibration.
      - :name: RDQSNCAL
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS# Calibration.
      - :name: GDQSCAL
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS gating Calibration.
      - :name: WLCAL
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Calibration.
      - :name: WLDONE
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Done.
      - :name: WLERR
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Error.
      - :name: WLPRD
        :pos: 7
        :width: 9
        :type: ro
        :default: 0
        :doc: Write Leveling Period.
      - :name: DPLOCK
        :pos: 16
        :width: 1
        :type: ro
        :default: 0
        :doc: DATX8 PLL Lock.
      - :name: GDQSPRD
        :pos: 17
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS gating Period.
      - :name: WLWN
        :pos: 26
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Warning.
      - :name: RESERVED_29_27
        :pos: 27
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: WLDQ
        :pos: 30
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling DQ Status.
      - :name: RESERVED_31
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX6GSR1
      :addr: 889
      :doc: DX n General Status Register 1
      :fields:
      - :name: DLTDONE
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Delay Line Test Done.
      - :name: DLTCODE
        :pos: 1
        :width: 24
        :type: ro
        :default: 0
        :doc: Delay Line Test Code.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX6GSR2
      :addr: 890
      :doc: DX n General Status Register 2
      :fields:
      - :name: RDERR
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Bit Deskew Error.
      - :name: RDWN
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Bit Deskew Warning.
      - :name: WDERR
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Bit Deskew Error.
      - :name: WDWN
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Bit Deskew Warning.
      - :name: REERR
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Eye Centering Error.
      - :name: REWN
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Eye Centering Warning.
      - :name: WEERR
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Eye Centering Error.
      - :name: WEWN
        :pos: 7
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Eye Centering Warning.
      - :name: ESTAT
        :pos: 8
        :width: 4
        :type: ro
        :default: 0
        :doc: Error Status.
      - :name: DBDQ
        :pos: 12
        :width: 8
        :type: ro
        :default: 0
        :doc: DB DQ Capture.
      - :name: SRDERR
        :pos: 20
        :width: 1
        :type: ro
        :default: 0
        :doc: Static Read Error.
      - :name: RESERVED_21
        :pos: 21
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: GSDQSCAL
        :pos: 22
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Gating Status Calibration.
      - :name: GSDQSPRD
        :pos: 23
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS gating Status Period.
    - :name: DX6GSR3
      :addr: 891
      :doc: DX n General Status Register 3
      :fields:
      - :name: SRDPC
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: Static Read Delay Pass Count.
      - :name: RESERVED_7_2
        :pos: 2
        :width: 6
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: HVERR
        :pos: 8
        :width: 4
        :type: ro
        :default: 0
        :doc: Host VREF Training Error.
      - :name: HVWRN
        :pos: 12
        :width: 4
        :type: ro
        :default: 0
        :doc: Host VREF Training Warning.
      - :name: DVERR
        :pos: 16
        :width: 4
        :type: ro
        :default: 0
        :doc: DRAM VREF Training Error.
      - :name: DVWRN
        :pos: 20
        :width: 4
        :type: ro
        :default: 0
        :doc: DRAM VREF Training Warning.
      - :name: ESTAT
        :pos: 24
        :width: 3
        :type: ro
        :default: 0
        :doc: VREF Training Error Status Code.
      - :name: RESERVED_31_27
        :pos: 27
        :width: 5
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX6GSR4
      :addr: 892
      :doc: DX n General Status Register 4
      :fields:
      - :name: X4WDQCAL
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Write DQ Calibration.
      - :name: X4RDQSCAL
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Calibration.
      - :name: X4RDQSNCAL
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS# Calibration.
      - :name: X4GDQSCAL
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS gating Calibration.
      - :name: X4WLCAL
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Calibration.
      - :name: X4WLDONE
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Done.
      - :name: X4WLERR
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Error.
      - :name: X4WLPRD
        :pos: 7
        :width: 9
        :type: ro
        :default: 0
        :doc: Write Leveling Period.
      - :name: X4DPLOCK
        :pos: 16
        :width: 1
        :type: ro
        :default: 0
        :doc: DATX PLL Lock..
      - :name: X4GDQSPRD
        :pos: 17
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS gating Period.
      - :name: X4WLWN
        :pos: 26
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Warning.
      - :name: RESERVED_29_27
        :pos: 27
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4WLDQ
        :pos: 30
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling DQ Status.
      - :name: RESERVED_31
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX6GSR5
      :addr: 893
      :doc: DX n General Status Register 5
      :fields:
      - :name: X4RDERR
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Bit Deskew Error.
      - :name: X4RDWN
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Bit Deskew Warning.
      - :name: X4WDERR
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Bit Deskew Error.
      - :name: X4WDWN
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Bit Deskew Warning.
      - :name: X4REERR
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Eye Centering Error.
      - :name: X4REWN
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Eye Centering Warning.
      - :name: X4WEERR
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Eye Centering Error.
      - :name: X4WEWN
        :pos: 7
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Eye Centering Warning.
      - :name: X4ESTAT
        :pos: 8
        :width: 4
        :type: ro
        :default: 0
        :doc: Error Status.
      - :name: RESERVED_19_12
        :pos: 12
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4SRDERR
        :pos: 20
        :width: 1
        :type: ro
        :default: 0
        :doc: Static Read Error.
      - :name: RESERVED_21
        :pos: 21
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4GSDQSCAL
        :pos: 22
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Gating Status Calibration.
      - :name: X4GSDQSPRD
        :pos: 23
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS gating Status Period.
    - :name: DX6GSR6
      :addr: 894
      :doc: DX n General Status Register 6
      :fields:
      - :name: RESERVED_1_0
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4SRDPC
        :pos: 2
        :width: 2
        :type: ro
        :default: 0
        :doc: Static Read Delay Pass Count.
      - :name: RESERVED_7_4
        :pos: 4
        :width: 4
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4HVERR
        :pos: 8
        :width: 4
        :type: ro
        :default: 0
        :doc: Host VREF Training Error.
      - :name: X4HVWRN
        :pos: 12
        :width: 4
        :type: ro
        :default: 0
        :doc: Host VREF Training Warning.
      - :name: X4DVERR
        :pos: 16
        :width: 4
        :type: ro
        :default: 0
        :doc: DRAM VREF Training Error.
      - :name: X4DVWRN
        :pos: 20
        :width: 4
        :type: ro
        :default: 0
        :doc: DRAM VREF Training Warning.
      - :name: RESERVED_31_24
        :pos: 24
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX7GCR0
      :addr: 896
      :doc: DX n General Configuration Register 0
      :fields:
      - :name: DXEN
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Data Byte Enable.
      - :name: DXIOM
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Data I/O Mode.
      - :name: DQSGOE
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG Output Enable.
      - :name: DQSGODT
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG On-Die Termination.
      - :name: RESERVED_4
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQSGPDR
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG Power Down Receiver.
      - :name: RESERVED_6
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PDRAL
        :pos: 7
        :width: 2
        :type: ro
        :default: 0
        :doc: PDR Additive Latency.
      - :name: RTTOH
        :pos: 9
        :width: 2
        :type: ro
        :default: 0
        :doc: RTT Output Hold.
      - :name: RTTOAL
        :pos: 11
        :width: 1
        :type: ro
        :default: 0
        :doc: RTT On Additive Latency.
      - :name: DQSSEPDR
        :pos: 12
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSSE Power Down Receiver.
      - :name: DQSNSEPDR
        :pos: 13
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSNSE Power Down Receiver.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PLLRST
        :pos: 16
        :width: 1
        :type: ro
        :default: 0
        :doc: PLL Reset.
      - :name: PLLPD
        :pos: 17
        :width: 1
        :type: ro
        :default: 0
        :doc: PLL Power Down.
      - :name: GSHIFT
        :pos: 18
        :width: 1
        :type: ro
        :default: 0
        :doc: Gear Shift.
      - :name: PLLBYP
        :pos: 19
        :width: 1
        :type: ro
        :default: 0
        :doc: PLL Bypass.
      - :name: RDDLY
        :pos: 20
        :width: 4
        :type: ro
        :default: 0
        :doc: Static Read Delay.
      - :name: RESERVED_29_24
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: MDLEN
        :pos: 30
        :width: 1
        :type: ro
        :default: 0
        :doc: Master Delay Line Enable.
      - :name: CALBYP
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: Calibration Bypass.
    - :name: DX7GCR1
      :addr: 897
      :doc: DX n General Configuration Register 1
      :fields:
      - :name: RESERVED_15_0
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXPDRMODE
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Power Down Receiver Mode for DQ[7:0].
    - :name: DX7GCR2
      :addr: 898
      :doc: DX n General Configuration Register 2
      :fields:
      - :name: DXTEMODE
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Termination Enable Mode for DQ[7:0].
      - :name: DXOEMODE
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Output Enable Mode for DQ[7:0].
    - :name: DX7GCR3
      :addr: 899
      :doc: DX n General Configuration Register 3
      :fields:
      - :name: RESERVED_1_0
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSPDRMODE
        :pos: 2
        :width: 2
        :type: ro
        :default: 0
        :doc: Power Down Receiver Mode for DQS.
      - :name: DSTEMODE
        :pos: 4
        :width: 2
        :type: ro
        :default: 0
        :doc: Termination Enable Mode for DQS.
      - :name: DSOEMODE
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Output Enable Mode for DQS.
      - :name: RESERVED_9_8
        :pos: 8
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DMPDRMODE
        :pos: 10
        :width: 2
        :type: ro
        :default: 0
        :doc: Power Down Receiver Mode for DM.
      - :name: DMTEMODE
        :pos: 12
        :width: 2
        :type: ro
        :default: 0
        :doc: Termination Enable Mode for DM.
      - :name: DMOEMODE
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Output Enable Mode for DM.
      - :name: RESERVED_17_16
        :pos: 16
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: OEBVT
        :pos: 18
        :width: 1
        :type: ro
        :default: 0
        :doc: Output Enable BDL VT Compensation.
      - :name: PDRBVT
        :pos: 19
        :width: 1
        :type: ro
        :default: 0
        :doc: Power Down Receiver BDL VT Compensation.
      - :name: TEBVT
        :pos: 20
        :width: 1
        :type: ro
        :default: 0
        :doc: Termination Enable BDL VT Compensation.
      - :name: WDSBVT
        :pos: 21
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Data Strobe BDL VT Compensation.
      - :name: RDSBVT
        :pos: 22
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Data Strobe BDL VT Compensation.
      - :name: RGSLVT
        :pos: 23
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Gating Status LCDL Delay VT Compensation.
      - :name: WLLVT
        :pos: 24
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling LCDL Delay VT Compensation.
      - :name: WDLVT
        :pos: 25
        :width: 1
        :type: ro
        :default: 0
        :doc: Write DQ LCDL Delay VT Compensation.
      - :name: RDLVT
        :pos: 26
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS LCDL Delay VT Compensation.
      - :name: RGLVT
        :pos: 27
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Gating LCDL Delay VT Compensation.
      - :name: WDBVT
        :pos: 28
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Data BDL VT Compensation.
      - :name: RDBVT
        :pos: 29
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Data BDL VT Compensation.
      - :name: WDMBVT
        :pos: 30
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Data Mask BDL VT Compensation.
      - :name: RDMBVT
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Data Mask BDL VT Compensation.
    - :name: DX7GCR4
      :addr: 900
      :doc: DX n General Configuration Register 4
      :fields:
      - :name: DXREFIMON
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: DQ (Single Ended IO) MVREF Monitor.
      - :name: DXREFIEN
        :pos: 2
        :width: 4
        :type: ro
        :default: 0
        :doc: DQ (Single Ended IO) VREF Enable.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFSSEL
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane Single-End VREF Select.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFESEL
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane External VREF Select.
      - :name: RESERVED_24_22
        :pos: 22
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFSEN
        :pos: 25
        :width: 1
        :type: ro
        :default: 0
        :doc: Byte Lane Single-End VREF Enable.
      - :name: DXREFEEN
        :pos: 26
        :width: 2
        :type: ro
        :default: 0
        :doc: Byte Lane Internal VREF Enable.
      - :name: DXREFPEN
        :pos: 28
        :width: 1
        :type: ro
        :default: 0
        :doc: Byte Lane VREF Pad Enable.
      - :name: DXREFIOM
        :pos: 29
        :width: 3
        :type: ro
        :default: 0
        :doc: VREF Generator IO Mode.
    - :name: DX7GCR5
      :addr: 901
      :doc: DX n General Configuration Register 5
      :fields:
      - :name: DXREFISELR0
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: HOST VREF Training Value for Rank 0.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFISELR1
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: HOST VREF Training Value for Rank 1.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFISELR2
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: HOST VREF Training Value for Rank 2.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFISELR3
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: HOST VREF Training Value for Rank 3.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX7GCR6
      :addr: 902
      :doc: DX n General Configuration Register 6
      :fields:
      - :name: DXDQVREFR0
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM VREFDQ Training Value for Rank 0.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXDQVREFR1
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM VREFDQ Training Value for Rank 1.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXDQVREFR2
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM VREFDQ Training Value for Rank 2.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXDQVREFR3
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM VREFDQ Training Value for Rank 3.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX7GCR7
      :addr: 903
      :doc: DX n General Configuration Register 7
      :fields:
      - :name: RESERVED_1_0
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSPDRMODE
        :pos: 2
        :width: 2
        :type: ro
        :default: 0
        :doc: Power Down Receiver Mode for DQS[1].
      - :name: X4DSTEMODE
        :pos: 4
        :width: 2
        :type: ro
        :default: 0
        :doc: Termination Enable Mode for DQS[1].
      - :name: X4DSOEMODE
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Output Enable Mode for DQS[1].
      - :name: RESERVED_9_8
        :pos: 8
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXPDRMODE
        :pos: 10
        :width: 2
        :type: ro
        :default: 0
        :doc: Power Down Receiver Mode for DQ[9].
      - :name: X4DXTEMODE
        :pos: 12
        :width: 2
        :type: ro
        :default: 0
        :doc: Termination Enable Mode for DQ[9].
      - :name: X4DXOEMODE
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Output Enable Mode for DQ[9].
      - :name: X4DQSGOE
        :pos: 16
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG Output Enable.
      - :name: X4DQSGODT
        :pos: 17
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG On-Die Termination.
      - :name: RESERVED_18
        :pos: 18
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DQSGPDR
        :pos: 19
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG Power Down Receiver.
      - :name: RESERVED_20
        :pos: 20
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DQSSEPDR
        :pos: 21
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSSE Power Down Receiver.
      - :name: X4DQSNSEPDR
        :pos: 22
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSNSE Power Down Receiver.
      - :name: X4RTTOH
        :pos: 23
        :width: 2
        :type: ro
        :default: 0
        :doc: RTT Output Hold.
      - :name: X4RTTOAL
        :pos: 25
        :width: 1
        :type: ro
        :default: 0
        :doc: RTT On Additive Latency.
      - :name: X4RDDLY
        :pos: 26
        :width: 4
        :type: ro
        :default: 0
        :doc: Static Read Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX7GCR8
      :addr: 904
      :doc: DX n General Configuration Register 8
      :fields:
      - :name: X4DXREFISELR0
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane (upper nibble) internal VREF Select for Rank 0.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXREFISELR1
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane (upper nibble) internal VREF Select for Rank 1.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXREFISELR2
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane (upper nibble) internal VREF Select for Rank 2.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXREFISELR3
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane (upper nibble) internal VREF Select for Rank 3.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX7GCR9
      :addr: 905
      :doc: DX n General Configuration Register 9
      :fields:
      - :name: X4DXDQVREFR0
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM DQ (upper nibble) VREF Select for Rank 0.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXDQVREFR1
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM DQ (upper nibble) VREF Select for Rank 1.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXDQVREFR2
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM DQ (upper nibble) VREF Select for Rank 2.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXDQVREFR3
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM DQ (upper nibble) VREF Select for Rank 3.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX7BDLR0
      :addr: 912
      :doc: DX n Bit Delay Line Register 0
      :fields:
      - :name: DQ0WBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ0 Write Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ1WBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ1 Write Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ2WBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ2 Write Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ3WBD
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ3 Write Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX7BDLR1
      :addr: 913
      :doc: DX n Bit Delay Line Register 1
      :fields:
      - :name: DQ4WBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ4 Write Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ5WBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Write Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ6WBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ6 Write Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ7WBD
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ7 Write Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX7BDLR2
      :addr: 914
      :doc: DX n Bit Delay Line Register 2
      :fields:
      - :name: DMWBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DM Write Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSWBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Write Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSOEBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQS/DQ/DM Write Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX7BDLR3
      :addr: 916
      :doc: DX n Bit Delay Line Register 3
      :fields:
      - :name: DQ0RBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ0 Read Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ1RBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ1 Read Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ2RBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ2 Read Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ3RBD
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ3 Read Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX7BDLR4
      :addr: 917
      :doc: DX n Bit Delay Line Register 4
      :fields:
      - :name: DQ4RBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ4 Read Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ5RBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Read Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ6RBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ6 Read Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ7RBD
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ7 Read Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX7BDLR5
      :addr: 918
      :doc: DX n Bit Delay Line Register 5
      :fields:
      - :name: DMRBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DM Read Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSRBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Read Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSNRBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQSN Read Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX7BDLR6
      :addr: 920
      :doc: DX n Bit Delay Line Register 6
      :fields:
      - :name: RESERVED_7_0
        :pos: 0
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PDRBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: Power Down Receiver Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: TERBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: Termination Enable Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX7BDLR7
      :addr: 921
      :doc: DX n Bit Delay Line Register 7
      :fields:
      - :name: X4DMWBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DM Write Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSWBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Write Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSOEBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQS/DQ/DM Write Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX7BDLR8
      :addr: 922
      :doc: DX n Bit Delay Line Register 8
      :fields:
      - :name: X4DMRBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DM Read Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSRBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Read Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSNRBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQSN Read Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX7BDLR9
      :addr: 923
      :doc: DX n Bit Delay Line Register 9
      :fields:
      - :name: RESERVED_7_0
        :pos: 0
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4PDRBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: Power Down Receiver Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4TERBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: Termination Enable Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX7LCDLR0
      :addr: 928
      :doc: DX n Local Calibrated Delay Line Register 0
      :fields:
      - :name: WLD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Write Leveling Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4WLD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 Write Leveling Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX7LCDLR1
      :addr: 929
      :doc: DX n Local Calibrated Delay Line Register 1
      :fields:
      - :name: WDQD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Write Data Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4WDQD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 Write Data Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX7LCDLR2
      :addr: 930
      :doc: DX n Local Calibrated Delay Line Register 2
      :fields:
      - :name: DQSGD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: DQS Gating Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DQSGD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 DQS Gating Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX7LCDLR3
      :addr: 931
      :doc: DX n Local Calibrated Delay Line Register 3
      :fields:
      - :name: RDQSD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4RDQSD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 Read DQS Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX7LCDLR4
      :addr: 932
      :doc: DX n Local Calibrated Delay Line Register 4
      :fields:
      - :name: RDQSND
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQSN Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4RDQSND
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 Read DQSN Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX7LCDLR5
      :addr: 933
      :doc: DX n Local Calibrated Delay Line Register 5
      :fields:
      - :name: DQSGSD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: DQS Gate Status Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DQSGSD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 DQS Gate Status Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX7MDLR0
      :addr: 936
      :doc: DX n Master Delay Line Register 0
      :fields:
      - :name: IPRD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Initial Period.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: TPRD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: Target Period.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX7MDLR1
      :addr: 937
      :doc: DX n Master Delay Line Register 1
      :fields:
      - :name: MDLD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Master Delay Line Delay.
      - :name: RESERVED_31_9
        :pos: 9
        :width: 23
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX7GTR0
      :addr: 944
      :doc: DX n General Timing Register 0
      :fields:
      - :name: DGSL
        :pos: 0
        :width: 5
        :type: ro
        :default: 0
        :doc: DQS Gating System Latency.
      - :name: RESERVED_7_5
        :pos: 5
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DGSL
        :pos: 8
        :width: 5
        :type: ro
        :default: 0
        :doc: X4 DQS Gating System Latency.
      - :name: RESERVED_15_13
        :pos: 13
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: WLSL
        :pos: 16
        :width: 4
        :type: ro
        :default: 0
        :doc: Write Leveling System Latency.
      - :name: X4WLSL
        :pos: 20
        :width: 4
        :type: ro
        :default: 0
        :doc: X4 Write Leveling System Latency.
      - :name: RESERVED_31_24
        :pos: 24
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX7RSR0
      :addr: 948
      :doc: DX n Rank Status Register 0
      :fields:
      - :name: QSGERR
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: DQS Gate Training Error.
      - :name: X4QSGERR
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: X4 DQS Gate Training Error.
    - :name: DX7RSR1
      :addr: 949
      :doc: DX n Rank Status Register 1
      :fields:
      - :name: RDLVLERR
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Read Leveling Error.
      - :name: X4RDLVLERR
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: X4 Read Leveling Error.
    - :name: DX7RSR2
      :addr: 950
      :doc: DX n Rank Status Register 2
      :fields:
      - :name: WLAWN
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Write Leveling Adjustment Warning.
      - :name: X4WLAWN
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: X4 Write Leveling Adjustment Warning.
    - :name: DX7RSR3
      :addr: 951
      :doc: DX n Rank Status Register 3
      :fields:
      - :name: WLAERR
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Write Leveling Adjustment Error.
      - :name: X4WLAERR
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: X4 Write Leveling Adjustment Error.
    - :name: DX7GSR0
      :addr: 952
      :doc: DX n General Status Register 0
      :fields:
      - :name: WDQCAL
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Write DQ Calibration.
      - :name: RDQSCAL
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Calibration.
      - :name: RDQSNCAL
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS# Calibration.
      - :name: GDQSCAL
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS gating Calibration.
      - :name: WLCAL
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Calibration.
      - :name: WLDONE
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Done.
      - :name: WLERR
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Error.
      - :name: WLPRD
        :pos: 7
        :width: 9
        :type: ro
        :default: 0
        :doc: Write Leveling Period.
      - :name: DPLOCK
        :pos: 16
        :width: 1
        :type: ro
        :default: 0
        :doc: DATX8 PLL Lock.
      - :name: GDQSPRD
        :pos: 17
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS gating Period.
      - :name: WLWN
        :pos: 26
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Warning.
      - :name: RESERVED_29_27
        :pos: 27
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: WLDQ
        :pos: 30
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling DQ Status.
      - :name: RESERVED_31
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX7GSR1
      :addr: 953
      :doc: DX n General Status Register 1
      :fields:
      - :name: DLTDONE
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Delay Line Test Done.
      - :name: DLTCODE
        :pos: 1
        :width: 24
        :type: ro
        :default: 0
        :doc: Delay Line Test Code.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX7GSR2
      :addr: 954
      :doc: DX n General Status Register 2
      :fields:
      - :name: RDERR
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Bit Deskew Error.
      - :name: RDWN
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Bit Deskew Warning.
      - :name: WDERR
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Bit Deskew Error.
      - :name: WDWN
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Bit Deskew Warning.
      - :name: REERR
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Eye Centering Error.
      - :name: REWN
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Eye Centering Warning.
      - :name: WEERR
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Eye Centering Error.
      - :name: WEWN
        :pos: 7
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Eye Centering Warning.
      - :name: ESTAT
        :pos: 8
        :width: 4
        :type: ro
        :default: 0
        :doc: Error Status.
      - :name: DBDQ
        :pos: 12
        :width: 8
        :type: ro
        :default: 0
        :doc: DB DQ Capture.
      - :name: SRDERR
        :pos: 20
        :width: 1
        :type: ro
        :default: 0
        :doc: Static Read Error.
      - :name: RESERVED_21
        :pos: 21
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: GSDQSCAL
        :pos: 22
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Gating Status Calibration.
      - :name: GSDQSPRD
        :pos: 23
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS gating Status Period.
    - :name: DX7GSR3
      :addr: 955
      :doc: DX n General Status Register 3
      :fields:
      - :name: SRDPC
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: Static Read Delay Pass Count.
      - :name: RESERVED_7_2
        :pos: 2
        :width: 6
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: HVERR
        :pos: 8
        :width: 4
        :type: ro
        :default: 0
        :doc: Host VREF Training Error.
      - :name: HVWRN
        :pos: 12
        :width: 4
        :type: ro
        :default: 0
        :doc: Host VREF Training Warning.
      - :name: DVERR
        :pos: 16
        :width: 4
        :type: ro
        :default: 0
        :doc: DRAM VREF Training Error.
      - :name: DVWRN
        :pos: 20
        :width: 4
        :type: ro
        :default: 0
        :doc: DRAM VREF Training Warning.
      - :name: ESTAT
        :pos: 24
        :width: 3
        :type: ro
        :default: 0
        :doc: VREF Training Error Status Code.
      - :name: RESERVED_31_27
        :pos: 27
        :width: 5
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX7GSR4
      :addr: 956
      :doc: DX n General Status Register 4
      :fields:
      - :name: X4WDQCAL
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Write DQ Calibration.
      - :name: X4RDQSCAL
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Calibration.
      - :name: X4RDQSNCAL
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS# Calibration.
      - :name: X4GDQSCAL
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS gating Calibration.
      - :name: X4WLCAL
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Calibration.
      - :name: X4WLDONE
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Done.
      - :name: X4WLERR
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Error.
      - :name: X4WLPRD
        :pos: 7
        :width: 9
        :type: ro
        :default: 0
        :doc: Write Leveling Period.
      - :name: X4DPLOCK
        :pos: 16
        :width: 1
        :type: ro
        :default: 0
        :doc: DATX PLL Lock..
      - :name: X4GDQSPRD
        :pos: 17
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS gating Period.
      - :name: X4WLWN
        :pos: 26
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Warning.
      - :name: RESERVED_29_27
        :pos: 27
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4WLDQ
        :pos: 30
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling DQ Status.
      - :name: RESERVED_31
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX7GSR5
      :addr: 957
      :doc: DX n General Status Register 5
      :fields:
      - :name: X4RDERR
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Bit Deskew Error.
      - :name: X4RDWN
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Bit Deskew Warning.
      - :name: X4WDERR
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Bit Deskew Error.
      - :name: X4WDWN
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Bit Deskew Warning.
      - :name: X4REERR
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Eye Centering Error.
      - :name: X4REWN
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Eye Centering Warning.
      - :name: X4WEERR
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Eye Centering Error.
      - :name: X4WEWN
        :pos: 7
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Eye Centering Warning.
      - :name: X4ESTAT
        :pos: 8
        :width: 4
        :type: ro
        :default: 0
        :doc: Error Status.
      - :name: RESERVED_19_12
        :pos: 12
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4SRDERR
        :pos: 20
        :width: 1
        :type: ro
        :default: 0
        :doc: Static Read Error.
      - :name: RESERVED_21
        :pos: 21
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4GSDQSCAL
        :pos: 22
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Gating Status Calibration.
      - :name: X4GSDQSPRD
        :pos: 23
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS gating Status Period.
    - :name: DX7GSR6
      :addr: 958
      :doc: DX n General Status Register 6
      :fields:
      - :name: RESERVED_1_0
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4SRDPC
        :pos: 2
        :width: 2
        :type: ro
        :default: 0
        :doc: Static Read Delay Pass Count.
      - :name: RESERVED_7_4
        :pos: 4
        :width: 4
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4HVERR
        :pos: 8
        :width: 4
        :type: ro
        :default: 0
        :doc: Host VREF Training Error.
      - :name: X4HVWRN
        :pos: 12
        :width: 4
        :type: ro
        :default: 0
        :doc: Host VREF Training Warning.
      - :name: X4DVERR
        :pos: 16
        :width: 4
        :type: ro
        :default: 0
        :doc: DRAM VREF Training Error.
      - :name: X4DVWRN
        :pos: 20
        :width: 4
        :type: ro
        :default: 0
        :doc: DRAM VREF Training Warning.
      - :name: RESERVED_31_24
        :pos: 24
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX8GCR0
      :addr: 960
      :doc: DX n General Configuration Register 0
      :fields:
      - :name: DXEN
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Data Byte Enable.
      - :name: DXIOM
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Data I/O Mode.
      - :name: DQSGOE
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG Output Enable.
      - :name: DQSGODT
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG On-Die Termination.
      - :name: RESERVED_4
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQSGPDR
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG Power Down Receiver.
      - :name: RESERVED_6
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PDRAL
        :pos: 7
        :width: 2
        :type: ro
        :default: 0
        :doc: PDR Additive Latency.
      - :name: RTTOH
        :pos: 9
        :width: 2
        :type: ro
        :default: 0
        :doc: RTT Output Hold.
      - :name: RTTOAL
        :pos: 11
        :width: 1
        :type: ro
        :default: 0
        :doc: RTT On Additive Latency.
      - :name: DQSSEPDR
        :pos: 12
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSSE Power Down Receiver.
      - :name: DQSNSEPDR
        :pos: 13
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSNSE Power Down Receiver.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PLLRST
        :pos: 16
        :width: 1
        :type: ro
        :default: 0
        :doc: PLL Reset.
      - :name: PLLPD
        :pos: 17
        :width: 1
        :type: ro
        :default: 0
        :doc: PLL Power Down.
      - :name: GSHIFT
        :pos: 18
        :width: 1
        :type: ro
        :default: 0
        :doc: Gear Shift.
      - :name: PLLBYP
        :pos: 19
        :width: 1
        :type: ro
        :default: 0
        :doc: PLL Bypass.
      - :name: RDDLY
        :pos: 20
        :width: 4
        :type: ro
        :default: 0
        :doc: Static Read Delay.
      - :name: RESERVED_29_24
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: MDLEN
        :pos: 30
        :width: 1
        :type: ro
        :default: 0
        :doc: Master Delay Line Enable.
      - :name: CALBYP
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: Calibration Bypass.
    - :name: DX8GCR1
      :addr: 961
      :doc: DX n General Configuration Register 1
      :fields:
      - :name: RESERVED_15_0
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXPDRMODE
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Power Down Receiver Mode for DQ[7:0].
    - :name: DX8GCR2
      :addr: 962
      :doc: DX n General Configuration Register 2
      :fields:
      - :name: DXTEMODE
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Termination Enable Mode for DQ[7:0].
      - :name: DXOEMODE
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: Output Enable Mode for DQ[7:0].
    - :name: DX8GCR3
      :addr: 963
      :doc: DX n General Configuration Register 3
      :fields:
      - :name: RESERVED_1_0
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSPDRMODE
        :pos: 2
        :width: 2
        :type: ro
        :default: 0
        :doc: Power Down Receiver Mode for DQS.
      - :name: DSTEMODE
        :pos: 4
        :width: 2
        :type: ro
        :default: 0
        :doc: Termination Enable Mode for DQS.
      - :name: DSOEMODE
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Output Enable Mode for DQS.
      - :name: RESERVED_9_8
        :pos: 8
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DMPDRMODE
        :pos: 10
        :width: 2
        :type: ro
        :default: 0
        :doc: Power Down Receiver Mode for DM.
      - :name: DMTEMODE
        :pos: 12
        :width: 2
        :type: ro
        :default: 0
        :doc: Termination Enable Mode for DM.
      - :name: DMOEMODE
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Output Enable Mode for DM.
      - :name: RESERVED_17_16
        :pos: 16
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: OEBVT
        :pos: 18
        :width: 1
        :type: ro
        :default: 0
        :doc: Output Enable BDL VT Compensation.
      - :name: PDRBVT
        :pos: 19
        :width: 1
        :type: ro
        :default: 0
        :doc: Power Down Receiver BDL VT Compensation.
      - :name: TEBVT
        :pos: 20
        :width: 1
        :type: ro
        :default: 0
        :doc: Termination Enable BDL VT Compensation.
      - :name: WDSBVT
        :pos: 21
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Data Strobe BDL VT Compensation.
      - :name: RDSBVT
        :pos: 22
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Data Strobe BDL VT Compensation.
      - :name: RGSLVT
        :pos: 23
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Gating Status LCDL Delay VT Compensation.
      - :name: WLLVT
        :pos: 24
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling LCDL Delay VT Compensation.
      - :name: WDLVT
        :pos: 25
        :width: 1
        :type: ro
        :default: 0
        :doc: Write DQ LCDL Delay VT Compensation.
      - :name: RDLVT
        :pos: 26
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS LCDL Delay VT Compensation.
      - :name: RGLVT
        :pos: 27
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Gating LCDL Delay VT Compensation.
      - :name: WDBVT
        :pos: 28
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Data BDL VT Compensation.
      - :name: RDBVT
        :pos: 29
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Data BDL VT Compensation.
      - :name: WDMBVT
        :pos: 30
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Data Mask BDL VT Compensation.
      - :name: RDMBVT
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Data Mask BDL VT Compensation.
    - :name: DX8GCR4
      :addr: 964
      :doc: DX n General Configuration Register 4
      :fields:
      - :name: DXREFIMON
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: DQ (Single Ended IO) MVREF Monitor.
      - :name: DXREFIEN
        :pos: 2
        :width: 4
        :type: ro
        :default: 0
        :doc: DQ (Single Ended IO) VREF Enable.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFSSEL
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane Single-End VREF Select.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFESEL
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane External VREF Select.
      - :name: RESERVED_24_22
        :pos: 22
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFSEN
        :pos: 25
        :width: 1
        :type: ro
        :default: 0
        :doc: Byte Lane Single-End VREF Enable.
      - :name: DXREFEEN
        :pos: 26
        :width: 2
        :type: ro
        :default: 0
        :doc: Byte Lane Internal VREF Enable.
      - :name: DXREFPEN
        :pos: 28
        :width: 1
        :type: ro
        :default: 0
        :doc: Byte Lane VREF Pad Enable.
      - :name: DXREFIOM
        :pos: 29
        :width: 3
        :type: ro
        :default: 0
        :doc: VREF Generator IO Mode.
    - :name: DX8GCR5
      :addr: 965
      :doc: DX n General Configuration Register 5
      :fields:
      - :name: DXREFISELR0
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: HOST VREF Training Value for Rank 0.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFISELR1
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: HOST VREF Training Value for Rank 1.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFISELR2
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: HOST VREF Training Value for Rank 2.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXREFISELR3
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: HOST VREF Training Value for Rank 3.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX8GCR6
      :addr: 966
      :doc: DX n General Configuration Register 6
      :fields:
      - :name: DXDQVREFR0
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM VREFDQ Training Value for Rank 0.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXDQVREFR1
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM VREFDQ Training Value for Rank 1.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXDQVREFR2
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM VREFDQ Training Value for Rank 2.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DXDQVREFR3
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM VREFDQ Training Value for Rank 3.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX8GCR7
      :addr: 967
      :doc: DX n General Configuration Register 7
      :fields:
      - :name: RESERVED_1_0
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSPDRMODE
        :pos: 2
        :width: 2
        :type: ro
        :default: 0
        :doc: Power Down Receiver Mode for DQS[1].
      - :name: X4DSTEMODE
        :pos: 4
        :width: 2
        :type: ro
        :default: 0
        :doc: Termination Enable Mode for DQS[1].
      - :name: X4DSOEMODE
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Output Enable Mode for DQS[1].
      - :name: RESERVED_9_8
        :pos: 8
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXPDRMODE
        :pos: 10
        :width: 2
        :type: ro
        :default: 0
        :doc: Power Down Receiver Mode for DQ[9].
      - :name: X4DXTEMODE
        :pos: 12
        :width: 2
        :type: ro
        :default: 0
        :doc: Termination Enable Mode for DQ[9].
      - :name: X4DXOEMODE
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Output Enable Mode for DQ[9].
      - :name: X4DQSGOE
        :pos: 16
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG Output Enable.
      - :name: X4DQSGODT
        :pos: 17
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG On-Die Termination.
      - :name: RESERVED_18
        :pos: 18
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DQSGPDR
        :pos: 19
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSG Power Down Receiver.
      - :name: RESERVED_20
        :pos: 20
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DQSSEPDR
        :pos: 21
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSSE Power Down Receiver.
      - :name: X4DQSNSEPDR
        :pos: 22
        :width: 1
        :type: ro
        :default: 0
        :doc: DQSNSE Power Down Receiver.
      - :name: X4RTTOH
        :pos: 23
        :width: 2
        :type: ro
        :default: 0
        :doc: RTT Output Hold.
      - :name: X4RTTOAL
        :pos: 25
        :width: 1
        :type: ro
        :default: 0
        :doc: RTT On Additive Latency.
      - :name: X4RDDLY
        :pos: 26
        :width: 4
        :type: ro
        :default: 0
        :doc: Static Read Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX8GCR8
      :addr: 968
      :doc: DX n General Configuration Register 8
      :fields:
      - :name: X4DXREFISELR0
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane (upper nibble) internal VREF Select for Rank 0.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXREFISELR1
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane (upper nibble) internal VREF Select for Rank 1.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXREFISELR2
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane (upper nibble) internal VREF Select for Rank 2.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXREFISELR3
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: Byte Lane (upper nibble) internal VREF Select for Rank 3.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX8GCR9
      :addr: 969
      :doc: DX n General Configuration Register 9
      :fields:
      - :name: X4DXDQVREFR0
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM DQ (upper nibble) VREF Select for Rank 0.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXDQVREFR1
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM DQ (upper nibble) VREF Select for Rank 1.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXDQVREFR2
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM DQ (upper nibble) VREF Select for Rank 2.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DXDQVREFR3
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DRAM DQ (upper nibble) VREF Select for Rank 3.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX8BDLR0
      :addr: 976
      :doc: DX n Bit Delay Line Register 0
      :fields:
      - :name: DQ0WBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ0 Write Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ1WBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ1 Write Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ2WBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ2 Write Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ3WBD
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ3 Write Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX8BDLR1
      :addr: 977
      :doc: DX n Bit Delay Line Register 1
      :fields:
      - :name: DQ4WBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ4 Write Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ5WBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Write Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ6WBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ6 Write Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ7WBD
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ7 Write Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX8BDLR2
      :addr: 978
      :doc: DX n Bit Delay Line Register 2
      :fields:
      - :name: DMWBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DM Write Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSWBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Write Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSOEBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQS/DQ/DM Write Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX8BDLR3
      :addr: 980
      :doc: DX n Bit Delay Line Register 3
      :fields:
      - :name: DQ0RBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ0 Read Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ1RBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ1 Read Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ2RBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ2 Read Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ3RBD
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ3 Read Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX8BDLR4
      :addr: 981
      :doc: DX n Bit Delay Line Register 4
      :fields:
      - :name: DQ4RBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ4 Read Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ5RBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Read Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ6RBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ6 Read Bit Delay.
      - :name: RESERVED_23_22
        :pos: 22
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DQ7RBD
        :pos: 24
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ7 Read Bit Delay.
      - :name: RESERVED_31_30
        :pos: 30
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX8BDLR5
      :addr: 982
      :doc: DX n Bit Delay Line Register 5
      :fields:
      - :name: DMRBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DM Read Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSRBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Read Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: DSNRBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQSN Read Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX8BDLR6
      :addr: 984
      :doc: DX n Bit Delay Line Register 6
      :fields:
      - :name: RESERVED_7_0
        :pos: 0
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: PDRBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: Power Down Receiver Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: TERBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: Termination Enable Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX8BDLR7
      :addr: 985
      :doc: DX n Bit Delay Line Register 7
      :fields:
      - :name: X4DMWBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DM Write Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSWBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Write Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSOEBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQS/DQ/DM Write Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX8BDLR8
      :addr: 986
      :doc: DX n Bit Delay Line Register 8
      :fields:
      - :name: X4DMRBD
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: DM Read Bit Delay.
      - :name: RESERVED_7_6
        :pos: 6
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSRBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: DQ5 Read Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DSNRBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: DQSN Read Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX8BDLR9
      :addr: 987
      :doc: DX n Bit Delay Line Register 9
      :fields:
      - :name: RESERVED_7_0
        :pos: 0
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4PDRBD
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: Power Down Receiver Bit Delay.
      - :name: RESERVED_15_14
        :pos: 14
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4TERBD
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: Termination Enable Bit Delay.
      - :name: RESERVED_31_22
        :pos: 22
        :width: 10
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX8LCDLR0
      :addr: 992
      :doc: DX n Local Calibrated Delay Line Register 0
      :fields:
      - :name: WLD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Write Leveling Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4WLD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 Write Leveling Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX8LCDLR1
      :addr: 993
      :doc: DX n Local Calibrated Delay Line Register 1
      :fields:
      - :name: WDQD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Write Data Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4WDQD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 Write Data Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX8LCDLR2
      :addr: 994
      :doc: DX n Local Calibrated Delay Line Register 2
      :fields:
      - :name: DQSGD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: DQS Gating Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DQSGD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 DQS Gating Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX8LCDLR3
      :addr: 995
      :doc: DX n Local Calibrated Delay Line Register 3
      :fields:
      - :name: RDQSD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4RDQSD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 Read DQS Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX8LCDLR4
      :addr: 996
      :doc: DX n Local Calibrated Delay Line Register 4
      :fields:
      - :name: RDQSND
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQSN Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4RDQSND
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 Read DQSN Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX8LCDLR5
      :addr: 997
      :doc: DX n Local Calibrated Delay Line Register 5
      :fields:
      - :name: DQSGSD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: DQS Gate Status Delay.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DQSGSD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: X4 DQS Gate Status Delay.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX8MDLR0
      :addr: 1000
      :doc: DX n Master Delay Line Register 0
      :fields:
      - :name: IPRD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Initial Period.
      - :name: RESERVED_15_9
        :pos: 9
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: TPRD
        :pos: 16
        :width: 9
        :type: ro
        :default: 0
        :doc: Target Period.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX8MDLR1
      :addr: 1001
      :doc: DX n Master Delay Line Register 1
      :fields:
      - :name: MDLD
        :pos: 0
        :width: 9
        :type: ro
        :default: 0
        :doc: Master Delay Line Delay.
      - :name: RESERVED_31_9
        :pos: 9
        :width: 23
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX8GTR0
      :addr: 1008
      :doc: DX n General Timing Register 0
      :fields:
      - :name: DGSL
        :pos: 0
        :width: 5
        :type: ro
        :default: 0
        :doc: DQS Gating System Latency.
      - :name: RESERVED_7_5
        :pos: 5
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4DGSL
        :pos: 8
        :width: 5
        :type: ro
        :default: 0
        :doc: X4 DQS Gating System Latency.
      - :name: RESERVED_15_13
        :pos: 13
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: WLSL
        :pos: 16
        :width: 4
        :type: ro
        :default: 0
        :doc: Write Leveling System Latency.
      - :name: X4WLSL
        :pos: 20
        :width: 4
        :type: ro
        :default: 0
        :doc: X4 Write Leveling System Latency.
      - :name: RESERVED_31_24
        :pos: 24
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX8RSR0
      :addr: 1012
      :doc: DX n Rank Status Register 0
      :fields:
      - :name: QSGERR
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: DQS Gate Training Error.
      - :name: X4QSGERR
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: X4 DQS Gate Training Error.
    - :name: DX8RSR1
      :addr: 1013
      :doc: DX n Rank Status Register 1
      :fields:
      - :name: RDLVLERR
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Read Leveling Error.
      - :name: X4RDLVLERR
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: X4 Read Leveling Error.
    - :name: DX8RSR2
      :addr: 1014
      :doc: DX n Rank Status Register 2
      :fields:
      - :name: WLAWN
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Write Leveling Adjustment Warning.
      - :name: X4WLAWN
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: X4 Write Leveling Adjustment Warning.
    - :name: DX8RSR3
      :addr: 1015
      :doc: DX n Rank Status Register 3
      :fields:
      - :name: WLAERR
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: Write Leveling Adjustment Error.
      - :name: X4WLAERR
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: X4 Write Leveling Adjustment Error.
    - :name: DX8GSR0
      :addr: 1016
      :doc: DX n General Status Register 0
      :fields:
      - :name: WDQCAL
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Write DQ Calibration.
      - :name: RDQSCAL
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Calibration.
      - :name: RDQSNCAL
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS# Calibration.
      - :name: GDQSCAL
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS gating Calibration.
      - :name: WLCAL
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Calibration.
      - :name: WLDONE
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Done.
      - :name: WLERR
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Error.
      - :name: WLPRD
        :pos: 7
        :width: 9
        :type: ro
        :default: 0
        :doc: Write Leveling Period.
      - :name: DPLOCK
        :pos: 16
        :width: 1
        :type: ro
        :default: 0
        :doc: DATX8 PLL Lock.
      - :name: GDQSPRD
        :pos: 17
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS gating Period.
      - :name: WLWN
        :pos: 26
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Warning.
      - :name: RESERVED_29_27
        :pos: 27
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: WLDQ
        :pos: 30
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling DQ Status.
      - :name: RESERVED_31
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX8GSR1
      :addr: 1017
      :doc: DX n General Status Register 1
      :fields:
      - :name: DLTDONE
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Delay Line Test Done.
      - :name: DLTCODE
        :pos: 1
        :width: 24
        :type: ro
        :default: 0
        :doc: Delay Line Test Code.
      - :name: RESERVED_31_25
        :pos: 25
        :width: 7
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX8GSR2
      :addr: 1018
      :doc: DX n General Status Register 2
      :fields:
      - :name: RDERR
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Bit Deskew Error.
      - :name: RDWN
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Bit Deskew Warning.
      - :name: WDERR
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Bit Deskew Error.
      - :name: WDWN
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Bit Deskew Warning.
      - :name: REERR
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Eye Centering Error.
      - :name: REWN
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Eye Centering Warning.
      - :name: WEERR
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Eye Centering Error.
      - :name: WEWN
        :pos: 7
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Eye Centering Warning.
      - :name: ESTAT
        :pos: 8
        :width: 4
        :type: ro
        :default: 0
        :doc: Error Status.
      - :name: DBDQ
        :pos: 12
        :width: 8
        :type: ro
        :default: 0
        :doc: DB DQ Capture.
      - :name: SRDERR
        :pos: 20
        :width: 1
        :type: ro
        :default: 0
        :doc: Static Read Error.
      - :name: RESERVED_21
        :pos: 21
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: GSDQSCAL
        :pos: 22
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Gating Status Calibration.
      - :name: GSDQSPRD
        :pos: 23
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS gating Status Period.
    - :name: DX8GSR3
      :addr: 1019
      :doc: DX n General Status Register 3
      :fields:
      - :name: SRDPC
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: Static Read Delay Pass Count.
      - :name: RESERVED_7_2
        :pos: 2
        :width: 6
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: HVERR
        :pos: 8
        :width: 4
        :type: ro
        :default: 0
        :doc: Host VREF Training Error.
      - :name: HVWRN
        :pos: 12
        :width: 4
        :type: ro
        :default: 0
        :doc: Host VREF Training Warning.
      - :name: DVERR
        :pos: 16
        :width: 4
        :type: ro
        :default: 0
        :doc: DRAM VREF Training Error.
      - :name: DVWRN
        :pos: 20
        :width: 4
        :type: ro
        :default: 0
        :doc: DRAM VREF Training Warning.
      - :name: ESTAT
        :pos: 24
        :width: 3
        :type: ro
        :default: 0
        :doc: VREF Training Error Status Code.
      - :name: RESERVED_31_27
        :pos: 27
        :width: 5
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX8GSR4
      :addr: 1020
      :doc: DX n General Status Register 4
      :fields:
      - :name: X4WDQCAL
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Write DQ Calibration.
      - :name: X4RDQSCAL
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Calibration.
      - :name: X4RDQSNCAL
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS# Calibration.
      - :name: X4GDQSCAL
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS gating Calibration.
      - :name: X4WLCAL
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Calibration.
      - :name: X4WLDONE
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Done.
      - :name: X4WLERR
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Error.
      - :name: X4WLPRD
        :pos: 7
        :width: 9
        :type: ro
        :default: 0
        :doc: Write Leveling Period.
      - :name: X4DPLOCK
        :pos: 16
        :width: 1
        :type: ro
        :default: 0
        :doc: DATX PLL Lock..
      - :name: X4GDQSPRD
        :pos: 17
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS gating Period.
      - :name: X4WLWN
        :pos: 26
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling Warning.
      - :name: RESERVED_29_27
        :pos: 27
        :width: 3
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4WLDQ
        :pos: 30
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Leveling DQ Status.
      - :name: RESERVED_31
        :pos: 31
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
    - :name: DX8GSR5
      :addr: 1021
      :doc: DX n General Status Register 5
      :fields:
      - :name: X4RDERR
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Bit Deskew Error.
      - :name: X4RDWN
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Bit Deskew Warning.
      - :name: X4WDERR
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Bit Deskew Error.
      - :name: X4WDWN
        :pos: 3
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Bit Deskew Warning.
      - :name: X4REERR
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Eye Centering Error.
      - :name: X4REWN
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: Read Eye Centering Warning.
      - :name: X4WEERR
        :pos: 6
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Eye Centering Error.
      - :name: X4WEWN
        :pos: 7
        :width: 1
        :type: ro
        :default: 0
        :doc: Write Eye Centering Warning.
      - :name: X4ESTAT
        :pos: 8
        :width: 4
        :type: ro
        :default: 0
        :doc: Error Status.
      - :name: RESERVED_19_12
        :pos: 12
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4SRDERR
        :pos: 20
        :width: 1
        :type: ro
        :default: 0
        :doc: Static Read Error.
      - :name: RESERVED_21
        :pos: 21
        :width: 1
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4GSDQSCAL
        :pos: 22
        :width: 1
        :type: ro
        :default: 0
        :doc: Read DQS Gating Status Calibration.
      - :name: X4GSDQSPRD
        :pos: 23
        :width: 9
        :type: ro
        :default: 0
        :doc: Read DQS gating Status Period.
    - :name: DX8GSR6
      :addr: 1022
      :doc: DX n General Status Register 6
      :fields:
      - :name: RESERVED_1_0
        :pos: 0
        :width: 2
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4SRDPC
        :pos: 2
        :width: 2
        :type: ro
        :default: 0
        :doc: Static Read Delay Pass Count.
      - :name: RESERVED_7_4
        :pos: 4
        :width: 4
        :type: ro
        :default: 0
        :doc: Reserved for future use.
      - :name: X4HVERR
        :pos: 8
        :width: 4
        :type: ro
        :default: 0
        :doc: Host VREF Training Error.
      - :name: X4HVWRN
        :pos: 12
        :width: 4
        :type: ro
        :default: 0
        :doc: Host VREF Training Warning.
      - :name: X4DVERR
        :pos: 16
        :width: 4
        :type: ro
        :default: 0
        :doc: DRAM VREF Training Error.
      - :name: X4DVWRN
        :pos: 20
        :width: 4
        :type: ro
        :default: 0
        :doc: DRAM VREF Training Warning.
      - :name: RESERVED_31_24
        :pos: 24
        :width: 8
        :type: ro
        :default: 0
        :doc: Reserved for future use.
- :name: DDR_UMCTL2
  :region: amba_axi_top
  :toffset: 939524096
  :offset: 131072
  :groups:
  - :name: UMCTL2_REGS
    :offset: 0
    :registers:
    - :name: MSTR
      :addr: 0
      :doc: Master Register 0
      :fields:
      - :name: DDR3
        :pos: 0
        :width: 1
        :type: rw
        :default: 1
        :doc: 'Selects DDR3 SDRAM.   Present only in designs configured to support
          DDR3. Programming Mode: Static'
      - :name: DDR4
        :pos: 4
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Selects DDR4 SDRAM.   Present only in designs configured to support
          DDR4. Programming Mode: Static'
      - :name: BURSTCHOP
        :pos: 9
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Enables Burst Chop(BC4 or 8 on-the-fly) in DDR3/DDR4. Burst Chop for
          reads is exercised only:  - In HIF configurations (UMCTL2_INCL_ARB not set)  -
          If in full bus width mode (MSTR.data_bus_width = 00)  - If MEMC_BURST_LENGTH=8
          or 16 Burst Chop for writes is exercised only:  - If CRC is disabled (CRCPARCTL1.crc_enable
          = 0) BC4 (fixed) mode is not supported. Programming Mode: Static'
      - :name: EN_2T_TIMING_MODE
        :pos: 10
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Sets uMCTL2 timing mode. In 2T timing, all command signals (except
          chip select) are held for 2 clocks on the SDRAM bus. Chip select is asserted
          on the second cycle of the command. Note:   - 2T timing is not supported
          in LPDDR2/LPDDR3/LPDDR4 mode  - 2T timing is not supported if the configuration
          parameter MEMC_CMD_RTN2IDLE is set  - 2T timing is not supported in DDR4
          geardown mode  - 2T timing is not supported in Shared-AC dual channel mode
          and the register value is don''t care Programming Mode: Static'
      - :name: GEARDOWN_MODE
        :pos: 11
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Indicates the DRAM in geardown mode.   This register can be changed,
          only when the controller is in the self-refresh mode. This signal must be
          set the same value as MR3 bit A3.  Note:   - Geardown mode is not supported
          if the configuration parameter MEMC_CMD_RTN2IDLE is set  - Geardown mode
          is not supported if the configuration parameter UMCTL2_SHARED_AC is set
          (in Shared-AC mode) and the register value is don''t care Programming Mode:
          Quasi-dynamic Group 2'
      - :name: DATA_BUS_WIDTH
        :pos: 12
        :width: 2
        :type: rw
        :default: 0
        :doc: 'Selects proportion of DQ bus width that is used by the SDRAM.    Note
          that half bus width mode is only supported when the SDRAM bus width is a
          multiple of 16, and quarter bus width mode is only supported when the SDRAM
          bus width is a multiple of 32 and the configuration parameter MEMC_QBUS_SUPPORT
          is set. Bus width refers to DQ bus width (excluding any ECC width). Programming
          Mode: Static'
      - :name: DLL_OFF_MODE
        :pos: 15
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Sets DLL-off mode. If DDR4 CRC/parity retry is enabled (CRCPARCTL1.crc_parity_retry_enable
          = 1), dll_off_mode is not supported, and this bit must be set to ''0''.
          Programming Mode: Quasi-dynamic Group 2'
      - :name: BURST_RDWR
        :pos: 16
        :width: 4
        :type: rw
        :default: 4
        :doc: 'Indicates SDRAM burst length used.    All other values are reserved.(See
          "Values" section) This bit controls the burst size used to access the SDRAM.
          This must match the burst length mode register setting in the SDRAM. (For
          BC4/8 on-the-fly mode of DDR3 and DDR4, set this field to 0x0100) Burst
          length of 2 is not supported with AXI ports when MEMC_BURST_LENGTH is 8.
          Burst length of 2 is only supported when the controller is operating in
          1:1 frequency mode.  For DDR3, DDR4 and LPDDR3, this must be set to 0x0100
          (BL8). For LPDDR4, this must be set to 0x1000 (BL16). Programming Mode:
          Static'
      - :name: ACTIVE_RANKS
        :pos: 24
        :width: 2
        :type: rw
        :default: 3
        :doc: 'Only present for multi-rank configurations. Each bit represents one
          rank. For two-rank configurations, only bits[25:24] are present.  - 1 -
          Populated  - 0 - Unpopulated LSB is the lowest rank number. For two ranks
          only the following values are legal:  - OneRank  - Tworanks  - Others  -
          Reserved For four ranks following combinations are legal:  - 0001 - One
          rank  - 0011 - Two ranks  - 1111 - Four ranks  Programming Mode: Static'
      - :name: DEVICE_CONFIG
        :pos: 30
        :width: 2
        :type: rw
        :default: 0
        :doc: 'Indicates the configuration of the device used in the system. Programming
          Mode: Static'
    - :name: STAT
      :addr: 1
      :doc: Operating Mode Status Register
      :fields:
      - :name: OPERATING_MODE
        :pos: 0
        :width: 3
        :type: ro
        :default: 0
        :doc: 'This is 3-bits wide in configurations with mDDR/LPDDR2/LPDDR3/LPDDR4/DDR4
          support and 2-bits in all other configurations. non-mDDR/LPDDR2/LPDDR3/LPDDR4
          and non-DDR4 designs:  - 00 - Init  - 01 - Normal  - 10 - Power-down  -
          11 - Self-refresh mDDR/LPDDR2/LPDDR3 or DDR4 designs:  - 000 - Init  - 001
          - Normal  - 010 - Power-down  - 011 - Self-refresh  - 1XX - Deep power-down/Maximum
          Power Saving Mode LPDDR4 designs:  - 000 - Init  - 001 - Normal  - 010 -
          Power-down  - 011 - Self-refresh/Self-refresh power-down  Programming Mode:
          Static'
      - :name: SELFREF_TYPE
        :pos: 4
        :width: 2
        :type: ro
        :default: 0
        :doc: 'Flags if self-refresh (except LPDDR4), or SR-Powerdown (LPDDR4) is
          entered, and if it is under automatic self-refresh control only or not.
          Programming Mode: Static'
      - :name: SELFREF_CAM_NOT_EMPTY
        :pos: 12
        :width: 1
        :type: ro
        :default: 0
        :doc: 'Self-refresh with CAMs not empty. Programming Mode: Static'
    - :name: MRCTRL0
      :addr: 4
      :doc: 'Mode Register Read/Write Control Register 0. Note: Do not enable more
        than one of the following fields simultaneously:  - sw_init_int  - pda_en  -
        mpr_en'
      :fields:
      - :name: MR_TYPE
        :pos: 0
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Indicates whether the mode register operation is read or write. Only
          used for LPDDR2/LPDDR3/LPDDR4/DDR4. Programming Mode: Dynamic'
      - :name: MPR_EN
        :pos: 1
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Indicates whether the mode register operation is MRS or WR/RD for MPR
          (only supported for DDR4). Programming Mode: Dynamic'
      - :name: PDA_EN
        :pos: 2
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Indicates whether the mode register operation is MRS in PDA mode or
          not.   Note that when pba_mode=1, PBA access is initiated instead of PDA
          access. Programming Mode: Dynamic'
      - :name: SW_INIT_INT
        :pos: 3
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Indicates whether software intervention is allowed through MRCTRL0/MRCTRL1
          before automatic SDRAM initialization routine or not. For DDR4, this bit
          can be used to initialize the DDR4 RCD (MR7) before automatic SDRAM initialization.
          For LPDDR4, this bit can be used to program additional mode registers before
          automatic SDRAM initialization if necessary. In LPDDR4 dual channel mode,
          note that this must be programmed to both channels beforehand. Note that
          this must be cleared to 0 after completing Software operation. Otherwise,
          SDRAM initialization routine does not re-start. Programming Mode: Dynamic'
      - :name: MR_RANK
        :pos: 4
        :width: 2
        :type: rw
        :default: 3
        :doc: 'Controls which rank is accessed by MRCTRL0.mr_wr. Normally, it is desired
          to access all ranks, so all bits must be set to 1. However, for multi-rank
          UDIMMs/RDIMMs/LRDIMMs which implement address mirroring, it might be necessary
          to access ranks individually. Examples (assuming uMCTL2 is configured for
          4 ranks):  - 0x1 - Select rank 0 only  - 0x2 - Select rank 1 only  - 0x5
          - Select ranks 0 and 2  - 0xA - Select ranks 1 and 3  - 0xF - Select ranks
          0, 1, 2 and 3 Programming Mode: Dynamic'
      - :name: MR_ADDR
        :pos: 12
        :width: 4
        :type: rw
        :default: 0
        :doc: 'Address of the mode register that is to be written to.    Don''t Care
          for LPDDR2/LPDDR3/LPDDR4 (see MRCTRL1.mr_data for mode register addressing
          in LPDDR2/LPDDR3/LPDDR4). This signal is also used for writing to control
          words of the register chip on RDIMMs/LRDIMMs. In this case, it corresponds
          to the bank address bits sent to the RDIMM/LRDIMM. In case of DDR4, the
          bit[3:2] corresponds to the bank group bits. Therefore, the bit[3] as well
          as the bit[2:0] must be set to an appropriate value which is considered
          both the Address Mirroring of UDIMMs/RDIMMs/LRDIMMs and the Output Inversion
          of RDIMMs/LRDIMMs. Programming Mode: Dynamic'
      - :name: PBA_MODE
        :pos: 30
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Indicates whether PBA access is executed. When setting this bit to
          1 along with setting pda_en to 1, uMCTL2 initiates PBA access instead of
          PDA access.   The completion of PBA access is confirmed by MRSTAT.pda_done
          in the same way as PDA. Programming Mode: Dynamic'
      - :name: MR_WR
        :pos: 31
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Triggers a Mode Register Read or Write operation.    The other fields
          of this register must be written in a separate APB transaction, before setting
          this mr_wr bit. It is recommended NOT to set this signal if in Init, Deep
          power-down, or MPSM operating modes. Programming Mode: Dynamic'
    - :name: MRCTRL1
      :addr: 5
      :doc: Mode Register Read/Write Control Register 1
      :fields:
      - :name: MR_DATA
        :pos: 0
        :width: 18
        :type: rw
        :default: 0
        :doc: 'Mode register write data for all non-LPDDR2/non-LPDDR3/non-LPDDR4 modes.
          For LPDDR2/LPDDR3/LPDDR4, MRCTRL1[15:0] are interpreted as:  - [15:8] -
          MR Address  - [7:0] - MR data for writes, don''t care for reads  This is
          18-bits wide in configurations with DDR4 support and 16-bits in all other
          configurations. Programming Mode: Dynamic'
    - :name: MRSTAT
      :addr: 6
      :doc: Mode Register Read/Write Status Register
      :fields:
      - :name: MR_WR_BUSY
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: 'The SoC might initiate a MR write operation only if this signal is
          low. This signal goes:  - High in the clock after the uMCTL2 accepts the
          MRW/MRR request  - Low when the MRW/MRR command is issued to the SDRAM It
          is recommended not to perform MRW/MRR commands when ''MRSTAT.mr_wr_busy''
          is high. Programming Mode: Dynamic'
      - :name: PDA_DONE
        :pos: 8
        :width: 1
        :type: ro
        :default: 0
        :doc: 'The SoC might initiate a MR write operation in PDA/PBA mode only if
          this signal is low. This signal goes:  - High when three consecutive MRS
          commands related to the PDA/PBA mode are issued to the SDRAM  - Low when
          MRCTRL0.pda_en becomes 0  Therefore, it is recommended to write MRCTRL0.pda_en
          to 0 after this signal goes high in order to prepare to perform PDA operation
          next time. Programming Mode: Dynamic'
    - :name: MRCTRL2
      :addr: 7
      :doc: Mode Register Read/Write Control Register 2
      :fields:
      - :name: MR_DEVICE_SEL
        :pos: 0
        :width: 32
        :type: rw
        :default: 0
        :doc: 'Indicates the devices to be selected during the MRS that happens in
          PDA mode. Each bit is associated with one device. For example, bit[0] corresponds
          to Device 0, bit[1] to Device 1 and so on. Programming Mode: Dynamic'
    - :name: PWRCTL
      :addr: 12
      :doc: Low Power Control Register
      :fields:
      - :name: SELFREF_EN
        :pos: 0
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Sets Self-refresh. This register bit may be re-programmed during the
          course of normal operation. Programming Mode: Dynamic'
      - :name: POWERDOWN_EN
        :pos: 1
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Sets Power-down mode. This register bit may be re-programmed during
          the course of normal operation. Programming Mode: Dynamic'
      - :name: EN_DFI_DRAM_CLK_DISABLE
        :pos: 3
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Enables the assertion of dfi_dram_clk_disable whenever a clock is not
          required by the SDRAM. Assertion of dfi_dram_clk_disable is as follows:
          In DDR2/DDR3, can only be asserted in self-refresh. In DDR4, can be asserted
          in following:  - In Self-refresh  - In Maximum Power Saving Mode In mDDR/LPDDR2/LPDDR3,
          can be asserted in following:  - In Self-refresh  - In Power Down  - In
          Deep Power Down  - During Normal operation (Clock Stop) In LPDDR4, can be
          asserted in following:  - In Self-refresh Power Down  - In Power Down  -
          During Normal operation (Clock Stop)  Programming Mode: Dynamic'
      - :name: MPSM_EN
        :pos: 4
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Sets Maximum powersaving mode. Present only in designs configured to
          support DDR4. For non-DDR4, this register must not be set to 1. Note that
          MPSM is not supported when using a Synopsys DWC DDR PHY, if the PHY parameter
          DWC_AC_CS_USE is disabled, as the MPSM exit sequence requires the chip-select
          signal to toggle. FOR PERFORMANCE ONLY. Programming Mode: Dynamic'
      - :name: SELFREF_SW
        :pos: 5
        :width: 1
        :type: rw
        :default: 0
        :doc: 'A value of 1 to this register causes system to move to self-refresh
          state immediately, as long as it is not in INIT or DPD/MPSM operating_mode.
          This is referred to as Software Entry/Exit to self-refresh.  Programming
          Mode: Dynamic'
      - :name: DIS_CAM_DRAIN_SELFREF
        :pos: 7
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Indicates whether skipping CAM draining is allowed when entering self-refresh.
          This register field cannot be modified while PWRCTL.selfref_sw == 1.    Note,
          PWRCTL.dis_cam_drain_selfref=1 is unsupported in this release. PWRCTL.dis_cam_drain_selfref=0
          is required.  Programming Mode: Dynamic'
    - :name: PWRTMG
      :addr: 13
      :doc: Low Power Timing Register
      :fields:
      - :name: POWERDOWN_TO_X32
        :pos: 0
        :width: 5
        :type: rw
        :default: 16
        :doc: 'After this many clocks of the DDRC command channel being idle the uMCTL2
          automatically puts the SDRAM into power-down. The DDRC command channel is
          considered idle when there are no HIF commands outstanding. This must be
          enabled in the PWRCTL.powerdown_en. FOR PERFORMANCE ONLY. Unit: Multiples
          of 32 DFI clock cycles. For more information on how to program this register
          field, see "Note 1" in the "Notes on Timing Registers" section. Programming
          Mode: Quasi-dynamic Group 4'
      - :name: SELFREF_TO_X32
        :pos: 16
        :width: 8
        :type: rw
        :default: 64
        :doc: 'After this many clocks of the DDRC command channel being idle the uMCTL2
          automatically puts the SDRAM into self-refresh. The DDRC command channel
          is considered idle when there are no HIF commands outstanding. This must
          be enabled in the PWRCTL.selfref_en. FOR PERFORMANCE ONLY. Unit: Multiples
          of 32 DFI clock cycles. For more information on how to program this register
          field, see "Note 1" in the "Notes on Timing Registers" section. Programming
          Mode: Quasi-dynamic Group 4'
    - :name: HWLPCTL
      :addr: 14
      :doc: Hardware Low Power Control Register
      :fields:
      - :name: HW_LP_EN
        :pos: 0
        :width: 1
        :type: rw
        :default: 1
        :doc: 'Enabled for Hardware Low Power Interface.  Programming Mode: Quasi-dynamic
          Group 2'
      - :name: HW_LP_EXIT_IDLE_EN
        :pos: 1
        :width: 1
        :type: rw
        :default: 1
        :doc: 'Allows use of cactive_in_ddrc to exit from the automatic clock stop,
          automatic power down or automatic self-refresh modes. Note, it does not
          cause exit of self-refresh that was caused by Hardware Low Power Interface
          and/or Software (PWRCTL.selfref_sw). Programming Mode: Static'
      - :name: HW_LP_IDLE_X32
        :pos: 16
        :width: 12
        :type: rw
        :default: 0
        :doc: 'Hardware idle period. The cactive_ddrc output is driven low if the
          DDRC command channel is idle for hw_lp_idle * 32 cycles if not in INIT or
          DPD/MPSM operating_mode. The DDRC command channel is considered idle when
          there are no HIF commands outstanding. The hardware idle function is disabled
          when hw_lp_idle_x32=0. hw_lp_idle_x32=1 is an illegal value. FOR PERFORMANCE
          ONLY. Unit: Multiples of 32 DFI clock cycles. For more information on how
          to program this register field, see "Note 1" in the "Notes on Timing Registers"
          section. Programming Mode: Static'
    - :name: RFSHCTL0
      :addr: 20
      :doc: Refresh Control Register 0
      :fields:
      - :name: REFRESH_BURST
        :pos: 4
        :width: 6
        :type: rw
        :default: 0
        :doc: 'The programmed value + 1 is the number of refresh timeouts that is
          allowed to accumulate before traffic is blocked and the refreshes are forced
          to execute. Closing pages to perform a refresh is a one-time penalty that
          must be paid for each group of refreshes. Therefore, performing refreshes
          in a burst reduces the per-refresh penalty of these page closings. Higher
          numbers for RFSHCTL.refresh_burst slightly increases utilization; lower
          numbers decreases the worst-case latency associated with refreshes.  - 0
          - Single refresh  - 1 - Burst-of-2 refresh  - 7 - Burst-of-8 refresh For
          more information on burst refresh feature, see section 3.9 of DDR2 JEDEC
          specification - JESD79-2F.pdf. For DDR2/3, the refresh is always per-rank
          and not per-bank. The rank refresh can be accumulated over 8*tREFI cycles
          using the burst refresh feature. In DDR4 mode, according to Fine Granularity
          feature, 8 refreshes can be postponed in 1X mode, 16 refreshes in 2X mode
          and 32 refreshes in 4X mode. If using PHY-initiated updates, care must be
          taken in the setting of RFSHCTL0.refresh_burst, to ensure that tRFCmax is
          not violated due to a PHY-initiated update occurring shortly before a refresh
          burst is due. In this situation, the refresh burst is delayed until the
          PHY-initiated update is complete. In per-bank refresh mode of LPDDR2/LPDDR3/LPDDR4
          (RFSHCTL0.per_bank_refresh = 1), 64 refreshes can be postponed. In LPDDR4
          mode, if per-bank refresh is enabled (RFSHCTL0.per_bank_refresh = 1), and
          automatic switching from per-bank to all-bank refresh is enabled (RFSHCTL0.auto_refab_en
          = 2''b01 or RFSHCTL0.auto_refab_en = 2''b10), the uCMTL2 divides this value
          by 8 when it switches automatically from per-bank to all-bank refresh. Programming
          Mode: Dynamic - Refresh Related'
      - :name: REFRESH_TO_X1_X32
        :pos: 12
        :width: 5
        :type: rw
        :default: 16
        :doc: 'If the refresh timer (tRFCnom, also known as tREFI) has expired at
          least once, then a speculative refresh may be performed. A speculative refresh
          is a refresh performed at a time when refresh would be useful. When the
          SDRAM bus is idle for a period of time determined by this RFSHCTL0.refresh_to_x1_x32
          and the refresh timer has expired at least once since the last refresh,
          then a speculative refresh is performed. Speculative refreshes continues
          successively until there are no refreshes pending or until new reads or
          writes are issued to the uMCTL2. FOR PERFORMANCE ONLY. Unit: DFI clock cycles
          or multiples of 32 DFI clock cycles, depending on RFSHTMG.t_rfc_nom_x1_sel.
          For more information on how to program this register field, see "Note 1"
          in the "Notes on Timing Registers" section. Programming Mode: Dynamic -
          Refresh Related'
      - :name: REFRESH_MARGIN
        :pos: 20
        :width: 4
        :type: rw
        :default: 2
        :doc: 'Threshold value in number of DFI clock cycles before the critical refresh
          or page timer expires. A critical refresh is to be issued before this threshold
          is reached. It is recommended that this not be changed from the default
          value, currently shown as 0x2. It must always be less than internally used
          t_rfc_nom/32. Note that internally used t_rfc_nom is equal to RFSHTMG.t_rfc_nom_x1_x32
          * 32 if RFSHTMG.t_rfc_nom_x1_sel=0. If RFSHTMG.t_rfc_nom_x1_sel=1 (for LPDDR2/LPDDR3/LPDDR4
          per-bank refresh only), internally used t_rfc_nom is equal to RFSHTMG.t_rfc_nom_x1_x32.
          Note that, in LPDDR2/LPDDR3/LPDDR4, internally used t_rfc_nom may be divided
          by four if derating is enabled (DERATEEN.derate_enable=1). Unit: Multiples
          of 32 DFI clock cycles. Programming Mode: Dynamic - Refresh Related'
    - :name: RFSHCTL1
      :addr: 21
      :doc: Refresh Control Register 1
      :fields:
      - :name: REFRESH_TIMER0_START_VALUE_X32
        :pos: 0
        :width: 12
        :type: rw
        :default: 0
        :doc: 'Refresh timer start for rank 0 (only present in multi-rank configurations).
          This is useful in staggering the refreshes to multiple ranks to help traffic
          to proceed. This is explained in Refresh Controls section of the Architecture
          chapter. FOR PERFORMANCE ONLY. Unit: Multiples of 32 DFI clock cycles. For
          more information on how to program this register field, see "Note 1" in
          the "Notes on Timing Registers" section. Programming Mode: Dynamic - Refresh
          Related'
      - :name: REFRESH_TIMER1_START_VALUE_X32
        :pos: 16
        :width: 12
        :type: rw
        :default: 0
        :doc: 'Refresh timer start for rank 1 (only present in multi-rank configurations).
          This is useful in staggering the refreshes to multiple ranks to help traffic
          to proceed. This is explained in Refresh Controls section of the Architecture
          chapter. FOR PERFORMANCE ONLY. Unit: Multiples of 32 DFI clock cycles. For
          more information on how to program this register field, see "Note 1" in
          the "Notes on Timing Registers" section. Programming Mode: Dynamic - Refresh
          Related'
    - :name: RFSHCTL3
      :addr: 24
      :doc: Refresh Control Register 3
      :fields:
      - :name: DIS_AUTO_REFRESH
        :pos: 0
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Disables auto-refresh generated by the uMCTL2. When auto-refresh is
          disabled, the SoC must generate refreshes using the registers DBGCMD.rankn_refresh.
          When dis_auto_refresh transitions from 0 to 1, any pending refreshes are
          immediately scheduled by the uMCTL2. If DDR4 CRC/parity retry is enabled
          (CRCPARCTL1.crc_parity_retry_enable = 1), disable auto-refresh is not supported,
          and this bit must be set to ''0''. (DDR4 only) If FGR mode is enabled (RFSHCTL3.refresh_mode
          &gt; 0), disable auto-refresh is not supported, and this bit must be set
          to ''0''. This register field is changeable on the fly. Programming Mode:
          Dynamic - Refresh Related'
      - :name: REFRESH_UPDATE_LEVEL
        :pos: 1
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Toggle this signal (either from 0 to 1 or from 1 to 0) to indicate
          that the refresh registers have been updated. refresh_update_level must
          not be toggled when the DDRC is in reset (core_ddrc_rstn = 0). The refresh
          registers are automatically updated when exiting reset. Programming Mode:
          Dynamic'
      - :name: REFRESH_MODE
        :pos: 4
        :width: 3
        :type: rw
        :default: 0
        :doc: 'Indicates fine granularity refresh mode. Everything not described in
          "Values" section is reserved.  Note:   - Only Fixed 1x mode is supported
          if RFSHCTL3.dis_auto_refresh = 1  - The on-the-fly modes are not supported
          in this version of the uMCTL2  - This must be set up while the controller
          is in reset or while the controller is in self-refresh mode. Changing this
          during normal operation is not allowed. Making this a dynamic register is
          supported in future version of the uMCTL2  - This register field has effect
          only if a DDR4 SDRAM device is in use (MSTR.ddr4 = 1) Programming Mode:
          Quasi-dynamic Group 2'
    - :name: RFSHTMG
      :addr: 25
      :doc: Refresh Timing Register
      :fields:
      - :name: T_RFC_MIN
        :pos: 0
        :width: 10
        :type: rw
        :default: 140
        :doc: 'tRFC (min): Minimum time from refresh to refresh or activate. When
          the controller is operating in 1:1 mode, t_rfc_min must be set to RoundUp(tRFCmin/tCK).
          When the controller is operating in 1:2 mode, t_rfc_min must be set to RoundUp(RoundUp(tRFCmin/tCK)/2).
          In LPDDR2/LPDDR3/LPDDR4 mode:  - If using all-bank refreshes, the tRFCmin
          value in the previous equations is equal to tRFCab  - If using per-bank
          refreshes, the tRFCmin value in the previous equations is equal to tRFCpb
          In DDR4 mode, the tRFCmin value in the previous equations is different depending
          on the refresh mode (fixed 1X,2X,4X) and the device density. You must program
          the appropriate value from the spec based on the ''refresh_mode'' and the
          device density that is used. Unit: DFI clock cycles. Programming Mode: Dynamic
          - Refresh Related'
      - :name: T_RFC_NOM_X1_X32
        :pos: 16
        :width: 12
        :type: rw
        :default: 98
        :doc: 'Average time interval between refreshes per rank (Specification: 7.8us
          for DDR2, DDR3 and DDR4. See JEDEC specification for mDDR, LPDDR2, LPDDR3
          and LPDDR4). When the controller is operating in 1:1 mode, set this register
          to RoundDown(tREFI/tCK) When the controller is operating in 1:2 mode, set
          this register to RoundDown(RoundDown(tREFI/tCK)/2) In both the previous
          cases, if RFSHTMG.t_rfc_nom_x1_sel = 0, divide the previous result by 32
          and round down. For LPDDR2/LPDDR3/LPDDR4:  - If using all-bank refreshes
          (RFSHCTL0.per_bank_refresh = 0), use tREFIab in the previous calculations  -
          If using per-bank refreshes (RFSHCTL0.per_bank_refresh = 1), use tREFIpb
          in the previous calculations For DDR4 mode, tREFI value is different depending
          on the refresh mode. You must program appropriate value from the spec based
          on the value programmed in the refresh mode register. Note:  - RFSHTMG.t_rfc_nom_x1_x32
          must be greater than 0x1  - If RFSHTMG.t_rfc_nom_x1_sel == 1, RFSHTMG.t_rfc_nom_x1_x32
          must be greater than RFSHTMG.t_rfc_min  - If RFSHTMG.t_rfc_nom_x1_sel ==
          0, RFSHTMG.t_rfc_nom_x1_x32 * 32 must be greater than RFSHTMG.t_rfc_min  -
          In non-DDR4 or DDR4 Fixed 1x mode: RFSHTMG.t_rfc_nom_x1_x32 must be less
          than or equal to 0xFFE  - In DDR4 Fixed 2x mode: RFSHTMG.t_rfc_nom_x1_x32
          must be less than or equal to 0x7FF  - In DDR4 Fixed 4x mode: RFSHTMG.t_rfc_nom_x1_x32
          must be less than or equal to 0x3FF Unit: DFI clock cycles or multiples
          of 32 DFI clock cycles, depending on RFSHTMG.t_rfc_nom_x1_sel. For more
          information on how to program this register field, see "Note 1" in the "Notes
          on Timing Registers" section. Programming Mode: Dynamic - Refresh Related'
    - :name: ECCCFG0
      :addr: 28
      :doc: ECC Configuration Register 0
      :fields:
      - :name: ECC_MODE
        :pos: 0
        :width: 3
        :type: rw
        :default: 0
        :doc: 'ECC mode indicator. Everything not described in "Values" section is
          reserved. Programming Mode: Static'
      - :name: DIS_SCRUB
        :pos: 4
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Disables ECC scrubs. Valid only when ECCCFG0.ecc_mode = 3''b100 or
          3''b101 and MEMC_USE_RMW is defined. Note: Scrub is not supported in inline
          ECC mode and the register value is don''t care.  Programming Mode: Static'
      - :name: ECC_AP_EN
        :pos: 6
        :width: 1
        :type: rw
        :default: 1
        :doc: 'Enables address protection feature. Only supported when inline ECC
          is enabled. Programming Mode: Static'
      - :name: ECC_REGION_REMAP_EN
        :pos: 7
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Enables remapping ECC region feature. Only supported when inline ECC
          is enabled. Programming Mode: Static'
      - :name: ECC_REGION_MAP
        :pos: 8
        :width: 7
        :type: rw
        :default: 127
        :doc: 'Selectable Protected Region setting. Memory space is divided to 8/16/32/64
          regions which is determined by ECCCFG0.ecc_region_map_granu. Note: Highest
          1/8 memory space is always ECC region. Lowest 7 regions are Selectable Protected
          Regions. The Selectable Protected Regions can be protected/non-protected
          selectively by ECCCFG0.ecc_region_map[6:0]. Other upper regions are non-protected
          region if any. Each bit of ECCCFG0.ecc_region_map[6:0] correspond to each
          of lowest 7 regions respectively.  In order to protect a region with ECC,
          set the corresponding bit to 1, otherwise set to 0. All "0"s is invalid
          - there must be at least one protected region if inline ECC is enabled through
          ECCCFG0.ecc_mode register. All regions are protected with the following
          setting.  - ecc_region_map=7''b1111111  - ecc_region_map_granu=0 Only first
          1/64 region is protected with the following setting.  - ecc_region_map=7''b0000001  -
          ecc_region_map_granu=3  Programming Mode: Quasi-dynamic Group 3'
      - :name: BLK_CHANNEL_IDLE_TIME_X32
        :pos: 16
        :width: 6
        :type: rw
        :default: 63
        :doc: 'Indicates the number of cycles on HIF interface with no access to protected
          regions which causes flush of all the block channels. In order to flush
          block channel, uMCTL2 injects write ECC command (when there is no incoming
          HIF command) if there is any write in the block and then stop tracking the
          block address.  - 0 - Indicates no timeout (feature is disabled, not supported
          with this version)  - 1 - Indicates 32 cycles  - 2 - Indicates 2*32 cycles,
          and so on  Unit: Multiples of 32 DFI clock cycles. For more information
          on how to program this register field, see "Note 1" in the "Notes on Timing
          Registers" section. Programming Mode: Quasi-dynamic Group 3'
      - :name: ECC_AP_ERR_THRESHOLD
        :pos: 24
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Sets threshold for address parity error. ECCAPSTAT.ecc_ap_err is asserted
          if number of ECC errors (correctable/uncorrectable) within one burst exceeds
          this threshold. This register value must be less than "Total number of ECC
          checks within one burst" when this feature is used, "Total number of ECC
          check within one burst" is calculated by (DRAM Data width) x (DRAM BL) /
          64.   Programming Mode: Static'
      - :name: ECC_REGION_MAP_OTHER
        :pos: 29
        :width: 1
        :type: rw
        :default: 0
        :doc: 'When ECCCFG0.ecc_region_map_granu&gt;0, there is a region which is
          not controlled by ecc_region_map. This register defines the region to be
          protected or non-protected for Inline ECC.    This register is valid only
          when ECCCFG0.ecc_region_map_granu&gt;0 &amp;&amp; ECCCFG0.ecc_mode=4.  Programming
          Mode: Static'
      - :name: ECC_REGION_MAP_GRANU
        :pos: 30
        :width: 2
        :type: rw
        :default: 0
        :doc: 'Indicates granularity of selectable protected region. Define one region
          size for ECCCFG0.ecc_region_map. Programming Mode: Static'
    - :name: ECCCFG1
      :addr: 29
      :doc: ECC Configuration Register 1
      :fields:
      - :name: DATA_POISON_EN
        :pos: 0
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Enables ECC data poisoning - introduces ECC errors on writes to address
          specified by the ECCPOISONADDR0/1 registers. This field must be set to 0
          if ECC is disabled (ECCCFG0.ecc_mode = 0). Programming Mode: Quasi-dynamic
          Group 3'
      - :name: DATA_POISON_BIT
        :pos: 1
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Selects whether to poison 1 or 2 bits.   Valid only when MEMC_ECC_SUPPORT==1
          (SECDED ECC mode) Programming Mode: Quasi-dynamic Group 3'
      - :name: ECC_REGION_PARITY_LOCK
        :pos: 4
        :width: 1
        :type: rw
        :default: 1
        :doc: 'Locks the parity section of the ECC region (hole) which is the highest
          system address part of the memory that stores ECC parity for protected region.
          Programming Mode: Quasi-dynamic Group 3'
      - :name: ECC_REGION_WASTE_LOCK
        :pos: 5
        :width: 1
        :type: rw
        :default: 1
        :doc: 'Locks the remaining waste parts of the ECC region (hole) that are not
          locked by ecc_region_parity_lock. Programming Mode: Quasi-dynamic Group
          3'
      - :name: BLK_CHANNEL_ACTIVE_TERM
        :pos: 7
        :width: 1
        :type: rw
        :default: 1
        :doc: 'If enabled, block channel is terminated when full block write or full
          block read is performed (all address within block are written or read).   This
          is debug register, and this must be set to 1 for normal operation. Programming
          Mode: Static'
      - :name: ACTIVE_BLK_CHANNEL
        :pos: 8
        :width: 5
        :type: rw
        :default: 3
        :doc: 'Indicated the number of active block channels. Total number of ECC
          block channels are defined by MEMC_NO_OF_BLK_CHANNEL hardware parameter.
          This register can limit the number of available channels. For example, if
          set to 0, only one channel is active and therefore block interleaving is
          disabled. The valid range is from 0 to MEMC_NO_OF_BLK_CHANNEL-1.  Programming
          Mode: Quasi-dynamic Group 3'
    - :name: ECCSTAT
      :addr: 30
      :doc: SECDED ECC Status Register (Valid only in MEMC_ECC_SUPPORT==1 (SECDED
        ECC mode))
      :fields:
      - :name: ECC_CORRECTED_BIT_NUM
        :pos: 0
        :width: 7
        :type: ro
        :default: 0
        :doc: 'Indicates the bit number corrected by single-bit ECC error. For encoding
          of this field, see ECC section in the Architecture chapter. If more than
          one data lane has an error, the lower data lane is selected. This register
          is 7 bits wide in order to handle 72 bits of the data present in a single
          lane. Programming Mode: Static'
      - :name: ECC_CORRECTED_ERR
        :pos: 8
        :width: 1
        :type: ro
        :default: 0
        :doc: 'Single-bit error indicator. In sideband ECC mode, 1 bit per ECC lane.
          When the controller is operating in 1:1 frequency ratio mode, there are
          only two lanes, so only the lower two bits are used. In inline ECC mode,
          the register is always 1 bit to indicate correctable error on any lane.
          Programming Mode: Static'
      - :name: ECC_UNCORRECTED_ERR
        :pos: 16
        :width: 1
        :type: ro
        :default: 0
        :doc: 'Double-bit error indicator. In sideband ECC mode, 1 bit per ECC lane.
          When the controller is operating in 1:1 frequency ratio mode, there are
          only two lanes, so only the lower two bits are used. In inline ECC mode,
          the register is always 1 bit to indicate uncorrectable error on any lane.
          Programming Mode: Static'
    - :name: ECCCTL
      :addr: 31
      :doc: ECC Clear Register
      :fields:
      - :name: ECC_CORRECTED_ERR_CLR
        :pos: 0
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Setting this register bit to 1 clears the currently stored corrected
          ECC error. uMCTL2 automatically clears this bit. The following registers
          are cleared:  - ECCSTAT.ecc_corrected_err  - ADVECCSTAT.advecc_corrected_err  -
          ADVECCSTAT.advecc_num_err_symbol  - ADVECCSTAT.advecc_err_symbol_pos  -
          ADVECCSTAT.advecc_err_symbol_bits  - ECCCSYN0  - ECCCSYN1  - ECCCSYN2  -
          ECCBITMASK0  - ECCBITMASK1  - ECCBITMASK2 Programming Mode: Dynamic'
      - :name: ECC_UNCORRECTED_ERR_CLR
        :pos: 1
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Setting this register bit to 1 clears the currently stored uncorrected
          ECC error. uMCTL2 automatically clears this bit. The following registers
          are cleared:  - ECCSTAT.ecc_uncorrected_err  - ADVECCSTAT.advecc_uncorrected_err  -
          ECCUSYN0  - ECCUSYN1  - ECCUSYN2 Programming Mode: Dynamic'
      - :name: ECC_CORR_ERR_CNT_CLR
        :pos: 2
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Clears the currently stored corrected ECC error count. The uMCTL2 automatically
          clears this bit. Programming Mode: Dynamic'
      - :name: ECC_UNCORR_ERR_CNT_CLR
        :pos: 3
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Clears currently stored uncorrected ECC error count. The uMCTL2 automatically
          clears this bit. Programming Mode: Dynamic'
      - :name: ECC_AP_ERR_INTR_CLR
        :pos: 4
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Interrupt clear bit for ecc_ap_err. The uMCTL2 automatically clears
          this bit. Programming Mode: Dynamic'
      - :name: ECC_CORRECTED_ERR_INTR_EN
        :pos: 8
        :width: 1
        :type: rw
        :default: 1
        :doc: 'Interrupt enable bit for ecc_corrected_err_intr. Programming Mode:
          Dynamic'
      - :name: ECC_UNCORRECTED_ERR_INTR_EN
        :pos: 9
        :width: 1
        :type: rw
        :default: 1
        :doc: 'Interrupt enable bit for ecc_uncorrected_err_intr. Programming Mode:
          Dynamic'
      - :name: ECC_AP_ERR_INTR_EN
        :pos: 10
        :width: 1
        :type: rw
        :default: 1
        :doc: 'Interrupt enable bit for ecc_ap_err_intr. Programming Mode: Dynamic'
      - :name: ECC_CORRECTED_ERR_INTR_FORCE
        :pos: 16
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Interrupt force bit for ecc_corrected_err_intr. There is no interaction
          between functionally triggering an interrupt and forcing an interrupt (they
          are mutually exclusive). Programming Mode: Dynamic'
      - :name: ECC_UNCORRECTED_ERR_INTR_FORCE
        :pos: 17
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Interrupt force bit for ecc_uncorrected_err_intr. There is no interaction
          between functionally triggering an interrupt and forcing an interrupt (they
          are mutually exclusive). Programming Mode: Dynamic'
      - :name: ECC_AP_ERR_INTR_FORCE
        :pos: 18
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Interrupt force bit for ecc_ap_err_intr. There is no interaction between
          functionally triggering an interrupt and forcing an interrupt (they are
          mutually exclusive). Programming Mode: Dynamic'
    - :name: ECCERRCNT
      :addr: 32
      :doc: ECC Error Counter Register
      :fields:
      - :name: ECC_CORR_ERR_CNT
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: 'Indicates the number of correctable ECC errors detected. Note that
          the saturation behavior of this register is different, depending on the
          type of ECC. For advanced ECC or Inline ECC, it saturates at 0xFFFF, while
          for Side-band ECC with SECDED ECC, it saturates at 0xFFFC or above. Programming
          Mode: Dynamic'
      - :name: ECC_UNCORR_ERR_CNT
        :pos: 16
        :width: 16
        :type: ro
        :default: 0
        :doc: 'Indicates the number of uncorrectable ECC errors detected. Note that
          the saturation behavior of this register is different, depending on the
          type of ECC. For advanced ECC or Inline ECC, it saturates at 0xFFFF, while
          for Side-band ECC with SECDED ECC, it saturates at 0xFFFC or above. Programming
          Mode: Dynamic'
    - :name: ECCCADDR0
      :addr: 33
      :doc: ECC Corrected Error Address Register 0
      :fields:
      - :name: ECC_CORR_ROW
        :pos: 0
        :width: 18
        :type: ro
        :default: 0
        :doc: 'Indicates the page/row number of a read resulting in a corrected ECC
          error. This is 18-bits wide in configurations with DDR4 support and 16-bits
          in all other configurations. Programming Mode: Dynamic'
      - :name: ECC_CORR_RANK
        :pos: 24
        :width: 1
        :type: ro
        :default: 0
        :doc: 'Indicates the rank number of a read resulting in a corrected ECC error.
          Programming Mode: Dynamic'
    - :name: ECCCADDR1
      :addr: 34
      :doc: ECC Corrected Error Address Register 1
      :fields:
      - :name: ECC_CORR_COL
        :pos: 0
        :width: 12
        :type: ro
        :default: 0
        :doc: 'Indicates the block number of a read resulting in a corrected ECC error
          (lowest bit not assigned here). Programming Mode: Dynamic'
      - :name: ECC_CORR_BANK
        :pos: 16
        :width: 3
        :type: ro
        :default: 0
        :doc: 'Indicates the bank number of a read resulting in a corrected ECC error.
          Programming Mode: Dynamic'
      - :name: ECC_CORR_BG
        :pos: 24
        :width: 2
        :type: ro
        :default: 0
        :doc: 'Indicates the bank group number of a read resulting in a corrected
          ECC error. Programming Mode: Dynamic'
    - :name: ECCCSYN0
      :addr: 35
      :doc: ECC Corrected Syndrome Register 0
      :fields:
      - :name: ECC_CORR_SYNDROMES_31_0
        :pos: 0
        :width: 32
        :type: ro
        :default: 0
        :doc: 'Indicates the data pattern that resulted in a corrected error. For
          16-bit ECC, only bits [15:0] are used. This field can be masked by setting
          the dis_regs_ecc_syndrome input to value 1. Programming Mode: Dynamic'
    - :name: ECCCSYN1
      :addr: 36
      :doc: ECC Corrected Syndrome Register 1
      :fields:
      - :name: ECC_CORR_SYNDROMES_63_32
        :pos: 0
        :width: 32
        :type: ro
        :default: 0
        :doc: 'Indicates the data pattern that resulted in a corrected error. For
          32-bit ECC and 16-bit ECC, this register is not used. This field can be
          masked by setting the dis_regs_ecc_syndrome input to value 1. Programming
          Mode: Dynamic'
    - :name: ECCCSYN2
      :addr: 37
      :doc: ECC Corrected Syndrome Register 2
      :fields:
      - :name: ECC_CORR_SYNDROMES_71_64
        :pos: 0
        :width: 8
        :type: ro
        :default: 0
        :doc: 'Indicates the data pattern that resulted in a corrected error one for
          each ECC lane, all concatenated together. This register refers to the ECC
          byte, which is bits [71:64] for 64-bit ECC, [39:32] for 32-bit ECC, or [23:16]
          for 16-bit ECC. This field can be masked by setting the dis_regs_ecc_syndrome
          input to value 1. Programming Mode: Dynamic'
    - :name: ECCBITMASK0
      :addr: 38
      :doc: ECC Corrected Data Bit Mask Register 0
      :fields:
      - :name: ECC_CORR_BIT_MASK_31_0
        :pos: 0
        :width: 32
        :type: ro
        :default: 0
        :doc: 'Indicates the mask for the corrected data portion.  - 1 on any bit
          indicates that the bit has been corrected by the ECC logic  - 0 on any bit
          indicates that the bit has not been corrected by the ECC logic This register
          accumulates data over multiple ECC errors, to give an overall indication
          of which bits are being fixed. It is cleared by writing a 1 to ECCCTL.ecc_corrected_err_clr.
          For 16-bit ECC, only bits [15:0] are used. Programming Mode: Dynamic'
    - :name: ECCBITMASK1
      :addr: 39
      :doc: ECC Corrected Data Bit Mask Register 1
      :fields:
      - :name: ECC_CORR_BIT_MASK_63_32
        :pos: 0
        :width: 32
        :type: ro
        :default: 0
        :doc: 'Indicates the mask for the corrected data portion.  - 1 on any bit
          indicates that the bit has been corrected by the ECC logic  - 0 on any bit
          indicates that the bit has not been corrected by the ECC logic This register
          accumulates data over multiple ECC errors, to give an overall indication
          of which bits are being fixed. It is cleared by writing a 1 to ECCCTL.ecc_corrected_err_clr.
          For 32-bit ECC and 16-bit ECC, this register is not used. Programming Mode:
          Dynamic'
    - :name: ECCBITMASK2
      :addr: 40
      :doc: ECC Corrected Data Bit Mask Register 2
      :fields:
      - :name: ECC_CORR_BIT_MASK_71_64
        :pos: 0
        :width: 8
        :type: ro
        :default: 0
        :doc: 'Indicates the mask for the corrected data portion.  - 1 on any bit
          indicates that the bit has been corrected by the ECC logic  - 0 on any bit
          indicates that the bit has not been corrected by the ECC logic This register
          accumulates data over multiple ECC errors, to give an overall indication
          of which bits are being fixed. It is cleared by writing a 1 to ECCCTL.ecc_corrected_err_clr.
          This register refers to the ECC byte, which is bits [71:64] for 64-bit ECC,
          [39:32] for 32-bit ECC, or [23:16] for 16-bit ECC. Programming Mode: Dynamic'
    - :name: ECCUADDR0
      :addr: 41
      :doc: ECC Uncorrected Error Address Register 0
      :fields:
      - :name: ECC_UNCORR_ROW
        :pos: 0
        :width: 18
        :type: ro
        :default: 0
        :doc: 'Indicates the page/row number of a read resulting in an uncorrected
          ECC error. This is 18-bits wide in configurations with DDR4 support and
          16-bits in all other configurations. Programming Mode: Dynamic'
      - :name: ECC_UNCORR_RANK
        :pos: 24
        :width: 1
        :type: ro
        :default: 0
        :doc: 'Indicates the rank number of a read resulting in an uncorrected ECC
          error. Programming Mode: Dynamic'
    - :name: ECCUADDR1
      :addr: 42
      :doc: ECC Uncorrected Error Address Register 1
      :fields:
      - :name: ECC_UNCORR_COL
        :pos: 0
        :width: 12
        :type: ro
        :default: 0
        :doc: 'Indicates the block number of a read resulting in an uncorrected ECC
          error (lowest bit not assigned here). Programming Mode: Dynamic'
      - :name: ECC_UNCORR_BANK
        :pos: 16
        :width: 3
        :type: ro
        :default: 0
        :doc: 'Indicates the bank number of a read resulting in an uncorrected ECC
          error. Programming Mode: Dynamic'
      - :name: ECC_UNCORR_BG
        :pos: 24
        :width: 2
        :type: ro
        :default: 0
        :doc: 'Indicates the bank group number of a read resulting in an uncorrected
          ECC error. Programming Mode: Dynamic'
    - :name: ECCUSYN0
      :addr: 43
      :doc: ECC Uncorrected Syndrome Register 0
      :fields:
      - :name: ECC_UNCORR_SYNDROMES_31_0
        :pos: 0
        :width: 32
        :type: ro
        :default: 0
        :doc: 'Indicates the data pattern that resulted in an uncorrected error, one
          for each ECC lane, all concatenated together. For 16-bit ECC, only bits
          [15:0] are used. This field can be masked by setting the dis_regs_ecc_syndrome
          input to value 1. Programming Mode: Dynamic'
    - :name: ECCUSYN1
      :addr: 44
      :doc: ECC Uncorrected Syndrome Register 1
      :fields:
      - :name: ECC_UNCORR_SYNDROMES_63_32
        :pos: 0
        :width: 32
        :type: ro
        :default: 0
        :doc: 'Indicates the data pattern that resulted in an uncorrected error, one
          for each ECC lane, all concatenated together. For 32-bit ECC and 16-bit
          ECC, this register is not used. This field can be masked by setting the
          dis_regs_ecc_syndrome input to value 1. Programming Mode: Dynamic'
    - :name: ECCUSYN2
      :addr: 45
      :doc: ECC Uncorrected Syndrome Register 2
      :fields:
      - :name: ECC_UNCORR_SYNDROMES_71_64
        :pos: 0
        :width: 8
        :type: ro
        :default: 0
        :doc: 'Indicates the data pattern that resulted in an uncorrected error one
          for each ECC lane, all concatenated together. This register refers to the
          ECC byte, which is bits [71:64] for 64-bit ECC, [39:32] for 32-bit ECC,
          or [23:16] for 16-bit ECC. This field can be masked by setting the dis_regs_ecc_syndrome
          input to value 1. Programming Mode: Dynamic'
    - :name: ECCPOISONADDR0
      :addr: 46
      :doc: ECC Data Poisoning Address Register 0. If a HIF write data beat matches
        the address specified in this register, an ECC error is introduced on that
        transaction (write/RMW), if ECCCFG1.data_poison_en=1.
      :fields:
      - :name: ECC_POISON_COL
        :pos: 0
        :width: 12
        :type: rw
        :default: 0
        :doc: 'Indicates the column address for ECC poisoning. Note that this column
          address must be burst aligned: - In full bus width mode, ecc_poison_col[2:0]
          must be set to 0 - In half bus width mode, ecc_poison_col[3:0] must be set
          to 0 - In quarter bus width mode, ecc_poison_col[4:0] must be set to 0 Programming
          Mode: Static'
      - :name: ECC_POISON_RANK
        :pos: 24
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Indicates the rank address for ECC poisoning. Programming Mode: Static'
    - :name: ECCPOISONADDR1
      :addr: 47
      :doc: ECC Data Poisoning Address Register 1. If a HIF write data beat matches
        the address specified in this register, an ECC error is introduced on that
        transaction (write/RMW), if ECCCFG1.data_poison_en=1.
      :fields:
      - :name: ECC_POISON_ROW
        :pos: 0
        :width: 18
        :type: rw
        :default: 0
        :doc: 'Row address for ECC poisoning. This is 18-bits wide in configurations
          with DDR4 support and 16-bits in all other configurations. Programming Mode:
          Static'
      - :name: ECC_POISON_BANK
        :pos: 24
        :width: 3
        :type: rw
        :default: 0
        :doc: 'Bank address for ECC poisoning. Programming Mode: Static'
      - :name: ECC_POISON_BG
        :pos: 28
        :width: 2
        :type: rw
        :default: 0
        :doc: 'Bank Group address for ECC poisoning. Programming Mode: Static'
    - :name: CRCPARCTL0
      :addr: 48
      :doc: 'CRC Parity Control Register 0. Note: Do not perform any APB access to
        CRCPARCTL0 within 32 pclk cycles of previous access to CRCPARCTL0, as this
        might lead to data loss.'
      :fields:
      - :name: DFI_ALERT_ERR_INT_EN
        :pos: 0
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Interrupt enable bit for DFI alert error. Programming Mode: Dynamic'
      - :name: DFI_ALERT_ERR_INT_CLR
        :pos: 1
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Interrupt clear bit for DFI alert error. uMCTL2 automatically clears
          this bit. Programming Mode: Dynamic'
      - :name: DFI_ALERT_ERR_CNT_CLR
        :pos: 2
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Indicates the clear bit for DFI alert error counter. uMCTL2 automatically
          clears this bit. Programming Mode: Dynamic'
    - :name: CRCPARCTL1
      :addr: 49
      :doc: CRC Parity Control Register 1
      :fields:
      - :name: PARITY_ENABLE
        :pos: 0
        :width: 1
        :type: rw
        :default: 0
        :doc: 'C/A Parity enable register.    If RCD''s parity error detection or
          SDRAM''s parity detection is enabled, this register must be 1. Programming
          Mode: Static'
      - :name: CRC_ENABLE
        :pos: 4
        :width: 1
        :type: rw
        :default: 0
        :doc: 'CRC enable Register.    The setting of this register must match the
          CRC mode register setting in the DRAM. Programming Mode: Quasi-dynamic Group
          2'
      - :name: CRC_INC_DM
        :pos: 7
        :width: 1
        :type: rw
        :default: 0
        :doc: 'CRC calculation setting register.    Present only in designs configured
          to support DDR4. Programming Mode: Static'
      - :name: CAPARITY_DISABLE_BEFORE_SR
        :pos: 12
        :width: 1
        :type: rw
        :default: 1
        :doc: 'If DDR4-SDRAM''s CA parity is enabled by INIT6.mr5[2:0]!=0 and this
          register is set to 1, CA parity is automatically disabled before self-refresh
          entry, and enabled after self-refresh exit by issuing MR5.    If Geardown
          is used by MSTR.geardown_mode=1, this register must be set to 1. If this
          register set to 0, DRAMTMG5.t_ckesr and DRAMTMG5.t_cksre must be increased
          by PL(Parity latency). Programming Mode: Static'
    - :name: CRCPARSTAT
      :addr: 51
      :doc: CRC Parity Status Register
      :fields:
      - :name: DFI_ALERT_ERR_CNT
        :pos: 0
        :width: 16
        :type: ro
        :default: 0
        :doc: 'DFI alert error count. If a parity/CRC error is detected on dfi_alert_n,
          this counter be incremented. This is independent of the setting of CRCPARCTL0.dfi_alert_err_int_en.
          It saturates at 0xFFFF, and can be cleared by asserting CRCPARCTL0.dfi_alert_err_cnt_clr.
          Programming Mode: Static'
      - :name: DFI_ALERT_ERR_INT
        :pos: 16
        :width: 1
        :type: ro
        :default: 0
        :doc: 'DFI alert error interrupt. Programming Mode: Static'
    - :name: INIT0
      :addr: 52
      :doc: SDRAM Initialization Register 0
      :fields:
      - :name: PRE_CKE_X1024
        :pos: 0
        :width: 12
        :type: rw
        :default: 78
        :doc: 'Indicates the number of cycles to wait after reset before driving CKE
          high to start the SDRAM initialization sequence. DDR2 specifications typically
          require this to be programmed for a delay of &gt;= 200 us. LPDDR2/LPDDR3:
          tINIT1 of 100 ns (min)  LPDDR4: tINIT3 of 2 ms (min)  When the controller
          is operating in 1:2 frequency ratio mode, program this to JEDEC spec value
          divided by 2, and round it up to the next integer value. For DDR3/DDR4 RDIMMs,
          this must include the time needed to satisfy tSTAB. Unit: Multiples of 1024
          DFI clock cycles. For more information on how to program this register field,
          see "Note 1" in the "Notes on Timing Registers" section. Programming Mode:
          Static'
      - :name: POST_CKE_X1024
        :pos: 16
        :width: 10
        :type: rw
        :default: 2
        :doc: 'Indicates the number of cycles to wait after driving CKE high to start
          the SDRAM initialization sequence. DDR2 typically requires a 400 ns delay,
          requiring this value to be programmed to 2 at all clock speeds. LPDDR2/LPDDR3
          typically requires this to be programmed for a delay of 200 us. LPDDR4 typically
          requires this to be programmed for a delay of 2 us. When the controller
          is operating in 1:2 frequency ratio mode, program this to JEDEC spec value
          divided by 2, and round it up to the next integer value. Unit: Multiples
          of 1024 DFI clock cycles. For more information on how to program this register
          field, see "Note 1" in the "Notes on Timing Registers" section. Programming
          Mode: Static'
      - :name: SKIP_DRAM_INIT
        :pos: 30
        :width: 2
        :type: rw
        :default: 0
        :doc: 'If lower bit is enabled the SDRAM initialization routine is skipped.
          The upper bit decides what state the controller starts up in when reset
          is removed. Value "10" is reserved. Programming Mode: Quasi-dynamic Group
          2'
    - :name: INIT1
      :addr: 53
      :doc: SDRAM Initialization Register 1
      :fields:
      - :name: PRE_OCD_X32
        :pos: 0
        :width: 4
        :type: rw
        :default: 0
        :doc: 'Indicates the wait period before driving the OCD complete command to
          SDRAM. There is no known specific requirement for this; it may be set to
          zero. Unit: Multiples of 32 DFI clock cycles. For more information on how
          to program this register field, see "Note 1" in the "Notes on Timing Registers"
          section. Programming Mode: Static'
      - :name: DRAM_RSTN_X1024
        :pos: 16
        :width: 9
        :type: rw
        :default: 0
        :doc: 'Indicates the number of cycles to assert SDRAM reset signal during
          init sequence. This is only present for designs supporting DDR3, DDR4 or
          LPDDR4 devices. For use with a Synopsys DDR PHY, this must be set to a minimum
          of 1. When the controller is operating in 1:2 frequency ratio mode, program
          this to JEDEC spec value divided by 2, and round it up to the next integer
          value. Unit: Multiples of 1024 DFI clock cycles. For more information on
          how to program this register field, see "Note 1" in the "Notes on Timing
          Registers" section. Programming Mode: Static'
    - :name: INIT3
      :addr: 55
      :doc: SDRAM Initialization Register 3
      :fields:
      - :name: EMR
        :pos: 0
        :width: 16
        :type: rw
        :default: 1296
        :doc: 'DDR2: Indicates the value to write to EMR register. Bits 9:7 are for
          OCD and the setting in this register is ignored. The uMCTL2 sets those bits
          appropriately. DDR3/DDR4: Value to write to MR1 register Set bit 7 to 0.
          mDDR: Value to write to EMR register. LPDDR2/LPDDR3/LPDDR4 - Value to write
          to MR2 register. Programming Mode: Quasi-dynamic Group 4'
      - :name: MR
        :pos: 16
        :width: 16
        :type: rw
        :default: 0
        :doc: 'DDR2:Indicates the value to write to MR register. Bit 8 is for DLL
          and the setting here is ignored. The uMCTL2 sets this bit appropriately.
          DDR3/DDR4: Value loaded into MR0 register. mDDR: Value to write to MR register.
          LPDDR2/LPDDR3/LPDDR4 - Value to write to MR1 register Programming Mode:
          Quasi-dynamic Group 1, Group 4'
    - :name: INIT4
      :addr: 56
      :doc: SDRAM Initialization Register 4
      :fields:
      - :name: EMR3
        :pos: 0
        :width: 16
        :type: rw
        :default: 0
        :doc: 'DDR2: Indicates the value to write to EMR3 register. DDR3/DDR4: Value
          to write to MR3 register. mDDR/LPDDR2/LPDDR3: Unused. LPDDR4: Value to write
          to MR13 register. Programming Mode: Quasi-dynamic Group 2, Group 4'
      - :name: EMR2
        :pos: 16
        :width: 16
        :type: rw
        :default: 0
        :doc: 'DDR2: Indicates the value to write to EMR2 register. DDR3/DDR4: Value
          to write to MR2 register. LPDDR2/LPDDR3/LPDDR4: Value to write to MR3 register.
          mDDR: Unused. Programming Mode: Quasi-dynamic Group 4'
    - :name: INIT5
      :addr: 57
      :doc: SDRAM Initialization Register 5
      :fields:
      - :name: DEV_ZQINIT_X32
        :pos: 16
        :width: 8
        :type: rw
        :default: 16
        :doc: 'ZQ initial calibration, tZQINIT. Present only in designs configured
          to support DDR3 or DDR4 or LPDDR2/LPDDR3. DDR3 typically requires 512 SDRAM
          clock cycles. DDR4 requires 1024 SDRAM clock cycles. LPDDR2/LPDDR3 requires
          1 us. When the controller is operating in 1:2 frequency ratio mode, program
          this to JEDEC spec value divided by 2, and round it up to the next integer
          value. Unit: Multiples of 32 DFI clock cycles. For more information on how
          to program this register field, see "Note 1" in the "Notes on Timing Registers"
          section. Programming Mode: Static'
    - :name: INIT6
      :addr: 58
      :doc: SDRAM Initialization Register 6
      :fields:
      - :name: MR5
        :pos: 0
        :width: 16
        :type: rw
        :default: 0
        :doc: 'DDR4 - Indicates the value to be loaded into SDRAM MR5 registers. LPDDR4-
          Value to be loaded into SDRAM MR12 registers. Programming Mode: Quasi-dynamic
          Group 1, Group 4'
      - :name: MR4
        :pos: 16
        :width: 16
        :type: rw
        :default: 0
        :doc: 'DDR4 - Indicates the value to be loaded into SDRAM MR4 registers. LPDDR4-
          Value to be loaded into SDRAM MR11 registers. Programming Mode: Quasi-dynamic
          Group 2, Group 4'
    - :name: INIT7
      :addr: 59
      :doc: SDRAM Initialization Register 7
      :fields:
      - :name: MR6
        :pos: 0
        :width: 16
        :type: rw
        :default: 0
        :doc: 'DDR4 - Indicates the value to be loaded into SDRAM MR6 registers. LPDDR4-
          Value to be loaded into SDRAM MR14 registers. Programming Mode: Quasi-dynamic
          Group 4'
    - :name: DIMMCTL
      :addr: 60
      :doc: DIMM Control Register
      :fields:
      - :name: DIMM_STAGGER_CS_EN
        :pos: 0
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Staggering enable for multi-rank accesses (for multi-rank UDIMM, RDIMM
          and LRDIMM implementations only). This is not supported for mDDR, LPDDR2,
          LPDDR3 or LPDDR4 SDRAMs. Note: Even if this bit is set it does not take
          care of software driven MR commands (through MRCTRL0/MRCTRL1), where software
          is responsible to send them to seperate ranks as appropriate. Programming
          Mode: Static'
      - :name: DIMM_ADDR_MIRR_EN
        :pos: 1
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Enables address mirroring (for multi-rank UDIMM implementations and
          multi-rank DDR4 RDIMM/LRDIMM implementations). Some UDIMMs and DDR4 RDIMMs/LRDIMMs
          implement address mirroring for odd ranks, which means that the following
          address, bank address and bank group bits are swapped: (A3, A4), (A5, A6),
          (A7, A8), (BA0, BA1) and also (A11, A13), (BG0, BG1) for the DDR4. Setting
          this bit ensures that, for mode register accesses during the automatic initialization
          routine, these bits are swapped within the uMCTL2 to compensate for this
          UDIMM/RDIMM/LRDIMM swapping. In addition to the automatic initialization
          routine, in case of DDR4 UDIMM/RDIMM/LRDIMM, they are swapped during the
          automatic MRS access to enable/disable of a particular DDR4 feature. Note:
          This has no effect on the address of any other memory accesses, or of software-driven
          mode register accesses. This is not supported for mDDR, LPDDR2, LPDDR3 or
          LPDDR4 SDRAMs. Note: In case of x16 DDR4 DIMMs, BG1 output of MRS for the
          odd ranks is same as BG0 because BG1 is invalid, hence dimm_dis_bg_mirroring
          register must be set to 1. Programming Mode: Static'
      - :name: DIMM_OUTPUT_INV_EN
        :pos: 2
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Enables output inversion (for DDR4 RDIMM/LRDIMM implementations only).
          DDR4 RDIMM/LRDIMM implements the Output Inversion feature by default, which
          means that the following address, bank address, and bank group bits of B-side
          DRAMs are inverted: A3-A9, A11, A13, A17, BA0-BA1, BG0-BG1. Setting this
          bit ensures that, for mode register accesses generated by the uMCTL2 during
          the automatic initialization routine and enabling of a particular DDR4 feature,
          separate A-side and B-side mode register accesses are generated. For B-side
          mode register accesses, these bits are inverted within the uMCTL2 to compensate
          for this RDIMM/LRDIMM inversion. It is recommended to set this bit always,
          if using DDR4 RDIMMs/LRDIMMs. Note: This has no effect on the address of
          any other memory accesses, or of software-driven mode register accesses.
          Programming Mode: Static'
      - :name: MRS_A17_EN
        :pos: 3
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Enable this field for A17 bit of MRS command. A17 bit of the mode register
          address is specified as RFU (Reserved for Future Use) and must be programmed
          to 0 during MRS. In case where DRAMs that do not have A17 are attached as
          DDR4 RDIMM/LRDIMM, and the output inversion is enabled, this must be set
          to 0, so that the calculation of CA parity does not include A17 bit. To
          keep consistency with the RCD, DA[3] in F0RC08 of the RCD also needs to
          be set to 1 (that is, Disabled). Note: This has no effect on the address
          of any other memory accesses, or of software-driven mode register accesses.
          Programming Mode: Static'
      - :name: MRS_BG1_EN
        :pos: 4
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Enable this field for BG1 bit of MRS command. BG1 bit of the mode register
          address is specified as RFU (Reserved for Future Use) and must be programmed
          to 0 during MRS. In case where DRAMs that do not have BG1 are attached,
          and both the CA parity and the output inversion are enabled, this must be
          set to 0, so that the calculation of CA parity does not include BG1 bit.
          Note: This has no effect on the address of any other memory accesses, or
          of software-driven mode register accesses. If address mirroring is enabled,
          this is applied to BG1 of even ranks and BG0 of odd ranks. Programming Mode:
          Static'
      - :name: DIMM_DIS_BG_MIRRORING
        :pos: 5
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Disables address mirroring for BG bits. When this is set to 1, BG0
          and BG1 are NOT swapped even if Address Mirroring is enabled. This is required
          for DDR4 DIMMs with x16 devices. Programming Mode: Static'
      - :name: LRDIMM_BCOM_CMD_PROT
        :pos: 6
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Protects the timing restrictions (tBCW/tMRC) between consecutive BCOM
          commands defined in the Data Buffer specification. When using DDR4 LRDIMM,
          this bit must be set to 1. Otherwise, this bit must be set to 0. Programming
          Mode: Static'
      - :name: RCD_WEAK_DRIVE
        :pos: 12
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Indicates the weak drive mode to be set to the RCD. This field is used
          only when the uMCTL2 disables CAL mode. When weak drive mode in the RCD
          is enabled during initialization, this field must be set to 1. When RCD
          is not used, this field must be set to 0. Programming Mode: Static'
      - :name: RCD_A_OUTPUT_DISABLED
        :pos: 13
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Disables RCD outputs to A-side DRAMs. This field is used only when
          the uMCTL2 disables CAL mode. This value is written to F0RC0 DA[2] before
          and after disabling CAL mode. It is recommended to set it to 0 except for
          debug. Programming Mode: Static'
      - :name: RCD_B_OUTPUT_DISABLED
        :pos: 14
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Disables RCD outputs to B-side DRAMs. This field is used only when
          the uMCTL2 disables CAL mode. This value is written to F0RC0 DA[3] before
          and after disabling CAL mode. It is recommended to set it to ~DIMMCTL.dimm_output_inv_en
          except for debug. Programming Mode: Static'
    - :name: RANKCTL
      :addr: 61
      :doc: Rank Control Register
      :fields:
      - :name: MAX_RANK_RD
        :pos: 0
        :width: 4
        :type: rw
        :default: 15
        :doc: 'Only present for multi-rank configurations. Background: Reads to the
          same rank can be performed back-to-back. Reads to different ranks require
          additional gap dictated by the register RANKCTL.diff_rank_rd_gap. This is
          to avoid possible data bus contention as well as to give PHY enough time
          to switch the delay when changing ranks. The uMCTL2 arbitrates for bus access
          on a cycle-by-cycle basis; therefore after a read is scheduled, there are
          few clock cycles (determined by the value on RANKCTL.diff_rank_rd_gap register)
          in which only reads from the same rank are eligible to be scheduled. This
          prevents reads from other ranks from having fair access to the data bus.
          This parameter represents the maximum number of reads that can be scheduled
          consecutively to the same rank. After this number is reached, a delay equal
          to RANKCTL.diff_rank_rd_gap is inserted by the scheduler to allow all ranks
          a fair opportunity to be scheduled. Higher numbers increase bandwidth utilization,
          lower numbers increase fairness. This feature can be DISABLED by setting
          this register to 0. When set to 0, the controller stays on the same rank
          as long as commands are available for it. Minimum programmable value is
          0 (feature disabled) and maximum programmable value is 0xF. For uPCTL2,
          this register field must be set to 0 (feature disabled) FOR PERFORMANCE
          ONLY. Programming Mode: Static'
      - :name: DIFF_RANK_RD_GAP
        :pos: 4
        :width: 4
        :type: rw
        :default: 6
        :doc: 'Only present for multi-rank configurations. Indicates the number of
          clocks of gap in data responses when performing consecutive reads to different
          ranks. This is used to switch the delays in the PHY to match the rank requirements.
          This value must consider both PHY requirement and ODT requirement.  - PHY
          requirement:tphy_rdcsgap (For more information on value of tphy_rdcsgap,
          see PHY databook) If read preamble is set to 2tCK(DDR4 only), must be increased
          by 1. If read postamble is set to 1.5tCK(LPDDR4 only), must be increased
          by 1.  - ODT requirement: The value programmed in this register takes care
          of the ODT switch off timing requirement when switching ranks during reads:
          diff_rank_rd_gap must be a minimum of ODTCFG.rd_odt_hold - BL/2 when the
          controller is operating in 1:1 mode, program this to the larger of PHY requirement
          or ODT requirement. When the controller is operating in 1:2 mode, program
          this to the larger value divided by two and round it up to the next integer.
          After PHY has completed training the value programmed may need to be increased.
          For more information, see relevant PHY documentation. Note that, if using
          DDR4-LRDIMM, refer to TRDRD timing requirements in JEDEC DDR4 Data Buffer
          (DDR4DB01) Specification.If a value greater than 0xF is needed, the RANKCTL.diff_rank_rd_gap_msb
          field must be used as extension. For DFI 1:2 mode, a maximum value of {diff_rank_rd_gap_msb,diff_rank_rd_gap}
          &lt; ''h11 is supported. For DFI 1:1 mode a maximum value of {diff_rank_rd_gap_msb,diff_rank_rd_gap}
          &lt;= ''h1F is supported. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic
          Group 2'
      - :name: DIFF_RANK_WR_GAP
        :pos: 8
        :width: 4
        :type: rw
        :default: 6
        :doc: 'Only present for multi-rank configurations. Indicates the number of
          clocks of gap in data responses when performing consecutive writes to different
          ranks. This is used to switch the delays in the PHY to match the rank requirements.
          This value must consider both PHY requirement and ODT requirement.  - PHY
          requirement - tphy_wrcsgap (For more information on value of tphy_wrcsgap,
          see PHY databook) If CRC feature is enabled, must be increased by 1. If
          write preamble is set to 2tCK(DDR4 only), must be increased by 1. Write
          preamble is always set to 2tCK for LPDDR4, refer to PHY databook to see
          if this is already factored into tphy_wrcsgap value or if it needs to be
          increased by 1. If write postamble is set to 1.5tCK(LPDDR4 only), must be
          increased by 1.  - ODT requirement - The value programmed in this register
          takes care of the ODT switch off timing requirement when switching ranks
          during writes. For LPDDR4, with DQ ODT enabled, diff_rank_wr_gap must be
          a minimum of ODTLoff - ODTLon - BL/2 + 1 For other cases, diff_rank_wr_gap
          must be a minimum of ODTCFG.wr_odt_hold - BL/2 When the controller is operating
          in 1:1 mode, program this to the larger of PHY requirement or ODT requirement.
          If CRC is enabled, the value can be decreased by 2 because the programmed
          value is internally increased by 1 (it is always 2 in terms of DFI PHY clock
          cycle as CRC is supported only with 1:2 frequency ratio). When the controller
          is operating in 1:2 mode, program this to the larger value divided by two
          and round it up to the next integer. After PHY has completed training the
          value programmed may need to be increased. For more information, see relevant
          PHY documentation. Note that, if using DDR4-LRDIMM, refer to TWRWR timing
          requirements in JEDEC DDR4 Data Buffer (DDR4DB01) Specification. If a value
          greater than 0xF is needed, the RANKCTL.diff_rank_wr_gap_msb field must
          be used as extension. For DFI 1:2 mode, a maximum value of {diff_rank_wr_gap_msb,diff_rank_wr_gap}
          &lt; ''h11 is supported. For DFI 1:1 mode a maximum value of {diff_rank_wr_gap_msb,diff_rank_wr_gap}
          &lt;= ''h1F is supported. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic
          Group 2'
      - :name: MAX_RANK_WR
        :pos: 12
        :width: 4
        :type: rw
        :default: 0
        :doc: 'Only present for multi-rank configurations. Background: Writes to the
          same rank can be performed back-to-back. Writes to different ranks require
          additional gap dictated by the register RANKCTL.diff_rank_wr_gap. This is
          to avoid possible data bus contention as well as to give PHY enough time
          to switch the delay when changing ranks. The uMCTL2 arbitrates for bus access
          on a cycle-by-cycle basis; therefore after a write is scheduled, there are
          few clock cycles (determined by the value on RANKCTL.diff_rank_wr_gap register)
          in which only writes from the same rank are eligible to be scheduled. This
          prevents writes from other ranks from having fair access to the data bus.
          This parameter represents the maximum number of writes that can be scheduled
          consecutively to the same rank. After this number is reached, a delay equal
          to RANKCTL.diff_rank_wr_gap is inserted by the scheduler to allow all ranks
          a fair opportunity to be scheduled. Higher numbers increase bandwidth utilization,
          lower numbers increase fairness. This feature can be DISABLED by setting
          this register to 0. When set to 0, the controller stays on the same rank
          as long as commands are available for it. Minimum programmable value is
          0 (feature disabled) and maximum programmable value is 0xF. For uPCTL2,
          this register field must be set to 0 (feature disabled) FOR PERFORMANCE
          ONLY. Programming Mode: Static'
      - :name: DIFF_RANK_RD_GAP_MSB
        :pos: 24
        :width: 1
        :type: rw
        :default: 0
        :doc: 'This is only present for multi-rank configurations. Programming Mode:
          Quasi-dynamic Group 2'
      - :name: DIFF_RANK_WR_GAP_MSB
        :pos: 26
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Only present for multi-rank configurations. Programming Mode: Quasi-dynamic
          Group 2'
    - :name: DRAMTMG0
      :addr: 64
      :doc: SDRAM Timing Register 0
      :fields:
      - :name: T_RAS_MIN
        :pos: 0
        :width: 6
        :type: rw
        :default: 15
        :doc: 'tRAS(min) - Specifies the minimum time between activate and precharge
          to the same bank. When the controller is operating in 1:1 frequency ratio
          mode, t_ras_min must be set to RoundUp(tRASmin/tCK) When the controller
          is operating in 1:2 frequency ratio mode, 1T mode, t_ras_min must be set
          to RoundDown(RoundUp(tRASmin/tCK)/2) When the controller is operating in
          1:2 frequency ratio mode, 2T mode, geardown mode or LPDDR4 mode, t_ras min
          must be set to RoundUp(RoundUp(tRASmin/tCK)/2) Unit: DFI clock cycles. Programming
          Mode: Quasi-dynamic Group 2, Group 4'
      - :name: T_RAS_MAX
        :pos: 8
        :width: 7
        :type: rw
        :default: 27
        :doc: 'tRAS(max) - Specifies the maximum time between activate and precharge
          to same bank. This is the maximum time that a page can be kept open Minimum
          value of this register is 1. Zero is invalid. When the controller is operating
          in 1:1 frequency ratio mode, t_ras_max must be set to RoundDown(tRAS(max)/tCK/1024).
          When the controller is operating in 1:2 frequency ratio mode, t_ras_max
          must be set to RoundDown((RoundDown(tRAS(max)/tCK/1024)-1)/2). Unit: Multiples
          of 1024 DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group
          4'
      - :name: T_FAW
        :pos: 16
        :width: 6
        :type: rw
        :default: 16
        :doc: 'tFAW - valid only when 8 or more banks(or banks x bank groups) are
          present. In 8-bank design, at most 4 banks must be activated in a rolling
          window of tFAW cycles. When the controller is operating in 1:2 frequency
          ratio mode, program this to (tFAW/2) and round up to next integer value.
          In a 4-bank design, set this register to 0x1 independent of the 1:1/1:2
          frequency mode. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic
          Group 2, Group 4'
      - :name: WR2PRE
        :pos: 24
        :width: 7
        :type: rw
        :default: 15
        :doc: 'Specifies the minimum time between write and precharge to same bank.
          Specifications: WL + BL/2 + tWR = approximately 8 cycles + 15 ns = 14 clocks
          @400MHz and less for lower frequencies. where:  - WL: Write latency  - BL:
          Burst length. This must match the value programmed in the BL bit of the
          mode register to the SDRAM. BST (burst terminate) is not supported at present  -
          tWR: Write recovery time. This comes directly from the SDRAM specification
          Add one extra cycle for LPDDR2/LPDDR3/LPDDR4 for this parameter. When the
          controller is operating in 1:2 frequency ratio mode, 1T mode, divide the
          previous value by 2. No rounding up. When the controller is operating in
          1:2 frequency ratio mode, 2T mode, geardown mode or LPDDR4 mode, divide
          the previous value by 2 and round it up to the next integer value. Note
          that, depending on the PHY, if using LRDIMM, it may be necessary to adjust
          the value of this parameter to compensate for the extra cycle of latency
          through the LRDIMM. For DDR4, LPDDR4, LPDDR3, using nWR(WR) instead of tWR
          to calculate the value of this parameter. Unit: DFI clock cycles. Programming
          Mode: Quasi-dynamic Group 1, Group 2, Group 4'
    - :name: DRAMTMG1
      :addr: 65
      :doc: SDRAM Timing Register 1
      :fields:
      - :name: T_RC
        :pos: 0
        :width: 7
        :type: rw
        :default: 20
        :doc: 'tRC - Specifies the minimum time between activates to same bank. When
          the controller is operating in 1:2 frequency ratio mode, program this to
          (tRC/2) and round up to next integer value. Unit: DFI clock cycles. Programming
          Mode: Quasi-dynamic Group 2, Group 4'
      - :name: RD2PRE
        :pos: 8
        :width: 6
        :type: rw
        :default: 4
        :doc: 'tRTP - Specifies the minimum time from read to precharge of same bank.  -
          DDR2 - tAL + BL/2 + max(RoundUp(tRTP/tCK), 2) - 2  - DDR3 - tAL + max (RoundUp(tRTP/tCK),
          4)  - DDR4 - Max of following two equations:  tAL + max (RoundUp(tRTP/tCK),
          4) or, RL + BL/2 - tRP (*).  - mDDR - BL/2  - LPDDR2 - Depends on if it
          is LPDDR2-S2 or LPDDR2-S4: LPDDR2-S2: BL/2 + RoundUp(tRTP/tCK) - 1. LPDDR2-S4:
          BL/2 + max(RoundUp(tRTP/tCK),2) - 2.  - LPDDR3 - BL/2 + max(RoundUp(tRTP/tCK),4)
          - 4  - LPDDR4 - BL/2 + max(RoundUp(tRTP/tCK),8) - 8 (*) When both DDR4 SDRAM
          and ST-MRAM are used simultaneously, use SDRAM''s tRP value for calculation.
          When the controller is operating in 1:2 mode, 1T mode, divide the previous
          value by 2. No rounding up.  When the controller is operating in 1:2 mode,
          2T mode, geardown mode or LPDDR4 mode, divide the previous value by 2 and
          round it up to the next integer value. For DDR4, using RTP instead of tRTP
          to calculate the value of this parameter. Unit: DFI clock cycles. Programming
          Mode: Quasi-dynamic Group 1, Group 2, Group 4'
      - :name: T_XP
        :pos: 16
        :width: 5
        :type: rw
        :default: 8
        :doc: 'tXP - Specifies the minimum time after power-down exit to any operation.
          For DDR3, this must be programmed to tXPDLL if slow powerdown exit is selected
          in MR0[12].  If C/A parity for DDR4 is used, set to (tXP+PL) instead.  If
          LPDDR4 is selected and its spec has tCKELPD parameter, set to the larger
          of tXP and tCKELPD instead. When the controller is operating in 1:2 frequency
          ratio mode, program this to (tXP/2) and round it up to the next integer
          value. Units: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2,
          Group 4'
    - :name: DRAMTMG2
      :addr: 66
      :doc: SDRAM Timing Register 2
      :fields:
      - :name: WR2RD
        :pos: 0
        :width: 6
        :type: rw
        :default: 13
        :doc: 'In DDR4, minimum time from write command to read command for same bank
          group. In other protoocls, minimum time from write command to read command.  This
          must include time for bus turn-around and all PHY and system requirements.  After
          the PHY has completed training, the value programmed may need to be increased.  Please
          see the relevant PHY databook for details of what should be included here.  The
          following calculations are minimum values, and do not include the PHY/system
          requirements mentioned above:  DDR4: CWL + BL/2 + tWTR_L  LPDDR2/3/4: WL
          + BL/2 + tWTR + 1  Others: CWL + BL/2 + tWTR  Where:  - CWL: CAS write latency  -
          WL: Write latency  - BL: Burst length. This must match the value programmed
          in the BL bit of the mode register to the SDRAM  - tWTR_L: Internal write
          to read command delay for same bank group. This comes directly from the
          SDRAM specification   - tWTR: Internal write to read command delay. This
          comes directly from the SDRAM specification Add one extra cycle for LPDDR2/LPDDR3/LPDDR4
          operation.  WTR_L must be increased by one if DDR4 2tCK write preamble is
          used.  When the controller is operating in 1:2 mode, divide the value calculated
          using the previous equation by 2, and round it up to next integer.  If your
          configuration has RANKCTL1.wr2rd_dr, write to read bus turn-around between
          different physical ranks are controlled by RANKCTL1.wr2rd_dr.  Unit: DFI
          clock cycles. Programming Mode: Quasi-dynamic Group 1, Group 2, Group 4'
      - :name: RD2WR
        :pos: 8
        :width: 6
        :type: rw
        :default: 6
        :doc: 'Minimum time from read command to write command. This must include
          time for bus turnaround (both within ranks and between ranks) and all PHY
          and system requirements.  After the PHY has completed training, the value
          programmed may need to be increased.  Please see the relevant PHY databook
          for details of what should be included here.  The following calculations
          are minimum values, and do not include the PHY/system requirements mentioned
          above:  DDR2/3/mDDR: RL + BL/2 + 2 - WL  DDR4: RL + BL/2 + 1 + WR_PREAMBLE
          - WL  LPDDR2/LPDDR3: RL + BL/2 + RU(tDQSCKmax/tCK) + 1 - WL  LPDDR4(DQ ODT
          is Disabled): RL + BL/2 + RU(tDQSCKmax/tCK) + WR_PREAMBLE + RD_POSTAMBLE
          - WL  LPDDR4(DQ ODT is Enabled): RL + BL/2 + RU(tDQSCKmax/tCK) + RD_POSTAMBLE
          - ODTLon - RD(tODTon(min)/tCK) + 1  Where:  - WL: Write latency  - BL: Burst
          length. This must match the value programmed in the BL bit of the mode register
          to the SDRAM  - RL: Read latency = CAS latency  - WR_PREAMBLE: 1 (1tCK write
          preamble), 2 (2tCK write preamble). This is unique to DDR4 and LPDDR4  -
          RD_POSTAMBLE: 0.5 (0.5tCK read postamble), 1.5 (1.5tCK read postamble).
          This is unique to LPDDR4 For LPDDR2/LPDDR3/LPDDR4, if derating is enabled
          (DERATEEN.derate_enable=1), derated tDQSCKmax must be used.  When the controller
          is operating in 1:2 frequency ratio mode, divide the value calculated using
          the previous equation by 2, and round it up to next integer.  Note that,
          depending on the PHY, if using LRDIMM, it may be necessary to adjust the
          value of this parameter to compensate for the extra cycle of latency through
          the LRDIMM. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group
          1, Group 2, Group 4'
      - :name: READ_LATENCY
        :pos: 16
        :width: 6
        :type: rw
        :default: 5
        :doc: 'Set this field to RL. Indicates the time from read command to read
          data on SDRAM interface. This must be set to RL. Note that, depending on
          the PHY, if using RDIMM/LRDIMM, it might be necessary to adjust the value
          of RL to compensate for the extra cycle of latency through the RDIMM/LRDIMM.
          When the controller is operating in 1:2 frequency ratio mode, divide the
          value calculated using the previous equation by 2, and round it up to next
          integer. This register field is not required for DDR2 and DDR3, as the DFI
          read and write latencies defined in DFITMG0 and DFITMG1 are sufficient for
          those protocols For all protocols, in addition to programming this register
          field, it is necessary to program DFITMG0 and DFITMG1 to control the read
          and write latencies Unit: DFI clock cycles. Programming Mode: Quasi-dynamic
          Group 1, Group 2, Group 4'
      - :name: WRITE_LATENCY
        :pos: 24
        :width: 6
        :type: rw
        :default: 3
        :doc: 'Set this field to WL. Indicates the Time from write command to write
          data on SDRAM interface. This must be set to WL. For mDDR, it must  be set
          to 1. Note that, depending on the PHY, if using RDIMM/LRDIMM, it might be
          necessary to adjust the value of WL to compensate for the extra cycle of
          latency through the RDIMM/LRDIMM. When the controller is operating in 1:2
          frequency ratio mode, divide the value calculated using the previous equation
          by 2, and round it up to next integer. This register field is not required
          for DDR2 and DDR3, as the DFI read and write latencies defined in DFITMG0
          and DFITMG1 are sufficient for those protocols For all protocols, in addition
          to programming this register field, it is necessary to program DFITMG0 and
          DFITMG1 to control the read and write latencies Unit: DFI clock cycles.
          Programming Mode: Quasi-dynamic Group 1, Group 2, Group 4'
    - :name: DRAMTMG3
      :addr: 67
      :doc: SDRAM Timing Register 3
      :fields:
      - :name: T_MOD
        :pos: 0
        :width: 10
        :type: rw
        :default: 12
        :doc: 'tMOD - Parameter used only in DDR3 and DDR4. Indicates the number of
          cycles between load mode command and following non-load mode command. If
          C/A parity for DDR4 is used, set to tMOD_PAR(tMOD+PL) instead. If CAL mode
          is enabled (DFITMG1.dfi_t_cmd_lat &gt; 0), tCAL (=DFITMG1.dfi_cmd_lat) must
          be added to the previous calculations. Set to tMOD if controller is operating
          in 1:1 frequency ratio mode, or tMOD/2 (rounded up to next integer) if controller
          is operating in 1:2 frequency ratio mode. Note that if using RDIMM/LRDIMM,
          depending on the PHY, it may be necessary to adjust the value of this parameter
          to compensate for the extra cycle of latency applied to mode register writes
          by the RDIMM/LRDIMM chip. Also note that if using LRDIMM, the minimum value
          of this register is tMRD_L2 if controller is operating in 1:1 frequency
          ratio mode, or tMRD_L2/2 (rounded up to next integer) if controller is operating
          in 1:2 frequency ratio mode. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic
          Group 2, Group 4'
      - :name: T_MRD
        :pos: 12
        :width: 6
        :type: rw
        :default: 4
        :doc: 'tMRD- Indicates the number of cycles to wait after a mode register
          write or read. Depending on the connected SDRAM, tMRD represents:  - DDR2/mDDR:
          Time from MRS to any command  - DDR3/4: Time from MRS to MRS command  -
          LPDDR2: not used  - LPDDR3/4: Time from MRS to non-MRS command  When the
          controller is operating in 1:2 frequency ratio mode, program this to (tMRD/2)
          and round it up to the next integer value. If C/A parity for DDR4 is used,
          set to tMRD_PAR(tMOD+PL) instead. If CAL mode is enabled (DFITMG1.dfi_t_cmd_lat
          &gt; 0), tCAL (=DFITMG1.dfi_cmd_lat) must be added to the previous calculations.
          Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4'
    - :name: DRAMTMG4
      :addr: 68
      :doc: SDRAM Timing Register 4
      :fields:
      - :name: T_RP
        :pos: 0
        :width: 5
        :type: rw
        :default: 5
        :doc: 'tRP: Indicates the minimum time from single-bank precharge to activate
          of same bank. When the controller is operating in 1:1 frequency ratio mode,
          t_rp must be set to RoundUp(tRP/tCK). When the controller is operating in
          1:2 frequency ratio mode, t_rp must be set to RoundDown(RoundUp(tRP/tCK)/2)
          + 1. When the controller is operating in 1:2 frequency ratio mode in LPDDR4,
          t_rp must be set to RoundUp(RoundUp(tRP/tCK)/2). Unit: DFI clock cycles.
          Programming Mode: Quasi-dynamic Group 2, Group 4'
      - :name: T_RRD
        :pos: 8
        :width: 4
        :type: rw
        :default: 4
        :doc: 'DDR4: tRRD_L: This is the minimum time between activates from bank
          "a" to bank "b" for same bank group. Others: tRRD: Minimum time between
          activates from bank "a" to bank "b" When the controller is operating in
          1:2 frequency ratio mode, program this to (tRRD_L/2 or tRRD/2) and round
          it up to the next integer value. Unit: DFI clock cycles. Programming Mode:
          Quasi-dynamic Group 2, Group 4'
      - :name: T_CCD
        :pos: 16
        :width: 4
        :type: rw
        :default: 4
        :doc: 'DDR4: tCCD_L: This is the minimum time between two reads or two writes
          for same bank group. Others: tCCD: This is the minimum time between two
          reads or two writes. When the controller is operating in 1:2 frequency ratio
          mode, program this to (tCCD_L/2 or tCCD/2) and round it up to the next integer
          value. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2,
          Group 4'
      - :name: T_RCD
        :pos: 24
        :width: 5
        :type: rw
        :default: 5
        :doc: 'tRCD - tAL: Indicates the minimum time from activate to read or write
          command to same bank. When the controller is operating in 1:2 frequency
          ratio mode, program this to ((tRCD - tAL)/2) and round it up to the next
          integer value.  Minimum value allowed for this register is 1, which implies
          minimum (tRCD - tAL) value to be 2 when the controller is operating in 1:2
          frequency ratio mode. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic
          Group 1, Group 2, Group 4'
    - :name: DRAMTMG5
      :addr: 69
      :doc: SDRAM Timing Register 5
      :fields:
      - :name: T_CKE
        :pos: 0
        :width: 5
        :type: rw
        :default: 3
        :doc: 'Indicates the minimum number of cycles of CKE HIGH/LOW during power-down
          and self-refresh.  - LPDDR2/LPDDR3 mode - Set this to the larger of tCKE
          or tCKESR  - LPDDR4 mode - Set this to the larger of tCKE or tSR  - Non-LPDDR2/non-LPDDR3/non-LPDDR4
          designs - Set this to tCKE value When the controller is operating in 1:2
          frequency ratio mode, program this to (value described above)/2 and round
          it up to the next integer value. Unit: DFI clock cycles. Programming Mode:
          Quasi-dynamic Group 2, Group 4'
      - :name: T_CKESR
        :pos: 8
        :width: 8
        :type: rw
        :default: 4
        :doc: 'Indicates the minimum CKE low width for self-refresh or self-refresh
          power down entry to exit timing in memory clock cycles.  Recommended settings:  -
          mDDR - tRFC  - LPDDR2 - tCKESR  - LPDDR3 - tCKESR  - LPDDR4 - max(tCKE,
          tSR)  - DDR2 - tCKE   - DDR3 - tCKE + 1   - DDR4(No RDIMM) - tCKE + 1 (+
          PL(parity latency)(*))  - DDR4(RDIMM)    - t_cksre + tCKEV (*)Only if CRCPARCTL1.caparity_disable_before_sr=0,
          this register must be increased by PL. When the controller is operating
          in 1:2 frequency ratio mode, program this to recommended value divided by
          two and round it up to next integer. Unit: DFI clock cycles. Programming
          Mode: Quasi-dynamic Group 2, Group 4'
      - :name: T_CKSRE
        :pos: 16
        :width: 8
        :type: rw
        :default: 5
        :doc: 'This is the time after self-refresh Down Entry that CK is maintained
          as a valid clock. Specifies the clock disable delay after SRE.  Recommended
          settings:  - mDDR - 0  - LPDDR2 - 2  - LPDDR3 - 2  - LPDDR4 - tCKELCK  -
          DDR2 - 1   - DDR3 - Max (10 ns, 5 tCK)  - DDR4(No RDIMM) - Max (10 ns, 5
          tCK) (+ PL(parity latency)(*))  - DDR4(RDIMM)    - Max (Max (10 ns, 5 tCK)
          (+ PL(parity latency)(*)), tCKOff) (*)Only if CRCPARCTL1.caparity_disable_before_sr=0,
          this register must be increased by PL. When the controller is operating
          in 1:2 frequency ratio mode, program this to recommended value divided by
          two and round it up to next integer. Unit: DFI clock cycles. Programming
          Mode: Quasi-dynamic Group 2, Group 4'
      - :name: T_CKSRX
        :pos: 24
        :width: 4
        :type: rw
        :default: 5
        :doc: 'This is the time before self-refresh Exit that CK is maintained as
          a valid clock before issuing SRX. Specifies the clock stable time before
          SRX.  Recommended settings:  - mDDR - 1  - LPDDR2 - 2  - LPDDR3 - 2  - LPDDR4
          - tCKCKEH  - DDR2 - 1   - DDR3 - tCKSRX   - DDR4 - tCKSRX  When the controller
          is operating in 1:2 frequency ratio mode, program this to recommended value
          divided by two and round it up to next integer. Unit: DFI clock cycles.
          Programming Mode: Quasi-dynamic Group 2, Group 4'
    - :name: DRAMTMG8
      :addr: 72
      :doc: SDRAM Timing Register 8
      :fields:
      - :name: T_XS_X32
        :pos: 0
        :width: 7
        :type: rw
        :default: 5
        :doc: 'tXS: Exit self-refresh to commands not requiring a locked DLL. When
          the controller is operating in 1:2 frequency ratio mode, program this to
          the previous value divided by 2 and round up to next integer value. Note:
          Used only for DDR2, DDR3 and DDR4 SDRAMs. Unit: Multiples of 32 DFI clock
          cycles. For more information on how to program this register field, see
          "Note 1" in the "Notes on Timing Registers" section. Programming Mode: Quasi-dynamic
          Group 2, Group 4'
      - :name: T_XS_DLL_X32
        :pos: 8
        :width: 7
        :type: rw
        :default: 68
        :doc: 'tXSDLL: Exit self-refresh to commands requiring a locked DLL. When
          the controller is operating in 1:2 frequency ratio mode, program this to
          the previous value divided by 2 and round up to next integer value. Note:
          Used only for DDR2, DDR3 and DDR4 SDRAMs. Unit: Multiples of 32 DFI clock
          cycles. For more information on how to program this register field, see
          "Note 1" in the "Notes on Timing Registers" section. Programming Mode: Quasi-dynamic
          Group 2, Group 4'
      - :name: T_XS_ABORT_X32
        :pos: 16
        :width: 7
        :type: rw
        :default: 3
        :doc: 'tXS_ABORT: Exit self-refresh to commands not requiring a locked DLL
          in self-refresh Abort. When the controller is operating in 1:2 frequency
          ratio mode, program this to the previous value divided by 2 and round up
          to next integer value. Note: Ensure this is less than or equal to t_xs_x32.
          Unit: Multiples of 32 DFI clock cycles. For more information on how to program
          this register field, see "Note 1" in the "Notes on Timing Registers" section.
          Programming Mode: Quasi-dynamic Group 2, Group 4'
      - :name: T_XS_FAST_X32
        :pos: 24
        :width: 7
        :type: rw
        :default: 3
        :doc: 'tXS_FAST: Exit self-refresh to ZQCL, ZQCS and MRS (only CL, WR, RTP
          and Geardown mode). When the controller is operating in 1:2 frequency ratio
          mode, program this to the previous value divided by 2 and round up to next
          integer value. Note: This is applicable to only ZQCL/ZQCS commands.  Note:
          Ensure this is less than or equal to t_xs_x32. Unit: Multiples of 32 DFI
          clock cycles. For more information on how to program this register field,
          see "Note 1" in the "Notes on Timing Registers" section. Programming Mode:
          Quasi-dynamic Group 2, Group 4'
    - :name: DRAMTMG9
      :addr: 73
      :doc: SDRAM Timing Register 9
      :fields:
      - :name: WR2RD_S
        :pos: 0
        :width: 6
        :type: rw
        :default: 13
        :doc: 'Minimum time from write command to read command for different bank
          group.  This must include time for bus turn-around and all PHY and system
          requirements.  After the PHY has completed training, the value programmed
          may need to be increased.  Please see the relevant PHY databook for details
          of what should be included here.  The following calculations are minimum
          values, and do not include the PHY/system requirements mentioned above:  CWL
          + BL/2 + tWTR_S  Where:  - CWL: CAS write latency  - BL: Burst length. This
          must match the value programmed in the BL bit of the mode register to the
          SDRAM  - tWTR_S: Internal write to read command delay for different bank
          group. This comes directly from the SDRAM specification WTR_S must be increased
          by one if DDR4 2tCK write preamble is used. When the controller is operating
          in 1:2 mode, divide the value calculated using the previous equation by
          2, and round it up to next integer.  If your configuration has RANKCTL1.wr2rd_dr,
          write to read bus turn-around between different physical ranks are controlled
          by RANKCTL1.wr2rd_dr.   Unit: DFI clock cycles. Programming Mode: Quasi-dynamic
          Group 1, Group 2, Group 4'
      - :name: T_RRD_S
        :pos: 8
        :width: 4
        :type: rw
        :default: 4
        :doc: 'tRRD_S: This is the minimum time between activates from bank "a" to
          bank "b" for different bank group. When the controller is operating in 1:2
          frequency ratio mode, program this to (tRRD_S/2) and round it up to the
          next integer value. Present only in designs configured to support DDR4.
          Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4'
      - :name: T_CCD_S
        :pos: 16
        :width: 3
        :type: rw
        :default: 4
        :doc: 'tCCD_S: This is the minimum time between two reads or two writes for
          different bank group. For bank switching (from bank "a" to bank "b"), the
          minimum time is this value + 1. When the controller is operating in 1:2
          frequency ratio mode, program this to (tCCD_S/2) and round it up to the
          next integer value. Present only in designs configured to support DDR4.
          Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4'
      - :name: DDR4_WR_PREAMBLE
        :pos: 30
        :width: 1
        :type: rw
        :default: 0
        :doc: 'DDR4 Write preamble mode.    Present only with MEMC_FREQ_RATIO=2. Programming
          Mode: Quasi-dynamic Group 2, Group 4'
    - :name: DRAMTMG10
      :addr: 74
      :doc: SDRAM Timing Register 10
      :fields:
      - :name: T_GEAR_HOLD
        :pos: 0
        :width: 2
        :type: rw
        :default: 2
        :doc: 'Indicates the geardown hold time. Minimum value of this register is
          1. Zero is invalid. For DDR4-2666 and DDR4-3200, this parameter is defined
          as 2 clks When the controller is operating in 1:2 frequency ratio mode,
          program this to (tGEAR_hold/2) and round it up to the next integer value.
          Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4'
      - :name: T_GEAR_SETUP
        :pos: 2
        :width: 2
        :type: rw
        :default: 2
        :doc: 'Indicates the geardown setup time. Minimum value of this register is
          1. Zero is invalid. For DDR4-2666 and DDR4-3200, this parameter is defined
          as 2 clks When the controller is operating in 1:2 frequency ratio mode,
          program this to (tGEAR_setup/2) and round it up to the next integer value.
          Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4'
      - :name: T_CMD_GEAR
        :pos: 8
        :width: 5
        :type: rw
        :default: 24
        :doc: 'Indicates a sync pulse to first valid command. For DDR4-2666 and DDR4-3200,
          this parameter is defined as tMOD(min) tMOD(min) is greater of 24nCK or
          15ns 15ns / .625ns = 24 Max value for this register is 24 When the controller
          is operating in 1:2 mode, program this to (tCMD_GEAR/2) and round it up
          to the next integer value. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic
          Group 2, Group 4'
      - :name: T_SYNC_GEAR
        :pos: 16
        :width: 5
        :type: rw
        :default: 28
        :doc: 'Indicates the time between MRS command and the sync pulse time. This
          must be even number of clocks. For DDR4-2666 and DDR4-3200, this parameter
          is defined as tMOD(min)+4nCK tMOD(min) is greater of 24nCK or 15ns 15ns
          / .625ns = 24 Max value for this register is 24+4 = 28 When the controller
          is operating in 1:2 mode, program this to (tSYNC_GEAR/2) and round it up
          to the next integer value. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic
          Group 2, Group 4'
    - :name: DRAMTMG11
      :addr: 75
      :doc: SDRAM Timing Register 11
      :fields:
      - :name: T_CKMPE
        :pos: 0
        :width: 5
        :type: rw
        :default: 28
        :doc: 'tCKMPE: This is the minimum valid clock requirement after MPSM entry.
          Present only in designs configured to support DDR4.  When the controller
          is operating in 1:2 frequency ratio mode, divide the value calculated using
          the previous equation by 2, and round it up to next integer. Unit: DFI clock
          cycles. Programming Mode: Quasi-dynamic Group 2, Group 4'
      - :name: T_MPX_S
        :pos: 8
        :width: 2
        :type: rw
        :default: 2
        :doc: 'tMPX_S: This is the minimum time CS setup time to CKE. When the controller
          is operating in 1:2 frequency ratio mode, program this to (tMPX_S/2) and
          round it up to the next integer value. Present only in designs configured
          to support DDR4. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic
          Group 2, Group 4'
      - :name: T_MPX_LH
        :pos: 16
        :width: 5
        :type: rw
        :default: 12
        :doc: 'tMPX_LH: This is the minimum CS_n Low hold time to CKE rising edge.
          When the controller is operating in 1:2 frequency ratio mode, program this
          to RoundUp(tMPX_LH/2)+1. Present only in designs configured to support DDR4.
          Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4'
      - :name: POST_MPSM_GAP_X32
        :pos: 24
        :width: 7
        :type: rw
        :default: 68
        :doc: 'tXMPDLL: This is the minimum Exit MPSM to commands requiring a locked
          DLL. When the controller is operating in 1:2 frequency ratio mode, program
          this to (tXMPDLL/2) and round it up to the next integer value. Present only
          in designs configured to support DDR4. Unit: Multiples of 32 DFI clock cycles.
          For more information on how to program this register field, see "Note 1"
          in the "Notes on Timing Registers" section. Programming Mode: Quasi-dynamic
          Group 2, Group 4'
    - :name: DRAMTMG12
      :addr: 76
      :doc: SDRAM Timing Register 12
      :fields:
      - :name: T_MRD_PDA
        :pos: 0
        :width: 5
        :type: rw
        :default: 16
        :doc: 'tMRD_PDA: This is the Mode Register Set command cycle time in PDA mode.
          When the controller is operating in 1:2 frequency ratio mode, program this
          to (tMRD_PDA/2) and round it up to the next integer value. Unit: DFI clock
          cycles. Programming Mode: Quasi-dynamic Group 2, Group 4'
      - :name: T_WR_MPR
        :pos: 24
        :width: 6
        :type: rw
        :default: 26
        :doc: 'This bit is used only in DDR4. Cycles between MPR Write and other command.
          Set this to tMOD + AL (or tMOD + PL + AL if C/A parity is also used).  When
          the controller is operating in 1:2 frequency ratio mode, program this to
          (tWR_MPR/2) and round it up to the next integer value. Unit: DFI clock cycles.
          Programming Mode: Quasi-dynamic Group 2, Group 4'
    - :name: DRAMTMG15
      :addr: 79
      :doc: SDRAM Timing Register 15
      :fields:
      - :name: T_STAB_X32
        :pos: 0
        :width: 8
        :type: rw
        :default: 0
        :doc: 'tSTAB: Stabilization time. It is required in the following two cases
          for DDR3/DDR4 RDIMM:   - When exiting power saving mode, if the clock is
          stopped, after re-enabling it the clock must be stable for a time specified
          by tSTAB  - In the case of input clock frequency change (DDR4)  - After
          issuing control words that refers to clock timing   (Specification: 6us
          for DDR3, 5us for DDR4) When the controller is operating in 1:2 frequency
          ratio mode, program this to recommended value divided by two and round it
          up to next integer. Unit: Multiples of 32 DFI clock cycles. For more information
          on how to program this register field, see "Note 1" in the "Notes on Timing
          Registers" section. Programming Mode: Quasi-dynamic Group 2, Group 4'
      - :name: EN_DFI_LP_T_STAB
        :pos: 31
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Decides if using tSTAB when exiting DFI LP. Programming Mode: Quasi-dynamic
          Group 2, Group 4'
    - :name: ZQCTL0
      :addr: 96
      :doc: ZQ Control Register 0
      :fields:
      - :name: T_ZQ_SHORT_NOP
        :pos: 0
        :width: 10
        :type: rw
        :default: 64
        :doc: 'tZQCS for DDR3/DD4/LPDDR2/LPDDR3, tZQLAT for LPDDR4: Number of DFI
          clock cycles of NOP required after a ZQCS (ZQ calibration short)/MPC(ZQ
          Latch) command is issued to SDRAM. When the controller is operating in 1:2
          frequency ratio mode, program this to tZQCS/2 and round it up to the next
          integer value. This is only present for designs supporting DDR3/DDR4 or
          LPDDR2/LPDDR3/LPDDR4 devices. Unit: DFI clock cycles. Programming Mode:
          Static'
      - :name: T_ZQ_LONG_NOP
        :pos: 16
        :width: 11
        :type: rw
        :default: 512
        :doc: 'tZQoper for DDR3/DDR4, tZQCL for LPDDR2/LPDDR3, tZQCAL for LPDDR4:
          Number of DFI clock cycles of NOP required after a ZQCL (ZQ calibration
          long)/MPC(ZQ Start) command is issued to SDRAM. When the controller is operating
          in 1:2 frequency ratio mode: DDR3/DDR4: program this to tZQoper/2 and round
          it up to the next integer value. LPDDR2/LPDDR3: program this to tZQCL/2
          and round it up to the next integer value. LPDDR4: program this to tZQCAL/2
          and round it up to the next integer value. This is only present for designs
          supporting DDR3/DDR4 or LPDDR2/LPDDR3/LPDDR4 devices. Unit: DFI clock cycles.
          Programming Mode: Static'
      - :name: DIS_MPSMX_ZQCL
        :pos: 28
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Sets ZQCL command at Maximum Power Saving Mode exit.    This is only
          present for designs supporting DDR4 devices.   Note: Do not issue ZQCL command
          at Maximum Power Save Mode exit if the UMCTL2_SHARED_AC configuration parameter
          is set. Program it to 1''b1. The software can send ZQCS after exiting MPSM
          mode. Programming Mode: Static'
      - :name: ZQ_RESISTOR_SHARED
        :pos: 29
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Sets ZQ resistor sharing.    This is only present for designs supporting
          DDR3/DDR4 or LPDDR2/LPDDR3/LPDDR4 devices. Programming Mode: Static'
      - :name: DIS_SRX_ZQCL
        :pos: 30
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Sets issuing of ZQCL/MPC(ZQ calibration) command at self-refresh/SR-Powerdown
          exit.    This is only present for designs supporting DDR3/DDR4 or LPDDR2/LPDDR3/LPDDR4
          devices. Programming Mode: Quasi-dynamic Group 2, Group 4'
      - :name: DIS_AUTO_ZQ
        :pos: 31
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Sets uMCTL2 generation of ZQCS/MPC(ZQ calibration) command.    This
          is only present for designs supporting DDR3/DDR4 or LPDDR2/LPDDR3/LPDDR4
          devices. Programming Mode: Dynamic'
    - :name: ZQCTL1
      :addr: 97
      :doc: ZQ Control Register 1
      :fields:
      - :name: T_ZQ_SHORT_INTERVAL_X1024
        :pos: 0
        :width: 20
        :type: rw
        :default: 256
        :doc: 'Indicates the average interval to wait between automatically issuing
          ZQCS (ZQ calibration short)/MPC(ZQ calibration) commands to DDR3/DDR4/LPDDR2/LPDDR3/LPDDR4
          devices. Meaningless, if ZQCTL0.dis_auto_zq=1. This is only present for
          designs supporting DDR3/DDR4 or LPDDR2/LPDDR3/LPDDR4 devices. Unit: Multiples
          of 1024 DFI clock cycles. For more information on how to program this register
          field, see "Note 1" in the "Notes on Timing Registers" section. Programming
          Mode: Static'
    - :name: DFITMG0
      :addr: 100
      :doc: DFI Timing Register 0
      :fields:
      - :name: DFI_TPHY_WRLAT
        :pos: 0
        :width: 6
        :type: rw
        :default: 2
        :doc: 'Write latency. Number of clocks from the write command to write data
          enable (dfi_wrdata_en). This corresponds to the DFI timing parameter tphy_wrlat.
          Refer to PHY specification for correct value.Note that, depending on the
          PHY, if using RDIMM/LRDIMM, it may be necessary to use the adjusted value
          of CL in the calculation of tphy_wrlat. This is to compensate for the extra
          cycles of latency through the RDIMM/LRDIMM. For LPDDR4, dfi_tphy_wrlat&gt;60
          is not supported. Unit: DFI clock cycles or DFI PHY clock cycles, depending
          on DFITMG0.dfi_wrdata_use_dfi_phy_clk. Programming Mode: Quasi-dynamic Group
          2, Group 4'
      - :name: DFI_TPHY_WRDATA
        :pos: 8
        :width: 6
        :type: rw
        :default: 0
        :doc: 'Specifies the number of clock cycles between when dfi_wrdata_en is
          asserted to when the associated write data is driven on the dfi_wrdata signal.
          This corresponds to the DFI timing parameter tphy_wrdata. For more information
          on correct value, see PHY specification. Note, maximum supported value is
          8. Unit: DFI clock cycles or DFI PHY clock cycles, depending on DFITMG0.dfi_wrdata_use_dfi_phy_clk.
          Programming Mode: Quasi-dynamic Group 4'
      - :name: DFI_WRDATA_USE_DFI_PHY_CLK
        :pos: 15
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Defines whether dfi_wrdata_en/dfi_wrdata/dfi_wrdata_mask is generated
          using HDR (DFI clock) or SDR (DFI PHY clock) values. Selects whether value
          in DFITMG0.dfi_tphy_wrlat is in terms of HDR (DFI clock) or SDR (DFI PHY
          clock) cycles. Selects whether value in DFITMG0.dfi_tphy_wrdata is in terms
          of HDR (DFI clock) or SDR (DFI PHY clock) cycles.    Refer to PHY specification
          for correct value.   If using a Synopsys DWC DDR3/2 PHY, DWC DDR2/3-Lite/mDDR
          PHY, DWC DDR multiPHY or DWC Gen2 DDR multiPHY, this field must be set to
          0; otherwise:  - If MEMC_PROG_FREQ_RATIO=1 and MSTR.frequency_ratio=1, this
          field must be set to 0  - Else, it must be set to 1  Programming Mode: Static'
      - :name: DFI_T_RDDATA_EN
        :pos: 16
        :width: 7
        :type: rw
        :default: 2
        :doc: 'Time from the assertion of a read command on the DFI interface to the
          assertion of the dfi_rddata_en signal. Refer to PHY specification for correct
          value. This corresponds to the DFI parameter trddata_en. Note that, depending
          on the PHY, if using RDIMM/LRDIMM, it may be necessary to use the adjusted
          value of CL in the calculation of trddata_en. This is to compensate for
          the extra cycles of latency through the RDIMM/LRDIMM. Unit: DFI clock cycles
          or DFI PHY clock cycles, depending on DFITMG0.dfi_rddata_use_dfi_phy_clk.
          Programming Mode: Quasi-dynamic Group 1, Group 4'
      - :name: DFI_RDDATA_USE_DFI_PHY_CLK
        :pos: 23
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Defines whether dfi_rddata_en/dfi_rddata/dfi_rddata_valid is generated
          using HDR (DFI clock) or SDR (DFI PHY clock) values. Selects whether value
          in DFITMG0.dfi_t_rddata_en is in terms of HDR (DFI clock) or SDR (DFI PHY
          clock) cycles.    Refer to PHY specification for correct value. If using
          a Synopsys DWC DDR3/2 PHY, DWC DDR2/3-Lite/mDDR PHY, DWC DDR multiPHY or
          DWC Gen2 DDR multiPHY, this field must be set to 0; otherwise:  - If MEMC_PROG_FREQ_RATIO=1
          and MSTR.frequency_ratio=1, this field must be set to 0  - Else, it must
          be set to 1  Programming Mode: Static'
      - :name: DFI_T_CTRL_DELAY
        :pos: 24
        :width: 5
        :type: rw
        :default: 7
        :doc: 'Specifies the number of DFI clock cycles after an assertion or de-assertion
          of the DFI control signals that the control signals at the PHY-DRAM interface
          reflect the assertion or de-assertion. If the DFI clock and the memory clock
          are not phase-aligned, this timing parameter must be rounded up to the next
          integer value. Note that if using RDIMM/LRDIMM, it is necessary to increment
          this parameter by RDIMM''s/LRDIMM''s extra cycle of latency in terms of
          DFI clock. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group
          4'
    - :name: DFITMG1
      :addr: 101
      :doc: DFI Timing Register 1
      :fields:
      - :name: DFI_T_DRAM_CLK_ENABLE
        :pos: 0
        :width: 5
        :type: rw
        :default: 4
        :doc: 'Specifies the number of DFI clock cycles from the de-assertion of the
          dfi_dram_clk_disable signal on the DFI until the first valid rising edge
          of the clock to the DRAM memory devices, at the PHY-DRAM boundary. If the
          DFI clock and the memory clock are not phase aligned, this timing parameter
          must be rounded up to the next integer value. Unit: DFI clock cycles. Programming
          Mode: Quasi-dynamic Group 4'
      - :name: DFI_T_DRAM_CLK_DISABLE
        :pos: 8
        :width: 5
        :type: rw
        :default: 4
        :doc: 'Specifies the number of DFI clock cycles from the assertion of the
          dfi_dram_clk_disable signal on the DFI until the clock to the DRAM memory
          devices, at the PHY-DRAM boundary, maintains a low value. If the DFI clock
          and the memory clock are not phase aligned, this timing parameter must be
          rounded up to the next integer value. Unit: DFI clock cycles. Programming
          Mode: Quasi-dynamic Group 4'
      - :name: DFI_T_WRDATA_DELAY
        :pos: 16
        :width: 5
        :type: rw
        :default: 0
        :doc: 'Specifies the number of DFI clock cycles between when the dfi_wrdata_en
          signal is asserted and when the corresponding write data transfer is completed
          on the DRAM bus. This corresponds to the DFI timing parameter twrdata_delay.
          For more information on correct value, see PHY specification. For DFI 3.0
          PHY, set to twrdata_delay, a new timing parameter introduced in DFI 3.0.
          For DFI 2.1 PHY, set to tphy_wrdata + (delay of DFI write data to the DRAM).
          Value to be programmed is in terms of DFI clocks, not PHY clocks. In FREQ_RATIO=2,
          divide PHY''s value by 2 and round up to next integer. If using DFITMG0.dfi_wrdata_use_dfi_phy_clk=1,
          add 1 to the value. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic
          Group 4'
      - :name: DFI_T_PARIN_LAT
        :pos: 24
        :width: 2
        :type: rw
        :default: 0
        :doc: 'Specifies the number of DFI PHY clock cycles between when the dfi_cs
          signal is asserted and when the associated dfi_parity_in signal is driven.
          Unit: DFI PHY clock cycles. Programming Mode: Quasi-dynamic Group 4'
      - :name: DFI_T_CMD_LAT
        :pos: 28
        :width: 4
        :type: rw
        :default: 0
        :doc: 'Specifies the number of DFI PHY clock cycles between when the dfi_cs
          signal is asserted and when the associated command is driven. This field
          is used for CAL mode, must be set to ''0'' or tCAL, which matches the CAL
          mode register setting in the DRAM. When enabling CAL mode with RDIMM/LRDIMM,
          this field must be set to tCAL-CLA (Command Latency Adder). For more information
          on CLA, see JEDEC DDR4 Register Specification. If the PHY can add the latency
          for CAL mode, this must be set to ''0''. Valid Range: 0 to 8. Unit: DFI
          PHY clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4'
    - :name: DFILPCFG0
      :addr: 102
      :doc: DFI Low Power Configuration Register 0
      :fields:
      - :name: DFI_LP_EN_PD
        :pos: 0
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Enables DFI Low Power interface handshaking during Power Down Entry/Exit.
          Programming Mode: Static'
      - :name: DFI_LP_WAKEUP_PD
        :pos: 4
        :width: 4
        :type: rw
        :default: 0
        :doc: 'Indicates the value in DFI clock cycles to drive on dfi_lp_wakeup signal
          when Power Down mode is entered.  Determines the DFI''s tlp_wakeup time.    Unit:
          DFI clock cycles. Programming Mode: Static'
      - :name: DFI_LP_EN_SR
        :pos: 8
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Enables DFI Low Power interface handshaking during self-refresh Entry/Exit.
          Programming Mode: Static'
      - :name: DFI_LP_WAKEUP_SR
        :pos: 12
        :width: 4
        :type: rw
        :default: 0
        :doc: 'Indicates the value in DFI clock cycles to drive on dfi_lp_wakeup signal
          when self-refresh mode is entered.  Determines the DFI''s tlp_wakeup time.    Unit:
          DFI clock cycles. Programming Mode: Static'
      - :name: DFI_TLP_RESP
        :pos: 24
        :width: 5
        :type: rw
        :default: 7
        :doc: 'Indicates the setting in DFI clock cycles for DFI''s tlp_resp time.  Same
          value is used for both Power Down, self-refresh, Deep Power Down and Maximum
          Power Saving modes.  For more information on recommended values, see PHY
          databook Unit: DFI clock cycles. Programming Mode: Static'
    - :name: DFILPCFG1
      :addr: 103
      :doc: DFI Low Power Configuration Register 1
      :fields:
      - :name: DFI_LP_EN_MPSM
        :pos: 0
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Enables DFI Low Power interface handshaking during Maximum Power Saving
          Mode Entry/Exit.    This is only present for designs supporting DDR4 devices.
          Programming Mode: Static'
      - :name: DFI_LP_WAKEUP_MPSM
        :pos: 4
        :width: 4
        :type: rw
        :default: 0
        :doc: 'Indicates the value in DFI clock cycles to drive on dfi_lp_wakeup signal
          when Maximum Power Saving Mode is entered.  Determines the DFI''s tlp_wakeup
          time.    This is only present for designs supporting DDR4 devices. Unit:
          DFI clock cycles. Programming Mode: Static'
    - :name: DFIUPD0
      :addr: 104
      :doc: DFI Update Register 0
      :fields:
      - :name: DFI_T_CTRLUP_MIN
        :pos: 0
        :width: 10
        :type: rw
        :default: 3
        :doc: 'Specifies the minimum number of DFI clock cycles that the dfi_ctrlupd_req
          signal must be asserted. The uMCTL2 expects the PHY to respond within this
          time. If the PHY does not respond, the uMCTL2 de-asserts dfi_ctrlupd_req
          after dfi_t_ctrlup_min + 2 cycles. Lowest value to assign to this variable
          is 0x1. Unit: DFI clock cycles. Programming Mode: Static'
      - :name: DFI_T_CTRLUP_MAX
        :pos: 16
        :width: 10
        :type: rw
        :default: 64
        :doc: 'Specifies the maximum number of DFI clock cycles that the dfi_ctrlupd_req
          signal can assert. Lowest value to assign to this variable is 0x40. Unit:
          DFI clock cycles. Programming Mode: Static'
      - :name: CTRLUPD_PRE_SRX
        :pos: 29
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Selects dfi_ctrlupd_req requirements at SRX.    If DFIUPD0.dis_auto_ctrlupd_srx=1,
          this register has no impact, because no dfi_ctrlupd_req is issued when SRX.
          Programming Mode: Static'
      - :name: DIS_AUTO_CTRLUPD_SRX
        :pos: 30
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Sets the automatic dfi_ctrlupd_req generation by the uMCTL2 at self-refresh
          exit. Programming Mode: Static'
      - :name: DIS_AUTO_CTRLUPD
        :pos: 31
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Sets the automatic dfi_ctrlupd_req generation by the uMCTL2. The controller
          must issue the dfi_ctrlupd_req signal using register DBGCMD.ctrlupd.  Programming
          Mode: Quasi-dynamic Group 3'
    - :name: DFIUPD1
      :addr: 105
      :doc: DFI Update Register 1
      :fields:
      - :name: DFI_T_CTRLUPD_INTERVAL_MAX_X1024
        :pos: 0
        :width: 8
        :type: rw
        :default: 1
        :doc: 'This is the maximum amount of time between uMCTL2 initiated DFI update
          requests. This timer resets with each update request; when the timer expires
          dfi_ctrlupd_req is sent and traffic is blocked until the dfi_ctrlupd_ackx
          is received. PHY can use this idle time to recalibrate the delay lines to
          the DLLs. The DFI controller update is also used to reset PHY FIFO pointers
          in case of data capture errors. Updates are required to maintain calibration
          over PVT, but frequent updates may impact performance. Minimum allowed value
          for this field is 1. Note: Value programmed for DFIUPD1.dfi_t_ctrlupd_interval_max_x1024
          must be greater than DFIUPD1.dfi_t_ctrlupd_interval_min_x1024. Unit: Multiples
          of 1024 DFI clock cycles. For more information on how to program this register
          field, see "Note 1" in the "Notes on Timing Registers" section. Programming
          Mode: Static'
      - :name: DFI_T_CTRLUPD_INTERVAL_MIN_X1024
        :pos: 16
        :width: 8
        :type: rw
        :default: 1
        :doc: 'This is the minimum amount of time between uMCTL2 initiated DFI update
          requests (which is executed whenever the uMCTL2 is idle). Set this number
          higher to reduce the frequency of update requests, which can have a small
          impact on the latency of the first read request when the uMCTL2 is idle.
          The minimum allowed value for this field is 1. Unit: Multiples of 1024 DFI
          clock cycles. For more information on how to program this register field,
          see "Note 1" in the "Notes on Timing Registers" section. Programming Mode:
          Static'
    - :name: DFIUPD2
      :addr: 106
      :doc: DFI Update Register 2
      :fields:
      - :name: DFI_PHYUPD_EN
        :pos: 31
        :width: 1
        :type: rw
        :default: 1
        :doc: 'Enables the support for acknowledging PHY-initiated updates. Programming
          Mode: Static'
    - :name: DFIMISC
      :addr: 108
      :doc: DFI Miscellaneous Control Register
      :fields:
      - :name: DFI_INIT_COMPLETE_EN
        :pos: 0
        :width: 1
        :type: rw
        :default: 1
        :doc: 'PHY initialization complete enable signal. Programming Mode: Quasi-dynamic
          Group 3'
      - :name: PHY_DBI_MODE
        :pos: 1
        :width: 1
        :type: rw
        :default: 0
        :doc: 'DBI implemented in DDRC or PHY.    Present only in designs configured
          to support DDR4 and LPDDR4. Programming Mode: Static'
      - :name: CTL_IDLE_EN
        :pos: 4
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Sets support of ctl_idle signal, which is non-DFI related pin specific
          to certain Synopsys PHYs. For more information on ctl_idle functionality,
          see signal description of ctl_idle signal.   Programming Mode: Static'
      - :name: DFI_INIT_START
        :pos: 5
        :width: 1
        :type: rw
        :default: 0
        :doc: 'PHY init start request signal. Programming Mode: Quasi-dynamic Group
          3'
      - :name: DIS_DYN_ADR_TRI
        :pos: 6
        :width: 1
        :type: rw
        :default: 1
        :doc: 'Sets PHY specific Dynamic Tristating. This functionality works only
          in DFI 1:2 frequency ratio mode regardless of MSTR.en_2t_timing_mode, so
          if either of the following condition is met no special IDLE command is issued
          on the DFI bus:  - MEMC_FREQ_RATIO==1  - MEMC_PROG_FREQ_RATIO=1 and MSTR.frequency_ratio=1
          The special IDLE command means the following codes with the case where all
          the dfi_cs is 1:  - (phase 0 and 1) dfi_ras_n=1  - (phase 0 and 1) dfi_cas_n=
          1  - phase 0 and 1) dfi_we_n= 1  - (phase 0 and 1) dfi_bank [0]= 0  - (phase
          0 and 1) dfi_act_n= 1 Programming Mode: Quasi-dynamic Group 3'
      - :name: DFI_FREQUENCY
        :pos: 8
        :width: 5
        :type: rw
        :default: 0
        :doc: 'Indicates the operating frequency of the system. The number of supported
          frequencies and the mapping of signal values to clock frequencies are defined
          by the PHY. Programming Mode: Quasi-dynamic Group 1'
    - :name: DFITMG3
      :addr: 110
      :doc: DFI Timing Register 3
      :fields:
      - :name: DFI_T_GEARDOWN_DELAY
        :pos: 0
        :width: 5
        :type: rw
        :default: 0
        :doc: 'The delay from dfi_geardown_en assertion to the time of the PHY being
          ready to receive commands. Refer to PHY specification for correct value.
          When the controller is operating in 1:2 frequency ratio mode, program this
          to (tgeardown_delay/2) and round it up to the next integer value. Unit:
          DFI clock cycles. Programming Mode: Static'
    - :name: DFISTAT
      :addr: 111
      :doc: DFI Status Register
      :fields:
      - :name: DFI_INIT_COMPLETE
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: 'This a status flag register which announces when the DFI initialization
          has been completed. The DFI INIT triggered by dfi_init_start signal and
          then the dfi_init_complete flag is polled to know when the initialization
          is done. Programming Mode: Dynamic'
      - :name: DFI_LP_ACK
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: 'Stores the value of the dfi_lp_ack input to the controller. Programming
          Mode: Dynamic'
    - :name: DBICTL
      :addr: 112
      :doc: DM/DBI Control Register
      :fields:
      - :name: DM_EN
        :pos: 0
        :width: 1
        :type: rw
        :default: 1
        :doc: 'Indicates the DM enable signal in DDRC.    This signal must be set
          the same logical value as DRAM''s mode register.  - DDR4 - Set this to same
          value as MR5 bit A10. When x4 devices are used, this signal must be set
          to 0  - LPDDR4 - Set this to inverted value of MR13[5] which is opposite
          polarity from this signal Programming Mode: Static'
      - :name: WR_DBI_EN
        :pos: 1
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Write DBI enable signal in DDRC.    This signal must be set the same
          value as DRAM''s mode register.  - DDR4 - MR5 bit A11. When x4 devices are
          used, this signal must be set to 0  - LPDDR4 - MR3[7] Programming Mode:
          Quasi-dynamic Group 1'
      - :name: RD_DBI_EN
        :pos: 2
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Read DBI enable signal in DDRC.    This signal must be set the same
          value as DRAM''s mode register.  - DDR4 - MR5 bit A12. When x4 devices are
          used, this signal must be set to 0  - LPDDR4 - MR3[6] Programming Mode:
          Quasi-dynamic Group 1'
    - :name: DFIPHYMSTR
      :addr: 113
      :doc: DFI PHY Master
      :fields:
      - :name: DFI_PHYMSTR_EN
        :pos: 0
        :width: 1
        :type: rw
        :default: 1
        :doc: 'Enables the PHY Master Interface. Programming Mode: Static'
      - :name: DFI_PHYMSTR_BLK_REF_X32
        :pos: 24
        :width: 8
        :type: rw
        :default: 128
        :doc: 'The programmed value x32 is the maximum number of DFI clock cycles
          that allows to send pending refreshes before starting self-refresh entry
          process.  - 0x00 - 0 DFI clock cycles, no delay  - 0x01 - 32 DFI clock cycles  -
          ...  - 0xFF - 8160 DFI clock cycles  Unit: Multiples of 32 DFI clock cycles.  Note:
          Use as default value (0x80) unless Synopsys suggest to change value. Programming
          Mode: Static'
    - :name: ADDRMAP0
      :addr: 128
      :doc: Address Map Register 0
      :fields:
      - :name: ADDRMAP_CS_BIT0
        :pos: 0
        :width: 5
        :type: rw
        :default: 0
        :doc: 'Selects the HIF address bit used as rank address bit 0. Valid Range:
          0 to 29, and 31 Internal Base: 6 The selected HIF address bit is determined
          by adding the internal base to the value of this field. If unused, set to
          31 and then rank address bit 0 is set to 0. Programming Mode: Static'
    - :name: ADDRMAP1
      :addr: 129
      :doc: Address Map Register 1
      :fields:
      - :name: ADDRMAP_BANK_B0
        :pos: 0
        :width: 6
        :type: rw
        :default: 0
        :doc: 'Selects the HIF address bits used as bank address bit 0. Valid Range:
          0 to 32, and 63 Internal Base: 2 The selected HIF address bit for each of
          the bank address bits is determined by adding the internal base to the value
          of this field. If unused, set to 63 and then bank address bit 0 is set to
          0. Programming Mode: Static'
      - :name: ADDRMAP_BANK_B1
        :pos: 8
        :width: 6
        :type: rw
        :default: 0
        :doc: 'Selects the HIF address bits used as bank address bit 1. Valid Range:
          0 to 32, and 63 Internal Base: 3 The selected HIF address bit for each of
          the bank address bits is determined by adding the internal base to the value
          of this field. If unused, set to 63 and then bank address bit 1 is set to
          0. Programming Mode: Static'
      - :name: ADDRMAP_BANK_B2
        :pos: 16
        :width: 6
        :type: rw
        :default: 0
        :doc: 'Selects the HIF address bit used as bank address bit 2. Valid Range:
          0 to 31, and 63 Internal Base: 4 The selected HIF address bit is determined
          by adding the internal base to the value of this field. If unused, set to
          63 and then bank address bit 2 is set to 0. Programming Mode: Static'
    - :name: ADDRMAP2
      :addr: 130
      :doc: Address Map Register 2
      :fields:
      - :name: ADDRMAP_COL_B2
        :pos: 0
        :width: 4
        :type: rw
        :default: 0
        :doc: "  - Full bus width mode - Selects the HIF address bit used as column
          address bit 2  - Half bus width mode - Selects the HIF address bit used
          as column address bit 3  - Quarter bus width mode - Selects the HIF address
          bit used as column address bit 4 Valid Range: 0 to 7 Internal Base: 2 The
          selected HIF address bit is determined by adding the internal base to the
          value of this field.  Note, if UMCTL2_INCL_ARB=1 and MEMC_BURST_LENGTH=8,
          it is required to program this to 0 unless:  - In Half or Quarter bus width
          (MSTR.data_bus_width!=00) and  - PCCFG.bl_exp_mode==1 and either  - In DDR4
          and ADDRMAP8.addrmap_bg_b0==0 or  - In LPDDR4 and ADDRMAP1.addrmap_bank_b0==0
          If UMCTL2_INCL_ARB=1 and MEMC_BURST_LENGTH=16, it is required to program
          this to 0 unless:  - In Half or Quarter bus width (MSTR.data_bus_width!=00)
          and   - PCCFG.bl_exp_mode==1 and  - In DDR4 and ADDRMAP8.addrmap_bg_b0==0
          Otherwise, if MEMC_BURST_LENGTH=8 and Full Bus Width (MSTR.data_bus_width==00),
          it is recommended to program this to 0 so that HIF[2] maps to column address
          bit 2.  If MEMC_BURST_LENGTH=16 and Full Bus Width (MSTR.data_bus_width==00),
          it is recommended to program this to 0 so that HIF[2] maps to column address
          bit 2. If MEMC_BURST_LENGTH=16 and Half Bus Width (MSTR.data_bus_width==01),
          it is recommended to program this to 0 so that HIF[2] maps to column address
          bit 3.  Programming Mode: Static"
      - :name: ADDRMAP_COL_B3
        :pos: 8
        :width: 5
        :type: rw
        :default: 0
        :doc: "  - Full bus width mode - Selects the HIF address bit used as column
          address bit 3  - Half bus width mode - Selects the HIF address bit used
          as column address bit 4  - Quarter bus width mode - Selects the HIF address
          bit used as column address bit 5 Valid Range: 0 to 7, x. x indicates a valid
          value in the inline ECC configuration.  Internal Base: 3 The selected HIF
          address bit is determined by adding the internal base to the value of this
          field. Note, if UMCTL2_INCL_ARB=1, MEMC_BURST_LENGTH=16, Full bus width
          (MSTR.data_bus_width=00) and BL16 (MSTR.burst_rdwr=1000), it is recommended
          to program this to 0.  In Inline ECC configuration (MEMC_INLINE_ECC=1) and
          Inline ECC mode is enabled (ECCCFG0.ecc_mode=4), if MEMC_BURST_LENGTH is
          16, number of column address is 10 and work on half bus width mode, column
          bit 8, column bit 7 and column bit 3 must map to the highest 3 valid HIF
          address bits. This register need be set to x. (x = the highest valid HIF
          address bit - internal base - 2) Programming Mode: Static"
      - :name: ADDRMAP_COL_B4
        :pos: 16
        :width: 4
        :type: rw
        :default: 0
        :doc: "  - Full bus width mode - Selects the HIF address bit used as column
          address bit 4  - Half bus width mode - Selects the HIF address bit used
          as column address bit 5  - Quarter bus width mode - Selects the HIF address
          bit used as column address bit 6 Valid Range: 0 to 7, and 15 Internal Base:
          4 The selected HIF address bit is determined by adding the internal base
          to the value of this field. If unused, set to 15 and then this column address
          bit is set to 0. Programming Mode: Static"
      - :name: ADDRMAP_COL_B5
        :pos: 24
        :width: 4
        :type: rw
        :default: 0
        :doc: "  - Full bus width mode - Selects the HIF address bit used as column
          address bit 5  - Half bus width mode - Selects the HIF address bit used
          as column address bit 6  - Quarter bus width mode - Selects the HIF address
          bit used as column address bit 7  Valid Range: 0 to 7, and 15 Internal Base:
          5 The selected HIF address bit is determined by adding the internal base
          to the value of this field. If unused, set to 15 and then this column address
          bit is set to 0. Programming Mode: Static"
    - :name: ADDRMAP3
      :addr: 131
      :doc: Address Map Register 3
      :fields:
      - :name: ADDRMAP_COL_B6
        :pos: 0
        :width: 5
        :type: rw
        :default: 0
        :doc: "  - Full bus width mode - Selects the HIF address bit used as column
          address bit 6.  - Half bus width mode - Selects the HIF address bit used
          as column address bit 7.  - Quarter bus width mode - Selects the HIF address
          bit used as column address bit 8. Valid Range: 0 to 7, x and 31. x indicates
          a valid value in the inline ECC configuration. Internal Base: 6 The selected
          HIF address bit is determined by adding the internal base to the value of
          this field. If unused, set to 31 and then this column address bit is set
          to 0. In Inline ECC configuration (MEMC_INLINE_ECC=1) and Inline ECC mode
          is enabled (ECCCFG0.ecc_mode=4), if MEMC_BURST_LENGTH is 8, number of column
          address is 10 and work on half bus width mode, column bit 8, column bit
          7 and column bit 6 must map to the highest 3 valid HIF address bits. This
          register need be set to x. (x = the highest valid HIF address bit - internal
          base - 2) Programming Mode: Static"
      - :name: ADDRMAP_COL_B7
        :pos: 8
        :width: 5
        :type: rw
        :default: 0
        :doc: "  - Full bus width mode - Selects the HIF address bit used as column
          address bit 7  - Half bus width mode - Selects the HIF address bit used
          as column address bit 8  - Quarter bus width mode - Selects the HIF address
          bit used as column address bit 9 Valid Range: 0 to 7, x, and 31. x indicates
          a valid value in the inline ECC configuration. Internal Base: 7  The selected
          HIF address bit is determined by adding the internal base to the value of
          this field.  In Inline ECC configuration (MEMC_INLINE_ECC=1) and Inline
          ECC mode is enabled (ECCCFG0.ecc_mode=4), the highest 3 column address bits
          must map to the highest 3 valid HIF address bits. If column bit 7 is the
          third highest column address bit, it must map to the third highest valid
          HIF address bit. (x = the highest valid HIF address bit - 2 - internal base)
          If unused, set to 31 and then this column address bit is set to 0. Programming
          Mode: Static"
      - :name: ADDRMAP_COL_B8
        :pos: 16
        :width: 5
        :type: rw
        :default: 0
        :doc: "  - Full bus width mode - Selects the HIF address bit used as column
          address bit 8  - Half bus width mode - Selects the HIF address bit used
          as column address bit 9  - Quarter bus width mode - Selects the HIF address
          bit used as column address bit 11 (10 in LPDDR2/LPDDR3 mode) Valid Range:
          0 to 7, x, and 31. x indicates a valid value in the inline ECC configuration.
          Internal Base: 8 The selected HIF address bit is determined by adding the
          internal base to the value of this field. Note: Per JEDEC DDR2/3/mDDR specification,
          column address bit 10 is reserved for indicating auto-precharge, and hence
          no source address bit can be mapped to column address bit 10. In LPDDR2/LPDDR3,
          there is a dedicated bit for auto-precharge in the CA bus and hence column
          bit 10 is used. In Inline ECC configuration (MEMC_INLINE_ECC=1) and Inline
          ECC mode is enabled (ECCCFG0.ecc_mode=4), the highest 3 column address bits
          must map to the highest 3 valid HIF address bits. If column bit 8 is the
          second highest column address bit, it must map to the second highest valid
          HIF address bit. (x = the highest valid HIF address bit - 1 - internal base)
          If column bit 8 is the third highest column address bit, it must map to
          the third highest valid HIF address bit. (x = the highest valid HIF address
          bit - 2 - internal base) If unused, set to 31 and then this column address
          bit is set to 0. Programming Mode: Static"
      - :name: ADDRMAP_COL_B9
        :pos: 24
        :width: 5
        :type: rw
        :default: 0
        :doc: "  - Full bus width mode - Selects the HIF address bit used as column
          address bit 9  - Half bus width mode - Selects the HIF address bit used
          as column address bit 11 (10 in LPDDR2/LPDDR3 mode)  - Quarter bus width
          mode - Selects the HIF address bit used as column address bit 13 (11 in
          LPDDR2/LPDDR3 mode) Valid Range: 0 to 7, x, and 31. x indicates a valid
          value in the inline ECC configuration. Internal Base: 9 The selected HIF
          address bit is determined by adding the internal base to the value of this
          field. Note: Per JEDEC DDR2/3/mDDR specification, column address bit 10
          is reserved for indicating auto-precharge, and hence no source address bit
          can be mapped to column address bit 10. In LPDDR2/LPDDR3, there is a dedicated
          bit for auto-precharge in the CA bus and hence column bit 10 is used. In
          Inline ECC configuration (MEMC_INLINE_ECC=1) and Inline ECC mode is enabled
          (ECCCFG0.ecc_mode=4), the highest 3 column address bits must map to the
          highest 3 valid HIF address bits. If column bit 9 is the highest column
          address bit, it must map to the highest valid HIF address bit. (x = the
          highest valid HIF address bit - internal base) If column bit 9 is the second
          highest column address bit, it must map to the second highest valid HIF
          address bit. (x = the highest valid HIF address bit - 1 - internal base)
          If column bit 9 is the third highest column address bit, it must map to
          the third highest valid HIF address bit. (x = the highest valid HIF address
          bit - 2 - internal base) If unused, set to 31 and then this column address
          bit is set to 0. Programming Mode: Static"
    - :name: ADDRMAP4
      :addr: 132
      :doc: Address Map Register 4
      :fields:
      - :name: ADDRMAP_COL_B10
        :pos: 0
        :width: 5
        :type: rw
        :default: 0
        :doc: "  - Full bus width mode: Selects the HIF address bit used as column
          address bit 11 (10 in LPDDR2/LPDDR3 mode)  - Half bus width mode: Selects
          the HIF address bit used as column address bit 13 (11 in LPDDR2/LPDDR3 mode)
          \ - Quarter bus width mode: UNUSED. See later in this description for value
          you need to set to make it unused Valid Range: 0 to 7, x, and 31. x indicates
          a valid value in the inline ECC configuration. Internal Base: 10 The selected
          HIF address bit is determined by adding the internal base to the value of
          this field. Note: Per JEDEC DDR2/3/mDDR specification, column address bit
          10 is reserved for indicating auto-precharge, and hence no source address
          bit can be mapped to column address bit 10. In LPDDR2/LPDDR3, there is a
          dedicated bit for auto-precharge in the CA bus and hence column bit 10 is
          used. In Inline ECC configuration (MEMC_INLINE_ECC=1) and Inline ECC mode
          is enabled (ECCCFG0.ecc_mode=4), the highest 3 column address bits must
          map to the highest 3 valid HIF address bits. If column bit 10 is the highest
          column address bit, it must map to the highest valid HIF address bit. (x
          = the highest valid HIF address bit - internal base) If column bit 10 is
          the second highest column address bit, it must map to the second highest
          valid HIF address bit. (x = the highest valid HIF address bit - 1 - internal
          base) If column bit 10 is the third highest column address bit, it must
          map to the third highest valid HIF address bit. (x = the highest valid HIF
          address bit - 2 - internal base) If unused, set to 31 and then this column
          address bit is set to 0. Programming Mode: Static"
      - :name: ADDRMAP_COL_B11
        :pos: 8
        :width: 5
        :type: rw
        :default: 0
        :doc: "  - Full bus width mode - Selects the HIF address bit used as column
          address bit 13 (11 in LPDDR2/LPDDR3 mode)  - Half bus width mode - UNUSED.
          See later in this description for value you need to set to make it unused
          \ - Quarter bus width mode - UNUSED. See later in this description for value
          you need to set to make it unused Valid Range: 0 to 7, x, and 31. x indicates
          a valid value in the inline ECC configuration. Internal Base: 11 The selected
          HIF address bit is determined by adding the internal base to the value of
          this field. Note: Per JEDEC DDR2/3/mDDR specification, column address bit
          10 is reserved for indicating auto-precharge, and hence no source address
          bit can be mapped to column address bit 10. In LPDDR2/LPDDR3, there is a
          dedicated bit for auto-precharge in the CA bus and hence column bit 10 is
          used. In Inline ECC configuration (MEMC_INLINE_ECC=1) and Inline ECC mode
          is enabled (ECCCFG0.ecc_mode=4), the highest 3 column address bits must
          map to the highest 3 valid HIF address bits. If column bit 11 is the highest
          column address bit, it must map to the highest valid HIF address bit. (x
          = the highest valid HIF address bit - internal base) If column bit 11 is
          the second highest column address bit, it must map to the second highest
          valid HIF address bit. (x = the highest valid HIF address bit - 1 - internal
          base) If column bit 11 is the third highest column address bit, it must
          map to the third highest valid HIF address bit. (x = the highest valid HIF
          address bit - 2 - internal base) If unused, set to 31 and then this column
          address bit is set to 0. Programming Mode: Static"
    - :name: ADDRMAP5
      :addr: 133
      :doc: Address Map Register 5
      :fields:
      - :name: ADDRMAP_ROW_B0
        :pos: 0
        :width: 4
        :type: rw
        :default: 0
        :doc: 'Selects the HIF address bits used as row address bit 0. Valid Range:
          0 to 11 Internal Base: 6 The selected HIF address bit for each of the row
          address bits is determined by adding the internal base to the value of this
          field. Programming Mode: Static'
      - :name: ADDRMAP_ROW_B1
        :pos: 8
        :width: 4
        :type: rw
        :default: 0
        :doc: 'Selects the HIF address bits used as row address bit 1. Valid Range:
          0 to 11 Internal Base: 7 The selected HIF address bit for each of the row
          address bits is determined by adding the internal base to the value of this
          field. Programming Mode: Static'
      - :name: ADDRMAP_ROW_B2_10
        :pos: 16
        :width: 4
        :type: rw
        :default: 0
        :doc: 'Selects the HIF address bits used as row address bits 2 to 10. Valid
          Range: 0 to 11, and 15 Internal Base: 8 (for row address bit 2), 9 (for
          row address bit 3), 10 (for row address bit 4) and so on, increasing to
          16 (for row address bit 10) The selected HIF address bit for each of the
          row address bits is determined by adding the internal base to the value
          of this field. When set to 15, the values of row address bits 2 to 10 are
          defined by registers ADDRMAP9, ADDRMAP10, ADDRMAP11. Programming Mode: Static'
      - :name: ADDRMAP_ROW_B11
        :pos: 24
        :width: 4
        :type: rw
        :default: 0
        :doc: 'Selects the HIF address bit used as row address bit 11. Valid Range:
          0 to 11, and 15 Internal Base: 17 The selected HIF address bit is determined
          by adding the internal base to the value of this field. If unused, set to
          15 and then row address bit 11 is set to 0. Programming Mode: Static'
    - :name: ADDRMAP6
      :addr: 134
      :doc: Address Map Register 6
      :fields:
      - :name: ADDRMAP_ROW_B12
        :pos: 0
        :width: 4
        :type: rw
        :default: 0
        :doc: 'Selects the HIF address bit used as row address bit 12. Valid Range:
          0 to 11, and 15 Internal Base: 18 The selected HIF address bit is determined
          by adding the internal base to the value of this field. If unused, set to
          15 and then row address bit 12 is set to 0. Programming Mode: Static'
      - :name: ADDRMAP_ROW_B13
        :pos: 8
        :width: 4
        :type: rw
        :default: 0
        :doc: 'Selects the HIF address bit used as row address bit 13. Valid Range:
          0 to 11, and 15 Internal Base: 19 The selected HIF address bit is determined
          by adding the internal base to the value of this field. If unused, set to
          15 and then row address bit 13 is set to 0. Programming Mode: Static'
      - :name: ADDRMAP_ROW_B14
        :pos: 16
        :width: 4
        :type: rw
        :default: 0
        :doc: 'Selects the HIF address bit used as row address bit 14. Valid Range:
          0 to 11, and 15 Internal Base: 20 The selected HIF address bit is determined
          by adding the internal base to the value of this field. If unused, set to
          15 and then row address bit 14 is set to 0. Programming Mode: Static'
      - :name: ADDRMAP_ROW_B15
        :pos: 24
        :width: 4
        :type: rw
        :default: 0
        :doc: 'Selects the HIF address bit used as row address bit 15. Valid Range:
          0 to 11, and 15 Internal Base: 21 The selected HIF address bit is determined
          by adding the internal base to the value of this field. If unused, set to
          15 and then row address bit 15 is set to 0. Programming Mode: Static'
    - :name: ADDRMAP7
      :addr: 135
      :doc: Address Map Register 7
      :fields:
      - :name: ADDRMAP_ROW_B16
        :pos: 0
        :width: 4
        :type: rw
        :default: 0
        :doc: 'Selects the HIF address bit used as row address bit 16. Valid Range:
          0 to 11, and 15 Internal Base: 22 The selected HIF address bit is determined
          by adding the internal base to the value of this field. If unused, set to
          15 and then row address bit 16 is set to 0. Programming Mode: Static'
      - :name: ADDRMAP_ROW_B17
        :pos: 8
        :width: 4
        :type: rw
        :default: 0
        :doc: 'Selects the HIF address bit used as row address bit 17. Valid Range:
          0 to 11, and 15 Internal Base: 23 The selected HIF address bit is determined
          by adding the internal base to the value of this field. If unused, set to
          15 and then row address bit 17 is set to 0 for DDR4 or set to 1 for LPDDR4
          backward compability. Programming Mode: Static'
    - :name: ADDRMAP8
      :addr: 136
      :doc: Address Map Register 8
      :fields:
      - :name: ADDRMAP_BG_B0
        :pos: 0
        :width: 6
        :type: rw
        :default: 0
        :doc: 'Selects the HIF address bits used as bank group address bit 0. Valid
          Range: 0 to 32, and 63 Internal Base: 2 The selected HIF address bit for
          each of the bank group address bits is determined by adding the internal
          base to the value of this field. If unused, set to 63 and then bank group
          address bit 0 is set to 0. Programming Mode: Static'
      - :name: ADDRMAP_BG_B1
        :pos: 8
        :width: 6
        :type: rw
        :default: 0
        :doc: 'Selects the HIF address bits used as bank group address bit 1. Valid
          Range: 0 to 32, and 63 Internal Base: 3 The selected HIF address bit for
          each of the bank group address bits is determined by adding the internal
          base to the value of this field. If unused, set to 63 and then bank group
          address bit 1 is set to 0. Programming Mode: Static'
    - :name: ADDRMAP9
      :addr: 137
      :doc: Address Map Register 9
      :fields:
      - :name: ADDRMAP_ROW_B2
        :pos: 0
        :width: 4
        :type: rw
        :default: 0
        :doc: 'Selects the HIF address bits used as row address bit 2. Valid Range:
          0 to 11 Internal Base: 8 The selected HIF address bit for each of the row
          address bits is determined by adding the internal base to the value of this
          field. This register field is used only when ADDRMAP5.addrmap_row_b2_10
          is set to value 15. Programming Mode: Static'
      - :name: ADDRMAP_ROW_B3
        :pos: 8
        :width: 4
        :type: rw
        :default: 0
        :doc: 'Selects the HIF address bits used as row address bit 3. Valid Range:
          0 to 11 Internal Base: 9 The selected HIF address bit for each of the row
          address bits is determined by adding the internal base to the value of this
          field. This register field is used only when ADDRMAP5.addrmap_row_b2_10
          is set to value 15. Programming Mode: Static'
      - :name: ADDRMAP_ROW_B4
        :pos: 16
        :width: 4
        :type: rw
        :default: 0
        :doc: 'Selects the HIF address bits used as row address bit 4. Valid Range:
          0 to 11 Internal Base: 10 The selected HIF address bit for each of the row
          address bits is determined by adding the internal base to the value of this
          field. This register field is used only when ADDRMAP5.addrmap_row_b2_10
          is set to value 15. Programming Mode: Static'
      - :name: ADDRMAP_ROW_B5
        :pos: 24
        :width: 4
        :type: rw
        :default: 0
        :doc: 'Selects the HIF address bits used as row address bit 5. Valid Range:
          0 to 11 Internal Base: 11 The selected HIF address bit for each of the row
          address bits is determined by adding the internal base to the value of this
          field. This register field is used only when ADDRMAP5.addrmap_row_b2_10
          is set to value 15. Programming Mode: Static'
    - :name: ADDRMAP10
      :addr: 138
      :doc: Address Map Register 10
      :fields:
      - :name: ADDRMAP_ROW_B6
        :pos: 0
        :width: 4
        :type: rw
        :default: 0
        :doc: 'Selects the HIF address bits used as row address bit 6. Valid Range:
          0 to 11 Internal Base: 12 The selected HIF address bit for each of the row
          address bits is determined by adding the internal base to the value of this
          field. This register field is used only when ADDRMAP5.addrmap_row_b2_10
          is set to value 15. Programming Mode: Static'
      - :name: ADDRMAP_ROW_B7
        :pos: 8
        :width: 4
        :type: rw
        :default: 0
        :doc: 'Selects the HIF address bits used as row address bit 7. Valid Range:
          0 to 11 Internal Base: 13 The selected HIF address bit for each of the row
          address bits is determined by adding the internal base to the value of this
          field. This register field is used only when ADDRMAP5.addrmap_row_b2_10
          is set to value 15. Programming Mode: Static'
      - :name: ADDRMAP_ROW_B8
        :pos: 16
        :width: 4
        :type: rw
        :default: 0
        :doc: 'Selects the HIF address bits used as row address bit 8. Valid Range:
          0 to 11 Internal Base: 14 The selected HIF address bit for each of the row
          address bits is determined by adding the internal base to the value of this
          field. This register field is used only when ADDRMAP5.addrmap_row_b2_10
          is set to value 15. Programming Mode: Static'
      - :name: ADDRMAP_ROW_B9
        :pos: 24
        :width: 4
        :type: rw
        :default: 0
        :doc: 'Selects the HIF address bits used as row address bit 9. Valid Range:
          0 to 11 Internal Base: 15 The selected HIF address bit for each of the row
          address bits is determined by adding the internal base to the value of this
          field. This register field is used only when ADDRMAP5.addrmap_row_b2_10
          is set to value 15. Programming Mode: Static'
    - :name: ADDRMAP11
      :addr: 139
      :doc: Address Map Register 11
      :fields:
      - :name: ADDRMAP_ROW_B10
        :pos: 0
        :width: 4
        :type: rw
        :default: 0
        :doc: 'Selects the HIF address bits used as row address bit 10. Valid Range:
          0 to 11 Internal Base: 16 The selected HIF address bit for each of the row
          address bits is determined by adding the internal base to the value of this
          field. This register field is used only when ADDRMAP5.addrmap_row_b2_10
          is set to value 15. Programming Mode: Static'
    - :name: ODTCFG
      :addr: 144
      :doc: ODT Configuration Register
      :fields:
      - :name: RD_ODT_DELAY
        :pos: 2
        :width: 5
        :type: rw
        :default: 0
        :doc: 'Indicates the delay, in DFI PHY clock cycles, from issuing a read command
          to setting ODT values associated with that command. ODT setting must remain
          constant for the entire time that DQS is driven by the uMCTL2. Recommended
          values: DDR2:  - CL + AL - 4 (not DDR2-1066), CL + AL - 5 (DDR2-1066)    If
          (CL + AL - 4 &lt; 0), uMCTL2 does not support ODT for read operation. DDR3:  -
          CL - CWL DDR4:  - CL - CWL - RD_PREAMBLE + WR_PREAMBLE + DFITMG1.dfi_t_cmd_lat
          (to adjust for CAL mode)    WR_PREAMBLE = 1 (1tCK write preamble), 2 (2tCK
          write preamble) RD_PREAMBLE = 1 (1tCK read preamble), 2 (2tCK read preamble)
          If (CL - CWL - RD_PREAMBLE + WR_PREAMBLE) &lt; 0, uMCTL2 does not support
          ODT for read operation. LPDDR3:  - RL + RD(tDQSCK(min)/tCK) - 1 - RU(tODTon(max)/tCK)
          Unit: DFI PHY clock cycles. Programming Mode: Quasi-dynamic Group 1, Group
          4'
      - :name: RD_ODT_HOLD
        :pos: 8
        :width: 4
        :type: rw
        :default: 4
        :doc: 'DFI PHY clock cycles to hold ODT for a read command. The minimum supported
          value is 2. Recommended values: DDR2:  - BL8 - 0x6 (not DDR2-1066), 0x7
          (DDR2-1066)  - BL4 - 0x4 (not DDR2-1066), 0x5 (DDR2-1066) DDR3:  - BL8 -
          0x6 DDR4:  - BL8 - 5 + RD_PREAMBLE    RD_PREAMBLE = 1 (1tCK read preamble),
          2 (2tCK read preamble) LPDDR3:  - BL8 - 5 + RU(tDQSCK(max)/tCK) - RD(tDQSCK(min)/tCK)
          + RU(tODTon(max)/tCK) Unit: DFI PHY clock cycles. Programming Mode: Quasi-dynamic
          Group 1, Group 4'
      - :name: WR_ODT_DELAY
        :pos: 16
        :width: 5
        :type: rw
        :default: 0
        :doc: 'Indicates the delay, in DFI PHY clock cycles, from issuing a write
          command to setting ODT values associated with that command. ODT setting
          must remain constant for the entire time that DQS is driven by the uMCTL2.
          Recommended values: DDR2:  - CWL + AL - 3 (DDR2-400/533/667), CWL + AL -
          4 (DDR2-800), CWL + AL - 5 (DDR2-1066)    If (CWL + AL - 3  &lt; 0), uMCTL2
          does not support ODT for write operation.  DDR3:  - 0x0  DDR4:  - DFITMG1.dfi_t_cmd_lat
          (to adjust for CAL mode)   LPDDR3:  - WL - 1 - RU(tODTon(max)/tCK)) Unit:
          DFI PHY clock cycles. Programming Mode: Quasi-dynamic Group 1, Group 4'
      - :name: WR_ODT_HOLD
        :pos: 24
        :width: 4
        :type: rw
        :default: 4
        :doc: 'DFI PHY clock cycles to hold ODT for a write command. The minimum supported
          value is 2. Recommended values: DDR2:  - BL8 - 0x5 (DDR2-400/533/667), 0x6
          (DDR2-800), 0x7 (DDR2-1066)  - BL4 - 0x3 (DDR2-400/533/667), 0x4 (DDR2-800),
          0x5 (DDR2-1066) DDR3:  - BL8 - 0x6 DDR4:   - BL8 - 5 + WR_PREAMBLE + CRC_MODE    WR_PREAMBLE
          = 1 (1tCK write preamble), 2 (2tCK write preamble)    CRC_MODE = 0 (not
          CRC mode), 1 (CRC mode) LPDDR3:  - BL8 - 7 + RU(tODTon(max)/tCK) Unit: DFI
          PHY clock cycles. Programming Mode: Quasi-dynamic Group 1, Group 4'
    - :name: ODTMAP
      :addr: 145
      :doc: ODT/Rank Map Register
      :fields:
      - :name: RANK0_WR_ODT
        :pos: 0
        :width: 2
        :type: rw
        :default: 1
        :doc: 'Indicates which remote ODTs must be turned on during a write to rank
          0. Each rank has a remote ODT (in the SDRAM) which can be turned on by setting
          the appropriate bit here. Rank 0 is controlled by the LSB; rank 1 is controlled
          by bit next to the LSB, and so on. For each rank, set its bit to 1 to enable
          its ODT. Programming Mode: Static'
      - :name: RANK0_RD_ODT
        :pos: 4
        :width: 2
        :type: rw
        :default: 1
        :doc: 'Indicates which remote ODTs must be turned on during a read from rank
          0. Each rank has a remote ODT (in the SDRAM) which can be turned on by setting
          the appropriate bit here. Rank 0 is controlled by the LSB; rank 1 is controlled
          by bit next to the LSB, and so on. For each rank, set its bit to 1 to enable
          its ODT. Programming Mode: Static'
      - :name: RANK1_WR_ODT
        :pos: 8
        :width: 2
        :type: rw
        :default: 2
        :doc: 'Indicates which remote ODTs must be turned on during a write to rank
          1. Each rank has a remote ODT (in the SDRAM) which can be turned on by setting
          the appropriate bit here. Rank 0 is controlled by the LSB; rank 1 is controlled
          by bit next to the LSB, and so on. For each rank, set its bit to 1 to enable
          its ODT. Present only in configurations that have 2 or more ranks. Programming
          Mode: Static'
      - :name: RANK1_RD_ODT
        :pos: 12
        :width: 2
        :type: rw
        :default: 2
        :doc: 'Indicates which remote ODTs must be turned on during a read from rank
          1. Each rank has a remote ODT (in the SDRAM) which can be turned on by setting
          the appropriate bit here. Rank 0 is controlled by the LSB; rank 1 is controlled
          by bit next to the LSB, and so on. For each rank, set its bit to 1 to enable
          its ODT. Present only in configurations that have 2 or more ranks. Programming
          Mode: Static'
    - :name: SCHED
      :addr: 148
      :doc: Scheduler Control Register
      :fields:
      - :name: DIS_OPT_WRECC_COLLISION_FLUSH
        :pos: 0
        :width: 1
        :type: rw
        :default: 1
        :doc: 'In this release, this register bit is required to set to 1 in software
          unless otherwise advised by Synopsys. Programming Mode: Static'
      - :name: PREFER_WRITE
        :pos: 1
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Sets if the bank selector prefers writes over reads. FOR DEBUG ONLY.
          Programming Mode: Static'
      - :name: PAGECLOSE
        :pos: 2
        :width: 1
        :type: rw
        :default: 1
        :doc: 'Sets if bank is kept open only while there are page hit transactions
          available in the CAM to that bank or if the bank remains open until there
          is a need to close it. FOR PERFORMANCE ONLY. Programming Mode: Quasi-dynamic
          Group 3'
      - :name: AUTOPRE_RMW
        :pos: 7
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Selects behavior of hif_cmd_autopre if a RMW is received on HIF with
          hif_cmd_autopre=1 Programming Mode: Static'
      - :name: LPR_NUM_ENTRIES
        :pos: 8
        :width: 5
        :type: rw
        :default: 16
        :doc: 'Number of entries in the low priority transaction store is this value
          + 1. (MEMC_NO_OF_ENTRY - (SCHED.lpr_num_entries + 1)) is the number of entries
          available for the high priority transaction store. Setting this to maximum
          value allocates all entries to low priority transaction store. Setting this
          to 0 allocates 1 entry to low priority transaction store and the rest to
          high priority transaction store. Note: In ECC configurations, the numbers
          of write and low priority read credits issued is one less than in the non-ECC
          case. One entry each is reserved in the write and low-priority read CAMs
          for storing the RMW requests arising out of single bit error correction
          RMW operation. Programming Mode: Static'
      - :name: GO2CRITICAL_HYSTERESIS
        :pos: 16
        :width: 8
        :type: rw
        :default: 0
        :doc: 'UNUSED. Programming Mode: Static'
      - :name: RDWR_IDLE_GAP
        :pos: 24
        :width: 7
        :type: rw
        :default: 0
        :doc: 'When the preferred transaction store is empty for these many clock
          cycles, switch to the alternate transaction store if it is non-empty. The
          read transaction store (both high and low priority) is the default preferred
          transaction store and the write transaction store is the alternative store.
          When prefer write over read is set this is reversed. 0x0 is a legal value
          for this register. When set to 0x0, the transaction store switching happens
          immediately when the switching conditions become true. FOR PERFORMANCE ONLY.
          Unit: DFI clock cycles. Programming Mode: Static'
    - :name: SCHED1
      :addr: 149
      :doc: Scheduler Control Register 1
      :fields:
      - :name: PAGECLOSE_TIMER
        :pos: 0
        :width: 8
        :type: rw
        :default: 0
        :doc: 'This field works in conjunction with SCHED.pageclose.It only has meaning
          if SCHED.pageclose==1. If SCHED.pageclose==1 and pageclose_timer==0, then
          an auto-precharge may be scheduled for last read or write command in the
          CAM with a bank and page hit. Note, sometimes an explicit precharge is scheduled
          instead of the auto-precharge. For more information,see SCHED.pageclose.
          If SCHED.pageclose==1 and pageclose_timer&gt;0, then an auto-precharge is
          not scheduled for last read or write command in the CAM with a bank and
          page hit. Instead, a timer is started, with pageclose_timer as the initial
          value. There is a timer on a per bank basis. The timer decrements unless
          the next read or write in the CAM to a bank is a page hit. It gets reset
          to pageclose_timer value if the next read or write in the CAM to a bank
          is a page hit. Once the timer has reached zero, an explcit precharge is
          attempted to be scheduled. Unit: DFI clock cycles. Programming Mode: Static'
    - :name: PERFHPR1
      :addr: 151
      :doc: High Priority Read CAM Register 1
      :fields:
      - :name: HPR_MAX_STARVE
        :pos: 0
        :width: 16
        :type: rw
        :default: 1
        :doc: 'Indicates the number of DFI clocks that the HPR queue can be starved
          before it goes critical. The minimum valid functional value for this register
          is 0x1. Programming it to 0x0 disables the starvation functionality. During
          normal operation, this function must not be disabled as it causes excessive
          latencies. FOR PERFORMANCE ONLY. Unit: DFI clock cycles. Programming Mode:
          Quasi-dynamic Group 3'
      - :name: HPR_XACT_RUN_LENGTH
        :pos: 24
        :width: 8
        :type: rw
        :default: 15
        :doc: 'Indicates the number of transactions that are serviced once the HPR
          queue goes critical is the smaller of:  - (a) This number  - (b) Number
          of transactions available   Unit: Transaction. FOR PERFORMANCE ONLY. Programming
          Mode: Quasi-dynamic Group 3'
    - :name: PERFLPR1
      :addr: 153
      :doc: Low Priority Read CAM Register 1
      :fields:
      - :name: LPR_MAX_STARVE
        :pos: 0
        :width: 16
        :type: rw
        :default: 127
        :doc: 'Indicates the number of DFI clocks that the LPR queue can be starved
          before it goes critical. The minimum valid functional value for this register
          is 0x1. Programming it to 0x0 disables the starvation functionality. During
          normal operation, this function must not be disabled as it causes excessive
          latencies. FOR PERFORMANCE ONLY. Unit: DFI clock cycles. Programming Mode:
          Quasi-dynamic Group 3'
      - :name: LPR_XACT_RUN_LENGTH
        :pos: 24
        :width: 8
        :type: rw
        :default: 15
        :doc: 'Indicates the number of transactions that are serviced once the LPR
          queue goes critical is the smaller of:  - (a) This number  - (b) Number
          of transactions available Unit: Transaction. FOR PERFORMANCE ONLY. Programming
          Mode: Quasi-dynamic Group 3'
    - :name: PERFWR1
      :addr: 155
      :doc: Write CAM Register 1
      :fields:
      - :name: W_MAX_STARVE
        :pos: 0
        :width: 16
        :type: rw
        :default: 127
        :doc: 'Indicates the number of DFI clocks that the WR queue can be starved
          before it goes critical. The minimum valid functional value for this register
          is 0x1. Programming it to 0x0 disables the starvation functionality. During
          normal operation, this function must not be disabled as it causes excessive
          latencies. FOR PERFORMANCE ONLY. Unit: DFI clock cycles. Programming Mode:
          Quasi-dynamic Group 3'
      - :name: W_XACT_RUN_LENGTH
        :pos: 24
        :width: 8
        :type: rw
        :default: 15
        :doc: 'Indicates the number of transactions that are serviced once the WR
          queue goes critical is the smaller of:  - (a) This number   - (b) Number
          of transactions available Unit: Transaction. FOR PERFORMANCE ONLY. Programming
          Mode: Quasi-dynamic Group 3'
    - :name: DBG0
      :addr: 192
      :doc: Debug Register 0
      :fields:
      - :name: DIS_WC
        :pos: 0
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Disables Write combine. FOR DEBUG ONLY. Programming Mode: Static'
      - :name: DIS_COLLISION_PAGE_OPT
        :pos: 4
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Sets auto-precharge for the flushed command in a collision case. Collision
          cases are write followed by read to same address, read followed by write
          to same address, or write followed by write to same address with DBG0.dis_wc
          bit = 1 (where same address comparisons exclude the two address bits representing
          critical word). FOR DEBUG ONLY. Programming Mode: Static'
      - :name: DIS_MAX_RANK_RD_OPT
        :pos: 6
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Indicates the disable optimized max_rank_rd and max_logical_rank_rd
          feature. This register is for debug purpose only. Programming Mode: Static'
      - :name: DIS_MAX_RANK_WR_OPT
        :pos: 7
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Indicates the disable optimized max_rank_wr and max_logical_rank_wr
          feature. This register is for debug purpose only. Programming Mode: Static'
    - :name: DBG1
      :addr: 193
      :doc: Debug Register 1
      :fields:
      - :name: DIS_DQ
        :pos: 0
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Sets uMCTL2 to not de-queue any transactions from the CAM. Bypass is
          also disabled. All transactions are queued in the CAM. No reads or writes
          are issued to SDRAM as long as this is asserted. This bit may be used to
          prevent reads or writes being issued by the uMCTL2, which makes it safe
          to modify certain register fields associated with reads and writes (For
          more information, see Programming chapter). After setting this bit, it is
          strongly recommended to poll DBGCAM.wr_data_pipeline_empty and DBGCAM.rd_data_pipeline_empty,
          before making changes to any registers which affect reads and writes. This
          ensures that the relevant logic in the DDRC is idle. This bit is intended
          to be switched on-the-fly. Programming Mode: Dynamic'
      - :name: DIS_HIF
        :pos: 1
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Asserts the HIF command signal hif_cmd_stall. uMCTL2 ignores the hif_cmd_valid
          and all other associated request signals. This bit is intended to be switched
          on-the-fly. Programming Mode: Dynamic'
    - :name: DBGCAM
      :addr: 194
      :doc: CAM Debug Register
      :fields:
      - :name: DBG_HPR_Q_DEPTH
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: 'This field indicates the high priority read queue depth. FOR DEBUG
          ONLY. Programming Mode: Dynamic'
      - :name: DBG_LPR_Q_DEPTH
        :pos: 8
        :width: 6
        :type: ro
        :default: 0
        :doc: 'This field indicates the low priority read queue depth. The last entry
          of Lpr queue is reserved for ECC SCRUB operation. This entry is not included
          in the calculation of the queue depth. FOR DEBUG ONLY Programming Mode:
          Dynamic'
      - :name: DBG_W_Q_DEPTH
        :pos: 16
        :width: 6
        :type: ro
        :default: 0
        :doc: 'This field indicates the Write queue depth. The last entry of WR queue
          is reserved for ECC SCRUB operation. This entry is not included in the calculation
          of the queue depth. FOR DEBUG ONLY Programming Mode: Dynamic'
      - :name: DBG_STALL
        :pos: 24
        :width: 1
        :type: ro
        :default: 0
        :doc: 'Stall. FOR DEBUG ONLY. Programming Mode: Dynamic'
      - :name: DBG_RD_Q_EMPTY
        :pos: 25
        :width: 1
        :type: ro
        :default: 0
        :doc: 'This bit indicates that all the Read command queues and Read data buffers
          inside DDRC are empty. This register is to be used for debug purpose.  An
          example use-case scenario: When the controller enters self-refresh using
          the Low-Power entry sequence, controller is expected to have executed all
          the commands in its queues and the write and read data drained. Hence this
          register must be 1 at that time. FOR DEBUG ONLY Programming Mode: Dynamic'
      - :name: DBG_WR_Q_EMPTY
        :pos: 26
        :width: 1
        :type: ro
        :default: 0
        :doc: 'This bit indicates that all the Write command queues and Write data
          buffers inside DDRC are empty. This register is to be used for debug purpose.  An
          example use-case scenario: When the controller enters self-refresh using
          the Low-Power entry sequence, controller is expected to have executed all
          the commands in its queues and the write and read data drained. Hence this
          register must be 1 at that time. FOR DEBUG ONLY Programming Mode: Dynamic'
      - :name: RD_DATA_PIPELINE_EMPTY
        :pos: 28
        :width: 1
        :type: ro
        :default: 0
        :doc: 'This bit indicates that the read data pipeline on the DFI interface
          is empty. This register is intended to be polled at least twice after setting
          DBG1.dis_dq, to ensure that all remaining commands/data have completed.
          Programming Mode: Dynamic'
      - :name: WR_DATA_PIPELINE_EMPTY
        :pos: 29
        :width: 1
        :type: ro
        :default: 0
        :doc: 'This bit indicates that the write data pipeline on the DFI interface
          is empty. This register is intended to be polled at least twice after setting
          DBG1.dis_dq, to ensure that all remaining commands/data have completed.
          Programming Mode: Dynamic'
    - :name: DBGCMD
      :addr: 195
      :doc: Command Debug Register
      :fields:
      - :name: RANK0_REFRESH
        :pos: 0
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Requests a refresh to rank 0. Writing to this bit causes DBGSTAT.rank0_refresh_busy
          to be set. When DBGSTAT.rank0_refresh_busy is cleared, the command has been
          stored in uMCTL2.  For 3DS configuration, refresh is sent to rank index
          0.  This operation can be performed only when RFSHCTL3.dis_auto_refresh=1.
          It is recommended NOT to set this register bit if in Init or Deep power-down
          operating modes or Maximum Power Saving Mode. Programming Mode: Dynamic'
      - :name: RANK1_REFRESH
        :pos: 1
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Requests a refresh to rank 1. Writing to this bit causes DBGSTAT.rank1_refresh_busy
          to be set. When DBGSTAT.rank1_refresh_busy is cleared, the command has been
          stored in uMCTL2.  For 3DS configuration, refresh is sent to rank index
          1.  This operation can be performed only when RFSHCTL3.dis_auto_refresh=1.
          It is recommended NOT to set this register bit if in Init or Deep power-down
          operating modes or Maximum Power Saving Mode. Programming Mode: Dynamic'
      - :name: ZQ_CALIB_SHORT
        :pos: 4
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Requests a ZQCS (ZQ calibration short)/MPC(ZQ calibration) command
          to the SDRAM. This operation can be performed only when ZQCTL0.dis_auto_zq=1.
          It is recommended NOT to set this register bit if in Init, in self-refresh(except
          LPDDR4) or SR-Powerdown(LPDDR4) or Deep power-down operating modes or Maximum
          Power Saving Mode. For self-refresh(except LPDDR4) or SR-Powerdown(LPDDR4)
          it is scheduled after SR(except LPDDR4) or SPRD(LPDDR4) has been exited.
          For Deep power down and Maximum Power Saving Mode, it is not scheduled,
          although DBGSTAT.zq_calib_short_busy is de-asserted. When this request is
          stored in the uMCTL2, the bit is automatically cleared. Programming Mode:
          Dynamic'
      - :name: CTRLUPD
        :pos: 5
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Requests a dfi_ctrlupd_req to the PHY. This operation must only be
          performed when DFIUPD0.dis_auto_ctrlupd=1. When this request is stored in
          the uMCTL2, the bit is automatically cleared. Programming Mode: Dynamic'
    - :name: DBGSTAT
      :addr: 196
      :doc: Status Debug Register
      :fields:
      - :name: RANK0_REFRESH_BUSY
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: 'SoC might initiate a rank0_refresh operation (refresh operation to
          rank 0) only if this signal is low. This signal goes high in the clock after
          DBGCMD.rank0_refresh is set to one. It goes low when the rank0_refresh operation
          is stored in the uMCTL2. It is recommended not to perform rank0_refresh
          operations when this signal is high. Programming Mode: Dynamic'
      - :name: RANK1_REFRESH_BUSY
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: 'SoC might initiate a rank1_refresh operation (refresh operation to
          rank 1) only if this signal is low. This signal goes high in the clock after
          DBGCMD.rank1_refresh is set to one. It goes low when the rank1_refresh operation
          is stored in the uMCTL2. It is recommended not to perform rank1_refresh
          operations when this signal is high. Programming Mode: Dynamic'
      - :name: ZQ_CALIB_SHORT_BUSY
        :pos: 4
        :width: 1
        :type: ro
        :default: 0
        :doc: 'SoC might initiate a ZQCS (ZQ calibration short) operation only if
          this signal is low. This signal goes high in the clock after the uMCTL2
          accepts the ZQCS request. It goes low when the ZQCS operation is initiated
          in the uMCTL2. It is recommended not to perform ZQCS operations when this
          signal is high. Programming Mode: Dynamic'
      - :name: CTRLUPD_BUSY
        :pos: 5
        :width: 1
        :type: ro
        :default: 0
        :doc: 'SoC might initiate a ctrlupd operation only if this signal is low.
          This signal goes high in the clock after the uMCTL2 accepts the ctrlupd
          request. It goes low when the ctrlupd operation is initiated in the uMCTL2.
          It is recommended not to perform ctrlupd operations when this signal is
          high. Programming Mode: Dynamic'
    - :name: DBGCAM1
      :addr: 198
      :doc: CAM Debug Register 1
      :fields:
      - :name: DBG_WRECC_Q_DEPTH
        :pos: 0
        :width: 6
        :type: ro
        :default: 0
        :doc: 'This field indicates the write ECC queue depth. FOR DEBUG ONLY. Programming
          Mode: Dynamic'
    - :name: SWCTL
      :addr: 200
      :doc: Software Register Programming Control Enable
      :fields:
      - :name: SW_DONE
        :pos: 0
        :width: 1
        :type: rw
        :default: 1
        :doc: 'Enables quasi-dynamic register programming outside reset. Programming
          Mode: Dynamic'
    - :name: SWSTAT
      :addr: 201
      :doc: Software Register Programming Control Status
      :fields:
      - :name: SW_DONE_ACK
        :pos: 0
        :width: 1
        :type: ro
        :default: 1
        :doc: 'Register programming done. This register is the echo of SWCTL.sw_done.
          Wait for sw_done value 1 to propagate to sw_done_ack at the end of the programming
          sequence to ensure that the correct registers values are propagated to the
          destination clock domains. Programming Mode: Static'
    - :name: SWCTLSTATIC
      :addr: 202
      :doc: Static Registers Write Enable
      :fields:
      - :name: SW_STATIC_UNLOCK
        :pos: 0
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Enables static register programming outside reset. Note: This ability
          is not supported. Programming Mode: Dynamic'
    - :name: POISONCFG
      :addr: 219
      :doc: AXI Poison Configuration Register. Common for all AXI ports.
      :fields:
      - :name: WR_POISON_SLVERR_EN
        :pos: 0
        :width: 1
        :type: rw
        :default: 1
        :doc: 'Sets SLVERR response for write transaction poisoning. Programming Mode:
          Dynamic'
      - :name: WR_POISON_INTR_EN
        :pos: 4
        :width: 1
        :type: rw
        :default: 1
        :doc: 'Sets interrupts for write transaction poisoning. Programming Mode:
          Dynamic'
      - :name: WR_POISON_INTR_CLR
        :pos: 8
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Interrupt clear for write transaction poisoning. Allow 2/3 clock cycles
          for correct value to propagate to controller logic and clear the interrupts.
          uMCTL2 automatically clears this bit Programming Mode: Dynamic'
      - :name: RD_POISON_SLVERR_EN
        :pos: 16
        :width: 1
        :type: rw
        :default: 1
        :doc: 'Sets SLVERR response for read transaction poisoning. Programming Mode:
          Dynamic'
      - :name: RD_POISON_INTR_EN
        :pos: 20
        :width: 1
        :type: rw
        :default: 1
        :doc: 'Sets interrupts for read transaction poisoning. Programming Mode: Dynamic'
      - :name: RD_POISON_INTR_CLR
        :pos: 24
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Interrupt clear for read transaction poisoning. Allow 2/3 clock cycles
          for correct value to propagate to controller logic and clear the interrupts.
          uMCTL2 automatically clears this bit Programming Mode: Dynamic'
    - :name: POISONSTAT
      :addr: 220
      :doc: AXI Poison Status Register
      :fields:
      - :name: WR_POISON_INTR_0
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: 'Write transaction poisoning error interrupt for port 0. This register
          is a APB clock copy (double register synchronizer) of the interrupt asserted
          when a transaction is poisoned on the corresponding AXI port''s write address
          channel. Bit 0 corresponds to Port 0, and so on. Interrupt is cleared by
          register wr_poison_intr_clr, then value propagated to APB clock. Programming
          Mode: Dynamic'
      - :name: WR_POISON_INTR_1
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: 'Write transaction poisoning error interrupt for port 1. This register
          is a APB clock copy (double register synchronizer) of the interrupt asserted
          when a transaction is poisoned on the corresponding AXI port''s write address
          channel. Bit 0 corresponds to Port 0, and so on. Interrupt is cleared by
          register wr_poison_intr_clr, then value propagated to APB clock. Programming
          Mode: Dynamic'
      - :name: WR_POISON_INTR_2
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: 'Write transaction poisoning error interrupt for port 2. This register
          is a APB clock copy (double register synchronizer) of the interrupt asserted
          when a transaction is poisoned on the corresponding AXI port''s write address
          channel. Bit 0 corresponds to Port 0, and so on. Interrupt is cleared by
          register wr_poison_intr_clr, then value propagated to APB clock. Programming
          Mode: Dynamic'
      - :name: RD_POISON_INTR_0
        :pos: 16
        :width: 1
        :type: ro
        :default: 0
        :doc: 'Read transaction poisoning error interrupt for port 0. This register
          is a APB clock copy (double register synchronizer) of the interrupt asserted
          when a transaction is poisoned on the corresponding AXI port''s read address
          channel. Bit 0 corresponds to Port 0, and so on. Interrupt is cleared by
          register rd_poison_intr_clr, then value propagated to APB clock. Programming
          Mode: Dynamic'
      - :name: RD_POISON_INTR_1
        :pos: 17
        :width: 1
        :type: ro
        :default: 0
        :doc: 'Read transaction poisoning error interrupt for port 1. This register
          is a APB clock copy (double register synchronizer) of the interrupt asserted
          when a transaction is poisoned on the corresponding AXI port''s read address
          channel. Bit 0 corresponds to Port 0, and so on. Interrupt is cleared by
          register rd_poison_intr_clr, then value propagated to APB clock. Programming
          Mode: Dynamic'
      - :name: RD_POISON_INTR_2
        :pos: 18
        :width: 1
        :type: ro
        :default: 0
        :doc: 'Read transaction poisoning error interrupt for port 2. This register
          is a APB clock copy (double register synchronizer) of the interrupt asserted
          when a transaction is poisoned on the corresponding AXI port''s read address
          channel. Bit 0 corresponds to Port 0, and so on. Interrupt is cleared by
          register rd_poison_intr_clr, then value propagated to APB clock. Programming
          Mode: Dynamic'
    - :name: ADVECCINDEX
      :addr: 221
      :doc: Advanced ECC Index Register
      :fields:
      - :name: ECC_SYNDROME_SEL
        :pos: 0
        :width: 3
        :type: rw
        :default: 0
        :doc: 'Selector of which DRAM beat data output to ECCCSYN0/1/2 as well as
          ECCUSYN. In Advanced ECC, the syndrome consists of number of DRAM beats.
          This register selects which beats of data is output to ECCCSYN0/1/2 and
          ECCUSYN0/1/2 registers. For MEMC_ECC_SUPPORT = 3, can only select the lower
          64 bits data and the 16bits ECC of an RS(18,16,8) code, as the higher 64
          bits data are padded with 64''h0, no need to read. Programming Mode: Quasi-dynamic
          Group 1'
      - :name: ECC_ERR_SYMBOL_SEL
        :pos: 3
        :width: 2
        :type: rw
        :default: 0
        :doc: 'Selector of which error symbol''s status output to ADVECCSTAT.advecc_err_symbol_pos
          and advecc_err_symbol_bits. The default is first error symbol. The value
          must be less than ADVECCSTAT.advecc_num_err_symbol. In MEMC_ECC_SUPPORT
          == 2,for frequency ratio 1:1 mode, can only select 0, for frequency ratio
          1:2 mode, can select 0 or 1. In MEMC_ECC_SUPPORT == 3,for frequency ratio
          1:1 mode, can only select 0 or 1, for frequency ratio 1:2 mode, can select
          0, 1, 2 or 3. Programming Mode: Quasi-dynamic Group 1'
      - :name: ECC_POISON_BEATS_SEL
        :pos: 5
        :width: 4
        :type: rw
        :default: 0
        :doc: 'Selector of which DRAM beat''s poison pattern is set by ECCPOISONPAT0/1/2
          registers. For frequency ratio 1:1 mode, 2 DRAM beats can be poisoned. Set
          ecc_poison_beats_sel to 0 and given ECCPOISONPAT0/1/2 to set 1st beat''s
          poison pattern. Set ecc_poison_beats_sel to 1 and given ECCPOISONPAT0/1/2
          to set 2nd beat''s poison pattern. For frequency ratio 1:2 mode, 4 DRAM
          beats can be poisoned. Set ecc_poison_beats_sel from 0~3 to set 1st to 4th
          beat''s poison pattern. For MEMC_ECC_SUPPORT == 3, can only poison the lower
          64 bits data and the 16bits ECC of an RS(18,16,8) code, as the higher 64
          bits data are padded with 64''h0, no need to poison.  The other value is
          reserved. Programming Mode: Quasi-dynamic Group 1'
    - :name: ECCPOISONPAT0
      :addr: 223
      :doc: ECC Poison Pattern 0 Register
      :fields:
      - :name: ECC_POISON_DATA_31_0
        :pos: 0
        :width: 32
        :type: rw
        :default: 0
        :doc: 'Indicates the poison pattern for DRAM data[31:0]. setting this bit
          to 1 indicates poison (invert) corresponding DRAM bit. It is indirect register.
          Selector is ADVECCINDEX.ecc_poison_beats_sel. Programming Mode: Quasi-dynamic
          Group 3'
    - :name: ECCPOISONPAT2
      :addr: 225
      :doc: ECC Poison Pattern 2 Register
      :fields:
      - :name: ECC_POISON_DATA_71_64
        :pos: 0
        :width: 8
        :type: rw
        :default: 0
        :doc: 'Indicates the poison pattern for DRAM data[71:64].     Setting this
          bit to 1 indicates poison (invert) corresponding DRAM bit. It is indirect
          register. Selector is ADVECCINDEX.ecc_poison_beats_sel. Programming Mode:
          Quasi-dynamic Group 3'
    - :name: ECCAPSTAT
      :addr: 226
      :doc: Address protection within ECC Status Register
      :fields:
      - :name: ECC_AP_ERR
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: 'Indicates the number of ECC errors (correctable/uncorrectable) within
          one burst exceeded the threshold(ECCCFG0.ecc_ap_err_threshold). Programming
          Mode: Static'
  - :name: UMCTL2_MP
    :offset: 254
    :registers:
    - :name: PSTAT
      :addr: 1
      :doc: Port Status Register
      :fields:
      - :name: RD_PORT_BUSY_0
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: 'Indicates if there are outstanding reads for AXI port 0. Programming
          Mode: Dynamic'
      - :name: RD_PORT_BUSY_1
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: 'Indicates if there are outstanding reads for AXI port 1. Programming
          Mode: Dynamic'
      - :name: RD_PORT_BUSY_2
        :pos: 2
        :width: 1
        :type: ro
        :default: 0
        :doc: 'Indicates if there are outstanding reads for AXI port 2. Programming
          Mode: Dynamic'
      - :name: WR_PORT_BUSY_0
        :pos: 16
        :width: 1
        :type: ro
        :default: 0
        :doc: 'Indicates if there are outstanding writes for AXI port 0. Programming
          Mode: Dynamic'
      - :name: WR_PORT_BUSY_1
        :pos: 17
        :width: 1
        :type: ro
        :default: 0
        :doc: 'Indicates if there are outstanding writes for AXI port 1. Programming
          Mode: Dynamic'
      - :name: WR_PORT_BUSY_2
        :pos: 18
        :width: 1
        :type: ro
        :default: 0
        :doc: 'Indicates if there are outstanding writes for AXI port 2. Programming
          Mode: Dynamic'
    - :name: PCCFG
      :addr: 2
      :doc: Port Common Configuration Register
      :fields:
      - :name: GO2CRITICAL_EN
        :pos: 0
        :width: 1
        :type: rw
        :default: 0
        :doc: 'If enabled, sets co_gs_go2critical_wr and co_gs_go2critical_lpr/co_gs_go2critical_hpr
          signals going to DDRC based on urgent input (awurgent, arurgent) coming
          from AXI master. If disabled, co_gs_go2critical_wr and co_gs_go2critical_lpr/co_gs_go2critical_hpr
          signals at DDRC are driven to 1b''0. For uPCTL2, this register field must
          be set to 0. Programming Mode: Static'
      - :name: PAGEMATCH_LIMIT
        :pos: 4
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Page match four limit. Programming Mode: Static'
      - :name: BL_EXP_MODE
        :pos: 8
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Burst length expansion mode. This applies to both reads and writes.
          When MSTR.data_bus_width==00, setting bl_exp_mode to 1 has no effect. This
          can be used in order to avoid or minimize t_ccd_l penalty in DDR4 and t_ccd_mw
          penalty in LPDDR4. Hence, bl_exp_mode=1 is only recommended if DDR4 or LPDDR4.
          Note that if DBICTL.dm_en=0, functionality is not supported in the following
          cases:  - MSTR.data_bus_width=01, MEMC_BURST_LENGTH=8 and MSTR.burst_rdwr=1000
          (LPDDR4 only)  - MSTR.data_bus_width=01, MEMC_BURST_LENGTH=4 and MSTR.burst_rdwr=0100
          (DDR4 only), with either MSTR.burstchop=0 or CRCPARCTL1.crc_enable=1 Functionality
          is also not supported if Data Channel Interleave is enabled. Programming
          Mode: Static'
    - :name: PCFGR_0
      :addr: 3
      :doc: Port n Configuration Read Register
      :fields:
      - :name: RD_PORT_PRIORITY
        :pos: 0
        :width: 10
        :type: rw
        :default: 0
        :doc: 'Determines the initial load value of read aging counters. These counters
          are parallel loaded after reset, or after each grant to the corresponding
          port.  The aging counters down-count every clock cycle where the port is
          requesting but not granted. The higher significant 5-bits of the read aging
          counter sets the priority of the read channel of a given port. Port''s priority
          increases as the higher significant 5-bits of the counter starts to decrease.  When
          the aging counter becomes 0, the corresponding port channel has the highest
          priority level (timeout condition - Priority0). For multi-port configurations,
          the aging counters cannot be used to set port priorities when external dynamic
          priority  inputs (arqos) are enabled (timeout is still applicable). For
          single port configurations, the aging counters are only used when they timeout
          (become 0) to force read-write direction switching.  In this case, external
          dynamic priority input, arqos (for reads only) can still be used to set
          the DDRC read priority (2 priority levels: low priority read - LPR, high
          priority read - HPR) on a command by command basis. Note: The two LSBs of
          this register field are tied internally to 2''b00. Programming Mode: Static'
      - :name: RD_PORT_AGING_EN
        :pos: 12
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Sets aging function for the read channel of the port. Programming Mode:
          Static'
      - :name: RD_PORT_URGENT_EN
        :pos: 13
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Sets the AXI urgent sideband signal (arurgent). When enabled and arurgent
          is asserted by the master, that port becomes the highest priority and co_gs_go2critical_lpr/co_gs_go2critical_hpr
          signal to DDRC is asserted if enabled in PCCFG.go2critical_en register.
          Note that arurgent signal can be asserted anytime and as long as required
          which is independent of address handshaking (it is not associated with any
          particular command). Programming Mode: Static'
      - :name: RD_PORT_PAGEMATCH_EN
        :pos: 14
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Sets the Page Match feature. If enabled, once a requesting port is
          granted, the port is continued to be granted if the following immediate
          commands are to the same memory page (same rank, same bank and same row).
          See also related PCCFG.pagematch_limit register. Programming Mode: Static'
    - :name: PCFGW_0
      :addr: 4
      :doc: Port n Configuration Write Register
      :fields:
      - :name: WR_PORT_PRIORITY
        :pos: 0
        :width: 10
        :type: rw
        :default: 0
        :doc: 'Determines the initial load value of write aging counters. These counters
          are parallel loaded after reset, or after each grant to the corresponding
          port. The aging counters down-count every clock cycle where the port is
          requesting but not granted. The higher significant 5-bits of the write aging
          counter sets the initial priority of the write channel of a given port.
          Port''s priority increases as the higher significant 5-bits of the counter
          starts to decrease. When the aging counter becomes 0, the corresponding
          port channel has the highest priority level. For multi-port configurations,
          the aging counters cannot be used to set port priorities when external dynamic
          priority  inputs (awqos) are enabled (timeout is still applicable). For
          single port configurations, the aging counters are only used when they timeout
          (become 0) to force read-write direction switching.  Note: The two LSBs
          of this register field are tied internally to 2''b00. Programming Mode:
          Static'
      - :name: WR_PORT_AGING_EN
        :pos: 12
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Sets aging function for the write channel of the port. Programming
          Mode: Static'
      - :name: WR_PORT_URGENT_EN
        :pos: 13
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Sets the AXI urgent sideband signal (awurgent). When enabled and awurgent
          is asserted by the master, that port becomes the highest priority and co_gs_go2critical_wr
          signal to DDRC is asserted if enabled in PCCFG.go2critical_en register.
          Note that awurgent signal can be asserted anytime and as long as required
          which is independent of address handshaking (it is not associated with any
          particular command). Programming Mode: Static'
      - :name: WR_PORT_PAGEMATCH_EN
        :pos: 14
        :width: 1
        :type: rw
        :default: 1
        :doc: 'Sets the Page Match feature. If enabled, once a requesting port is
          granted, the port is continued to be granted if the following immediate
          commands are to the same memory page (same rank, same bank and same row).
          See also related PCCFG.pagematch_limit register. Programming Mode: Static'
    - :name: PCTRL_0
      :addr: 38
      :doc: Port n Control Register
      :fields:
      - :name: PORT_EN
        :pos: 0
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Enables AXI port n. Programming Mode: Dynamic'
    - :name: PCFGQOS0_0
      :addr: 39
      :doc: Port n Read QoS Configuration Register 0
      :fields:
      - :name: RQOS_MAP_LEVEL1
        :pos: 0
        :width: 4
        :type: rw
        :default: 0
        :doc: 'Separation level1 indicating the end of region0 mapping; start of region0
          is 0. Possible values for level1 are 0 to 13 (for dual RAQ) or 0 to 14 (for
          single RAQ) which corresponds to arqos.  Note that for PA, arqos values
          are used directly as port priorities, where the higher the value corresponds
          to higher port priority. All of the map_level* registers must be set to
          distinct values. Programming Mode: Quasi-dynamic Group 3'
      - :name: RQOS_MAP_REGION0
        :pos: 16
        :width: 2
        :type: rw
        :default: 0
        :doc: 'This bit field indicates the traffic class of region 0. Valid values
          are:  - 0 - LPR  - 1 - VPR  - 2 - HPR For dual address queue configurations,
          region 0 maps to the blue address queue. In this case, valid values are:  0:
          LPR and 1: VPR only. When VPR support is disabled (UMCTL2_VPR_EN = 0) and
          traffic class of region0 is set to 1 (VPR), VPR traffic is aliased to LPR
          traffic. Programming Mode: Quasi-dynamic Group 3'
      - :name: RQOS_MAP_REGION1
        :pos: 20
        :width: 2
        :type: rw
        :default: 0
        :doc: 'This bit field indicates the traffic class of region 1. Valid values
          are:  - 0 - LPR  - 1 - VPR  - 2 - HPR  For dual address queue configurations,
          region1 maps to the blue address queue. In this case, valid values are   -
          0 - LPR  - 1 - VPR only  When VPR support is disabled (UMCTL2_VPR_EN = 0)
          and traffic class of region 1 is set to 1 (VPR), VPR traffic is aliased
          to LPR traffic. Programming Mode: Quasi-dynamic Group 3'
    - :name: PCFGQOS1_0
      :addr: 40
      :doc: Port n Read QoS Configuration Register 1
      :fields:
      - :name: RQOS_MAP_TIMEOUTB
        :pos: 0
        :width: 11
        :type: rw
        :default: 0
        :doc: 'Specifies the timeout value for transactions mapped to the blue address
          queue. Programming Mode: Quasi-dynamic Group 3'
      - :name: RQOS_MAP_TIMEOUTR
        :pos: 16
        :width: 11
        :type: rw
        :default: 0
        :doc: 'Specifies the timeout value for transactions mapped to the red address
          queue. Programming Mode: Quasi-dynamic Group 3'
    - :name: PCFGWQOS0_0
      :addr: 41
      :doc: Port n Write QoS Configuration Register 0
      :fields:
      - :name: WQOS_MAP_LEVEL1
        :pos: 0
        :width: 4
        :type: rw
        :default: 0
        :doc: 'Separation level indicating the end of region0 mapping; start of region0
          is 0. Possible values for level1 are 0 to 13 which corresponds to awqos.
          Note that for PA, awqos values are used directly as port priorities, where
          the higher the value corresponds to higher port priority. All of the map_level*
          registers must be set to distinct values. Programming Mode: Quasi-dynamic
          Group 3'
      - :name: WQOS_MAP_LEVEL2
        :pos: 8
        :width: 4
        :type: rw
        :default: 14
        :doc: 'Separation level2 indicating the end of region1 mapping; start of region1
          is (level1 + 1). Possible values for level2 are (level1 + 1) to 14 which
          corresponds to awqos. Region2 starts from (level2 + 1) up to 15. Note that
          for PA, awqos values are used directly as port priorities, where the higher
          the value corresponds to higher port priority. All of the map_level* registers
          must be set to distinct values. Programming Mode: Quasi-dynamic Group 3'
      - :name: WQOS_MAP_REGION0
        :pos: 16
        :width: 2
        :type: rw
        :default: 0
        :doc: 'This bit field indicates the traffic class of region 0. Valid values
          are:  - 0 - NPW  - 1 - VPW When VPW support is disabled (UMCTL2_VPW_EN =
          0) and traffic class of region 0 is set to 1 (VPW), VPW traffic is aliased
          to NPW traffic. Programming Mode: Quasi-dynamic Group 3'
      - :name: WQOS_MAP_REGION1
        :pos: 20
        :width: 2
        :type: rw
        :default: 0
        :doc: 'This bit field indicates the traffic class of region 1. Valid values
          are: 0: NPW, 1: VPW. When VPW support is disabled (UMCTL2_VPW_EN = 0) and
          traffic class of region 1 is set to 1 (VPW), VPW traffic is aliased to NPW
          traffic. Programming Mode: Quasi-dynamic Group 3'
      - :name: WQOS_MAP_REGION2
        :pos: 24
        :width: 2
        :type: rw
        :default: 0
        :doc: 'This bit field indicates the traffic class of region 2. Valid values
          are:  - 0 - NPW  - 1 - VPW When VPW support is disabled (UMCTL2_VPW_EN =
          0) and traffic class of region 2 is set to 1 (VPW), VPW traffic is aliased
          to NPW traffic. Programming Mode: Quasi-dynamic Group 3'
    - :name: PCFGWQOS1_0
      :addr: 42
      :doc: Port n Write QoS Configuration Register 1
      :fields:
      - :name: WQOS_MAP_TIMEOUT1
        :pos: 0
        :width: 11
        :type: rw
        :default: 0
        :doc: 'Specifies the timeout value for write transactions in region 0 and
          1. Programming Mode: Quasi-dynamic Group 3'
      - :name: WQOS_MAP_TIMEOUT2
        :pos: 16
        :width: 11
        :type: rw
        :default: 0
        :doc: 'Specifies the timeout value for write transactions in region 2. Programming
          Mode: Quasi-dynamic Group 3'
    - :name: PCFGR_1
      :addr: 47
      :doc: Port n Configuration Read Register
      :fields:
      - :name: RD_PORT_PRIORITY
        :pos: 0
        :width: 10
        :type: rw
        :default: 0
        :doc: 'Determines the initial load value of read aging counters. These counters
          are parallel loaded after reset, or after each grant to the corresponding
          port.  The aging counters down-count every clock cycle where the port is
          requesting but not granted. The higher significant 5-bits of the read aging
          counter sets the priority of the read channel of a given port. Port''s priority
          increases as the higher significant 5-bits of the counter starts to decrease.  When
          the aging counter becomes 0, the corresponding port channel has the highest
          priority level (timeout condition - Priority0). For multi-port configurations,
          the aging counters cannot be used to set port priorities when external dynamic
          priority  inputs (arqos) are enabled (timeout is still applicable). For
          single port configurations, the aging counters are only used when they timeout
          (become 0) to force read-write direction switching.  In this case, external
          dynamic priority input, arqos (for reads only) can still be used to set
          the DDRC read priority (2 priority levels: low priority read - LPR, high
          priority read - HPR) on a command by command basis. Note: The two LSBs of
          this register field are tied internally to 2''b00. Programming Mode: Static'
      - :name: RD_PORT_AGING_EN
        :pos: 12
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Sets aging function for the read channel of the port. Programming Mode:
          Static'
      - :name: RD_PORT_URGENT_EN
        :pos: 13
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Sets the AXI urgent sideband signal (arurgent). When enabled and arurgent
          is asserted by the master, that port becomes the highest priority and co_gs_go2critical_lpr/co_gs_go2critical_hpr
          signal to DDRC is asserted if enabled in PCCFG.go2critical_en register.
          Note that arurgent signal can be asserted anytime and as long as required
          which is independent of address handshaking (it is not associated with any
          particular command). Programming Mode: Static'
      - :name: RD_PORT_PAGEMATCH_EN
        :pos: 14
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Sets the Page Match feature. If enabled, once a requesting port is
          granted, the port is continued to be granted if the following immediate
          commands are to the same memory page (same rank, same bank and same row).
          See also related PCCFG.pagematch_limit register. Programming Mode: Static'
    - :name: PCFGW_1
      :addr: 48
      :doc: Port n Configuration Write Register
      :fields:
      - :name: WR_PORT_PRIORITY
        :pos: 0
        :width: 10
        :type: rw
        :default: 0
        :doc: 'Determines the initial load value of write aging counters. These counters
          are parallel loaded after reset, or after each grant to the corresponding
          port. The aging counters down-count every clock cycle where the port is
          requesting but not granted. The higher significant 5-bits of the write aging
          counter sets the initial priority of the write channel of a given port.
          Port''s priority increases as the higher significant 5-bits of the counter
          starts to decrease. When the aging counter becomes 0, the corresponding
          port channel has the highest priority level. For multi-port configurations,
          the aging counters cannot be used to set port priorities when external dynamic
          priority  inputs (awqos) are enabled (timeout is still applicable). For
          single port configurations, the aging counters are only used when they timeout
          (become 0) to force read-write direction switching.  Note: The two LSBs
          of this register field are tied internally to 2''b00. Programming Mode:
          Static'
      - :name: WR_PORT_AGING_EN
        :pos: 12
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Sets aging function for the write channel of the port. Programming
          Mode: Static'
      - :name: WR_PORT_URGENT_EN
        :pos: 13
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Sets the AXI urgent sideband signal (awurgent). When enabled and awurgent
          is asserted by the master, that port becomes the highest priority and co_gs_go2critical_wr
          signal to DDRC is asserted if enabled in PCCFG.go2critical_en register.
          Note that awurgent signal can be asserted anytime and as long as required
          which is independent of address handshaking (it is not associated with any
          particular command). Programming Mode: Static'
      - :name: WR_PORT_PAGEMATCH_EN
        :pos: 14
        :width: 1
        :type: rw
        :default: 1
        :doc: 'Sets the Page Match feature. If enabled, once a requesting port is
          granted, the port is continued to be granted if the following immediate
          commands are to the same memory page (same rank, same bank and same row).
          See also related PCCFG.pagematch_limit register. Programming Mode: Static'
    - :name: PCTRL_1
      :addr: 82
      :doc: Port n Control Register
      :fields:
      - :name: PORT_EN
        :pos: 0
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Enables AXI port n. Programming Mode: Dynamic'
    - :name: PCFGQOS0_1
      :addr: 83
      :doc: Port n Read QoS Configuration Register 0
      :fields:
      - :name: RQOS_MAP_LEVEL1
        :pos: 0
        :width: 4
        :type: rw
        :default: 0
        :doc: 'Separation level1 indicating the end of region0 mapping; start of region0
          is 0. Possible values for level1 are 0 to 13 (for dual RAQ) or 0 to 14 (for
          single RAQ) which corresponds to arqos.  Note that for PA, arqos values
          are used directly as port priorities, where the higher the value corresponds
          to higher port priority. All of the map_level* registers must be set to
          distinct values. Programming Mode: Quasi-dynamic Group 3'
      - :name: RQOS_MAP_REGION0
        :pos: 16
        :width: 2
        :type: rw
        :default: 0
        :doc: 'This bit field indicates the traffic class of region 0. Valid values
          are:  - 0 - LPR  - 1 - VPR  - 2 - HPR For dual address queue configurations,
          region 0 maps to the blue address queue. In this case, valid values are:  0:
          LPR and 1: VPR only. When VPR support is disabled (UMCTL2_VPR_EN = 0) and
          traffic class of region0 is set to 1 (VPR), VPR traffic is aliased to LPR
          traffic. Programming Mode: Quasi-dynamic Group 3'
      - :name: RQOS_MAP_REGION1
        :pos: 20
        :width: 2
        :type: rw
        :default: 0
        :doc: 'This bit field indicates the traffic class of region 1. Valid values
          are:  - 0 - LPR  - 1 - VPR  - 2 - HPR  For dual address queue configurations,
          region1 maps to the blue address queue. In this case, valid values are   -
          0 - LPR  - 1 - VPR only  When VPR support is disabled (UMCTL2_VPR_EN = 0)
          and traffic class of region 1 is set to 1 (VPR), VPR traffic is aliased
          to LPR traffic. Programming Mode: Quasi-dynamic Group 3'
    - :name: PCFGQOS1_1
      :addr: 84
      :doc: Port n Read QoS Configuration Register 1
      :fields:
      - :name: RQOS_MAP_TIMEOUTB
        :pos: 0
        :width: 11
        :type: rw
        :default: 0
        :doc: 'Specifies the timeout value for transactions mapped to the blue address
          queue. Programming Mode: Quasi-dynamic Group 3'
      - :name: RQOS_MAP_TIMEOUTR
        :pos: 16
        :width: 11
        :type: rw
        :default: 0
        :doc: 'Specifies the timeout value for transactions mapped to the red address
          queue. Programming Mode: Quasi-dynamic Group 3'
    - :name: PCFGWQOS0_1
      :addr: 85
      :doc: Port n Write QoS Configuration Register 0
      :fields:
      - :name: WQOS_MAP_LEVEL1
        :pos: 0
        :width: 4
        :type: rw
        :default: 0
        :doc: 'Separation level indicating the end of region0 mapping; start of region0
          is 0. Possible values for level1 are 0 to 13 which corresponds to awqos.
          Note that for PA, awqos values are used directly as port priorities, where
          the higher the value corresponds to higher port priority. All of the map_level*
          registers must be set to distinct values. Programming Mode: Quasi-dynamic
          Group 3'
      - :name: WQOS_MAP_LEVEL2
        :pos: 8
        :width: 4
        :type: rw
        :default: 14
        :doc: 'Separation level2 indicating the end of region1 mapping; start of region1
          is (level1 + 1). Possible values for level2 are (level1 + 1) to 14 which
          corresponds to awqos. Region2 starts from (level2 + 1) up to 15. Note that
          for PA, awqos values are used directly as port priorities, where the higher
          the value corresponds to higher port priority. All of the map_level* registers
          must be set to distinct values. Programming Mode: Quasi-dynamic Group 3'
      - :name: WQOS_MAP_REGION0
        :pos: 16
        :width: 2
        :type: rw
        :default: 0
        :doc: 'This bit field indicates the traffic class of region 0. Valid values
          are:  - 0 - NPW  - 1 - VPW When VPW support is disabled (UMCTL2_VPW_EN =
          0) and traffic class of region 0 is set to 1 (VPW), VPW traffic is aliased
          to NPW traffic. Programming Mode: Quasi-dynamic Group 3'
      - :name: WQOS_MAP_REGION1
        :pos: 20
        :width: 2
        :type: rw
        :default: 0
        :doc: 'This bit field indicates the traffic class of region 1. Valid values
          are: 0: NPW, 1: VPW. When VPW support is disabled (UMCTL2_VPW_EN = 0) and
          traffic class of region 1 is set to 1 (VPW), VPW traffic is aliased to NPW
          traffic. Programming Mode: Quasi-dynamic Group 3'
      - :name: WQOS_MAP_REGION2
        :pos: 24
        :width: 2
        :type: rw
        :default: 0
        :doc: 'This bit field indicates the traffic class of region 2. Valid values
          are:  - 0 - NPW  - 1 - VPW When VPW support is disabled (UMCTL2_VPW_EN =
          0) and traffic class of region 2 is set to 1 (VPW), VPW traffic is aliased
          to NPW traffic. Programming Mode: Quasi-dynamic Group 3'
    - :name: PCFGWQOS1_1
      :addr: 86
      :doc: Port n Write QoS Configuration Register 1
      :fields:
      - :name: WQOS_MAP_TIMEOUT1
        :pos: 0
        :width: 11
        :type: rw
        :default: 0
        :doc: 'Specifies the timeout value for write transactions in region 0 and
          1. Programming Mode: Quasi-dynamic Group 3'
      - :name: WQOS_MAP_TIMEOUT2
        :pos: 16
        :width: 11
        :type: rw
        :default: 0
        :doc: 'Specifies the timeout value for write transactions in region 2. Programming
          Mode: Quasi-dynamic Group 3'
    - :name: PCFGR_2
      :addr: 91
      :doc: Port n Configuration Read Register
      :fields:
      - :name: RD_PORT_PRIORITY
        :pos: 0
        :width: 10
        :type: rw
        :default: 0
        :doc: 'Determines the initial load value of read aging counters. These counters
          are parallel loaded after reset, or after each grant to the corresponding
          port.  The aging counters down-count every clock cycle where the port is
          requesting but not granted. The higher significant 5-bits of the read aging
          counter sets the priority of the read channel of a given port. Port''s priority
          increases as the higher significant 5-bits of the counter starts to decrease.  When
          the aging counter becomes 0, the corresponding port channel has the highest
          priority level (timeout condition - Priority0). For multi-port configurations,
          the aging counters cannot be used to set port priorities when external dynamic
          priority  inputs (arqos) are enabled (timeout is still applicable). For
          single port configurations, the aging counters are only used when they timeout
          (become 0) to force read-write direction switching.  In this case, external
          dynamic priority input, arqos (for reads only) can still be used to set
          the DDRC read priority (2 priority levels: low priority read - LPR, high
          priority read - HPR) on a command by command basis. Note: The two LSBs of
          this register field are tied internally to 2''b00. Programming Mode: Static'
      - :name: RD_PORT_AGING_EN
        :pos: 12
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Sets aging function for the read channel of the port. Programming Mode:
          Static'
      - :name: RD_PORT_URGENT_EN
        :pos: 13
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Sets the AXI urgent sideband signal (arurgent). When enabled and arurgent
          is asserted by the master, that port becomes the highest priority and co_gs_go2critical_lpr/co_gs_go2critical_hpr
          signal to DDRC is asserted if enabled in PCCFG.go2critical_en register.
          Note that arurgent signal can be asserted anytime and as long as required
          which is independent of address handshaking (it is not associated with any
          particular command). Programming Mode: Static'
      - :name: RD_PORT_PAGEMATCH_EN
        :pos: 14
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Sets the Page Match feature. If enabled, once a requesting port is
          granted, the port is continued to be granted if the following immediate
          commands are to the same memory page (same rank, same bank and same row).
          See also related PCCFG.pagematch_limit register. Programming Mode: Static'
    - :name: PCFGW_2
      :addr: 92
      :doc: Port n Configuration Write Register
      :fields:
      - :name: WR_PORT_PRIORITY
        :pos: 0
        :width: 10
        :type: rw
        :default: 0
        :doc: 'Determines the initial load value of write aging counters. These counters
          are parallel loaded after reset, or after each grant to the corresponding
          port. The aging counters down-count every clock cycle where the port is
          requesting but not granted. The higher significant 5-bits of the write aging
          counter sets the initial priority of the write channel of a given port.
          Port''s priority increases as the higher significant 5-bits of the counter
          starts to decrease. When the aging counter becomes 0, the corresponding
          port channel has the highest priority level. For multi-port configurations,
          the aging counters cannot be used to set port priorities when external dynamic
          priority  inputs (awqos) are enabled (timeout is still applicable). For
          single port configurations, the aging counters are only used when they timeout
          (become 0) to force read-write direction switching.  Note: The two LSBs
          of this register field are tied internally to 2''b00. Programming Mode:
          Static'
      - :name: WR_PORT_AGING_EN
        :pos: 12
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Sets aging function for the write channel of the port. Programming
          Mode: Static'
      - :name: WR_PORT_URGENT_EN
        :pos: 13
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Sets the AXI urgent sideband signal (awurgent). When enabled and awurgent
          is asserted by the master, that port becomes the highest priority and co_gs_go2critical_wr
          signal to DDRC is asserted if enabled in PCCFG.go2critical_en register.
          Note that awurgent signal can be asserted anytime and as long as required
          which is independent of address handshaking (it is not associated with any
          particular command). Programming Mode: Static'
      - :name: WR_PORT_PAGEMATCH_EN
        :pos: 14
        :width: 1
        :type: rw
        :default: 1
        :doc: 'Sets the Page Match feature. If enabled, once a requesting port is
          granted, the port is continued to be granted if the following immediate
          commands are to the same memory page (same rank, same bank and same row).
          See also related PCCFG.pagematch_limit register. Programming Mode: Static'
    - :name: PCTRL_2
      :addr: 126
      :doc: Port n Control Register
      :fields:
      - :name: PORT_EN
        :pos: 0
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Enables AXI port n. Programming Mode: Dynamic'
    - :name: PCFGQOS0_2
      :addr: 127
      :doc: Port n Read QoS Configuration Register 0
      :fields:
      - :name: RQOS_MAP_LEVEL1
        :pos: 0
        :width: 4
        :type: rw
        :default: 0
        :doc: 'Separation level1 indicating the end of region0 mapping; start of region0
          is 0. Possible values for level1 are 0 to 13 (for dual RAQ) or 0 to 14 (for
          single RAQ) which corresponds to arqos.  Note that for PA, arqos values
          are used directly as port priorities, where the higher the value corresponds
          to higher port priority. All of the map_level* registers must be set to
          distinct values. Programming Mode: Quasi-dynamic Group 3'
      - :name: RQOS_MAP_REGION0
        :pos: 16
        :width: 2
        :type: rw
        :default: 0
        :doc: 'This bit field indicates the traffic class of region 0. Valid values
          are:  - 0 - LPR  - 1 - VPR  - 2 - HPR For dual address queue configurations,
          region 0 maps to the blue address queue. In this case, valid values are:  0:
          LPR and 1: VPR only. When VPR support is disabled (UMCTL2_VPR_EN = 0) and
          traffic class of region0 is set to 1 (VPR), VPR traffic is aliased to LPR
          traffic. Programming Mode: Quasi-dynamic Group 3'
      - :name: RQOS_MAP_REGION1
        :pos: 20
        :width: 2
        :type: rw
        :default: 0
        :doc: 'This bit field indicates the traffic class of region 1. Valid values
          are:  - 0 - LPR  - 1 - VPR  - 2 - HPR  For dual address queue configurations,
          region1 maps to the blue address queue. In this case, valid values are   -
          0 - LPR  - 1 - VPR only  When VPR support is disabled (UMCTL2_VPR_EN = 0)
          and traffic class of region 1 is set to 1 (VPR), VPR traffic is aliased
          to LPR traffic. Programming Mode: Quasi-dynamic Group 3'
    - :name: PCFGQOS1_2
      :addr: 128
      :doc: Port n Read QoS Configuration Register 1
      :fields:
      - :name: RQOS_MAP_TIMEOUTB
        :pos: 0
        :width: 11
        :type: rw
        :default: 0
        :doc: 'Specifies the timeout value for transactions mapped to the blue address
          queue. Programming Mode: Quasi-dynamic Group 3'
      - :name: RQOS_MAP_TIMEOUTR
        :pos: 16
        :width: 11
        :type: rw
        :default: 0
        :doc: 'Specifies the timeout value for transactions mapped to the red address
          queue. Programming Mode: Quasi-dynamic Group 3'
    - :name: PCFGWQOS0_2
      :addr: 129
      :doc: Port n Write QoS Configuration Register 0
      :fields:
      - :name: WQOS_MAP_LEVEL1
        :pos: 0
        :width: 4
        :type: rw
        :default: 0
        :doc: 'Separation level indicating the end of region0 mapping; start of region0
          is 0. Possible values for level1 are 0 to 13 which corresponds to awqos.
          Note that for PA, awqos values are used directly as port priorities, where
          the higher the value corresponds to higher port priority. All of the map_level*
          registers must be set to distinct values. Programming Mode: Quasi-dynamic
          Group 3'
      - :name: WQOS_MAP_LEVEL2
        :pos: 8
        :width: 4
        :type: rw
        :default: 14
        :doc: 'Separation level2 indicating the end of region1 mapping; start of region1
          is (level1 + 1). Possible values for level2 are (level1 + 1) to 14 which
          corresponds to awqos. Region2 starts from (level2 + 1) up to 15. Note that
          for PA, awqos values are used directly as port priorities, where the higher
          the value corresponds to higher port priority. All of the map_level* registers
          must be set to distinct values. Programming Mode: Quasi-dynamic Group 3'
      - :name: WQOS_MAP_REGION0
        :pos: 16
        :width: 2
        :type: rw
        :default: 0
        :doc: 'This bit field indicates the traffic class of region 0. Valid values
          are:  - 0 - NPW  - 1 - VPW When VPW support is disabled (UMCTL2_VPW_EN =
          0) and traffic class of region 0 is set to 1 (VPW), VPW traffic is aliased
          to NPW traffic. Programming Mode: Quasi-dynamic Group 3'
      - :name: WQOS_MAP_REGION1
        :pos: 20
        :width: 2
        :type: rw
        :default: 0
        :doc: 'This bit field indicates the traffic class of region 1. Valid values
          are: 0: NPW, 1: VPW. When VPW support is disabled (UMCTL2_VPW_EN = 0) and
          traffic class of region 1 is set to 1 (VPW), VPW traffic is aliased to NPW
          traffic. Programming Mode: Quasi-dynamic Group 3'
      - :name: WQOS_MAP_REGION2
        :pos: 24
        :width: 2
        :type: rw
        :default: 0
        :doc: 'This bit field indicates the traffic class of region 2. Valid values
          are:  - 0 - NPW  - 1 - VPW When VPW support is disabled (UMCTL2_VPW_EN =
          0) and traffic class of region 2 is set to 1 (VPW), VPW traffic is aliased
          to NPW traffic. Programming Mode: Quasi-dynamic Group 3'
    - :name: PCFGWQOS1_2
      :addr: 130
      :doc: Port n Write QoS Configuration Register 1
      :fields:
      - :name: WQOS_MAP_TIMEOUT1
        :pos: 0
        :width: 11
        :type: rw
        :default: 0
        :doc: 'Specifies the timeout value for write transactions in region 0 and
          1. Programming Mode: Quasi-dynamic Group 3'
      - :name: WQOS_MAP_TIMEOUT2
        :pos: 16
        :width: 11
        :type: rw
        :default: 0
        :doc: 'Specifies the timeout value for write transactions in region 2. Programming
          Mode: Quasi-dynamic Group 3'
    - :name: SARBASE0
      :addr: 707
      :doc: SAR Base Address Register n
      :fields:
      - :name: BASE_ADDR
        :pos: 0
        :width: 3
        :type: rw
        :default: 0
        :doc: 'Base address for address region n specified as awaddr[UMCTL2_A_ADDRW-1:x]
          and araddr[UMCTL2_A_ADDRW-1:x], where x is determined by the minimum block
          size parameter UMCTL2_SARMINSIZE: (x=log2(block size)). Programming Mode:
          Static'
    - :name: SARSIZE0
      :addr: 708
      :doc: SAR Size Register n
      :fields:
      - :name: NBLOCKS
        :pos: 0
        :width: 8
        :type: rw
        :default: 0
        :doc: 'Number of blocks for address region n. This register determines the
          total size of the region in multiples of minimum block size as specified
          by the hardware parameter UMCTL2_SARMINSIZE. The register value is encoded
          as number of blocks = nblocks + 1. For example, if register is programmed
          to 0, region can have 1 block. Programming Mode: Static'
    - :name: SBRCTL
      :addr: 715
      :doc: Scrubber Control Register
      :fields:
      - :name: SCRUB_EN
        :pos: 0
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Enables ECC scrubber.  (Enabled)Enables the scrubber to generate background
          read commands after the memories are initialized. (Disabled)Disables the
          scrubber, resets the address generator to 0 and clears the scrubber status.
          This bitfield must be accessed separately from the other bitfields in this
          register. Programming Mode: Dynamic'
      - :name: SCRUB_DURING_LOWPOWER
        :pos: 1
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Continue scrubbing during low power. If enabled, burst of scrubs is
          issued in hardware controlled low power modes. There are two such modes:
          automatically initiated by idleness or initiated by Hardware low power interface.
          If disabled, the scrubber does not attempt to send commands while the DDRC
          is in HW controlled low power modes. In this case, the scrubber remembers
          the last address issued and automatically continues from there when the
          DDRC exits the low power mode. Programming Mode: Dynamic'
      - :name: SCRUB_MODE
        :pos: 2
        :width: 1
        :type: rw
        :default: 0
        :doc: 'Sets scrub_mode. Programming Mode: Dynamic'
      - :name: SCRUB_BURST
        :pos: 4
        :width: 3
        :type: rw
        :default: 1
        :doc: 'Scrub burst count. Determines the number of back-to-back scrub read
          commands that can be issued together when the controller is in one of the
          HW controlled low power modes with Sideband ECC, both normal operation mode
          and low-power mode with Inline ECC. During these modes, the period of the
          scrub burst becomes "scrub_burst*scrub_interval" cycles. During normal operation
          mode of the controller with Sideband ECC (not in power-down or self-refresh),
          scrub_burst is ignored and only one scrub command is generated. Valid values
          are (Sideband ECC): 1: 1 read, 2: 4 reads, 3: 16 reads, 4: 64 reads, 5:
          256 reads, 6: 1024 reads. (Inline ECC): 1: 8 reads, 2: 16 reads, 3: 32 reads.
          New programmed value takes effect only after scrubber is disabled by programming
          scrub_en to 0. Programming Mode: Dynamic'
      - :name: SCRUB_INTERVAL
        :pos: 8
        :width: 13
        :type: rw
        :default: 255
        :doc: 'Scrub interval. (512 x scrub_interval) number of clock cycles between
          two scrub read commands. If set to 0, scrub commands are issued back-to-back.
          This mode of operation (scrub_interval=0) can typically be used for scrubbing
          the full range of memory at once before or after SW controlled low power
          operations. After completing the full range of scrub while scrub_interval=0,
          scrub_done register is set and sbr_done_intr interrupt signal is asserted.
          This mode can not be used with Inline ECC: If MEMC_INLINE_ECC is 1 and scrub_interval
          is programme to 0, then RMW logic inside scrubber is disabled. New programmed
          value takes effect only after scrubber is disabled by programming scrub_en
          to 0. Unit: Multiples of 512 sbr_clk cycles. Programming Mode: Dynamic'
    - :name: SBRSTAT
      :addr: 716
      :doc: Scrubber Status Register
      :fields:
      - :name: SCRUB_BUSY
        :pos: 0
        :width: 1
        :type: ro
        :default: 0
        :doc: 'Scrubber busy. Programming Mode: Dynamic'
      - :name: SCRUB_DONE
        :pos: 1
        :width: 1
        :type: ro
        :default: 0
        :doc: 'Scrubber done. The controller sets this bit to 1, after full range
          of addresses are scrubbed once while scrub_interval is set to 0. Cleared
          if scrub_en is set to 0 (scrubber disabled) or scrub_interval is set to
          a non-zero value for normal scrub operation. The interrupt signal, sbr_done_intr,
          is equivalent to this status bitfield. Programming Mode: Dynamic'
    - :name: SBRWDATA0
      :addr: 717
      :doc: Scrubber Write Data Pattern 0
      :fields:
      - :name: SCRUB_PATTERN0
        :pos: 0
        :width: 32
        :type: rw
        :default: 0
        :doc: 'ECC Scrubber write data pattern for data bus[31:0] Programming Mode:
          Dynamic'
    - :name: SBRSTART0
      :addr: 720
      :doc: Scrubber Start Address Mask Register 0
      :fields:
      - :name: SBR_ADDRESS_START_MASK_0
        :pos: 0
        :width: 32
        :type: rw
        :default: 0
        :doc: 'sbr_address_start_mask_0 holds the bits [31:0] of the starting address
          the ECC scrubber generates. The register must be programmed as explained
          in Address Configuration in ECC Scrub and Scrubber. The scrubber address
          registers are changed only when the scrubber is disabled (SBRCTL.scrub_en
          = 0) and there are no scrubber commands in progress (SBRSTAT.scrub_busy
          = 0). It is HIF address. Programming Mode: Dynamic'
    - :name: SBRSTART1
      :addr: 721
      :doc: Scrubber Start Address Mask Register 1
      :fields:
      - :name: SBR_ADDRESS_START_MASK_1
        :pos: 0
        :width: 4
        :type: rw
        :default: 0
        :doc: 'sbr_address_start_mask_1 holds bits [MEMC_HIF_ADDR_WIDTH_MAX-1:32]
          of the starting address the ECC scrubber generates. The register must be
          programmed as explained in Address Configuration in ECC Scrub and Scrubber.
          The scrubber address registers are changed only when the scrubber is disabled
          (SBRCTL.scrub_en = 0) and there are no scrubber commands in progress (SBRSTAT.scrub_busy
          = 0). It is HIF address. Programming Mode: Dynamic'
    - :name: SBRRANGE0
      :addr: 722
      :doc: Scrubber Address Range Mask Register 0
      :fields:
      - :name: SBR_ADDRESS_RANGE_MASK_0
        :pos: 0
        :width: 32
        :type: rw
        :default: 0
        :doc: 'sbr_address_range_mask_0 holds the bits [31:0] of the scrubber address
          range mask. The scrubber address range mask limits the address range that
          the ECC scrubber can generate. The register must be programmed as explained
          in Address Configuration in ECC Scrub and Scrubber. The scrubber address
          registers are changed only when the scrubber is disabled (SBRCTL.scrub_en
          = 0) and there are no scrubber commands in progress (SBRSTAT.scrub_busy
          = 0). It is HIF address. Programming Mode: Dynamic'
    - :name: SBRRANGE1
      :addr: 723
      :doc: Scrubber Address Range Mask Register 1
      :fields:
      - :name: SBR_ADDRESS_RANGE_MASK_1
        :pos: 0
        :width: 4
        :type: rw
        :default: 0
        :doc: 'sbr_address_range_mask_1 holds the bits [MEMC_HIF_ADDR_WIDTH_MAX-1:32]
          of the scrubber address range mask. The scrubber address range mask limits
          the address range that the ECC scrubber can generate. The register must
          be programmed as explained in Address Configuration in ECC Scrub and Scrubber.
          The scrubber address registers are changed only when the scrubber is disabled
          (SBRCTL.scrub_en = 0) and there are no scrubber commands in progress (SBRSTAT.scrub_busy
          = 0). It is HIF address. Programming Mode: Dynamic'
    - :name: UMCTL2_VER_NUMBER
      :addr: 766
      :doc: UMCTL2 Version Number Register
      :fields:
      - :name: VER_NUMBER
        :pos: 0
        :width: 32
        :type: ro
        :default: 859386154
        :doc: 'Indicates the Device Version Number value.  This is in ASCII format,
          with each byte corresponding to a character of the version number Programming
          Mode: Static'
    - :name: UMCTL2_VER_TYPE
      :addr: 767
      :doc: UMCTL2 Version Type Register
      :fields:
      - :name: VER_TYPE
        :pos: 0
        :width: 32
        :type: ro
        :default: 1734421034
        :doc: 'Indicates the Device Version Type value.  This is in ASCII format,
          with each byte corresponding to a character of the version type Programming
          Mode: Static'
