Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Tue Nov  4 14:20:44 2025
| Host         : L-FV0T324 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file /home/tim/projects/uart/synthesis/results/impl/uart_timing.rpt
| Design       : TOP_FPGA
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.955        0.000                      0                  240        0.144        0.000                      0                  240        3.000        0.000                       0                   161  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
PAD_I_CLK             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
PAD_I_CLK                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       14.955        0.000                      0                  240        0.144        0.000                      0                  240        9.500        0.000                       0                   157  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  PAD_I_CLK
  To Clock:  PAD_I_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PAD_I_CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PAD_I_CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.955ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.955ns  (required time - arrival time)
  Source:                 inst_uart/O_WRITE_ADDR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_read_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.657ns  (logic 0.854ns (18.337%)  route 3.803ns (81.663%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.895ns = ( 18.105 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=155, routed)         1.877    -2.243    inst_uart/clk_out1
    SLICE_X109Y42        FDCE                                         r  inst_uart/O_WRITE_ADDR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y42        FDCE (Prop_fdce_C_Q)         0.456    -1.787 r  inst_uart/O_WRITE_ADDR_reg[5]/Q
                         net (fo=37, routed)          1.724    -0.062    inst_uart/write_addr[5]
    SLICE_X112Y43        LUT6 (Prop_lut6_I2_O)        0.124     0.062 r  inst_uart/reg_read[2]_i_3/O
                         net (fo=1, routed)           0.791     0.853    inst_uart/reg_read[2]_i_3_n_0
    SLICE_X110Y43        LUT6 (Prop_lut6_I1_O)        0.124     0.977 r  inst_uart/reg_read[2]_i_2/O
                         net (fo=1, routed)           0.789     1.766    inst_uart/reg_read[2]_i_2_n_0
    SLICE_X111Y42        LUT4 (Prop_lut4_I3_O)        0.150     1.916 r  inst_uart/reg_read[2]_i_1/O
                         net (fo=1, routed)           0.499     2.415    inst_regfile/D[2]
    SLICE_X109Y41        FDPE                                         r  inst_regfile/reg_read_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=155, routed)         1.696    18.105    inst_regfile/clk_out1
    SLICE_X109Y41        FDPE                                         r  inst_regfile/reg_read_reg[2]/C
                         clock pessimism             -0.372    17.732    
                         clock uncertainty           -0.108    17.625    
    SLICE_X109Y41        FDPE (Setup_fdpe_C_D)       -0.255    17.370    inst_regfile/reg_read_reg[2]
  -------------------------------------------------------------------
                         required time                         17.370    
                         arrival time                          -2.415    
  -------------------------------------------------------------------
                         slack                                 14.955    

Slack (MET) :             15.631ns  (required time - arrival time)
  Source:                 inst_uart/O_WRITE_ADDR_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_read_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 1.288ns (30.463%)  route 2.940ns (69.537%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.893ns = ( 18.107 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=155, routed)         1.877    -2.243    inst_uart/clk_out1
    SLICE_X109Y42        FDCE                                         r  inst_uart/O_WRITE_ADDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y42        FDCE (Prop_fdce_C_Q)         0.456    -1.787 r  inst_uart/O_WRITE_ADDR_reg[6]/Q
                         net (fo=23, routed)          1.383    -0.404    inst_uart/write_addr[6]
    SLICE_X112Y43        LUT5 (Prop_lut5_I4_O)        0.150    -0.254 r  inst_uart/reg_read[15]_i_3/O
                         net (fo=1, routed)           1.110     0.856    inst_uart/reg_read[15]_i_3_n_0
    SLICE_X113Y42        LUT5 (Prop_lut5_I0_O)        0.356     1.212 r  inst_uart/reg_read[15]_i_2/O
                         net (fo=2, routed)           0.448     1.660    inst_uart/reg_read[15]_i_2_n_0
    SLICE_X113Y42        LUT6 (Prop_lut6_I0_O)        0.326     1.986 r  inst_uart/reg_read[7]_i_1/O
                         net (fo=1, routed)           0.000     1.986    inst_regfile/D[7]
    SLICE_X113Y42        FDCE                                         r  inst_regfile/reg_read_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=155, routed)         1.698    18.107    inst_regfile/clk_out1
    SLICE_X113Y42        FDCE                                         r  inst_regfile/reg_read_reg[7]/C
                         clock pessimism             -0.413    17.693    
                         clock uncertainty           -0.108    17.586    
    SLICE_X113Y42        FDCE (Setup_fdce_C_D)        0.031    17.617    inst_regfile/reg_read_reg[7]
  -------------------------------------------------------------------
                         required time                         17.617    
                         arrival time                          -1.986    
  -------------------------------------------------------------------
                         slack                                 15.631    

Slack (MET) :             15.910ns  (required time - arrival time)
  Source:                 inst_uart/O_WRITE_ADDR_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_read_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 1.288ns (32.615%)  route 2.661ns (67.385%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.893ns = ( 18.107 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=155, routed)         1.877    -2.243    inst_uart/clk_out1
    SLICE_X109Y42        FDCE                                         r  inst_uart/O_WRITE_ADDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y42        FDCE (Prop_fdce_C_Q)         0.456    -1.787 r  inst_uart/O_WRITE_ADDR_reg[6]/Q
                         net (fo=23, routed)          1.383    -0.404    inst_uart/write_addr[6]
    SLICE_X112Y43        LUT5 (Prop_lut5_I4_O)        0.150    -0.254 r  inst_uart/reg_read[15]_i_3/O
                         net (fo=1, routed)           1.110     0.856    inst_uart/reg_read[15]_i_3_n_0
    SLICE_X113Y42        LUT5 (Prop_lut5_I0_O)        0.356     1.212 r  inst_uart/reg_read[15]_i_2/O
                         net (fo=2, routed)           0.169     1.381    inst_uart/reg_read[15]_i_2_n_0
    SLICE_X113Y42        LUT6 (Prop_lut6_I5_O)        0.326     1.707 r  inst_uart/reg_read[15]_i_1/O
                         net (fo=1, routed)           0.000     1.707    inst_regfile/D[15]
    SLICE_X113Y42        FDCE                                         r  inst_regfile/reg_read_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=155, routed)         1.698    18.107    inst_regfile/clk_out1
    SLICE_X113Y42        FDCE                                         r  inst_regfile/reg_read_reg[15]/C
                         clock pessimism             -0.413    17.693    
                         clock uncertainty           -0.108    17.586    
    SLICE_X113Y42        FDCE (Setup_fdce_C_D)        0.031    17.617    inst_regfile/reg_read_reg[15]
  -------------------------------------------------------------------
                         required time                         17.617    
                         arrival time                          -1.707    
  -------------------------------------------------------------------
                         slack                                 15.910    

Slack (MET) :             16.101ns  (required time - arrival time)
  Source:                 inst_uart/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_tx/tx_data_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.890ns (23.144%)  route 2.956ns (76.856%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.896ns = ( 18.104 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=155, routed)         1.878    -2.242    inst_uart/clk_out1
    SLICE_X108Y43        FDCE                                         r  inst_uart/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y43        FDCE (Prop_fdce_C_Q)         0.518    -1.724 f  inst_uart/FSM_sequential_current_state_reg[2]/Q
                         net (fo=19, routed)          1.317    -0.407    inst_uart/inst_uart_tx/Q[2]
    SLICE_X109Y42        LUT6 (Prop_lut6_I0_O)        0.124    -0.283 r  inst_uart/inst_uart_tx/tx_data_reg[7]_i_6/O
                         net (fo=6, routed)           0.818     0.535    inst_regfile/tx_data_reg_reg[3]
    SLICE_X111Y41        LUT6 (Prop_lut6_I2_O)        0.124     0.659 r  inst_regfile/tx_data_reg[3]_i_4/O
                         net (fo=2, routed)           0.821     1.480    inst_uart/inst_uart_tx/tx_data_reg_reg[3]_0
    SLICE_X108Y39        LUT6 (Prop_lut6_I2_O)        0.124     1.604 r  inst_uart/inst_uart_tx/tx_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.604    inst_uart/inst_uart_tx/tx_data_reg[2]_i_1_n_0
    SLICE_X108Y39        FDCE                                         r  inst_uart/inst_uart_tx/tx_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=155, routed)         1.695    18.104    inst_uart/inst_uart_tx/clk_out1
    SLICE_X108Y39        FDCE                                         r  inst_uart/inst_uart_tx/tx_data_reg_reg[2]/C
                         clock pessimism             -0.372    17.731    
                         clock uncertainty           -0.108    17.624    
    SLICE_X108Y39        FDCE (Setup_fdce_C_D)        0.081    17.705    inst_uart/inst_uart_tx/tx_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.705    
                         arrival time                          -1.604    
  -------------------------------------------------------------------
                         slack                                 16.101    

Slack (MET) :             16.138ns  (required time - arrival time)
  Source:                 inst_uart/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_tx/tx_data_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.890ns (23.393%)  route 2.915ns (76.607%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.896ns = ( 18.104 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=155, routed)         1.878    -2.242    inst_uart/clk_out1
    SLICE_X108Y43        FDCE                                         r  inst_uart/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y43        FDCE (Prop_fdce_C_Q)         0.518    -1.724 r  inst_uart/FSM_sequential_current_state_reg[2]/Q
                         net (fo=19, routed)          1.317    -0.407    inst_uart/inst_uart_tx/Q[2]
    SLICE_X109Y42        LUT6 (Prop_lut6_I0_O)        0.124    -0.283 f  inst_uart/inst_uart_tx/tx_data_reg[7]_i_6/O
                         net (fo=6, routed)           0.593     0.311    inst_uart/inst_uart_tx/FSM_sequential_current_state_reg[2]
    SLICE_X110Y41        LUT4 (Prop_lut4_I3_O)        0.124     0.435 r  inst_uart/inst_uart_tx/tx_data_reg[7]_i_3/O
                         net (fo=5, routed)           1.004     1.439    inst_uart/inst_uart_tx/tx_data_reg[7]_i_3_n_0
    SLICE_X108Y40        LUT6 (Prop_lut6_I3_O)        0.124     1.563 r  inst_uart/inst_uart_tx/tx_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.563    inst_uart/inst_uart_tx/tx_data_reg[1]_i_1_n_0
    SLICE_X108Y40        FDCE                                         r  inst_uart/inst_uart_tx/tx_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=155, routed)         1.695    18.104    inst_uart/inst_uart_tx/clk_out1
    SLICE_X108Y40        FDCE                                         r  inst_uart/inst_uart_tx/tx_data_reg_reg[1]/C
                         clock pessimism             -0.372    17.731    
                         clock uncertainty           -0.108    17.624    
    SLICE_X108Y40        FDCE (Setup_fdce_C_D)        0.077    17.701    inst_uart/inst_uart_tx/tx_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.701    
                         arrival time                          -1.563    
  -------------------------------------------------------------------
                         slack                                 16.138    

Slack (MET) :             16.180ns  (required time - arrival time)
  Source:                 inst_uart/O_WRITE_ADDR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_16_bits_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.732ns (22.295%)  route 2.551ns (77.705%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.893ns = ( 18.107 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.370ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=155, routed)         1.878    -2.242    inst_uart/clk_out1
    SLICE_X111Y42        FDCE                                         r  inst_uart/O_WRITE_ADDR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y42        FDCE (Prop_fdce_C_Q)         0.456    -1.786 r  inst_uart/O_WRITE_ADDR_reg[0]/Q
                         net (fo=26, routed)          1.222    -0.564    inst_uart/write_addr[0]
    SLICE_X109Y43        LUT6 (Prop_lut6_I3_O)        0.124    -0.440 r  inst_uart/reg_16_bits[15]_i_2/O
                         net (fo=2, routed)           0.831     0.392    inst_uart/reg_16_bits[15]_i_2_n_0
    SLICE_X110Y43        LUT4 (Prop_lut4_I1_O)        0.152     0.544 r  inst_uart/reg_16_bits[15]_i_1/O
                         net (fo=16, routed)          0.498     1.042    inst_regfile/reg_16_bits_reg[15]_1[0]
    SLICE_X110Y42        FDCE                                         r  inst_regfile/reg_16_bits_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=155, routed)         1.698    18.107    inst_regfile/clk_out1
    SLICE_X110Y42        FDCE                                         r  inst_regfile/reg_16_bits_reg[10]/C
                         clock pessimism             -0.370    17.736    
                         clock uncertainty           -0.108    17.629    
    SLICE_X110Y42        FDCE (Setup_fdce_C_CE)      -0.407    17.222    inst_regfile/reg_16_bits_reg[10]
  -------------------------------------------------------------------
                         required time                         17.222    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                 16.180    

Slack (MET) :             16.180ns  (required time - arrival time)
  Source:                 inst_uart/O_WRITE_ADDR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_16_bits_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.732ns (22.295%)  route 2.551ns (77.705%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.893ns = ( 18.107 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.370ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=155, routed)         1.878    -2.242    inst_uart/clk_out1
    SLICE_X111Y42        FDCE                                         r  inst_uart/O_WRITE_ADDR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y42        FDCE (Prop_fdce_C_Q)         0.456    -1.786 r  inst_uart/O_WRITE_ADDR_reg[0]/Q
                         net (fo=26, routed)          1.222    -0.564    inst_uart/write_addr[0]
    SLICE_X109Y43        LUT6 (Prop_lut6_I3_O)        0.124    -0.440 r  inst_uart/reg_16_bits[15]_i_2/O
                         net (fo=2, routed)           0.831     0.392    inst_uart/reg_16_bits[15]_i_2_n_0
    SLICE_X110Y43        LUT4 (Prop_lut4_I1_O)        0.152     0.544 r  inst_uart/reg_16_bits[15]_i_1/O
                         net (fo=16, routed)          0.498     1.042    inst_regfile/reg_16_bits_reg[15]_1[0]
    SLICE_X110Y42        FDCE                                         r  inst_regfile/reg_16_bits_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=155, routed)         1.698    18.107    inst_regfile/clk_out1
    SLICE_X110Y42        FDCE                                         r  inst_regfile/reg_16_bits_reg[11]/C
                         clock pessimism             -0.370    17.736    
                         clock uncertainty           -0.108    17.629    
    SLICE_X110Y42        FDCE (Setup_fdce_C_CE)      -0.407    17.222    inst_regfile/reg_16_bits_reg[11]
  -------------------------------------------------------------------
                         required time                         17.222    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                 16.180    

Slack (MET) :             16.180ns  (required time - arrival time)
  Source:                 inst_uart/O_WRITE_ADDR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_16_bits_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.732ns (22.295%)  route 2.551ns (77.705%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.893ns = ( 18.107 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.370ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=155, routed)         1.878    -2.242    inst_uart/clk_out1
    SLICE_X111Y42        FDCE                                         r  inst_uart/O_WRITE_ADDR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y42        FDCE (Prop_fdce_C_Q)         0.456    -1.786 r  inst_uart/O_WRITE_ADDR_reg[0]/Q
                         net (fo=26, routed)          1.222    -0.564    inst_uart/write_addr[0]
    SLICE_X109Y43        LUT6 (Prop_lut6_I3_O)        0.124    -0.440 r  inst_uart/reg_16_bits[15]_i_2/O
                         net (fo=2, routed)           0.831     0.392    inst_uart/reg_16_bits[15]_i_2_n_0
    SLICE_X110Y43        LUT4 (Prop_lut4_I1_O)        0.152     0.544 r  inst_uart/reg_16_bits[15]_i_1/O
                         net (fo=16, routed)          0.498     1.042    inst_regfile/reg_16_bits_reg[15]_1[0]
    SLICE_X110Y42        FDCE                                         r  inst_regfile/reg_16_bits_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=155, routed)         1.698    18.107    inst_regfile/clk_out1
    SLICE_X110Y42        FDCE                                         r  inst_regfile/reg_16_bits_reg[3]/C
                         clock pessimism             -0.370    17.736    
                         clock uncertainty           -0.108    17.629    
    SLICE_X110Y42        FDCE (Setup_fdce_C_CE)      -0.407    17.222    inst_regfile/reg_16_bits_reg[3]
  -------------------------------------------------------------------
                         required time                         17.222    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                 16.180    

Slack (MET) :             16.180ns  (required time - arrival time)
  Source:                 inst_uart/O_WRITE_ADDR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_16_bits_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.732ns (22.295%)  route 2.551ns (77.705%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.893ns = ( 18.107 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.370ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=155, routed)         1.878    -2.242    inst_uart/clk_out1
    SLICE_X111Y42        FDCE                                         r  inst_uart/O_WRITE_ADDR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y42        FDCE (Prop_fdce_C_Q)         0.456    -1.786 r  inst_uart/O_WRITE_ADDR_reg[0]/Q
                         net (fo=26, routed)          1.222    -0.564    inst_uart/write_addr[0]
    SLICE_X109Y43        LUT6 (Prop_lut6_I3_O)        0.124    -0.440 r  inst_uart/reg_16_bits[15]_i_2/O
                         net (fo=2, routed)           0.831     0.392    inst_uart/reg_16_bits[15]_i_2_n_0
    SLICE_X110Y43        LUT4 (Prop_lut4_I1_O)        0.152     0.544 r  inst_uart/reg_16_bits[15]_i_1/O
                         net (fo=16, routed)          0.498     1.042    inst_regfile/reg_16_bits_reg[15]_1[0]
    SLICE_X110Y42        FDCE                                         r  inst_regfile/reg_16_bits_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=155, routed)         1.698    18.107    inst_regfile/clk_out1
    SLICE_X110Y42        FDCE                                         r  inst_regfile/reg_16_bits_reg[4]/C
                         clock pessimism             -0.370    17.736    
                         clock uncertainty           -0.108    17.629    
    SLICE_X110Y42        FDCE (Setup_fdce_C_CE)      -0.407    17.222    inst_regfile/reg_16_bits_reg[4]
  -------------------------------------------------------------------
                         required time                         17.222    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                 16.180    

Slack (MET) :             16.180ns  (required time - arrival time)
  Source:                 inst_uart/O_WRITE_ADDR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_16_bits_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.732ns (22.295%)  route 2.551ns (77.705%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.893ns = ( 18.107 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.370ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=155, routed)         1.878    -2.242    inst_uart/clk_out1
    SLICE_X111Y42        FDCE                                         r  inst_uart/O_WRITE_ADDR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y42        FDCE (Prop_fdce_C_Q)         0.456    -1.786 r  inst_uart/O_WRITE_ADDR_reg[0]/Q
                         net (fo=26, routed)          1.222    -0.564    inst_uart/write_addr[0]
    SLICE_X109Y43        LUT6 (Prop_lut6_I3_O)        0.124    -0.440 r  inst_uart/reg_16_bits[15]_i_2/O
                         net (fo=2, routed)           0.831     0.392    inst_uart/reg_16_bits[15]_i_2_n_0
    SLICE_X110Y43        LUT4 (Prop_lut4_I1_O)        0.152     0.544 r  inst_uart/reg_16_bits[15]_i_1/O
                         net (fo=16, routed)          0.498     1.042    inst_regfile/reg_16_bits_reg[15]_1[0]
    SLICE_X110Y42        FDCE                                         r  inst_regfile/reg_16_bits_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=155, routed)         1.698    18.107    inst_regfile/clk_out1
    SLICE_X110Y42        FDCE                                         r  inst_regfile/reg_16_bits_reg[7]/C
                         clock pessimism             -0.370    17.736    
                         clock uncertainty           -0.108    17.629    
    SLICE_X110Y42        FDCE (Setup_fdce_C_CE)      -0.407    17.222    inst_regfile/reg_16_bits_reg[7]
  -------------------------------------------------------------------
                         required time                         17.222    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                 16.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 inst_uart/O_WRITE_DATA_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_16_bits_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=155, routed)         0.639    -0.488    inst_uart/clk_out1
    SLICE_X109Y43        FDCE                                         r  inst_uart/O_WRITE_DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y43        FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  inst_uart/O_WRITE_DATA_reg[6]/Q
                         net (fo=1, routed)           0.113    -0.234    inst_regfile/reg_16_bits_reg[15]_2[6]
    SLICE_X110Y43        FDCE                                         r  inst_regfile/reg_16_bits_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=155, routed)         0.911    -0.253    inst_regfile/clk_out1
    SLICE_X110Y43        FDCE                                         r  inst_regfile/reg_16_bits_reg[6]/C
                         clock pessimism             -0.196    -0.449    
    SLICE_X110Y43        FDCE (Hold_fdce_C_D)         0.071    -0.378    inst_regfile/reg_16_bits_reg[6]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 inst_uart/O_WRITE_DATA_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_16_bits_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.301%)  route 0.114ns (44.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=155, routed)         0.639    -0.488    inst_uart/clk_out1
    SLICE_X109Y44        FDCE                                         r  inst_uart/O_WRITE_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  inst_uart/O_WRITE_DATA_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.233    inst_regfile/reg_16_bits_reg[15]_2[2]
    SLICE_X110Y43        FDCE                                         r  inst_regfile/reg_16_bits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=155, routed)         0.911    -0.253    inst_regfile/clk_out1
    SLICE_X110Y43        FDCE                                         r  inst_regfile/reg_16_bits_reg[2]/C
                         clock pessimism             -0.196    -0.449    
    SLICE_X110Y43        FDCE (Hold_fdce_C_D)         0.070    -0.379    inst_regfile/reg_16_bits_reg[2]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 inst_uart/O_WRITE_DATA_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_16_bits_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.897%)  route 0.116ns (45.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=155, routed)         0.639    -0.488    inst_uart/clk_out1
    SLICE_X109Y43        FDCE                                         r  inst_uart/O_WRITE_DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y43        FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  inst_uart/O_WRITE_DATA_reg[4]/Q
                         net (fo=1, routed)           0.116    -0.231    inst_regfile/reg_16_bits_reg[15]_2[4]
    SLICE_X110Y42        FDCE                                         r  inst_regfile/reg_16_bits_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=155, routed)         0.910    -0.254    inst_regfile/clk_out1
    SLICE_X110Y42        FDCE                                         r  inst_regfile/reg_16_bits_reg[4]/C
                         clock pessimism             -0.196    -0.450    
    SLICE_X110Y42        FDCE (Hold_fdce_C_D)         0.072    -0.378    inst_regfile/reg_16_bits_reg[4]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 inst_uart/O_WRITE_DATA_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_16_bits_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.845%)  route 0.131ns (48.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=155, routed)         0.639    -0.488    inst_uart/clk_out1
    SLICE_X109Y44        FDCE                                         r  inst_uart/O_WRITE_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  inst_uart/O_WRITE_DATA_reg[0]/Q
                         net (fo=2, routed)           0.131    -0.216    inst_regfile/reg_16_bits_reg[15]_2[0]
    SLICE_X110Y43        FDCE                                         r  inst_regfile/reg_16_bits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=155, routed)         0.911    -0.253    inst_regfile/clk_out1
    SLICE_X110Y43        FDCE                                         r  inst_regfile/reg_16_bits_reg[0]/C
                         clock pessimism             -0.196    -0.449    
    SLICE_X110Y43        FDCE (Hold_fdce_C_D)         0.070    -0.379    inst_regfile/reg_16_bits_reg[0]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 inst_uart/inst_uart_rx/uart_rx_sampled_bit_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/received_byte_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.945%)  route 0.125ns (47.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=155, routed)         0.640    -0.487    inst_uart/inst_uart_rx/clk_out1
    SLICE_X107Y47        FDPE                                         r  inst_uart/inst_uart_rx/uart_rx_sampled_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y47        FDPE (Prop_fdpe_C_Q)         0.141    -0.346 r  inst_uart/inst_uart_rx/uart_rx_sampled_bit_reg/Q
                         net (fo=5, routed)           0.125    -0.220    inst_uart/inst_uart_rx/uart_rx_sampled_bit__0
    SLICE_X107Y45        FDCE                                         r  inst_uart/inst_uart_rx/received_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=155, routed)         0.910    -0.254    inst_uart/inst_uart_rx/clk_out1
    SLICE_X107Y45        FDCE                                         r  inst_uart/inst_uart_rx/received_byte_reg[7]/C
                         clock pessimism             -0.218    -0.472    
    SLICE_X107Y45        FDCE (Hold_fdce_C_D)         0.078    -0.394    inst_uart/inst_uart_rx/received_byte_reg[7]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 inst_uart/inst_uart_rx/rx_baud_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/rx_baud_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.870%)  route 0.096ns (34.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=155, routed)         0.639    -0.488    inst_uart/inst_uart_rx/clk_out1
    SLICE_X106Y46        FDCE                                         r  inst_uart/inst_uart_rx/rx_baud_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y46        FDCE (Prop_fdce_C_Q)         0.141    -0.347 f  inst_uart/inst_uart_rx/rx_baud_counter_reg[2]/Q
                         net (fo=6, routed)           0.096    -0.250    inst_uart/inst_uart_rx/rx_baud_counter_reg_n_0_[2]
    SLICE_X107Y46        LUT6 (Prop_lut6_I2_O)        0.045    -0.205 r  inst_uart/inst_uart_rx/rx_baud_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    inst_uart/inst_uart_rx/rx_baud_counter[0]_i_1_n_0
    SLICE_X107Y46        FDCE                                         r  inst_uart/inst_uart_rx/rx_baud_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=155, routed)         0.910    -0.254    inst_uart/inst_uart_rx/clk_out1
    SLICE_X107Y46        FDCE                                         r  inst_uart/inst_uart_rx/rx_baud_counter_reg[0]/C
                         clock pessimism             -0.221    -0.475    
    SLICE_X107Y46        FDCE (Hold_fdce_C_D)         0.092    -0.383    inst_uart/inst_uart_rx/rx_baud_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 inst_uart/inst_uart_rx/data_bit_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/data_bit_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.013%)  route 0.129ns (40.987%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=155, routed)         0.640    -0.487    inst_uart/inst_uart_rx/clk_out1
    SLICE_X107Y48        FDCE                                         r  inst_uart/inst_uart_rx/data_bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y48        FDCE (Prop_fdce_C_Q)         0.141    -0.346 r  inst_uart/inst_uart_rx/data_bit_count_reg[0]/Q
                         net (fo=5, routed)           0.129    -0.216    inst_uart/inst_uart_rx/data_bit_count_reg_n_0_[0]
    SLICE_X108Y48        LUT3 (Prop_lut3_I0_O)        0.045    -0.171 r  inst_uart/inst_uart_rx/data_bit_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    inst_uart/inst_uart_rx/data_bit_count[1]_i_1_n_0
    SLICE_X108Y48        FDCE                                         r  inst_uart/inst_uart_rx/data_bit_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=155, routed)         0.911    -0.253    inst_uart/inst_uart_rx/clk_out1
    SLICE_X108Y48        FDCE                                         r  inst_uart/inst_uart_rx/data_bit_count_reg[1]/C
                         clock pessimism             -0.218    -0.471    
    SLICE_X108Y48        FDCE (Hold_fdce_C_D)         0.121    -0.350    inst_uart/inst_uart_rx/data_bit_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 inst_uart/inst_uart_rx/rx_baud_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/rx_baud_tick_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.177%)  route 0.099ns (34.823%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=155, routed)         0.639    -0.488    inst_uart/inst_uart_rx/clk_out1
    SLICE_X106Y46        FDCE                                         r  inst_uart/inst_uart_rx/rx_baud_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y46        FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  inst_uart/inst_uart_rx/rx_baud_counter_reg[2]/Q
                         net (fo=6, routed)           0.099    -0.247    inst_uart/inst_uart_rx/rx_baud_counter_reg_n_0_[2]
    SLICE_X107Y46        LUT5 (Prop_lut5_I2_O)        0.045    -0.202 r  inst_uart/inst_uart_rx/rx_baud_tick_i_1/O
                         net (fo=1, routed)           0.000    -0.202    inst_uart/inst_uart_rx/rx_baud_tick_i_1_n_0
    SLICE_X107Y46        FDCE                                         r  inst_uart/inst_uart_rx/rx_baud_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=155, routed)         0.910    -0.254    inst_uart/inst_uart_rx/clk_out1
    SLICE_X107Y46        FDCE                                         r  inst_uart/inst_uart_rx/rx_baud_tick_reg/C
                         clock pessimism             -0.221    -0.475    
    SLICE_X107Y46        FDCE (Hold_fdce_C_D)         0.092    -0.383    inst_uart/inst_uart_rx/rx_baud_tick_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 inst_uart/inst_uart_rx/rx_baud_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/rx_baud_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.606%)  route 0.102ns (35.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=155, routed)         0.639    -0.488    inst_uart/inst_uart_rx/clk_out1
    SLICE_X107Y46        FDCE                                         r  inst_uart/inst_uart_rx/rx_baud_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y46        FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  inst_uart/inst_uart_rx/rx_baud_counter_reg[0]/Q
                         net (fo=5, routed)           0.102    -0.245    inst_uart/inst_uart_rx/rx_baud_counter_reg_n_0_[0]
    SLICE_X106Y46        LUT6 (Prop_lut6_I4_O)        0.045    -0.200 r  inst_uart/inst_uart_rx/rx_baud_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    inst_uart/inst_uart_rx/rx_baud_counter[2]_i_1_n_0
    SLICE_X106Y46        FDCE                                         r  inst_uart/inst_uart_rx/rx_baud_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=155, routed)         0.910    -0.254    inst_uart/inst_uart_rx/clk_out1
    SLICE_X106Y46        FDCE                                         r  inst_uart/inst_uart_rx/rx_baud_counter_reg[2]/C
                         clock pessimism             -0.221    -0.475    
    SLICE_X106Y46        FDCE (Hold_fdce_C_D)         0.092    -0.383    inst_uart/inst_uart_rx/rx_baud_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 inst_uart/inst_uart_rx/rx_baud_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/rx_baud_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.382%)  route 0.103ns (35.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=155, routed)         0.639    -0.488    inst_uart/inst_uart_rx/clk_out1
    SLICE_X107Y46        FDCE                                         r  inst_uart/inst_uart_rx/rx_baud_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y46        FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  inst_uart/inst_uart_rx/rx_baud_counter_reg[0]/Q
                         net (fo=5, routed)           0.103    -0.244    inst_uart/inst_uart_rx/rx_baud_counter_reg_n_0_[0]
    SLICE_X106Y46        LUT6 (Prop_lut6_I4_O)        0.045    -0.199 r  inst_uart/inst_uart_rx/rx_baud_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    inst_uart/inst_uart_rx/rx_baud_counter[1]_i_1_n_0
    SLICE_X106Y46        FDCE                                         r  inst_uart/inst_uart_rx/rx_baud_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=155, routed)         0.910    -0.254    inst_uart/inst_uart_rx/clk_out1
    SLICE_X106Y46        FDCE                                         r  inst_uart/inst_uart_rx/rx_baud_counter_reg[1]/C
                         clock pessimism             -0.221    -0.475    
    SLICE_X106Y46        FDCE (Hold_fdce_C_D)         0.091    -0.384    inst_uart/inst_uart_rx/rx_baud_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   inst_pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X107Y42   inst_regfile/O_READ_DATA_VALID_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X110Y43   inst_regfile/reg_16_bits_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X110Y42   inst_regfile/reg_16_bits_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X110Y42   inst_regfile/reg_16_bits_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X112Y42   inst_regfile/reg_16_bits_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X112Y42   inst_regfile/reg_16_bits_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X112Y42   inst_regfile/reg_16_bits_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X112Y42   inst_regfile/reg_16_bits_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X107Y42   inst_regfile/O_READ_DATA_VALID_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X107Y42   inst_regfile/O_READ_DATA_VALID_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y43   inst_regfile/reg_16_bits_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y43   inst_regfile/reg_16_bits_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y42   inst_regfile/reg_16_bits_reg[10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y42   inst_regfile/reg_16_bits_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y42   inst_regfile/reg_16_bits_reg[11]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y42   inst_regfile/reg_16_bits_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X112Y42   inst_regfile/reg_16_bits_reg[12]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X112Y42   inst_regfile/reg_16_bits_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X107Y42   inst_regfile/O_READ_DATA_VALID_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X107Y42   inst_regfile/O_READ_DATA_VALID_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y43   inst_regfile/reg_16_bits_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y43   inst_regfile/reg_16_bits_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y42   inst_regfile/reg_16_bits_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y42   inst_regfile/reg_16_bits_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y42   inst_regfile/reg_16_bits_reg[11]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y42   inst_regfile/reg_16_bits_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X112Y42   inst_regfile/reg_16_bits_reg[12]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X112Y42   inst_regfile/reg_16_bits_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1   inst_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKFBOUT



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+----------------+---------+-------+---------------+---------+---------------+---------+--------------------+
Reference | Input          | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal           |
Clock     | Port           | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock              |
----------+----------------+---------+-------+---------------+---------+---------------+---------+--------------------+
PAD_I_CLK | PAD_I_RST_H    | FDCE    | -     |     6.622 (r) | SLOW    |    -1.247 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_SWITCH_0 | FDCE    | -     |     5.726 (r) | SLOW    |    -1.411 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_SWITCH_1 | FDCE    | -     |     5.913 (r) | SLOW    |    -1.532 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_SWITCH_2 | FDCE    | -     |     6.030 (r) | SLOW    |    -1.569 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_UART_RX  | FDPE    | -     |     8.476 (r) | SLOW    |    -2.695 (r) | FAST    | clk_out1_clk_wiz_0 |
----------+----------------+---------+-------+---------------+---------+---------------+---------+--------------------+


Output Ports Clock-to-out

----------+---------------+--------+-------+----------------+---------+----------------+---------+--------------------+
Reference | Output        | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal           |
Clock     | Port          | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock              |
----------+---------------+--------+-------+----------------+---------+----------------+---------+--------------------+
PAD_I_CLK | PAD_O_LED_0   | FDPE   | -     |      3.980 (r) | SLOW    |      1.096 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_O_UART_TX | FDPE   | -     |      7.732 (r) | SLOW    |      2.964 (r) | FAST    | clk_out1_clk_wiz_0 |
----------+---------------+--------+-------+----------------+---------+----------------+---------+--------------------+


Setup between Clocks

----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source    | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock     | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
PAD_I_CLK | PAD_I_CLK   |         5.045 | SLOW    |               |         |               |         |               |         |
----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



