#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x154b0e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1594ed0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x1549410 .functor NOT 1, L_0x15bf4e0, C4<0>, C4<0>, C4<0>;
L_0x1561670 .functor XOR 8, L_0x15bf070, L_0x15bf230, C4<00000000>, C4<00000000>;
L_0x15962f0 .functor XOR 8, L_0x1561670, L_0x15bf370, C4<00000000>, C4<00000000>;
v0x15bcc50_0 .net *"_ivl_10", 7 0, L_0x15bf370;  1 drivers
v0x15bcd50_0 .net *"_ivl_12", 7 0, L_0x15962f0;  1 drivers
v0x15bce30_0 .net *"_ivl_2", 7 0, L_0x15befd0;  1 drivers
v0x15bcef0_0 .net *"_ivl_4", 7 0, L_0x15bf070;  1 drivers
v0x15bcfd0_0 .net *"_ivl_6", 7 0, L_0x15bf230;  1 drivers
v0x15bd100_0 .net *"_ivl_8", 7 0, L_0x1561670;  1 drivers
v0x15bd1e0_0 .net "areset", 0 0, L_0x1549820;  1 drivers
v0x15bd280_0 .var "clk", 0 0;
v0x15bd320_0 .net "predict_history_dut", 6 0, v0x15bbfe0_0;  1 drivers
v0x15bd470_0 .net "predict_history_ref", 6 0, L_0x15bee40;  1 drivers
v0x15bd510_0 .net "predict_pc", 6 0, L_0x15be0d0;  1 drivers
v0x15bd5b0_0 .net "predict_taken_dut", 0 0, v0x15bc220_0;  1 drivers
v0x15bd650_0 .net "predict_taken_ref", 0 0, L_0x15bec80;  1 drivers
v0x15bd6f0_0 .net "predict_valid", 0 0, v0x15b92f0_0;  1 drivers
v0x15bd790_0 .var/2u "stats1", 223 0;
v0x15bd830_0 .var/2u "strobe", 0 0;
v0x15bd8f0_0 .net "tb_match", 0 0, L_0x15bf4e0;  1 drivers
v0x15bdaa0_0 .net "tb_mismatch", 0 0, L_0x1549410;  1 drivers
v0x15bdb40_0 .net "train_history", 6 0, L_0x15be680;  1 drivers
v0x15bdc00_0 .net "train_mispredicted", 0 0, L_0x15be520;  1 drivers
v0x15bdca0_0 .net "train_pc", 6 0, L_0x15be810;  1 drivers
v0x15bdd60_0 .net "train_taken", 0 0, L_0x15be300;  1 drivers
v0x15bde00_0 .net "train_valid", 0 0, v0x15b9c70_0;  1 drivers
v0x15bdea0_0 .net "wavedrom_enable", 0 0, v0x15b9d40_0;  1 drivers
v0x15bdf40_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x15b9de0_0;  1 drivers
v0x15bdfe0_0 .net "wavedrom_title", 511 0, v0x15b9ec0_0;  1 drivers
L_0x15befd0 .concat [ 7 1 0 0], L_0x15bee40, L_0x15bec80;
L_0x15bf070 .concat [ 7 1 0 0], L_0x15bee40, L_0x15bec80;
L_0x15bf230 .concat [ 7 1 0 0], v0x15bbfe0_0, v0x15bc220_0;
L_0x15bf370 .concat [ 7 1 0 0], L_0x15bee40, L_0x15bec80;
L_0x15bf4e0 .cmp/eeq 8, L_0x15befd0, L_0x15962f0;
S_0x1548790 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x1594ed0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x154d150 .param/l "LNT" 0 3 22, C4<01>;
P_0x154d190 .param/l "LT" 0 3 22, C4<10>;
P_0x154d1d0 .param/l "SNT" 0 3 22, C4<00>;
P_0x154d210 .param/l "ST" 0 3 22, C4<11>;
P_0x154d250 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x1549d00 .functor XOR 7, v0x15b7490_0, L_0x15be0d0, C4<0000000>, C4<0000000>;
L_0x1572900 .functor XOR 7, L_0x15be680, L_0x15be810, C4<0000000>, C4<0000000>;
v0x15853d0_0 .net *"_ivl_11", 0 0, L_0x15beb90;  1 drivers
L_0x7f58aafac1c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x15856a0_0 .net *"_ivl_12", 0 0, L_0x7f58aafac1c8;  1 drivers
L_0x7f58aafac210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1549480_0 .net *"_ivl_16", 6 0, L_0x7f58aafac210;  1 drivers
v0x15496c0_0 .net *"_ivl_4", 1 0, L_0x15be9a0;  1 drivers
v0x1549890_0 .net *"_ivl_6", 8 0, L_0x15beaa0;  1 drivers
L_0x7f58aafac180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1549df0_0 .net *"_ivl_9", 1 0, L_0x7f58aafac180;  1 drivers
v0x15b7170_0 .net "areset", 0 0, L_0x1549820;  alias, 1 drivers
v0x15b7230_0 .net "clk", 0 0, v0x15bd280_0;  1 drivers
v0x15b72f0 .array "pht", 0 127, 1 0;
v0x15b73b0_0 .net "predict_history", 6 0, L_0x15bee40;  alias, 1 drivers
v0x15b7490_0 .var "predict_history_r", 6 0;
v0x15b7570_0 .net "predict_index", 6 0, L_0x1549d00;  1 drivers
v0x15b7650_0 .net "predict_pc", 6 0, L_0x15be0d0;  alias, 1 drivers
v0x15b7730_0 .net "predict_taken", 0 0, L_0x15bec80;  alias, 1 drivers
v0x15b77f0_0 .net "predict_valid", 0 0, v0x15b92f0_0;  alias, 1 drivers
v0x15b78b0_0 .net "train_history", 6 0, L_0x15be680;  alias, 1 drivers
v0x15b7990_0 .net "train_index", 6 0, L_0x1572900;  1 drivers
v0x15b7a70_0 .net "train_mispredicted", 0 0, L_0x15be520;  alias, 1 drivers
v0x15b7b30_0 .net "train_pc", 6 0, L_0x15be810;  alias, 1 drivers
v0x15b7c10_0 .net "train_taken", 0 0, L_0x15be300;  alias, 1 drivers
v0x15b7cd0_0 .net "train_valid", 0 0, v0x15b9c70_0;  alias, 1 drivers
E_0x15582f0 .event posedge, v0x15b7170_0, v0x15b7230_0;
L_0x15be9a0 .array/port v0x15b72f0, L_0x15beaa0;
L_0x15beaa0 .concat [ 7 2 0 0], L_0x1549d00, L_0x7f58aafac180;
L_0x15beb90 .part L_0x15be9a0, 1, 1;
L_0x15bec80 .functor MUXZ 1, L_0x7f58aafac1c8, L_0x15beb90, v0x15b92f0_0, C4<>;
L_0x15bee40 .functor MUXZ 7, L_0x7f58aafac210, v0x15b7490_0, v0x15b92f0_0, C4<>;
S_0x1571c30 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0x1548790;
 .timescale -12 -12;
v0x1584fb0_0 .var/i "i", 31 0;
S_0x15b7ef0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x1594ed0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x15b80a0 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x1549820 .functor BUFZ 1, v0x15b93c0_0, C4<0>, C4<0>, C4<0>;
L_0x7f58aafac0a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x15b8b80_0 .net *"_ivl_10", 0 0, L_0x7f58aafac0a8;  1 drivers
L_0x7f58aafac0f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x15b8c60_0 .net *"_ivl_14", 6 0, L_0x7f58aafac0f0;  1 drivers
L_0x7f58aafac138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x15b8d40_0 .net *"_ivl_18", 6 0, L_0x7f58aafac138;  1 drivers
L_0x7f58aafac018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x15b8e00_0 .net *"_ivl_2", 6 0, L_0x7f58aafac018;  1 drivers
L_0x7f58aafac060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x15b8ee0_0 .net *"_ivl_6", 0 0, L_0x7f58aafac060;  1 drivers
v0x15b9010_0 .net "areset", 0 0, L_0x1549820;  alias, 1 drivers
v0x15b90b0_0 .net "clk", 0 0, v0x15bd280_0;  alias, 1 drivers
v0x15b9180_0 .net "predict_pc", 6 0, L_0x15be0d0;  alias, 1 drivers
v0x15b9250_0 .var "predict_pc_r", 6 0;
v0x15b92f0_0 .var "predict_valid", 0 0;
v0x15b93c0_0 .var "reset", 0 0;
v0x15b9460_0 .net "tb_match", 0 0, L_0x15bf4e0;  alias, 1 drivers
v0x15b9520_0 .net "train_history", 6 0, L_0x15be680;  alias, 1 drivers
v0x15b9610_0 .var "train_history_r", 6 0;
v0x15b96d0_0 .net "train_mispredicted", 0 0, L_0x15be520;  alias, 1 drivers
v0x15b97a0_0 .var "train_mispredicted_r", 0 0;
v0x15b9840_0 .net "train_pc", 6 0, L_0x15be810;  alias, 1 drivers
v0x15b9a40_0 .var "train_pc_r", 6 0;
v0x15b9b00_0 .net "train_taken", 0 0, L_0x15be300;  alias, 1 drivers
v0x15b9bd0_0 .var "train_taken_r", 0 0;
v0x15b9c70_0 .var "train_valid", 0 0;
v0x15b9d40_0 .var "wavedrom_enable", 0 0;
v0x15b9de0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x15b9ec0_0 .var "wavedrom_title", 511 0;
E_0x1557790/0 .event negedge, v0x15b7230_0;
E_0x1557790/1 .event posedge, v0x15b7230_0;
E_0x1557790 .event/or E_0x1557790/0, E_0x1557790/1;
L_0x15be0d0 .functor MUXZ 7, L_0x7f58aafac018, v0x15b9250_0, v0x15b92f0_0, C4<>;
L_0x15be300 .functor MUXZ 1, L_0x7f58aafac060, v0x15b9bd0_0, v0x15b9c70_0, C4<>;
L_0x15be520 .functor MUXZ 1, L_0x7f58aafac0a8, v0x15b97a0_0, v0x15b9c70_0, C4<>;
L_0x15be680 .functor MUXZ 7, L_0x7f58aafac0f0, v0x15b9610_0, v0x15b9c70_0, C4<>;
L_0x15be810 .functor MUXZ 7, L_0x7f58aafac138, v0x15b9a40_0, v0x15b9c70_0, C4<>;
S_0x15b8160 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x15b7ef0;
 .timescale -12 -12;
v0x15b83c0_0 .var/2u "arfail", 0 0;
v0x15b84a0_0 .var "async", 0 0;
v0x15b8560_0 .var/2u "datafail", 0 0;
v0x15b8600_0 .var/2u "srfail", 0 0;
E_0x1557540 .event posedge, v0x15b7230_0;
E_0x153b9f0 .event negedge, v0x15b7230_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1557540;
    %wait E_0x1557540;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15b93c0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1557540;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x153b9f0;
    %load/vec4 v0x15b9460_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x15b8560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15b93c0_0, 0;
    %wait E_0x1557540;
    %load/vec4 v0x15b9460_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x15b83c0_0, 0, 1;
    %wait E_0x1557540;
    %load/vec4 v0x15b9460_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x15b8600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15b93c0_0, 0;
    %load/vec4 v0x15b8600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x15b83c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x15b84a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x15b8560_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x15b84a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x15b86c0 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x15b7ef0;
 .timescale -12 -12;
v0x15b88c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x15b89a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x15b7ef0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x15ba140 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x1594ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x15ba300 .param/l "PHT_SIZE" 0 4 17, +C4<00000000000000000000000010000000>;
v0x15bac60_0 .net "areset", 0 0, L_0x1549820;  alias, 1 drivers
v0x15bad70_0 .net "clk", 0 0, v0x15bd280_0;  alias, 1 drivers
v0x15bae80_0 .var "global_history", 6 0;
v0x15baf20 .array "pht", 0 127, 1 0;
v0x15bbfe0_0 .var "predict_history", 6 0;
v0x15bc110_0 .net "predict_pc", 6 0, L_0x15be0d0;  alias, 1 drivers
v0x15bc220_0 .var "predict_taken", 0 0;
v0x15bc2e0_0 .net "predict_valid", 0 0, v0x15b92f0_0;  alias, 1 drivers
v0x15bc3d0_0 .net "train_history", 6 0, L_0x15be680;  alias, 1 drivers
v0x15bc490_0 .net "train_mispredicted", 0 0, L_0x15be520;  alias, 1 drivers
v0x15bc580_0 .net "train_pc", 6 0, L_0x15be810;  alias, 1 drivers
v0x15bc690_0 .net "train_taken", 0 0, L_0x15be300;  alias, 1 drivers
v0x15bc780_0 .net "train_valid", 0 0, v0x15b9c70_0;  alias, 1 drivers
v0x15baf20_0 .array/port v0x15baf20, 0;
E_0x159cd50/0 .event anyedge, v0x15b77f0_0, v0x15b7650_0, v0x15bae80_0, v0x15baf20_0;
v0x15baf20_1 .array/port v0x15baf20, 1;
v0x15baf20_2 .array/port v0x15baf20, 2;
v0x15baf20_3 .array/port v0x15baf20, 3;
v0x15baf20_4 .array/port v0x15baf20, 4;
E_0x159cd50/1 .event anyedge, v0x15baf20_1, v0x15baf20_2, v0x15baf20_3, v0x15baf20_4;
v0x15baf20_5 .array/port v0x15baf20, 5;
v0x15baf20_6 .array/port v0x15baf20, 6;
v0x15baf20_7 .array/port v0x15baf20, 7;
v0x15baf20_8 .array/port v0x15baf20, 8;
E_0x159cd50/2 .event anyedge, v0x15baf20_5, v0x15baf20_6, v0x15baf20_7, v0x15baf20_8;
v0x15baf20_9 .array/port v0x15baf20, 9;
v0x15baf20_10 .array/port v0x15baf20, 10;
v0x15baf20_11 .array/port v0x15baf20, 11;
v0x15baf20_12 .array/port v0x15baf20, 12;
E_0x159cd50/3 .event anyedge, v0x15baf20_9, v0x15baf20_10, v0x15baf20_11, v0x15baf20_12;
v0x15baf20_13 .array/port v0x15baf20, 13;
v0x15baf20_14 .array/port v0x15baf20, 14;
v0x15baf20_15 .array/port v0x15baf20, 15;
v0x15baf20_16 .array/port v0x15baf20, 16;
E_0x159cd50/4 .event anyedge, v0x15baf20_13, v0x15baf20_14, v0x15baf20_15, v0x15baf20_16;
v0x15baf20_17 .array/port v0x15baf20, 17;
v0x15baf20_18 .array/port v0x15baf20, 18;
v0x15baf20_19 .array/port v0x15baf20, 19;
v0x15baf20_20 .array/port v0x15baf20, 20;
E_0x159cd50/5 .event anyedge, v0x15baf20_17, v0x15baf20_18, v0x15baf20_19, v0x15baf20_20;
v0x15baf20_21 .array/port v0x15baf20, 21;
v0x15baf20_22 .array/port v0x15baf20, 22;
v0x15baf20_23 .array/port v0x15baf20, 23;
v0x15baf20_24 .array/port v0x15baf20, 24;
E_0x159cd50/6 .event anyedge, v0x15baf20_21, v0x15baf20_22, v0x15baf20_23, v0x15baf20_24;
v0x15baf20_25 .array/port v0x15baf20, 25;
v0x15baf20_26 .array/port v0x15baf20, 26;
v0x15baf20_27 .array/port v0x15baf20, 27;
v0x15baf20_28 .array/port v0x15baf20, 28;
E_0x159cd50/7 .event anyedge, v0x15baf20_25, v0x15baf20_26, v0x15baf20_27, v0x15baf20_28;
v0x15baf20_29 .array/port v0x15baf20, 29;
v0x15baf20_30 .array/port v0x15baf20, 30;
v0x15baf20_31 .array/port v0x15baf20, 31;
v0x15baf20_32 .array/port v0x15baf20, 32;
E_0x159cd50/8 .event anyedge, v0x15baf20_29, v0x15baf20_30, v0x15baf20_31, v0x15baf20_32;
v0x15baf20_33 .array/port v0x15baf20, 33;
v0x15baf20_34 .array/port v0x15baf20, 34;
v0x15baf20_35 .array/port v0x15baf20, 35;
v0x15baf20_36 .array/port v0x15baf20, 36;
E_0x159cd50/9 .event anyedge, v0x15baf20_33, v0x15baf20_34, v0x15baf20_35, v0x15baf20_36;
v0x15baf20_37 .array/port v0x15baf20, 37;
v0x15baf20_38 .array/port v0x15baf20, 38;
v0x15baf20_39 .array/port v0x15baf20, 39;
v0x15baf20_40 .array/port v0x15baf20, 40;
E_0x159cd50/10 .event anyedge, v0x15baf20_37, v0x15baf20_38, v0x15baf20_39, v0x15baf20_40;
v0x15baf20_41 .array/port v0x15baf20, 41;
v0x15baf20_42 .array/port v0x15baf20, 42;
v0x15baf20_43 .array/port v0x15baf20, 43;
v0x15baf20_44 .array/port v0x15baf20, 44;
E_0x159cd50/11 .event anyedge, v0x15baf20_41, v0x15baf20_42, v0x15baf20_43, v0x15baf20_44;
v0x15baf20_45 .array/port v0x15baf20, 45;
v0x15baf20_46 .array/port v0x15baf20, 46;
v0x15baf20_47 .array/port v0x15baf20, 47;
v0x15baf20_48 .array/port v0x15baf20, 48;
E_0x159cd50/12 .event anyedge, v0x15baf20_45, v0x15baf20_46, v0x15baf20_47, v0x15baf20_48;
v0x15baf20_49 .array/port v0x15baf20, 49;
v0x15baf20_50 .array/port v0x15baf20, 50;
v0x15baf20_51 .array/port v0x15baf20, 51;
v0x15baf20_52 .array/port v0x15baf20, 52;
E_0x159cd50/13 .event anyedge, v0x15baf20_49, v0x15baf20_50, v0x15baf20_51, v0x15baf20_52;
v0x15baf20_53 .array/port v0x15baf20, 53;
v0x15baf20_54 .array/port v0x15baf20, 54;
v0x15baf20_55 .array/port v0x15baf20, 55;
v0x15baf20_56 .array/port v0x15baf20, 56;
E_0x159cd50/14 .event anyedge, v0x15baf20_53, v0x15baf20_54, v0x15baf20_55, v0x15baf20_56;
v0x15baf20_57 .array/port v0x15baf20, 57;
v0x15baf20_58 .array/port v0x15baf20, 58;
v0x15baf20_59 .array/port v0x15baf20, 59;
v0x15baf20_60 .array/port v0x15baf20, 60;
E_0x159cd50/15 .event anyedge, v0x15baf20_57, v0x15baf20_58, v0x15baf20_59, v0x15baf20_60;
v0x15baf20_61 .array/port v0x15baf20, 61;
v0x15baf20_62 .array/port v0x15baf20, 62;
v0x15baf20_63 .array/port v0x15baf20, 63;
v0x15baf20_64 .array/port v0x15baf20, 64;
E_0x159cd50/16 .event anyedge, v0x15baf20_61, v0x15baf20_62, v0x15baf20_63, v0x15baf20_64;
v0x15baf20_65 .array/port v0x15baf20, 65;
v0x15baf20_66 .array/port v0x15baf20, 66;
v0x15baf20_67 .array/port v0x15baf20, 67;
v0x15baf20_68 .array/port v0x15baf20, 68;
E_0x159cd50/17 .event anyedge, v0x15baf20_65, v0x15baf20_66, v0x15baf20_67, v0x15baf20_68;
v0x15baf20_69 .array/port v0x15baf20, 69;
v0x15baf20_70 .array/port v0x15baf20, 70;
v0x15baf20_71 .array/port v0x15baf20, 71;
v0x15baf20_72 .array/port v0x15baf20, 72;
E_0x159cd50/18 .event anyedge, v0x15baf20_69, v0x15baf20_70, v0x15baf20_71, v0x15baf20_72;
v0x15baf20_73 .array/port v0x15baf20, 73;
v0x15baf20_74 .array/port v0x15baf20, 74;
v0x15baf20_75 .array/port v0x15baf20, 75;
v0x15baf20_76 .array/port v0x15baf20, 76;
E_0x159cd50/19 .event anyedge, v0x15baf20_73, v0x15baf20_74, v0x15baf20_75, v0x15baf20_76;
v0x15baf20_77 .array/port v0x15baf20, 77;
v0x15baf20_78 .array/port v0x15baf20, 78;
v0x15baf20_79 .array/port v0x15baf20, 79;
v0x15baf20_80 .array/port v0x15baf20, 80;
E_0x159cd50/20 .event anyedge, v0x15baf20_77, v0x15baf20_78, v0x15baf20_79, v0x15baf20_80;
v0x15baf20_81 .array/port v0x15baf20, 81;
v0x15baf20_82 .array/port v0x15baf20, 82;
v0x15baf20_83 .array/port v0x15baf20, 83;
v0x15baf20_84 .array/port v0x15baf20, 84;
E_0x159cd50/21 .event anyedge, v0x15baf20_81, v0x15baf20_82, v0x15baf20_83, v0x15baf20_84;
v0x15baf20_85 .array/port v0x15baf20, 85;
v0x15baf20_86 .array/port v0x15baf20, 86;
v0x15baf20_87 .array/port v0x15baf20, 87;
v0x15baf20_88 .array/port v0x15baf20, 88;
E_0x159cd50/22 .event anyedge, v0x15baf20_85, v0x15baf20_86, v0x15baf20_87, v0x15baf20_88;
v0x15baf20_89 .array/port v0x15baf20, 89;
v0x15baf20_90 .array/port v0x15baf20, 90;
v0x15baf20_91 .array/port v0x15baf20, 91;
v0x15baf20_92 .array/port v0x15baf20, 92;
E_0x159cd50/23 .event anyedge, v0x15baf20_89, v0x15baf20_90, v0x15baf20_91, v0x15baf20_92;
v0x15baf20_93 .array/port v0x15baf20, 93;
v0x15baf20_94 .array/port v0x15baf20, 94;
v0x15baf20_95 .array/port v0x15baf20, 95;
v0x15baf20_96 .array/port v0x15baf20, 96;
E_0x159cd50/24 .event anyedge, v0x15baf20_93, v0x15baf20_94, v0x15baf20_95, v0x15baf20_96;
v0x15baf20_97 .array/port v0x15baf20, 97;
v0x15baf20_98 .array/port v0x15baf20, 98;
v0x15baf20_99 .array/port v0x15baf20, 99;
v0x15baf20_100 .array/port v0x15baf20, 100;
E_0x159cd50/25 .event anyedge, v0x15baf20_97, v0x15baf20_98, v0x15baf20_99, v0x15baf20_100;
v0x15baf20_101 .array/port v0x15baf20, 101;
v0x15baf20_102 .array/port v0x15baf20, 102;
v0x15baf20_103 .array/port v0x15baf20, 103;
v0x15baf20_104 .array/port v0x15baf20, 104;
E_0x159cd50/26 .event anyedge, v0x15baf20_101, v0x15baf20_102, v0x15baf20_103, v0x15baf20_104;
v0x15baf20_105 .array/port v0x15baf20, 105;
v0x15baf20_106 .array/port v0x15baf20, 106;
v0x15baf20_107 .array/port v0x15baf20, 107;
v0x15baf20_108 .array/port v0x15baf20, 108;
E_0x159cd50/27 .event anyedge, v0x15baf20_105, v0x15baf20_106, v0x15baf20_107, v0x15baf20_108;
v0x15baf20_109 .array/port v0x15baf20, 109;
v0x15baf20_110 .array/port v0x15baf20, 110;
v0x15baf20_111 .array/port v0x15baf20, 111;
v0x15baf20_112 .array/port v0x15baf20, 112;
E_0x159cd50/28 .event anyedge, v0x15baf20_109, v0x15baf20_110, v0x15baf20_111, v0x15baf20_112;
v0x15baf20_113 .array/port v0x15baf20, 113;
v0x15baf20_114 .array/port v0x15baf20, 114;
v0x15baf20_115 .array/port v0x15baf20, 115;
v0x15baf20_116 .array/port v0x15baf20, 116;
E_0x159cd50/29 .event anyedge, v0x15baf20_113, v0x15baf20_114, v0x15baf20_115, v0x15baf20_116;
v0x15baf20_117 .array/port v0x15baf20, 117;
v0x15baf20_118 .array/port v0x15baf20, 118;
v0x15baf20_119 .array/port v0x15baf20, 119;
v0x15baf20_120 .array/port v0x15baf20, 120;
E_0x159cd50/30 .event anyedge, v0x15baf20_117, v0x15baf20_118, v0x15baf20_119, v0x15baf20_120;
v0x15baf20_121 .array/port v0x15baf20, 121;
v0x15baf20_122 .array/port v0x15baf20, 122;
v0x15baf20_123 .array/port v0x15baf20, 123;
v0x15baf20_124 .array/port v0x15baf20, 124;
E_0x159cd50/31 .event anyedge, v0x15baf20_121, v0x15baf20_122, v0x15baf20_123, v0x15baf20_124;
v0x15baf20_125 .array/port v0x15baf20, 125;
v0x15baf20_126 .array/port v0x15baf20, 126;
v0x15baf20_127 .array/port v0x15baf20, 127;
E_0x159cd50/32 .event anyedge, v0x15baf20_125, v0x15baf20_126, v0x15baf20_127;
E_0x159cd50 .event/or E_0x159cd50/0, E_0x159cd50/1, E_0x159cd50/2, E_0x159cd50/3, E_0x159cd50/4, E_0x159cd50/5, E_0x159cd50/6, E_0x159cd50/7, E_0x159cd50/8, E_0x159cd50/9, E_0x159cd50/10, E_0x159cd50/11, E_0x159cd50/12, E_0x159cd50/13, E_0x159cd50/14, E_0x159cd50/15, E_0x159cd50/16, E_0x159cd50/17, E_0x159cd50/18, E_0x159cd50/19, E_0x159cd50/20, E_0x159cd50/21, E_0x159cd50/22, E_0x159cd50/23, E_0x159cd50/24, E_0x159cd50/25, E_0x159cd50/26, E_0x159cd50/27, E_0x159cd50/28, E_0x159cd50/29, E_0x159cd50/30, E_0x159cd50/31, E_0x159cd50/32;
S_0x15ba960 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 36, 4 36 0, S_0x15ba140;
 .timescale 0 0;
v0x15bab60_0 .var/2s "i", 31 0;
S_0x15bca30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x1594ed0;
 .timescale -12 -12;
E_0x159d040 .event anyedge, v0x15bd830_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x15bd830_0;
    %nor/r;
    %assign/vec4 v0x15bd830_0, 0;
    %wait E_0x159d040;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x15b7ef0;
T_4 ;
    %wait E_0x1557540;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15b93c0_0, 0;
    %wait E_0x1557540;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15b93c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15b92f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15b97a0_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x15b9610_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x15b9a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15b9bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15b9c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15b92f0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x15b9250_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b84a0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x15b8160;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x15b89a0;
    %join;
    %wait E_0x1557540;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15b93c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15b92f0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x15b9250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15b92f0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x15b9610_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x15b9a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15b9bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15b9c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15b97a0_0, 0;
    %wait E_0x153b9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15b93c0_0, 0;
    %wait E_0x1557540;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15b9c70_0, 0;
    %wait E_0x1557540;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x15b9610_0, 0;
    %wait E_0x1557540;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15b9c70_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1557540;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x15b9610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15b9bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15b9c70_0, 0;
    %wait E_0x1557540;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15b9c70_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1557540;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x15b89a0;
    %join;
    %wait E_0x1557540;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15b93c0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x15b9250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15b92f0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x15b9610_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x15b9a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15b9bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15b9c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15b97a0_0, 0;
    %wait E_0x153b9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15b93c0_0, 0;
    %wait E_0x1557540;
    %wait E_0x1557540;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15b9c70_0, 0;
    %wait E_0x1557540;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15b9c70_0, 0;
    %wait E_0x1557540;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15b9c70_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x15b9610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15b9bd0_0, 0;
    %wait E_0x1557540;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15b9c70_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1557540;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x15b9610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15b9bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15b9c70_0, 0;
    %wait E_0x1557540;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15b9c70_0, 0;
    %wait E_0x1557540;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15b9c70_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x15b9610_0, 0;
    %wait E_0x1557540;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15b9c70_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1557540;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x15b89a0;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1557790;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x15b9c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15b9bd0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x15b9a40_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x15b9250_0, 0;
    %assign/vec4 v0x15b92f0_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x15b9610_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x15b97a0_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1548790;
T_5 ;
    %wait E_0x15582f0;
    %load/vec4 v0x15b7170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x1571c30;
    %jmp t_0;
    .scope S_0x1571c30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1584fb0_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x1584fb0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x1584fb0_0;
    %store/vec4a v0x15b72f0, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x1584fb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1584fb0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x1548790;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x15b7490_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x15b77f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x15b7490_0;
    %load/vec4 v0x15b7730_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x15b7490_0, 0;
T_5.5 ;
    %load/vec4 v0x15b7cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x15b7990_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x15b72f0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x15b7c10_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x15b7990_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x15b72f0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x15b7990_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b72f0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x15b7990_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x15b72f0, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x15b7c10_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x15b7990_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x15b72f0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x15b7990_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b72f0, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x15b7a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x15b78b0_0;
    %load/vec4 v0x15b7c10_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x15b7490_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x15ba140;
T_6 ;
    %wait E_0x159cd50;
    %load/vec4 v0x15bc2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x15bc110_0;
    %load/vec4 v0x15bae80_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x15baf20, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0x15bc220_0, 0, 1;
    %load/vec4 v0x15bae80_0;
    %store/vec4 v0x15bbfe0_0, 0, 7;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15bc220_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x15bbfe0_0, 0, 7;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x15ba140;
T_7 ;
    %wait E_0x15582f0;
    %load/vec4 v0x15bac60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x15bae80_0, 0;
    %fork t_3, S_0x15ba960;
    %jmp t_2;
    .scope S_0x15ba960;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15bab60_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0x15bab60_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 2, 0, 2;
    %ix/getv/s 3, v0x15bab60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15baf20, 0, 4;
T_7.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15bab60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x15bab60_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %end;
    .scope S_0x15ba140;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x15bc780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0x15bc690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0x15bc580_0;
    %load/vec4 v0x15bae80_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x15baf20, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x15bc580_0;
    %load/vec4 v0x15bae80_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15baf20, 0, 4;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x15bc580_0;
    %load/vec4 v0x15bae80_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x15baf20, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x15bc580_0;
    %load/vec4 v0x15bae80_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15baf20, 0, 4;
T_7.8 ;
    %load/vec4 v0x15bc490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %load/vec4 v0x15bc3d0_0;
    %assign/vec4 v0x15bae80_0, 0;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v0x15bae80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x15bc690_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0x15bae80_0, 0;
T_7.10 ;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1594ed0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15bd280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15bd830_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x1594ed0;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x15bd280_0;
    %inv;
    %store/vec4 v0x15bd280_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x1594ed0;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x15b90b0_0, v0x15bdaa0_0, v0x15bd280_0, v0x15bd1e0_0, v0x15bd6f0_0, v0x15bd510_0, v0x15bde00_0, v0x15bdd60_0, v0x15bdc00_0, v0x15bdb40_0, v0x15bdca0_0, v0x15bd650_0, v0x15bd5b0_0, v0x15bd470_0, v0x15bd320_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x1594ed0;
T_11 ;
    %load/vec4 v0x15bd790_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x15bd790_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x15bd790_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x15bd790_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x15bd790_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x15bd790_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x15bd790_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x15bd790_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x15bd790_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x15bd790_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x1594ed0;
T_12 ;
    %wait E_0x1557790;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15bd790_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15bd790_0, 4, 32;
    %load/vec4 v0x15bd8f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x15bd790_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15bd790_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15bd790_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15bd790_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x15bd650_0;
    %load/vec4 v0x15bd650_0;
    %load/vec4 v0x15bd5b0_0;
    %xor;
    %load/vec4 v0x15bd650_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x15bd790_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15bd790_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x15bd790_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15bd790_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x15bd470_0;
    %load/vec4 v0x15bd470_0;
    %load/vec4 v0x15bd320_0;
    %xor;
    %load/vec4 v0x15bd470_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x15bd790_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15bd790_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x15bd790_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15bd790_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can1_depth10/human/gshare/iter3/response0/top_module.sv";
