|KS
clk => clk.IN7
rst => rst.IN7
rx_sig => rx_sig.IN1
da_data[0] <= amp_ctrl_module:U7.ad_data_amp
da_data[1] <= amp_ctrl_module:U7.ad_data_amp
da_data[2] <= amp_ctrl_module:U7.ad_data_amp
da_data[3] <= amp_ctrl_module:U7.ad_data_amp
da_data[4] <= amp_ctrl_module:U7.ad_data_amp
da_data[5] <= amp_ctrl_module:U7.ad_data_amp
da_data[6] <= amp_ctrl_module:U7.ad_data_amp
da_data[7] <= amp_ctrl_module:U7.ad_data_amp
LED <= rx_sig.DB_MAX_OUTPUT_PORT_TYPE
DA_clk <= clk.DB_MAX_OUTPUT_PORT_TYPE


|KS|uart_top:U1
clk => clk.IN2
rst => rst.IN2
rx_screen => rx_screen.IN1
rx_computer => ~NO_FANOUT~
wave[0] <= judge:U1_2.wave
wave[1] <= judge:U1_2.wave
wave[2] <= judge:U1_2.wave
wave[3] <= judge:U1_2.wave
wave[4] <= judge:U1_2.wave
wave[5] <= judge:U1_2.wave
wave[6] <= judge:U1_2.wave
wave[7] <= judge:U1_2.wave
wave[8] <= judge:U1_2.wave
wave[9] <= judge:U1_2.wave
wave[10] <= judge:U1_2.wave
wave[11] <= judge:U1_2.wave
wave[12] <= judge:U1_2.wave
wave[13] <= judge:U1_2.wave
wave[14] <= judge:U1_2.wave
wave[15] <= judge:U1_2.wave
data_change_sig <= judge:U1_2.data_change_sig


|KS|uart_top:U1|rx_module_plus:U1_1
sclk => isok~reg0.CLK
sclk => rx_data[0]~reg0.CLK
sclk => rx_data[1]~reg0.CLK
sclk => rx_data[2]~reg0.CLK
sclk => rx_data[3]~reg0.CLK
sclk => rx_data[4]~reg0.CLK
sclk => rx_data[5]~reg0.CLK
sclk => rx_data[6]~reg0.CLK
sclk => rx_data[7]~reg0.CLK
sclk => rx_data_r[0].CLK
sclk => rx_data_r[1].CLK
sclk => rx_data_r[2].CLK
sclk => rx_data_r[3].CLK
sclk => rx_data_r[4].CLK
sclk => rx_data_r[5].CLK
sclk => rx_data_r[6].CLK
sclk => rx_data_r[7].CLK
sclk => data_flag.CLK
sclk => bit_cnt[0].CLK
sclk => bit_cnt[1].CLK
sclk => bit_cnt[2].CLK
sclk => bit_cnt[3].CLK
sclk => bps_cnt[0].CLK
sclk => bps_cnt[1].CLK
sclk => bps_cnt[2].CLK
sclk => bps_cnt[3].CLK
sclk => bps_cnt[4].CLK
sclk => bps_cnt[5].CLK
sclk => bps_cnt[6].CLK
sclk => bps_cnt[7].CLK
sclk => bps_cnt[8].CLK
sclk => bps_cnt[9].CLK
sclk => bps_cnt[10].CLK
sclk => bps_cnt[11].CLK
sclk => bps_cnt[12].CLK
sclk => bps_flag.CLK
sclk => rx_reg.CLK
sclk => rx.CLK
sclk => rx2.CLK
rst => rx_reg.OUTPUTSELECT
rst => rx_data[0]~reg0.ACLR
rst => rx_data[1]~reg0.ACLR
rst => rx_data[2]~reg0.ACLR
rst => rx_data[3]~reg0.ACLR
rst => rx_data[4]~reg0.ACLR
rst => rx_data[5]~reg0.ACLR
rst => rx_data[6]~reg0.ACLR
rst => rx_data[7]~reg0.ACLR
rst => isok~reg0.ACLR
rst => rx2.PRESET
rst => rx.PRESET
rst => bps_flag.ACLR
rst => bps_cnt[0].ACLR
rst => bps_cnt[1].ACLR
rst => bps_cnt[2].ACLR
rst => bps_cnt[3].ACLR
rst => bps_cnt[4].ACLR
rst => bps_cnt[5].ACLR
rst => bps_cnt[6].ACLR
rst => bps_cnt[7].ACLR
rst => bps_cnt[8].ACLR
rst => bps_cnt[9].ACLR
rst => bps_cnt[10].ACLR
rst => bps_cnt[11].ACLR
rst => bps_cnt[12].ACLR
rst => bit_cnt[0].ACLR
rst => bit_cnt[1].ACLR
rst => bit_cnt[2].ACLR
rst => bit_cnt[3].ACLR
rst => data_flag.ACLR
rst => rx_data_r[0].ACLR
rst => rx_data_r[1].ACLR
rst => rx_data_r[2].ACLR
rst => rx_data_r[3].ACLR
rst => rx_data_r[4].ACLR
rst => rx_data_r[5].ACLR
rst => rx_data_r[6].ACLR
rst => rx_data_r[7].ACLR
rx1 => rx2.DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
isok <= isok~reg0.DB_MAX_OUTPUT_PORT_TYPE


|KS|uart_top:U1|judge:U1_2
clk => iswave_r.CLK
clk => wave[0]~reg0.CLK
clk => wave[1]~reg0.CLK
clk => wave[2]~reg0.CLK
clk => wave[3]~reg0.CLK
clk => wave[4]~reg0.CLK
clk => wave[5]~reg0.CLK
clk => wave[6]~reg0.CLK
clk => wave[7]~reg0.CLK
clk => wave[8]~reg0.CLK
clk => wave[9]~reg0.CLK
clk => wave[10]~reg0.CLK
clk => wave[11]~reg0.CLK
clk => wave[12]~reg0.CLK
clk => wave[13]~reg0.CLK
clk => wave[14]~reg0.CLK
clk => wave[15]~reg0.CLK
clk => wave_r[0].CLK
clk => wave_r[1].CLK
clk => wave_r[2].CLK
clk => wave_r[3].CLK
clk => wave_r[4].CLK
clk => wave_r[5].CLK
clk => wave_r[6].CLK
clk => wave_r[7].CLK
clk => wave_r[8].CLK
clk => wave_r[9].CLK
clk => wave_r[10].CLK
clk => wave_r[11].CLK
clk => wave_r[12].CLK
clk => wave_r[13].CLK
clk => wave_r[14].CLK
clk => wave_r[15].CLK
clk => iswave.CLK
clk => byte_cnt[0].CLK
clk => byte_cnt[1].CLK
clk => byte_cnt[2].CLK
clk => byte_cnt[3].CLK
clk => byte_cnt[4].CLK
clk => cnt_clr[0].CLK
clk => cnt_clr[1].CLK
clk => cnt_clr[2].CLK
clk => cnt_clr[3].CLK
clk => cnt_clr[4].CLK
clk => cnt_clr[5].CLK
clk => cnt_clr[6].CLK
clk => cnt_clr[7].CLK
clk => cnt_clr[8].CLK
clk => cnt_clr[9].CLK
clk => cnt_clr[10].CLK
clk => cnt_clr[11].CLK
clk => cnt_clr[12].CLK
clk => cnt_clr[13].CLK
clk => cnt_clr[14].CLK
clk => cnt_clr[15].CLK
clk => cnt_clr[16].CLK
clk => cnt_clr[17].CLK
clk => cnt_clr[18].CLK
clk => cnt_clr[19].CLK
clk => cnt_clr[20].CLK
clk => cnt_clr[21].CLK
clk => cnt_clr[22].CLK
clk => cnt_clr[23].CLK
clk => cnt_clr[24].CLK
clk => cnt_clr[25].CLK
clk => cnt_clr[26].CLK
clk => cnt_clr[27].CLK
clk => cnt_clr[28].CLK
clk => cnt_clr[29].CLK
clk => cnt_clr[30].CLK
clk => cnt_clr[31].CLK
clk => isok_r.CLK
rst => cnt_clr[0].ACLR
rst => cnt_clr[1].ACLR
rst => cnt_clr[2].ACLR
rst => cnt_clr[3].ACLR
rst => cnt_clr[4].ACLR
rst => cnt_clr[5].ACLR
rst => cnt_clr[6].ACLR
rst => cnt_clr[7].ACLR
rst => cnt_clr[8].ACLR
rst => cnt_clr[9].ACLR
rst => cnt_clr[10].ACLR
rst => cnt_clr[11].ACLR
rst => cnt_clr[12].ACLR
rst => cnt_clr[13].ACLR
rst => cnt_clr[14].ACLR
rst => cnt_clr[15].ACLR
rst => cnt_clr[16].ACLR
rst => cnt_clr[17].ACLR
rst => cnt_clr[18].ACLR
rst => cnt_clr[19].ACLR
rst => cnt_clr[20].ACLR
rst => cnt_clr[21].ACLR
rst => cnt_clr[22].ACLR
rst => cnt_clr[23].ACLR
rst => cnt_clr[24].ACLR
rst => cnt_clr[25].ACLR
rst => cnt_clr[26].ACLR
rst => cnt_clr[27].ACLR
rst => cnt_clr[28].ACLR
rst => cnt_clr[29].ACLR
rst => cnt_clr[30].ACLR
rst => cnt_clr[31].ACLR
rst => wave[0]~reg0.ACLR
rst => wave[1]~reg0.ACLR
rst => wave[2]~reg0.ACLR
rst => wave[3]~reg0.ACLR
rst => wave[4]~reg0.ACLR
rst => wave[5]~reg0.ACLR
rst => wave[6]~reg0.ACLR
rst => wave[7]~reg0.ACLR
rst => wave[8]~reg0.ACLR
rst => wave[9]~reg0.ACLR
rst => wave[10]~reg0.ACLR
rst => wave[11]~reg0.ACLR
rst => wave[12]~reg0.ACLR
rst => wave[13]~reg0.ACLR
rst => wave[14]~reg0.ACLR
rst => wave[15]~reg0.ACLR
rst => isok_r.ACLR
rst => byte_cnt[0].ACLR
rst => byte_cnt[1].ACLR
rst => byte_cnt[2].ACLR
rst => byte_cnt[3].ACLR
rst => byte_cnt[4].ACLR
rst => iswave.ACLR
rst => wave_r[0].ACLR
rst => wave_r[1].ACLR
rst => wave_r[2].ACLR
rst => wave_r[3].ACLR
rst => wave_r[4].ACLR
rst => wave_r[5].ACLR
rst => wave_r[6].ACLR
rst => wave_r[7].ACLR
rst => wave_r[8].ACLR
rst => wave_r[9].ACLR
rst => wave_r[10].ACLR
rst => wave_r[11].ACLR
rst => wave_r[12].ACLR
rst => wave_r[13].ACLR
rst => wave_r[14].ACLR
rst => wave_r[15].ACLR
rst => iswave_r.ACLR
data[0] => wave_r.DATAB
data[0] => wave_r.DATAB
data[0] => Equal3.IN4
data[1] => wave_r.DATAB
data[1] => wave_r.DATAB
data[1] => Equal3.IN3
data[2] => wave_r.DATAB
data[2] => wave_r.DATAB
data[2] => Equal3.IN7
data[3] => wave_r.DATAB
data[3] => wave_r.DATAB
data[3] => Equal3.IN2
data[4] => wave_r.DATAB
data[4] => wave_r.DATAB
data[4] => Equal3.IN1
data[5] => wave_r.DATAB
data[5] => wave_r.DATAB
data[5] => Equal3.IN6
data[6] => wave_r.DATAB
data[6] => wave_r.DATAB
data[6] => Equal3.IN0
data[7] => wave_r.DATAB
data[7] => wave_r.DATAB
data[7] => Equal3.IN5
isok => isok_r.DATAIN
data_change_sig <= data_change_sig.DB_MAX_OUTPUT_PORT_TYPE
wave[0] <= wave[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave[1] <= wave[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave[2] <= wave[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave[3] <= wave[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave[4] <= wave[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave[5] <= wave[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave[6] <= wave[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave[7] <= wave[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave[8] <= wave[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave[9] <= wave[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave[10] <= wave[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave[11] <= wave[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave[12] <= wave[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave[13] <= wave[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave[14] <= wave[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave[15] <= wave[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|KS|wave_select:U2
clk => wave_flag.CLK
clk => wave_sel[0]~reg0.CLK
clk => wave_sel[1]~reg0.CLK
clk => wave_sel[2]~reg0.CLK
clk => wave_sel[3]~reg0.CLK
clk => wave_sel[4]~reg0.CLK
rst => wave_sel[0]~reg0.ACLR
rst => wave_sel[1]~reg0.ACLR
rst => wave_sel[2]~reg0.ACLR
rst => wave_sel[3]~reg0.ACLR
rst => wave_sel[4]~reg0.ACLR
rst => wave_flag.PRESET
wave[0] => Equal1.IN31
wave[0] => Equal2.IN31
wave[0] => Equal3.IN31
wave[0] => Equal4.IN31
wave[0] => Equal5.IN31
wave[0] => Equal6.IN31
wave[0] => Equal7.IN31
wave[0] => Equal8.IN31
wave[0] => Equal9.IN31
wave[0] => Equal0.IN8
wave[1] => Equal1.IN30
wave[1] => Equal2.IN30
wave[1] => Equal3.IN30
wave[1] => Equal4.IN30
wave[1] => Equal5.IN30
wave[1] => Equal6.IN30
wave[1] => Equal7.IN30
wave[1] => Equal8.IN30
wave[1] => Equal9.IN30
wave[1] => Equal0.IN15
wave[2] => Equal1.IN29
wave[2] => Equal2.IN29
wave[2] => Equal3.IN29
wave[2] => Equal4.IN29
wave[2] => Equal5.IN29
wave[2] => Equal6.IN29
wave[2] => Equal7.IN29
wave[2] => Equal8.IN29
wave[2] => Equal9.IN29
wave[2] => Equal0.IN7
wave[3] => Equal1.IN28
wave[3] => Equal2.IN28
wave[3] => Equal3.IN28
wave[3] => Equal4.IN28
wave[3] => Equal5.IN28
wave[3] => Equal6.IN28
wave[3] => Equal7.IN28
wave[3] => Equal8.IN28
wave[3] => Equal9.IN28
wave[3] => Equal0.IN6
wave[4] => Equal1.IN27
wave[4] => Equal2.IN27
wave[4] => Equal3.IN27
wave[4] => Equal4.IN27
wave[4] => Equal5.IN27
wave[4] => Equal6.IN27
wave[4] => Equal7.IN27
wave[4] => Equal8.IN27
wave[4] => Equal9.IN27
wave[4] => Equal0.IN5
wave[5] => Equal1.IN26
wave[5] => Equal2.IN26
wave[5] => Equal3.IN26
wave[5] => Equal4.IN26
wave[5] => Equal5.IN26
wave[5] => Equal6.IN26
wave[5] => Equal7.IN26
wave[5] => Equal8.IN26
wave[5] => Equal9.IN26
wave[5] => Equal0.IN14
wave[6] => Equal1.IN25
wave[6] => Equal2.IN25
wave[6] => Equal3.IN25
wave[6] => Equal4.IN25
wave[6] => Equal5.IN25
wave[6] => Equal6.IN25
wave[6] => Equal7.IN25
wave[6] => Equal8.IN25
wave[6] => Equal9.IN25
wave[6] => Equal0.IN4
wave[7] => Equal1.IN24
wave[7] => Equal2.IN24
wave[7] => Equal3.IN24
wave[7] => Equal4.IN24
wave[7] => Equal5.IN24
wave[7] => Equal6.IN24
wave[7] => Equal7.IN24
wave[7] => Equal8.IN24
wave[7] => Equal9.IN24
wave[7] => Equal0.IN13
wave[8] => Equal1.IN23
wave[8] => Equal2.IN23
wave[8] => Equal3.IN23
wave[8] => Equal4.IN23
wave[8] => Equal5.IN23
wave[8] => Equal6.IN23
wave[8] => Equal7.IN23
wave[8] => Equal8.IN23
wave[8] => Equal9.IN23
wave[8] => Equal0.IN3
wave[9] => Equal1.IN22
wave[9] => Equal2.IN22
wave[9] => Equal3.IN22
wave[9] => Equal4.IN22
wave[9] => Equal5.IN22
wave[9] => Equal6.IN22
wave[9] => Equal7.IN22
wave[9] => Equal8.IN22
wave[9] => Equal9.IN22
wave[9] => Equal0.IN12
wave[10] => Equal1.IN21
wave[10] => Equal2.IN21
wave[10] => Equal3.IN21
wave[10] => Equal4.IN21
wave[10] => Equal5.IN21
wave[10] => Equal6.IN21
wave[10] => Equal7.IN21
wave[10] => Equal8.IN21
wave[10] => Equal9.IN21
wave[10] => Equal0.IN11
wave[11] => Equal1.IN20
wave[11] => Equal2.IN20
wave[11] => Equal3.IN20
wave[11] => Equal4.IN20
wave[11] => Equal5.IN20
wave[11] => Equal6.IN20
wave[11] => Equal7.IN20
wave[11] => Equal8.IN20
wave[11] => Equal9.IN20
wave[11] => Equal0.IN2
wave[12] => Equal1.IN19
wave[12] => Equal2.IN19
wave[12] => Equal3.IN19
wave[12] => Equal4.IN19
wave[12] => Equal5.IN19
wave[12] => Equal6.IN19
wave[12] => Equal7.IN19
wave[12] => Equal8.IN19
wave[12] => Equal9.IN19
wave[12] => Equal0.IN1
wave[13] => Equal1.IN18
wave[13] => Equal2.IN18
wave[13] => Equal3.IN18
wave[13] => Equal4.IN18
wave[13] => Equal5.IN18
wave[13] => Equal6.IN18
wave[13] => Equal7.IN18
wave[13] => Equal8.IN18
wave[13] => Equal9.IN18
wave[13] => Equal0.IN0
wave[14] => Equal1.IN17
wave[14] => Equal2.IN17
wave[14] => Equal3.IN17
wave[14] => Equal4.IN17
wave[14] => Equal5.IN17
wave[14] => Equal6.IN17
wave[14] => Equal7.IN17
wave[14] => Equal8.IN17
wave[14] => Equal9.IN17
wave[14] => Equal0.IN10
wave[15] => Equal1.IN16
wave[15] => Equal2.IN16
wave[15] => Equal3.IN16
wave[15] => Equal4.IN16
wave[15] => Equal5.IN16
wave[15] => Equal6.IN16
wave[15] => Equal7.IN16
wave[15] => Equal8.IN16
wave[15] => Equal9.IN16
wave[15] => Equal0.IN9
is_canshu => always0.IN1
wave_sel[0] <= wave_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_sel[1] <= wave_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_sel[2] <= wave_sel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_sel[3] <= wave_sel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_sel[4] <= wave_sel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|KS|data_sel:U3
clk => ad_data[0]~reg0.CLK
clk => ad_data[1]~reg0.CLK
clk => ad_data[2]~reg0.CLK
clk => ad_data[3]~reg0.CLK
clk => ad_data[4]~reg0.CLK
clk => ad_data[5]~reg0.CLK
clk => ad_data[6]~reg0.CLK
clk => ad_data[7]~reg0.CLK
clk => open_flag.CLK
rst => ad_data[0]~reg0.ACLR
rst => ad_data[1]~reg0.ACLR
rst => ad_data[2]~reg0.ACLR
rst => ad_data[3]~reg0.ACLR
rst => ad_data[4]~reg0.ACLR
rst => ad_data[5]~reg0.ACLR
rst => ad_data[6]~reg0.ACLR
rst => ad_data[7]~reg0.PRESET
rst => open_flag.PRESET
data_change_sig => always0.IN1
data_change_sig => always0.IN1
delta_data[0] => Mux7.IN2
delta_data[1] => Mux6.IN2
delta_data[2] => Mux5.IN2
delta_data[3] => Mux4.IN2
delta_data[4] => Mux3.IN2
delta_data[5] => Mux2.IN2
delta_data[6] => Mux1.IN2
delta_data[7] => Mux0.IN2
squ_data[0] => Mux7.IN3
squ_data[1] => Mux6.IN3
squ_data[2] => Mux5.IN3
squ_data[3] => Mux4.IN3
squ_data[4] => Mux3.IN3
squ_data[5] => Mux2.IN3
squ_data[6] => Mux1.IN3
squ_data[7] => Mux0.IN3
sin_data[0] => Mux7.IN4
sin_data[1] => Mux6.IN4
sin_data[2] => Mux5.IN4
sin_data[3] => Mux4.IN4
sin_data[4] => Mux3.IN4
sin_data[5] => Mux2.IN4
sin_data[6] => Mux1.IN4
sin_data[7] => Mux0.IN4
up_xie[0] => Mux7.IN5
up_xie[1] => Mux6.IN5
up_xie[2] => Mux5.IN5
up_xie[3] => Mux4.IN5
up_xie[4] => Mux3.IN5
up_xie[5] => Mux2.IN5
up_xie[6] => Mux1.IN5
up_xie[7] => Mux0.IN5
down_xie[0] => Mux7.IN6
down_xie[1] => Mux6.IN6
down_xie[2] => Mux5.IN6
down_xie[3] => Mux4.IN6
down_xie[4] => Mux3.IN6
down_xie[5] => Mux2.IN6
down_xie[6] => Mux1.IN6
down_xie[7] => Mux0.IN6
noise[0] => Mux7.IN7
noise[1] => Mux6.IN7
noise[2] => Mux5.IN7
noise[3] => Mux4.IN7
noise[4] => Mux3.IN7
noise[5] => Mux2.IN7
noise[6] => Mux1.IN7
noise[7] => Mux0.IN7
sinx_x[0] => Mux7.IN8
sinx_x[1] => Mux6.IN8
sinx_x[2] => Mux5.IN8
sinx_x[3] => Mux4.IN8
sinx_x[4] => Mux3.IN8
sinx_x[5] => Mux2.IN8
sinx_x[6] => Mux1.IN8
sinx_x[7] => Mux0.IN8
zhiliu[0] => ~NO_FANOUT~
zhiliu[1] => ~NO_FANOUT~
zhiliu[2] => ~NO_FANOUT~
zhiliu[3] => ~NO_FANOUT~
zhiliu[4] => ~NO_FANOUT~
zhiliu[5] => ~NO_FANOUT~
zhiliu[6] => ~NO_FANOUT~
zhiliu[7] => ~NO_FANOUT~
wave_sel[0] => Mux0.IN13
wave_sel[0] => Mux1.IN13
wave_sel[0] => Mux2.IN13
wave_sel[0] => Mux3.IN13
wave_sel[0] => Mux4.IN13
wave_sel[0] => Mux5.IN13
wave_sel[0] => Mux6.IN13
wave_sel[0] => Mux7.IN13
wave_sel[1] => Mux0.IN12
wave_sel[1] => Mux1.IN12
wave_sel[1] => Mux2.IN12
wave_sel[1] => Mux3.IN12
wave_sel[1] => Mux4.IN12
wave_sel[1] => Mux5.IN12
wave_sel[1] => Mux6.IN12
wave_sel[1] => Mux7.IN12
wave_sel[2] => Mux0.IN11
wave_sel[2] => Mux1.IN11
wave_sel[2] => Mux2.IN11
wave_sel[2] => Mux3.IN11
wave_sel[2] => Mux4.IN11
wave_sel[2] => Mux5.IN11
wave_sel[2] => Mux6.IN11
wave_sel[2] => Mux7.IN11
wave_sel[3] => Mux0.IN10
wave_sel[3] => Mux1.IN10
wave_sel[3] => Mux2.IN10
wave_sel[3] => Mux3.IN10
wave_sel[3] => Mux4.IN10
wave_sel[3] => Mux5.IN10
wave_sel[3] => Mux6.IN10
wave_sel[3] => Mux7.IN10
wave_sel[4] => Mux0.IN9
wave_sel[4] => Mux1.IN9
wave_sel[4] => Mux2.IN9
wave_sel[4] => Mux3.IN9
wave_sel[4] => Mux4.IN9
wave_sel[4] => Mux5.IN9
wave_sel[4] => Mux6.IN9
wave_sel[4] => Mux7.IN9
wave[0] => Equal0.IN8
wave[0] => Equal1.IN15
wave[1] => Equal0.IN15
wave[1] => Equal1.IN14
wave[2] => Equal0.IN7
wave[2] => Equal1.IN13
wave[3] => Equal0.IN6
wave[3] => Equal1.IN12
wave[4] => Equal0.IN5
wave[4] => Equal1.IN4
wave[5] => Equal0.IN14
wave[5] => Equal1.IN3
wave[6] => Equal0.IN4
wave[6] => Equal1.IN11
wave[7] => Equal0.IN13
wave[7] => Equal1.IN10
wave[8] => Equal0.IN3
wave[8] => Equal1.IN9
wave[9] => Equal0.IN12
wave[9] => Equal1.IN2
wave[10] => Equal0.IN11
wave[10] => Equal1.IN8
wave[11] => Equal0.IN2
wave[11] => Equal1.IN7
wave[12] => Equal0.IN1
wave[12] => Equal1.IN1
wave[13] => Equal0.IN0
wave[13] => Equal1.IN0
wave[14] => Equal0.IN10
wave[14] => Equal1.IN6
wave[15] => Equal0.IN9
wave[15] => Equal1.IN5
ad_data[0] <= ad_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_data[1] <= ad_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_data[2] <= ad_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_data[3] <= ad_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_data[4] <= ad_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_data[5] <= ad_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_data[6] <= ad_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_data[7] <= ad_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|KS|canshu_ctrl:U5
clk => clk.IN4
rst => rst.IN4
wave[0] => wave[0].IN4
wave[1] => wave[1].IN4
wave[2] => wave[2].IN4
wave[3] => wave[3].IN4
wave[4] => wave[4].IN4
wave[5] => wave[5].IN4
wave[6] => wave[6].IN4
wave[7] => wave[7].IN4
wave[8] => wave[8].IN4
wave[9] => wave[9].IN4
wave[10] => wave[10].IN4
wave[11] => wave[11].IN4
wave[12] => wave[12].IN4
wave[13] => wave[13].IN4
wave[14] => wave[14].IN4
wave[15] => wave[15].IN4
data_change_sig => data_change_sig.IN4
wave_amp[0] <= amp_ctrl:U5_1.wave_amp
wave_amp[1] <= amp_ctrl:U5_1.wave_amp
wave_amp[2] <= amp_ctrl:U5_1.wave_amp
wave_amp[3] <= amp_ctrl:U5_1.wave_amp
wave_frq[0] <= frq_ctrl:U5_3.wave_frq
wave_frq[1] <= frq_ctrl:U5_3.wave_frq
wave_frq[2] <= frq_ctrl:U5_3.wave_frq
wave_frq[3] <= frq_ctrl:U5_3.wave_frq
wave_frq[4] <= frq_ctrl:U5_3.wave_frq
wave_frq[5] <= frq_ctrl:U5_3.wave_frq
wave_frq[6] <= frq_ctrl:U5_3.wave_frq
wave_frq[7] <= frq_ctrl:U5_3.wave_frq
wave_frq[8] <= frq_ctrl:U5_3.wave_frq
wave_frq[9] <= frq_ctrl:U5_3.wave_frq
wave_frq[10] <= frq_ctrl:U5_3.wave_frq
wave_frq[11] <= frq_ctrl:U5_3.wave_frq
wave_frq[12] <= frq_ctrl:U5_3.wave_frq
wave_frq[13] <= frq_ctrl:U5_3.wave_frq
wave_frq[14] <= frq_ctrl:U5_3.wave_frq
wave_frq[15] <= frq_ctrl:U5_3.wave_frq
wave_frq[16] <= frq_ctrl:U5_3.wave_frq
wave_frq[17] <= frq_ctrl:U5_3.wave_frq
wave_frq[18] <= frq_ctrl:U5_3.wave_frq
wave_frq[19] <= frq_ctrl:U5_3.wave_frq
wave_frq[20] <= frq_ctrl:U5_3.wave_frq
wave_frq[21] <= frq_ctrl:U5_3.wave_frq
wave_frq[22] <= frq_ctrl:U5_3.wave_frq
wave_frq[23] <= frq_ctrl:U5_3.wave_frq
wave_pha[0] <= pha_ctrl:U5_2.wave_pha
wave_pha[1] <= pha_ctrl:U5_2.wave_pha
wave_pha[2] <= pha_ctrl:U5_2.wave_pha
wave_pha[3] <= pha_ctrl:U5_2.wave_pha
wave_pha[4] <= pha_ctrl:U5_2.wave_pha
wave_pha[5] <= pha_ctrl:U5_2.wave_pha
wave_pha[6] <= pha_ctrl:U5_2.wave_pha
wave_pha[7] <= pha_ctrl:U5_2.wave_pha
wave_pha[8] <= pha_ctrl:U5_2.wave_pha
wave_pha[9] <= pha_ctrl:U5_2.wave_pha
wave_pha[10] <= pha_ctrl:U5_2.wave_pha
wave_pha[11] <= pha_ctrl:U5_2.wave_pha
wave_duty[0] <= duty_ctrl:U5_4.wave_duty
wave_duty[1] <= duty_ctrl:U5_4.wave_duty
wave_duty[2] <= duty_ctrl:U5_4.wave_duty
wave_duty[3] <= duty_ctrl:U5_4.wave_duty
wave_duty[4] <= duty_ctrl:U5_4.wave_duty
wave_duty[5] <= duty_ctrl:U5_4.wave_duty
wave_duty[6] <= duty_ctrl:U5_4.wave_duty
wave_duty[7] <= duty_ctrl:U5_4.wave_duty
is_canshu <= is_canshu.DB_MAX_OUTPUT_PORT_TYPE


|KS|canshu_ctrl:U5|amp_ctrl:U5_1
clk => wave_amp[0]~reg0.CLK
clk => wave_amp[1]~reg0.CLK
clk => wave_amp[2]~reg0.CLK
clk => wave_amp[3]~reg0.CLK
clk => wave_amp_r[0].CLK
clk => wave_amp_r[1].CLK
clk => wave_amp_r[2].CLK
clk => wave_amp_r[3].CLK
clk => data_cnt[0].CLK
clk => data_cnt[1].CLK
clk => data_cnt[2].CLK
clk => data_cnt[3].CLK
clk => data_cnt[4].CLK
clk => data_cnt[5].CLK
clk => data_cnt[6].CLK
clk => data_cnt[7].CLK
clk => data_cnt[8].CLK
clk => data_cnt[9].CLK
clk => data_cnt[10].CLK
clk => is_amp_r.CLK
clk => is_amp~reg0.CLK
clk => wave[0].CLK
clk => wave[1].CLK
clk => wave[2].CLK
clk => wave[3].CLK
clk => wave[4].CLK
clk => wave[5].CLK
clk => wave[6].CLK
clk => wave[7].CLK
clk => wave[8].CLK
clk => wave[9].CLK
clk => wave[10].CLK
clk => wave[11].CLK
clk => wave[12].CLK
clk => wave[13].CLK
clk => wave[14].CLK
clk => wave[15].CLK
rst => wave[0].ACLR
rst => wave[1].ACLR
rst => wave[2].ACLR
rst => wave[3].ACLR
rst => wave[4].ACLR
rst => wave[5].ACLR
rst => wave[6].ACLR
rst => wave[7].ACLR
rst => wave[8].ACLR
rst => wave[9].ACLR
rst => wave[10].ACLR
rst => wave[11].ACLR
rst => wave[12].ACLR
rst => wave[13].ACLR
rst => wave[14].ACLR
rst => wave[15].ACLR
rst => wave_amp[0]~reg0.PRESET
rst => wave_amp[1]~reg0.ACLR
rst => wave_amp[2]~reg0.PRESET
rst => wave_amp[3]~reg0.ACLR
rst => is_amp~reg0.ACLR
rst => is_amp_r.ACLR
rst => data_cnt[0].ACLR
rst => data_cnt[1].ACLR
rst => data_cnt[2].ACLR
rst => data_cnt[3].ACLR
rst => data_cnt[4].ACLR
rst => data_cnt[5].ACLR
rst => data_cnt[6].ACLR
rst => data_cnt[7].ACLR
rst => data_cnt[8].ACLR
rst => data_cnt[9].ACLR
rst => data_cnt[10].ACLR
rst => wave_amp_r[0].ACLR
rst => wave_amp_r[1].ACLR
rst => wave_amp_r[2].ACLR
rst => wave_amp_r[3].ACLR
wave_r[0] => wave[0].DATAIN
wave_r[1] => wave[1].DATAIN
wave_r[2] => wave[2].DATAIN
wave_r[3] => wave[3].DATAIN
wave_r[4] => wave[4].DATAIN
wave_r[5] => wave[5].DATAIN
wave_r[6] => wave[6].DATAIN
wave_r[7] => wave[7].DATAIN
wave_r[8] => wave[8].DATAIN
wave_r[9] => wave[9].DATAIN
wave_r[10] => wave[10].DATAIN
wave_r[11] => wave[11].DATAIN
wave_r[12] => wave[12].DATAIN
wave_r[13] => wave[13].DATAIN
wave_r[14] => wave[14].DATAIN
wave_r[15] => wave[15].DATAIN
data_change_sig => data_cnt.OUTPUTSELECT
data_change_sig => data_cnt.OUTPUTSELECT
data_change_sig => data_cnt.OUTPUTSELECT
data_change_sig => data_cnt.OUTPUTSELECT
data_change_sig => data_cnt.OUTPUTSELECT
data_change_sig => data_cnt.OUTPUTSELECT
data_change_sig => data_cnt.OUTPUTSELECT
data_change_sig => data_cnt.OUTPUTSELECT
data_change_sig => data_cnt.OUTPUTSELECT
data_change_sig => data_cnt.OUTPUTSELECT
data_change_sig => data_cnt.OUTPUTSELECT
wave_amp[0] <= wave_amp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_amp[1] <= wave_amp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_amp[2] <= wave_amp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_amp[3] <= wave_amp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
is_amp <= is_amp~reg0.DB_MAX_OUTPUT_PORT_TYPE


|KS|canshu_ctrl:U5|pha_ctrl:U5_2
clk => wave_pha[0]~reg0.CLK
clk => wave_pha[1]~reg0.CLK
clk => wave_pha[2]~reg0.CLK
clk => wave_pha[3]~reg0.CLK
clk => wave_pha[4]~reg0.CLK
clk => wave_pha[5]~reg0.CLK
clk => wave_pha[6]~reg0.CLK
clk => wave_pha[7]~reg0.CLK
clk => wave_pha[8]~reg0.CLK
clk => wave_pha[9]~reg0.CLK
clk => wave_pha[10]~reg0.CLK
clk => wave_pha[11]~reg0.CLK
clk => wave_pha_r[0].CLK
clk => wave_pha_r[1].CLK
clk => wave_pha_r[2].CLK
clk => wave_pha_r[3].CLK
clk => wave_pha_r[4].CLK
clk => wave_pha_r[5].CLK
clk => wave_pha_r[6].CLK
clk => wave_pha_r[7].CLK
clk => wave_pha_r[8].CLK
clk => wave_pha_r[9].CLK
clk => wave_pha_r[10].CLK
clk => wave_pha_r[11].CLK
clk => data_cnt[0].CLK
clk => data_cnt[1].CLK
clk => data_cnt[2].CLK
clk => data_cnt[3].CLK
clk => data_cnt[4].CLK
clk => is_pha_r.CLK
clk => is_pha~reg0.CLK
clk => wave[0].CLK
clk => wave[1].CLK
clk => wave[2].CLK
clk => wave[3].CLK
clk => wave[4].CLK
clk => wave[5].CLK
clk => wave[6].CLK
clk => wave[7].CLK
clk => wave[8].CLK
clk => wave[9].CLK
clk => wave[10].CLK
clk => wave[11].CLK
clk => wave[12].CLK
clk => wave[13].CLK
clk => wave[14].CLK
clk => wave[15].CLK
rst => wave[0].ACLR
rst => wave[1].ACLR
rst => wave[2].ACLR
rst => wave[3].ACLR
rst => wave[4].ACLR
rst => wave[5].ACLR
rst => wave[6].ACLR
rst => wave[7].ACLR
rst => wave[8].ACLR
rst => wave[9].ACLR
rst => wave[10].ACLR
rst => wave[11].ACLR
rst => wave[12].ACLR
rst => wave[13].ACLR
rst => wave[14].ACLR
rst => wave[15].ACLR
rst => wave_pha[0]~reg0.ACLR
rst => wave_pha[1]~reg0.ACLR
rst => wave_pha[2]~reg0.ACLR
rst => wave_pha[3]~reg0.ACLR
rst => wave_pha[4]~reg0.ACLR
rst => wave_pha[5]~reg0.ACLR
rst => wave_pha[6]~reg0.ACLR
rst => wave_pha[7]~reg0.ACLR
rst => wave_pha[8]~reg0.ACLR
rst => wave_pha[9]~reg0.ACLR
rst => wave_pha[10]~reg0.ACLR
rst => wave_pha[11]~reg0.ACLR
rst => is_pha~reg0.ACLR
rst => is_pha_r.ACLR
rst => data_cnt[0].ACLR
rst => data_cnt[1].ACLR
rst => data_cnt[2].ACLR
rst => data_cnt[3].ACLR
rst => data_cnt[4].ACLR
rst => wave_pha_r[0].ACLR
rst => wave_pha_r[1].ACLR
rst => wave_pha_r[2].ACLR
rst => wave_pha_r[3].ACLR
rst => wave_pha_r[4].ACLR
rst => wave_pha_r[5].ACLR
rst => wave_pha_r[6].ACLR
rst => wave_pha_r[7].ACLR
rst => wave_pha_r[8].ACLR
rst => wave_pha_r[9].ACLR
rst => wave_pha_r[10].ACLR
rst => wave_pha_r[11].ACLR
wave_r[0] => wave[0].DATAIN
wave_r[1] => wave[1].DATAIN
wave_r[2] => wave[2].DATAIN
wave_r[3] => wave[3].DATAIN
wave_r[4] => wave[4].DATAIN
wave_r[5] => wave[5].DATAIN
wave_r[6] => wave[6].DATAIN
wave_r[7] => wave[7].DATAIN
wave_r[8] => wave[8].DATAIN
wave_r[9] => wave[9].DATAIN
wave_r[10] => wave[10].DATAIN
wave_r[11] => wave[11].DATAIN
wave_r[12] => wave[12].DATAIN
wave_r[13] => wave[13].DATAIN
wave_r[14] => wave[14].DATAIN
wave_r[15] => wave[15].DATAIN
data_change_sig => data_cnt.OUTPUTSELECT
data_change_sig => data_cnt.OUTPUTSELECT
data_change_sig => data_cnt.OUTPUTSELECT
data_change_sig => data_cnt.OUTPUTSELECT
data_change_sig => data_cnt.OUTPUTSELECT
data_change_sig => wave_pha_r[11].ENA
data_change_sig => wave_pha_r[10].ENA
data_change_sig => wave_pha_r[9].ENA
data_change_sig => wave_pha_r[8].ENA
data_change_sig => wave_pha_r[7].ENA
data_change_sig => wave_pha_r[6].ENA
data_change_sig => wave_pha_r[5].ENA
data_change_sig => wave_pha_r[4].ENA
data_change_sig => wave_pha_r[3].ENA
data_change_sig => wave_pha_r[2].ENA
data_change_sig => wave_pha_r[1].ENA
data_change_sig => wave_pha_r[0].ENA
wave_pha[0] <= wave_pha[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_pha[1] <= wave_pha[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_pha[2] <= wave_pha[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_pha[3] <= wave_pha[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_pha[4] <= wave_pha[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_pha[5] <= wave_pha[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_pha[6] <= wave_pha[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_pha[7] <= wave_pha[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_pha[8] <= wave_pha[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_pha[9] <= wave_pha[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_pha[10] <= wave_pha[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_pha[11] <= wave_pha[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
is_pha <= is_pha~reg0.DB_MAX_OUTPUT_PORT_TYPE


|KS|canshu_ctrl:U5|frq_ctrl:U5_3
clk => wave_frq[0]~reg0.CLK
clk => wave_frq[1]~reg0.CLK
clk => wave_frq[2]~reg0.CLK
clk => wave_frq[3]~reg0.CLK
clk => wave_frq[4]~reg0.CLK
clk => wave_frq[5]~reg0.CLK
clk => wave_frq[6]~reg0.CLK
clk => wave_frq[7]~reg0.CLK
clk => wave_frq[8]~reg0.CLK
clk => wave_frq[9]~reg0.CLK
clk => wave_frq[10]~reg0.CLK
clk => wave_frq[11]~reg0.CLK
clk => wave_frq[12]~reg0.CLK
clk => wave_frq[13]~reg0.CLK
clk => wave_frq[14]~reg0.CLK
clk => wave_frq[15]~reg0.CLK
clk => wave_frq[16]~reg0.CLK
clk => wave_frq[17]~reg0.CLK
clk => wave_frq[18]~reg0.CLK
clk => wave_frq[19]~reg0.CLK
clk => wave_frq[20]~reg0.CLK
clk => wave_frq[21]~reg0.CLK
clk => wave_frq[22]~reg0.CLK
clk => wave_frq[23]~reg0.CLK
clk => wave_frq_r[0].CLK
clk => wave_frq_r[1].CLK
clk => wave_frq_r[2].CLK
clk => wave_frq_r[3].CLK
clk => wave_frq_r[4].CLK
clk => wave_frq_r[5].CLK
clk => wave_frq_r[6].CLK
clk => wave_frq_r[7].CLK
clk => wave_frq_r[8].CLK
clk => wave_frq_r[9].CLK
clk => wave_frq_r[10].CLK
clk => wave_frq_r[11].CLK
clk => wave_frq_r[12].CLK
clk => wave_frq_r[13].CLK
clk => wave_frq_r[14].CLK
clk => wave_frq_r[15].CLK
clk => wave_frq_r[16].CLK
clk => wave_frq_r[17].CLK
clk => wave_frq_r[18].CLK
clk => wave_frq_r[19].CLK
clk => wave_frq_r[20].CLK
clk => wave_frq_r[21].CLK
clk => wave_frq_r[22].CLK
clk => wave_frq_r[23].CLK
clk => data_cnt[0].CLK
clk => data_cnt[1].CLK
clk => data_cnt[2].CLK
clk => data_cnt[3].CLK
clk => data_cnt[4].CLK
clk => is_frq_r.CLK
clk => is_frq~reg0.CLK
clk => wave[0].CLK
clk => wave[1].CLK
clk => wave[2].CLK
clk => wave[3].CLK
clk => wave[4].CLK
clk => wave[5].CLK
clk => wave[6].CLK
clk => wave[7].CLK
clk => wave[8].CLK
clk => wave[9].CLK
clk => wave[10].CLK
clk => wave[11].CLK
clk => wave[12].CLK
clk => wave[13].CLK
clk => wave[14].CLK
clk => wave[15].CLK
rst => wave_frq[0]~reg0.ACLR
rst => wave_frq[1]~reg0.ACLR
rst => wave_frq[2]~reg0.ACLR
rst => wave_frq[3]~reg0.ACLR
rst => wave_frq[4]~reg0.ACLR
rst => wave_frq[5]~reg0.ACLR
rst => wave_frq[6]~reg0.ACLR
rst => wave_frq[7]~reg0.ACLR
rst => wave_frq[8]~reg0.ACLR
rst => wave_frq[9]~reg0.ACLR
rst => wave_frq[10]~reg0.ACLR
rst => wave_frq[11]~reg0.ACLR
rst => wave_frq[12]~reg0.ACLR
rst => wave_frq[13]~reg0.ACLR
rst => wave_frq[14]~reg0.ACLR
rst => wave_frq[15]~reg0.ACLR
rst => wave_frq[16]~reg0.ACLR
rst => wave_frq[17]~reg0.ACLR
rst => wave_frq[18]~reg0.ACLR
rst => wave_frq[19]~reg0.ACLR
rst => wave_frq[20]~reg0.ACLR
rst => wave_frq[21]~reg0.ACLR
rst => wave_frq[22]~reg0.ACLR
rst => wave_frq[23]~reg0.ACLR
rst => is_frq~reg0.ACLR
rst => wave[0].ACLR
rst => wave[1].ACLR
rst => wave[2].ACLR
rst => wave[3].ACLR
rst => wave[4].ACLR
rst => wave[5].ACLR
rst => wave[6].ACLR
rst => wave[7].ACLR
rst => wave[8].ACLR
rst => wave[9].ACLR
rst => wave[10].ACLR
rst => wave[11].ACLR
rst => wave[12].ACLR
rst => wave[13].ACLR
rst => wave[14].ACLR
rst => wave[15].ACLR
rst => is_frq_r.ACLR
rst => data_cnt[0].ACLR
rst => data_cnt[1].ACLR
rst => data_cnt[2].ACLR
rst => data_cnt[3].ACLR
rst => data_cnt[4].ACLR
rst => wave_frq_r[0].ACLR
rst => wave_frq_r[1].ACLR
rst => wave_frq_r[2].ACLR
rst => wave_frq_r[3].ACLR
rst => wave_frq_r[4].ACLR
rst => wave_frq_r[5].ACLR
rst => wave_frq_r[6].ACLR
rst => wave_frq_r[7].ACLR
rst => wave_frq_r[8].ACLR
rst => wave_frq_r[9].ACLR
rst => wave_frq_r[10].ACLR
rst => wave_frq_r[11].ACLR
rst => wave_frq_r[12].ACLR
rst => wave_frq_r[13].ACLR
rst => wave_frq_r[14].ACLR
rst => wave_frq_r[15].ACLR
rst => wave_frq_r[16].ACLR
rst => wave_frq_r[17].ACLR
rst => wave_frq_r[18].ACLR
rst => wave_frq_r[19].ACLR
rst => wave_frq_r[20].ACLR
rst => wave_frq_r[21].ACLR
rst => wave_frq_r[22].ACLR
rst => wave_frq_r[23].ACLR
wave_r[0] => wave[0].DATAIN
wave_r[1] => wave[1].DATAIN
wave_r[2] => wave[2].DATAIN
wave_r[3] => wave[3].DATAIN
wave_r[4] => wave[4].DATAIN
wave_r[5] => wave[5].DATAIN
wave_r[6] => wave[6].DATAIN
wave_r[7] => wave[7].DATAIN
wave_r[8] => wave[8].DATAIN
wave_r[9] => wave[9].DATAIN
wave_r[10] => wave[10].DATAIN
wave_r[11] => wave[11].DATAIN
wave_r[12] => wave[12].DATAIN
wave_r[13] => wave[13].DATAIN
wave_r[14] => wave[14].DATAIN
wave_r[15] => wave[15].DATAIN
data_change_sig => data_cnt.OUTPUTSELECT
data_change_sig => data_cnt.OUTPUTSELECT
data_change_sig => data_cnt.OUTPUTSELECT
data_change_sig => data_cnt.OUTPUTSELECT
data_change_sig => data_cnt.OUTPUTSELECT
data_change_sig => wave_frq_r[23].ENA
data_change_sig => wave_frq_r[22].ENA
data_change_sig => wave_frq_r[21].ENA
data_change_sig => wave_frq_r[20].ENA
data_change_sig => wave_frq_r[19].ENA
data_change_sig => wave_frq_r[18].ENA
data_change_sig => wave_frq_r[17].ENA
data_change_sig => wave_frq_r[16].ENA
data_change_sig => wave_frq_r[15].ENA
data_change_sig => wave_frq_r[14].ENA
data_change_sig => wave_frq_r[13].ENA
data_change_sig => wave_frq_r[12].ENA
data_change_sig => wave_frq_r[11].ENA
data_change_sig => wave_frq_r[10].ENA
data_change_sig => wave_frq_r[9].ENA
data_change_sig => wave_frq_r[8].ENA
data_change_sig => wave_frq_r[7].ENA
data_change_sig => wave_frq_r[6].ENA
data_change_sig => wave_frq_r[5].ENA
data_change_sig => wave_frq_r[4].ENA
data_change_sig => wave_frq_r[3].ENA
data_change_sig => wave_frq_r[2].ENA
data_change_sig => wave_frq_r[1].ENA
data_change_sig => wave_frq_r[0].ENA
wave_frq[0] <= wave_frq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_frq[1] <= wave_frq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_frq[2] <= wave_frq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_frq[3] <= wave_frq[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_frq[4] <= wave_frq[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_frq[5] <= wave_frq[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_frq[6] <= wave_frq[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_frq[7] <= wave_frq[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_frq[8] <= wave_frq[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_frq[9] <= wave_frq[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_frq[10] <= wave_frq[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_frq[11] <= wave_frq[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_frq[12] <= wave_frq[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_frq[13] <= wave_frq[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_frq[14] <= wave_frq[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_frq[15] <= wave_frq[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_frq[16] <= wave_frq[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_frq[17] <= wave_frq[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_frq[18] <= wave_frq[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_frq[19] <= wave_frq[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_frq[20] <= wave_frq[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_frq[21] <= wave_frq[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_frq[22] <= wave_frq[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_frq[23] <= wave_frq[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
is_frq <= is_frq~reg0.DB_MAX_OUTPUT_PORT_TYPE


|KS|canshu_ctrl:U5|duty_ctrl:U5_4
clk => wave_duty[0]~reg0.CLK
clk => wave_duty[1]~reg0.CLK
clk => wave_duty[2]~reg0.CLK
clk => wave_duty[3]~reg0.CLK
clk => wave_duty[4]~reg0.CLK
clk => wave_duty[5]~reg0.CLK
clk => wave_duty[6]~reg0.CLK
clk => wave_duty[7]~reg0.CLK
clk => wave_duty_r[0].CLK
clk => wave_duty_r[1].CLK
clk => wave_duty_r[2].CLK
clk => wave_duty_r[3].CLK
clk => wave_duty_r[4].CLK
clk => wave_duty_r[5].CLK
clk => wave_duty_r[6].CLK
clk => wave_duty_r[7].CLK
clk => data_cnt[0].CLK
clk => data_cnt[1].CLK
clk => data_cnt[2].CLK
clk => data_cnt[3].CLK
clk => data_cnt[4].CLK
clk => is_duty_r.CLK
clk => is_duty~reg0.CLK
clk => wave[0].CLK
clk => wave[1].CLK
clk => wave[2].CLK
clk => wave[3].CLK
clk => wave[4].CLK
clk => wave[5].CLK
clk => wave[6].CLK
clk => wave[7].CLK
clk => wave[8].CLK
clk => wave[9].CLK
clk => wave[10].CLK
clk => wave[11].CLK
clk => wave[12].CLK
clk => wave[13].CLK
clk => wave[14].CLK
clk => wave[15].CLK
rst => wave[0].ACLR
rst => wave[1].ACLR
rst => wave[2].ACLR
rst => wave[3].ACLR
rst => wave[4].ACLR
rst => wave[5].ACLR
rst => wave[6].ACLR
rst => wave[7].ACLR
rst => wave[8].ACLR
rst => wave[9].ACLR
rst => wave[10].ACLR
rst => wave[11].ACLR
rst => wave[12].ACLR
rst => wave[13].ACLR
rst => wave[14].ACLR
rst => wave[15].ACLR
rst => wave_duty[0]~reg0.ACLR
rst => wave_duty[1]~reg0.ACLR
rst => wave_duty[2]~reg0.ACLR
rst => wave_duty[3]~reg0.ACLR
rst => wave_duty[4]~reg0.ACLR
rst => wave_duty[5]~reg0.ACLR
rst => wave_duty[6]~reg0.ACLR
rst => wave_duty[7]~reg0.ACLR
rst => is_duty~reg0.ACLR
rst => is_duty_r.ACLR
rst => data_cnt[0].ACLR
rst => data_cnt[1].ACLR
rst => data_cnt[2].ACLR
rst => data_cnt[3].ACLR
rst => data_cnt[4].ACLR
rst => wave_duty_r[0].ACLR
rst => wave_duty_r[1].ACLR
rst => wave_duty_r[2].ACLR
rst => wave_duty_r[3].ACLR
rst => wave_duty_r[4].ACLR
rst => wave_duty_r[5].ACLR
rst => wave_duty_r[6].ACLR
rst => wave_duty_r[7].ACLR
wave_r[0] => wave[0].DATAIN
wave_r[1] => wave[1].DATAIN
wave_r[2] => wave[2].DATAIN
wave_r[3] => wave[3].DATAIN
wave_r[4] => wave[4].DATAIN
wave_r[5] => wave[5].DATAIN
wave_r[6] => wave[6].DATAIN
wave_r[7] => wave[7].DATAIN
wave_r[8] => wave[8].DATAIN
wave_r[9] => wave[9].DATAIN
wave_r[10] => wave[10].DATAIN
wave_r[11] => wave[11].DATAIN
wave_r[12] => wave[12].DATAIN
wave_r[13] => wave[13].DATAIN
wave_r[14] => wave[14].DATAIN
wave_r[15] => wave[15].DATAIN
data_change_sig => data_cnt.OUTPUTSELECT
data_change_sig => data_cnt.OUTPUTSELECT
data_change_sig => data_cnt.OUTPUTSELECT
data_change_sig => data_cnt.OUTPUTSELECT
data_change_sig => data_cnt.OUTPUTSELECT
data_change_sig => wave_duty_r[7].ENA
data_change_sig => wave_duty_r[6].ENA
data_change_sig => wave_duty_r[5].ENA
data_change_sig => wave_duty_r[4].ENA
data_change_sig => wave_duty_r[3].ENA
data_change_sig => wave_duty_r[2].ENA
data_change_sig => wave_duty_r[1].ENA
data_change_sig => wave_duty_r[0].ENA
wave_duty[0] <= wave_duty[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_duty[1] <= wave_duty[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_duty[2] <= wave_duty[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_duty[3] <= wave_duty[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_duty[4] <= wave_duty[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_duty[5] <= wave_duty[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_duty[6] <= wave_duty[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_duty[7] <= wave_duty[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
is_duty <= is_duty~reg0.DB_MAX_OUTPUT_PORT_TYPE


|KS|data_calc:U6
clk => clk.IN3
rst => rst.IN3
wave_frq[0] => wave_frq[0].IN1
wave_frq[1] => wave_frq[1].IN1
wave_frq[2] => wave_frq[2].IN1
wave_frq[3] => wave_frq[3].IN1
wave_frq[4] => wave_frq[4].IN1
wave_frq[5] => wave_frq[5].IN1
wave_frq[6] => wave_frq[6].IN1
wave_frq[7] => wave_frq[7].IN1
wave_frq[8] => wave_frq[8].IN1
wave_frq[9] => wave_frq[9].IN1
wave_frq[10] => wave_frq[10].IN1
wave_frq[11] => wave_frq[11].IN1
wave_frq[12] => wave_frq[12].IN1
wave_frq[13] => wave_frq[13].IN1
wave_frq[14] => wave_frq[14].IN1
wave_frq[15] => wave_frq[15].IN1
wave_frq[16] => wave_frq[16].IN1
wave_frq[17] => wave_frq[17].IN1
wave_frq[18] => wave_frq[18].IN1
wave_frq[19] => wave_frq[19].IN1
wave_frq[20] => wave_frq[20].IN1
wave_frq[21] => wave_frq[21].IN1
wave_frq[22] => wave_frq[22].IN1
wave_frq[23] => wave_frq[23].IN1
wave_pha[0] => wave_pha[0].IN1
wave_pha[1] => wave_pha[1].IN1
wave_pha[2] => wave_pha[2].IN1
wave_pha[3] => wave_pha[3].IN1
wave_pha[4] => wave_pha[4].IN1
wave_pha[5] => wave_pha[5].IN1
wave_pha[6] => wave_pha[6].IN1
wave_pha[7] => wave_pha[7].IN1
wave_pha[8] => wave_pha[8].IN1
wave_pha[9] => wave_pha[9].IN1
wave_pha[10] => wave_pha[10].IN1
wave_pha[11] => wave_pha[11].IN1
wave_duty[0] => wave_duty[0].IN1
wave_duty[1] => wave_duty[1].IN1
wave_duty[2] => wave_duty[2].IN1
wave_duty[3] => wave_duty[3].IN1
wave_duty[4] => wave_duty[4].IN1
wave_duty[5] => wave_duty[5].IN1
wave_duty[6] => wave_duty[6].IN1
wave_duty[7] => wave_duty[7].IN1
frq[0] <= frq_calc:U6_1.frq
frq[1] <= frq_calc:U6_1.frq
frq[2] <= frq_calc:U6_1.frq
frq[3] <= frq_calc:U6_1.frq
frq[4] <= frq_calc:U6_1.frq
frq[5] <= frq_calc:U6_1.frq
frq[6] <= frq_calc:U6_1.frq
frq[7] <= frq_calc:U6_1.frq
frq[8] <= frq_calc:U6_1.frq
frq[9] <= frq_calc:U6_1.frq
frq[10] <= frq_calc:U6_1.frq
frq[11] <= frq_calc:U6_1.frq
frq[12] <= frq_calc:U6_1.frq
frq[13] <= frq_calc:U6_1.frq
frq[14] <= frq_calc:U6_1.frq
frq[15] <= frq_calc:U6_1.frq
frq[16] <= frq_calc:U6_1.frq
frq[17] <= frq_calc:U6_1.frq
frq[18] <= frq_calc:U6_1.frq
frq[19] <= frq_calc:U6_1.frq
frq[20] <= frq_calc:U6_1.frq
frq[21] <= frq_calc:U6_1.frq
frq[22] <= frq_calc:U6_1.frq
frq[23] <= frq_calc:U6_1.frq
frq[24] <= frq_calc:U6_1.frq
frq[25] <= frq_calc:U6_1.frq
frq[26] <= frq_calc:U6_1.frq
frq[27] <= frq_calc:U6_1.frq
frq[28] <= frq_calc:U6_1.frq
frq[29] <= frq_calc:U6_1.frq
pha[0] <= pha_calc:U6_2.pha
pha[1] <= pha_calc:U6_2.pha
pha[2] <= pha_calc:U6_2.pha
pha[3] <= pha_calc:U6_2.pha
pha[4] <= pha_calc:U6_2.pha
pha[5] <= pha_calc:U6_2.pha
pha[6] <= pha_calc:U6_2.pha
pha[7] <= pha_calc:U6_2.pha
pha[8] <= pha_calc:U6_2.pha
pha[9] <= pha_calc:U6_2.pha
pha[10] <= pha_calc:U6_2.pha
pha[11] <= pha_calc:U6_2.pha
pha[12] <= pha_calc:U6_2.pha
pha[13] <= pha_calc:U6_2.pha
pha[14] <= pha_calc:U6_2.pha
pha[15] <= pha_calc:U6_2.pha
pha[16] <= pha_calc:U6_2.pha
pha[17] <= pha_calc:U6_2.pha
pha[18] <= pha_calc:U6_2.pha
pha[19] <= pha_calc:U6_2.pha
pha[20] <= pha_calc:U6_2.pha
pha[21] <= pha_calc:U6_2.pha
pha[22] <= pha_calc:U6_2.pha
pha[23] <= pha_calc:U6_2.pha
pha[24] <= pha_calc:U6_2.pha
pha[25] <= pha_calc:U6_2.pha
pha[26] <= pha_calc:U6_2.pha
pha[27] <= pha_calc:U6_2.pha
pha[28] <= pha_calc:U6_2.pha
pha[29] <= pha_calc:U6_2.pha
pha[30] <= pha_calc:U6_2.pha
pha[31] <= pha_calc:U6_2.pha
pha[32] <= pha_calc:U6_2.pha
frq_r[0] <= frq_calc:U6_1.frq_r
frq_r[1] <= frq_calc:U6_1.frq_r
frq_r[2] <= frq_calc:U6_1.frq_r
frq_r[3] <= frq_calc:U6_1.frq_r
frq_r[4] <= frq_calc:U6_1.frq_r
frq_r[5] <= frq_calc:U6_1.frq_r
frq_r[6] <= frq_calc:U6_1.frq_r
frq_r[7] <= frq_calc:U6_1.frq_r
frq_r[8] <= frq_calc:U6_1.frq_r
frq_r[9] <= frq_calc:U6_1.frq_r
frq_r[10] <= frq_calc:U6_1.frq_r
frq_r[11] <= frq_calc:U6_1.frq_r
frq_r[12] <= frq_calc:U6_1.frq_r
frq_r[13] <= frq_calc:U6_1.frq_r
frq_r[14] <= frq_calc:U6_1.frq_r
frq_r[15] <= frq_calc:U6_1.frq_r
frq_r[16] <= frq_calc:U6_1.frq_r
frq_r[17] <= frq_calc:U6_1.frq_r
frq_r[18] <= frq_calc:U6_1.frq_r
frq_r[19] <= frq_calc:U6_1.frq_r
frq_r[20] <= frq_calc:U6_1.frq_r
frq_r[21] <= frq_calc:U6_1.frq_r
duty[0] <= duty_calc:U6_3.duty
duty[1] <= duty_calc:U6_3.duty
duty[2] <= duty_calc:U6_3.duty
duty[3] <= duty_calc:U6_3.duty
duty[4] <= duty_calc:U6_3.duty
duty[5] <= duty_calc:U6_3.duty
duty[6] <= duty_calc:U6_3.duty


|KS|data_calc:U6|frq_calc:U6_1
clk => ~NO_FANOUT~
rst => ~NO_FANOUT~
wave_frq[0] => Add4.IN44
wave_frq[1] => Add4.IN43
wave_frq[2] => Add4.IN42
wave_frq[3] => Add4.IN41
wave_frq[4] => wave_frq[4].IN1
wave_frq[5] => wave_frq[5].IN1
wave_frq[6] => wave_frq[6].IN1
wave_frq[7] => wave_frq[7].IN1
wave_frq[8] => wave_frq[8].IN1
wave_frq[9] => wave_frq[9].IN1
wave_frq[10] => wave_frq[10].IN1
wave_frq[11] => wave_frq[11].IN1
wave_frq[12] => wave_frq[12].IN1
wave_frq[13] => wave_frq[13].IN1
wave_frq[14] => wave_frq[14].IN1
wave_frq[15] => wave_frq[15].IN1
wave_frq[16] => wave_frq[16].IN1
wave_frq[17] => wave_frq[17].IN1
wave_frq[18] => wave_frq[18].IN1
wave_frq[19] => wave_frq[19].IN1
wave_frq[20] => wave_frq[20].IN1
wave_frq[21] => wave_frq[21].IN1
wave_frq[22] => wave_frq[22].IN1
wave_frq[23] => wave_frq[23].IN1
frq[0] <= frq_jisuan:frq_jisuan_inst.result
frq[1] <= frq_jisuan:frq_jisuan_inst.result
frq[2] <= frq_jisuan:frq_jisuan_inst.result
frq[3] <= frq_jisuan:frq_jisuan_inst.result
frq[4] <= frq_jisuan:frq_jisuan_inst.result
frq[5] <= frq_jisuan:frq_jisuan_inst.result
frq[6] <= frq_jisuan:frq_jisuan_inst.result
frq[7] <= frq_jisuan:frq_jisuan_inst.result
frq[8] <= frq_jisuan:frq_jisuan_inst.result
frq[9] <= frq_jisuan:frq_jisuan_inst.result
frq[10] <= frq_jisuan:frq_jisuan_inst.result
frq[11] <= frq_jisuan:frq_jisuan_inst.result
frq[12] <= frq_jisuan:frq_jisuan_inst.result
frq[13] <= frq_jisuan:frq_jisuan_inst.result
frq[14] <= frq_jisuan:frq_jisuan_inst.result
frq[15] <= frq_jisuan:frq_jisuan_inst.result
frq[16] <= frq_jisuan:frq_jisuan_inst.result
frq[17] <= frq_jisuan:frq_jisuan_inst.result
frq[18] <= frq_jisuan:frq_jisuan_inst.result
frq[19] <= frq_jisuan:frq_jisuan_inst.result
frq[20] <= frq_jisuan:frq_jisuan_inst.result
frq[21] <= frq_jisuan:frq_jisuan_inst.result
frq[22] <= frq_jisuan:frq_jisuan_inst.result
frq[23] <= frq_jisuan:frq_jisuan_inst.result
frq[24] <= frq_jisuan:frq_jisuan_inst.result
frq[25] <= frq_jisuan:frq_jisuan_inst.result
frq[26] <= frq_jisuan:frq_jisuan_inst.result
frq[27] <= frq_jisuan:frq_jisuan_inst.result
frq[28] <= frq_jisuan:frq_jisuan_inst.result
frq[29] <= frq_jisuan:frq_jisuan_inst.result
frq_r[0] <= frq_r[0].DB_MAX_OUTPUT_PORT_TYPE
frq_r[1] <= frq_r[1].DB_MAX_OUTPUT_PORT_TYPE
frq_r[2] <= frq_r[2].DB_MAX_OUTPUT_PORT_TYPE
frq_r[3] <= frq_r[3].DB_MAX_OUTPUT_PORT_TYPE
frq_r[4] <= frq_r[4].DB_MAX_OUTPUT_PORT_TYPE
frq_r[5] <= frq_r[5].DB_MAX_OUTPUT_PORT_TYPE
frq_r[6] <= frq_r[6].DB_MAX_OUTPUT_PORT_TYPE
frq_r[7] <= frq_r[7].DB_MAX_OUTPUT_PORT_TYPE
frq_r[8] <= frq_r[8].DB_MAX_OUTPUT_PORT_TYPE
frq_r[9] <= frq_r[9].DB_MAX_OUTPUT_PORT_TYPE
frq_r[10] <= frq_r[10].DB_MAX_OUTPUT_PORT_TYPE
frq_r[11] <= frq_r[11].DB_MAX_OUTPUT_PORT_TYPE
frq_r[12] <= frq_r[12].DB_MAX_OUTPUT_PORT_TYPE
frq_r[13] <= frq_r[13].DB_MAX_OUTPUT_PORT_TYPE
frq_r[14] <= frq_r[14].DB_MAX_OUTPUT_PORT_TYPE
frq_r[15] <= frq_r[15].DB_MAX_OUTPUT_PORT_TYPE
frq_r[16] <= frq_r[16].DB_MAX_OUTPUT_PORT_TYPE
frq_r[17] <= frq_r[17].DB_MAX_OUTPUT_PORT_TYPE
frq_r[18] <= frq_r[18].DB_MAX_OUTPUT_PORT_TYPE
frq_r[19] <= frq_r[19].DB_MAX_OUTPUT_PORT_TYPE
frq_r[20] <= frq_r[20].DB_MAX_OUTPUT_PORT_TYPE
frq_r[21] <= frq_r[21].DB_MAX_OUTPUT_PORT_TYPE


|KS|data_calc:U6|frq_calc:U6_1|X100000:X100000_inst
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result


|KS|data_calc:U6|frq_calc:U6_1|X100000:X100000_inst|lpm_mult:lpm_mult_component
dataa[0] => mult_0en:auto_generated.dataa[0]
dataa[1] => mult_0en:auto_generated.dataa[1]
dataa[2] => mult_0en:auto_generated.dataa[2]
dataa[3] => mult_0en:auto_generated.dataa[3]
datab[0] => mult_0en:auto_generated.datab[0]
datab[1] => mult_0en:auto_generated.datab[1]
datab[2] => mult_0en:auto_generated.datab[2]
datab[3] => mult_0en:auto_generated.datab[3]
datab[4] => mult_0en:auto_generated.datab[4]
datab[5] => mult_0en:auto_generated.datab[5]
datab[6] => mult_0en:auto_generated.datab[6]
datab[7] => mult_0en:auto_generated.datab[7]
datab[8] => mult_0en:auto_generated.datab[8]
datab[9] => mult_0en:auto_generated.datab[9]
datab[10] => mult_0en:auto_generated.datab[10]
datab[11] => mult_0en:auto_generated.datab[11]
datab[12] => mult_0en:auto_generated.datab[12]
datab[13] => mult_0en:auto_generated.datab[13]
datab[14] => mult_0en:auto_generated.datab[14]
datab[15] => mult_0en:auto_generated.datab[15]
datab[16] => mult_0en:auto_generated.datab[16]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_0en:auto_generated.result[0]
result[1] <= mult_0en:auto_generated.result[1]
result[2] <= mult_0en:auto_generated.result[2]
result[3] <= mult_0en:auto_generated.result[3]
result[4] <= mult_0en:auto_generated.result[4]
result[5] <= mult_0en:auto_generated.result[5]
result[6] <= mult_0en:auto_generated.result[6]
result[7] <= mult_0en:auto_generated.result[7]
result[8] <= mult_0en:auto_generated.result[8]
result[9] <= mult_0en:auto_generated.result[9]
result[10] <= mult_0en:auto_generated.result[10]
result[11] <= mult_0en:auto_generated.result[11]
result[12] <= mult_0en:auto_generated.result[12]
result[13] <= mult_0en:auto_generated.result[13]
result[14] <= mult_0en:auto_generated.result[14]
result[15] <= mult_0en:auto_generated.result[15]
result[16] <= mult_0en:auto_generated.result[16]
result[17] <= mult_0en:auto_generated.result[17]
result[18] <= mult_0en:auto_generated.result[18]
result[19] <= mult_0en:auto_generated.result[19]
result[20] <= mult_0en:auto_generated.result[20]


|KS|data_calc:U6|frq_calc:U6_1|X100000:X100000_inst|lpm_mult:lpm_mult_component|mult_0en:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20


|KS|data_calc:U6|frq_calc:U6_1|X10000:X10000_inst
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result


|KS|data_calc:U6|frq_calc:U6_1|X10000:X10000_inst|lpm_mult:lpm_mult_component
dataa[0] => mult_7en:auto_generated.dataa[0]
dataa[1] => mult_7en:auto_generated.dataa[1]
dataa[2] => mult_7en:auto_generated.dataa[2]
dataa[3] => mult_7en:auto_generated.dataa[3]
datab[0] => mult_7en:auto_generated.datab[0]
datab[1] => mult_7en:auto_generated.datab[1]
datab[2] => mult_7en:auto_generated.datab[2]
datab[3] => mult_7en:auto_generated.datab[3]
datab[4] => mult_7en:auto_generated.datab[4]
datab[5] => mult_7en:auto_generated.datab[5]
datab[6] => mult_7en:auto_generated.datab[6]
datab[7] => mult_7en:auto_generated.datab[7]
datab[8] => mult_7en:auto_generated.datab[8]
datab[9] => mult_7en:auto_generated.datab[9]
datab[10] => mult_7en:auto_generated.datab[10]
datab[11] => mult_7en:auto_generated.datab[11]
datab[12] => mult_7en:auto_generated.datab[12]
datab[13] => mult_7en:auto_generated.datab[13]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_7en:auto_generated.result[0]
result[1] <= mult_7en:auto_generated.result[1]
result[2] <= mult_7en:auto_generated.result[2]
result[3] <= mult_7en:auto_generated.result[3]
result[4] <= mult_7en:auto_generated.result[4]
result[5] <= mult_7en:auto_generated.result[5]
result[6] <= mult_7en:auto_generated.result[6]
result[7] <= mult_7en:auto_generated.result[7]
result[8] <= mult_7en:auto_generated.result[8]
result[9] <= mult_7en:auto_generated.result[9]
result[10] <= mult_7en:auto_generated.result[10]
result[11] <= mult_7en:auto_generated.result[11]
result[12] <= mult_7en:auto_generated.result[12]
result[13] <= mult_7en:auto_generated.result[13]
result[14] <= mult_7en:auto_generated.result[14]
result[15] <= mult_7en:auto_generated.result[15]
result[16] <= mult_7en:auto_generated.result[16]
result[17] <= mult_7en:auto_generated.result[17]


|KS|data_calc:U6|frq_calc:U6_1|X10000:X10000_inst|lpm_mult:lpm_mult_component|mult_7en:auto_generated
dataa[0] => cs2a[0].SUM_IN
dataa[1] => cs1a[0].SUM_IN
dataa[1] => cs1a[0].CIN
dataa[1] => cs2a[0].CIN
dataa[2] => _.IN0
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN0
dataa[3] => cs1a[1].IN1
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => cs2a[1].IN1
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
datab[0] => _.IN0
datab[0] => _.IN0
datab[0] => _.IN0
datab[0] => _.IN0
datab[0] => _.IN0
datab[0] => _.IN0
datab[0] => _.IN1
datab[0] => le5a[0].IN1
datab[1] => _.IN0
datab[1] => _.IN0
datab[1] => _.IN0
datab[1] => _.IN0
datab[1] => _.IN0
datab[1] => _.IN0
datab[1] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN0
datab[4] => _.IN0
datab[4] => _.IN0
datab[4] => _.IN0
datab[4] => _.IN0
datab[4] => _.IN0
datab[4] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN0
datab[5] => _.IN0
datab[5] => _.IN0
datab[5] => _.IN0
datab[5] => _.IN0
datab[5] => _.IN0
datab[5] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN0
datab[6] => _.IN0
datab[6] => _.IN0
datab[6] => _.IN0
datab[6] => _.IN0
datab[6] => _.IN0
datab[6] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN0
datab[7] => _.IN0
datab[7] => _.IN0
datab[7] => _.IN0
datab[7] => _.IN0
datab[7] => _.IN0
datab[7] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN0
datab[8] => _.IN0
datab[8] => _.IN0
datab[8] => _.IN0
datab[8] => _.IN0
datab[8] => _.IN0
datab[8] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN0
datab[9] => _.IN0
datab[9] => _.IN0
datab[9] => _.IN0
datab[9] => _.IN0
datab[9] => _.IN0
datab[9] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN0
datab[10] => _.IN0
datab[10] => _.IN0
datab[10] => _.IN0
datab[10] => _.IN0
datab[10] => _.IN0
datab[10] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN0
datab[11] => _.IN0
datab[11] => _.IN0
datab[11] => _.IN0
datab[11] => _.IN0
datab[11] => _.IN0
datab[11] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN0
datab[12] => _.IN0
datab[12] => _.IN0
datab[12] => _.IN0
datab[12] => _.IN0
datab[12] => _.IN0
datab[12] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN0
datab[13] => _.IN0
datab[13] => _.IN0
datab[13] => _.IN0
datab[13] => _.IN0
datab[13] => _.IN0
datab[13] => le5a[14].IN1
datab[13] => _.IN1
result[0] <= sft9a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sft9a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sft9a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft9a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft9a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft9a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft9a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft9a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft9a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft9a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft9a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft9a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft9a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft9a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft9a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft9a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft9a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sft9a[17].DB_MAX_OUTPUT_PORT_TYPE


|KS|data_calc:U6|frq_calc:U6_1|X1000:X1000_inst
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result


|KS|data_calc:U6|frq_calc:U6_1|X1000:X1000_inst|lpm_mult:lpm_mult_component
dataa[0] => mult_vdn:auto_generated.dataa[0]
dataa[1] => mult_vdn:auto_generated.dataa[1]
dataa[2] => mult_vdn:auto_generated.dataa[2]
dataa[3] => mult_vdn:auto_generated.dataa[3]
datab[0] => mult_vdn:auto_generated.datab[0]
datab[1] => mult_vdn:auto_generated.datab[1]
datab[2] => mult_vdn:auto_generated.datab[2]
datab[3] => mult_vdn:auto_generated.datab[3]
datab[4] => mult_vdn:auto_generated.datab[4]
datab[5] => mult_vdn:auto_generated.datab[5]
datab[6] => mult_vdn:auto_generated.datab[6]
datab[7] => mult_vdn:auto_generated.datab[7]
datab[8] => mult_vdn:auto_generated.datab[8]
datab[9] => mult_vdn:auto_generated.datab[9]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_vdn:auto_generated.result[0]
result[1] <= mult_vdn:auto_generated.result[1]
result[2] <= mult_vdn:auto_generated.result[2]
result[3] <= mult_vdn:auto_generated.result[3]
result[4] <= mult_vdn:auto_generated.result[4]
result[5] <= mult_vdn:auto_generated.result[5]
result[6] <= mult_vdn:auto_generated.result[6]
result[7] <= mult_vdn:auto_generated.result[7]
result[8] <= mult_vdn:auto_generated.result[8]
result[9] <= mult_vdn:auto_generated.result[9]
result[10] <= mult_vdn:auto_generated.result[10]
result[11] <= mult_vdn:auto_generated.result[11]
result[12] <= mult_vdn:auto_generated.result[12]
result[13] <= mult_vdn:auto_generated.result[13]


|KS|data_calc:U6|frq_calc:U6_1|X1000:X1000_inst|lpm_mult:lpm_mult_component|mult_vdn:auto_generated
dataa[0] => cs2a[0].SUM_IN
dataa[1] => cs1a[0].SUM_IN
dataa[1] => cs1a[0].CIN
dataa[1] => cs2a[0].CIN
dataa[2] => _.IN0
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN0
dataa[3] => cs1a[1].IN1
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => cs2a[1].IN1
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
datab[0] => _.IN0
datab[0] => _.IN0
datab[0] => _.IN0
datab[0] => _.IN0
datab[0] => _.IN0
datab[0] => _.IN0
datab[0] => _.IN1
datab[0] => le5a[0].IN1
datab[1] => _.IN0
datab[1] => _.IN0
datab[1] => _.IN0
datab[1] => _.IN0
datab[1] => _.IN0
datab[1] => _.IN0
datab[1] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN0
datab[4] => _.IN0
datab[4] => _.IN0
datab[4] => _.IN0
datab[4] => _.IN0
datab[4] => _.IN0
datab[4] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN0
datab[5] => _.IN0
datab[5] => _.IN0
datab[5] => _.IN0
datab[5] => _.IN0
datab[5] => _.IN0
datab[5] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN0
datab[6] => _.IN0
datab[6] => _.IN0
datab[6] => _.IN0
datab[6] => _.IN0
datab[6] => _.IN0
datab[6] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN0
datab[7] => _.IN0
datab[7] => _.IN0
datab[7] => _.IN0
datab[7] => _.IN0
datab[7] => _.IN0
datab[7] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN0
datab[8] => _.IN0
datab[8] => _.IN0
datab[8] => _.IN0
datab[8] => _.IN0
datab[8] => _.IN0
datab[8] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN0
datab[9] => _.IN0
datab[9] => _.IN0
datab[9] => _.IN0
datab[9] => _.IN0
datab[9] => _.IN0
datab[9] => le5a[10].IN1
datab[9] => _.IN1
result[0] <= sft9a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sft9a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sft9a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft9a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft9a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft9a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft9a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft9a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft9a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft9a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft9a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft9a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft9a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft9a[13].DB_MAX_OUTPUT_PORT_TYPE


|KS|data_calc:U6|frq_calc:U6_1|X100:X100_inst
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result


|KS|data_calc:U6|frq_calc:U6_1|X100:X100_inst|lpm_mult:lpm_mult_component
dataa[0] => mult_icn:auto_generated.dataa[0]
dataa[1] => mult_icn:auto_generated.dataa[1]
dataa[2] => mult_icn:auto_generated.dataa[2]
dataa[3] => mult_icn:auto_generated.dataa[3]
datab[0] => mult_icn:auto_generated.datab[0]
datab[1] => mult_icn:auto_generated.datab[1]
datab[2] => mult_icn:auto_generated.datab[2]
datab[3] => mult_icn:auto_generated.datab[3]
datab[4] => mult_icn:auto_generated.datab[4]
datab[5] => mult_icn:auto_generated.datab[5]
datab[6] => mult_icn:auto_generated.datab[6]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_icn:auto_generated.result[0]
result[1] <= mult_icn:auto_generated.result[1]
result[2] <= mult_icn:auto_generated.result[2]
result[3] <= mult_icn:auto_generated.result[3]
result[4] <= mult_icn:auto_generated.result[4]
result[5] <= mult_icn:auto_generated.result[5]
result[6] <= mult_icn:auto_generated.result[6]
result[7] <= mult_icn:auto_generated.result[7]
result[8] <= mult_icn:auto_generated.result[8]
result[9] <= mult_icn:auto_generated.result[9]
result[10] <= mult_icn:auto_generated.result[10]


|KS|data_calc:U6|frq_calc:U6_1|X100:X100_inst|lpm_mult:lpm_mult_component|mult_icn:auto_generated
dataa[0] => cs2a[0].SUM_IN
dataa[1] => cs1a[0].SUM_IN
dataa[1] => cs1a[0].CIN
dataa[1] => cs2a[0].CIN
dataa[2] => _.IN0
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN0
dataa[3] => cs1a[1].IN1
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => cs2a[1].IN1
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
datab[0] => _.IN0
datab[0] => _.IN0
datab[0] => _.IN0
datab[0] => _.IN0
datab[0] => _.IN0
datab[0] => _.IN0
datab[0] => _.IN1
datab[0] => le5a[0].IN1
datab[1] => _.IN0
datab[1] => _.IN0
datab[1] => _.IN0
datab[1] => _.IN0
datab[1] => _.IN0
datab[1] => _.IN0
datab[1] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN0
datab[4] => _.IN0
datab[4] => _.IN0
datab[4] => _.IN0
datab[4] => _.IN0
datab[4] => _.IN0
datab[4] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN0
datab[5] => _.IN0
datab[5] => _.IN0
datab[5] => _.IN0
datab[5] => _.IN0
datab[5] => _.IN0
datab[5] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN0
datab[6] => _.IN0
datab[6] => _.IN0
datab[6] => _.IN0
datab[6] => _.IN0
datab[6] => _.IN0
datab[6] => le5a[7].IN1
datab[6] => _.IN1
result[0] <= sft9a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sft9a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sft9a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft9a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft9a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft9a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft9a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft9a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft9a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft9a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft9a[10].DB_MAX_OUTPUT_PORT_TYPE


|KS|data_calc:U6|frq_calc:U6_1|X10:X10_inst
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result


|KS|data_calc:U6|frq_calc:U6_1|X10:X10_inst|lpm_mult:lpm_mult_component
dataa[0] => mult_1bn:auto_generated.dataa[0]
dataa[1] => mult_1bn:auto_generated.dataa[1]
dataa[2] => mult_1bn:auto_generated.dataa[2]
dataa[3] => mult_1bn:auto_generated.dataa[3]
datab[0] => mult_1bn:auto_generated.datab[0]
datab[1] => mult_1bn:auto_generated.datab[1]
datab[2] => mult_1bn:auto_generated.datab[2]
datab[3] => mult_1bn:auto_generated.datab[3]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_1bn:auto_generated.result[0]
result[1] <= mult_1bn:auto_generated.result[1]
result[2] <= mult_1bn:auto_generated.result[2]
result[3] <= mult_1bn:auto_generated.result[3]
result[4] <= mult_1bn:auto_generated.result[4]
result[5] <= mult_1bn:auto_generated.result[5]
result[6] <= mult_1bn:auto_generated.result[6]
result[7] <= mult_1bn:auto_generated.result[7]


|KS|data_calc:U6|frq_calc:U6_1|X10:X10_inst|lpm_mult:lpm_mult_component|mult_1bn:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7


|KS|data_calc:U6|frq_calc:U6_1|frq_jisuan:frq_jisuan_inst
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result


|KS|data_calc:U6|frq_calc:U6_1|frq_jisuan:frq_jisuan_inst|lpm_mult:lpm_mult_component
dataa[0] => mult_btp:auto_generated.dataa[0]
dataa[1] => mult_btp:auto_generated.dataa[1]
dataa[2] => mult_btp:auto_generated.dataa[2]
dataa[3] => mult_btp:auto_generated.dataa[3]
dataa[4] => mult_btp:auto_generated.dataa[4]
dataa[5] => mult_btp:auto_generated.dataa[5]
dataa[6] => mult_btp:auto_generated.dataa[6]
dataa[7] => mult_btp:auto_generated.dataa[7]
dataa[8] => mult_btp:auto_generated.dataa[8]
dataa[9] => mult_btp:auto_generated.dataa[9]
dataa[10] => mult_btp:auto_generated.dataa[10]
dataa[11] => mult_btp:auto_generated.dataa[11]
dataa[12] => mult_btp:auto_generated.dataa[12]
dataa[13] => mult_btp:auto_generated.dataa[13]
dataa[14] => mult_btp:auto_generated.dataa[14]
dataa[15] => mult_btp:auto_generated.dataa[15]
dataa[16] => mult_btp:auto_generated.dataa[16]
dataa[17] => mult_btp:auto_generated.dataa[17]
dataa[18] => mult_btp:auto_generated.dataa[18]
dataa[19] => mult_btp:auto_generated.dataa[19]
dataa[20] => mult_btp:auto_generated.dataa[20]
dataa[21] => mult_btp:auto_generated.dataa[21]
datab[0] => mult_btp:auto_generated.datab[0]
datab[1] => mult_btp:auto_generated.datab[1]
datab[2] => mult_btp:auto_generated.datab[2]
datab[3] => mult_btp:auto_generated.datab[3]
datab[4] => mult_btp:auto_generated.datab[4]
datab[5] => mult_btp:auto_generated.datab[5]
datab[6] => mult_btp:auto_generated.datab[6]
datab[7] => mult_btp:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_btp:auto_generated.result[0]
result[1] <= mult_btp:auto_generated.result[1]
result[2] <= mult_btp:auto_generated.result[2]
result[3] <= mult_btp:auto_generated.result[3]
result[4] <= mult_btp:auto_generated.result[4]
result[5] <= mult_btp:auto_generated.result[5]
result[6] <= mult_btp:auto_generated.result[6]
result[7] <= mult_btp:auto_generated.result[7]
result[8] <= mult_btp:auto_generated.result[8]
result[9] <= mult_btp:auto_generated.result[9]
result[10] <= mult_btp:auto_generated.result[10]
result[11] <= mult_btp:auto_generated.result[11]
result[12] <= mult_btp:auto_generated.result[12]
result[13] <= mult_btp:auto_generated.result[13]
result[14] <= mult_btp:auto_generated.result[14]
result[15] <= mult_btp:auto_generated.result[15]
result[16] <= mult_btp:auto_generated.result[16]
result[17] <= mult_btp:auto_generated.result[17]
result[18] <= mult_btp:auto_generated.result[18]
result[19] <= mult_btp:auto_generated.result[19]
result[20] <= mult_btp:auto_generated.result[20]
result[21] <= mult_btp:auto_generated.result[21]
result[22] <= mult_btp:auto_generated.result[22]
result[23] <= mult_btp:auto_generated.result[23]
result[24] <= mult_btp:auto_generated.result[24]
result[25] <= mult_btp:auto_generated.result[25]
result[26] <= mult_btp:auto_generated.result[26]
result[27] <= mult_btp:auto_generated.result[27]
result[28] <= mult_btp:auto_generated.result[28]
result[29] <= mult_btp:auto_generated.result[29]


|KS|data_calc:U6|frq_calc:U6_1|frq_jisuan:frq_jisuan_inst|lpm_mult:lpm_mult_component|mult_btp:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[18] => mac_mult3.DATAA
dataa[19] => mac_mult3.DATAA1
dataa[20] => mac_mult3.DATAA2
dataa[21] => mac_mult3.DATAA3
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult3.DATAB7
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft8a[11].DB_MAX_OUTPUT_PORT_TYPE


|KS|data_calc:U6|pha_calc:U6_2
clk => ~NO_FANOUT~
rst => ~NO_FANOUT~
wave_pha[0] => Add1.IN24
wave_pha[1] => Add1.IN23
wave_pha[2] => Add1.IN22
wave_pha[3] => Add1.IN21
wave_pha[4] => wave_pha[4].IN1
wave_pha[5] => wave_pha[5].IN1
wave_pha[6] => wave_pha[6].IN1
wave_pha[7] => wave_pha[7].IN1
wave_pha[8] => wave_pha[8].IN1
wave_pha[9] => wave_pha[9].IN1
wave_pha[10] => wave_pha[10].IN1
wave_pha[11] => wave_pha[11].IN1
pha[0] <= pha_jisuan:pha_jisuan_inst.result
pha[1] <= pha_jisuan:pha_jisuan_inst.result
pha[2] <= pha_jisuan:pha_jisuan_inst.result
pha[3] <= pha_jisuan:pha_jisuan_inst.result
pha[4] <= pha_jisuan:pha_jisuan_inst.result
pha[5] <= pha_jisuan:pha_jisuan_inst.result
pha[6] <= pha_jisuan:pha_jisuan_inst.result
pha[7] <= pha_jisuan:pha_jisuan_inst.result
pha[8] <= pha_jisuan:pha_jisuan_inst.result
pha[9] <= pha_jisuan:pha_jisuan_inst.result
pha[10] <= pha_jisuan:pha_jisuan_inst.result
pha[11] <= pha_jisuan:pha_jisuan_inst.result
pha[12] <= pha_jisuan:pha_jisuan_inst.result
pha[13] <= pha_jisuan:pha_jisuan_inst.result
pha[14] <= pha_jisuan:pha_jisuan_inst.result
pha[15] <= pha_jisuan:pha_jisuan_inst.result
pha[16] <= pha_jisuan:pha_jisuan_inst.result
pha[17] <= pha_jisuan:pha_jisuan_inst.result
pha[18] <= pha_jisuan:pha_jisuan_inst.result
pha[19] <= pha_jisuan:pha_jisuan_inst.result
pha[20] <= pha_jisuan:pha_jisuan_inst.result
pha[21] <= pha_jisuan:pha_jisuan_inst.result
pha[22] <= pha_jisuan:pha_jisuan_inst.result
pha[23] <= pha_jisuan:pha_jisuan_inst.result
pha[24] <= pha_jisuan:pha_jisuan_inst.result
pha[25] <= pha_jisuan:pha_jisuan_inst.result
pha[26] <= pha_jisuan:pha_jisuan_inst.result
pha[27] <= pha_jisuan:pha_jisuan_inst.result
pha[28] <= pha_jisuan:pha_jisuan_inst.result
pha[29] <= pha_jisuan:pha_jisuan_inst.result
pha[30] <= pha_jisuan:pha_jisuan_inst.result
pha[31] <= pha_jisuan:pha_jisuan_inst.result
pha[32] <= pha_jisuan:pha_jisuan_inst.result


|KS|data_calc:U6|pha_calc:U6_2|X100:X100_inst
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result


|KS|data_calc:U6|pha_calc:U6_2|X100:X100_inst|lpm_mult:lpm_mult_component
dataa[0] => mult_icn:auto_generated.dataa[0]
dataa[1] => mult_icn:auto_generated.dataa[1]
dataa[2] => mult_icn:auto_generated.dataa[2]
dataa[3] => mult_icn:auto_generated.dataa[3]
datab[0] => mult_icn:auto_generated.datab[0]
datab[1] => mult_icn:auto_generated.datab[1]
datab[2] => mult_icn:auto_generated.datab[2]
datab[3] => mult_icn:auto_generated.datab[3]
datab[4] => mult_icn:auto_generated.datab[4]
datab[5] => mult_icn:auto_generated.datab[5]
datab[6] => mult_icn:auto_generated.datab[6]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_icn:auto_generated.result[0]
result[1] <= mult_icn:auto_generated.result[1]
result[2] <= mult_icn:auto_generated.result[2]
result[3] <= mult_icn:auto_generated.result[3]
result[4] <= mult_icn:auto_generated.result[4]
result[5] <= mult_icn:auto_generated.result[5]
result[6] <= mult_icn:auto_generated.result[6]
result[7] <= mult_icn:auto_generated.result[7]
result[8] <= mult_icn:auto_generated.result[8]
result[9] <= mult_icn:auto_generated.result[9]
result[10] <= mult_icn:auto_generated.result[10]


|KS|data_calc:U6|pha_calc:U6_2|X100:X100_inst|lpm_mult:lpm_mult_component|mult_icn:auto_generated
dataa[0] => cs2a[0].SUM_IN
dataa[1] => cs1a[0].SUM_IN
dataa[1] => cs1a[0].CIN
dataa[1] => cs2a[0].CIN
dataa[2] => _.IN0
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN0
dataa[3] => cs1a[1].IN1
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => cs2a[1].IN1
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
datab[0] => _.IN0
datab[0] => _.IN0
datab[0] => _.IN0
datab[0] => _.IN0
datab[0] => _.IN0
datab[0] => _.IN0
datab[0] => _.IN1
datab[0] => le5a[0].IN1
datab[1] => _.IN0
datab[1] => _.IN0
datab[1] => _.IN0
datab[1] => _.IN0
datab[1] => _.IN0
datab[1] => _.IN0
datab[1] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN0
datab[4] => _.IN0
datab[4] => _.IN0
datab[4] => _.IN0
datab[4] => _.IN0
datab[4] => _.IN0
datab[4] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN0
datab[5] => _.IN0
datab[5] => _.IN0
datab[5] => _.IN0
datab[5] => _.IN0
datab[5] => _.IN0
datab[5] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN0
datab[6] => _.IN0
datab[6] => _.IN0
datab[6] => _.IN0
datab[6] => _.IN0
datab[6] => _.IN0
datab[6] => le5a[7].IN1
datab[6] => _.IN1
result[0] <= sft9a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sft9a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sft9a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft9a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft9a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft9a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft9a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft9a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft9a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft9a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft9a[10].DB_MAX_OUTPUT_PORT_TYPE


|KS|data_calc:U6|pha_calc:U6_2|X10:X10_inst
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result


|KS|data_calc:U6|pha_calc:U6_2|X10:X10_inst|lpm_mult:lpm_mult_component
dataa[0] => mult_1bn:auto_generated.dataa[0]
dataa[1] => mult_1bn:auto_generated.dataa[1]
dataa[2] => mult_1bn:auto_generated.dataa[2]
dataa[3] => mult_1bn:auto_generated.dataa[3]
datab[0] => mult_1bn:auto_generated.datab[0]
datab[1] => mult_1bn:auto_generated.datab[1]
datab[2] => mult_1bn:auto_generated.datab[2]
datab[3] => mult_1bn:auto_generated.datab[3]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_1bn:auto_generated.result[0]
result[1] <= mult_1bn:auto_generated.result[1]
result[2] <= mult_1bn:auto_generated.result[2]
result[3] <= mult_1bn:auto_generated.result[3]
result[4] <= mult_1bn:auto_generated.result[4]
result[5] <= mult_1bn:auto_generated.result[5]
result[6] <= mult_1bn:auto_generated.result[6]
result[7] <= mult_1bn:auto_generated.result[7]


|KS|data_calc:U6|pha_calc:U6_2|X10:X10_inst|lpm_mult:lpm_mult_component|mult_1bn:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7


|KS|data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result
result[32] <= lpm_mult:lpm_mult_component.result


|KS|data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component
dataa[0] => multcore:mult_core.dataa[0]
dataa[1] => multcore:mult_core.dataa[1]
dataa[2] => multcore:mult_core.dataa[2]
dataa[3] => multcore:mult_core.dataa[3]
dataa[4] => multcore:mult_core.dataa[4]
dataa[5] => multcore:mult_core.dataa[5]
dataa[6] => multcore:mult_core.dataa[6]
dataa[7] => multcore:mult_core.dataa[7]
dataa[8] => multcore:mult_core.dataa[8]
datab[0] => multcore:mult_core.datab[0]
datab[1] => multcore:mult_core.datab[1]
datab[2] => multcore:mult_core.datab[2]
datab[3] => multcore:mult_core.datab[3]
datab[4] => multcore:mult_core.datab[4]
datab[5] => multcore:mult_core.datab[5]
datab[6] => multcore:mult_core.datab[6]
datab[7] => multcore:mult_core.datab[7]
datab[8] => multcore:mult_core.datab[8]
datab[9] => multcore:mult_core.datab[9]
datab[10] => multcore:mult_core.datab[10]
datab[11] => multcore:mult_core.datab[11]
datab[12] => multcore:mult_core.datab[12]
datab[13] => multcore:mult_core.datab[13]
datab[14] => multcore:mult_core.datab[14]
datab[15] => multcore:mult_core.datab[15]
datab[16] => multcore:mult_core.datab[16]
datab[17] => multcore:mult_core.datab[17]
datab[18] => multcore:mult_core.datab[18]
datab[19] => multcore:mult_core.datab[19]
datab[20] => multcore:mult_core.datab[20]
datab[21] => multcore:mult_core.datab[21]
datab[22] => multcore:mult_core.datab[22]
datab[23] => multcore:mult_core.datab[23]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= altshift:external_latency_ffs.result[0]
result[1] <= altshift:external_latency_ffs.result[1]
result[2] <= altshift:external_latency_ffs.result[2]
result[3] <= altshift:external_latency_ffs.result[3]
result[4] <= altshift:external_latency_ffs.result[4]
result[5] <= altshift:external_latency_ffs.result[5]
result[6] <= altshift:external_latency_ffs.result[6]
result[7] <= altshift:external_latency_ffs.result[7]
result[8] <= altshift:external_latency_ffs.result[8]
result[9] <= altshift:external_latency_ffs.result[9]
result[10] <= altshift:external_latency_ffs.result[10]
result[11] <= altshift:external_latency_ffs.result[11]
result[12] <= altshift:external_latency_ffs.result[12]
result[13] <= altshift:external_latency_ffs.result[13]
result[14] <= altshift:external_latency_ffs.result[14]
result[15] <= altshift:external_latency_ffs.result[15]
result[16] <= altshift:external_latency_ffs.result[16]
result[17] <= altshift:external_latency_ffs.result[17]
result[18] <= altshift:external_latency_ffs.result[18]
result[19] <= altshift:external_latency_ffs.result[19]
result[20] <= altshift:external_latency_ffs.result[20]
result[21] <= altshift:external_latency_ffs.result[21]
result[22] <= altshift:external_latency_ffs.result[22]
result[23] <= altshift:external_latency_ffs.result[23]
result[24] <= altshift:external_latency_ffs.result[24]
result[25] <= altshift:external_latency_ffs.result[25]
result[26] <= altshift:external_latency_ffs.result[26]
result[27] <= altshift:external_latency_ffs.result[27]
result[28] <= altshift:external_latency_ffs.result[28]
result[29] <= altshift:external_latency_ffs.result[29]
result[30] <= altshift:external_latency_ffs.result[30]
result[31] <= altshift:external_latency_ffs.result[31]
result[32] <= altshift:external_latency_ffs.result[32]


|KS|data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component|multcore:mult_core
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN2
dataa[1] => _.IN2
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN2
dataa[1] => _.IN2
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN2
dataa[1] => _.IN2
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN2
dataa[1] => _.IN2
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN2
dataa[5] => _.IN2
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN2
dataa[5] => _.IN2
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN2
dataa[5] => _.IN2
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN2
dataa[5] => _.IN2
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[8] => ina_reg_clkd[0].IN0
datab[0] => op_1.IN54
datab[0] => op_2.IN55
datab[0] => op_4.IN55
datab[0] => op_5.IN55
datab[0] => op_6.IN55
datab[0] => op_7.IN55
datab[0] => op_8.IN55
datab[0] => op_9.IN55
datab[0] => op_10.IN55
datab[0] => op_11.IN55
datab[0] => romout[0][0].IN1
datab[0] => romout[1][0].IN1
datab[0] => op_1.IN53
datab[0] => op_3.IN53
datab[0] => romout[0][1].IN1
datab[0] => romout[1][1].IN1
datab[0] => op_2.IN50
datab[0] => op_3.IN50
datab[0] => romout[0][2].IN1
datab[0] => romout[1][2].IN1
datab[0] => op_5.IN48
datab[0] => romout[0][3].IN1
datab[0] => romout[1][3].IN1
datab[0] => romout[2][0].IN1
datab[0] => romout[2][1].IN1
datab[0] => romout[2][2].IN1
datab[0] => romout[2][3].IN1
datab[1] => op_1.IN52
datab[1] => op_2.IN53
datab[1] => op_4.IN53
datab[1] => op_5.IN53
datab[1] => op_6.IN53
datab[1] => op_7.IN53
datab[1] => op_8.IN53
datab[1] => op_9.IN53
datab[1] => op_10.IN53
datab[1] => op_11.IN53
datab[1] => romout[0][1].IN1
datab[1] => romout[1][1].IN1
datab[1] => op_1.IN51
datab[1] => op_3.IN51
datab[1] => romout[0][2].IN1
datab[1] => romout[1][2].IN1
datab[1] => op_2.IN48
datab[1] => op_3.IN48
datab[1] => romout[0][3].IN1
datab[1] => romout[1][3].IN1
datab[1] => op_5.IN46
datab[1] => romout[0][4].IN1
datab[1] => romout[1][4].IN1
datab[1] => romout[2][1].IN1
datab[1] => romout[2][2].IN1
datab[1] => romout[2][3].IN1
datab[1] => romout[2][4].IN1
datab[2] => op_1.IN50
datab[2] => op_2.IN51
datab[2] => op_4.IN51
datab[2] => op_5.IN51
datab[2] => op_6.IN51
datab[2] => op_7.IN51
datab[2] => op_8.IN51
datab[2] => op_9.IN51
datab[2] => op_10.IN51
datab[2] => op_11.IN51
datab[2] => romout[0][2].IN1
datab[2] => romout[1][2].IN1
datab[2] => op_1.IN49
datab[2] => op_3.IN49
datab[2] => romout[0][3].IN1
datab[2] => romout[1][3].IN1
datab[2] => op_2.IN46
datab[2] => op_3.IN46
datab[2] => romout[0][4].IN1
datab[2] => romout[1][4].IN1
datab[2] => op_5.IN44
datab[2] => romout[0][5].IN1
datab[2] => romout[1][5].IN1
datab[2] => romout[2][2].IN1
datab[2] => romout[2][3].IN1
datab[2] => romout[2][4].IN1
datab[2] => romout[2][5].IN1
datab[3] => op_1.IN48
datab[3] => op_2.IN49
datab[3] => op_4.IN49
datab[3] => op_5.IN49
datab[3] => op_6.IN49
datab[3] => op_7.IN49
datab[3] => op_8.IN49
datab[3] => op_9.IN49
datab[3] => op_10.IN49
datab[3] => op_11.IN49
datab[3] => romout[0][3].IN1
datab[3] => romout[1][3].IN1
datab[3] => op_1.IN47
datab[3] => op_3.IN47
datab[3] => romout[0][4].IN1
datab[3] => romout[1][4].IN1
datab[3] => op_2.IN44
datab[3] => op_3.IN44
datab[3] => romout[0][5].IN1
datab[3] => romout[1][5].IN1
datab[3] => op_5.IN42
datab[3] => romout[0][6].IN1
datab[3] => romout[1][6].IN1
datab[3] => romout[2][3].IN1
datab[3] => romout[2][4].IN1
datab[3] => romout[2][5].IN1
datab[3] => romout[2][6].IN1
datab[4] => op_1.IN46
datab[4] => op_2.IN47
datab[4] => op_4.IN47
datab[4] => op_5.IN47
datab[4] => op_6.IN47
datab[4] => op_7.IN47
datab[4] => op_8.IN47
datab[4] => op_9.IN47
datab[4] => op_10.IN47
datab[4] => op_11.IN47
datab[4] => romout[0][4].IN1
datab[4] => romout[1][4].IN1
datab[4] => op_1.IN45
datab[4] => op_3.IN45
datab[4] => romout[0][5].IN1
datab[4] => romout[1][5].IN1
datab[4] => op_2.IN42
datab[4] => op_3.IN42
datab[4] => romout[0][6].IN1
datab[4] => romout[1][6].IN1
datab[4] => op_5.IN40
datab[4] => romout[0][7].IN1
datab[4] => romout[1][7].IN1
datab[4] => romout[2][4].IN1
datab[4] => romout[2][5].IN1
datab[4] => romout[2][6].IN1
datab[4] => romout[2][7].IN1
datab[5] => op_1.IN44
datab[5] => op_2.IN45
datab[5] => op_4.IN45
datab[5] => op_5.IN45
datab[5] => op_6.IN45
datab[5] => op_7.IN45
datab[5] => op_8.IN45
datab[5] => op_9.IN45
datab[5] => op_10.IN45
datab[5] => op_11.IN45
datab[5] => romout[0][5].IN1
datab[5] => romout[1][5].IN1
datab[5] => op_1.IN43
datab[5] => op_3.IN43
datab[5] => romout[0][6].IN1
datab[5] => romout[1][6].IN1
datab[5] => op_2.IN40
datab[5] => op_3.IN40
datab[5] => romout[0][7].IN1
datab[5] => romout[1][7].IN1
datab[5] => op_5.IN38
datab[5] => romout[0][8].IN1
datab[5] => romout[1][8].IN1
datab[5] => romout[2][5].IN1
datab[5] => romout[2][6].IN1
datab[5] => romout[2][7].IN1
datab[5] => romout[2][8].IN1
datab[6] => op_1.IN42
datab[6] => op_2.IN43
datab[6] => op_4.IN43
datab[6] => op_5.IN43
datab[6] => op_6.IN43
datab[6] => op_7.IN43
datab[6] => op_8.IN43
datab[6] => op_9.IN43
datab[6] => op_10.IN43
datab[6] => op_11.IN43
datab[6] => romout[0][6].IN1
datab[6] => romout[1][6].IN1
datab[6] => op_1.IN41
datab[6] => op_3.IN41
datab[6] => romout[0][7].IN1
datab[6] => romout[1][7].IN1
datab[6] => op_2.IN38
datab[6] => op_3.IN38
datab[6] => romout[0][8].IN1
datab[6] => romout[1][8].IN1
datab[6] => op_5.IN36
datab[6] => romout[0][9].IN1
datab[6] => romout[1][9].IN1
datab[6] => romout[2][6].IN1
datab[6] => romout[2][7].IN1
datab[6] => romout[2][8].IN1
datab[6] => romout[2][9].IN1
datab[7] => op_1.IN40
datab[7] => op_2.IN41
datab[7] => op_4.IN41
datab[7] => op_5.IN41
datab[7] => op_6.IN41
datab[7] => op_7.IN41
datab[7] => op_8.IN41
datab[7] => op_9.IN41
datab[7] => op_10.IN41
datab[7] => op_11.IN41
datab[7] => romout[0][7].IN1
datab[7] => romout[1][7].IN1
datab[7] => op_1.IN39
datab[7] => op_3.IN39
datab[7] => romout[0][8].IN1
datab[7] => romout[1][8].IN1
datab[7] => op_2.IN36
datab[7] => op_3.IN36
datab[7] => romout[0][9].IN1
datab[7] => romout[1][9].IN1
datab[7] => op_5.IN34
datab[7] => romout[0][10].IN1
datab[7] => romout[1][10].IN1
datab[7] => romout[2][7].IN1
datab[7] => romout[2][8].IN1
datab[7] => romout[2][9].IN1
datab[7] => romout[2][10].IN1
datab[8] => op_1.IN38
datab[8] => op_2.IN39
datab[8] => op_4.IN39
datab[8] => op_5.IN39
datab[8] => op_6.IN39
datab[8] => op_7.IN39
datab[8] => op_8.IN39
datab[8] => op_9.IN39
datab[8] => op_10.IN39
datab[8] => op_11.IN39
datab[8] => romout[0][8].IN1
datab[8] => romout[1][8].IN1
datab[8] => op_1.IN37
datab[8] => op_3.IN37
datab[8] => romout[0][9].IN1
datab[8] => romout[1][9].IN1
datab[8] => op_2.IN34
datab[8] => op_3.IN34
datab[8] => romout[0][10].IN1
datab[8] => romout[1][10].IN1
datab[8] => op_5.IN32
datab[8] => romout[0][11].IN1
datab[8] => romout[1][11].IN1
datab[8] => romout[2][8].IN1
datab[8] => romout[2][9].IN1
datab[8] => romout[2][10].IN1
datab[8] => romout[2][11].IN1
datab[9] => op_1.IN36
datab[9] => op_2.IN37
datab[9] => op_4.IN37
datab[9] => op_5.IN37
datab[9] => op_6.IN37
datab[9] => op_7.IN37
datab[9] => op_8.IN37
datab[9] => op_9.IN37
datab[9] => op_10.IN37
datab[9] => op_11.IN37
datab[9] => romout[0][9].IN1
datab[9] => romout[1][9].IN1
datab[9] => op_1.IN35
datab[9] => op_3.IN35
datab[9] => romout[0][10].IN1
datab[9] => romout[1][10].IN1
datab[9] => op_2.IN32
datab[9] => op_3.IN32
datab[9] => romout[0][11].IN1
datab[9] => romout[1][11].IN1
datab[9] => op_5.IN30
datab[9] => romout[0][12].IN1
datab[9] => romout[1][12].IN1
datab[9] => romout[2][9].IN1
datab[9] => romout[2][10].IN1
datab[9] => romout[2][11].IN1
datab[9] => romout[2][12].IN1
datab[10] => op_1.IN34
datab[10] => op_2.IN35
datab[10] => op_4.IN35
datab[10] => op_5.IN35
datab[10] => op_6.IN35
datab[10] => op_7.IN35
datab[10] => op_8.IN35
datab[10] => op_9.IN35
datab[10] => op_10.IN35
datab[10] => op_11.IN35
datab[10] => romout[0][10].IN1
datab[10] => romout[1][10].IN1
datab[10] => op_1.IN33
datab[10] => op_3.IN33
datab[10] => romout[0][11].IN1
datab[10] => romout[1][11].IN1
datab[10] => op_2.IN30
datab[10] => op_3.IN30
datab[10] => romout[0][12].IN1
datab[10] => romout[1][12].IN1
datab[10] => op_5.IN28
datab[10] => romout[0][13].IN1
datab[10] => romout[1][13].IN1
datab[10] => romout[2][10].IN1
datab[10] => romout[2][11].IN1
datab[10] => romout[2][12].IN1
datab[10] => romout[2][13].IN1
datab[11] => op_1.IN32
datab[11] => op_2.IN33
datab[11] => op_4.IN33
datab[11] => op_5.IN33
datab[11] => op_6.IN33
datab[11] => op_7.IN33
datab[11] => op_8.IN33
datab[11] => op_9.IN33
datab[11] => op_10.IN33
datab[11] => op_11.IN33
datab[11] => romout[0][11].IN1
datab[11] => romout[1][11].IN1
datab[11] => op_1.IN31
datab[11] => op_3.IN31
datab[11] => romout[0][12].IN1
datab[11] => romout[1][12].IN1
datab[11] => op_2.IN28
datab[11] => op_3.IN28
datab[11] => romout[0][13].IN1
datab[11] => romout[1][13].IN1
datab[11] => op_5.IN26
datab[11] => romout[0][14].IN1
datab[11] => romout[1][14].IN1
datab[11] => romout[2][11].IN1
datab[11] => romout[2][12].IN1
datab[11] => romout[2][13].IN1
datab[11] => romout[2][14].IN1
datab[12] => op_1.IN30
datab[12] => op_2.IN31
datab[12] => op_4.IN31
datab[12] => op_5.IN31
datab[12] => op_6.IN31
datab[12] => op_7.IN31
datab[12] => op_8.IN31
datab[12] => op_9.IN31
datab[12] => op_10.IN31
datab[12] => op_11.IN31
datab[12] => romout[0][12].IN1
datab[12] => romout[1][12].IN1
datab[12] => op_1.IN29
datab[12] => op_3.IN29
datab[12] => romout[0][13].IN1
datab[12] => romout[1][13].IN1
datab[12] => op_2.IN26
datab[12] => op_3.IN26
datab[12] => romout[0][14].IN1
datab[12] => romout[1][14].IN1
datab[12] => op_5.IN24
datab[12] => romout[0][15].IN1
datab[12] => romout[1][15].IN1
datab[12] => romout[2][12].IN1
datab[12] => romout[2][13].IN1
datab[12] => romout[2][14].IN1
datab[12] => romout[2][15].IN1
datab[13] => op_1.IN28
datab[13] => op_2.IN29
datab[13] => op_4.IN29
datab[13] => op_5.IN29
datab[13] => op_6.IN29
datab[13] => op_7.IN29
datab[13] => op_8.IN29
datab[13] => op_9.IN29
datab[13] => op_10.IN29
datab[13] => op_11.IN29
datab[13] => romout[0][13].IN1
datab[13] => romout[1][13].IN1
datab[13] => op_1.IN27
datab[13] => op_3.IN27
datab[13] => romout[0][14].IN1
datab[13] => romout[1][14].IN1
datab[13] => op_2.IN24
datab[13] => op_3.IN24
datab[13] => romout[0][15].IN1
datab[13] => romout[1][15].IN1
datab[13] => op_5.IN22
datab[13] => romout[0][16].IN1
datab[13] => romout[1][16].IN1
datab[13] => romout[2][13].IN1
datab[13] => romout[2][14].IN1
datab[13] => romout[2][15].IN1
datab[13] => romout[2][16].IN1
datab[14] => op_1.IN26
datab[14] => op_2.IN27
datab[14] => op_4.IN27
datab[14] => op_5.IN27
datab[14] => op_6.IN27
datab[14] => op_7.IN27
datab[14] => op_8.IN27
datab[14] => op_9.IN27
datab[14] => op_10.IN27
datab[14] => op_11.IN27
datab[14] => romout[0][14].IN1
datab[14] => romout[1][14].IN1
datab[14] => op_1.IN25
datab[14] => op_3.IN25
datab[14] => romout[0][15].IN1
datab[14] => romout[1][15].IN1
datab[14] => op_2.IN22
datab[14] => op_3.IN22
datab[14] => romout[0][16].IN1
datab[14] => romout[1][16].IN1
datab[14] => op_5.IN20
datab[14] => romout[0][17].IN1
datab[14] => romout[1][17].IN1
datab[14] => romout[2][14].IN1
datab[14] => romout[2][15].IN1
datab[14] => romout[2][16].IN1
datab[14] => romout[2][17].IN1
datab[15] => op_1.IN24
datab[15] => op_2.IN25
datab[15] => op_4.IN25
datab[15] => op_5.IN25
datab[15] => op_6.IN25
datab[15] => op_7.IN25
datab[15] => op_8.IN25
datab[15] => op_9.IN25
datab[15] => op_10.IN25
datab[15] => op_11.IN25
datab[15] => romout[0][15].IN1
datab[15] => romout[1][15].IN1
datab[15] => op_1.IN23
datab[15] => op_3.IN23
datab[15] => romout[0][16].IN1
datab[15] => romout[1][16].IN1
datab[15] => op_2.IN20
datab[15] => op_3.IN20
datab[15] => romout[0][17].IN1
datab[15] => romout[1][17].IN1
datab[15] => op_5.IN18
datab[15] => romout[0][18].IN1
datab[15] => romout[1][18].IN1
datab[15] => romout[2][15].IN1
datab[15] => romout[2][16].IN1
datab[15] => romout[2][17].IN1
datab[15] => romout[2][18].IN1
datab[16] => op_1.IN22
datab[16] => op_2.IN23
datab[16] => op_4.IN23
datab[16] => op_5.IN23
datab[16] => op_6.IN23
datab[16] => op_7.IN23
datab[16] => op_8.IN23
datab[16] => op_9.IN23
datab[16] => op_10.IN23
datab[16] => op_11.IN23
datab[16] => romout[0][16].IN1
datab[16] => romout[1][16].IN1
datab[16] => op_1.IN21
datab[16] => op_3.IN21
datab[16] => romout[0][17].IN1
datab[16] => romout[1][17].IN1
datab[16] => op_2.IN18
datab[16] => op_3.IN18
datab[16] => romout[0][18].IN1
datab[16] => romout[1][18].IN1
datab[16] => op_5.IN16
datab[16] => romout[0][19].IN1
datab[16] => romout[1][19].IN1
datab[16] => romout[2][16].IN1
datab[16] => romout[2][17].IN1
datab[16] => romout[2][18].IN1
datab[16] => romout[2][19].IN1
datab[17] => op_1.IN20
datab[17] => op_2.IN21
datab[17] => op_4.IN21
datab[17] => op_5.IN21
datab[17] => op_6.IN21
datab[17] => op_7.IN21
datab[17] => op_8.IN21
datab[17] => op_9.IN21
datab[17] => op_10.IN21
datab[17] => op_11.IN21
datab[17] => romout[0][17].IN1
datab[17] => romout[1][17].IN1
datab[17] => op_1.IN19
datab[17] => op_3.IN19
datab[17] => romout[0][18].IN1
datab[17] => romout[1][18].IN1
datab[17] => op_2.IN16
datab[17] => op_3.IN16
datab[17] => romout[0][19].IN1
datab[17] => romout[1][19].IN1
datab[17] => op_5.IN14
datab[17] => romout[0][20].IN1
datab[17] => romout[1][20].IN1
datab[17] => romout[2][17].IN1
datab[17] => romout[2][18].IN1
datab[17] => romout[2][19].IN1
datab[17] => romout[2][20].IN1
datab[18] => op_1.IN18
datab[18] => op_2.IN19
datab[18] => op_4.IN19
datab[18] => op_5.IN19
datab[18] => op_6.IN19
datab[18] => op_7.IN19
datab[18] => op_8.IN19
datab[18] => op_9.IN19
datab[18] => op_10.IN19
datab[18] => op_11.IN19
datab[18] => romout[0][18].IN1
datab[18] => romout[1][18].IN1
datab[18] => op_1.IN17
datab[18] => op_3.IN17
datab[18] => romout[0][19].IN1
datab[18] => romout[1][19].IN1
datab[18] => op_2.IN14
datab[18] => op_3.IN14
datab[18] => romout[0][20].IN1
datab[18] => romout[1][20].IN1
datab[18] => op_5.IN12
datab[18] => romout[0][21].IN1
datab[18] => romout[1][21].IN1
datab[18] => romout[2][18].IN1
datab[18] => romout[2][19].IN1
datab[18] => romout[2][20].IN1
datab[18] => romout[2][21].IN1
datab[19] => op_1.IN16
datab[19] => op_2.IN17
datab[19] => op_4.IN17
datab[19] => op_5.IN17
datab[19] => op_6.IN17
datab[19] => op_7.IN17
datab[19] => op_8.IN17
datab[19] => op_9.IN17
datab[19] => op_10.IN17
datab[19] => op_11.IN17
datab[19] => romout[0][19].IN1
datab[19] => romout[1][19].IN1
datab[19] => op_1.IN15
datab[19] => op_3.IN15
datab[19] => romout[0][20].IN1
datab[19] => romout[1][20].IN1
datab[19] => op_2.IN12
datab[19] => op_3.IN12
datab[19] => romout[0][21].IN1
datab[19] => romout[1][21].IN1
datab[19] => op_5.IN10
datab[19] => romout[0][22].IN1
datab[19] => romout[1][22].IN1
datab[19] => romout[2][19].IN1
datab[19] => romout[2][20].IN1
datab[19] => romout[2][21].IN1
datab[19] => romout[2][22].IN1
datab[20] => op_1.IN14
datab[20] => op_2.IN15
datab[20] => op_4.IN15
datab[20] => op_5.IN15
datab[20] => op_6.IN15
datab[20] => op_7.IN15
datab[20] => op_8.IN15
datab[20] => op_9.IN15
datab[20] => op_10.IN15
datab[20] => op_11.IN15
datab[20] => romout[0][20].IN1
datab[20] => romout[1][20].IN1
datab[20] => op_1.IN13
datab[20] => op_3.IN13
datab[20] => romout[0][21].IN1
datab[20] => romout[1][21].IN1
datab[20] => op_2.IN10
datab[20] => op_3.IN10
datab[20] => romout[0][22].IN1
datab[20] => romout[1][22].IN1
datab[20] => op_5.IN8
datab[20] => romout[0][23].IN1
datab[20] => romout[1][23].IN1
datab[20] => romout[2][20].IN1
datab[20] => romout[2][21].IN1
datab[20] => romout[2][22].IN1
datab[20] => romout[2][23].IN1
datab[21] => op_1.IN12
datab[21] => op_2.IN13
datab[21] => op_4.IN13
datab[21] => op_5.IN13
datab[21] => op_6.IN13
datab[21] => op_7.IN13
datab[21] => op_8.IN13
datab[21] => op_9.IN13
datab[21] => op_10.IN13
datab[21] => op_11.IN13
datab[21] => romout[0][21].IN1
datab[21] => romout[1][21].IN1
datab[21] => op_1.IN11
datab[21] => op_3.IN11
datab[21] => romout[0][22].IN1
datab[21] => romout[1][22].IN1
datab[21] => op_2.IN8
datab[21] => op_3.IN8
datab[21] => romout[0][23].IN1
datab[21] => romout[1][23].IN1
datab[21] => op_5.IN6
datab[21] => romout[0][24].IN1
datab[21] => romout[1][24].IN1
datab[21] => romout[2][21].IN1
datab[21] => romout[2][22].IN1
datab[21] => romout[2][23].IN1
datab[21] => romout[2][24].IN1
datab[22] => op_1.IN10
datab[22] => op_2.IN11
datab[22] => op_4.IN11
datab[22] => op_5.IN11
datab[22] => op_6.IN11
datab[22] => op_7.IN11
datab[22] => op_8.IN11
datab[22] => op_9.IN11
datab[22] => op_10.IN11
datab[22] => op_11.IN11
datab[22] => romout[0][22].IN1
datab[22] => romout[1][22].IN1
datab[22] => op_1.IN9
datab[22] => op_3.IN9
datab[22] => romout[0][23].IN1
datab[22] => romout[1][23].IN1
datab[22] => op_2.IN6
datab[22] => op_3.IN6
datab[22] => romout[0][24].IN1
datab[22] => romout[1][24].IN1
datab[22] => op_5.IN4
datab[22] => romout[0][25].IN1
datab[22] => romout[1][25].IN1
datab[22] => romout[2][22].IN1
datab[22] => romout[2][23].IN1
datab[22] => romout[2][24].IN1
datab[22] => romout[2][25].IN1
datab[23] => op_1.IN8
datab[23] => op_2.IN9
datab[23] => op_4.IN9
datab[23] => op_5.IN9
datab[23] => op_6.IN9
datab[23] => op_7.IN9
datab[23] => op_8.IN9
datab[23] => op_9.IN9
datab[23] => op_10.IN9
datab[23] => op_11.IN9
datab[23] => romout[0][23].IN1
datab[23] => romout[1][23].IN1
datab[23] => op_1.IN7
datab[23] => op_3.IN7
datab[23] => romout[0][24].IN1
datab[23] => romout[1][24].IN1
datab[23] => op_2.IN4
datab[23] => op_3.IN4
datab[23] => romout[0][25].IN1
datab[23] => romout[1][25].IN1
datab[23] => op_5.IN2
datab[23] => romout[0][26].IN1
datab[23] => romout[1][26].IN1
datab[23] => romout[2][23].IN1
datab[23] => romout[2][24].IN1
datab[23] => romout[2][25].IN1
datab[23] => romout[2][26].IN1
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mpar_add:padder.result[0]
result[1] <= mpar_add:padder.result[1]
result[2] <= mpar_add:padder.result[2]
result[3] <= mpar_add:padder.result[3]
result[4] <= mpar_add:padder.result[4]
result[5] <= mpar_add:padder.result[5]
result[6] <= mpar_add:padder.result[6]
result[7] <= mpar_add:padder.result[7]
result[8] <= mpar_add:padder.result[8]
result[9] <= mpar_add:padder.result[9]
result[10] <= mpar_add:padder.result[10]
result[11] <= mpar_add:padder.result[11]
result[12] <= mpar_add:padder.result[12]
result[13] <= mpar_add:padder.result[13]
result[14] <= mpar_add:padder.result[14]
result[15] <= mpar_add:padder.result[15]
result[16] <= mpar_add:padder.result[16]
result[17] <= mpar_add:padder.result[17]
result[18] <= mpar_add:padder.result[18]
result[19] <= mpar_add:padder.result[19]
result[20] <= mpar_add:padder.result[20]
result[21] <= mpar_add:padder.result[21]
result[22] <= mpar_add:padder.result[22]
result[23] <= mpar_add:padder.result[23]
result[24] <= mpar_add:padder.result[24]
result[25] <= mpar_add:padder.result[25]
result[26] <= mpar_add:padder.result[26]
result[27] <= mpar_add:padder.result[27]
result[28] <= mpar_add:padder.result[28]
result[29] <= mpar_add:padder.result[29]
result[30] <= mpar_add:padder.result[30]
result[31] <= mpar_add:padder.result[31]
result[32] <= mpar_add:padder.result[32]


|KS|data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder
data[0][0] => mpar_add:sub_par_add.data[0][0]
data[0][1] => mpar_add:sub_par_add.data[0][1]
data[0][2] => mpar_add:sub_par_add.data[0][2]
data[0][3] => mpar_add:sub_par_add.data[0][3]
data[0][4] => lpm_add_sub:adder[0].dataa[0]
data[0][5] => lpm_add_sub:adder[0].dataa[1]
data[0][6] => lpm_add_sub:adder[0].dataa[2]
data[0][7] => lpm_add_sub:adder[0].dataa[3]
data[0][8] => lpm_add_sub:adder[0].dataa[4]
data[0][9] => lpm_add_sub:adder[0].dataa[5]
data[0][10] => lpm_add_sub:adder[0].dataa[6]
data[0][11] => lpm_add_sub:adder[0].dataa[7]
data[0][12] => lpm_add_sub:adder[0].dataa[8]
data[0][13] => lpm_add_sub:adder[0].dataa[9]
data[0][14] => lpm_add_sub:adder[0].dataa[10]
data[0][15] => lpm_add_sub:adder[0].dataa[11]
data[0][16] => lpm_add_sub:adder[0].dataa[12]
data[0][17] => lpm_add_sub:adder[0].dataa[13]
data[0][18] => lpm_add_sub:adder[0].dataa[14]
data[0][19] => lpm_add_sub:adder[0].dataa[15]
data[0][20] => lpm_add_sub:adder[0].dataa[16]
data[0][21] => lpm_add_sub:adder[0].dataa[17]
data[0][22] => lpm_add_sub:adder[0].dataa[18]
data[0][23] => lpm_add_sub:adder[0].dataa[19]
data[0][24] => lpm_add_sub:adder[0].dataa[20]
data[0][25] => lpm_add_sub:adder[0].dataa[21]
data[0][26] => lpm_add_sub:adder[0].dataa[22]
data[0][27] => lpm_add_sub:adder[0].dataa[23]
data[1][0] => lpm_add_sub:adder[0].datab[0]
data[1][1] => lpm_add_sub:adder[0].datab[1]
data[1][2] => lpm_add_sub:adder[0].datab[2]
data[1][3] => lpm_add_sub:adder[0].datab[3]
data[1][4] => lpm_add_sub:adder[0].datab[4]
data[1][5] => lpm_add_sub:adder[0].datab[5]
data[1][6] => lpm_add_sub:adder[0].datab[6]
data[1][7] => lpm_add_sub:adder[0].datab[7]
data[1][8] => lpm_add_sub:adder[0].datab[8]
data[1][9] => lpm_add_sub:adder[0].datab[9]
data[1][10] => lpm_add_sub:adder[0].datab[10]
data[1][11] => lpm_add_sub:adder[0].datab[11]
data[1][12] => lpm_add_sub:adder[0].datab[12]
data[1][13] => lpm_add_sub:adder[0].datab[13]
data[1][14] => lpm_add_sub:adder[0].datab[14]
data[1][15] => lpm_add_sub:adder[0].datab[15]
data[1][16] => lpm_add_sub:adder[0].datab[16]
data[1][17] => lpm_add_sub:adder[0].datab[17]
data[1][18] => lpm_add_sub:adder[0].datab[18]
data[1][19] => lpm_add_sub:adder[0].datab[19]
data[1][20] => lpm_add_sub:adder[0].datab[20]
data[1][21] => lpm_add_sub:adder[0].datab[21]
data[1][22] => lpm_add_sub:adder[0].datab[22]
data[1][23] => lpm_add_sub:adder[0].datab[23]
data[1][24] => lpm_add_sub:adder[0].datab[24]
data[1][25] => lpm_add_sub:adder[0].datab[25]
data[1][26] => lpm_add_sub:adder[0].datab[26]
data[1][27] => lpm_add_sub:adder[0].datab[27]
data[2][0] => mpar_add:sub_par_add.data[1][0]
data[2][1] => mpar_add:sub_par_add.data[1][1]
data[2][2] => mpar_add:sub_par_add.data[1][2]
data[2][3] => mpar_add:sub_par_add.data[1][3]
data[2][4] => mpar_add:sub_par_add.data[1][4]
data[2][5] => mpar_add:sub_par_add.data[1][5]
data[2][6] => mpar_add:sub_par_add.data[1][6]
data[2][7] => mpar_add:sub_par_add.data[1][7]
data[2][8] => mpar_add:sub_par_add.data[1][8]
data[2][9] => mpar_add:sub_par_add.data[1][9]
data[2][10] => mpar_add:sub_par_add.data[1][10]
data[2][11] => mpar_add:sub_par_add.data[1][11]
data[2][12] => mpar_add:sub_par_add.data[1][12]
data[2][13] => mpar_add:sub_par_add.data[1][13]
data[2][14] => mpar_add:sub_par_add.data[1][14]
data[2][15] => mpar_add:sub_par_add.data[1][15]
data[2][16] => mpar_add:sub_par_add.data[1][16]
data[2][17] => mpar_add:sub_par_add.data[1][17]
data[2][18] => mpar_add:sub_par_add.data[1][18]
data[2][19] => mpar_add:sub_par_add.data[1][19]
data[2][20] => mpar_add:sub_par_add.data[1][20]
data[2][21] => mpar_add:sub_par_add.data[1][21]
data[2][22] => mpar_add:sub_par_add.data[1][22]
data[2][23] => mpar_add:sub_par_add.data[1][23]
data[2][24] => mpar_add:sub_par_add.data[1][24]
data[2][25] => mpar_add:sub_par_add.data[1][25]
data[2][26] => mpar_add:sub_par_add.data[1][26]
data[2][27] => mpar_add:sub_par_add.data[1][27]
cin => ~NO_FANOUT~
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mpar_add:sub_par_add.result[0]
result[1] <= mpar_add:sub_par_add.result[1]
result[2] <= mpar_add:sub_par_add.result[2]
result[3] <= mpar_add:sub_par_add.result[3]
result[4] <= mpar_add:sub_par_add.result[4]
result[5] <= mpar_add:sub_par_add.result[5]
result[6] <= mpar_add:sub_par_add.result[6]
result[7] <= mpar_add:sub_par_add.result[7]
result[8] <= mpar_add:sub_par_add.result[8]
result[9] <= mpar_add:sub_par_add.result[9]
result[10] <= mpar_add:sub_par_add.result[10]
result[11] <= mpar_add:sub_par_add.result[11]
result[12] <= mpar_add:sub_par_add.result[12]
result[13] <= mpar_add:sub_par_add.result[13]
result[14] <= mpar_add:sub_par_add.result[14]
result[15] <= mpar_add:sub_par_add.result[15]
result[16] <= mpar_add:sub_par_add.result[16]
result[17] <= mpar_add:sub_par_add.result[17]
result[18] <= mpar_add:sub_par_add.result[18]
result[19] <= mpar_add:sub_par_add.result[19]
result[20] <= mpar_add:sub_par_add.result[20]
result[21] <= mpar_add:sub_par_add.result[21]
result[22] <= mpar_add:sub_par_add.result[22]
result[23] <= mpar_add:sub_par_add.result[23]
result[24] <= mpar_add:sub_par_add.result[24]
result[25] <= mpar_add:sub_par_add.result[25]
result[26] <= mpar_add:sub_par_add.result[26]
result[27] <= mpar_add:sub_par_add.result[27]
result[28] <= mpar_add:sub_par_add.result[28]
result[29] <= mpar_add:sub_par_add.result[29]
result[30] <= mpar_add:sub_par_add.result[30]
result[31] <= mpar_add:sub_par_add.result[31]
result[32] <= mpar_add:sub_par_add.result[32]
result[33] <= mpar_add:sub_par_add.result[33]
result[34] <= mpar_add:sub_par_add.result[34]
result[35] <= mpar_add:sub_par_add.result[35]
result[36] <= mpar_add:sub_par_add.result[36]
result[37] <= mpar_add:sub_par_add.result[37]
result[38] <= mpar_add:sub_par_add.result[38]
result[39] <= mpar_add:sub_par_add.result[39]
clk_out <= <GND>
aclr_out <= <GND>
clken_out <= <GND>


|KS|data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
dataa[0] => add_sub_sgh:auto_generated.dataa[0]
dataa[1] => add_sub_sgh:auto_generated.dataa[1]
dataa[2] => add_sub_sgh:auto_generated.dataa[2]
dataa[3] => add_sub_sgh:auto_generated.dataa[3]
dataa[4] => add_sub_sgh:auto_generated.dataa[4]
dataa[5] => add_sub_sgh:auto_generated.dataa[5]
dataa[6] => add_sub_sgh:auto_generated.dataa[6]
dataa[7] => add_sub_sgh:auto_generated.dataa[7]
dataa[8] => add_sub_sgh:auto_generated.dataa[8]
dataa[9] => add_sub_sgh:auto_generated.dataa[9]
dataa[10] => add_sub_sgh:auto_generated.dataa[10]
dataa[11] => add_sub_sgh:auto_generated.dataa[11]
dataa[12] => add_sub_sgh:auto_generated.dataa[12]
dataa[13] => add_sub_sgh:auto_generated.dataa[13]
dataa[14] => add_sub_sgh:auto_generated.dataa[14]
dataa[15] => add_sub_sgh:auto_generated.dataa[15]
dataa[16] => add_sub_sgh:auto_generated.dataa[16]
dataa[17] => add_sub_sgh:auto_generated.dataa[17]
dataa[18] => add_sub_sgh:auto_generated.dataa[18]
dataa[19] => add_sub_sgh:auto_generated.dataa[19]
dataa[20] => add_sub_sgh:auto_generated.dataa[20]
dataa[21] => add_sub_sgh:auto_generated.dataa[21]
dataa[22] => add_sub_sgh:auto_generated.dataa[22]
dataa[23] => add_sub_sgh:auto_generated.dataa[23]
dataa[24] => add_sub_sgh:auto_generated.dataa[24]
dataa[25] => add_sub_sgh:auto_generated.dataa[25]
dataa[26] => add_sub_sgh:auto_generated.dataa[26]
dataa[27] => add_sub_sgh:auto_generated.dataa[27]
datab[0] => add_sub_sgh:auto_generated.datab[0]
datab[1] => add_sub_sgh:auto_generated.datab[1]
datab[2] => add_sub_sgh:auto_generated.datab[2]
datab[3] => add_sub_sgh:auto_generated.datab[3]
datab[4] => add_sub_sgh:auto_generated.datab[4]
datab[5] => add_sub_sgh:auto_generated.datab[5]
datab[6] => add_sub_sgh:auto_generated.datab[6]
datab[7] => add_sub_sgh:auto_generated.datab[7]
datab[8] => add_sub_sgh:auto_generated.datab[8]
datab[9] => add_sub_sgh:auto_generated.datab[9]
datab[10] => add_sub_sgh:auto_generated.datab[10]
datab[11] => add_sub_sgh:auto_generated.datab[11]
datab[12] => add_sub_sgh:auto_generated.datab[12]
datab[13] => add_sub_sgh:auto_generated.datab[13]
datab[14] => add_sub_sgh:auto_generated.datab[14]
datab[15] => add_sub_sgh:auto_generated.datab[15]
datab[16] => add_sub_sgh:auto_generated.datab[16]
datab[17] => add_sub_sgh:auto_generated.datab[17]
datab[18] => add_sub_sgh:auto_generated.datab[18]
datab[19] => add_sub_sgh:auto_generated.datab[19]
datab[20] => add_sub_sgh:auto_generated.datab[20]
datab[21] => add_sub_sgh:auto_generated.datab[21]
datab[22] => add_sub_sgh:auto_generated.datab[22]
datab[23] => add_sub_sgh:auto_generated.datab[23]
datab[24] => add_sub_sgh:auto_generated.datab[24]
datab[25] => add_sub_sgh:auto_generated.datab[25]
datab[26] => add_sub_sgh:auto_generated.datab[26]
datab[27] => add_sub_sgh:auto_generated.datab[27]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_sgh:auto_generated.result[0]
result[1] <= add_sub_sgh:auto_generated.result[1]
result[2] <= add_sub_sgh:auto_generated.result[2]
result[3] <= add_sub_sgh:auto_generated.result[3]
result[4] <= add_sub_sgh:auto_generated.result[4]
result[5] <= add_sub_sgh:auto_generated.result[5]
result[6] <= add_sub_sgh:auto_generated.result[6]
result[7] <= add_sub_sgh:auto_generated.result[7]
result[8] <= add_sub_sgh:auto_generated.result[8]
result[9] <= add_sub_sgh:auto_generated.result[9]
result[10] <= add_sub_sgh:auto_generated.result[10]
result[11] <= add_sub_sgh:auto_generated.result[11]
result[12] <= add_sub_sgh:auto_generated.result[12]
result[13] <= add_sub_sgh:auto_generated.result[13]
result[14] <= add_sub_sgh:auto_generated.result[14]
result[15] <= add_sub_sgh:auto_generated.result[15]
result[16] <= add_sub_sgh:auto_generated.result[16]
result[17] <= add_sub_sgh:auto_generated.result[17]
result[18] <= add_sub_sgh:auto_generated.result[18]
result[19] <= add_sub_sgh:auto_generated.result[19]
result[20] <= add_sub_sgh:auto_generated.result[20]
result[21] <= add_sub_sgh:auto_generated.result[21]
result[22] <= add_sub_sgh:auto_generated.result[22]
result[23] <= add_sub_sgh:auto_generated.result[23]
result[24] <= add_sub_sgh:auto_generated.result[24]
result[25] <= add_sub_sgh:auto_generated.result[25]
result[26] <= add_sub_sgh:auto_generated.result[26]
result[27] <= add_sub_sgh:auto_generated.result[27]
cout <= <GND>
overflow <= <GND>


|KS|data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_sgh:auto_generated
dataa[0] => op_1.IN54
dataa[1] => op_1.IN52
dataa[2] => op_1.IN50
dataa[3] => op_1.IN48
dataa[4] => op_1.IN46
dataa[5] => op_1.IN44
dataa[6] => op_1.IN42
dataa[7] => op_1.IN40
dataa[8] => op_1.IN38
dataa[9] => op_1.IN36
dataa[10] => op_1.IN34
dataa[11] => op_1.IN32
dataa[12] => op_1.IN30
dataa[13] => op_1.IN28
dataa[14] => op_1.IN26
dataa[15] => op_1.IN24
dataa[16] => op_1.IN22
dataa[17] => op_1.IN20
dataa[18] => op_1.IN18
dataa[19] => op_1.IN16
dataa[20] => op_1.IN14
dataa[21] => op_1.IN12
dataa[22] => op_1.IN10
dataa[23] => op_1.IN8
dataa[24] => op_1.IN6
dataa[25] => op_1.IN4
dataa[26] => op_1.IN2
dataa[27] => op_1.IN0
datab[0] => op_1.IN55
datab[1] => op_1.IN53
datab[2] => op_1.IN51
datab[3] => op_1.IN49
datab[4] => op_1.IN47
datab[5] => op_1.IN45
datab[6] => op_1.IN43
datab[7] => op_1.IN41
datab[8] => op_1.IN39
datab[9] => op_1.IN37
datab[10] => op_1.IN35
datab[11] => op_1.IN33
datab[12] => op_1.IN31
datab[13] => op_1.IN29
datab[14] => op_1.IN27
datab[15] => op_1.IN25
datab[16] => op_1.IN23
datab[17] => op_1.IN21
datab[18] => op_1.IN19
datab[19] => op_1.IN17
datab[20] => op_1.IN15
datab[21] => op_1.IN13
datab[22] => op_1.IN11
datab[23] => op_1.IN9
datab[24] => op_1.IN7
datab[25] => op_1.IN5
datab[26] => op_1.IN3
datab[27] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|KS|data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add
data[0][0] => result[0].DATAIN
data[0][1] => result[1].DATAIN
data[0][2] => result[2].DATAIN
data[0][3] => result[3].DATAIN
data[0][4] => result[4].DATAIN
data[0][5] => result[5].DATAIN
data[0][6] => result[6].DATAIN
data[0][7] => result[7].DATAIN
data[0][8] => lpm_add_sub:adder[0].dataa[0]
data[0][9] => lpm_add_sub:adder[0].dataa[1]
data[0][10] => lpm_add_sub:adder[0].dataa[2]
data[0][11] => lpm_add_sub:adder[0].dataa[3]
data[0][12] => lpm_add_sub:adder[0].dataa[4]
data[0][13] => lpm_add_sub:adder[0].dataa[5]
data[0][14] => lpm_add_sub:adder[0].dataa[6]
data[0][15] => lpm_add_sub:adder[0].dataa[7]
data[0][16] => lpm_add_sub:adder[0].dataa[8]
data[0][17] => lpm_add_sub:adder[0].dataa[9]
data[0][18] => lpm_add_sub:adder[0].dataa[10]
data[0][19] => lpm_add_sub:adder[0].dataa[11]
data[0][20] => lpm_add_sub:adder[0].dataa[12]
data[0][21] => lpm_add_sub:adder[0].dataa[13]
data[0][22] => lpm_add_sub:adder[0].dataa[14]
data[0][23] => lpm_add_sub:adder[0].dataa[15]
data[0][24] => lpm_add_sub:adder[0].dataa[16]
data[0][25] => lpm_add_sub:adder[0].dataa[17]
data[0][26] => lpm_add_sub:adder[0].dataa[18]
data[0][27] => lpm_add_sub:adder[0].dataa[19]
data[0][28] => lpm_add_sub:adder[0].dataa[20]
data[0][29] => lpm_add_sub:adder[0].dataa[21]
data[0][30] => lpm_add_sub:adder[0].dataa[22]
data[0][31] => lpm_add_sub:adder[0].dataa[23]
data[1][0] => lpm_add_sub:adder[0].datab[0]
data[1][1] => lpm_add_sub:adder[0].datab[1]
data[1][2] => lpm_add_sub:adder[0].datab[2]
data[1][3] => lpm_add_sub:adder[0].datab[3]
data[1][4] => lpm_add_sub:adder[0].datab[4]
data[1][5] => lpm_add_sub:adder[0].datab[5]
data[1][6] => lpm_add_sub:adder[0].datab[6]
data[1][7] => lpm_add_sub:adder[0].datab[7]
data[1][8] => lpm_add_sub:adder[0].datab[8]
data[1][9] => lpm_add_sub:adder[0].datab[9]
data[1][10] => lpm_add_sub:adder[0].datab[10]
data[1][11] => lpm_add_sub:adder[0].datab[11]
data[1][12] => lpm_add_sub:adder[0].datab[12]
data[1][13] => lpm_add_sub:adder[0].datab[13]
data[1][14] => lpm_add_sub:adder[0].datab[14]
data[1][15] => lpm_add_sub:adder[0].datab[15]
data[1][16] => lpm_add_sub:adder[0].datab[16]
data[1][17] => lpm_add_sub:adder[0].datab[17]
data[1][18] => lpm_add_sub:adder[0].datab[18]
data[1][19] => lpm_add_sub:adder[0].datab[19]
data[1][20] => lpm_add_sub:adder[0].datab[20]
data[1][21] => lpm_add_sub:adder[0].datab[21]
data[1][22] => lpm_add_sub:adder[0].datab[22]
data[1][23] => lpm_add_sub:adder[0].datab[23]
data[1][24] => lpm_add_sub:adder[0].datab[24]
data[1][25] => lpm_add_sub:adder[0].datab[25]
data[1][26] => lpm_add_sub:adder[0].datab[26]
data[1][27] => lpm_add_sub:adder[0].datab[27]
data[1][28] => ~NO_FANOUT~
data[1][29] => ~NO_FANOUT~
data[1][30] => ~NO_FANOUT~
data[1][31] => ~NO_FANOUT~
cin => ~NO_FANOUT~
clk => clk_out.IN0
aclr => aclr_out.IN0
clken => clken_out.IN0
result[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[0][5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[0][6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[0][7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= level_result_node[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= level_result_node[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= level_result_node[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= level_result_node[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= level_result_node[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= level_result_node[0][5].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= level_result_node[0][6].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= level_result_node[0][7].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= level_result_node[0][8].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= level_result_node[0][9].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= level_result_node[0][10].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= level_result_node[0][11].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= level_result_node[0][12].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= level_result_node[0][13].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= level_result_node[0][14].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= level_result_node[0][15].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= level_result_node[0][16].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= level_result_node[0][17].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= level_result_node[0][18].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= level_result_node[0][19].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= level_result_node[0][20].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= level_result_node[0][21].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= level_result_node[0][22].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= level_result_node[0][23].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= level_result_node[0][24].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= level_result_node[0][25].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= level_result_node[0][26].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= level_result_node[0][27].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= level_result_node[0][28].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= level_result_node[0][29].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= level_result_node[0][30].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= level_result_node[0][31].DB_MAX_OUTPUT_PORT_TYPE
clk_out <= clk_out.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr_out.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken_out.DB_MAX_OUTPUT_PORT_TYPE


|KS|data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]
dataa[0] => add_sub_ngh:auto_generated.dataa[0]
dataa[1] => add_sub_ngh:auto_generated.dataa[1]
dataa[2] => add_sub_ngh:auto_generated.dataa[2]
dataa[3] => add_sub_ngh:auto_generated.dataa[3]
dataa[4] => add_sub_ngh:auto_generated.dataa[4]
dataa[5] => add_sub_ngh:auto_generated.dataa[5]
dataa[6] => add_sub_ngh:auto_generated.dataa[6]
dataa[7] => add_sub_ngh:auto_generated.dataa[7]
dataa[8] => add_sub_ngh:auto_generated.dataa[8]
dataa[9] => add_sub_ngh:auto_generated.dataa[9]
dataa[10] => add_sub_ngh:auto_generated.dataa[10]
dataa[11] => add_sub_ngh:auto_generated.dataa[11]
dataa[12] => add_sub_ngh:auto_generated.dataa[12]
dataa[13] => add_sub_ngh:auto_generated.dataa[13]
dataa[14] => add_sub_ngh:auto_generated.dataa[14]
dataa[15] => add_sub_ngh:auto_generated.dataa[15]
dataa[16] => add_sub_ngh:auto_generated.dataa[16]
dataa[17] => add_sub_ngh:auto_generated.dataa[17]
dataa[18] => add_sub_ngh:auto_generated.dataa[18]
dataa[19] => add_sub_ngh:auto_generated.dataa[19]
dataa[20] => add_sub_ngh:auto_generated.dataa[20]
dataa[21] => add_sub_ngh:auto_generated.dataa[21]
dataa[22] => add_sub_ngh:auto_generated.dataa[22]
dataa[23] => add_sub_ngh:auto_generated.dataa[23]
dataa[24] => add_sub_ngh:auto_generated.dataa[24]
dataa[25] => add_sub_ngh:auto_generated.dataa[25]
dataa[26] => add_sub_ngh:auto_generated.dataa[26]
dataa[27] => add_sub_ngh:auto_generated.dataa[27]
dataa[28] => add_sub_ngh:auto_generated.dataa[28]
dataa[29] => add_sub_ngh:auto_generated.dataa[29]
dataa[30] => add_sub_ngh:auto_generated.dataa[30]
dataa[31] => add_sub_ngh:auto_generated.dataa[31]
datab[0] => add_sub_ngh:auto_generated.datab[0]
datab[1] => add_sub_ngh:auto_generated.datab[1]
datab[2] => add_sub_ngh:auto_generated.datab[2]
datab[3] => add_sub_ngh:auto_generated.datab[3]
datab[4] => add_sub_ngh:auto_generated.datab[4]
datab[5] => add_sub_ngh:auto_generated.datab[5]
datab[6] => add_sub_ngh:auto_generated.datab[6]
datab[7] => add_sub_ngh:auto_generated.datab[7]
datab[8] => add_sub_ngh:auto_generated.datab[8]
datab[9] => add_sub_ngh:auto_generated.datab[9]
datab[10] => add_sub_ngh:auto_generated.datab[10]
datab[11] => add_sub_ngh:auto_generated.datab[11]
datab[12] => add_sub_ngh:auto_generated.datab[12]
datab[13] => add_sub_ngh:auto_generated.datab[13]
datab[14] => add_sub_ngh:auto_generated.datab[14]
datab[15] => add_sub_ngh:auto_generated.datab[15]
datab[16] => add_sub_ngh:auto_generated.datab[16]
datab[17] => add_sub_ngh:auto_generated.datab[17]
datab[18] => add_sub_ngh:auto_generated.datab[18]
datab[19] => add_sub_ngh:auto_generated.datab[19]
datab[20] => add_sub_ngh:auto_generated.datab[20]
datab[21] => add_sub_ngh:auto_generated.datab[21]
datab[22] => add_sub_ngh:auto_generated.datab[22]
datab[23] => add_sub_ngh:auto_generated.datab[23]
datab[24] => add_sub_ngh:auto_generated.datab[24]
datab[25] => add_sub_ngh:auto_generated.datab[25]
datab[26] => add_sub_ngh:auto_generated.datab[26]
datab[27] => add_sub_ngh:auto_generated.datab[27]
datab[28] => add_sub_ngh:auto_generated.datab[28]
datab[29] => add_sub_ngh:auto_generated.datab[29]
datab[30] => add_sub_ngh:auto_generated.datab[30]
datab[31] => add_sub_ngh:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ngh:auto_generated.result[0]
result[1] <= add_sub_ngh:auto_generated.result[1]
result[2] <= add_sub_ngh:auto_generated.result[2]
result[3] <= add_sub_ngh:auto_generated.result[3]
result[4] <= add_sub_ngh:auto_generated.result[4]
result[5] <= add_sub_ngh:auto_generated.result[5]
result[6] <= add_sub_ngh:auto_generated.result[6]
result[7] <= add_sub_ngh:auto_generated.result[7]
result[8] <= add_sub_ngh:auto_generated.result[8]
result[9] <= add_sub_ngh:auto_generated.result[9]
result[10] <= add_sub_ngh:auto_generated.result[10]
result[11] <= add_sub_ngh:auto_generated.result[11]
result[12] <= add_sub_ngh:auto_generated.result[12]
result[13] <= add_sub_ngh:auto_generated.result[13]
result[14] <= add_sub_ngh:auto_generated.result[14]
result[15] <= add_sub_ngh:auto_generated.result[15]
result[16] <= add_sub_ngh:auto_generated.result[16]
result[17] <= add_sub_ngh:auto_generated.result[17]
result[18] <= add_sub_ngh:auto_generated.result[18]
result[19] <= add_sub_ngh:auto_generated.result[19]
result[20] <= add_sub_ngh:auto_generated.result[20]
result[21] <= add_sub_ngh:auto_generated.result[21]
result[22] <= add_sub_ngh:auto_generated.result[22]
result[23] <= add_sub_ngh:auto_generated.result[23]
result[24] <= add_sub_ngh:auto_generated.result[24]
result[25] <= add_sub_ngh:auto_generated.result[25]
result[26] <= add_sub_ngh:auto_generated.result[26]
result[27] <= add_sub_ngh:auto_generated.result[27]
result[28] <= add_sub_ngh:auto_generated.result[28]
result[29] <= add_sub_ngh:auto_generated.result[29]
result[30] <= add_sub_ngh:auto_generated.result[30]
result[31] <= add_sub_ngh:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|KS|data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated
dataa[0] => op_1.IN62
dataa[1] => op_1.IN60
dataa[2] => op_1.IN58
dataa[3] => op_1.IN56
dataa[4] => op_1.IN54
dataa[5] => op_1.IN52
dataa[6] => op_1.IN50
dataa[7] => op_1.IN48
dataa[8] => op_1.IN46
dataa[9] => op_1.IN44
dataa[10] => op_1.IN42
dataa[11] => op_1.IN40
dataa[12] => op_1.IN38
dataa[13] => op_1.IN36
dataa[14] => op_1.IN34
dataa[15] => op_1.IN32
dataa[16] => op_1.IN30
dataa[17] => op_1.IN28
dataa[18] => op_1.IN26
dataa[19] => op_1.IN24
dataa[20] => op_1.IN22
dataa[21] => op_1.IN20
dataa[22] => op_1.IN18
dataa[23] => op_1.IN16
dataa[24] => op_1.IN14
dataa[25] => op_1.IN12
dataa[26] => op_1.IN10
dataa[27] => op_1.IN8
dataa[28] => op_1.IN6
dataa[29] => op_1.IN4
dataa[30] => op_1.IN2
dataa[31] => op_1.IN0
datab[0] => op_1.IN63
datab[1] => op_1.IN61
datab[2] => op_1.IN59
datab[3] => op_1.IN57
datab[4] => op_1.IN55
datab[5] => op_1.IN53
datab[6] => op_1.IN51
datab[7] => op_1.IN49
datab[8] => op_1.IN47
datab[9] => op_1.IN45
datab[10] => op_1.IN43
datab[11] => op_1.IN41
datab[12] => op_1.IN39
datab[13] => op_1.IN37
datab[14] => op_1.IN35
datab[15] => op_1.IN33
datab[16] => op_1.IN31
datab[17] => op_1.IN29
datab[18] => op_1.IN27
datab[19] => op_1.IN25
datab[20] => op_1.IN23
datab[21] => op_1.IN21
datab[22] => op_1.IN19
datab[23] => op_1.IN17
datab[24] => op_1.IN15
datab[25] => op_1.IN13
datab[26] => op_1.IN11
datab[27] => op_1.IN9
datab[28] => op_1.IN7
datab[29] => op_1.IN5
datab[30] => op_1.IN3
datab[31] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|KS|data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component|altshift:external_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
data[8] => result[8].DATAIN
data[9] => result[9].DATAIN
data[10] => result[10].DATAIN
data[11] => result[11].DATAIN
data[12] => result[12].DATAIN
data[13] => result[13].DATAIN
data[14] => result[14].DATAIN
data[15] => result[15].DATAIN
data[16] => result[16].DATAIN
data[17] => result[17].DATAIN
data[18] => result[18].DATAIN
data[19] => result[19].DATAIN
data[20] => result[20].DATAIN
data[21] => result[21].DATAIN
data[22] => result[22].DATAIN
data[23] => result[23].DATAIN
data[24] => result[24].DATAIN
data[25] => result[25].DATAIN
data[26] => result[26].DATAIN
data[27] => result[27].DATAIN
data[28] => result[28].DATAIN
data[29] => result[29].DATAIN
data[30] => result[30].DATAIN
data[31] => result[31].DATAIN
data[32] => result[32].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= data[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= data[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= data[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= data[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= data[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= data[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= data[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= data[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= data[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= data[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= data[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= data[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= data[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= data[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= data[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= data[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= data[32].DB_MAX_OUTPUT_PORT_TYPE


|KS|data_calc:U6|duty_calc:U6_3
clk => ~NO_FANOUT~
rst => ~NO_FANOUT~
wave_duty[0] => Add0.IN8
wave_duty[1] => Add0.IN7
wave_duty[2] => Add0.IN6
wave_duty[3] => Add0.IN5
wave_duty[4] => wave_duty[4].IN1
wave_duty[5] => wave_duty[5].IN1
wave_duty[6] => wave_duty[6].IN1
wave_duty[7] => wave_duty[7].IN1
duty[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
duty[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
duty[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
duty[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
duty[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
duty[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
duty[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|KS|data_calc:U6|duty_calc:U6_3|X10:X10_inst
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result


|KS|data_calc:U6|duty_calc:U6_3|X10:X10_inst|lpm_mult:lpm_mult_component
dataa[0] => mult_1bn:auto_generated.dataa[0]
dataa[1] => mult_1bn:auto_generated.dataa[1]
dataa[2] => mult_1bn:auto_generated.dataa[2]
dataa[3] => mult_1bn:auto_generated.dataa[3]
datab[0] => mult_1bn:auto_generated.datab[0]
datab[1] => mult_1bn:auto_generated.datab[1]
datab[2] => mult_1bn:auto_generated.datab[2]
datab[3] => mult_1bn:auto_generated.datab[3]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_1bn:auto_generated.result[0]
result[1] <= mult_1bn:auto_generated.result[1]
result[2] <= mult_1bn:auto_generated.result[2]
result[3] <= mult_1bn:auto_generated.result[3]
result[4] <= mult_1bn:auto_generated.result[4]
result[5] <= mult_1bn:auto_generated.result[5]
result[6] <= mult_1bn:auto_generated.result[6]
result[7] <= mult_1bn:auto_generated.result[7]


|KS|data_calc:U6|duty_calc:U6_3|X10:X10_inst|lpm_mult:lpm_mult_component|mult_1bn:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7


|KS|dds_top:U4
clk => clk.IN7
rst => rst.IN7
frq[0] => frq[0].IN6
frq[1] => frq[1].IN6
frq[2] => frq[2].IN6
frq[3] => frq[3].IN6
frq[4] => frq[4].IN6
frq[5] => frq[5].IN6
frq[6] => frq[6].IN6
frq[7] => frq[7].IN6
frq[8] => frq[8].IN6
frq[9] => frq[9].IN6
frq[10] => frq[10].IN6
frq[11] => frq[11].IN6
frq[12] => frq[12].IN6
frq[13] => frq[13].IN6
frq[14] => frq[14].IN6
frq[15] => frq[15].IN6
frq[16] => frq[16].IN6
frq[17] => frq[17].IN6
frq[18] => frq[18].IN6
frq[19] => frq[19].IN6
frq[20] => frq[20].IN6
frq[21] => frq[21].IN6
frq[22] => frq[22].IN6
frq[23] => frq[23].IN6
frq[24] => frq[24].IN6
frq[25] => frq[25].IN6
frq[26] => frq[26].IN6
frq[27] => frq[27].IN6
frq[28] => frq[28].IN6
frq[29] => frq[29].IN6
frq_r[0] => frq_r[0].IN1
frq_r[1] => frq_r[1].IN1
frq_r[2] => frq_r[2].IN1
frq_r[3] => frq_r[3].IN1
frq_r[4] => frq_r[4].IN1
frq_r[5] => frq_r[5].IN1
frq_r[6] => frq_r[6].IN1
frq_r[7] => frq_r[7].IN1
frq_r[8] => frq_r[8].IN1
frq_r[9] => frq_r[9].IN1
frq_r[10] => frq_r[10].IN1
frq_r[11] => frq_r[11].IN1
frq_r[12] => frq_r[12].IN1
frq_r[13] => frq_r[13].IN1
frq_r[14] => frq_r[14].IN1
frq_r[15] => frq_r[15].IN1
frq_r[16] => frq_r[16].IN1
frq_r[17] => frq_r[17].IN1
frq_r[18] => frq_r[18].IN1
frq_r[19] => frq_r[19].IN1
frq_r[20] => frq_r[20].IN1
frq_r[21] => frq_r[21].IN1
pha[0] => pha[0].IN4
pha[1] => pha[1].IN4
pha[2] => pha[2].IN4
pha[3] => pha[3].IN4
pha[4] => pha[4].IN4
pha[5] => pha[5].IN4
pha[6] => pha[6].IN4
pha[7] => pha[7].IN4
pha[8] => pha[8].IN4
pha[9] => pha[9].IN4
pha[10] => pha[10].IN4
pha[11] => pha[11].IN4
pha[12] => pha[12].IN4
pha[13] => pha[13].IN4
pha[14] => pha[14].IN4
pha[15] => pha[15].IN4
pha[16] => pha[16].IN4
pha[17] => pha[17].IN4
pha[18] => pha[18].IN4
pha[19] => pha[19].IN4
pha[20] => pha[20].IN4
pha[21] => pha[21].IN4
pha[22] => pha[22].IN4
pha[23] => pha[23].IN4
pha[24] => pha[24].IN4
pha[25] => pha[25].IN4
pha[26] => pha[26].IN4
pha[27] => pha[27].IN4
pha[28] => pha[28].IN4
pha[29] => pha[29].IN4
pha[30] => pha[30].IN4
pha[31] => pha[31].IN4
pha[32] => pha[32].IN4
duty[0] => duty[0].IN1
duty[1] => duty[1].IN1
duty[2] => duty[2].IN1
duty[3] => duty[3].IN1
duty[4] => duty[4].IN1
duty[5] => duty[5].IN1
duty[6] => duty[6].IN1
delta_data[0] <= delta_wave:U4_2.delta_data
delta_data[1] <= delta_wave:U4_2.delta_data
delta_data[2] <= delta_wave:U4_2.delta_data
delta_data[3] <= delta_wave:U4_2.delta_data
delta_data[4] <= delta_wave:U4_2.delta_data
delta_data[5] <= delta_wave:U4_2.delta_data
delta_data[6] <= delta_wave:U4_2.delta_data
delta_data[7] <= delta_wave:U4_2.delta_data
squ_data[0] <= squ_wave:U4_4.squ_data
squ_data[1] <= squ_wave:U4_4.squ_data
squ_data[2] <= squ_wave:U4_4.squ_data
squ_data[3] <= squ_wave:U4_4.squ_data
squ_data[4] <= squ_wave:U4_4.squ_data
squ_data[5] <= squ_wave:U4_4.squ_data
squ_data[6] <= squ_wave:U4_4.squ_data
squ_data[7] <= squ_wave:U4_4.squ_data
sin_data[0] <= sin_wave:U4_3.sin_data
sin_data[1] <= sin_wave:U4_3.sin_data
sin_data[2] <= sin_wave:U4_3.sin_data
sin_data[3] <= sin_wave:U4_3.sin_data
sin_data[4] <= sin_wave:U4_3.sin_data
sin_data[5] <= sin_wave:U4_3.sin_data
sin_data[6] <= sin_wave:U4_3.sin_data
sin_data[7] <= sin_wave:U4_3.sin_data
up_xie[0] <= up_xie_wave:U4_5.up_xie_data
up_xie[1] <= up_xie_wave:U4_5.up_xie_data
up_xie[2] <= up_xie_wave:U4_5.up_xie_data
up_xie[3] <= up_xie_wave:U4_5.up_xie_data
up_xie[4] <= up_xie_wave:U4_5.up_xie_data
up_xie[5] <= up_xie_wave:U4_5.up_xie_data
up_xie[6] <= up_xie_wave:U4_5.up_xie_data
up_xie[7] <= up_xie_wave:U4_5.up_xie_data
down_xie[0] <= down_xie_wave:U4_6.down_xie_data
down_xie[1] <= down_xie_wave:U4_6.down_xie_data
down_xie[2] <= down_xie_wave:U4_6.down_xie_data
down_xie[3] <= down_xie_wave:U4_6.down_xie_data
down_xie[4] <= down_xie_wave:U4_6.down_xie_data
down_xie[5] <= down_xie_wave:U4_6.down_xie_data
down_xie[6] <= down_xie_wave:U4_6.down_xie_data
down_xie[7] <= down_xie_wave:U4_6.down_xie_data
noise[0] <= noise_wave:U4_7.noise_data
noise[1] <= noise_wave:U4_7.noise_data
noise[2] <= noise_wave:U4_7.noise_data
noise[3] <= noise_wave:U4_7.noise_data
noise[4] <= noise_wave:U4_7.noise_data
noise[5] <= noise_wave:U4_7.noise_data
noise[6] <= noise_wave:U4_7.noise_data
noise[7] <= noise_wave:U4_7.noise_data
sinx_x[0] <= sin_x_wave:U4_8.sin_x_data
sinx_x[1] <= sin_x_wave:U4_8.sin_x_data
sinx_x[2] <= sin_x_wave:U4_8.sin_x_data
sinx_x[3] <= sin_x_wave:U4_8.sin_x_data
sinx_x[4] <= sin_x_wave:U4_8.sin_x_data
sinx_x[5] <= sin_x_wave:U4_8.sin_x_data
sinx_x[6] <= sin_x_wave:U4_8.sin_x_data
sinx_x[7] <= sin_x_wave:U4_8.sin_x_data


|KS|dds_top:U4|delta_wave:U4_2
clk => clk.IN2
rst => rst.IN1
frq[0] => frq[0].IN1
frq[1] => frq[1].IN1
frq[2] => frq[2].IN1
frq[3] => frq[3].IN1
frq[4] => frq[4].IN1
frq[5] => frq[5].IN1
frq[6] => frq[6].IN1
frq[7] => frq[7].IN1
frq[8] => frq[8].IN1
frq[9] => frq[9].IN1
frq[10] => frq[10].IN1
frq[11] => frq[11].IN1
frq[12] => frq[12].IN1
frq[13] => frq[13].IN1
frq[14] => frq[14].IN1
frq[15] => frq[15].IN1
frq[16] => frq[16].IN1
frq[17] => frq[17].IN1
frq[18] => frq[18].IN1
frq[19] => frq[19].IN1
frq[20] => frq[20].IN1
frq[21] => frq[21].IN1
frq[22] => frq[22].IN1
frq[23] => frq[23].IN1
frq[24] => frq[24].IN1
frq[25] => frq[25].IN1
frq[26] => frq[26].IN1
frq[27] => frq[27].IN1
frq[28] => frq[28].IN1
frq[29] => frq[29].IN1
pha[0] => pha[0].IN1
pha[1] => pha[1].IN1
pha[2] => pha[2].IN1
pha[3] => pha[3].IN1
pha[4] => pha[4].IN1
pha[5] => pha[5].IN1
pha[6] => pha[6].IN1
pha[7] => pha[7].IN1
pha[8] => pha[8].IN1
pha[9] => pha[9].IN1
pha[10] => pha[10].IN1
pha[11] => pha[11].IN1
pha[12] => pha[12].IN1
pha[13] => pha[13].IN1
pha[14] => pha[14].IN1
pha[15] => pha[15].IN1
pha[16] => pha[16].IN1
pha[17] => pha[17].IN1
pha[18] => pha[18].IN1
pha[19] => pha[19].IN1
pha[20] => pha[20].IN1
pha[21] => pha[21].IN1
pha[22] => pha[22].IN1
pha[23] => pha[23].IN1
pha[24] => pha[24].IN1
pha[25] => pha[25].IN1
pha[26] => pha[26].IN1
pha[27] => pha[27].IN1
pha[28] => pha[28].IN1
pha[29] => pha[29].IN1
pha[30] => pha[30].IN1
pha[31] => pha[31].IN1
pha[32] => pha[32].IN1
delta_data[0] <= delta_rom:U4_2_2.q
delta_data[1] <= delta_rom:U4_2_2.q
delta_data[2] <= delta_rom:U4_2_2.q
delta_data[3] <= delta_rom:U4_2_2.q
delta_data[4] <= delta_rom:U4_2_2.q
delta_data[5] <= delta_rom:U4_2_2.q
delta_data[6] <= delta_rom:U4_2_2.q
delta_data[7] <= delta_rom:U4_2_2.q


|KS|dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1
clk => frq_sum[0].CLK
clk => frq_sum[1].CLK
clk => frq_sum[2].CLK
clk => frq_sum[3].CLK
clk => frq_sum[4].CLK
clk => frq_sum[5].CLK
clk => frq_sum[6].CLK
clk => frq_sum[7].CLK
clk => frq_sum[8].CLK
clk => frq_sum[9].CLK
clk => frq_sum[10].CLK
clk => frq_sum[11].CLK
clk => frq_sum[12].CLK
clk => frq_sum[13].CLK
clk => frq_sum[14].CLK
clk => frq_sum[15].CLK
clk => frq_sum[16].CLK
clk => frq_sum[17].CLK
clk => frq_sum[18].CLK
clk => frq_sum[19].CLK
clk => frq_sum[20].CLK
clk => frq_sum[21].CLK
clk => frq_sum[22].CLK
clk => frq_sum[23].CLK
clk => frq_sum[24].CLK
clk => frq_sum[25].CLK
clk => frq_sum[26].CLK
clk => frq_sum[27].CLK
clk => frq_sum[28].CLK
clk => frq_sum[29].CLK
clk => frq_sum[30].CLK
clk => frq_sum[31].CLK
rst => frq_sum[0].ACLR
rst => frq_sum[1].ACLR
rst => frq_sum[2].ACLR
rst => frq_sum[3].ACLR
rst => frq_sum[4].ACLR
rst => frq_sum[5].ACLR
rst => frq_sum[6].ACLR
rst => frq_sum[7].ACLR
rst => frq_sum[8].ACLR
rst => frq_sum[9].ACLR
rst => frq_sum[10].ACLR
rst => frq_sum[11].ACLR
rst => frq_sum[12].ACLR
rst => frq_sum[13].ACLR
rst => frq_sum[14].ACLR
rst => frq_sum[15].ACLR
rst => frq_sum[16].ACLR
rst => frq_sum[17].ACLR
rst => frq_sum[18].ACLR
rst => frq_sum[19].ACLR
rst => frq_sum[20].ACLR
rst => frq_sum[21].ACLR
rst => frq_sum[22].ACLR
rst => frq_sum[23].ACLR
rst => frq_sum[24].ACLR
rst => frq_sum[25].ACLR
rst => frq_sum[26].ACLR
rst => frq_sum[27].ACLR
rst => frq_sum[28].ACLR
rst => frq_sum[29].ACLR
rst => frq_sum[30].ACLR
rst => frq_sum[31].ACLR
frq[0] => Add0.IN32
frq[1] => Add0.IN31
frq[2] => Add0.IN30
frq[3] => Add0.IN29
frq[4] => Add0.IN28
frq[5] => Add0.IN27
frq[6] => Add0.IN26
frq[7] => Add0.IN25
frq[8] => Add0.IN24
frq[9] => Add0.IN23
frq[10] => Add0.IN22
frq[11] => Add0.IN21
frq[12] => Add0.IN20
frq[13] => Add0.IN19
frq[14] => Add0.IN18
frq[15] => Add0.IN17
frq[16] => Add0.IN16
frq[17] => Add0.IN15
frq[18] => Add0.IN14
frq[19] => Add0.IN13
frq[20] => Add0.IN12
frq[21] => Add0.IN11
frq[22] => Add0.IN10
frq[23] => Add0.IN9
frq[24] => Add0.IN8
frq[25] => Add0.IN7
frq[26] => Add0.IN6
frq[27] => Add0.IN5
frq[28] => Add0.IN4
frq[29] => Add0.IN3
pha[0] => ~NO_FANOUT~
pha[1] => ~NO_FANOUT~
pha[2] => ~NO_FANOUT~
pha[3] => ~NO_FANOUT~
pha[4] => ~NO_FANOUT~
pha[5] => ~NO_FANOUT~
pha[6] => ~NO_FANOUT~
pha[7] => ~NO_FANOUT~
pha[8] => ~NO_FANOUT~
pha[9] => ~NO_FANOUT~
pha[10] => ~NO_FANOUT~
pha[11] => ~NO_FANOUT~
pha[12] => ~NO_FANOUT~
pha[13] => ~NO_FANOUT~
pha[14] => ~NO_FANOUT~
pha[15] => ~NO_FANOUT~
pha[16] => ~NO_FANOUT~
pha[17] => ~NO_FANOUT~
pha[18] => ~NO_FANOUT~
pha[19] => ~NO_FANOUT~
pha[20] => ~NO_FANOUT~
pha[21] => ~NO_FANOUT~
pha[22] => Add1.IN10
pha[23] => Add1.IN9
pha[24] => Add1.IN8
pha[25] => Add1.IN7
pha[26] => Add1.IN6
pha[27] => Add1.IN5
pha[28] => Add1.IN4
pha[29] => Add1.IN3
pha[30] => Add1.IN2
pha[31] => Add1.IN1
addr[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|KS|dds_top:U4|delta_wave:U4_2|delta_rom:U4_2_2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
rden => rden.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|KS|dds_top:U4|delta_wave:U4_2|delta_rom:U4_2_2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => altsyncram_p7c1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_p7c1:auto_generated.address_a[0]
address_a[1] => altsyncram_p7c1:auto_generated.address_a[1]
address_a[2] => altsyncram_p7c1:auto_generated.address_a[2]
address_a[3] => altsyncram_p7c1:auto_generated.address_a[3]
address_a[4] => altsyncram_p7c1:auto_generated.address_a[4]
address_a[5] => altsyncram_p7c1:auto_generated.address_a[5]
address_a[6] => altsyncram_p7c1:auto_generated.address_a[6]
address_a[7] => altsyncram_p7c1:auto_generated.address_a[7]
address_a[8] => altsyncram_p7c1:auto_generated.address_a[8]
address_a[9] => altsyncram_p7c1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_p7c1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_p7c1:auto_generated.q_a[0]
q_a[1] <= altsyncram_p7c1:auto_generated.q_a[1]
q_a[2] <= altsyncram_p7c1:auto_generated.q_a[2]
q_a[3] <= altsyncram_p7c1:auto_generated.q_a[3]
q_a[4] <= altsyncram_p7c1:auto_generated.q_a[4]
q_a[5] <= altsyncram_p7c1:auto_generated.q_a[5]
q_a[6] <= altsyncram_p7c1:auto_generated.q_a[6]
q_a[7] <= altsyncram_p7c1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|KS|dds_top:U4|delta_wave:U4_2|delta_rom:U4_2_2|altsyncram:altsyncram_component|altsyncram_p7c1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => rden_a_store.CLK
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
rden_a => ram_block1a0.IN1
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => rden_a_store.DATAIN


|KS|dds_top:U4|squ_wave:U4_4
clk => squ_data[0]~reg0.CLK
clk => squ_data[1]~reg0.CLK
clk => squ_data[2]~reg0.CLK
clk => squ_data[3]~reg0.CLK
clk => squ_data[4]~reg0.CLK
clk => squ_data[5]~reg0.CLK
clk => squ_data[6]~reg0.CLK
clk => squ_data[7]~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => cnt[18].CLK
clk => cnt[19].CLK
clk => cnt[20].CLK
clk => cnt[21].CLK
clk => cnt[22].CLK
clk => cnt[23].CLK
clk => cnt[24].CLK
clk => cnt[25].CLK
clk => cnt[26].CLK
clk => cnt[27].CLK
clk => cnt[28].CLK
clk => cnt[29].CLK
rst => cnt[0].ACLR
rst => cnt[1].ACLR
rst => cnt[2].ACLR
rst => cnt[3].ACLR
rst => cnt[4].ACLR
rst => cnt[5].ACLR
rst => cnt[6].ACLR
rst => cnt[7].ACLR
rst => cnt[8].ACLR
rst => cnt[9].ACLR
rst => cnt[10].ACLR
rst => cnt[11].ACLR
rst => cnt[12].ACLR
rst => cnt[13].ACLR
rst => cnt[14].ACLR
rst => cnt[15].ACLR
rst => cnt[16].ACLR
rst => cnt[17].ACLR
rst => cnt[18].ACLR
rst => cnt[19].ACLR
rst => cnt[20].ACLR
rst => cnt[21].ACLR
rst => cnt[22].ACLR
rst => cnt[23].ACLR
rst => cnt[24].ACLR
rst => cnt[25].ACLR
rst => cnt[26].ACLR
rst => cnt[27].ACLR
rst => cnt[28].ACLR
rst => cnt[29].ACLR
rst => squ_data[0]~reg0.ACLR
rst => squ_data[1]~reg0.ACLR
rst => squ_data[2]~reg0.ACLR
rst => squ_data[3]~reg0.ACLR
rst => squ_data[4]~reg0.ACLR
rst => squ_data[5]~reg0.ACLR
rst => squ_data[6]~reg0.ACLR
rst => squ_data[7]~reg0.PRESET
frq_r[0] => frq_r[0].IN1
frq_r[1] => frq_r[1].IN1
frq_r[2] => frq_r[2].IN1
frq_r[3] => frq_r[3].IN1
frq_r[4] => frq_r[4].IN1
frq_r[5] => frq_r[5].IN1
frq_r[6] => frq_r[6].IN1
frq_r[7] => frq_r[7].IN1
frq_r[8] => frq_r[8].IN1
frq_r[9] => frq_r[9].IN1
frq_r[10] => frq_r[10].IN1
frq_r[11] => frq_r[11].IN1
frq_r[12] => frq_r[12].IN1
frq_r[13] => frq_r[13].IN1
frq_r[14] => frq_r[14].IN1
frq_r[15] => frq_r[15].IN1
frq_r[16] => frq_r[16].IN1
frq_r[17] => frq_r[17].IN1
frq_r[18] => frq_r[18].IN1
frq_r[19] => frq_r[19].IN1
frq_r[20] => frq_r[20].IN1
frq_r[21] => frq_r[21].IN1
duty[0] => duty[0].IN1
duty[1] => duty[1].IN1
duty[2] => duty[2].IN1
duty[3] => duty[3].IN1
duty[4] => duty[4].IN1
duty[5] => duty[5].IN1
duty[6] => duty[6].IN1
squ_data[0] <= squ_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
squ_data[1] <= squ_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
squ_data[2] <= squ_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
squ_data[3] <= squ_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
squ_data[4] <= squ_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
squ_data[5] <= squ_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
squ_data[6] <= squ_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
squ_data[7] <= squ_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|KS|dds_top:U4|squ_wave:U4_4|DIV50M:DIV50M_inst
denom[0] => denom[0].IN1
denom[1] => denom[1].IN1
denom[2] => denom[2].IN1
denom[3] => denom[3].IN1
denom[4] => denom[4].IN1
denom[5] => denom[5].IN1
denom[6] => denom[6].IN1
denom[7] => denom[7].IN1
denom[8] => denom[8].IN1
denom[9] => denom[9].IN1
denom[10] => denom[10].IN1
denom[11] => denom[11].IN1
denom[12] => denom[12].IN1
denom[13] => denom[13].IN1
denom[14] => denom[14].IN1
denom[15] => denom[15].IN1
denom[16] => denom[16].IN1
denom[17] => denom[17].IN1
denom[18] => denom[18].IN1
denom[19] => denom[19].IN1
denom[20] => denom[20].IN1
denom[21] => denom[21].IN1
numer[0] => numer[0].IN1
numer[1] => numer[1].IN1
numer[2] => numer[2].IN1
numer[3] => numer[3].IN1
numer[4] => numer[4].IN1
numer[5] => numer[5].IN1
numer[6] => numer[6].IN1
numer[7] => numer[7].IN1
numer[8] => numer[8].IN1
numer[9] => numer[9].IN1
numer[10] => numer[10].IN1
numer[11] => numer[11].IN1
numer[12] => numer[12].IN1
numer[13] => numer[13].IN1
numer[14] => numer[14].IN1
numer[15] => numer[15].IN1
numer[16] => numer[16].IN1
numer[17] => numer[17].IN1
numer[18] => numer[18].IN1
numer[19] => numer[19].IN1
numer[20] => numer[20].IN1
numer[21] => numer[21].IN1
numer[22] => numer[22].IN1
numer[23] => numer[23].IN1
numer[24] => numer[24].IN1
numer[25] => numer[25].IN1
quotient[0] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[1] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[2] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[3] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[4] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[5] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[6] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[7] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[8] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[9] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[10] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[11] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[12] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[13] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[14] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[15] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[16] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[17] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[18] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[19] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[20] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[21] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[22] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[23] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[24] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[25] <= lpm_divide:LPM_DIVIDE_component.quotient
remain[0] <= lpm_divide:LPM_DIVIDE_component.remain
remain[1] <= lpm_divide:LPM_DIVIDE_component.remain
remain[2] <= lpm_divide:LPM_DIVIDE_component.remain
remain[3] <= lpm_divide:LPM_DIVIDE_component.remain
remain[4] <= lpm_divide:LPM_DIVIDE_component.remain
remain[5] <= lpm_divide:LPM_DIVIDE_component.remain
remain[6] <= lpm_divide:LPM_DIVIDE_component.remain
remain[7] <= lpm_divide:LPM_DIVIDE_component.remain
remain[8] <= lpm_divide:LPM_DIVIDE_component.remain
remain[9] <= lpm_divide:LPM_DIVIDE_component.remain
remain[10] <= lpm_divide:LPM_DIVIDE_component.remain
remain[11] <= lpm_divide:LPM_DIVIDE_component.remain
remain[12] <= lpm_divide:LPM_DIVIDE_component.remain
remain[13] <= lpm_divide:LPM_DIVIDE_component.remain
remain[14] <= lpm_divide:LPM_DIVIDE_component.remain
remain[15] <= lpm_divide:LPM_DIVIDE_component.remain
remain[16] <= lpm_divide:LPM_DIVIDE_component.remain
remain[17] <= lpm_divide:LPM_DIVIDE_component.remain
remain[18] <= lpm_divide:LPM_DIVIDE_component.remain
remain[19] <= lpm_divide:LPM_DIVIDE_component.remain
remain[20] <= lpm_divide:LPM_DIVIDE_component.remain
remain[21] <= lpm_divide:LPM_DIVIDE_component.remain


|KS|dds_top:U4|squ_wave:U4_4|DIV50M:DIV50M_inst|lpm_divide:LPM_DIVIDE_component
numer[0] => lpm_divide_uos:auto_generated.numer[0]
numer[1] => lpm_divide_uos:auto_generated.numer[1]
numer[2] => lpm_divide_uos:auto_generated.numer[2]
numer[3] => lpm_divide_uos:auto_generated.numer[3]
numer[4] => lpm_divide_uos:auto_generated.numer[4]
numer[5] => lpm_divide_uos:auto_generated.numer[5]
numer[6] => lpm_divide_uos:auto_generated.numer[6]
numer[7] => lpm_divide_uos:auto_generated.numer[7]
numer[8] => lpm_divide_uos:auto_generated.numer[8]
numer[9] => lpm_divide_uos:auto_generated.numer[9]
numer[10] => lpm_divide_uos:auto_generated.numer[10]
numer[11] => lpm_divide_uos:auto_generated.numer[11]
numer[12] => lpm_divide_uos:auto_generated.numer[12]
numer[13] => lpm_divide_uos:auto_generated.numer[13]
numer[14] => lpm_divide_uos:auto_generated.numer[14]
numer[15] => lpm_divide_uos:auto_generated.numer[15]
numer[16] => lpm_divide_uos:auto_generated.numer[16]
numer[17] => lpm_divide_uos:auto_generated.numer[17]
numer[18] => lpm_divide_uos:auto_generated.numer[18]
numer[19] => lpm_divide_uos:auto_generated.numer[19]
numer[20] => lpm_divide_uos:auto_generated.numer[20]
numer[21] => lpm_divide_uos:auto_generated.numer[21]
numer[22] => lpm_divide_uos:auto_generated.numer[22]
numer[23] => lpm_divide_uos:auto_generated.numer[23]
numer[24] => lpm_divide_uos:auto_generated.numer[24]
numer[25] => lpm_divide_uos:auto_generated.numer[25]
denom[0] => lpm_divide_uos:auto_generated.denom[0]
denom[1] => lpm_divide_uos:auto_generated.denom[1]
denom[2] => lpm_divide_uos:auto_generated.denom[2]
denom[3] => lpm_divide_uos:auto_generated.denom[3]
denom[4] => lpm_divide_uos:auto_generated.denom[4]
denom[5] => lpm_divide_uos:auto_generated.denom[5]
denom[6] => lpm_divide_uos:auto_generated.denom[6]
denom[7] => lpm_divide_uos:auto_generated.denom[7]
denom[8] => lpm_divide_uos:auto_generated.denom[8]
denom[9] => lpm_divide_uos:auto_generated.denom[9]
denom[10] => lpm_divide_uos:auto_generated.denom[10]
denom[11] => lpm_divide_uos:auto_generated.denom[11]
denom[12] => lpm_divide_uos:auto_generated.denom[12]
denom[13] => lpm_divide_uos:auto_generated.denom[13]
denom[14] => lpm_divide_uos:auto_generated.denom[14]
denom[15] => lpm_divide_uos:auto_generated.denom[15]
denom[16] => lpm_divide_uos:auto_generated.denom[16]
denom[17] => lpm_divide_uos:auto_generated.denom[17]
denom[18] => lpm_divide_uos:auto_generated.denom[18]
denom[19] => lpm_divide_uos:auto_generated.denom[19]
denom[20] => lpm_divide_uos:auto_generated.denom[20]
denom[21] => lpm_divide_uos:auto_generated.denom[21]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
quotient[0] <= lpm_divide_uos:auto_generated.quotient[0]
quotient[1] <= lpm_divide_uos:auto_generated.quotient[1]
quotient[2] <= lpm_divide_uos:auto_generated.quotient[2]
quotient[3] <= lpm_divide_uos:auto_generated.quotient[3]
quotient[4] <= lpm_divide_uos:auto_generated.quotient[4]
quotient[5] <= lpm_divide_uos:auto_generated.quotient[5]
quotient[6] <= lpm_divide_uos:auto_generated.quotient[6]
quotient[7] <= lpm_divide_uos:auto_generated.quotient[7]
quotient[8] <= lpm_divide_uos:auto_generated.quotient[8]
quotient[9] <= lpm_divide_uos:auto_generated.quotient[9]
quotient[10] <= lpm_divide_uos:auto_generated.quotient[10]
quotient[11] <= lpm_divide_uos:auto_generated.quotient[11]
quotient[12] <= lpm_divide_uos:auto_generated.quotient[12]
quotient[13] <= lpm_divide_uos:auto_generated.quotient[13]
quotient[14] <= lpm_divide_uos:auto_generated.quotient[14]
quotient[15] <= lpm_divide_uos:auto_generated.quotient[15]
quotient[16] <= lpm_divide_uos:auto_generated.quotient[16]
quotient[17] <= lpm_divide_uos:auto_generated.quotient[17]
quotient[18] <= lpm_divide_uos:auto_generated.quotient[18]
quotient[19] <= lpm_divide_uos:auto_generated.quotient[19]
quotient[20] <= lpm_divide_uos:auto_generated.quotient[20]
quotient[21] <= lpm_divide_uos:auto_generated.quotient[21]
quotient[22] <= lpm_divide_uos:auto_generated.quotient[22]
quotient[23] <= lpm_divide_uos:auto_generated.quotient[23]
quotient[24] <= lpm_divide_uos:auto_generated.quotient[24]
quotient[25] <= lpm_divide_uos:auto_generated.quotient[25]
remain[0] <= lpm_divide_uos:auto_generated.remain[0]
remain[1] <= lpm_divide_uos:auto_generated.remain[1]
remain[2] <= lpm_divide_uos:auto_generated.remain[2]
remain[3] <= lpm_divide_uos:auto_generated.remain[3]
remain[4] <= lpm_divide_uos:auto_generated.remain[4]
remain[5] <= lpm_divide_uos:auto_generated.remain[5]
remain[6] <= lpm_divide_uos:auto_generated.remain[6]
remain[7] <= lpm_divide_uos:auto_generated.remain[7]
remain[8] <= lpm_divide_uos:auto_generated.remain[8]
remain[9] <= lpm_divide_uos:auto_generated.remain[9]
remain[10] <= lpm_divide_uos:auto_generated.remain[10]
remain[11] <= lpm_divide_uos:auto_generated.remain[11]
remain[12] <= lpm_divide_uos:auto_generated.remain[12]
remain[13] <= lpm_divide_uos:auto_generated.remain[13]
remain[14] <= lpm_divide_uos:auto_generated.remain[14]
remain[15] <= lpm_divide_uos:auto_generated.remain[15]
remain[16] <= lpm_divide_uos:auto_generated.remain[16]
remain[17] <= lpm_divide_uos:auto_generated.remain[17]
remain[18] <= lpm_divide_uos:auto_generated.remain[18]
remain[19] <= lpm_divide_uos:auto_generated.remain[19]
remain[20] <= lpm_divide_uos:auto_generated.remain[20]
remain[21] <= lpm_divide_uos:auto_generated.remain[21]


|KS|dds_top:U4|squ_wave:U4_4|DIV50M:DIV50M_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_uos:auto_generated
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
denom[0] => sign_div_unsign_bnh:divider.denominator[0]
denom[1] => sign_div_unsign_bnh:divider.denominator[1]
denom[2] => sign_div_unsign_bnh:divider.denominator[2]
denom[3] => sign_div_unsign_bnh:divider.denominator[3]
denom[4] => sign_div_unsign_bnh:divider.denominator[4]
denom[5] => sign_div_unsign_bnh:divider.denominator[5]
denom[6] => sign_div_unsign_bnh:divider.denominator[6]
denom[7] => sign_div_unsign_bnh:divider.denominator[7]
denom[8] => sign_div_unsign_bnh:divider.denominator[8]
denom[9] => sign_div_unsign_bnh:divider.denominator[9]
denom[10] => sign_div_unsign_bnh:divider.denominator[10]
denom[11] => sign_div_unsign_bnh:divider.denominator[11]
denom[12] => sign_div_unsign_bnh:divider.denominator[12]
denom[13] => sign_div_unsign_bnh:divider.denominator[13]
denom[14] => sign_div_unsign_bnh:divider.denominator[14]
denom[15] => sign_div_unsign_bnh:divider.denominator[15]
denom[16] => sign_div_unsign_bnh:divider.denominator[16]
denom[17] => sign_div_unsign_bnh:divider.denominator[17]
denom[18] => sign_div_unsign_bnh:divider.denominator[18]
denom[19] => sign_div_unsign_bnh:divider.denominator[19]
denom[20] => sign_div_unsign_bnh:divider.denominator[20]
denom[21] => sign_div_unsign_bnh:divider.denominator[21]
numer[0] => sign_div_unsign_bnh:divider.numerator[0]
numer[1] => sign_div_unsign_bnh:divider.numerator[1]
numer[2] => sign_div_unsign_bnh:divider.numerator[2]
numer[3] => sign_div_unsign_bnh:divider.numerator[3]
numer[4] => sign_div_unsign_bnh:divider.numerator[4]
numer[5] => sign_div_unsign_bnh:divider.numerator[5]
numer[6] => sign_div_unsign_bnh:divider.numerator[6]
numer[7] => sign_div_unsign_bnh:divider.numerator[7]
numer[8] => sign_div_unsign_bnh:divider.numerator[8]
numer[9] => sign_div_unsign_bnh:divider.numerator[9]
numer[10] => sign_div_unsign_bnh:divider.numerator[10]
numer[11] => sign_div_unsign_bnh:divider.numerator[11]
numer[12] => sign_div_unsign_bnh:divider.numerator[12]
numer[13] => sign_div_unsign_bnh:divider.numerator[13]
numer[14] => sign_div_unsign_bnh:divider.numerator[14]
numer[15] => sign_div_unsign_bnh:divider.numerator[15]
numer[16] => sign_div_unsign_bnh:divider.numerator[16]
numer[17] => sign_div_unsign_bnh:divider.numerator[17]
numer[18] => sign_div_unsign_bnh:divider.numerator[18]
numer[19] => sign_div_unsign_bnh:divider.numerator[19]
numer[20] => sign_div_unsign_bnh:divider.numerator[20]
numer[21] => sign_div_unsign_bnh:divider.numerator[21]
numer[22] => sign_div_unsign_bnh:divider.numerator[22]
numer[23] => sign_div_unsign_bnh:divider.numerator[23]
numer[24] => sign_div_unsign_bnh:divider.numerator[24]
numer[25] => sign_div_unsign_bnh:divider.numerator[25]
quotient[0] <= sign_div_unsign_bnh:divider.quotient[0]
quotient[1] <= sign_div_unsign_bnh:divider.quotient[1]
quotient[2] <= sign_div_unsign_bnh:divider.quotient[2]
quotient[3] <= sign_div_unsign_bnh:divider.quotient[3]
quotient[4] <= sign_div_unsign_bnh:divider.quotient[4]
quotient[5] <= sign_div_unsign_bnh:divider.quotient[5]
quotient[6] <= sign_div_unsign_bnh:divider.quotient[6]
quotient[7] <= sign_div_unsign_bnh:divider.quotient[7]
quotient[8] <= sign_div_unsign_bnh:divider.quotient[8]
quotient[9] <= sign_div_unsign_bnh:divider.quotient[9]
quotient[10] <= sign_div_unsign_bnh:divider.quotient[10]
quotient[11] <= sign_div_unsign_bnh:divider.quotient[11]
quotient[12] <= sign_div_unsign_bnh:divider.quotient[12]
quotient[13] <= sign_div_unsign_bnh:divider.quotient[13]
quotient[14] <= sign_div_unsign_bnh:divider.quotient[14]
quotient[15] <= sign_div_unsign_bnh:divider.quotient[15]
quotient[16] <= sign_div_unsign_bnh:divider.quotient[16]
quotient[17] <= sign_div_unsign_bnh:divider.quotient[17]
quotient[18] <= sign_div_unsign_bnh:divider.quotient[18]
quotient[19] <= sign_div_unsign_bnh:divider.quotient[19]
quotient[20] <= sign_div_unsign_bnh:divider.quotient[20]
quotient[21] <= sign_div_unsign_bnh:divider.quotient[21]
quotient[22] <= sign_div_unsign_bnh:divider.quotient[22]
quotient[23] <= sign_div_unsign_bnh:divider.quotient[23]
quotient[24] <= sign_div_unsign_bnh:divider.quotient[24]
quotient[25] <= sign_div_unsign_bnh:divider.quotient[25]
remain[0] <= sign_div_unsign_bnh:divider.remainder[0]
remain[1] <= sign_div_unsign_bnh:divider.remainder[1]
remain[2] <= sign_div_unsign_bnh:divider.remainder[2]
remain[3] <= sign_div_unsign_bnh:divider.remainder[3]
remain[4] <= sign_div_unsign_bnh:divider.remainder[4]
remain[5] <= sign_div_unsign_bnh:divider.remainder[5]
remain[6] <= sign_div_unsign_bnh:divider.remainder[6]
remain[7] <= sign_div_unsign_bnh:divider.remainder[7]
remain[8] <= sign_div_unsign_bnh:divider.remainder[8]
remain[9] <= sign_div_unsign_bnh:divider.remainder[9]
remain[10] <= sign_div_unsign_bnh:divider.remainder[10]
remain[11] <= sign_div_unsign_bnh:divider.remainder[11]
remain[12] <= sign_div_unsign_bnh:divider.remainder[12]
remain[13] <= sign_div_unsign_bnh:divider.remainder[13]
remain[14] <= sign_div_unsign_bnh:divider.remainder[14]
remain[15] <= sign_div_unsign_bnh:divider.remainder[15]
remain[16] <= sign_div_unsign_bnh:divider.remainder[16]
remain[17] <= sign_div_unsign_bnh:divider.remainder[17]
remain[18] <= sign_div_unsign_bnh:divider.remainder[18]
remain[19] <= sign_div_unsign_bnh:divider.remainder[19]
remain[20] <= sign_div_unsign_bnh:divider.remainder[20]
remain[21] <= sign_div_unsign_bnh:divider.remainder[21]


|KS|dds_top:U4|squ_wave:U4_4|DIV50M:DIV50M_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_uos:auto_generated|sign_div_unsign_bnh:divider
denominator[0] => alt_u_div_aaf:divider.denominator[0]
denominator[1] => alt_u_div_aaf:divider.denominator[1]
denominator[2] => alt_u_div_aaf:divider.denominator[2]
denominator[3] => alt_u_div_aaf:divider.denominator[3]
denominator[4] => alt_u_div_aaf:divider.denominator[4]
denominator[5] => alt_u_div_aaf:divider.denominator[5]
denominator[6] => alt_u_div_aaf:divider.denominator[6]
denominator[7] => alt_u_div_aaf:divider.denominator[7]
denominator[8] => alt_u_div_aaf:divider.denominator[8]
denominator[9] => alt_u_div_aaf:divider.denominator[9]
denominator[10] => alt_u_div_aaf:divider.denominator[10]
denominator[11] => alt_u_div_aaf:divider.denominator[11]
denominator[12] => alt_u_div_aaf:divider.denominator[12]
denominator[13] => alt_u_div_aaf:divider.denominator[13]
denominator[14] => alt_u_div_aaf:divider.denominator[14]
denominator[15] => alt_u_div_aaf:divider.denominator[15]
denominator[16] => alt_u_div_aaf:divider.denominator[16]
denominator[17] => alt_u_div_aaf:divider.denominator[17]
denominator[18] => alt_u_div_aaf:divider.denominator[18]
denominator[19] => alt_u_div_aaf:divider.denominator[19]
denominator[20] => alt_u_div_aaf:divider.denominator[20]
denominator[21] => alt_u_div_aaf:divider.denominator[21]
numerator[0] => alt_u_div_aaf:divider.numerator[0]
numerator[1] => alt_u_div_aaf:divider.numerator[1]
numerator[2] => alt_u_div_aaf:divider.numerator[2]
numerator[3] => alt_u_div_aaf:divider.numerator[3]
numerator[4] => alt_u_div_aaf:divider.numerator[4]
numerator[5] => alt_u_div_aaf:divider.numerator[5]
numerator[6] => alt_u_div_aaf:divider.numerator[6]
numerator[7] => alt_u_div_aaf:divider.numerator[7]
numerator[8] => alt_u_div_aaf:divider.numerator[8]
numerator[9] => alt_u_div_aaf:divider.numerator[9]
numerator[10] => alt_u_div_aaf:divider.numerator[10]
numerator[11] => alt_u_div_aaf:divider.numerator[11]
numerator[12] => alt_u_div_aaf:divider.numerator[12]
numerator[13] => alt_u_div_aaf:divider.numerator[13]
numerator[14] => alt_u_div_aaf:divider.numerator[14]
numerator[15] => alt_u_div_aaf:divider.numerator[15]
numerator[16] => alt_u_div_aaf:divider.numerator[16]
numerator[17] => alt_u_div_aaf:divider.numerator[17]
numerator[18] => alt_u_div_aaf:divider.numerator[18]
numerator[19] => alt_u_div_aaf:divider.numerator[19]
numerator[20] => alt_u_div_aaf:divider.numerator[20]
numerator[21] => alt_u_div_aaf:divider.numerator[21]
numerator[22] => alt_u_div_aaf:divider.numerator[22]
numerator[23] => alt_u_div_aaf:divider.numerator[23]
numerator[24] => alt_u_div_aaf:divider.numerator[24]
numerator[25] => alt_u_div_aaf:divider.numerator[25]
quotient[0] <= protect_quotient[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= protect_quotient[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= protect_quotient[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= protect_quotient[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= protect_quotient[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= protect_quotient[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= protect_quotient[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= protect_quotient[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= protect_quotient[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= protect_quotient[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= protect_quotient[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= protect_quotient[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= protect_quotient[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= protect_quotient[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= protect_quotient[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= protect_quotient[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= protect_quotient[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= protect_quotient[17].DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= protect_quotient[18].DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= protect_quotient[19].DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= protect_quotient[20].DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= protect_quotient[21].DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= protect_quotient[22].DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= protect_quotient[23].DB_MAX_OUTPUT_PORT_TYPE
quotient[24] <= protect_quotient[24].DB_MAX_OUTPUT_PORT_TYPE
quotient[25] <= protect_quotient[25].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= protect_remainder[0].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= protect_remainder[1].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= protect_remainder[2].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= protect_remainder[3].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= protect_remainder[4].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= protect_remainder[5].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= protect_remainder[6].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= protect_remainder[7].DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= protect_remainder[8].DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= protect_remainder[9].DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= protect_remainder[10].DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= protect_remainder[11].DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= protect_remainder[12].DB_MAX_OUTPUT_PORT_TYPE
remainder[13] <= protect_remainder[13].DB_MAX_OUTPUT_PORT_TYPE
remainder[14] <= protect_remainder[14].DB_MAX_OUTPUT_PORT_TYPE
remainder[15] <= protect_remainder[15].DB_MAX_OUTPUT_PORT_TYPE
remainder[16] <= protect_remainder[16].DB_MAX_OUTPUT_PORT_TYPE
remainder[17] <= protect_remainder[17].DB_MAX_OUTPUT_PORT_TYPE
remainder[18] <= protect_remainder[18].DB_MAX_OUTPUT_PORT_TYPE
remainder[19] <= protect_remainder[19].DB_MAX_OUTPUT_PORT_TYPE
remainder[20] <= protect_remainder[20].DB_MAX_OUTPUT_PORT_TYPE
remainder[21] <= protect_remainder[21].DB_MAX_OUTPUT_PORT_TYPE


|KS|dds_top:U4|squ_wave:U4_4|DIV50M:DIV50M_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_uos:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider
denominator[0] => add_sub_7pc:add_sub_0.datab[0]
denominator[0] => add_sub_8pc:add_sub_1.datab[0]
denominator[0] => op_11.IN8
denominator[0] => op_18.IN10
denominator[0] => op_19.IN12
denominator[0] => op_20.IN14
denominator[0] => op_21.IN16
denominator[0] => op_22.IN18
denominator[0] => op_23.IN20
denominator[0] => op_24.IN22
denominator[0] => op_1.IN24
denominator[0] => op_2.IN26
denominator[0] => op_3.IN28
denominator[0] => op_4.IN30
denominator[0] => op_5.IN32
denominator[0] => op_6.IN34
denominator[0] => op_7.IN36
denominator[0] => op_8.IN38
denominator[0] => op_9.IN40
denominator[0] => op_10.IN42
denominator[0] => op_12.IN44
denominator[0] => op_13.IN46
denominator[0] => op_14.IN48
denominator[0] => op_15.IN48
denominator[0] => op_16.IN48
denominator[0] => op_17.IN48
denominator[1] => sel[0].IN1
denominator[1] => add_sub_8pc:add_sub_1.datab[1]
denominator[1] => sel[22].IN1
denominator[1] => sel[44].IN1
denominator[1] => op_11.IN6
denominator[1] => sel[66].IN1
denominator[1] => op_18.IN8
denominator[1] => sel[88].IN1
denominator[1] => op_19.IN10
denominator[1] => sel[110].IN1
denominator[1] => op_20.IN12
denominator[1] => sel[132].IN1
denominator[1] => op_21.IN14
denominator[1] => sel[154].IN1
denominator[1] => op_22.IN16
denominator[1] => sel[176].IN1
denominator[1] => op_23.IN18
denominator[1] => sel[198].IN1
denominator[1] => op_24.IN20
denominator[1] => sel[220].IN1
denominator[1] => op_1.IN22
denominator[1] => sel[242].IN1
denominator[1] => op_2.IN24
denominator[1] => sel[264].IN1
denominator[1] => op_3.IN26
denominator[1] => sel[286].IN1
denominator[1] => op_4.IN28
denominator[1] => sel[308].IN1
denominator[1] => op_5.IN30
denominator[1] => sel[330].IN1
denominator[1] => op_6.IN32
denominator[1] => sel[352].IN1
denominator[1] => op_7.IN34
denominator[1] => sel[374].IN1
denominator[1] => op_8.IN36
denominator[1] => sel[396].IN1
denominator[1] => op_9.IN38
denominator[1] => sel[418].IN1
denominator[1] => op_10.IN40
denominator[1] => sel[440].IN1
denominator[1] => op_12.IN42
denominator[1] => sel[462].IN1
denominator[1] => op_13.IN44
denominator[1] => sel[484].IN1
denominator[1] => op_14.IN46
denominator[1] => sel[506].IN1
denominator[1] => op_15.IN46
denominator[1] => sel[528].IN1
denominator[1] => op_16.IN46
denominator[1] => sel[550].IN1
denominator[1] => op_17.IN46
denominator[1] => sel[572].IN1
denominator[2] => sel[1].IN1
denominator[2] => sel[23].IN1
denominator[2] => sel[45].IN1
denominator[2] => op_11.IN4
denominator[2] => sel[67].IN1
denominator[2] => op_18.IN6
denominator[2] => sel[89].IN1
denominator[2] => op_19.IN8
denominator[2] => sel[111].IN1
denominator[2] => op_20.IN10
denominator[2] => sel[133].IN1
denominator[2] => op_21.IN12
denominator[2] => sel[155].IN1
denominator[2] => op_22.IN14
denominator[2] => sel[177].IN1
denominator[2] => op_23.IN16
denominator[2] => sel[199].IN1
denominator[2] => op_24.IN18
denominator[2] => sel[221].IN1
denominator[2] => op_1.IN20
denominator[2] => sel[243].IN1
denominator[2] => op_2.IN22
denominator[2] => sel[265].IN1
denominator[2] => op_3.IN24
denominator[2] => sel[287].IN1
denominator[2] => op_4.IN26
denominator[2] => sel[309].IN1
denominator[2] => op_5.IN28
denominator[2] => sel[331].IN1
denominator[2] => op_6.IN30
denominator[2] => sel[353].IN1
denominator[2] => op_7.IN32
denominator[2] => sel[375].IN1
denominator[2] => op_8.IN34
denominator[2] => sel[397].IN1
denominator[2] => op_9.IN36
denominator[2] => sel[419].IN1
denominator[2] => op_10.IN38
denominator[2] => sel[441].IN1
denominator[2] => op_12.IN40
denominator[2] => sel[463].IN1
denominator[2] => op_13.IN42
denominator[2] => sel[485].IN1
denominator[2] => op_14.IN44
denominator[2] => sel[507].IN1
denominator[2] => op_15.IN44
denominator[2] => sel[529].IN1
denominator[2] => op_16.IN44
denominator[2] => sel[551].IN1
denominator[2] => op_17.IN44
denominator[2] => sel[573].IN1
denominator[3] => sel[2].IN1
denominator[3] => sel[24].IN1
denominator[3] => sel[46].IN1
denominator[3] => sel[68].IN1
denominator[3] => op_18.IN4
denominator[3] => sel[90].IN1
denominator[3] => op_19.IN6
denominator[3] => sel[112].IN1
denominator[3] => op_20.IN8
denominator[3] => sel[134].IN1
denominator[3] => op_21.IN10
denominator[3] => sel[156].IN1
denominator[3] => op_22.IN12
denominator[3] => sel[178].IN1
denominator[3] => op_23.IN14
denominator[3] => sel[200].IN1
denominator[3] => op_24.IN16
denominator[3] => sel[222].IN1
denominator[3] => op_1.IN18
denominator[3] => sel[244].IN1
denominator[3] => op_2.IN20
denominator[3] => sel[266].IN1
denominator[3] => op_3.IN22
denominator[3] => sel[288].IN1
denominator[3] => op_4.IN24
denominator[3] => sel[310].IN1
denominator[3] => op_5.IN26
denominator[3] => sel[332].IN1
denominator[3] => op_6.IN28
denominator[3] => sel[354].IN1
denominator[3] => op_7.IN30
denominator[3] => sel[376].IN1
denominator[3] => op_8.IN32
denominator[3] => sel[398].IN1
denominator[3] => op_9.IN34
denominator[3] => sel[420].IN1
denominator[3] => op_10.IN36
denominator[3] => sel[442].IN1
denominator[3] => op_12.IN38
denominator[3] => sel[464].IN1
denominator[3] => op_13.IN40
denominator[3] => sel[486].IN1
denominator[3] => op_14.IN42
denominator[3] => sel[508].IN1
denominator[3] => op_15.IN42
denominator[3] => sel[530].IN1
denominator[3] => op_16.IN42
denominator[3] => sel[552].IN1
denominator[3] => op_17.IN42
denominator[3] => sel[574].IN1
denominator[4] => sel[3].IN1
denominator[4] => sel[25].IN1
denominator[4] => sel[47].IN1
denominator[4] => sel[69].IN1
denominator[4] => sel[91].IN1
denominator[4] => op_19.IN4
denominator[4] => sel[113].IN1
denominator[4] => op_20.IN6
denominator[4] => sel[135].IN1
denominator[4] => op_21.IN8
denominator[4] => sel[157].IN1
denominator[4] => op_22.IN10
denominator[4] => sel[179].IN1
denominator[4] => op_23.IN12
denominator[4] => sel[201].IN1
denominator[4] => op_24.IN14
denominator[4] => sel[223].IN1
denominator[4] => op_1.IN16
denominator[4] => sel[245].IN1
denominator[4] => op_2.IN18
denominator[4] => sel[267].IN1
denominator[4] => op_3.IN20
denominator[4] => sel[289].IN1
denominator[4] => op_4.IN22
denominator[4] => sel[311].IN1
denominator[4] => op_5.IN24
denominator[4] => sel[333].IN1
denominator[4] => op_6.IN26
denominator[4] => sel[355].IN1
denominator[4] => op_7.IN28
denominator[4] => sel[377].IN1
denominator[4] => op_8.IN30
denominator[4] => sel[399].IN1
denominator[4] => op_9.IN32
denominator[4] => sel[421].IN1
denominator[4] => op_10.IN34
denominator[4] => sel[443].IN1
denominator[4] => op_12.IN36
denominator[4] => sel[465].IN1
denominator[4] => op_13.IN38
denominator[4] => sel[487].IN1
denominator[4] => op_14.IN40
denominator[4] => sel[509].IN1
denominator[4] => op_15.IN40
denominator[4] => sel[531].IN1
denominator[4] => op_16.IN40
denominator[4] => sel[553].IN1
denominator[4] => op_17.IN40
denominator[4] => sel[575].IN1
denominator[5] => sel[4].IN1
denominator[5] => sel[26].IN1
denominator[5] => sel[48].IN1
denominator[5] => sel[70].IN1
denominator[5] => sel[92].IN1
denominator[5] => sel[114].IN1
denominator[5] => op_20.IN4
denominator[5] => sel[136].IN1
denominator[5] => op_21.IN6
denominator[5] => sel[158].IN1
denominator[5] => op_22.IN8
denominator[5] => sel[180].IN1
denominator[5] => op_23.IN10
denominator[5] => sel[202].IN1
denominator[5] => op_24.IN12
denominator[5] => sel[224].IN1
denominator[5] => op_1.IN14
denominator[5] => sel[246].IN1
denominator[5] => op_2.IN16
denominator[5] => sel[268].IN1
denominator[5] => op_3.IN18
denominator[5] => sel[290].IN1
denominator[5] => op_4.IN20
denominator[5] => sel[312].IN1
denominator[5] => op_5.IN22
denominator[5] => sel[334].IN1
denominator[5] => op_6.IN24
denominator[5] => sel[356].IN1
denominator[5] => op_7.IN26
denominator[5] => sel[378].IN1
denominator[5] => op_8.IN28
denominator[5] => sel[400].IN1
denominator[5] => op_9.IN30
denominator[5] => sel[422].IN1
denominator[5] => op_10.IN32
denominator[5] => sel[444].IN1
denominator[5] => op_12.IN34
denominator[5] => sel[466].IN1
denominator[5] => op_13.IN36
denominator[5] => sel[488].IN1
denominator[5] => op_14.IN38
denominator[5] => sel[510].IN1
denominator[5] => op_15.IN38
denominator[5] => sel[532].IN1
denominator[5] => op_16.IN38
denominator[5] => sel[554].IN1
denominator[5] => op_17.IN38
denominator[5] => sel[576].IN1
denominator[6] => sel[5].IN1
denominator[6] => sel[27].IN1
denominator[6] => sel[49].IN1
denominator[6] => sel[71].IN1
denominator[6] => sel[93].IN1
denominator[6] => sel[115].IN1
denominator[6] => sel[137].IN1
denominator[6] => op_21.IN4
denominator[6] => sel[159].IN1
denominator[6] => op_22.IN6
denominator[6] => sel[181].IN1
denominator[6] => op_23.IN8
denominator[6] => sel[203].IN1
denominator[6] => op_24.IN10
denominator[6] => sel[225].IN1
denominator[6] => op_1.IN12
denominator[6] => sel[247].IN1
denominator[6] => op_2.IN14
denominator[6] => sel[269].IN1
denominator[6] => op_3.IN16
denominator[6] => sel[291].IN1
denominator[6] => op_4.IN18
denominator[6] => sel[313].IN1
denominator[6] => op_5.IN20
denominator[6] => sel[335].IN1
denominator[6] => op_6.IN22
denominator[6] => sel[357].IN1
denominator[6] => op_7.IN24
denominator[6] => sel[379].IN1
denominator[6] => op_8.IN26
denominator[6] => sel[401].IN1
denominator[6] => op_9.IN28
denominator[6] => sel[423].IN1
denominator[6] => op_10.IN30
denominator[6] => sel[445].IN1
denominator[6] => op_12.IN32
denominator[6] => sel[467].IN1
denominator[6] => op_13.IN34
denominator[6] => sel[489].IN1
denominator[6] => op_14.IN36
denominator[6] => sel[511].IN1
denominator[6] => op_15.IN36
denominator[6] => sel[533].IN1
denominator[6] => op_16.IN36
denominator[6] => sel[555].IN1
denominator[6] => op_17.IN36
denominator[6] => sel[577].IN1
denominator[7] => sel[6].IN1
denominator[7] => sel[28].IN1
denominator[7] => sel[50].IN1
denominator[7] => sel[72].IN1
denominator[7] => sel[94].IN1
denominator[7] => sel[116].IN1
denominator[7] => sel[138].IN1
denominator[7] => sel[160].IN1
denominator[7] => op_22.IN4
denominator[7] => sel[182].IN1
denominator[7] => op_23.IN6
denominator[7] => sel[204].IN1
denominator[7] => op_24.IN8
denominator[7] => sel[226].IN1
denominator[7] => op_1.IN10
denominator[7] => sel[248].IN1
denominator[7] => op_2.IN12
denominator[7] => sel[270].IN1
denominator[7] => op_3.IN14
denominator[7] => sel[292].IN1
denominator[7] => op_4.IN16
denominator[7] => sel[314].IN1
denominator[7] => op_5.IN18
denominator[7] => sel[336].IN1
denominator[7] => op_6.IN20
denominator[7] => sel[358].IN1
denominator[7] => op_7.IN22
denominator[7] => sel[380].IN1
denominator[7] => op_8.IN24
denominator[7] => sel[402].IN1
denominator[7] => op_9.IN26
denominator[7] => sel[424].IN1
denominator[7] => op_10.IN28
denominator[7] => sel[446].IN1
denominator[7] => op_12.IN30
denominator[7] => sel[468].IN1
denominator[7] => op_13.IN32
denominator[7] => sel[490].IN1
denominator[7] => op_14.IN34
denominator[7] => sel[512].IN1
denominator[7] => op_15.IN34
denominator[7] => sel[534].IN1
denominator[7] => op_16.IN34
denominator[7] => sel[556].IN1
denominator[7] => op_17.IN34
denominator[7] => sel[578].IN1
denominator[8] => sel[7].IN1
denominator[8] => sel[29].IN1
denominator[8] => sel[51].IN1
denominator[8] => sel[73].IN1
denominator[8] => sel[95].IN1
denominator[8] => sel[117].IN1
denominator[8] => sel[139].IN1
denominator[8] => sel[161].IN1
denominator[8] => sel[183].IN1
denominator[8] => op_23.IN4
denominator[8] => sel[205].IN1
denominator[8] => op_24.IN6
denominator[8] => sel[227].IN1
denominator[8] => op_1.IN8
denominator[8] => sel[249].IN1
denominator[8] => op_2.IN10
denominator[8] => sel[271].IN1
denominator[8] => op_3.IN12
denominator[8] => sel[293].IN1
denominator[8] => op_4.IN14
denominator[8] => sel[315].IN1
denominator[8] => op_5.IN16
denominator[8] => sel[337].IN1
denominator[8] => op_6.IN18
denominator[8] => sel[359].IN1
denominator[8] => op_7.IN20
denominator[8] => sel[381].IN1
denominator[8] => op_8.IN22
denominator[8] => sel[403].IN1
denominator[8] => op_9.IN24
denominator[8] => sel[425].IN1
denominator[8] => op_10.IN26
denominator[8] => sel[447].IN1
denominator[8] => op_12.IN28
denominator[8] => sel[469].IN1
denominator[8] => op_13.IN30
denominator[8] => sel[491].IN1
denominator[8] => op_14.IN32
denominator[8] => sel[513].IN1
denominator[8] => op_15.IN32
denominator[8] => sel[535].IN1
denominator[8] => op_16.IN32
denominator[8] => sel[557].IN1
denominator[8] => op_17.IN32
denominator[8] => sel[579].IN1
denominator[9] => sel[8].IN1
denominator[9] => sel[30].IN1
denominator[9] => sel[52].IN1
denominator[9] => sel[74].IN1
denominator[9] => sel[96].IN1
denominator[9] => sel[118].IN1
denominator[9] => sel[140].IN1
denominator[9] => sel[162].IN1
denominator[9] => sel[184].IN1
denominator[9] => sel[206].IN1
denominator[9] => op_24.IN4
denominator[9] => sel[228].IN1
denominator[9] => op_1.IN6
denominator[9] => sel[250].IN1
denominator[9] => op_2.IN8
denominator[9] => sel[272].IN1
denominator[9] => op_3.IN10
denominator[9] => sel[294].IN1
denominator[9] => op_4.IN12
denominator[9] => sel[316].IN1
denominator[9] => op_5.IN14
denominator[9] => sel[338].IN1
denominator[9] => op_6.IN16
denominator[9] => sel[360].IN1
denominator[9] => op_7.IN18
denominator[9] => sel[382].IN1
denominator[9] => op_8.IN20
denominator[9] => sel[404].IN1
denominator[9] => op_9.IN22
denominator[9] => sel[426].IN1
denominator[9] => op_10.IN24
denominator[9] => sel[448].IN1
denominator[9] => op_12.IN26
denominator[9] => sel[470].IN1
denominator[9] => op_13.IN28
denominator[9] => sel[492].IN1
denominator[9] => op_14.IN30
denominator[9] => sel[514].IN1
denominator[9] => op_15.IN30
denominator[9] => sel[536].IN1
denominator[9] => op_16.IN30
denominator[9] => sel[558].IN1
denominator[9] => op_17.IN30
denominator[9] => sel[580].IN1
denominator[10] => sel[9].IN1
denominator[10] => sel[31].IN1
denominator[10] => sel[53].IN1
denominator[10] => sel[75].IN1
denominator[10] => sel[97].IN1
denominator[10] => sel[119].IN1
denominator[10] => sel[141].IN1
denominator[10] => sel[163].IN1
denominator[10] => sel[185].IN1
denominator[10] => sel[207].IN1
denominator[10] => sel[229].IN1
denominator[10] => op_1.IN4
denominator[10] => sel[251].IN1
denominator[10] => op_2.IN6
denominator[10] => sel[273].IN1
denominator[10] => op_3.IN8
denominator[10] => sel[295].IN1
denominator[10] => op_4.IN10
denominator[10] => sel[317].IN1
denominator[10] => op_5.IN12
denominator[10] => sel[339].IN1
denominator[10] => op_6.IN14
denominator[10] => sel[361].IN1
denominator[10] => op_7.IN16
denominator[10] => sel[383].IN1
denominator[10] => op_8.IN18
denominator[10] => sel[405].IN1
denominator[10] => op_9.IN20
denominator[10] => sel[427].IN1
denominator[10] => op_10.IN22
denominator[10] => sel[449].IN1
denominator[10] => op_12.IN24
denominator[10] => sel[471].IN1
denominator[10] => op_13.IN26
denominator[10] => sel[493].IN1
denominator[10] => op_14.IN28
denominator[10] => sel[515].IN1
denominator[10] => op_15.IN28
denominator[10] => sel[537].IN1
denominator[10] => op_16.IN28
denominator[10] => sel[559].IN1
denominator[10] => op_17.IN28
denominator[10] => sel[581].IN1
denominator[11] => sel[10].IN1
denominator[11] => sel[32].IN1
denominator[11] => sel[54].IN1
denominator[11] => sel[76].IN1
denominator[11] => sel[98].IN1
denominator[11] => sel[120].IN1
denominator[11] => sel[142].IN1
denominator[11] => sel[164].IN1
denominator[11] => sel[186].IN1
denominator[11] => sel[208].IN1
denominator[11] => sel[230].IN1
denominator[11] => sel[252].IN1
denominator[11] => op_2.IN4
denominator[11] => sel[274].IN1
denominator[11] => op_3.IN6
denominator[11] => sel[296].IN1
denominator[11] => op_4.IN8
denominator[11] => sel[318].IN1
denominator[11] => op_5.IN10
denominator[11] => sel[340].IN1
denominator[11] => op_6.IN12
denominator[11] => sel[362].IN1
denominator[11] => op_7.IN14
denominator[11] => sel[384].IN1
denominator[11] => op_8.IN16
denominator[11] => sel[406].IN1
denominator[11] => op_9.IN18
denominator[11] => sel[428].IN1
denominator[11] => op_10.IN20
denominator[11] => sel[450].IN1
denominator[11] => op_12.IN22
denominator[11] => sel[472].IN1
denominator[11] => op_13.IN24
denominator[11] => sel[494].IN1
denominator[11] => op_14.IN26
denominator[11] => sel[516].IN1
denominator[11] => op_15.IN26
denominator[11] => sel[538].IN1
denominator[11] => op_16.IN26
denominator[11] => sel[560].IN1
denominator[11] => op_17.IN26
denominator[11] => sel[582].IN1
denominator[12] => sel[11].IN1
denominator[12] => sel[33].IN1
denominator[12] => sel[55].IN1
denominator[12] => sel[77].IN1
denominator[12] => sel[99].IN1
denominator[12] => sel[121].IN1
denominator[12] => sel[143].IN1
denominator[12] => sel[165].IN1
denominator[12] => sel[187].IN1
denominator[12] => sel[209].IN1
denominator[12] => sel[231].IN1
denominator[12] => sel[253].IN1
denominator[12] => sel[275].IN1
denominator[12] => op_3.IN4
denominator[12] => sel[297].IN1
denominator[12] => op_4.IN6
denominator[12] => sel[319].IN1
denominator[12] => op_5.IN8
denominator[12] => sel[341].IN1
denominator[12] => op_6.IN10
denominator[12] => sel[363].IN1
denominator[12] => op_7.IN12
denominator[12] => sel[385].IN1
denominator[12] => op_8.IN14
denominator[12] => sel[407].IN1
denominator[12] => op_9.IN16
denominator[12] => sel[429].IN1
denominator[12] => op_10.IN18
denominator[12] => sel[451].IN1
denominator[12] => op_12.IN20
denominator[12] => sel[473].IN1
denominator[12] => op_13.IN22
denominator[12] => sel[495].IN1
denominator[12] => op_14.IN24
denominator[12] => sel[517].IN1
denominator[12] => op_15.IN24
denominator[12] => sel[539].IN1
denominator[12] => op_16.IN24
denominator[12] => sel[561].IN1
denominator[12] => op_17.IN24
denominator[12] => sel[583].IN1
denominator[13] => sel[12].IN1
denominator[13] => sel[34].IN1
denominator[13] => sel[56].IN1
denominator[13] => sel[78].IN1
denominator[13] => sel[100].IN1
denominator[13] => sel[122].IN1
denominator[13] => sel[144].IN1
denominator[13] => sel[166].IN1
denominator[13] => sel[188].IN1
denominator[13] => sel[210].IN1
denominator[13] => sel[232].IN1
denominator[13] => sel[254].IN1
denominator[13] => sel[276].IN1
denominator[13] => sel[298].IN1
denominator[13] => op_4.IN4
denominator[13] => sel[320].IN1
denominator[13] => op_5.IN6
denominator[13] => sel[342].IN1
denominator[13] => op_6.IN8
denominator[13] => sel[364].IN1
denominator[13] => op_7.IN10
denominator[13] => sel[386].IN1
denominator[13] => op_8.IN12
denominator[13] => sel[408].IN1
denominator[13] => op_9.IN14
denominator[13] => sel[430].IN1
denominator[13] => op_10.IN16
denominator[13] => sel[452].IN1
denominator[13] => op_12.IN18
denominator[13] => sel[474].IN1
denominator[13] => op_13.IN20
denominator[13] => sel[496].IN1
denominator[13] => op_14.IN22
denominator[13] => sel[518].IN1
denominator[13] => op_15.IN22
denominator[13] => sel[540].IN1
denominator[13] => op_16.IN22
denominator[13] => sel[562].IN1
denominator[13] => op_17.IN22
denominator[13] => sel[584].IN1
denominator[14] => sel[13].IN1
denominator[14] => sel[35].IN1
denominator[14] => sel[57].IN1
denominator[14] => sel[79].IN1
denominator[14] => sel[101].IN1
denominator[14] => sel[123].IN1
denominator[14] => sel[145].IN1
denominator[14] => sel[167].IN1
denominator[14] => sel[189].IN1
denominator[14] => sel[211].IN1
denominator[14] => sel[233].IN1
denominator[14] => sel[255].IN1
denominator[14] => sel[277].IN1
denominator[14] => sel[299].IN1
denominator[14] => sel[321].IN1
denominator[14] => op_5.IN4
denominator[14] => sel[343].IN1
denominator[14] => op_6.IN6
denominator[14] => sel[365].IN1
denominator[14] => op_7.IN8
denominator[14] => sel[387].IN1
denominator[14] => op_8.IN10
denominator[14] => sel[409].IN1
denominator[14] => op_9.IN12
denominator[14] => sel[431].IN1
denominator[14] => op_10.IN14
denominator[14] => sel[453].IN1
denominator[14] => op_12.IN16
denominator[14] => sel[475].IN1
denominator[14] => op_13.IN18
denominator[14] => sel[497].IN1
denominator[14] => op_14.IN20
denominator[14] => sel[519].IN1
denominator[14] => op_15.IN20
denominator[14] => sel[541].IN1
denominator[14] => op_16.IN20
denominator[14] => sel[563].IN1
denominator[14] => op_17.IN20
denominator[14] => sel[585].IN1
denominator[15] => sel[14].IN1
denominator[15] => sel[36].IN1
denominator[15] => sel[58].IN1
denominator[15] => sel[80].IN1
denominator[15] => sel[102].IN1
denominator[15] => sel[124].IN1
denominator[15] => sel[146].IN1
denominator[15] => sel[168].IN1
denominator[15] => sel[190].IN1
denominator[15] => sel[212].IN1
denominator[15] => sel[234].IN1
denominator[15] => sel[256].IN1
denominator[15] => sel[278].IN1
denominator[15] => sel[300].IN1
denominator[15] => sel[322].IN1
denominator[15] => sel[344].IN1
denominator[15] => op_6.IN4
denominator[15] => sel[366].IN1
denominator[15] => op_7.IN6
denominator[15] => sel[388].IN1
denominator[15] => op_8.IN8
denominator[15] => sel[410].IN1
denominator[15] => op_9.IN10
denominator[15] => sel[432].IN1
denominator[15] => op_10.IN12
denominator[15] => sel[454].IN1
denominator[15] => op_12.IN14
denominator[15] => sel[476].IN1
denominator[15] => op_13.IN16
denominator[15] => sel[498].IN1
denominator[15] => op_14.IN18
denominator[15] => sel[520].IN1
denominator[15] => op_15.IN18
denominator[15] => sel[542].IN1
denominator[15] => op_16.IN18
denominator[15] => sel[564].IN1
denominator[15] => op_17.IN18
denominator[15] => sel[586].IN1
denominator[16] => sel[15].IN1
denominator[16] => sel[37].IN1
denominator[16] => sel[59].IN1
denominator[16] => sel[81].IN1
denominator[16] => sel[103].IN1
denominator[16] => sel[125].IN1
denominator[16] => sel[147].IN1
denominator[16] => sel[169].IN1
denominator[16] => sel[191].IN1
denominator[16] => sel[213].IN1
denominator[16] => sel[235].IN1
denominator[16] => sel[257].IN1
denominator[16] => sel[279].IN1
denominator[16] => sel[301].IN1
denominator[16] => sel[323].IN1
denominator[16] => sel[345].IN1
denominator[16] => sel[367].IN1
denominator[16] => op_7.IN4
denominator[16] => sel[389].IN1
denominator[16] => op_8.IN6
denominator[16] => sel[411].IN1
denominator[16] => op_9.IN8
denominator[16] => sel[433].IN1
denominator[16] => op_10.IN10
denominator[16] => sel[455].IN1
denominator[16] => op_12.IN12
denominator[16] => sel[477].IN1
denominator[16] => op_13.IN14
denominator[16] => sel[499].IN1
denominator[16] => op_14.IN16
denominator[16] => sel[521].IN1
denominator[16] => op_15.IN16
denominator[16] => sel[543].IN1
denominator[16] => op_16.IN16
denominator[16] => sel[565].IN1
denominator[16] => op_17.IN16
denominator[16] => sel[587].IN1
denominator[17] => sel[16].IN1
denominator[17] => sel[38].IN1
denominator[17] => sel[60].IN1
denominator[17] => sel[82].IN1
denominator[17] => sel[104].IN1
denominator[17] => sel[126].IN1
denominator[17] => sel[148].IN1
denominator[17] => sel[170].IN1
denominator[17] => sel[192].IN1
denominator[17] => sel[214].IN1
denominator[17] => sel[236].IN1
denominator[17] => sel[258].IN1
denominator[17] => sel[280].IN1
denominator[17] => sel[302].IN1
denominator[17] => sel[324].IN1
denominator[17] => sel[346].IN1
denominator[17] => sel[368].IN1
denominator[17] => sel[390].IN1
denominator[17] => op_8.IN4
denominator[17] => sel[412].IN1
denominator[17] => op_9.IN6
denominator[17] => sel[434].IN1
denominator[17] => op_10.IN8
denominator[17] => sel[456].IN1
denominator[17] => op_12.IN10
denominator[17] => sel[478].IN1
denominator[17] => op_13.IN12
denominator[17] => sel[500].IN1
denominator[17] => op_14.IN14
denominator[17] => sel[522].IN1
denominator[17] => op_15.IN14
denominator[17] => sel[544].IN1
denominator[17] => op_16.IN14
denominator[17] => sel[566].IN1
denominator[17] => op_17.IN14
denominator[17] => sel[588].IN1
denominator[18] => sel[17].IN1
denominator[18] => sel[39].IN1
denominator[18] => sel[61].IN1
denominator[18] => sel[83].IN1
denominator[18] => sel[105].IN1
denominator[18] => sel[127].IN1
denominator[18] => sel[149].IN1
denominator[18] => sel[171].IN1
denominator[18] => sel[193].IN1
denominator[18] => sel[215].IN1
denominator[18] => sel[237].IN1
denominator[18] => sel[259].IN1
denominator[18] => sel[281].IN1
denominator[18] => sel[303].IN1
denominator[18] => sel[325].IN1
denominator[18] => sel[347].IN1
denominator[18] => sel[369].IN1
denominator[18] => sel[391].IN1
denominator[18] => sel[413].IN1
denominator[18] => op_9.IN4
denominator[18] => sel[435].IN1
denominator[18] => op_10.IN6
denominator[18] => sel[457].IN1
denominator[18] => op_12.IN8
denominator[18] => sel[479].IN1
denominator[18] => op_13.IN10
denominator[18] => sel[501].IN1
denominator[18] => op_14.IN12
denominator[18] => sel[523].IN1
denominator[18] => op_15.IN12
denominator[18] => sel[545].IN1
denominator[18] => op_16.IN12
denominator[18] => sel[567].IN1
denominator[18] => op_17.IN12
denominator[18] => sel[589].IN1
denominator[19] => sel[18].IN1
denominator[19] => sel[40].IN1
denominator[19] => sel[62].IN1
denominator[19] => sel[84].IN1
denominator[19] => sel[106].IN1
denominator[19] => sel[128].IN1
denominator[19] => sel[150].IN1
denominator[19] => sel[172].IN1
denominator[19] => sel[194].IN1
denominator[19] => sel[216].IN1
denominator[19] => sel[238].IN1
denominator[19] => sel[260].IN1
denominator[19] => sel[282].IN1
denominator[19] => sel[304].IN1
denominator[19] => sel[326].IN1
denominator[19] => sel[348].IN1
denominator[19] => sel[370].IN1
denominator[19] => sel[392].IN1
denominator[19] => sel[414].IN1
denominator[19] => sel[436].IN1
denominator[19] => op_10.IN4
denominator[19] => sel[458].IN1
denominator[19] => op_12.IN6
denominator[19] => sel[480].IN1
denominator[19] => op_13.IN8
denominator[19] => sel[502].IN1
denominator[19] => op_14.IN10
denominator[19] => sel[524].IN1
denominator[19] => op_15.IN10
denominator[19] => sel[546].IN1
denominator[19] => op_16.IN10
denominator[19] => sel[568].IN1
denominator[19] => op_17.IN10
denominator[19] => sel[590].IN1
denominator[20] => sel[19].IN1
denominator[20] => sel[41].IN1
denominator[20] => sel[63].IN1
denominator[20] => sel[85].IN1
denominator[20] => sel[107].IN1
denominator[20] => sel[129].IN1
denominator[20] => sel[151].IN1
denominator[20] => sel[173].IN1
denominator[20] => sel[195].IN1
denominator[20] => sel[217].IN1
denominator[20] => sel[239].IN1
denominator[20] => sel[261].IN1
denominator[20] => sel[283].IN1
denominator[20] => sel[305].IN1
denominator[20] => sel[327].IN1
denominator[20] => sel[349].IN1
denominator[20] => sel[371].IN1
denominator[20] => sel[393].IN1
denominator[20] => sel[415].IN1
denominator[20] => sel[437].IN1
denominator[20] => sel[459].IN1
denominator[20] => op_12.IN4
denominator[20] => sel[481].IN1
denominator[20] => op_13.IN6
denominator[20] => sel[503].IN1
denominator[20] => op_14.IN8
denominator[20] => sel[525].IN1
denominator[20] => op_15.IN8
denominator[20] => sel[547].IN1
denominator[20] => op_16.IN8
denominator[20] => sel[569].IN1
denominator[20] => op_17.IN8
denominator[20] => sel[591].IN1
denominator[21] => sel[20].IN1
denominator[21] => sel[42].IN1
denominator[21] => sel[64].IN1
denominator[21] => sel[86].IN1
denominator[21] => sel[108].IN1
denominator[21] => sel[130].IN1
denominator[21] => sel[152].IN1
denominator[21] => sel[174].IN1
denominator[21] => sel[196].IN1
denominator[21] => sel[218].IN1
denominator[21] => sel[240].IN1
denominator[21] => sel[262].IN1
denominator[21] => sel[284].IN1
denominator[21] => sel[306].IN1
denominator[21] => sel[328].IN1
denominator[21] => sel[350].IN1
denominator[21] => sel[372].IN1
denominator[21] => sel[394].IN1
denominator[21] => sel[416].IN1
denominator[21] => sel[438].IN1
denominator[21] => sel[460].IN1
denominator[21] => sel[482].IN1
denominator[21] => op_13.IN4
denominator[21] => sel[504].IN1
denominator[21] => op_14.IN6
denominator[21] => sel[526].IN1
denominator[21] => op_15.IN6
denominator[21] => sel[548].IN1
denominator[21] => op_16.IN6
denominator[21] => sel[570].IN1
denominator[21] => op_17.IN6
denominator[21] => sel[592].IN1
numerator[0] => StageOut[575].IN0
numerator[0] => op_17.IN47
numerator[1] => StageOut[552].IN0
numerator[1] => op_16.IN47
numerator[2] => StageOut[529].IN0
numerator[2] => op_15.IN47
numerator[3] => StageOut[506].IN0
numerator[3] => op_14.IN47
numerator[4] => StageOut[483].IN0
numerator[4] => op_13.IN45
numerator[5] => StageOut[460].IN0
numerator[5] => op_12.IN43
numerator[6] => StageOut[437].IN0
numerator[6] => op_10.IN41
numerator[7] => StageOut[414].IN0
numerator[7] => op_9.IN39
numerator[8] => StageOut[391].IN0
numerator[8] => op_8.IN37
numerator[9] => StageOut[368].IN0
numerator[9] => op_7.IN35
numerator[10] => StageOut[345].IN0
numerator[10] => op_6.IN33
numerator[11] => StageOut[322].IN0
numerator[11] => op_5.IN31
numerator[12] => StageOut[299].IN0
numerator[12] => op_4.IN29
numerator[13] => StageOut[276].IN0
numerator[13] => op_3.IN27
numerator[14] => StageOut[253].IN0
numerator[14] => op_2.IN25
numerator[15] => StageOut[230].IN0
numerator[15] => op_1.IN23
numerator[16] => StageOut[207].IN0
numerator[16] => op_24.IN21
numerator[17] => StageOut[184].IN0
numerator[17] => op_23.IN19
numerator[18] => StageOut[161].IN0
numerator[18] => op_22.IN17
numerator[19] => StageOut[138].IN0
numerator[19] => op_21.IN15
numerator[20] => StageOut[115].IN0
numerator[20] => op_20.IN13
numerator[21] => StageOut[92].IN0
numerator[21] => op_19.IN11
numerator[22] => StageOut[69].IN0
numerator[22] => op_18.IN9
numerator[23] => StageOut[46].IN0
numerator[23] => op_11.IN7
numerator[24] => add_sub_8pc:add_sub_1.dataa[0]
numerator[24] => StageOut[23].IN0
numerator[25] => add_sub_7pc:add_sub_0.dataa[0]
numerator[25] => StageOut[0].IN0
quotient[0] <= quotient_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= quotient_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= quotient_tmp[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= quotient_tmp[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= quotient_tmp[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= quotient_tmp[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= quotient_tmp[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= quotient_tmp[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= quotient_tmp[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= quotient_tmp[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= quotient_tmp[17].DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= quotient_tmp[18].DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= quotient_tmp[19].DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= quotient_tmp[20].DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= quotient_tmp[21].DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= quotient_tmp[22].DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= quotient_tmp[23].DB_MAX_OUTPUT_PORT_TYPE
quotient[24] <= quotient_tmp[24].DB_MAX_OUTPUT_PORT_TYPE
quotient[25] <= quotient_tmp[25].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= StageOut[575].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= StageOut[576].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= StageOut[577].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= StageOut[578].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= StageOut[579].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= StageOut[580].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= StageOut[581].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= StageOut[582].DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= StageOut[583].DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= StageOut[584].DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= StageOut[585].DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= StageOut[586].DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= StageOut[587].DB_MAX_OUTPUT_PORT_TYPE
remainder[13] <= StageOut[588].DB_MAX_OUTPUT_PORT_TYPE
remainder[14] <= StageOut[589].DB_MAX_OUTPUT_PORT_TYPE
remainder[15] <= StageOut[590].DB_MAX_OUTPUT_PORT_TYPE
remainder[16] <= StageOut[591].DB_MAX_OUTPUT_PORT_TYPE
remainder[17] <= StageOut[592].DB_MAX_OUTPUT_PORT_TYPE
remainder[18] <= StageOut[593].DB_MAX_OUTPUT_PORT_TYPE
remainder[19] <= StageOut[594].DB_MAX_OUTPUT_PORT_TYPE
remainder[20] <= StageOut[595].DB_MAX_OUTPUT_PORT_TYPE
remainder[21] <= StageOut[596].DB_MAX_OUTPUT_PORT_TYPE


|KS|dds_top:U4|squ_wave:U4_4|DIV50M:DIV50M_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_uos:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_7pc:add_sub_0
cout <= carry_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
datab[0] => datab_node[0].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE


|KS|dds_top:U4|squ_wave:U4_4|DIV50M:DIV50M_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_uos:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_8pc:add_sub_1
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
dataa[1] => carry_eqn[1].IN0
dataa[1] => _.IN0
dataa[1] => sum_eqn[1].IN0
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|KS|dds_top:U4|squ_wave:U4_4|X_DUTY:X_DUTY_inst
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result
result[32] <= lpm_mult:lpm_mult_component.result


|KS|dds_top:U4|squ_wave:U4_4|X_DUTY:X_DUTY_inst|lpm_mult:lpm_mult_component
dataa[0] => mult_aen:auto_generated.dataa[0]
dataa[1] => mult_aen:auto_generated.dataa[1]
dataa[2] => mult_aen:auto_generated.dataa[2]
dataa[3] => mult_aen:auto_generated.dataa[3]
dataa[4] => mult_aen:auto_generated.dataa[4]
dataa[5] => mult_aen:auto_generated.dataa[5]
dataa[6] => mult_aen:auto_generated.dataa[6]
dataa[7] => mult_aen:auto_generated.dataa[7]
dataa[8] => mult_aen:auto_generated.dataa[8]
dataa[9] => mult_aen:auto_generated.dataa[9]
dataa[10] => mult_aen:auto_generated.dataa[10]
dataa[11] => mult_aen:auto_generated.dataa[11]
dataa[12] => mult_aen:auto_generated.dataa[12]
dataa[13] => mult_aen:auto_generated.dataa[13]
dataa[14] => mult_aen:auto_generated.dataa[14]
dataa[15] => mult_aen:auto_generated.dataa[15]
dataa[16] => mult_aen:auto_generated.dataa[16]
dataa[17] => mult_aen:auto_generated.dataa[17]
dataa[18] => mult_aen:auto_generated.dataa[18]
dataa[19] => mult_aen:auto_generated.dataa[19]
dataa[20] => mult_aen:auto_generated.dataa[20]
dataa[21] => mult_aen:auto_generated.dataa[21]
dataa[22] => mult_aen:auto_generated.dataa[22]
dataa[23] => mult_aen:auto_generated.dataa[23]
dataa[24] => mult_aen:auto_generated.dataa[24]
dataa[25] => mult_aen:auto_generated.dataa[25]
datab[0] => mult_aen:auto_generated.datab[0]
datab[1] => mult_aen:auto_generated.datab[1]
datab[2] => mult_aen:auto_generated.datab[2]
datab[3] => mult_aen:auto_generated.datab[3]
datab[4] => mult_aen:auto_generated.datab[4]
datab[5] => mult_aen:auto_generated.datab[5]
datab[6] => mult_aen:auto_generated.datab[6]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_aen:auto_generated.result[0]
result[1] <= mult_aen:auto_generated.result[1]
result[2] <= mult_aen:auto_generated.result[2]
result[3] <= mult_aen:auto_generated.result[3]
result[4] <= mult_aen:auto_generated.result[4]
result[5] <= mult_aen:auto_generated.result[5]
result[6] <= mult_aen:auto_generated.result[6]
result[7] <= mult_aen:auto_generated.result[7]
result[8] <= mult_aen:auto_generated.result[8]
result[9] <= mult_aen:auto_generated.result[9]
result[10] <= mult_aen:auto_generated.result[10]
result[11] <= mult_aen:auto_generated.result[11]
result[12] <= mult_aen:auto_generated.result[12]
result[13] <= mult_aen:auto_generated.result[13]
result[14] <= mult_aen:auto_generated.result[14]
result[15] <= mult_aen:auto_generated.result[15]
result[16] <= mult_aen:auto_generated.result[16]
result[17] <= mult_aen:auto_generated.result[17]
result[18] <= mult_aen:auto_generated.result[18]
result[19] <= mult_aen:auto_generated.result[19]
result[20] <= mult_aen:auto_generated.result[20]
result[21] <= mult_aen:auto_generated.result[21]
result[22] <= mult_aen:auto_generated.result[22]
result[23] <= mult_aen:auto_generated.result[23]
result[24] <= mult_aen:auto_generated.result[24]
result[25] <= mult_aen:auto_generated.result[25]
result[26] <= mult_aen:auto_generated.result[26]
result[27] <= mult_aen:auto_generated.result[27]
result[28] <= mult_aen:auto_generated.result[28]
result[29] <= mult_aen:auto_generated.result[29]
result[30] <= mult_aen:auto_generated.result[30]
result[31] <= mult_aen:auto_generated.result[31]
result[32] <= mult_aen:auto_generated.result[32]


|KS|dds_top:U4|squ_wave:U4_4|X_DUTY:X_DUTY_inst|lpm_mult:lpm_mult_component|mult_aen:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[18] => mac_mult3.DATAA
dataa[19] => mac_mult3.DATAA1
dataa[20] => mac_mult3.DATAA2
dataa[21] => mac_mult3.DATAA3
dataa[22] => mac_mult3.DATAA4
dataa[23] => mac_mult3.DATAA5
dataa[24] => mac_mult3.DATAA6
dataa[25] => mac_mult3.DATAA7
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult3.DATAB6
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft8a[14].DB_MAX_OUTPUT_PORT_TYPE


|KS|dds_top:U4|squ_wave:U4_4|D_DUTY:D_DUTY_inst
denom[0] => denom[0].IN1
denom[1] => denom[1].IN1
denom[2] => denom[2].IN1
denom[3] => denom[3].IN1
denom[4] => denom[4].IN1
denom[5] => denom[5].IN1
denom[6] => denom[6].IN1
numer[0] => numer[0].IN1
numer[1] => numer[1].IN1
numer[2] => numer[2].IN1
numer[3] => numer[3].IN1
numer[4] => numer[4].IN1
numer[5] => numer[5].IN1
numer[6] => numer[6].IN1
numer[7] => numer[7].IN1
numer[8] => numer[8].IN1
numer[9] => numer[9].IN1
numer[10] => numer[10].IN1
numer[11] => numer[11].IN1
numer[12] => numer[12].IN1
numer[13] => numer[13].IN1
numer[14] => numer[14].IN1
numer[15] => numer[15].IN1
numer[16] => numer[16].IN1
numer[17] => numer[17].IN1
numer[18] => numer[18].IN1
numer[19] => numer[19].IN1
numer[20] => numer[20].IN1
numer[21] => numer[21].IN1
numer[22] => numer[22].IN1
numer[23] => numer[23].IN1
numer[24] => numer[24].IN1
numer[25] => numer[25].IN1
numer[26] => numer[26].IN1
numer[27] => numer[27].IN1
numer[28] => numer[28].IN1
numer[29] => numer[29].IN1
numer[30] => numer[30].IN1
numer[31] => numer[31].IN1
quotient[0] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[1] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[2] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[3] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[4] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[5] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[6] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[7] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[8] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[9] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[10] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[11] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[12] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[13] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[14] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[15] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[16] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[17] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[18] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[19] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[20] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[21] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[22] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[23] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[24] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[25] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[26] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[27] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[28] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[29] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[30] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[31] <= lpm_divide:LPM_DIVIDE_component.quotient
remain[0] <= lpm_divide:LPM_DIVIDE_component.remain
remain[1] <= lpm_divide:LPM_DIVIDE_component.remain
remain[2] <= lpm_divide:LPM_DIVIDE_component.remain
remain[3] <= lpm_divide:LPM_DIVIDE_component.remain
remain[4] <= lpm_divide:LPM_DIVIDE_component.remain
remain[5] <= lpm_divide:LPM_DIVIDE_component.remain
remain[6] <= lpm_divide:LPM_DIVIDE_component.remain


|KS|dds_top:U4|squ_wave:U4_4|D_DUTY:D_DUTY_inst|lpm_divide:LPM_DIVIDE_component
numer[0] => lpm_divide_ens:auto_generated.numer[0]
numer[1] => lpm_divide_ens:auto_generated.numer[1]
numer[2] => lpm_divide_ens:auto_generated.numer[2]
numer[3] => lpm_divide_ens:auto_generated.numer[3]
numer[4] => lpm_divide_ens:auto_generated.numer[4]
numer[5] => lpm_divide_ens:auto_generated.numer[5]
numer[6] => lpm_divide_ens:auto_generated.numer[6]
numer[7] => lpm_divide_ens:auto_generated.numer[7]
numer[8] => lpm_divide_ens:auto_generated.numer[8]
numer[9] => lpm_divide_ens:auto_generated.numer[9]
numer[10] => lpm_divide_ens:auto_generated.numer[10]
numer[11] => lpm_divide_ens:auto_generated.numer[11]
numer[12] => lpm_divide_ens:auto_generated.numer[12]
numer[13] => lpm_divide_ens:auto_generated.numer[13]
numer[14] => lpm_divide_ens:auto_generated.numer[14]
numer[15] => lpm_divide_ens:auto_generated.numer[15]
numer[16] => lpm_divide_ens:auto_generated.numer[16]
numer[17] => lpm_divide_ens:auto_generated.numer[17]
numer[18] => lpm_divide_ens:auto_generated.numer[18]
numer[19] => lpm_divide_ens:auto_generated.numer[19]
numer[20] => lpm_divide_ens:auto_generated.numer[20]
numer[21] => lpm_divide_ens:auto_generated.numer[21]
numer[22] => lpm_divide_ens:auto_generated.numer[22]
numer[23] => lpm_divide_ens:auto_generated.numer[23]
numer[24] => lpm_divide_ens:auto_generated.numer[24]
numer[25] => lpm_divide_ens:auto_generated.numer[25]
numer[26] => lpm_divide_ens:auto_generated.numer[26]
numer[27] => lpm_divide_ens:auto_generated.numer[27]
numer[28] => lpm_divide_ens:auto_generated.numer[28]
numer[29] => lpm_divide_ens:auto_generated.numer[29]
numer[30] => lpm_divide_ens:auto_generated.numer[30]
numer[31] => lpm_divide_ens:auto_generated.numer[31]
denom[0] => lpm_divide_ens:auto_generated.denom[0]
denom[1] => lpm_divide_ens:auto_generated.denom[1]
denom[2] => lpm_divide_ens:auto_generated.denom[2]
denom[3] => lpm_divide_ens:auto_generated.denom[3]
denom[4] => lpm_divide_ens:auto_generated.denom[4]
denom[5] => lpm_divide_ens:auto_generated.denom[5]
denom[6] => lpm_divide_ens:auto_generated.denom[6]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
quotient[0] <= lpm_divide_ens:auto_generated.quotient[0]
quotient[1] <= lpm_divide_ens:auto_generated.quotient[1]
quotient[2] <= lpm_divide_ens:auto_generated.quotient[2]
quotient[3] <= lpm_divide_ens:auto_generated.quotient[3]
quotient[4] <= lpm_divide_ens:auto_generated.quotient[4]
quotient[5] <= lpm_divide_ens:auto_generated.quotient[5]
quotient[6] <= lpm_divide_ens:auto_generated.quotient[6]
quotient[7] <= lpm_divide_ens:auto_generated.quotient[7]
quotient[8] <= lpm_divide_ens:auto_generated.quotient[8]
quotient[9] <= lpm_divide_ens:auto_generated.quotient[9]
quotient[10] <= lpm_divide_ens:auto_generated.quotient[10]
quotient[11] <= lpm_divide_ens:auto_generated.quotient[11]
quotient[12] <= lpm_divide_ens:auto_generated.quotient[12]
quotient[13] <= lpm_divide_ens:auto_generated.quotient[13]
quotient[14] <= lpm_divide_ens:auto_generated.quotient[14]
quotient[15] <= lpm_divide_ens:auto_generated.quotient[15]
quotient[16] <= lpm_divide_ens:auto_generated.quotient[16]
quotient[17] <= lpm_divide_ens:auto_generated.quotient[17]
quotient[18] <= lpm_divide_ens:auto_generated.quotient[18]
quotient[19] <= lpm_divide_ens:auto_generated.quotient[19]
quotient[20] <= lpm_divide_ens:auto_generated.quotient[20]
quotient[21] <= lpm_divide_ens:auto_generated.quotient[21]
quotient[22] <= lpm_divide_ens:auto_generated.quotient[22]
quotient[23] <= lpm_divide_ens:auto_generated.quotient[23]
quotient[24] <= lpm_divide_ens:auto_generated.quotient[24]
quotient[25] <= lpm_divide_ens:auto_generated.quotient[25]
quotient[26] <= lpm_divide_ens:auto_generated.quotient[26]
quotient[27] <= lpm_divide_ens:auto_generated.quotient[27]
quotient[28] <= lpm_divide_ens:auto_generated.quotient[28]
quotient[29] <= lpm_divide_ens:auto_generated.quotient[29]
quotient[30] <= lpm_divide_ens:auto_generated.quotient[30]
quotient[31] <= lpm_divide_ens:auto_generated.quotient[31]
remain[0] <= lpm_divide_ens:auto_generated.remain[0]
remain[1] <= lpm_divide_ens:auto_generated.remain[1]
remain[2] <= lpm_divide_ens:auto_generated.remain[2]
remain[3] <= lpm_divide_ens:auto_generated.remain[3]
remain[4] <= lpm_divide_ens:auto_generated.remain[4]
remain[5] <= lpm_divide_ens:auto_generated.remain[5]
remain[6] <= lpm_divide_ens:auto_generated.remain[6]


|KS|dds_top:U4|squ_wave:U4_4|D_DUTY:D_DUTY_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_ens:auto_generated
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
denom[0] => sign_div_unsign_rlh:divider.denominator[0]
denom[1] => sign_div_unsign_rlh:divider.denominator[1]
denom[2] => sign_div_unsign_rlh:divider.denominator[2]
denom[3] => sign_div_unsign_rlh:divider.denominator[3]
denom[4] => sign_div_unsign_rlh:divider.denominator[4]
denom[5] => sign_div_unsign_rlh:divider.denominator[5]
denom[6] => sign_div_unsign_rlh:divider.denominator[6]
numer[0] => sign_div_unsign_rlh:divider.numerator[0]
numer[1] => sign_div_unsign_rlh:divider.numerator[1]
numer[2] => sign_div_unsign_rlh:divider.numerator[2]
numer[3] => sign_div_unsign_rlh:divider.numerator[3]
numer[4] => sign_div_unsign_rlh:divider.numerator[4]
numer[5] => sign_div_unsign_rlh:divider.numerator[5]
numer[6] => sign_div_unsign_rlh:divider.numerator[6]
numer[7] => sign_div_unsign_rlh:divider.numerator[7]
numer[8] => sign_div_unsign_rlh:divider.numerator[8]
numer[9] => sign_div_unsign_rlh:divider.numerator[9]
numer[10] => sign_div_unsign_rlh:divider.numerator[10]
numer[11] => sign_div_unsign_rlh:divider.numerator[11]
numer[12] => sign_div_unsign_rlh:divider.numerator[12]
numer[13] => sign_div_unsign_rlh:divider.numerator[13]
numer[14] => sign_div_unsign_rlh:divider.numerator[14]
numer[15] => sign_div_unsign_rlh:divider.numerator[15]
numer[16] => sign_div_unsign_rlh:divider.numerator[16]
numer[17] => sign_div_unsign_rlh:divider.numerator[17]
numer[18] => sign_div_unsign_rlh:divider.numerator[18]
numer[19] => sign_div_unsign_rlh:divider.numerator[19]
numer[20] => sign_div_unsign_rlh:divider.numerator[20]
numer[21] => sign_div_unsign_rlh:divider.numerator[21]
numer[22] => sign_div_unsign_rlh:divider.numerator[22]
numer[23] => sign_div_unsign_rlh:divider.numerator[23]
numer[24] => sign_div_unsign_rlh:divider.numerator[24]
numer[25] => sign_div_unsign_rlh:divider.numerator[25]
numer[26] => sign_div_unsign_rlh:divider.numerator[26]
numer[27] => sign_div_unsign_rlh:divider.numerator[27]
numer[28] => sign_div_unsign_rlh:divider.numerator[28]
numer[29] => sign_div_unsign_rlh:divider.numerator[29]
numer[30] => sign_div_unsign_rlh:divider.numerator[30]
numer[31] => sign_div_unsign_rlh:divider.numerator[31]
quotient[0] <= sign_div_unsign_rlh:divider.quotient[0]
quotient[1] <= sign_div_unsign_rlh:divider.quotient[1]
quotient[2] <= sign_div_unsign_rlh:divider.quotient[2]
quotient[3] <= sign_div_unsign_rlh:divider.quotient[3]
quotient[4] <= sign_div_unsign_rlh:divider.quotient[4]
quotient[5] <= sign_div_unsign_rlh:divider.quotient[5]
quotient[6] <= sign_div_unsign_rlh:divider.quotient[6]
quotient[7] <= sign_div_unsign_rlh:divider.quotient[7]
quotient[8] <= sign_div_unsign_rlh:divider.quotient[8]
quotient[9] <= sign_div_unsign_rlh:divider.quotient[9]
quotient[10] <= sign_div_unsign_rlh:divider.quotient[10]
quotient[11] <= sign_div_unsign_rlh:divider.quotient[11]
quotient[12] <= sign_div_unsign_rlh:divider.quotient[12]
quotient[13] <= sign_div_unsign_rlh:divider.quotient[13]
quotient[14] <= sign_div_unsign_rlh:divider.quotient[14]
quotient[15] <= sign_div_unsign_rlh:divider.quotient[15]
quotient[16] <= sign_div_unsign_rlh:divider.quotient[16]
quotient[17] <= sign_div_unsign_rlh:divider.quotient[17]
quotient[18] <= sign_div_unsign_rlh:divider.quotient[18]
quotient[19] <= sign_div_unsign_rlh:divider.quotient[19]
quotient[20] <= sign_div_unsign_rlh:divider.quotient[20]
quotient[21] <= sign_div_unsign_rlh:divider.quotient[21]
quotient[22] <= sign_div_unsign_rlh:divider.quotient[22]
quotient[23] <= sign_div_unsign_rlh:divider.quotient[23]
quotient[24] <= sign_div_unsign_rlh:divider.quotient[24]
quotient[25] <= sign_div_unsign_rlh:divider.quotient[25]
quotient[26] <= sign_div_unsign_rlh:divider.quotient[26]
quotient[27] <= sign_div_unsign_rlh:divider.quotient[27]
quotient[28] <= sign_div_unsign_rlh:divider.quotient[28]
quotient[29] <= sign_div_unsign_rlh:divider.quotient[29]
quotient[30] <= sign_div_unsign_rlh:divider.quotient[30]
quotient[31] <= sign_div_unsign_rlh:divider.quotient[31]
remain[0] <= sign_div_unsign_rlh:divider.remainder[0]
remain[1] <= sign_div_unsign_rlh:divider.remainder[1]
remain[2] <= sign_div_unsign_rlh:divider.remainder[2]
remain[3] <= sign_div_unsign_rlh:divider.remainder[3]
remain[4] <= sign_div_unsign_rlh:divider.remainder[4]
remain[5] <= sign_div_unsign_rlh:divider.remainder[5]
remain[6] <= sign_div_unsign_rlh:divider.remainder[6]


|KS|dds_top:U4|squ_wave:U4_4|D_DUTY:D_DUTY_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_ens:auto_generated|sign_div_unsign_rlh:divider
denominator[0] => alt_u_div_a7f:divider.denominator[0]
denominator[1] => alt_u_div_a7f:divider.denominator[1]
denominator[2] => alt_u_div_a7f:divider.denominator[2]
denominator[3] => alt_u_div_a7f:divider.denominator[3]
denominator[4] => alt_u_div_a7f:divider.denominator[4]
denominator[5] => alt_u_div_a7f:divider.denominator[5]
denominator[6] => alt_u_div_a7f:divider.denominator[6]
numerator[0] => alt_u_div_a7f:divider.numerator[0]
numerator[1] => alt_u_div_a7f:divider.numerator[1]
numerator[2] => alt_u_div_a7f:divider.numerator[2]
numerator[3] => alt_u_div_a7f:divider.numerator[3]
numerator[4] => alt_u_div_a7f:divider.numerator[4]
numerator[5] => alt_u_div_a7f:divider.numerator[5]
numerator[6] => alt_u_div_a7f:divider.numerator[6]
numerator[7] => alt_u_div_a7f:divider.numerator[7]
numerator[8] => alt_u_div_a7f:divider.numerator[8]
numerator[9] => alt_u_div_a7f:divider.numerator[9]
numerator[10] => alt_u_div_a7f:divider.numerator[10]
numerator[11] => alt_u_div_a7f:divider.numerator[11]
numerator[12] => alt_u_div_a7f:divider.numerator[12]
numerator[13] => alt_u_div_a7f:divider.numerator[13]
numerator[14] => alt_u_div_a7f:divider.numerator[14]
numerator[15] => alt_u_div_a7f:divider.numerator[15]
numerator[16] => alt_u_div_a7f:divider.numerator[16]
numerator[17] => alt_u_div_a7f:divider.numerator[17]
numerator[18] => alt_u_div_a7f:divider.numerator[18]
numerator[19] => alt_u_div_a7f:divider.numerator[19]
numerator[20] => alt_u_div_a7f:divider.numerator[20]
numerator[21] => alt_u_div_a7f:divider.numerator[21]
numerator[22] => alt_u_div_a7f:divider.numerator[22]
numerator[23] => alt_u_div_a7f:divider.numerator[23]
numerator[24] => alt_u_div_a7f:divider.numerator[24]
numerator[25] => alt_u_div_a7f:divider.numerator[25]
numerator[26] => alt_u_div_a7f:divider.numerator[26]
numerator[27] => alt_u_div_a7f:divider.numerator[27]
numerator[28] => alt_u_div_a7f:divider.numerator[28]
numerator[29] => alt_u_div_a7f:divider.numerator[29]
numerator[30] => alt_u_div_a7f:divider.numerator[30]
numerator[31] => alt_u_div_a7f:divider.numerator[31]
quotient[0] <= protect_quotient[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= protect_quotient[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= protect_quotient[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= protect_quotient[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= protect_quotient[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= protect_quotient[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= protect_quotient[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= protect_quotient[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= protect_quotient[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= protect_quotient[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= protect_quotient[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= protect_quotient[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= protect_quotient[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= protect_quotient[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= protect_quotient[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= protect_quotient[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= protect_quotient[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= protect_quotient[17].DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= protect_quotient[18].DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= protect_quotient[19].DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= protect_quotient[20].DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= protect_quotient[21].DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= protect_quotient[22].DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= protect_quotient[23].DB_MAX_OUTPUT_PORT_TYPE
quotient[24] <= protect_quotient[24].DB_MAX_OUTPUT_PORT_TYPE
quotient[25] <= protect_quotient[25].DB_MAX_OUTPUT_PORT_TYPE
quotient[26] <= protect_quotient[26].DB_MAX_OUTPUT_PORT_TYPE
quotient[27] <= protect_quotient[27].DB_MAX_OUTPUT_PORT_TYPE
quotient[28] <= protect_quotient[28].DB_MAX_OUTPUT_PORT_TYPE
quotient[29] <= protect_quotient[29].DB_MAX_OUTPUT_PORT_TYPE
quotient[30] <= protect_quotient[30].DB_MAX_OUTPUT_PORT_TYPE
quotient[31] <= protect_quotient[31].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= protect_remainder[0].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= protect_remainder[1].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= protect_remainder[2].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= protect_remainder[3].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= protect_remainder[4].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= protect_remainder[5].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= protect_remainder[6].DB_MAX_OUTPUT_PORT_TYPE


|KS|dds_top:U4|squ_wave:U4_4|D_DUTY:D_DUTY_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_ens:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider
denominator[0] => add_sub_7pc:add_sub_0.datab[0]
denominator[0] => add_sub_8pc:add_sub_1.datab[0]
denominator[0] => op_11.IN8
denominator[0] => op_22.IN10
denominator[0] => op_25.IN12
denominator[0] => op_26.IN14
denominator[0] => op_27.IN16
denominator[0] => op_28.IN18
denominator[0] => op_29.IN18
denominator[0] => op_30.IN18
denominator[0] => op_1.IN18
denominator[0] => op_2.IN18
denominator[0] => op_3.IN18
denominator[0] => op_4.IN18
denominator[0] => op_5.IN18
denominator[0] => op_6.IN18
denominator[0] => op_7.IN18
denominator[0] => op_8.IN18
denominator[0] => op_9.IN18
denominator[0] => op_10.IN18
denominator[0] => op_12.IN18
denominator[0] => op_13.IN18
denominator[0] => op_14.IN18
denominator[0] => op_15.IN18
denominator[0] => op_16.IN18
denominator[0] => op_17.IN18
denominator[0] => op_18.IN18
denominator[0] => op_19.IN18
denominator[0] => op_20.IN18
denominator[0] => op_21.IN18
denominator[0] => op_23.IN18
denominator[0] => op_24.IN18
denominator[1] => sel[0].IN1
denominator[1] => add_sub_8pc:add_sub_1.datab[1]
denominator[1] => sel[7].IN1
denominator[1] => sel[14].IN1
denominator[1] => op_11.IN6
denominator[1] => sel[21].IN1
denominator[1] => op_22.IN8
denominator[1] => sel[28].IN1
denominator[1] => op_25.IN10
denominator[1] => sel[35].IN1
denominator[1] => op_26.IN12
denominator[1] => sel[42].IN1
denominator[1] => op_27.IN14
denominator[1] => sel[49].IN1
denominator[1] => op_28.IN16
denominator[1] => sel[56].IN1
denominator[1] => op_29.IN16
denominator[1] => sel[63].IN1
denominator[1] => op_30.IN16
denominator[1] => sel[70].IN1
denominator[1] => op_1.IN16
denominator[1] => sel[77].IN1
denominator[1] => op_2.IN16
denominator[1] => sel[84].IN1
denominator[1] => op_3.IN16
denominator[1] => sel[91].IN1
denominator[1] => op_4.IN16
denominator[1] => sel[98].IN1
denominator[1] => op_5.IN16
denominator[1] => sel[105].IN1
denominator[1] => op_6.IN16
denominator[1] => sel[112].IN1
denominator[1] => op_7.IN16
denominator[1] => sel[119].IN1
denominator[1] => op_8.IN16
denominator[1] => sel[126].IN1
denominator[1] => op_9.IN16
denominator[1] => sel[133].IN1
denominator[1] => op_10.IN16
denominator[1] => sel[140].IN1
denominator[1] => op_12.IN16
denominator[1] => sel[147].IN1
denominator[1] => op_13.IN16
denominator[1] => sel[154].IN1
denominator[1] => op_14.IN16
denominator[1] => sel[161].IN1
denominator[1] => op_15.IN16
denominator[1] => sel[168].IN1
denominator[1] => op_16.IN16
denominator[1] => sel[175].IN1
denominator[1] => op_17.IN16
denominator[1] => sel[182].IN1
denominator[1] => op_18.IN16
denominator[1] => sel[189].IN1
denominator[1] => op_19.IN16
denominator[1] => sel[196].IN1
denominator[1] => op_20.IN16
denominator[1] => sel[203].IN1
denominator[1] => op_21.IN16
denominator[1] => sel[210].IN1
denominator[1] => op_23.IN16
denominator[1] => sel[217].IN1
denominator[1] => op_24.IN16
denominator[1] => sel[224].IN1
denominator[2] => sel[1].IN1
denominator[2] => sel[8].IN1
denominator[2] => sel[15].IN1
denominator[2] => op_11.IN4
denominator[2] => sel[22].IN1
denominator[2] => op_22.IN6
denominator[2] => sel[29].IN1
denominator[2] => op_25.IN8
denominator[2] => sel[36].IN1
denominator[2] => op_26.IN10
denominator[2] => sel[43].IN1
denominator[2] => op_27.IN12
denominator[2] => sel[50].IN1
denominator[2] => op_28.IN14
denominator[2] => sel[57].IN1
denominator[2] => op_29.IN14
denominator[2] => sel[64].IN1
denominator[2] => op_30.IN14
denominator[2] => sel[71].IN1
denominator[2] => op_1.IN14
denominator[2] => sel[78].IN1
denominator[2] => op_2.IN14
denominator[2] => sel[85].IN1
denominator[2] => op_3.IN14
denominator[2] => sel[92].IN1
denominator[2] => op_4.IN14
denominator[2] => sel[99].IN1
denominator[2] => op_5.IN14
denominator[2] => sel[106].IN1
denominator[2] => op_6.IN14
denominator[2] => sel[113].IN1
denominator[2] => op_7.IN14
denominator[2] => sel[120].IN1
denominator[2] => op_8.IN14
denominator[2] => sel[127].IN1
denominator[2] => op_9.IN14
denominator[2] => sel[134].IN1
denominator[2] => op_10.IN14
denominator[2] => sel[141].IN1
denominator[2] => op_12.IN14
denominator[2] => sel[148].IN1
denominator[2] => op_13.IN14
denominator[2] => sel[155].IN1
denominator[2] => op_14.IN14
denominator[2] => sel[162].IN1
denominator[2] => op_15.IN14
denominator[2] => sel[169].IN1
denominator[2] => op_16.IN14
denominator[2] => sel[176].IN1
denominator[2] => op_17.IN14
denominator[2] => sel[183].IN1
denominator[2] => op_18.IN14
denominator[2] => sel[190].IN1
denominator[2] => op_19.IN14
denominator[2] => sel[197].IN1
denominator[2] => op_20.IN14
denominator[2] => sel[204].IN1
denominator[2] => op_21.IN14
denominator[2] => sel[211].IN1
denominator[2] => op_23.IN14
denominator[2] => sel[218].IN1
denominator[2] => op_24.IN14
denominator[2] => sel[225].IN1
denominator[3] => sel[2].IN1
denominator[3] => sel[9].IN1
denominator[3] => sel[16].IN1
denominator[3] => sel[23].IN1
denominator[3] => op_22.IN4
denominator[3] => sel[30].IN1
denominator[3] => op_25.IN6
denominator[3] => sel[37].IN1
denominator[3] => op_26.IN8
denominator[3] => sel[44].IN1
denominator[3] => op_27.IN10
denominator[3] => sel[51].IN1
denominator[3] => op_28.IN12
denominator[3] => sel[58].IN1
denominator[3] => op_29.IN12
denominator[3] => sel[65].IN1
denominator[3] => op_30.IN12
denominator[3] => sel[72].IN1
denominator[3] => op_1.IN12
denominator[3] => sel[79].IN1
denominator[3] => op_2.IN12
denominator[3] => sel[86].IN1
denominator[3] => op_3.IN12
denominator[3] => sel[93].IN1
denominator[3] => op_4.IN12
denominator[3] => sel[100].IN1
denominator[3] => op_5.IN12
denominator[3] => sel[107].IN1
denominator[3] => op_6.IN12
denominator[3] => sel[114].IN1
denominator[3] => op_7.IN12
denominator[3] => sel[121].IN1
denominator[3] => op_8.IN12
denominator[3] => sel[128].IN1
denominator[3] => op_9.IN12
denominator[3] => sel[135].IN1
denominator[3] => op_10.IN12
denominator[3] => sel[142].IN1
denominator[3] => op_12.IN12
denominator[3] => sel[149].IN1
denominator[3] => op_13.IN12
denominator[3] => sel[156].IN1
denominator[3] => op_14.IN12
denominator[3] => sel[163].IN1
denominator[3] => op_15.IN12
denominator[3] => sel[170].IN1
denominator[3] => op_16.IN12
denominator[3] => sel[177].IN1
denominator[3] => op_17.IN12
denominator[3] => sel[184].IN1
denominator[3] => op_18.IN12
denominator[3] => sel[191].IN1
denominator[3] => op_19.IN12
denominator[3] => sel[198].IN1
denominator[3] => op_20.IN12
denominator[3] => sel[205].IN1
denominator[3] => op_21.IN12
denominator[3] => sel[212].IN1
denominator[3] => op_23.IN12
denominator[3] => sel[219].IN1
denominator[3] => op_24.IN12
denominator[3] => sel[226].IN1
denominator[4] => sel[3].IN1
denominator[4] => sel[10].IN1
denominator[4] => sel[17].IN1
denominator[4] => sel[24].IN1
denominator[4] => sel[31].IN1
denominator[4] => op_25.IN4
denominator[4] => sel[38].IN1
denominator[4] => op_26.IN6
denominator[4] => sel[45].IN1
denominator[4] => op_27.IN8
denominator[4] => sel[52].IN1
denominator[4] => op_28.IN10
denominator[4] => sel[59].IN1
denominator[4] => op_29.IN10
denominator[4] => sel[66].IN1
denominator[4] => op_30.IN10
denominator[4] => sel[73].IN1
denominator[4] => op_1.IN10
denominator[4] => sel[80].IN1
denominator[4] => op_2.IN10
denominator[4] => sel[87].IN1
denominator[4] => op_3.IN10
denominator[4] => sel[94].IN1
denominator[4] => op_4.IN10
denominator[4] => sel[101].IN1
denominator[4] => op_5.IN10
denominator[4] => sel[108].IN1
denominator[4] => op_6.IN10
denominator[4] => sel[115].IN1
denominator[4] => op_7.IN10
denominator[4] => sel[122].IN1
denominator[4] => op_8.IN10
denominator[4] => sel[129].IN1
denominator[4] => op_9.IN10
denominator[4] => sel[136].IN1
denominator[4] => op_10.IN10
denominator[4] => sel[143].IN1
denominator[4] => op_12.IN10
denominator[4] => sel[150].IN1
denominator[4] => op_13.IN10
denominator[4] => sel[157].IN1
denominator[4] => op_14.IN10
denominator[4] => sel[164].IN1
denominator[4] => op_15.IN10
denominator[4] => sel[171].IN1
denominator[4] => op_16.IN10
denominator[4] => sel[178].IN1
denominator[4] => op_17.IN10
denominator[4] => sel[185].IN1
denominator[4] => op_18.IN10
denominator[4] => sel[192].IN1
denominator[4] => op_19.IN10
denominator[4] => sel[199].IN1
denominator[4] => op_20.IN10
denominator[4] => sel[206].IN1
denominator[4] => op_21.IN10
denominator[4] => sel[213].IN1
denominator[4] => op_23.IN10
denominator[4] => sel[220].IN1
denominator[4] => op_24.IN10
denominator[4] => sel[227].IN1
denominator[5] => sel[4].IN1
denominator[5] => sel[11].IN1
denominator[5] => sel[18].IN1
denominator[5] => sel[25].IN1
denominator[5] => sel[32].IN1
denominator[5] => sel[39].IN1
denominator[5] => op_26.IN4
denominator[5] => sel[46].IN1
denominator[5] => op_27.IN6
denominator[5] => sel[53].IN1
denominator[5] => op_28.IN8
denominator[5] => sel[60].IN1
denominator[5] => op_29.IN8
denominator[5] => sel[67].IN1
denominator[5] => op_30.IN8
denominator[5] => sel[74].IN1
denominator[5] => op_1.IN8
denominator[5] => sel[81].IN1
denominator[5] => op_2.IN8
denominator[5] => sel[88].IN1
denominator[5] => op_3.IN8
denominator[5] => sel[95].IN1
denominator[5] => op_4.IN8
denominator[5] => sel[102].IN1
denominator[5] => op_5.IN8
denominator[5] => sel[109].IN1
denominator[5] => op_6.IN8
denominator[5] => sel[116].IN1
denominator[5] => op_7.IN8
denominator[5] => sel[123].IN1
denominator[5] => op_8.IN8
denominator[5] => sel[130].IN1
denominator[5] => op_9.IN8
denominator[5] => sel[137].IN1
denominator[5] => op_10.IN8
denominator[5] => sel[144].IN1
denominator[5] => op_12.IN8
denominator[5] => sel[151].IN1
denominator[5] => op_13.IN8
denominator[5] => sel[158].IN1
denominator[5] => op_14.IN8
denominator[5] => sel[165].IN1
denominator[5] => op_15.IN8
denominator[5] => sel[172].IN1
denominator[5] => op_16.IN8
denominator[5] => sel[179].IN1
denominator[5] => op_17.IN8
denominator[5] => sel[186].IN1
denominator[5] => op_18.IN8
denominator[5] => sel[193].IN1
denominator[5] => op_19.IN8
denominator[5] => sel[200].IN1
denominator[5] => op_20.IN8
denominator[5] => sel[207].IN1
denominator[5] => op_21.IN8
denominator[5] => sel[214].IN1
denominator[5] => op_23.IN8
denominator[5] => sel[221].IN1
denominator[5] => op_24.IN8
denominator[5] => sel[228].IN1
denominator[6] => sel[5].IN1
denominator[6] => sel[12].IN1
denominator[6] => sel[19].IN1
denominator[6] => sel[26].IN1
denominator[6] => sel[33].IN1
denominator[6] => sel[40].IN1
denominator[6] => sel[47].IN1
denominator[6] => op_27.IN4
denominator[6] => sel[54].IN1
denominator[6] => op_28.IN6
denominator[6] => sel[61].IN1
denominator[6] => op_29.IN6
denominator[6] => sel[68].IN1
denominator[6] => op_30.IN6
denominator[6] => sel[75].IN1
denominator[6] => op_1.IN6
denominator[6] => sel[82].IN1
denominator[6] => op_2.IN6
denominator[6] => sel[89].IN1
denominator[6] => op_3.IN6
denominator[6] => sel[96].IN1
denominator[6] => op_4.IN6
denominator[6] => sel[103].IN1
denominator[6] => op_5.IN6
denominator[6] => sel[110].IN1
denominator[6] => op_6.IN6
denominator[6] => sel[117].IN1
denominator[6] => op_7.IN6
denominator[6] => sel[124].IN1
denominator[6] => op_8.IN6
denominator[6] => sel[131].IN1
denominator[6] => op_9.IN6
denominator[6] => sel[138].IN1
denominator[6] => op_10.IN6
denominator[6] => sel[145].IN1
denominator[6] => op_12.IN6
denominator[6] => sel[152].IN1
denominator[6] => op_13.IN6
denominator[6] => sel[159].IN1
denominator[6] => op_14.IN6
denominator[6] => sel[166].IN1
denominator[6] => op_15.IN6
denominator[6] => sel[173].IN1
denominator[6] => op_16.IN6
denominator[6] => sel[180].IN1
denominator[6] => op_17.IN6
denominator[6] => sel[187].IN1
denominator[6] => op_18.IN6
denominator[6] => sel[194].IN1
denominator[6] => op_19.IN6
denominator[6] => sel[201].IN1
denominator[6] => op_20.IN6
denominator[6] => sel[208].IN1
denominator[6] => op_21.IN6
denominator[6] => sel[215].IN1
denominator[6] => op_23.IN6
denominator[6] => sel[222].IN1
denominator[6] => op_24.IN6
denominator[6] => sel[229].IN1
numerator[0] => StageOut[248].IN0
numerator[0] => op_24.IN17
numerator[1] => StageOut[240].IN0
numerator[1] => op_23.IN17
numerator[2] => StageOut[232].IN0
numerator[2] => op_21.IN17
numerator[3] => StageOut[224].IN0
numerator[3] => op_20.IN17
numerator[4] => StageOut[216].IN0
numerator[4] => op_19.IN17
numerator[5] => StageOut[208].IN0
numerator[5] => op_18.IN17
numerator[6] => StageOut[200].IN0
numerator[6] => op_17.IN17
numerator[7] => StageOut[192].IN0
numerator[7] => op_16.IN17
numerator[8] => StageOut[184].IN0
numerator[8] => op_15.IN17
numerator[9] => StageOut[176].IN0
numerator[9] => op_14.IN17
numerator[10] => StageOut[168].IN0
numerator[10] => op_13.IN17
numerator[11] => StageOut[160].IN0
numerator[11] => op_12.IN17
numerator[12] => StageOut[152].IN0
numerator[12] => op_10.IN17
numerator[13] => StageOut[144].IN0
numerator[13] => op_9.IN17
numerator[14] => StageOut[136].IN0
numerator[14] => op_8.IN17
numerator[15] => StageOut[128].IN0
numerator[15] => op_7.IN17
numerator[16] => StageOut[120].IN0
numerator[16] => op_6.IN17
numerator[17] => StageOut[112].IN0
numerator[17] => op_5.IN17
numerator[18] => StageOut[104].IN0
numerator[18] => op_4.IN17
numerator[19] => StageOut[96].IN0
numerator[19] => op_3.IN17
numerator[20] => StageOut[88].IN0
numerator[20] => op_2.IN17
numerator[21] => StageOut[80].IN0
numerator[21] => op_1.IN17
numerator[22] => StageOut[72].IN0
numerator[22] => op_30.IN17
numerator[23] => StageOut[64].IN0
numerator[23] => op_29.IN17
numerator[24] => StageOut[56].IN0
numerator[24] => op_28.IN17
numerator[25] => StageOut[48].IN0
numerator[25] => op_27.IN15
numerator[26] => StageOut[40].IN0
numerator[26] => op_26.IN13
numerator[27] => StageOut[32].IN0
numerator[27] => op_25.IN11
numerator[28] => StageOut[24].IN0
numerator[28] => op_22.IN9
numerator[29] => StageOut[16].IN0
numerator[29] => op_11.IN7
numerator[30] => add_sub_8pc:add_sub_1.dataa[0]
numerator[30] => StageOut[8].IN0
numerator[31] => add_sub_7pc:add_sub_0.dataa[0]
numerator[31] => StageOut[0].IN0
quotient[0] <= quotient_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= quotient_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= quotient_tmp[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= quotient_tmp[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= quotient_tmp[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= quotient_tmp[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= quotient_tmp[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= quotient_tmp[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= quotient_tmp[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= quotient_tmp[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= quotient_tmp[17].DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= quotient_tmp[18].DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= quotient_tmp[19].DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= quotient_tmp[20].DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= quotient_tmp[21].DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= quotient_tmp[22].DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= quotient_tmp[23].DB_MAX_OUTPUT_PORT_TYPE
quotient[24] <= quotient_tmp[24].DB_MAX_OUTPUT_PORT_TYPE
quotient[25] <= quotient_tmp[25].DB_MAX_OUTPUT_PORT_TYPE
quotient[26] <= quotient_tmp[26].DB_MAX_OUTPUT_PORT_TYPE
quotient[27] <= quotient_tmp[27].DB_MAX_OUTPUT_PORT_TYPE
quotient[28] <= quotient_tmp[28].DB_MAX_OUTPUT_PORT_TYPE
quotient[29] <= quotient_tmp[29].DB_MAX_OUTPUT_PORT_TYPE
quotient[30] <= quotient_tmp[30].DB_MAX_OUTPUT_PORT_TYPE
quotient[31] <= quotient_tmp[31].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= StageOut[248].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= StageOut[249].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= StageOut[250].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= StageOut[251].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= StageOut[252].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= StageOut[253].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= StageOut[254].DB_MAX_OUTPUT_PORT_TYPE


|KS|dds_top:U4|squ_wave:U4_4|D_DUTY:D_DUTY_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_ens:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_7pc:add_sub_0
cout <= carry_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
datab[0] => datab_node[0].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE


|KS|dds_top:U4|squ_wave:U4_4|D_DUTY:D_DUTY_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_ens:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_8pc:add_sub_1
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
dataa[1] => carry_eqn[1].IN0
dataa[1] => _.IN0
dataa[1] => sum_eqn[1].IN0
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|KS|dds_top:U4|sin_wave:U4_3
clk => clk.IN2
rst => rst.IN1
frq[0] => frq[0].IN1
frq[1] => frq[1].IN1
frq[2] => frq[2].IN1
frq[3] => frq[3].IN1
frq[4] => frq[4].IN1
frq[5] => frq[5].IN1
frq[6] => frq[6].IN1
frq[7] => frq[7].IN1
frq[8] => frq[8].IN1
frq[9] => frq[9].IN1
frq[10] => frq[10].IN1
frq[11] => frq[11].IN1
frq[12] => frq[12].IN1
frq[13] => frq[13].IN1
frq[14] => frq[14].IN1
frq[15] => frq[15].IN1
frq[16] => frq[16].IN1
frq[17] => frq[17].IN1
frq[18] => frq[18].IN1
frq[19] => frq[19].IN1
frq[20] => frq[20].IN1
frq[21] => frq[21].IN1
frq[22] => frq[22].IN1
frq[23] => frq[23].IN1
frq[24] => frq[24].IN1
frq[25] => frq[25].IN1
frq[26] => frq[26].IN1
frq[27] => frq[27].IN1
frq[28] => frq[28].IN1
frq[29] => frq[29].IN1
pha[0] => pha[0].IN1
pha[1] => pha[1].IN1
pha[2] => pha[2].IN1
pha[3] => pha[3].IN1
pha[4] => pha[4].IN1
pha[5] => pha[5].IN1
pha[6] => pha[6].IN1
pha[7] => pha[7].IN1
pha[8] => pha[8].IN1
pha[9] => pha[9].IN1
pha[10] => pha[10].IN1
pha[11] => pha[11].IN1
pha[12] => pha[12].IN1
pha[13] => pha[13].IN1
pha[14] => pha[14].IN1
pha[15] => pha[15].IN1
pha[16] => pha[16].IN1
pha[17] => pha[17].IN1
pha[18] => pha[18].IN1
pha[19] => pha[19].IN1
pha[20] => pha[20].IN1
pha[21] => pha[21].IN1
pha[22] => pha[22].IN1
pha[23] => pha[23].IN1
pha[24] => pha[24].IN1
pha[25] => pha[25].IN1
pha[26] => pha[26].IN1
pha[27] => pha[27].IN1
pha[28] => pha[28].IN1
pha[29] => pha[29].IN1
pha[30] => pha[30].IN1
pha[31] => pha[31].IN1
pha[32] => pha[32].IN1
sin_data[0] <= sin_rom:U4_3_2.q
sin_data[1] <= sin_rom:U4_3_2.q
sin_data[2] <= sin_rom:U4_3_2.q
sin_data[3] <= sin_rom:U4_3_2.q
sin_data[4] <= sin_rom:U4_3_2.q
sin_data[5] <= sin_rom:U4_3_2.q
sin_data[6] <= sin_rom:U4_3_2.q
sin_data[7] <= sin_rom:U4_3_2.q


|KS|dds_top:U4|sin_wave:U4_3|addr_gen:U4_3_1
clk => frq_sum[0].CLK
clk => frq_sum[1].CLK
clk => frq_sum[2].CLK
clk => frq_sum[3].CLK
clk => frq_sum[4].CLK
clk => frq_sum[5].CLK
clk => frq_sum[6].CLK
clk => frq_sum[7].CLK
clk => frq_sum[8].CLK
clk => frq_sum[9].CLK
clk => frq_sum[10].CLK
clk => frq_sum[11].CLK
clk => frq_sum[12].CLK
clk => frq_sum[13].CLK
clk => frq_sum[14].CLK
clk => frq_sum[15].CLK
clk => frq_sum[16].CLK
clk => frq_sum[17].CLK
clk => frq_sum[18].CLK
clk => frq_sum[19].CLK
clk => frq_sum[20].CLK
clk => frq_sum[21].CLK
clk => frq_sum[22].CLK
clk => frq_sum[23].CLK
clk => frq_sum[24].CLK
clk => frq_sum[25].CLK
clk => frq_sum[26].CLK
clk => frq_sum[27].CLK
clk => frq_sum[28].CLK
clk => frq_sum[29].CLK
clk => frq_sum[30].CLK
clk => frq_sum[31].CLK
rst => frq_sum[0].ACLR
rst => frq_sum[1].ACLR
rst => frq_sum[2].ACLR
rst => frq_sum[3].ACLR
rst => frq_sum[4].ACLR
rst => frq_sum[5].ACLR
rst => frq_sum[6].ACLR
rst => frq_sum[7].ACLR
rst => frq_sum[8].ACLR
rst => frq_sum[9].ACLR
rst => frq_sum[10].ACLR
rst => frq_sum[11].ACLR
rst => frq_sum[12].ACLR
rst => frq_sum[13].ACLR
rst => frq_sum[14].ACLR
rst => frq_sum[15].ACLR
rst => frq_sum[16].ACLR
rst => frq_sum[17].ACLR
rst => frq_sum[18].ACLR
rst => frq_sum[19].ACLR
rst => frq_sum[20].ACLR
rst => frq_sum[21].ACLR
rst => frq_sum[22].ACLR
rst => frq_sum[23].ACLR
rst => frq_sum[24].ACLR
rst => frq_sum[25].ACLR
rst => frq_sum[26].ACLR
rst => frq_sum[27].ACLR
rst => frq_sum[28].ACLR
rst => frq_sum[29].ACLR
rst => frq_sum[30].ACLR
rst => frq_sum[31].ACLR
frq[0] => Add0.IN32
frq[1] => Add0.IN31
frq[2] => Add0.IN30
frq[3] => Add0.IN29
frq[4] => Add0.IN28
frq[5] => Add0.IN27
frq[6] => Add0.IN26
frq[7] => Add0.IN25
frq[8] => Add0.IN24
frq[9] => Add0.IN23
frq[10] => Add0.IN22
frq[11] => Add0.IN21
frq[12] => Add0.IN20
frq[13] => Add0.IN19
frq[14] => Add0.IN18
frq[15] => Add0.IN17
frq[16] => Add0.IN16
frq[17] => Add0.IN15
frq[18] => Add0.IN14
frq[19] => Add0.IN13
frq[20] => Add0.IN12
frq[21] => Add0.IN11
frq[22] => Add0.IN10
frq[23] => Add0.IN9
frq[24] => Add0.IN8
frq[25] => Add0.IN7
frq[26] => Add0.IN6
frq[27] => Add0.IN5
frq[28] => Add0.IN4
frq[29] => Add0.IN3
pha[0] => ~NO_FANOUT~
pha[1] => ~NO_FANOUT~
pha[2] => ~NO_FANOUT~
pha[3] => ~NO_FANOUT~
pha[4] => ~NO_FANOUT~
pha[5] => ~NO_FANOUT~
pha[6] => ~NO_FANOUT~
pha[7] => ~NO_FANOUT~
pha[8] => ~NO_FANOUT~
pha[9] => ~NO_FANOUT~
pha[10] => ~NO_FANOUT~
pha[11] => ~NO_FANOUT~
pha[12] => ~NO_FANOUT~
pha[13] => ~NO_FANOUT~
pha[14] => ~NO_FANOUT~
pha[15] => ~NO_FANOUT~
pha[16] => ~NO_FANOUT~
pha[17] => ~NO_FANOUT~
pha[18] => ~NO_FANOUT~
pha[19] => ~NO_FANOUT~
pha[20] => ~NO_FANOUT~
pha[21] => ~NO_FANOUT~
pha[22] => Add1.IN10
pha[23] => Add1.IN9
pha[24] => Add1.IN8
pha[25] => Add1.IN7
pha[26] => Add1.IN6
pha[27] => Add1.IN5
pha[28] => Add1.IN4
pha[29] => Add1.IN3
pha[30] => Add1.IN2
pha[31] => Add1.IN1
addr[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|KS|dds_top:U4|sin_wave:U4_3|sin_rom:U4_3_2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
rden => rden.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|KS|dds_top:U4|sin_wave:U4_3|sin_rom:U4_3_2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => altsyncram_prb1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_prb1:auto_generated.address_a[0]
address_a[1] => altsyncram_prb1:auto_generated.address_a[1]
address_a[2] => altsyncram_prb1:auto_generated.address_a[2]
address_a[3] => altsyncram_prb1:auto_generated.address_a[3]
address_a[4] => altsyncram_prb1:auto_generated.address_a[4]
address_a[5] => altsyncram_prb1:auto_generated.address_a[5]
address_a[6] => altsyncram_prb1:auto_generated.address_a[6]
address_a[7] => altsyncram_prb1:auto_generated.address_a[7]
address_a[8] => altsyncram_prb1:auto_generated.address_a[8]
address_a[9] => altsyncram_prb1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_prb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_prb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_prb1:auto_generated.q_a[1]
q_a[2] <= altsyncram_prb1:auto_generated.q_a[2]
q_a[3] <= altsyncram_prb1:auto_generated.q_a[3]
q_a[4] <= altsyncram_prb1:auto_generated.q_a[4]
q_a[5] <= altsyncram_prb1:auto_generated.q_a[5]
q_a[6] <= altsyncram_prb1:auto_generated.q_a[6]
q_a[7] <= altsyncram_prb1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|KS|dds_top:U4|sin_wave:U4_3|sin_rom:U4_3_2|altsyncram:altsyncram_component|altsyncram_prb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => rden_a_store.CLK
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
rden_a => ram_block1a0.IN1
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => rden_a_store.DATAIN


|KS|dds_top:U4|up_xie_wave:U4_5
clk => clk.IN2
rst => rst.IN1
frq[0] => frq[0].IN1
frq[1] => frq[1].IN1
frq[2] => frq[2].IN1
frq[3] => frq[3].IN1
frq[4] => frq[4].IN1
frq[5] => frq[5].IN1
frq[6] => frq[6].IN1
frq[7] => frq[7].IN1
frq[8] => frq[8].IN1
frq[9] => frq[9].IN1
frq[10] => frq[10].IN1
frq[11] => frq[11].IN1
frq[12] => frq[12].IN1
frq[13] => frq[13].IN1
frq[14] => frq[14].IN1
frq[15] => frq[15].IN1
frq[16] => frq[16].IN1
frq[17] => frq[17].IN1
frq[18] => frq[18].IN1
frq[19] => frq[19].IN1
frq[20] => frq[20].IN1
frq[21] => frq[21].IN1
frq[22] => frq[22].IN1
frq[23] => frq[23].IN1
frq[24] => frq[24].IN1
frq[25] => frq[25].IN1
frq[26] => frq[26].IN1
frq[27] => frq[27].IN1
frq[28] => frq[28].IN1
frq[29] => frq[29].IN1
pha[0] => pha[0].IN1
pha[1] => pha[1].IN1
pha[2] => pha[2].IN1
pha[3] => pha[3].IN1
pha[4] => pha[4].IN1
pha[5] => pha[5].IN1
pha[6] => pha[6].IN1
pha[7] => pha[7].IN1
pha[8] => pha[8].IN1
pha[9] => pha[9].IN1
pha[10] => pha[10].IN1
pha[11] => pha[11].IN1
pha[12] => pha[12].IN1
pha[13] => pha[13].IN1
pha[14] => pha[14].IN1
pha[15] => pha[15].IN1
pha[16] => pha[16].IN1
pha[17] => pha[17].IN1
pha[18] => pha[18].IN1
pha[19] => pha[19].IN1
pha[20] => pha[20].IN1
pha[21] => pha[21].IN1
pha[22] => pha[22].IN1
pha[23] => pha[23].IN1
pha[24] => pha[24].IN1
pha[25] => pha[25].IN1
pha[26] => pha[26].IN1
pha[27] => pha[27].IN1
pha[28] => pha[28].IN1
pha[29] => pha[29].IN1
pha[30] => pha[30].IN1
pha[31] => pha[31].IN1
pha[32] => pha[32].IN1
up_xie_data[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
up_xie_data[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
up_xie_data[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
up_xie_data[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
up_xie_data[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
up_xie_data[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
up_xie_data[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
up_xie_data[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|KS|dds_top:U4|up_xie_wave:U4_5|addr_gen:U4_5_1
clk => frq_sum[0].CLK
clk => frq_sum[1].CLK
clk => frq_sum[2].CLK
clk => frq_sum[3].CLK
clk => frq_sum[4].CLK
clk => frq_sum[5].CLK
clk => frq_sum[6].CLK
clk => frq_sum[7].CLK
clk => frq_sum[8].CLK
clk => frq_sum[9].CLK
clk => frq_sum[10].CLK
clk => frq_sum[11].CLK
clk => frq_sum[12].CLK
clk => frq_sum[13].CLK
clk => frq_sum[14].CLK
clk => frq_sum[15].CLK
clk => frq_sum[16].CLK
clk => frq_sum[17].CLK
clk => frq_sum[18].CLK
clk => frq_sum[19].CLK
clk => frq_sum[20].CLK
clk => frq_sum[21].CLK
clk => frq_sum[22].CLK
clk => frq_sum[23].CLK
clk => frq_sum[24].CLK
clk => frq_sum[25].CLK
clk => frq_sum[26].CLK
clk => frq_sum[27].CLK
clk => frq_sum[28].CLK
clk => frq_sum[29].CLK
clk => frq_sum[30].CLK
clk => frq_sum[31].CLK
rst => frq_sum[0].ACLR
rst => frq_sum[1].ACLR
rst => frq_sum[2].ACLR
rst => frq_sum[3].ACLR
rst => frq_sum[4].ACLR
rst => frq_sum[5].ACLR
rst => frq_sum[6].ACLR
rst => frq_sum[7].ACLR
rst => frq_sum[8].ACLR
rst => frq_sum[9].ACLR
rst => frq_sum[10].ACLR
rst => frq_sum[11].ACLR
rst => frq_sum[12].ACLR
rst => frq_sum[13].ACLR
rst => frq_sum[14].ACLR
rst => frq_sum[15].ACLR
rst => frq_sum[16].ACLR
rst => frq_sum[17].ACLR
rst => frq_sum[18].ACLR
rst => frq_sum[19].ACLR
rst => frq_sum[20].ACLR
rst => frq_sum[21].ACLR
rst => frq_sum[22].ACLR
rst => frq_sum[23].ACLR
rst => frq_sum[24].ACLR
rst => frq_sum[25].ACLR
rst => frq_sum[26].ACLR
rst => frq_sum[27].ACLR
rst => frq_sum[28].ACLR
rst => frq_sum[29].ACLR
rst => frq_sum[30].ACLR
rst => frq_sum[31].ACLR
frq[0] => Add0.IN32
frq[1] => Add0.IN31
frq[2] => Add0.IN30
frq[3] => Add0.IN29
frq[4] => Add0.IN28
frq[5] => Add0.IN27
frq[6] => Add0.IN26
frq[7] => Add0.IN25
frq[8] => Add0.IN24
frq[9] => Add0.IN23
frq[10] => Add0.IN22
frq[11] => Add0.IN21
frq[12] => Add0.IN20
frq[13] => Add0.IN19
frq[14] => Add0.IN18
frq[15] => Add0.IN17
frq[16] => Add0.IN16
frq[17] => Add0.IN15
frq[18] => Add0.IN14
frq[19] => Add0.IN13
frq[20] => Add0.IN12
frq[21] => Add0.IN11
frq[22] => Add0.IN10
frq[23] => Add0.IN9
frq[24] => Add0.IN8
frq[25] => Add0.IN7
frq[26] => Add0.IN6
frq[27] => Add0.IN5
frq[28] => Add0.IN4
frq[29] => Add0.IN3
pha[0] => ~NO_FANOUT~
pha[1] => ~NO_FANOUT~
pha[2] => ~NO_FANOUT~
pha[3] => ~NO_FANOUT~
pha[4] => ~NO_FANOUT~
pha[5] => ~NO_FANOUT~
pha[6] => ~NO_FANOUT~
pha[7] => ~NO_FANOUT~
pha[8] => ~NO_FANOUT~
pha[9] => ~NO_FANOUT~
pha[10] => ~NO_FANOUT~
pha[11] => ~NO_FANOUT~
pha[12] => ~NO_FANOUT~
pha[13] => ~NO_FANOUT~
pha[14] => ~NO_FANOUT~
pha[15] => ~NO_FANOUT~
pha[16] => ~NO_FANOUT~
pha[17] => ~NO_FANOUT~
pha[18] => ~NO_FANOUT~
pha[19] => ~NO_FANOUT~
pha[20] => ~NO_FANOUT~
pha[21] => ~NO_FANOUT~
pha[22] => Add1.IN10
pha[23] => Add1.IN9
pha[24] => Add1.IN8
pha[25] => Add1.IN7
pha[26] => Add1.IN6
pha[27] => Add1.IN5
pha[28] => Add1.IN4
pha[29] => Add1.IN3
pha[30] => Add1.IN2
pha[31] => Add1.IN1
addr[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|KS|dds_top:U4|up_xie_wave:U4_5|upxie_rom:U4_5_2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
rden => rden.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|KS|dds_top:U4|up_xie_wave:U4_5|upxie_rom:U4_5_2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => altsyncram_r9c1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_r9c1:auto_generated.address_a[0]
address_a[1] => altsyncram_r9c1:auto_generated.address_a[1]
address_a[2] => altsyncram_r9c1:auto_generated.address_a[2]
address_a[3] => altsyncram_r9c1:auto_generated.address_a[3]
address_a[4] => altsyncram_r9c1:auto_generated.address_a[4]
address_a[5] => altsyncram_r9c1:auto_generated.address_a[5]
address_a[6] => altsyncram_r9c1:auto_generated.address_a[6]
address_a[7] => altsyncram_r9c1:auto_generated.address_a[7]
address_a[8] => altsyncram_r9c1:auto_generated.address_a[8]
address_a[9] => altsyncram_r9c1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_r9c1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_r9c1:auto_generated.q_a[0]
q_a[1] <= altsyncram_r9c1:auto_generated.q_a[1]
q_a[2] <= altsyncram_r9c1:auto_generated.q_a[2]
q_a[3] <= altsyncram_r9c1:auto_generated.q_a[3]
q_a[4] <= altsyncram_r9c1:auto_generated.q_a[4]
q_a[5] <= altsyncram_r9c1:auto_generated.q_a[5]
q_a[6] <= altsyncram_r9c1:auto_generated.q_a[6]
q_a[7] <= altsyncram_r9c1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|KS|dds_top:U4|up_xie_wave:U4_5|upxie_rom:U4_5_2|altsyncram:altsyncram_component|altsyncram_r9c1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => rden_a_store.CLK
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
rden_a => ram_block1a0.IN1
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => rden_a_store.DATAIN


|KS|dds_top:U4|down_xie_wave:U4_6
clk => clk.IN2
rst => rst.IN1
frq[0] => frq[0].IN1
frq[1] => frq[1].IN1
frq[2] => frq[2].IN1
frq[3] => frq[3].IN1
frq[4] => frq[4].IN1
frq[5] => frq[5].IN1
frq[6] => frq[6].IN1
frq[7] => frq[7].IN1
frq[8] => frq[8].IN1
frq[9] => frq[9].IN1
frq[10] => frq[10].IN1
frq[11] => frq[11].IN1
frq[12] => frq[12].IN1
frq[13] => frq[13].IN1
frq[14] => frq[14].IN1
frq[15] => frq[15].IN1
frq[16] => frq[16].IN1
frq[17] => frq[17].IN1
frq[18] => frq[18].IN1
frq[19] => frq[19].IN1
frq[20] => frq[20].IN1
frq[21] => frq[21].IN1
frq[22] => frq[22].IN1
frq[23] => frq[23].IN1
frq[24] => frq[24].IN1
frq[25] => frq[25].IN1
frq[26] => frq[26].IN1
frq[27] => frq[27].IN1
frq[28] => frq[28].IN1
frq[29] => frq[29].IN1
pha[0] => pha[0].IN1
pha[1] => pha[1].IN1
pha[2] => pha[2].IN1
pha[3] => pha[3].IN1
pha[4] => pha[4].IN1
pha[5] => pha[5].IN1
pha[6] => pha[6].IN1
pha[7] => pha[7].IN1
pha[8] => pha[8].IN1
pha[9] => pha[9].IN1
pha[10] => pha[10].IN1
pha[11] => pha[11].IN1
pha[12] => pha[12].IN1
pha[13] => pha[13].IN1
pha[14] => pha[14].IN1
pha[15] => pha[15].IN1
pha[16] => pha[16].IN1
pha[17] => pha[17].IN1
pha[18] => pha[18].IN1
pha[19] => pha[19].IN1
pha[20] => pha[20].IN1
pha[21] => pha[21].IN1
pha[22] => pha[22].IN1
pha[23] => pha[23].IN1
pha[24] => pha[24].IN1
pha[25] => pha[25].IN1
pha[26] => pha[26].IN1
pha[27] => pha[27].IN1
pha[28] => pha[28].IN1
pha[29] => pha[29].IN1
pha[30] => pha[30].IN1
pha[31] => pha[31].IN1
pha[32] => pha[32].IN1
down_xie_data[0] <= downxie_rom:U4_6_2.q
down_xie_data[1] <= downxie_rom:U4_6_2.q
down_xie_data[2] <= downxie_rom:U4_6_2.q
down_xie_data[3] <= downxie_rom:U4_6_2.q
down_xie_data[4] <= downxie_rom:U4_6_2.q
down_xie_data[5] <= downxie_rom:U4_6_2.q
down_xie_data[6] <= downxie_rom:U4_6_2.q
down_xie_data[7] <= downxie_rom:U4_6_2.q


|KS|dds_top:U4|down_xie_wave:U4_6|addr_gen:U4_6_1
clk => frq_sum[0].CLK
clk => frq_sum[1].CLK
clk => frq_sum[2].CLK
clk => frq_sum[3].CLK
clk => frq_sum[4].CLK
clk => frq_sum[5].CLK
clk => frq_sum[6].CLK
clk => frq_sum[7].CLK
clk => frq_sum[8].CLK
clk => frq_sum[9].CLK
clk => frq_sum[10].CLK
clk => frq_sum[11].CLK
clk => frq_sum[12].CLK
clk => frq_sum[13].CLK
clk => frq_sum[14].CLK
clk => frq_sum[15].CLK
clk => frq_sum[16].CLK
clk => frq_sum[17].CLK
clk => frq_sum[18].CLK
clk => frq_sum[19].CLK
clk => frq_sum[20].CLK
clk => frq_sum[21].CLK
clk => frq_sum[22].CLK
clk => frq_sum[23].CLK
clk => frq_sum[24].CLK
clk => frq_sum[25].CLK
clk => frq_sum[26].CLK
clk => frq_sum[27].CLK
clk => frq_sum[28].CLK
clk => frq_sum[29].CLK
clk => frq_sum[30].CLK
clk => frq_sum[31].CLK
rst => frq_sum[0].ACLR
rst => frq_sum[1].ACLR
rst => frq_sum[2].ACLR
rst => frq_sum[3].ACLR
rst => frq_sum[4].ACLR
rst => frq_sum[5].ACLR
rst => frq_sum[6].ACLR
rst => frq_sum[7].ACLR
rst => frq_sum[8].ACLR
rst => frq_sum[9].ACLR
rst => frq_sum[10].ACLR
rst => frq_sum[11].ACLR
rst => frq_sum[12].ACLR
rst => frq_sum[13].ACLR
rst => frq_sum[14].ACLR
rst => frq_sum[15].ACLR
rst => frq_sum[16].ACLR
rst => frq_sum[17].ACLR
rst => frq_sum[18].ACLR
rst => frq_sum[19].ACLR
rst => frq_sum[20].ACLR
rst => frq_sum[21].ACLR
rst => frq_sum[22].ACLR
rst => frq_sum[23].ACLR
rst => frq_sum[24].ACLR
rst => frq_sum[25].ACLR
rst => frq_sum[26].ACLR
rst => frq_sum[27].ACLR
rst => frq_sum[28].ACLR
rst => frq_sum[29].ACLR
rst => frq_sum[30].ACLR
rst => frq_sum[31].ACLR
frq[0] => Add0.IN32
frq[1] => Add0.IN31
frq[2] => Add0.IN30
frq[3] => Add0.IN29
frq[4] => Add0.IN28
frq[5] => Add0.IN27
frq[6] => Add0.IN26
frq[7] => Add0.IN25
frq[8] => Add0.IN24
frq[9] => Add0.IN23
frq[10] => Add0.IN22
frq[11] => Add0.IN21
frq[12] => Add0.IN20
frq[13] => Add0.IN19
frq[14] => Add0.IN18
frq[15] => Add0.IN17
frq[16] => Add0.IN16
frq[17] => Add0.IN15
frq[18] => Add0.IN14
frq[19] => Add0.IN13
frq[20] => Add0.IN12
frq[21] => Add0.IN11
frq[22] => Add0.IN10
frq[23] => Add0.IN9
frq[24] => Add0.IN8
frq[25] => Add0.IN7
frq[26] => Add0.IN6
frq[27] => Add0.IN5
frq[28] => Add0.IN4
frq[29] => Add0.IN3
pha[0] => ~NO_FANOUT~
pha[1] => ~NO_FANOUT~
pha[2] => ~NO_FANOUT~
pha[3] => ~NO_FANOUT~
pha[4] => ~NO_FANOUT~
pha[5] => ~NO_FANOUT~
pha[6] => ~NO_FANOUT~
pha[7] => ~NO_FANOUT~
pha[8] => ~NO_FANOUT~
pha[9] => ~NO_FANOUT~
pha[10] => ~NO_FANOUT~
pha[11] => ~NO_FANOUT~
pha[12] => ~NO_FANOUT~
pha[13] => ~NO_FANOUT~
pha[14] => ~NO_FANOUT~
pha[15] => ~NO_FANOUT~
pha[16] => ~NO_FANOUT~
pha[17] => ~NO_FANOUT~
pha[18] => ~NO_FANOUT~
pha[19] => ~NO_FANOUT~
pha[20] => ~NO_FANOUT~
pha[21] => ~NO_FANOUT~
pha[22] => Add1.IN10
pha[23] => Add1.IN9
pha[24] => Add1.IN8
pha[25] => Add1.IN7
pha[26] => Add1.IN6
pha[27] => Add1.IN5
pha[28] => Add1.IN4
pha[29] => Add1.IN3
pha[30] => Add1.IN2
pha[31] => Add1.IN1
addr[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|KS|dds_top:U4|down_xie_wave:U4_6|downxie_rom:U4_6_2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
rden => rden.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|KS|dds_top:U4|down_xie_wave:U4_6|downxie_rom:U4_6_2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => altsyncram_1nc1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1nc1:auto_generated.address_a[0]
address_a[1] => altsyncram_1nc1:auto_generated.address_a[1]
address_a[2] => altsyncram_1nc1:auto_generated.address_a[2]
address_a[3] => altsyncram_1nc1:auto_generated.address_a[3]
address_a[4] => altsyncram_1nc1:auto_generated.address_a[4]
address_a[5] => altsyncram_1nc1:auto_generated.address_a[5]
address_a[6] => altsyncram_1nc1:auto_generated.address_a[6]
address_a[7] => altsyncram_1nc1:auto_generated.address_a[7]
address_a[8] => altsyncram_1nc1:auto_generated.address_a[8]
address_a[9] => altsyncram_1nc1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1nc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1nc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_1nc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_1nc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_1nc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_1nc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_1nc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_1nc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_1nc1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|KS|dds_top:U4|down_xie_wave:U4_6|downxie_rom:U4_6_2|altsyncram:altsyncram_component|altsyncram_1nc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => rden_a_store.CLK
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
rden_a => ram_block1a0.IN1
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => rden_a_store.DATAIN


|KS|dds_top:U4|noise_wave:U4_7
clk => clk.IN2
rst => rst.IN1
frq[0] => frq[0].IN1
frq[1] => frq[1].IN1
frq[2] => frq[2].IN1
frq[3] => frq[3].IN1
frq[4] => frq[4].IN1
frq[5] => frq[5].IN1
frq[6] => frq[6].IN1
frq[7] => frq[7].IN1
frq[8] => frq[8].IN1
frq[9] => frq[9].IN1
frq[10] => frq[10].IN1
frq[11] => frq[11].IN1
frq[12] => frq[12].IN1
frq[13] => frq[13].IN1
frq[14] => frq[14].IN1
frq[15] => frq[15].IN1
frq[16] => frq[16].IN1
frq[17] => frq[17].IN1
frq[18] => frq[18].IN1
frq[19] => frq[19].IN1
frq[20] => frq[20].IN1
frq[21] => frq[21].IN1
frq[22] => frq[22].IN1
frq[23] => frq[23].IN1
frq[24] => frq[24].IN1
frq[25] => frq[25].IN1
frq[26] => frq[26].IN1
frq[27] => frq[27].IN1
frq[28] => frq[28].IN1
frq[29] => frq[29].IN1
noise_data[0] <= noise_rom:U4_7_2.q
noise_data[1] <= noise_rom:U4_7_2.q
noise_data[2] <= noise_rom:U4_7_2.q
noise_data[3] <= noise_rom:U4_7_2.q
noise_data[4] <= noise_rom:U4_7_2.q
noise_data[5] <= noise_rom:U4_7_2.q
noise_data[6] <= noise_rom:U4_7_2.q
noise_data[7] <= noise_rom:U4_7_2.q


|KS|dds_top:U4|noise_wave:U4_7|addr_gen:U4_7_1
clk => frq_sum[0].CLK
clk => frq_sum[1].CLK
clk => frq_sum[2].CLK
clk => frq_sum[3].CLK
clk => frq_sum[4].CLK
clk => frq_sum[5].CLK
clk => frq_sum[6].CLK
clk => frq_sum[7].CLK
clk => frq_sum[8].CLK
clk => frq_sum[9].CLK
clk => frq_sum[10].CLK
clk => frq_sum[11].CLK
clk => frq_sum[12].CLK
clk => frq_sum[13].CLK
clk => frq_sum[14].CLK
clk => frq_sum[15].CLK
clk => frq_sum[16].CLK
clk => frq_sum[17].CLK
clk => frq_sum[18].CLK
clk => frq_sum[19].CLK
clk => frq_sum[20].CLK
clk => frq_sum[21].CLK
clk => frq_sum[22].CLK
clk => frq_sum[23].CLK
clk => frq_sum[24].CLK
clk => frq_sum[25].CLK
clk => frq_sum[26].CLK
clk => frq_sum[27].CLK
clk => frq_sum[28].CLK
clk => frq_sum[29].CLK
clk => frq_sum[30].CLK
clk => frq_sum[31].CLK
rst => frq_sum[0].ACLR
rst => frq_sum[1].ACLR
rst => frq_sum[2].ACLR
rst => frq_sum[3].ACLR
rst => frq_sum[4].ACLR
rst => frq_sum[5].ACLR
rst => frq_sum[6].ACLR
rst => frq_sum[7].ACLR
rst => frq_sum[8].ACLR
rst => frq_sum[9].ACLR
rst => frq_sum[10].ACLR
rst => frq_sum[11].ACLR
rst => frq_sum[12].ACLR
rst => frq_sum[13].ACLR
rst => frq_sum[14].ACLR
rst => frq_sum[15].ACLR
rst => frq_sum[16].ACLR
rst => frq_sum[17].ACLR
rst => frq_sum[18].ACLR
rst => frq_sum[19].ACLR
rst => frq_sum[20].ACLR
rst => frq_sum[21].ACLR
rst => frq_sum[22].ACLR
rst => frq_sum[23].ACLR
rst => frq_sum[24].ACLR
rst => frq_sum[25].ACLR
rst => frq_sum[26].ACLR
rst => frq_sum[27].ACLR
rst => frq_sum[28].ACLR
rst => frq_sum[29].ACLR
rst => frq_sum[30].ACLR
rst => frq_sum[31].ACLR
frq[0] => Add0.IN32
frq[1] => Add0.IN31
frq[2] => Add0.IN30
frq[3] => Add0.IN29
frq[4] => Add0.IN28
frq[5] => Add0.IN27
frq[6] => Add0.IN26
frq[7] => Add0.IN25
frq[8] => Add0.IN24
frq[9] => Add0.IN23
frq[10] => Add0.IN22
frq[11] => Add0.IN21
frq[12] => Add0.IN20
frq[13] => Add0.IN19
frq[14] => Add0.IN18
frq[15] => Add0.IN17
frq[16] => Add0.IN16
frq[17] => Add0.IN15
frq[18] => Add0.IN14
frq[19] => Add0.IN13
frq[20] => Add0.IN12
frq[21] => Add0.IN11
frq[22] => Add0.IN10
frq[23] => Add0.IN9
frq[24] => Add0.IN8
frq[25] => Add0.IN7
frq[26] => Add0.IN6
frq[27] => Add0.IN5
frq[28] => Add0.IN4
frq[29] => Add0.IN3
pha[0] => ~NO_FANOUT~
pha[1] => ~NO_FANOUT~
pha[2] => ~NO_FANOUT~
pha[3] => ~NO_FANOUT~
pha[4] => ~NO_FANOUT~
pha[5] => ~NO_FANOUT~
pha[6] => ~NO_FANOUT~
pha[7] => ~NO_FANOUT~
pha[8] => ~NO_FANOUT~
pha[9] => ~NO_FANOUT~
pha[10] => ~NO_FANOUT~
pha[11] => ~NO_FANOUT~
pha[12] => ~NO_FANOUT~
pha[13] => ~NO_FANOUT~
pha[14] => ~NO_FANOUT~
pha[15] => ~NO_FANOUT~
pha[16] => ~NO_FANOUT~
pha[17] => ~NO_FANOUT~
pha[18] => ~NO_FANOUT~
pha[19] => ~NO_FANOUT~
pha[20] => ~NO_FANOUT~
pha[21] => ~NO_FANOUT~
pha[22] => Add1.IN10
pha[23] => Add1.IN9
pha[24] => Add1.IN8
pha[25] => Add1.IN7
pha[26] => Add1.IN6
pha[27] => Add1.IN5
pha[28] => Add1.IN4
pha[29] => Add1.IN3
pha[30] => Add1.IN2
pha[31] => Add1.IN1
addr[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|KS|dds_top:U4|noise_wave:U4_7|noise_rom:U4_7_2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
rden => rden.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|KS|dds_top:U4|noise_wave:U4_7|noise_rom:U4_7_2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => altsyncram_19c1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_19c1:auto_generated.address_a[0]
address_a[1] => altsyncram_19c1:auto_generated.address_a[1]
address_a[2] => altsyncram_19c1:auto_generated.address_a[2]
address_a[3] => altsyncram_19c1:auto_generated.address_a[3]
address_a[4] => altsyncram_19c1:auto_generated.address_a[4]
address_a[5] => altsyncram_19c1:auto_generated.address_a[5]
address_a[6] => altsyncram_19c1:auto_generated.address_a[6]
address_a[7] => altsyncram_19c1:auto_generated.address_a[7]
address_a[8] => altsyncram_19c1:auto_generated.address_a[8]
address_a[9] => altsyncram_19c1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_19c1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_19c1:auto_generated.q_a[0]
q_a[1] <= altsyncram_19c1:auto_generated.q_a[1]
q_a[2] <= altsyncram_19c1:auto_generated.q_a[2]
q_a[3] <= altsyncram_19c1:auto_generated.q_a[3]
q_a[4] <= altsyncram_19c1:auto_generated.q_a[4]
q_a[5] <= altsyncram_19c1:auto_generated.q_a[5]
q_a[6] <= altsyncram_19c1:auto_generated.q_a[6]
q_a[7] <= altsyncram_19c1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|KS|dds_top:U4|noise_wave:U4_7|noise_rom:U4_7_2|altsyncram:altsyncram_component|altsyncram_19c1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => rden_a_store.CLK
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
rden_a => ram_block1a0.IN1
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => rden_a_store.DATAIN


|KS|dds_top:U4|sin_x_wave:U4_8
clk => clk.IN2
rst => rst.IN1
frq[0] => frq[0].IN1
frq[1] => frq[1].IN1
frq[2] => frq[2].IN1
frq[3] => frq[3].IN1
frq[4] => frq[4].IN1
frq[5] => frq[5].IN1
frq[6] => frq[6].IN1
frq[7] => frq[7].IN1
frq[8] => frq[8].IN1
frq[9] => frq[9].IN1
frq[10] => frq[10].IN1
frq[11] => frq[11].IN1
frq[12] => frq[12].IN1
frq[13] => frq[13].IN1
frq[14] => frq[14].IN1
frq[15] => frq[15].IN1
frq[16] => frq[16].IN1
frq[17] => frq[17].IN1
frq[18] => frq[18].IN1
frq[19] => frq[19].IN1
frq[20] => frq[20].IN1
frq[21] => frq[21].IN1
frq[22] => frq[22].IN1
frq[23] => frq[23].IN1
frq[24] => frq[24].IN1
frq[25] => frq[25].IN1
frq[26] => frq[26].IN1
frq[27] => frq[27].IN1
frq[28] => frq[28].IN1
frq[29] => frq[29].IN1
pha[0] => pha[0].IN1
pha[1] => pha[1].IN1
pha[2] => pha[2].IN1
pha[3] => pha[3].IN1
pha[4] => pha[4].IN1
pha[5] => pha[5].IN1
pha[6] => pha[6].IN1
pha[7] => pha[7].IN1
pha[8] => pha[8].IN1
pha[9] => pha[9].IN1
pha[10] => pha[10].IN1
pha[11] => pha[11].IN1
pha[12] => pha[12].IN1
pha[13] => pha[13].IN1
pha[14] => pha[14].IN1
pha[15] => pha[15].IN1
pha[16] => pha[16].IN1
pha[17] => pha[17].IN1
pha[18] => pha[18].IN1
pha[19] => pha[19].IN1
pha[20] => pha[20].IN1
pha[21] => pha[21].IN1
pha[22] => pha[22].IN1
pha[23] => pha[23].IN1
pha[24] => pha[24].IN1
pha[25] => pha[25].IN1
pha[26] => pha[26].IN1
pha[27] => pha[27].IN1
pha[28] => pha[28].IN1
pha[29] => pha[29].IN1
pha[30] => pha[30].IN1
pha[31] => pha[31].IN1
pha[32] => pha[32].IN1
sin_x_data[0] <= sinx_x_rom:U4_8_2.q
sin_x_data[1] <= sinx_x_rom:U4_8_2.q
sin_x_data[2] <= sinx_x_rom:U4_8_2.q
sin_x_data[3] <= sinx_x_rom:U4_8_2.q
sin_x_data[4] <= sinx_x_rom:U4_8_2.q
sin_x_data[5] <= sinx_x_rom:U4_8_2.q
sin_x_data[6] <= sinx_x_rom:U4_8_2.q
sin_x_data[7] <= sinx_x_rom:U4_8_2.q


|KS|dds_top:U4|sin_x_wave:U4_8|addr_gen:U4_8_1
clk => frq_sum[0].CLK
clk => frq_sum[1].CLK
clk => frq_sum[2].CLK
clk => frq_sum[3].CLK
clk => frq_sum[4].CLK
clk => frq_sum[5].CLK
clk => frq_sum[6].CLK
clk => frq_sum[7].CLK
clk => frq_sum[8].CLK
clk => frq_sum[9].CLK
clk => frq_sum[10].CLK
clk => frq_sum[11].CLK
clk => frq_sum[12].CLK
clk => frq_sum[13].CLK
clk => frq_sum[14].CLK
clk => frq_sum[15].CLK
clk => frq_sum[16].CLK
clk => frq_sum[17].CLK
clk => frq_sum[18].CLK
clk => frq_sum[19].CLK
clk => frq_sum[20].CLK
clk => frq_sum[21].CLK
clk => frq_sum[22].CLK
clk => frq_sum[23].CLK
clk => frq_sum[24].CLK
clk => frq_sum[25].CLK
clk => frq_sum[26].CLK
clk => frq_sum[27].CLK
clk => frq_sum[28].CLK
clk => frq_sum[29].CLK
clk => frq_sum[30].CLK
clk => frq_sum[31].CLK
rst => frq_sum[0].ACLR
rst => frq_sum[1].ACLR
rst => frq_sum[2].ACLR
rst => frq_sum[3].ACLR
rst => frq_sum[4].ACLR
rst => frq_sum[5].ACLR
rst => frq_sum[6].ACLR
rst => frq_sum[7].ACLR
rst => frq_sum[8].ACLR
rst => frq_sum[9].ACLR
rst => frq_sum[10].ACLR
rst => frq_sum[11].ACLR
rst => frq_sum[12].ACLR
rst => frq_sum[13].ACLR
rst => frq_sum[14].ACLR
rst => frq_sum[15].ACLR
rst => frq_sum[16].ACLR
rst => frq_sum[17].ACLR
rst => frq_sum[18].ACLR
rst => frq_sum[19].ACLR
rst => frq_sum[20].ACLR
rst => frq_sum[21].ACLR
rst => frq_sum[22].ACLR
rst => frq_sum[23].ACLR
rst => frq_sum[24].ACLR
rst => frq_sum[25].ACLR
rst => frq_sum[26].ACLR
rst => frq_sum[27].ACLR
rst => frq_sum[28].ACLR
rst => frq_sum[29].ACLR
rst => frq_sum[30].ACLR
rst => frq_sum[31].ACLR
frq[0] => Add0.IN32
frq[1] => Add0.IN31
frq[2] => Add0.IN30
frq[3] => Add0.IN29
frq[4] => Add0.IN28
frq[5] => Add0.IN27
frq[6] => Add0.IN26
frq[7] => Add0.IN25
frq[8] => Add0.IN24
frq[9] => Add0.IN23
frq[10] => Add0.IN22
frq[11] => Add0.IN21
frq[12] => Add0.IN20
frq[13] => Add0.IN19
frq[14] => Add0.IN18
frq[15] => Add0.IN17
frq[16] => Add0.IN16
frq[17] => Add0.IN15
frq[18] => Add0.IN14
frq[19] => Add0.IN13
frq[20] => Add0.IN12
frq[21] => Add0.IN11
frq[22] => Add0.IN10
frq[23] => Add0.IN9
frq[24] => Add0.IN8
frq[25] => Add0.IN7
frq[26] => Add0.IN6
frq[27] => Add0.IN5
frq[28] => Add0.IN4
frq[29] => Add0.IN3
pha[0] => ~NO_FANOUT~
pha[1] => ~NO_FANOUT~
pha[2] => ~NO_FANOUT~
pha[3] => ~NO_FANOUT~
pha[4] => ~NO_FANOUT~
pha[5] => ~NO_FANOUT~
pha[6] => ~NO_FANOUT~
pha[7] => ~NO_FANOUT~
pha[8] => ~NO_FANOUT~
pha[9] => ~NO_FANOUT~
pha[10] => ~NO_FANOUT~
pha[11] => ~NO_FANOUT~
pha[12] => ~NO_FANOUT~
pha[13] => ~NO_FANOUT~
pha[14] => ~NO_FANOUT~
pha[15] => ~NO_FANOUT~
pha[16] => ~NO_FANOUT~
pha[17] => ~NO_FANOUT~
pha[18] => ~NO_FANOUT~
pha[19] => ~NO_FANOUT~
pha[20] => ~NO_FANOUT~
pha[21] => ~NO_FANOUT~
pha[22] => Add1.IN10
pha[23] => Add1.IN9
pha[24] => Add1.IN8
pha[25] => Add1.IN7
pha[26] => Add1.IN6
pha[27] => Add1.IN5
pha[28] => Add1.IN4
pha[29] => Add1.IN3
pha[30] => Add1.IN2
pha[31] => Add1.IN1
addr[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|KS|dds_top:U4|sin_x_wave:U4_8|sinx_x_rom:U4_8_2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
rden => rden.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|KS|dds_top:U4|sin_x_wave:U4_8|sinx_x_rom:U4_8_2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => altsyncram_0ac1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_0ac1:auto_generated.address_a[0]
address_a[1] => altsyncram_0ac1:auto_generated.address_a[1]
address_a[2] => altsyncram_0ac1:auto_generated.address_a[2]
address_a[3] => altsyncram_0ac1:auto_generated.address_a[3]
address_a[4] => altsyncram_0ac1:auto_generated.address_a[4]
address_a[5] => altsyncram_0ac1:auto_generated.address_a[5]
address_a[6] => altsyncram_0ac1:auto_generated.address_a[6]
address_a[7] => altsyncram_0ac1:auto_generated.address_a[7]
address_a[8] => altsyncram_0ac1:auto_generated.address_a[8]
address_a[9] => altsyncram_0ac1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0ac1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_0ac1:auto_generated.q_a[0]
q_a[1] <= altsyncram_0ac1:auto_generated.q_a[1]
q_a[2] <= altsyncram_0ac1:auto_generated.q_a[2]
q_a[3] <= altsyncram_0ac1:auto_generated.q_a[3]
q_a[4] <= altsyncram_0ac1:auto_generated.q_a[4]
q_a[5] <= altsyncram_0ac1:auto_generated.q_a[5]
q_a[6] <= altsyncram_0ac1:auto_generated.q_a[6]
q_a[7] <= altsyncram_0ac1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|KS|dds_top:U4|sin_x_wave:U4_8|sinx_x_rom:U4_8_2|altsyncram:altsyncram_component|altsyncram_0ac1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => rden_a_store.CLK
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
rden_a => ram_block1a0.IN1
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => rden_a_store.DATAIN


|KS|amp_ctrl_module:U7
clk => ad_data_amp_r[0].CLK
clk => ad_data_amp_r[1].CLK
clk => ad_data_amp_r[2].CLK
clk => ad_data_amp_r[3].CLK
clk => ad_data_amp_r[4].CLK
clk => ad_data_amp_r[5].CLK
clk => ad_data_amp_r[6].CLK
clk => ad_data_amp_r[7].CLK
rst => ad_data_amp_r[0].ACLR
rst => ad_data_amp_r[1].ACLR
rst => ad_data_amp_r[2].ACLR
rst => ad_data_amp_r[3].ACLR
rst => ad_data_amp_r[4].ACLR
rst => ad_data_amp_r[5].ACLR
rst => ad_data_amp_r[6].ACLR
rst => ad_data_amp_r[7].PRESET
wave_amp[0] => wave_amp[0].IN1
wave_amp[1] => wave_amp[1].IN1
wave_amp[2] => wave_amp[2].IN1
wave_amp[3] => wave_amp[3].IN1
ad_data[0] => ad_data[0].IN1
ad_data[1] => ad_data[1].IN1
ad_data[2] => ad_data[2].IN1
ad_data[3] => ad_data[3].IN1
ad_data[4] => ad_data[4].IN1
ad_data[5] => ad_data[5].IN1
ad_data[6] => ad_data[6].IN1
ad_data[7] => ad_data[7].IN1
ad_data_amp[0] <= ad_data_amp_r[0].DB_MAX_OUTPUT_PORT_TYPE
ad_data_amp[1] <= ad_data_amp_r[1].DB_MAX_OUTPUT_PORT_TYPE
ad_data_amp[2] <= ad_data_amp_r[2].DB_MAX_OUTPUT_PORT_TYPE
ad_data_amp[3] <= ad_data_amp_r[3].DB_MAX_OUTPUT_PORT_TYPE
ad_data_amp[4] <= ad_data_amp_r[4].DB_MAX_OUTPUT_PORT_TYPE
ad_data_amp[5] <= ad_data_amp_r[5].DB_MAX_OUTPUT_PORT_TYPE
ad_data_amp[6] <= ad_data_amp_r[6].DB_MAX_OUTPUT_PORT_TYPE
ad_data_amp[7] <= ad_data_amp_r[7].DB_MAX_OUTPUT_PORT_TYPE


|KS|amp_ctrl_module:U7|X_AMP:X_AMP_inst
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result


|KS|amp_ctrl_module:U7|X_AMP:X_AMP_inst|lpm_mult:lpm_mult_component
dataa[0] => mult_kcn:auto_generated.dataa[0]
dataa[1] => mult_kcn:auto_generated.dataa[1]
dataa[2] => mult_kcn:auto_generated.dataa[2]
dataa[3] => mult_kcn:auto_generated.dataa[3]
dataa[4] => mult_kcn:auto_generated.dataa[4]
dataa[5] => mult_kcn:auto_generated.dataa[5]
dataa[6] => mult_kcn:auto_generated.dataa[6]
dataa[7] => mult_kcn:auto_generated.dataa[7]
datab[0] => mult_kcn:auto_generated.datab[0]
datab[1] => mult_kcn:auto_generated.datab[1]
datab[2] => mult_kcn:auto_generated.datab[2]
datab[3] => mult_kcn:auto_generated.datab[3]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_kcn:auto_generated.result[0]
result[1] <= mult_kcn:auto_generated.result[1]
result[2] <= mult_kcn:auto_generated.result[2]
result[3] <= mult_kcn:auto_generated.result[3]
result[4] <= mult_kcn:auto_generated.result[4]
result[5] <= mult_kcn:auto_generated.result[5]
result[6] <= mult_kcn:auto_generated.result[6]
result[7] <= mult_kcn:auto_generated.result[7]
result[8] <= mult_kcn:auto_generated.result[8]
result[9] <= mult_kcn:auto_generated.result[9]
result[10] <= mult_kcn:auto_generated.result[10]
result[11] <= mult_kcn:auto_generated.result[11]


|KS|amp_ctrl_module:U7|X_AMP:X_AMP_inst|lpm_mult:lpm_mult_component|mult_kcn:auto_generated
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN1
dataa[0] => le5a[0].IN1
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN1
dataa[1] => _.IN1
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN1
dataa[3] => _.IN1
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN1
dataa[4] => _.IN1
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN1
dataa[5] => _.IN1
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => le5a[8].IN1
dataa[7] => _.IN1
datab[0] => cs2a[0].SUM_IN
datab[1] => cs1a[0].SUM_IN
datab[1] => cs1a[0].CIN
datab[1] => cs2a[0].CIN
datab[2] => _.IN0
datab[2] => _.IN1
datab[2] => _.IN1
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN1
datab[2] => _.IN1
datab[2] => _.IN0
datab[3] => cs1a[1].IN1
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => cs2a[1].IN1
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
result[0] <= sft9a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sft9a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sft9a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft9a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft9a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft9a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft9a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft9a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft9a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft9a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft9a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft9a[11].DB_MAX_OUTPUT_PORT_TYPE


|KS|amp_ctrl_module:U7|D_AMP:D_AMP_inst
denom[0] => denom[0].IN1
denom[1] => denom[1].IN1
denom[2] => denom[2].IN1
numer[0] => numer[0].IN1
numer[1] => numer[1].IN1
numer[2] => numer[2].IN1
numer[3] => numer[3].IN1
numer[4] => numer[4].IN1
numer[5] => numer[5].IN1
numer[6] => numer[6].IN1
numer[7] => numer[7].IN1
numer[8] => numer[8].IN1
numer[9] => numer[9].IN1
numer[10] => numer[10].IN1
numer[11] => numer[11].IN1
quotient[0] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[1] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[2] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[3] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[4] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[5] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[6] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[7] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[8] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[9] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[10] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[11] <= lpm_divide:LPM_DIVIDE_component.quotient
remain[0] <= lpm_divide:LPM_DIVIDE_component.remain
remain[1] <= lpm_divide:LPM_DIVIDE_component.remain
remain[2] <= lpm_divide:LPM_DIVIDE_component.remain


|KS|amp_ctrl_module:U7|D_AMP:D_AMP_inst|lpm_divide:LPM_DIVIDE_component
numer[0] => lpm_divide_8ns:auto_generated.numer[0]
numer[1] => lpm_divide_8ns:auto_generated.numer[1]
numer[2] => lpm_divide_8ns:auto_generated.numer[2]
numer[3] => lpm_divide_8ns:auto_generated.numer[3]
numer[4] => lpm_divide_8ns:auto_generated.numer[4]
numer[5] => lpm_divide_8ns:auto_generated.numer[5]
numer[6] => lpm_divide_8ns:auto_generated.numer[6]
numer[7] => lpm_divide_8ns:auto_generated.numer[7]
numer[8] => lpm_divide_8ns:auto_generated.numer[8]
numer[9] => lpm_divide_8ns:auto_generated.numer[9]
numer[10] => lpm_divide_8ns:auto_generated.numer[10]
numer[11] => lpm_divide_8ns:auto_generated.numer[11]
denom[0] => lpm_divide_8ns:auto_generated.denom[0]
denom[1] => lpm_divide_8ns:auto_generated.denom[1]
denom[2] => lpm_divide_8ns:auto_generated.denom[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
quotient[0] <= lpm_divide_8ns:auto_generated.quotient[0]
quotient[1] <= lpm_divide_8ns:auto_generated.quotient[1]
quotient[2] <= lpm_divide_8ns:auto_generated.quotient[2]
quotient[3] <= lpm_divide_8ns:auto_generated.quotient[3]
quotient[4] <= lpm_divide_8ns:auto_generated.quotient[4]
quotient[5] <= lpm_divide_8ns:auto_generated.quotient[5]
quotient[6] <= lpm_divide_8ns:auto_generated.quotient[6]
quotient[7] <= lpm_divide_8ns:auto_generated.quotient[7]
quotient[8] <= lpm_divide_8ns:auto_generated.quotient[8]
quotient[9] <= lpm_divide_8ns:auto_generated.quotient[9]
quotient[10] <= lpm_divide_8ns:auto_generated.quotient[10]
quotient[11] <= lpm_divide_8ns:auto_generated.quotient[11]
remain[0] <= lpm_divide_8ns:auto_generated.remain[0]
remain[1] <= lpm_divide_8ns:auto_generated.remain[1]
remain[2] <= lpm_divide_8ns:auto_generated.remain[2]


|KS|amp_ctrl_module:U7|D_AMP:D_AMP_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_8ns:auto_generated
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
denom[0] => sign_div_unsign_llh:divider.denominator[0]
denom[1] => sign_div_unsign_llh:divider.denominator[1]
denom[2] => sign_div_unsign_llh:divider.denominator[2]
numer[0] => sign_div_unsign_llh:divider.numerator[0]
numer[1] => sign_div_unsign_llh:divider.numerator[1]
numer[2] => sign_div_unsign_llh:divider.numerator[2]
numer[3] => sign_div_unsign_llh:divider.numerator[3]
numer[4] => sign_div_unsign_llh:divider.numerator[4]
numer[5] => sign_div_unsign_llh:divider.numerator[5]
numer[6] => sign_div_unsign_llh:divider.numerator[6]
numer[7] => sign_div_unsign_llh:divider.numerator[7]
numer[8] => sign_div_unsign_llh:divider.numerator[8]
numer[9] => sign_div_unsign_llh:divider.numerator[9]
numer[10] => sign_div_unsign_llh:divider.numerator[10]
numer[11] => sign_div_unsign_llh:divider.numerator[11]
quotient[0] <= sign_div_unsign_llh:divider.quotient[0]
quotient[1] <= sign_div_unsign_llh:divider.quotient[1]
quotient[2] <= sign_div_unsign_llh:divider.quotient[2]
quotient[3] <= sign_div_unsign_llh:divider.quotient[3]
quotient[4] <= sign_div_unsign_llh:divider.quotient[4]
quotient[5] <= sign_div_unsign_llh:divider.quotient[5]
quotient[6] <= sign_div_unsign_llh:divider.quotient[6]
quotient[7] <= sign_div_unsign_llh:divider.quotient[7]
quotient[8] <= sign_div_unsign_llh:divider.quotient[8]
quotient[9] <= sign_div_unsign_llh:divider.quotient[9]
quotient[10] <= sign_div_unsign_llh:divider.quotient[10]
quotient[11] <= sign_div_unsign_llh:divider.quotient[11]
remain[0] <= sign_div_unsign_llh:divider.remainder[0]
remain[1] <= sign_div_unsign_llh:divider.remainder[1]
remain[2] <= sign_div_unsign_llh:divider.remainder[2]


|KS|amp_ctrl_module:U7|D_AMP:D_AMP_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_8ns:auto_generated|sign_div_unsign_llh:divider
denominator[0] => alt_u_div_u6f:divider.denominator[0]
denominator[1] => alt_u_div_u6f:divider.denominator[1]
denominator[2] => alt_u_div_u6f:divider.denominator[2]
numerator[0] => alt_u_div_u6f:divider.numerator[0]
numerator[1] => alt_u_div_u6f:divider.numerator[1]
numerator[2] => alt_u_div_u6f:divider.numerator[2]
numerator[3] => alt_u_div_u6f:divider.numerator[3]
numerator[4] => alt_u_div_u6f:divider.numerator[4]
numerator[5] => alt_u_div_u6f:divider.numerator[5]
numerator[6] => alt_u_div_u6f:divider.numerator[6]
numerator[7] => alt_u_div_u6f:divider.numerator[7]
numerator[8] => alt_u_div_u6f:divider.numerator[8]
numerator[9] => alt_u_div_u6f:divider.numerator[9]
numerator[10] => alt_u_div_u6f:divider.numerator[10]
numerator[11] => alt_u_div_u6f:divider.numerator[11]
quotient[0] <= protect_quotient[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= protect_quotient[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= protect_quotient[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= protect_quotient[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= protect_quotient[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= protect_quotient[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= protect_quotient[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= protect_quotient[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= protect_quotient[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= protect_quotient[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= protect_quotient[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= protect_quotient[11].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= protect_remainder[0].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= protect_remainder[1].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= protect_remainder[2].DB_MAX_OUTPUT_PORT_TYPE


|KS|amp_ctrl_module:U7|D_AMP:D_AMP_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_8ns:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider
denominator[0] => add_sub_7pc:add_sub_0.datab[0]
denominator[0] => add_sub_8pc:add_sub_1.datab[0]
denominator[0] => op_3.IN8
denominator[0] => op_4.IN10
denominator[0] => op_5.IN10
denominator[0] => op_6.IN10
denominator[0] => op_7.IN10
denominator[0] => op_8.IN10
denominator[0] => op_9.IN10
denominator[0] => op_10.IN10
denominator[0] => op_1.IN10
denominator[0] => op_2.IN10
denominator[1] => sel[0].IN1
denominator[1] => add_sub_8pc:add_sub_1.datab[1]
denominator[1] => sel[3].IN1
denominator[1] => sel[6].IN1
denominator[1] => op_3.IN6
denominator[1] => sel[9].IN1
denominator[1] => op_4.IN8
denominator[1] => sel[12].IN1
denominator[1] => op_5.IN8
denominator[1] => sel[15].IN1
denominator[1] => op_6.IN8
denominator[1] => sel[18].IN1
denominator[1] => op_7.IN8
denominator[1] => sel[21].IN1
denominator[1] => op_8.IN8
denominator[1] => sel[24].IN1
denominator[1] => op_9.IN8
denominator[1] => sel[27].IN1
denominator[1] => op_10.IN8
denominator[1] => sel[30].IN1
denominator[1] => op_1.IN8
denominator[1] => sel[33].IN1
denominator[1] => op_2.IN8
denominator[1] => sel[36].IN1
denominator[2] => sel[1].IN1
denominator[2] => sel[4].IN1
denominator[2] => sel[7].IN1
denominator[2] => op_3.IN4
denominator[2] => sel[10].IN1
denominator[2] => op_4.IN6
denominator[2] => sel[13].IN1
denominator[2] => op_5.IN6
denominator[2] => sel[16].IN1
denominator[2] => op_6.IN6
denominator[2] => sel[19].IN1
denominator[2] => op_7.IN6
denominator[2] => sel[22].IN1
denominator[2] => op_8.IN6
denominator[2] => sel[25].IN1
denominator[2] => op_9.IN6
denominator[2] => sel[28].IN1
denominator[2] => op_10.IN6
denominator[2] => sel[31].IN1
denominator[2] => op_1.IN6
denominator[2] => sel[34].IN1
denominator[2] => op_2.IN6
denominator[2] => sel[37].IN1
numerator[0] => StageOut[44].IN0
numerator[0] => op_2.IN9
numerator[1] => StageOut[40].IN0
numerator[1] => op_1.IN9
numerator[2] => StageOut[36].IN0
numerator[2] => op_10.IN9
numerator[3] => StageOut[32].IN0
numerator[3] => op_9.IN9
numerator[4] => StageOut[28].IN0
numerator[4] => op_8.IN9
numerator[5] => StageOut[24].IN0
numerator[5] => op_7.IN9
numerator[6] => StageOut[20].IN0
numerator[6] => op_6.IN9
numerator[7] => StageOut[16].IN0
numerator[7] => op_5.IN9
numerator[8] => StageOut[12].IN0
numerator[8] => op_4.IN9
numerator[9] => StageOut[8].IN0
numerator[9] => op_3.IN7
numerator[10] => add_sub_8pc:add_sub_1.dataa[0]
numerator[10] => StageOut[4].IN0
numerator[11] => add_sub_7pc:add_sub_0.dataa[0]
numerator[11] => StageOut[0].IN0
quotient[0] <= quotient_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= quotient_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= quotient_tmp[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= quotient_tmp[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= quotient_tmp[11].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= StageOut[44].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= StageOut[45].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= StageOut[46].DB_MAX_OUTPUT_PORT_TYPE


|KS|amp_ctrl_module:U7|D_AMP:D_AMP_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_8ns:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_7pc:add_sub_0
cout <= carry_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
datab[0] => datab_node[0].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE


|KS|amp_ctrl_module:U7|D_AMP:D_AMP_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_8ns:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_8pc:add_sub_1
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
dataa[1] => carry_eqn[1].IN0
dataa[1] => _.IN0
dataa[1] => sum_eqn[1].IN0
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


