// Seed: 2863445232
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    input wor id_2,
    output tri0 id_3
);
  logic id_5;
  ;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    input tri0 id_2,
    input tri id_3,
    input tri0 id_4,
    input wire id_5,
    output wor id_6,
    input wor id_7,
    input wand id_8,
    output supply1 id_9
    , id_21,
    output wand id_10,
    output supply0 id_11,
    input tri1 id_12,
    input wire id_13,
    input wor id_14
    , id_22,
    input wire id_15,
    output wand id_16,
    input tri1 id_17,
    input tri0 id_18,
    input supply1 id_19
);
  assign id_21[1] = id_8;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_2,
      id_11
  );
  assign modCall_1.id_0 = 0;
endmodule
