From 61bb16b95904aa64fddb10411a5188d40b10515b Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?=E2=80=9Cweijinmei=E2=80=9D?= <jinmei.wei@spacemit.com>
Date: Wed, 6 Dec 2023 14:38:26 +0800
Subject: [PATCH 0178/1204] clock: fix clock driver issues of k1x

Change-Id: I413040e76a32a10955f8f12d9b7f660edcc9a276
---
 drivers/clk/spacemit/ccu-spacemit-k1x.c        | 8 ++++----
 include/dt-bindings/clock/spacemit-k1x-clock.h | 4 ++--
 2 files changed, 6 insertions(+), 6 deletions(-)

diff --git a/drivers/clk/spacemit/ccu-spacemit-k1x.c b/drivers/clk/spacemit/ccu-spacemit-k1x.c
index 560943ff6934..423bcd4055bf 100755
--- a/drivers/clk/spacemit/ccu-spacemit-k1x.c
+++ b/drivers/clk/spacemit/ccu-spacemit-k1x.c
@@ -551,7 +551,7 @@ static SPACEMIT_CCU_MUX_GATE(ssp3_clk, "ssp3_clk", ssp_parent_names,
 	BASE_TYPE_APBC, APBC_SSP3_CLK_RST,
 	4, 3, 0x3, 0x3, 0x0,
 	0);
-static SPACEMIT_CCU_GATE(rtc_clk, "rtc_clk", "clk_32",
+static SPACEMIT_CCU_GATE(rtc_clk, "rtc_clk", "clk_32k",
 	BASE_TYPE_APBC, APBC_RTC_CLK_RST,
 	0x83, 0x83, 0x0, 0);
 static const char *twsi_parent_names[] = {
@@ -590,7 +590,7 @@ static SPACEMIT_CCU_MUX_GATE(twsi8_clk, "twsi8_clk", twsi_parent_names,
 	4, 3, 0x3, 0x3, 0x0,
 	0);
 static const char *timer_parent_names[] = {
-	"pll1_d192_12p8", "clk_32", "pll1_d384_6p4", "vctcxo_3", "vctcxo_1"
+	"pll1_d192_12p8", "clk_32k", "pll1_d384_6p4", "vctcxo_3", "vctcxo_1"
 };
 static SPACEMIT_CCU_MUX_GATE(timers1_clk, "timers1_clk", timer_parent_names,
 	BASE_TYPE_APBC, APBC_TIMERS1_CLK_RST,
@@ -786,7 +786,7 @@ static SPACEMIT_CCU_GATE_NO_PARENT(dpu_spi_aclk, "dpu_spi_aclk", NULL,
 	BIT(6), BIT(6), 0x0,
 	0);
 static const char * const v2d_parent_names[] = {
-	"pll1_491p5", "pll1_409p6", "pll1_307p2", "pll1_614p4",
+	"pll1_d5_491p52", "pll1_d6_409p6", "pll1_d8_307p2", "pll1_d4_614p4",
 };
 static SPACEMIT_CCU_DIV_FC_MUX_GATE(v2d_clk, "v2d_clk", v2d_parent_names,
 	BASE_TYPE_APMU, APMU_LCD_CLK_RES_CTRL1,
@@ -1139,7 +1139,7 @@ static struct clk_hw_onecell_data spacemit_k1x_hw_clks = {
 		[CLK_DPU_HCLK]		= &dpu_hclk.common.hw,
 		[CLK_DPU_SPI]		= &dpu_spi_clk.common.hw,
 		[CLK_DPU_SPI_HBUS]	= &dpu_spi_hbus_clk.common.hw,
-		[CLK_DPU__SPIBUS]	= &dpu_spi_bus_clk.common.hw,
+		[CLK_DPU_SPIBUS]	= &dpu_spi_bus_clk.common.hw,
 		[CLK_SPU_SPI_ACLK]	= &dpu_spi_aclk.common.hw,
 		[CLK_V2D]		= &v2d_clk.common.hw,
 		[CLK_CCIC_4X]		= &ccic_4x_clk.common.hw,
diff --git a/include/dt-bindings/clock/spacemit-k1x-clock.h b/include/dt-bindings/clock/spacemit-k1x-clock.h
index 871f1068c2a3..78ebfc49c747 100755
--- a/include/dt-bindings/clock/spacemit-k1x-clock.h
+++ b/include/dt-bindings/clock/spacemit-k1x-clock.h
@@ -52,7 +52,7 @@
 #define CLK_PLL1_351  46
 #define CLK_PLL1_409P6 47
 #define CLK_PLL1_204P8 48
-#define CLK_PLL1_491   59
+#define CLK_PLL1_491   49
 #define CLK_PLL1_245P76 50
 #define CLK_PLL1_614    51
 #define CLK_PLL1_47P26  52
@@ -134,7 +134,7 @@
 #define CLK_DPU_HCLK   128
 #define CLK_DPU_SPI    129
 #define CLK_DPU_SPI_HBUS  130
-#define CLK_DPU__SPIBUS   131
+#define CLK_DPU_SPIBUS   131
 #define CLK_SPU_SPI_ACLK  132
 #define CLK_V2D      133
 #define CLK_CCIC_4X  134
-- 
2.47.0

