Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 84493d1d0adf44ebb58f52ccb5ea434c --debug typical --relax --mt 2 -L utilities_lib -L xil_defaultlib -L specific_support_lib -L secureip --snapshot UART_led_full_tb_behav xil_defaultlib.UART_led_full_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package std.textio
Compiling package utilities_lib.string_utilities_synth_pkg
Compiling package utilities_lib.string_utilities_sim_pkg
Compiling package utilities_lib.time_utilities_pkg
Compiling package specific_support_lib.tb_fifo_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity xil_defaultlib.tb_uart_driver [\tb_uart_driver(message="Welcome...]
Compiling architecture behavioral of entity xil_defaultlib.tb_resp_checker [tb_resp_checker_default]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9,1,7,1,4)\]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9,1,1,1,4,1,7)\]
Compiling architecture ibufg_v of entity unisim.IBUFG [\IBUFG(1,9,1,1,1,7)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture behavioral of entity xil_defaultlib.reset_bridge [reset_bridge_default]
Compiling architecture behavioral of entity xil_defaultlib.meta_harden [meta_harden_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_baud_gen [uart_baud_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx_ctl [uart_rx_ctl_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [\uart_rx(baud_rate=115200)\]
Compiling architecture behavioral of entity xil_defaultlib.register8 [register8_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_manager [led_manager_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_led [\uart_led(clock_rate=100000000)\]
Compiling architecture behavior of entity xil_defaultlib.uart_led_full_tb
Built simulation snapshot UART_led_full_tb_behav
