<stg><name>mm_Pipeline_1</name>


<trans_list>

<trans id="60" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %loop_index12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index12"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:1 %sext_ln34_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln34

]]></Node>
<StgValue><ssdm name="sext_ln34_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:2 %sext_ln34_cast = sext i62 %sext_ln34_read

]]></Node>
<StgValue><ssdm name="sext_ln34_cast"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_port, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 64, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i7 0, i7 %loop_index12

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %load-store-loop11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
load-store-loop11:0 %loop_index12_load = load i7 %loop_index12

]]></Node>
<StgValue><ssdm name="loop_index12_load"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
load-store-loop11:4 %exitcond478 = icmp_eq  i7 %loop_index12_load, i7 64

]]></Node>
<StgValue><ssdm name="exitcond478"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
load-store-loop11:6 %empty_25 = add i7 %loop_index12_load, i7 1

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop11:7 %br_ln0 = br i1 %exitcond478, void %load-store-loop11.split, void %memcpy-split10.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond478" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop11.split:1 %tmp_1 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %loop_index12_load, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond478" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="7">
<![CDATA[
load-store-loop11.split:11 %empty_26 = trunc i7 %loop_index12_load

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond478" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
load-store-loop11.split:12 %switch_ln0 = switch i3 %empty_26, void %.case.7, i3 0, void %.case.0, i3 1, void %.case.1, i3 2, void %.case.2, i3 3, void %.case.3, i3 4, void %.case.4, i3 5, void %.case.5, i3 6, void %.case.6

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond478" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.exit:0 %store_ln0 = store i7 %empty_25, i7 %loop_index12

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond478" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
.exit:1 %br_ln0 = br void %load-store-loop11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
load-store-loop11:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_port

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
load-store-loop11:2 %A_port_addr = getelementptr i32 %A_port, i64 %sext_ln34_cast

]]></Node>
<StgValue><ssdm name="A_port_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
load-store-loop11:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop11:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond478" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
load-store-loop11.split:0 %A_port_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %A_port_addr

]]></Node>
<StgValue><ssdm name="A_port_addr_read"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond478" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0">
<![CDATA[
memcpy-split10.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="3">
<![CDATA[
load-store-loop11.split:2 %p_cast52 = zext i3 %tmp_1

]]></Node>
<StgValue><ssdm name="p_cast52"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop11.split:3 %A_buff_addr = getelementptr i32 %A_buff, i64 0, i64 %p_cast52

]]></Node>
<StgValue><ssdm name="A_buff_addr"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop11.split:4 %A_buff_1_addr = getelementptr i32 %A_buff_1, i64 0, i64 %p_cast52

]]></Node>
<StgValue><ssdm name="A_buff_1_addr"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop11.split:5 %A_buff_2_addr = getelementptr i32 %A_buff_2, i64 0, i64 %p_cast52

]]></Node>
<StgValue><ssdm name="A_buff_2_addr"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop11.split:6 %A_buff_3_addr = getelementptr i32 %A_buff_3, i64 0, i64 %p_cast52

]]></Node>
<StgValue><ssdm name="A_buff_3_addr"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop11.split:7 %A_buff_4_addr = getelementptr i32 %A_buff_4, i64 0, i64 %p_cast52

]]></Node>
<StgValue><ssdm name="A_buff_4_addr"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop11.split:8 %A_buff_5_addr = getelementptr i32 %A_buff_5, i64 0, i64 %p_cast52

]]></Node>
<StgValue><ssdm name="A_buff_5_addr"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop11.split:9 %A_buff_6_addr = getelementptr i32 %A_buff_6, i64 0, i64 %p_cast52

]]></Node>
<StgValue><ssdm name="A_buff_6_addr"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop11.split:10 %A_buff_7_addr = getelementptr i32 %A_buff_7, i64 0, i64 %p_cast52

]]></Node>
<StgValue><ssdm name="A_buff_7_addr"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.case.6:0 %store_ln34 = store i32 %A_port_addr_read, i3 %A_buff_6_addr

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
.case.6:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.case.5:0 %store_ln34 = store i32 %A_port_addr_read, i3 %A_buff_5_addr

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
.case.5:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.case.4:0 %store_ln34 = store i32 %A_port_addr_read, i3 %A_buff_4_addr

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
.case.4:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.case.3:0 %store_ln34 = store i32 %A_port_addr_read, i3 %A_buff_3_addr

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
.case.3:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.case.2:0 %store_ln34 = store i32 %A_port_addr_read, i3 %A_buff_2_addr

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
.case.2:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.case.1:0 %store_ln34 = store i32 %A_port_addr_read, i3 %A_buff_1_addr

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
.case.1:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.case.0:0 %store_ln34 = store i32 %A_port_addr_read, i3 %A_buff_addr

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
.case.0:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.case.7:0 %store_ln34 = store i32 %A_port_addr_read, i3 %A_buff_7_addr

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_26" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
.case.7:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="64" name="A_port" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="A_port"/></StgValue>
</port>
<port id="65" name="sext_ln34" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln34"/></StgValue>
</port>
<port id="66" name="A_buff" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="A_buff"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="67" name="A_buff_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="A_buff_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="68" name="A_buff_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="A_buff_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="69" name="A_buff_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="A_buff_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="70" name="A_buff_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="A_buff_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="71" name="A_buff_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="A_buff_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="72" name="A_buff_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="A_buff_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="73" name="A_buff_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="A_buff_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="75" from="StgValue_74" to="loop_index12" fromId="74" toId="6">
</dataflow>
<dataflow id="77" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln34_read" fromId="76" toId="7">
</dataflow>
<dataflow id="78" from="sext_ln34" to="sext_ln34_read" fromId="65" toId="7">
</dataflow>
<dataflow id="79" from="sext_ln34_read" to="sext_ln34_cast" fromId="7" toId="8">
</dataflow>
<dataflow id="81" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="80" toId="9">
</dataflow>
<dataflow id="82" from="A_port" to="specinterface_ln0" fromId="64" toId="9">
</dataflow>
<dataflow id="84" from="empty" to="specinterface_ln0" fromId="83" toId="9">
</dataflow>
<dataflow id="86" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="9">
</dataflow>
<dataflow id="87" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="9">
</dataflow>
<dataflow id="89" from="empty_0" to="specinterface_ln0" fromId="88" toId="9">
</dataflow>
<dataflow id="90" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="9">
</dataflow>
<dataflow id="92" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="9">
</dataflow>
<dataflow id="94" from="empty_1" to="specinterface_ln0" fromId="93" toId="9">
</dataflow>
<dataflow id="96" from="empty_2" to="specinterface_ln0" fromId="95" toId="9">
</dataflow>
<dataflow id="97" from="empty_0" to="specinterface_ln0" fromId="88" toId="9">
</dataflow>
<dataflow id="99" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="9">
</dataflow>
<dataflow id="100" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="9">
</dataflow>
<dataflow id="101" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="9">
</dataflow>
<dataflow id="102" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="9">
</dataflow>
<dataflow id="103" from="empty_0" to="specinterface_ln0" fromId="88" toId="9">
</dataflow>
<dataflow id="104" from="empty_0" to="specinterface_ln0" fromId="88" toId="9">
</dataflow>
<dataflow id="106" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="9">
</dataflow>
<dataflow id="107" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="9">
</dataflow>
<dataflow id="109" from="StgValue_108" to="store_ln0" fromId="108" toId="10">
</dataflow>
<dataflow id="110" from="loop_index12" to="store_ln0" fromId="6" toId="10">
</dataflow>
<dataflow id="111" from="loop_index12" to="loop_index12_load" fromId="6" toId="12">
</dataflow>
<dataflow id="112" from="loop_index12_load" to="exitcond478" fromId="12" toId="13">
</dataflow>
<dataflow id="114" from="StgValue_113" to="exitcond478" fromId="113" toId="13">
</dataflow>
<dataflow id="115" from="loop_index12_load" to="empty_25" fromId="12" toId="14">
</dataflow>
<dataflow id="117" from="StgValue_116" to="empty_25" fromId="116" toId="14">
</dataflow>
<dataflow id="118" from="exitcond478" to="br_ln0" fromId="13" toId="15">
</dataflow>
<dataflow id="120" from="_ssdm_op_PartSelect.i3.i7.i32.i32" to="tmp_1" fromId="119" toId="16">
</dataflow>
<dataflow id="121" from="loop_index12_load" to="tmp_1" fromId="12" toId="16">
</dataflow>
<dataflow id="123" from="StgValue_122" to="tmp_1" fromId="122" toId="16">
</dataflow>
<dataflow id="125" from="StgValue_124" to="tmp_1" fromId="124" toId="16">
</dataflow>
<dataflow id="126" from="loop_index12_load" to="empty_26" fromId="12" toId="17">
</dataflow>
<dataflow id="127" from="empty_26" to="switch_ln0" fromId="17" toId="18">
</dataflow>
<dataflow id="129" from="StgValue_128" to="switch_ln0" fromId="128" toId="18">
</dataflow>
<dataflow id="131" from="StgValue_130" to="switch_ln0" fromId="130" toId="18">
</dataflow>
<dataflow id="133" from="StgValue_132" to="switch_ln0" fromId="132" toId="18">
</dataflow>
<dataflow id="135" from="StgValue_134" to="switch_ln0" fromId="134" toId="18">
</dataflow>
<dataflow id="137" from="StgValue_136" to="switch_ln0" fromId="136" toId="18">
</dataflow>
<dataflow id="139" from="StgValue_138" to="switch_ln0" fromId="138" toId="18">
</dataflow>
<dataflow id="141" from="StgValue_140" to="switch_ln0" fromId="140" toId="18">
</dataflow>
<dataflow id="142" from="empty_25" to="store_ln0" fromId="14" toId="19">
</dataflow>
<dataflow id="143" from="loop_index12" to="store_ln0" fromId="6" toId="19">
</dataflow>
<dataflow id="145" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="144" toId="21">
</dataflow>
<dataflow id="146" from="A_port" to="specbitsmap_ln0" fromId="64" toId="21">
</dataflow>
<dataflow id="147" from="A_port" to="A_port_addr" fromId="64" toId="22">
</dataflow>
<dataflow id="148" from="sext_ln34_cast" to="A_port_addr" fromId="8" toId="22">
</dataflow>
<dataflow id="150" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="149" toId="23">
</dataflow>
<dataflow id="151" from="StgValue_105" to="specpipeline_ln0" fromId="105" toId="23">
</dataflow>
<dataflow id="152" from="StgValue_85" to="specpipeline_ln0" fromId="85" toId="23">
</dataflow>
<dataflow id="153" from="StgValue_74" to="specpipeline_ln0" fromId="74" toId="23">
</dataflow>
<dataflow id="154" from="StgValue_85" to="specpipeline_ln0" fromId="85" toId="23">
</dataflow>
<dataflow id="156" from="p_str" to="specpipeline_ln0" fromId="155" toId="23">
</dataflow>
<dataflow id="158" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="157" toId="24">
</dataflow>
<dataflow id="160" from="StgValue_159" to="empty" fromId="159" toId="24">
</dataflow>
<dataflow id="161" from="StgValue_159" to="empty" fromId="159" toId="24">
</dataflow>
<dataflow id="162" from="StgValue_159" to="empty" fromId="159" toId="24">
</dataflow>
<dataflow id="164" from="_ssdm_op_Read.m_axi.p1i32" to="A_port_addr_read" fromId="163" toId="25">
</dataflow>
<dataflow id="165" from="A_port_addr" to="A_port_addr_read" fromId="22" toId="25">
</dataflow>
<dataflow id="166" from="tmp_1" to="p_cast52" fromId="16" toId="26">
</dataflow>
<dataflow id="167" from="A_buff" to="A_buff_addr" fromId="66" toId="27">
</dataflow>
<dataflow id="169" from="StgValue_168" to="A_buff_addr" fromId="168" toId="27">
</dataflow>
<dataflow id="170" from="p_cast52" to="A_buff_addr" fromId="26" toId="27">
</dataflow>
<dataflow id="171" from="A_buff_1" to="A_buff_1_addr" fromId="67" toId="28">
</dataflow>
<dataflow id="172" from="StgValue_168" to="A_buff_1_addr" fromId="168" toId="28">
</dataflow>
<dataflow id="173" from="p_cast52" to="A_buff_1_addr" fromId="26" toId="28">
</dataflow>
<dataflow id="174" from="A_buff_2" to="A_buff_2_addr" fromId="68" toId="29">
</dataflow>
<dataflow id="175" from="StgValue_168" to="A_buff_2_addr" fromId="168" toId="29">
</dataflow>
<dataflow id="176" from="p_cast52" to="A_buff_2_addr" fromId="26" toId="29">
</dataflow>
<dataflow id="177" from="A_buff_3" to="A_buff_3_addr" fromId="69" toId="30">
</dataflow>
<dataflow id="178" from="StgValue_168" to="A_buff_3_addr" fromId="168" toId="30">
</dataflow>
<dataflow id="179" from="p_cast52" to="A_buff_3_addr" fromId="26" toId="30">
</dataflow>
<dataflow id="180" from="A_buff_4" to="A_buff_4_addr" fromId="70" toId="31">
</dataflow>
<dataflow id="181" from="StgValue_168" to="A_buff_4_addr" fromId="168" toId="31">
</dataflow>
<dataflow id="182" from="p_cast52" to="A_buff_4_addr" fromId="26" toId="31">
</dataflow>
<dataflow id="183" from="A_buff_5" to="A_buff_5_addr" fromId="71" toId="32">
</dataflow>
<dataflow id="184" from="StgValue_168" to="A_buff_5_addr" fromId="168" toId="32">
</dataflow>
<dataflow id="185" from="p_cast52" to="A_buff_5_addr" fromId="26" toId="32">
</dataflow>
<dataflow id="186" from="A_buff_6" to="A_buff_6_addr" fromId="72" toId="33">
</dataflow>
<dataflow id="187" from="StgValue_168" to="A_buff_6_addr" fromId="168" toId="33">
</dataflow>
<dataflow id="188" from="p_cast52" to="A_buff_6_addr" fromId="26" toId="33">
</dataflow>
<dataflow id="189" from="A_buff_7" to="A_buff_7_addr" fromId="73" toId="34">
</dataflow>
<dataflow id="190" from="StgValue_168" to="A_buff_7_addr" fromId="168" toId="34">
</dataflow>
<dataflow id="191" from="p_cast52" to="A_buff_7_addr" fromId="26" toId="34">
</dataflow>
<dataflow id="192" from="A_port_addr_read" to="store_ln34" fromId="25" toId="35">
</dataflow>
<dataflow id="193" from="A_buff_6_addr" to="store_ln34" fromId="33" toId="35">
</dataflow>
<dataflow id="194" from="A_port_addr_read" to="store_ln34" fromId="25" toId="37">
</dataflow>
<dataflow id="195" from="A_buff_5_addr" to="store_ln34" fromId="32" toId="37">
</dataflow>
<dataflow id="196" from="A_port_addr_read" to="store_ln34" fromId="25" toId="39">
</dataflow>
<dataflow id="197" from="A_buff_4_addr" to="store_ln34" fromId="31" toId="39">
</dataflow>
<dataflow id="198" from="A_port_addr_read" to="store_ln34" fromId="25" toId="41">
</dataflow>
<dataflow id="199" from="A_buff_3_addr" to="store_ln34" fromId="30" toId="41">
</dataflow>
<dataflow id="200" from="A_port_addr_read" to="store_ln34" fromId="25" toId="43">
</dataflow>
<dataflow id="201" from="A_buff_2_addr" to="store_ln34" fromId="29" toId="43">
</dataflow>
<dataflow id="202" from="A_port_addr_read" to="store_ln34" fromId="25" toId="45">
</dataflow>
<dataflow id="203" from="A_buff_1_addr" to="store_ln34" fromId="28" toId="45">
</dataflow>
<dataflow id="204" from="A_port_addr_read" to="store_ln34" fromId="25" toId="47">
</dataflow>
<dataflow id="205" from="A_buff_addr" to="store_ln34" fromId="27" toId="47">
</dataflow>
<dataflow id="206" from="A_port_addr_read" to="store_ln34" fromId="25" toId="49">
</dataflow>
<dataflow id="207" from="A_buff_7_addr" to="store_ln34" fromId="34" toId="49">
</dataflow>
<dataflow id="208" from="exitcond478" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="209" from="exitcond478" to="StgValue_3" fromId="13" toId="3">
</dataflow>
<dataflow id="210" from="empty_26" to="StgValue_4" fromId="17" toId="4">
</dataflow>
</dataflows>


</stg>
