Saved contents of this file to system_log.11.3 during revup to EDK 11.4.

Xilinx Platform Studio (XPS)
Xilinx EDK 11.4 Build EDK_LS4.68

Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

Generating Block Diagram to Buffer 

Generated Block Diagram SVG

At Local date and time: Thu Feb 25 13:39:08 2010
 make -f system.make download started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.4 - platgen Xilinx EDK 11.4 Build EDK_LS4.68
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/ssd_repo/nand15-[tao]/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\nand15-[tao]\system.mhs line 69 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\nand15-[tao]\system.mhs line 76 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\nand15-[tao]\system.mhs line 83 - 1
master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\nand15-[tao]\system.mhs line 183 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\nand15-[tao]\system.mhs line 226 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 229 - floating connection!
WARNING:EDK:2099 - PORT:FSL_S_Clk CONNECTOR:microblaze_0_to_nand_01_0_FSL_S_Clk
   - F:\ssd_repo\nand15-[tao]\pcores\nand_01_v1_00_a\data\nand_01_v2_1_0.mpd
   line 27 - floating connection!
WARNING:EDK:2099 - PORT:FSL_M_Clk CONNECTOR:nand_01_0_to_microblaze_0_FSL_M_Clk
   - F:\ssd_repo\nand15-[tao]\pcores\nand_01_v1_00_a\data\nand_01_v2_1_0.mpd
   line 32 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to
   0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value
   to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\nand15-[tao]\system.mhs line
108 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - F:\ssd_repo\nand15-[tao]\system.mhs line 53 - Running
XST synthesis
INSTANCE:mb_plb - F:\ssd_repo\nand15-[tao]\system.mhs line 69 - Running XST
synthesis
INSTANCE:ilmb - F:\ssd_repo\nand15-[tao]\system.mhs line 76 - Running XST
synthesis
INSTANCE:dlmb - F:\ssd_repo\nand15-[tao]\system.mhs line 83 - Running XST
synthesis
INSTANCE:dlmb_cntlr - F:\ssd_repo\nand15-[tao]\system.mhs line 90 - Running XST
synthesis
INSTANCE:ilmb_cntlr - F:\ssd_repo\nand15-[tao]\system.mhs line 99 - Running XST
synthesis
INSTANCE:lmb_bram - F:\ssd_repo\nand15-[tao]\system.mhs line 108 - Running XST
synthesis
INSTANCE:rs232_uart_1 - F:\ssd_repo\nand15-[tao]\system.mhs line 115 - Running
XST synthesis
INSTANCE:rs232_uart_2 - F:\ssd_repo\nand15-[tao]\system.mhs line 129 - Running
XST synthesis
INSTANCE:clock_generator_0 - F:\ssd_repo\nand15-[tao]\system.mhs line 143 -
Running XST synthesis
INSTANCE:mdm_0 - F:\ssd_repo\nand15-[tao]\system.mhs line 158 - Running XST
synthesis
INSTANCE:proc_sys_reset_0 - F:\ssd_repo\nand15-[tao]\system.mhs line 171 -
Running XST synthesis
INSTANCE:nand_01_0_to_microblaze_0 - F:\ssd_repo\nand15-[tao]\system.mhs line
183 - Running XST synthesis
INSTANCE:nand_01_0 - F:\ssd_repo\nand15-[tao]\system.mhs line 191 - Running XST
synthesis
INSTANCE:microblaze_0_to_nand_01_0 - F:\ssd_repo\nand15-[tao]\system.mhs line
226 - Running XST synthesis

Running NGCBUILD ...
IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
F:\ssd_repo\nand15-[tao]\system.mhs line 115 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -sd .. rs232_uart_1_wrapper.ngc ../rs232_uart_1_wrapper.ngc

Reading NGO file
"F:/ssd_repo/nand15-[tao]/implementation/rs232_uart_1_wrapper/rs232_uart_1_wrapp
er.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_1_wrapper.blc"...

NGCBUILD done.
IPNAME:rs232_uart_2_wrapper INSTANCE:rs232_uart_2 -
F:\ssd_repo\nand15-[tao]\system.mhs line 129 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -sd .. rs232_uart_2_wrapper.ngc ../rs232_uart_2_wrapper.ngc

Reading NGO file
"F:/ssd_repo/nand15-[tao]/implementation/rs232_uart_2_wrapper/rs232_uart_2_wrapp
er.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_2_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\ssd_repo\nand15-[tao]\system.mhs line 143 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"F:/ssd_repo/nand15-[tao]/implementation/clock_generator_0_wrapper/clock_generat
or_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nand_01_0_to_microblaze_0_wrapper INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\nand15-[tao]\system.mhs line 183 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -uc nand_01_0_to_microblaze_0_wrapper.ucf -sd ..
nand_01_0_to_microblaze_0_wrapper.ngc ../nand_01_0_to_microblaze_0_wrapper.ngc

Reading NGO file
"F:/ssd_repo/nand15-[tao]/implementation/nand_01_0_to_microblaze_0_wrapper/nand_
01_0_to_microblaze_0_wrapper.ngc" ...

Applying constraints in "nand_01_0_to_microblaze_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nand_01_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../nand_01_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_to_nand_01_0_wrapper INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\nand15-[tao]\system.mhs line 226 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -uc microblaze_0_to_nand_01_0_wrapper.ucf -sd ..
microblaze_0_to_nand_01_0_wrapper.ngc ../microblaze_0_to_nand_01_0_wrapper.ngc

Reading NGO file
"F:/ssd_repo/nand15-[tao]/implementation/microblaze_0_to_nand_01_0_wrapper/micro
blaze_0_to_nand_01_0_wrapper.ngc" ...

Applying constraints in "microblaze_0_to_nand_01_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_to_nand_01_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_to_nand_01_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 237.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.4 - ngcbuild L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<f:/Xilinx/ISE/data/ngcflow.csf>

Command Line: f:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file "f:/ssd_repo/nand15-[tao]/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_2_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"../implementation/nand_01_0_to_microblaze_0_wrapper.ngc"...
Loading design module "../implementation/nand_01_0_wrapper.ngc"...
Loading design module
"../implementation/microblaze_0_to_nand_01_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.4 - Xflow L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>

Using Flow File: F:/ssd_repo/nand15-[tao]/implementation/fpga.flw 
Using Option File(s): 
 F:/ssd_repo/nand15-[tao]/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt timestamp -bm
system.bmm "F:/ssd_repo/nand15-[tao]/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 11.4 - ngdbuild L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt
timestamp -bm system.bmm F:/ssd_repo/nand15-[tao]/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file "F:/ssd_repo/nand15-[tao]/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin *
   0.5 HIGH 50%>

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst"
   of type "PLL_ADV".  This attribute will be ignored.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  10 sec
Total CPU time to NGDBUILD completion:   9 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -w -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.4 - Map L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/data/Xdh_PrimTypeLib.xda> with
local file <f:/Xilinx/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
WARNING:LIT:243 - Logical network ilmb_LMB_ReadStrobe has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Trace_WB_Jump_Taken has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_MB_Halted has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Valid_Instr has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA
   _Target.Gen_Ret_Addr[0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage
   /Using_FPGA.MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC
   [0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Swait has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network mdm_0/Interrupt has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_RESET has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_drck1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/Peripheral_Reset<0> has no load.
WARNING:LIT:243 - Logical network nand_01_0_to_microblaze_0/FSL_Control_IRQ has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0/FSL_Control_IRQ has
   no load.
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   nand_01_0/nand_01_0/b_mem/Mram_mem1
   of frag REGCLKAU connected to power/ground net
   nand_01_0/nand_01_0/b_mem/Mram_mem1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   nand_01_0/nand_01_0/b_mem/Mram_mem1
   of frag REGCLKAL connected to power/ground net
   nand_01_0/nand_01_0/b_mem/Mram_mem1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   nand_01_0/nand_01_0/b_mem/Mram_mem2
   of frag REGCLKAU connected to power/ground net
   nand_01_0/nand_01_0/b_mem/Mram_mem2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   nand_01_0/nand_01_0/b_mem/Mram_mem2
   of frag REGCLKAL connected to power/ground net
   nand_01_0/nand_01_0/b_mem/Mram_mem2_REGCLKAL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 50 secs 
Total CPU  time at the beginning of Placer: 24 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:4d0d6d2) REAL time: 55 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 144 IOs, 22 are locked
   and 122 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:4d0d6d2) REAL time: 56 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:99931741) REAL time: 56 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:99931741) REAL time: 56 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:99931741) REAL time: 1 mins 30 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:99931741) REAL time: 1 mins 31 secs 

Phase 7.2  Initial Clock and IO Placement
...
Phase 7.2  Initial Clock and IO Placement (Checksum:b621f55b) REAL time: 1 mins 33 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:b621f55b) REAL time: 1 mins 33 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:b621f55b) REAL time: 1 mins 33 secs 

Phase 10.3  Local Placement Optimization
....
Phase 10.3  Local Placement Optimization (Checksum:e12a2c81) REAL time: 1 mins 35 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:9b58388f) REAL time: 1 mins 36 secs 

Phase 12.8  Global Placement
............................................
.........
............
Phase 12.8  Global Placement (Checksum:2b6c2c18) REAL time: 1 mins 40 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:2b6c2c18) REAL time: 1 mins 40 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:2b6c2c18) REAL time: 1 mins 41 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:6b19ab84) REAL time: 2 mins 30 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:6b19ab84) REAL time: 2 mins 31 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:6b19ab84) REAL time: 2 mins 31 secs 

Total REAL time to Placer completion: 2 mins 31 secs 
Total CPU  time to Placer completion: 1 mins 50 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  291
Slice Logic Utilization:
  Number of Slice Registers:                 1,805 out of  69,120    2%
    Number used as Flip Flops:               1,780
    Number used as Latches:                     24
    Number used as Latch-thrus:                  1
  Number of Slice LUTs:                      2,433 out of  69,120    3%
    Number used as logic:                    2,207 out of  69,120    3%
      Number using O6 output only:           2,049
      Number using O5 output only:              72
      Number using O5 and O6:                   86
    Number used as Memory:                     216 out of  17,920    1%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           152
        Number using O6 output only:           151
        Number using O5 output only:             1
    Number used as exclusive route-thru:        10
  Number of route-thrus:                       106
    Number using O6 output only:                78
    Number using O5 output only:                24
    Number using O5 and O6:                      4

Slice Logic Distribution:
  Number of occupied Slices:                 1,250 out of  17,280    7%
  Number of LUT Flip Flop pairs used:        3,195
    Number with an unused Flip Flop:         1,390 out of   3,195   43%
    Number with an unused LUT:                 762 out of   3,195   23%
    Number of fully used LUT-FF pairs:       1,043 out of   3,195   32%
    Number of unique control sets:             192
    Number of slice register sites lost
      to control set restrictions:             364 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       144 out of     640   22%
    Number of LOCed IOBs:                       22 out of     144   15%
    IOB Flip Flops:                             13

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      10 out of     148    6%
    Number using BlockRAM only:                 10
    Total primitives used:
      Number of 36k BlockRAM used:              10
    Total Memory used (KB):                    360 out of   5,328    6%
  Number of BUFG/BUFGCTRLs:                      4 out of      32   12%
    Number used as BUFGs:                        4
  Number of BSCANs:                              1 out of       4   25%
  Number of DSP48Es:                             3 out of      64    4%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                4.19

Peak Memory Usage:  450 MB
Total REAL time to MAP completion:  2 mins 38 secs 
Total CPU time to MAP completion:   1 mins 57 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.4 - par L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/data/parBmgr.acd> with local file <f:/Xilinx/ISE/data/parBmgr.acd>


Loading device for application Rf_Device from file '5vlx110t.nph' in environment f:\Xilinx\ISE;F:\Xilinx\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.66 2009-11-16".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                           4 out of 32     12%
   Number of DSP48Es                         3 out of 64      4%
   Number of ILOGICs                        11 out of 800     1%
   Number of External IOBs                 144 out of 640    22%
      Number of LOCed IOBs                  22 out of 144    15%

   Number of OLOGICs                         2 out of 800     1%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB36_EXPs                    10 out of 148     6%
   Number of Slice Registers              1805 out of 69120   2%
      Number used as Flip Flops           1780
      Number used as Latches                24
      Number used as LatchThrus              1

   Number of Slice LUTS                   2433 out of 69120   3%
   Number of Slice LUT-Flip Flop pairs    3195 out of 69120   4%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 16 secs 
Finished initial Timing Analysis.  REAL time: 16 secs 

Starting Router


Wirelength Stats for nets on all pins. NumPins: 15076

Phase  1  : 16298 unrouted;      REAL time: 20 secs 

Phase  2  : 14108 unrouted;      REAL time: 22 secs 

Phase  3  : 5315 unrouted;      REAL time: 30 secs 

Phase  4  : 5315 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 45 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 45 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 45 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 45 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 45 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 47 secs 
Total REAL time to Router completion: 48 secs 
Total CPU time to Router completion: 45 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGCTRL_X0Y1| No   |  826 |  0.476     |  2.012      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y30| No   |   68 |  0.255     |  1.804      |
+---------------------+--------------+------+------+------------+-------------+
|nand_01_0/nand_01_0/ |              |      |      |            |             |
|next_state_cmp_eq002 |              |      |      |            |             |
|                   6 |BUFGCTRL_X0Y31| No   |    6 |  0.036     |  1.874      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   19 |  2.599     |  3.530      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |    10.866ns|     9.134ns|       0|           0
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD        |     0.311ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |             |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin *         0.5 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      4.567ns|            0|            0|            0|       312561|
| TS_clock_generator_0_clock_gen|     20.000ns|      9.134ns|          N/A|            0|            0|       312561|            0|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 56 secs 
Total CPU time to PAR completion: 52 secs 

Peak Memory Usage:  366 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.4 - Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
f:\Xilinx\ISE;F:\Xilinx\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
--------------------------------------------------------------------------------
Release 11.4 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-1 (PRODUCTION 1.66 2009-11-16, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 312561 paths, 0 nets, and 13708 connections

Design statistics:
   Minimum period:   9.134ns (Maximum frequency: 109.481MHz)


Analysis completed Thu Feb 25 13:48:06 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 21 secs 


xflow done!
touch __xps/system_routed
xilperl F:/Xilinx/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.4 - Bitgen L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
f:\Xilinx\ISE;F:\Xilinx\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
Opened constraints file system.pcf.

Thu Feb 25 13:48:21 2010

Running DRC.
DRC detected 0 errors and 0 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc5vlx110tff1136-1  -msg __xps/ise/xmsgprops.lst  system.mss
libgen
Xilinx EDK 11.4 Build EDK_LS4.68
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc5vlx110tff1136-1 -msg
__xps/ise/xmsgprops.lst system.mss 

Release 11.4 - psf2Edward EDK_LS4.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\nand15-[tao]\system.mhs line 69 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\nand15-[tao]\system.mhs line 76 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\nand15-[tao]\system.mhs line 83 - 1
master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\nand15-[tao]\system.mhs line 183 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\nand15-[tao]\system.mhs line 226 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   f:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   f:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   f:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   f:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   f:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   f:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   f:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   f:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   f:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   f:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   f:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   f:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   f:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   f:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 229 - floating connection!
WARNING:EDK:2099 - PORT:FSL_S_Clk CONNECTOR:microblaze_0_to_nand_01_0_FSL_S_Clk
   - F:\ssd_repo\nand15-[tao]\pcores\nand_01_v1_00_a\data\nand_01_v2_1_0.mpd
   line 27 - floating connection!
WARNING:EDK:2099 - PORT:FSL_M_Clk CONNECTOR:nand_01_0_to_microblaze_0_FSL_M_Clk
   - F:\ssd_repo\nand15-[tao]\pcores\nand_01_v1_00_a\data\nand_01_v2_1_0.mpd
   line 32 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:1740 - List of peripherals connected to processor instance
   microblaze_0: 
  - RS232_Uart_1
  - RS232_Uart_2
  - dlmb_cntlr
  - ilmb_cntlr
  - mdm_0
  - nand_01_0

-- Generating libraries for processor: microblaze_0 --


Staging source files.
Running DRCs.
Running generate.
Generating Macros for FSL peripheral access ...
Running post_generate.
Running include - 'make -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'make -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling standalone
Compiling uartlite
Compiling nand_01_v1_00_a
Compiling cpu
Running execs_generate.
mb-gcc -O2 /cygdrive/f/ssd_repo/nand15-[tao]/TestApp_Memory_microblaze_0/src/TestApp_Memory.c  -o TestApp_Memory_microblaze_0/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d  -Wl,-T -Wl,/cygdrive/f/ssd_repo/nand15-[tao]/TestApp_Memory_microblaze_0/src/TestApp_Memory_LinkScr.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
  
mb-size TestApp_Memory_microblaze_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5210	    300	   3118	   8628	   21b4	TestApp_Memory_microblaze_0/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs  -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.4 Build EDK_LS4.68
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Memory_microblaze_0/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 LPT base address = 0378h.
 ECP base address = FFFFFFFFh.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Cable autodetection failed.
 Count ReleaseSemaphore rc = 298.
make: *** [download] Error 1



Done!

At Local date and time: Thu Feb 25 13:51:49 2010
 make -f system.make bits started...

make: Nothing to be done for `bits'.


Done!

At Local date and time: Thu Feb 25 13:52:04 2010
 make -f system.make hwclean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs


Done!

At Local date and time: Thu Feb 25 13:52:10 2010
 make -f system.make download started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.4 - platgen Xilinx EDK 11.4 Build EDK_LS4.68
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/ssd_repo/nand15-[tao]/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\nand15-[tao]\system.mhs line 69 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\nand15-[tao]\system.mhs line 76 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\nand15-[tao]\system.mhs line 83 - 1
master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\nand15-[tao]\system.mhs line 183 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\nand15-[tao]\system.mhs line 226 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 229 - floating connection!
WARNING:EDK:2099 - PORT:FSL_S_Clk CONNECTOR:microblaze_0_to_nand_01_0_FSL_S_Clk
   - F:\ssd_repo\nand15-[tao]\pcores\nand_01_v1_00_a\data\nand_01_v2_1_0.mpd
   line 27 - floating connection!
WARNING:EDK:2099 - PORT:FSL_M_Clk CONNECTOR:nand_01_0_to_microblaze_0_FSL_M_Clk
   - F:\ssd_repo\nand15-[tao]\pcores\nand_01_v1_00_a\data\nand_01_v2_1_0.mpd
   line 32 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to
   0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value
   to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\nand15-[tao]\system.mhs line
108 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - F:\ssd_repo\nand15-[tao]\system.mhs line 53 - Running
XST synthesis
INSTANCE:mb_plb - F:\ssd_repo\nand15-[tao]\system.mhs line 69 - Running XST
synthesis
INSTANCE:ilmb - F:\ssd_repo\nand15-[tao]\system.mhs line 76 - Running XST
synthesis
INSTANCE:dlmb - F:\ssd_repo\nand15-[tao]\system.mhs line 83 - Running XST
synthesis
INSTANCE:dlmb_cntlr - F:\ssd_repo\nand15-[tao]\system.mhs line 90 - Running XST
synthesis
INSTANCE:ilmb_cntlr - F:\ssd_repo\nand15-[tao]\system.mhs line 99 - Running XST
synthesis
INSTANCE:lmb_bram - F:\ssd_repo\nand15-[tao]\system.mhs line 108 - Running XST
synthesis
INSTANCE:rs232_uart_1 - F:\ssd_repo\nand15-[tao]\system.mhs line 115 - Running
XST synthesis
INSTANCE:rs232_uart_2 - F:\ssd_repo\nand15-[tao]\system.mhs line 129 - Running
XST synthesis
INSTANCE:clock_generator_0 - F:\ssd_repo\nand15-[tao]\system.mhs line 143 -
Running XST synthesis
INSTANCE:mdm_0 - F:\ssd_repo\nand15-[tao]\system.mhs line 158 - Running XST
synthesis
INSTANCE:proc_sys_reset_0 - F:\ssd_repo\nand15-[tao]\system.mhs line 171 -
Running XST synthesis
INSTANCE:nand_01_0_to_microblaze_0 - F:\ssd_repo\nand15-[tao]\system.mhs line
183 - Running XST synthesis
INSTANCE:nand_01_0 - F:\ssd_repo\nand15-[tao]\system.mhs line 191 - Running XST
synthesis
INSTANCE:microblaze_0_to_nand_01_0 - F:\ssd_repo\nand15-[tao]\system.mhs line
226 - Running XST synthesis

Running NGCBUILD ...
IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
F:\ssd_repo\nand15-[tao]\system.mhs line 115 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -sd .. rs232_uart_1_wrapper.ngc ../rs232_uart_1_wrapper.ngc

Reading NGO file
"F:/ssd_repo/nand15-[tao]/implementation/rs232_uart_1_wrapper/rs232_uart_1_wrapp
er.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_1_wrapper.blc"...

NGCBUILD done.
IPNAME:rs232_uart_2_wrapper INSTANCE:rs232_uart_2 -
F:\ssd_repo\nand15-[tao]\system.mhs line 129 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -sd .. rs232_uart_2_wrapper.ngc ../rs232_uart_2_wrapper.ngc

Reading NGO file
"F:/ssd_repo/nand15-[tao]/implementation/rs232_uart_2_wrapper/rs232_uart_2_wrapp
er.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_2_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\ssd_repo\nand15-[tao]\system.mhs line 143 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"F:/ssd_repo/nand15-[tao]/implementation/clock_generator_0_wrapper/clock_generat
or_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nand_01_0_to_microblaze_0_wrapper INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\nand15-[tao]\system.mhs line 183 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -uc nand_01_0_to_microblaze_0_wrapper.ucf -sd ..
nand_01_0_to_microblaze_0_wrapper.ngc ../nand_01_0_to_microblaze_0_wrapper.ngc

Reading NGO file
"F:/ssd_repo/nand15-[tao]/implementation/nand_01_0_to_microblaze_0_wrapper/nand_
01_0_to_microblaze_0_wrapper.ngc" ...

Applying constraints in "nand_01_0_to_microblaze_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nand_01_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../nand_01_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_to_nand_01_0_wrapper INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\nand15-[tao]\system.mhs line 226 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -uc microblaze_0_to_nand_01_0_wrapper.ucf -sd ..
microblaze_0_to_nand_01_0_wrapper.ngc ../microblaze_0_to_nand_01_0_wrapper.ngc

Reading NGO file
"F:/ssd_repo/nand15-[tao]/implementation/microblaze_0_to_nand_01_0_wrapper/micro
blaze_0_to_nand_01_0_wrapper.ngc" ...

Applying constraints in "microblaze_0_to_nand_01_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_to_nand_01_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_to_nand_01_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 240.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.4 - ngcbuild L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<f:/Xilinx/ISE/data/ngcflow.csf>

Command Line: f:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file "f:/ssd_repo/nand15-[tao]/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_2_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"../implementation/nand_01_0_to_microblaze_0_wrapper.ngc"...
Loading design module "../implementation/nand_01_0_wrapper.ngc"...
Loading design module
"../implementation/microblaze_0_to_nand_01_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.4 - Xflow L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile f:/Xilinx/ISE/xilinx/data/fpga.flw into working directory
F:/ssd_repo/nand15-[tao]/implementation 

Using Flow File: F:/ssd_repo/nand15-[tao]/implementation/fpga.flw 
Using Option File(s): 
 F:/ssd_repo/nand15-[tao]/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt timestamp -bm
system.bmm "F:/ssd_repo/nand15-[tao]/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 11.4 - ngdbuild L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt
timestamp -bm system.bmm F:/ssd_repo/nand15-[tao]/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file "F:/ssd_repo/nand15-[tao]/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin *
   0.5 HIGH 50%>

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst"
   of type "PLL_ADV".  This attribute will be ignored.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  11 sec
Total CPU time to NGDBUILD completion:   9 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -w -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.4 - Map L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/data/Xdh_PrimTypeLib.xda> with
local file <f:/Xilinx/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
WARNING:LIT:243 - Logical network ilmb_LMB_ReadStrobe has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Trace_WB_Jump_Taken has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_MB_Halted has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Valid_Instr has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA
   _Target.Gen_Ret_Addr[0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage
   /Using_FPGA.MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC
   [0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Swait has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network mdm_0/Interrupt has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_RESET has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_drck1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/Peripheral_Reset<0> has no load.
WARNING:LIT:243 - Logical network nand_01_0_to_microblaze_0/FSL_Control_IRQ has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0/FSL_Control_IRQ has
   no load.
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   nand_01_0/nand_01_0/b_mem/Mram_mem1
   of frag REGCLKAU connected to power/ground net
   nand_01_0/nand_01_0/b_mem/Mram_mem1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   nand_01_0/nand_01_0/b_mem/Mram_mem1
   of frag REGCLKAL connected to power/ground net
   nand_01_0/nand_01_0/b_mem/Mram_mem1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   nand_01_0/nand_01_0/b_mem/Mram_mem2
   of frag REGCLKAU connected to power/ground net
   nand_01_0/nand_01_0/b_mem/Mram_mem2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   nand_01_0/nand_01_0/b_mem/Mram_mem2
   of frag REGCLKAL connected to power/ground net
   nand_01_0/nand_01_0/b_mem/Mram_mem2_REGCLKAL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 38 secs 
Total CPU  time at the beginning of Placer: 24 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:b0c70511) REAL time: 44 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 144 IOs, 22 are locked
   and 122 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:b0c70511) REAL time: 45 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:8fddb050) REAL time: 45 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:8fddb050) REAL time: 45 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:8fddb050) REAL time: 1 mins 15 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:8fddb050) REAL time: 1 mins 15 secs 

Phase 7.2  Initial Clock and IO Placement
...
Phase 7.2  Initial Clock and IO Placement (Checksum:ad17134a) REAL time: 1 mins 18 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:ad17134a) REAL time: 1 mins 18 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:ad17134a) REAL time: 1 mins 18 secs 

Phase 10.3  Local Placement Optimization
....
Phase 10.3  Local Placement Optimization (Checksum:cf0165ca) REAL time: 1 mins 19 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:84cd06ef) REAL time: 1 mins 20 secs 

Phase 12.8  Global Placement
...............
....................................................
.............
Phase 12.8  Global Placement (Checksum:dfa62ec5) REAL time: 1 mins 25 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:dfa62ec5) REAL time: 1 mins 25 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:dfa62ec5) REAL time: 1 mins 26 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:39eb96f7) REAL time: 1 mins 52 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:39eb96f7) REAL time: 1 mins 52 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:39eb96f7) REAL time: 1 mins 53 secs 

Total REAL time to Placer completion: 1 mins 53 secs 
Total CPU  time to Placer completion: 1 mins 36 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  291
Slice Logic Utilization:
  Number of Slice Registers:                 1,805 out of  69,120    2%
    Number used as Flip Flops:               1,780
    Number used as Latches:                     24
    Number used as Latch-thrus:                  1
  Number of Slice LUTs:                      2,489 out of  69,120    3%
    Number used as logic:                    2,263 out of  69,120    3%
      Number using O6 output only:           2,104
      Number using O5 output only:              72
      Number using O5 and O6:                   87
    Number used as Memory:                     216 out of  17,920    1%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           152
        Number using O6 output only:           151
        Number using O5 output only:             1
    Number used as exclusive route-thru:        10
  Number of route-thrus:                        95
    Number using O6 output only:                78
    Number using O5 output only:                13
    Number using O5 and O6:                      4

Slice Logic Distribution:
  Number of occupied Slices:                 1,201 out of  17,280    6%
  Number of LUT Flip Flop pairs used:        3,228
    Number with an unused Flip Flop:         1,423 out of   3,228   44%
    Number with an unused LUT:                 739 out of   3,228   22%
    Number of fully used LUT-FF pairs:       1,066 out of   3,228   33%
    Number of unique control sets:             192
    Number of slice register sites lost
      to control set restrictions:             364 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       144 out of     640   22%
    Number of LOCed IOBs:                       22 out of     144   15%
    IOB Flip Flops:                             13

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      10 out of     148    6%
    Number using BlockRAM only:                 10
    Total primitives used:
      Number of 36k BlockRAM used:              10
    Total Memory used (KB):                    360 out of   5,328    6%
  Number of BUFG/BUFGCTRLs:                      4 out of      32   12%
    Number used as BUFGs:                        4
  Number of BSCANs:                              1 out of       4   25%
  Number of DSP48Es:                             3 out of      64    4%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                4.26

Peak Memory Usage:  448 MB
Total REAL time to MAP completion:  1 mins 59 secs 
Total CPU time to MAP completion:   1 mins 42 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.4 - par L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/data/parBmgr.acd> with local file <f:/Xilinx/ISE/data/parBmgr.acd>


Loading device for application Rf_Device from file '5vlx110t.nph' in environment f:\Xilinx\ISE;F:\Xilinx\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.66 2009-11-16".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                           4 out of 32     12%
   Number of DSP48Es                         3 out of 64      4%
   Number of ILOGICs                        11 out of 800     1%
   Number of External IOBs                 144 out of 640    22%
      Number of LOCed IOBs                  22 out of 144    15%

   Number of OLOGICs                         2 out of 800     1%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB36_EXPs                    10 out of 148     6%
   Number of Slice Registers              1805 out of 69120   2%
      Number used as Flip Flops           1780
      Number used as Latches                24
      Number used as LatchThrus              1

   Number of Slice LUTS                   2489 out of 69120   3%
   Number of Slice LUT-Flip Flop pairs    3228 out of 69120   4%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 14 secs 
Finished initial Timing Analysis.  REAL time: 14 secs 

Starting Router


Wirelength Stats for nets on all pins. NumPins: 15461

Phase  1  : 16667 unrouted;      REAL time: 18 secs 

Phase  2  : 14485 unrouted;      REAL time: 19 secs 

Phase  3  : 5584 unrouted;      REAL time: 25 secs 

Phase  4  : 5584 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 35 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 43 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 43 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 43 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 43 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 43 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 45 secs 
Total REAL time to Router completion: 45 secs 
Total CPU time to Router completion: 41 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGCTRL_X0Y1| No   |  827 |  0.504     |  2.049      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y30| No   |   72 |  0.336     |  1.870      |
+---------------------+--------------+------+------+------------+-------------+
|nand_01_0/nand_01_0/ |              |      |      |            |             |
|next_state_cmp_eq002 |              |      |      |            |             |
|                   6 |BUFGCTRL_X0Y31| No   |    6 |  0.048     |  1.682      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   19 |  1.778     |  2.765      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |    11.101ns|     8.899ns|       0|           0
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD        |     0.272ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |             |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin *         0.5 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      4.450ns|            0|            0|            0|       312125|
| TS_clock_generator_0_clock_gen|     20.000ns|      8.899ns|          N/A|            0|            0|       312125|            0|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 53 secs 
Total CPU time to PAR completion: 48 secs 

Peak Memory Usage:  366 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.4 - Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
f:\Xilinx\ISE;F:\Xilinx\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
--------------------------------------------------------------------------------
Release 11.4 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-1 (PRODUCTION 1.66 2009-11-16, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 312125 paths, 0 nets, and 13692 connections

Design statistics:
   Minimum period:   8.899ns (Maximum frequency: 112.372MHz)


Analysis completed Thu Feb 25 14:00:31 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 20 secs 


xflow done!
touch __xps/system_routed
xilperl F:/Xilinx/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.4 - Bitgen L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
f:\Xilinx\ISE;F:\Xilinx\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
Opened constraints file system.pcf.

Thu Feb 25 14:00:44 2010

Running DRC.
DRC detected 0 errors and 0 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs  -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.4 Build EDK_LS4.68
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Memory_microblaze_0/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 LPT base address = 0378h.
 ECP base address = FFFFFFFFh.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Cable autodetection failed.
 Count ReleaseSemaphore rc = 298.
make: *** [download] Error 1



Done!

At Local date and time: Thu Feb 25 14:02:42 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
Downloading f:/Xilinx/ISE/data/xusb_xlp.hex.
Downloaded firmware version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   63.17 C, Min. Reading:   59.73 C, Max.
Reading:   63.17 C
5: VCCINT Supply: Current Reading:   0.993 V, Min. Reading:   0.990 V, Max.
Reading:   0.996 V
5: VCCAUX Supply: Current Reading:   2.493 V, Min. Reading:   2.490 V, Max.
Reading:   2.493 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.

'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Thu Feb 25 14:08:47 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   64.65 C, Min. Reading:   59.73 C, Max.
Reading:   65.14 C
5: VCCINT Supply: Current Reading:   0.987 V, Min. Reading:   0.984 V, Max.
Reading:   0.993 V
5: VCCAUX Supply: Current Reading:   2.484 V, Min. Reading:   2.481 V, Max.
Reading:   2.493 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Thu Feb 25 14:12:02 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   61.70 C, Min. Reading:   61.70 C, Max.
Reading:   64.65 C
5: VCCINT Supply: Current Reading:   0.990 V, Min. Reading:   0.990 V, Max.
Reading:   0.993 V
5: VCCAUX Supply: Current Reading:   2.490 V, Min. Reading:   2.490 V, Max.
Reading:   2.493 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Thu Feb 25 14:17:28 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   62.68 C, Min. Reading:   60.71 C, Max.
Reading:   62.68 C
5: VCCINT Supply: Current Reading:   0.993 V, Min. Reading:   0.990 V, Max.
Reading:   0.993 V
5: VCCAUX Supply: Current Reading:   2.493 V, Min. Reading:   2.490 V, Max.
Reading:   2.493 V
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Thu Feb 25 14:27:43 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   61.20 C, Min. Reading:   60.71 C, Max.
Reading:   62.68 C
5: VCCINT Supply: Current Reading:   0.993 V, Min. Reading:   0.990 V, Max.
Reading:   0.996 V
5: VCCAUX Supply: Current Reading:   2.490 V, Min. Reading:   2.490 V, Max.
Reading:   2.496 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 11.4 Build EDK_LS4.68

Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

At Local date and time: Fri Feb 26 19:51:02 2010
 make -f system.make hwclean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs


Done!

At Local date and time: Fri Feb 26 19:51:47 2010
 make -f system.make clean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf microblaze_0/
rm -f libgen.log
rm -f __xps/ise/_xmsgs/libgen.xmsgs
rm -f TestApp_Memory_microblaze_0/executable.elf 
rm -f TestApp_Peripheral_microblaze_0/executable.elf 
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd


Done!

At Local date and time: Fri Feb 26 19:55:37 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.4 - platgen Xilinx EDK 11.4 Build EDK_LS4.68
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 69 - 2 master(s)
: 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 76 - 1 master(s)
: 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 83 - 1 master(s)
: 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 183 - 1 master(s)
: 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 226 - 1 master(s)
: 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 229 - floating connection!
WARNING:EDK:2099 - PORT:FSL_S_Clk CONNECTOR:microblaze_0_to_nand_01_0_FSL_S_Clk
   -
   F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a\data\na
   nd_01_v2_1_0.mpd line 27 - floating connection!
WARNING:EDK:2099 - PORT:FSL_M_Clk CONNECTOR:nand_01_0_to_microblaze_0_FSL_M_Clk
   -
   F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a\data\na
   nd_01_v2_1_0.mpd line 32 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to
   0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value
   to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 108 - elaborating
IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 53 - Running XST
synthesis
INSTANCE:mb_plb - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line
69 - Running XST synthesis
INSTANCE:ilmb - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line
76 - Running XST synthesis
INSTANCE:dlmb - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line
83 - Running XST synthesis
INSTANCE:dlmb_cntlr - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs
line 90 - Running XST synthesis
INSTANCE:ilmb_cntlr - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs
line 99 - Running XST synthesis
INSTANCE:lmb_bram - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs
line 108 - Running XST synthesis
INSTANCE:rs232_uart_1 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 115 - Running XST
synthesis
INSTANCE:rs232_uart_2 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 129 - Running XST
synthesis
INSTANCE:clock_generator_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 143 - Running XST
synthesis
INSTANCE:mdm_0 - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line
158 - Running XST synthesis
INSTANCE:proc_sys_reset_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 171 - Running XST
synthesis
INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 183 - Running XST
synthesis
INSTANCE:nand_01_0 - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs
line 191 - Running XST synthesis
ERROR:HDLCompilers:26 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 188 expecting 'endcase', found 'end'
ERROR:HDLCompilers:26 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 190 expecting 'end', found 'endmodule'
ERROR:HDLCompilers:26 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 191 expecting 'endmodule', found 'EOF'
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\synthesis\nand_01_0_wrapper_xs
   t.srp for details

Running NGCBUILD ...
IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 115 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -sd .. rs232_uart_1_wrapper.ngc ../rs232_uart_1_wrapper.ngc

Reading NGO file
"F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/rs232_uart_1_wrap
per/rs232_uart_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_1_wrapper.blc"...

NGCBUILD done.
IPNAME:rs232_uart_2_wrapper INSTANCE:rs232_uart_2 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 129 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -sd .. rs232_uart_2_wrapper.ngc ../rs232_uart_2_wrapper.ngc

Reading NGO file
"F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/rs232_uart_2_wrap
per/rs232_uart_2_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_2_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 143 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/clock_generator_0
_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nand_01_0_to_microblaze_0_wrapper INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 183 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -uc nand_01_0_to_microblaze_0_wrapper.ucf -sd ..
nand_01_0_to_microblaze_0_wrapper.ngc ../nand_01_0_to_microblaze_0_wrapper.ngc

Reading NGO file
"F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/nand_01_0_to_micr
oblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapper.ngc" ...

Applying constraints in "nand_01_0_to_microblaze_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nand_01_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../nand_01_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2



Done!

At Local date and time: Fri Feb 26 20:00:18 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.4 - platgen Xilinx EDK 11.4 Build EDK_LS4.68
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 69 - 2 master(s)
: 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 76 - 1 master(s)
: 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 83 - 1 master(s)
: 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 183 - 1 master(s)
: 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 226 - 1 master(s)
: 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 229 - floating connection!
WARNING:EDK:2099 - PORT:FSL_S_Clk CONNECTOR:microblaze_0_to_nand_01_0_FSL_S_Clk
   -
   F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a\data\na
   nd_01_v2_1_0.mpd line 27 - floating connection!
WARNING:EDK:2099 - PORT:FSL_M_Clk CONNECTOR:nand_01_0_to_microblaze_0_FSL_M_Clk
   -
   F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a\data\na
   nd_01_v2_1_0.mpd line 32 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to
   0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value
   to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 53 - Copying
cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 69 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 76 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 83 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 90 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 99 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 108 - Copying
cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 115 - Copying
cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_2 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 129 - Copying
cache implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 143 - Copying
cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 158 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 171 - Copying
cache implementation netlist
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 183 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 108 - elaborating
IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:nand_01_0 - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs
line 191 - Running XST synthesis
ERROR:HDLCompilers:247 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 163 Reference to scalar wire 'n_re_l' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 163 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 164 Reference to scalar wire 'n_we_l' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 164 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 165 Reference to scalar wire 'n_ale' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 165 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 166 Reference to scalar wire 'n_cle' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 166 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 167 Reference to scalar wire 'n_ce1_l' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 167 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 168 Reference to scalar wire 'n_wp_l' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 168 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 169 Reference to scalar wire 'n_ce2_l' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 169 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 170 Reference to vector wire 'n_o' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 170 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 177 Reference to scalar wire 'n_re_l' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 177 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 178 Reference to scalar wire 'n_we_l' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 178 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 179 Reference to scalar wire 'n_ale' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 179 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 180 Reference to scalar wire 'n_cle' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 180 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 181 Reference to scalar wire 'n_ce1_l' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 181 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 182 Reference to scalar wire 'n_wp_l' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 182 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 183 Reference to scalar wire 'n_ce2_l' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 183 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 184 Reference to vector wire 'n_o' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 184 Illegal left hand side of blocking assignment
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\synthesis\nand_01_0_wrapper_xs
   t.srp for details

Running NGCBUILD ...

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/nand_01_0_wrapper.ngc] Error 2



Done!

At Local date and time: Fri Feb 26 20:05:17 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.4 - platgen Xilinx EDK 11.4 Build EDK_LS4.68
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 69 - 2 master(s)
: 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 76 - 1 master(s)
: 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 83 - 1 master(s)
: 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 183 - 1 master(s)
: 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 226 - 1 master(s)
: 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 229 - floating connection!
WARNING:EDK:2099 - PORT:FSL_S_Clk CONNECTOR:microblaze_0_to_nand_01_0_FSL_S_Clk
   -
   F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a\data\na
   nd_01_v2_1_0.mpd line 27 - floating connection!
WARNING:EDK:2099 - PORT:FSL_M_Clk CONNECTOR:nand_01_0_to_microblaze_0_FSL_M_Clk
   -
   F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a\data\na
   nd_01_v2_1_0.mpd line 32 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to
   0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value
   to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 53 - Copying
cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 69 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 76 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 83 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 90 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 99 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 108 - Copying
cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 115 - Copying
cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_2 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 129 - Copying
cache implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 143 - Copying
cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 158 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 171 - Copying
cache implementation netlist
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 183 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 108 - elaborating
IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:nand_01_0 - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs
line 191 - Running XST synthesis
ERROR:HDLCompilers:27 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 137 Illegal redeclaration of 'n_re_l'
ERROR:HDLCompilers:27 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 137 Illegal redeclaration of 'n_we_l'
ERROR:HDLCompilers:27 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 137 Illegal redeclaration of 'n_ale'
ERROR:HDLCompilers:27 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 137 Illegal redeclaration of 'n_cle'
ERROR:HDLCompilers:27 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 137 Illegal redeclaration of 'n_ce1_l'
ERROR:HDLCompilers:27 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 137 Illegal redeclaration of 'n_wp_l'
ERROR:HDLCompilers:27 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 137 Illegal redeclaration of 'n_ce2_l'
ERROR:HDLCompilers:27 - "F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 137 Illegal redeclaration of 'n_o'
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\synthesis\nand_01_0_wrapper_xs
   t.srp for details

Running NGCBUILD ...

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/nand_01_0_wrapper.ngc] Error 2



Done!

At Local date and time: Fri Feb 26 20:06:41 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.4 - platgen Xilinx EDK 11.4 Build EDK_LS4.68
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 69 - 2 master(s)
: 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 76 - 1 master(s)
: 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 83 - 1 master(s)
: 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 183 - 1 master(s)
: 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 226 - 1 master(s)
: 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 229 - floating connection!
WARNING:EDK:2099 - PORT:FSL_S_Clk CONNECTOR:microblaze_0_to_nand_01_0_FSL_S_Clk
   -
   F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a\data\na
   nd_01_v2_1_0.mpd line 27 - floating connection!
WARNING:EDK:2099 - PORT:FSL_M_Clk CONNECTOR:nand_01_0_to_microblaze_0_FSL_M_Clk
   -
   F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a\data\na
   nd_01_v2_1_0.mpd line 32 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to
   0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value
   to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 53 - Copying
cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 69 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 76 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 83 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 90 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 99 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 108 - Copying
cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 115 - Copying
cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_2 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 129 - Copying
cache implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 143 - Copying
cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 158 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 171 - Copying
cache implementation netlist
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 183 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 108 - elaborating
IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:nand_01_0 - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs
line 191 - Running XST synthesis
INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 226 - Running XST
synthesis

Running NGCBUILD ...
IPNAME:microblaze_0_to_nand_01_0_wrapper INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 226 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -uc microblaze_0_to_nand_01_0_wrapper.ucf -sd ..
microblaze_0_to_nand_01_0_wrapper.ngc ../microblaze_0_to_nand_01_0_wrapper.ngc

Reading NGO file
"F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/microblaze_0_to_n
and_01_0_wrapper/microblaze_0_to_nand_01_0_wrapper.ngc" ...

Applying constraints in "microblaze_0_to_nand_01_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_to_nand_01_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_to_nand_01_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 26.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.4 - ngcbuild L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<f:/Xilinx/ISE/data/ngcflow.csf>

Command Line: f:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file
"f:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_2_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"../implementation/nand_01_0_to_microblaze_0_wrapper.ngc"...
Loading design module "../implementation/nand_01_0_wrapper.ngc"...
Loading design module
"../implementation/microblaze_0_to_nand_01_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.4 - Xflow L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile f:/Xilinx/ISE/xilinx/data/fpga.flw into working directory
F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation 

Using Flow File:
F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/fpga.flw 
Using Option File(s): 
 F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt timestamp -bm
system.bmm
"F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 11.4 - ngdbuild L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt
timestamp -bm system.bmm
F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin *
   0.5 HIGH 50%>

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst"
   of type "PLL_ADV".  This attribute will be ignored.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  11 sec
Total CPU time to NGDBUILD completion:   9 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -w -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.4 - Map L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/data/Xdh_PrimTypeLib.xda> with
local file <f:/Xilinx/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
WARNING:LIT:243 - Logical network ilmb_LMB_ReadStrobe has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<0> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<10> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<11> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<12> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<13> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<14> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<15> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<16> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<17> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<18> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<19> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<1> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<20> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<21> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<22> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<23> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<24> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<25> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<26> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<27> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<28> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<29> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<2> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<30> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<31> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<3> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<4> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<5> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<6> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<7> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<8> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<9> has no
   load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_0_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_1_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_2_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_3_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_4_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_5_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_6_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_7_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_rb1_l_pin_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_rb2_l_pin_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_to_microblaze_0_FSL_M_Full has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Trace_WB_Jump_Taken has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_MB_Halted has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Valid_Instr has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA
   _Target.Gen_Ret_Addr[0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage
   /Using_FPGA.MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC
   [0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Swait has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network mdm_0/Interrupt has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_RESET has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_drck1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/Peripheral_Reset<0> has no load.
WARNING:LIT:243 - Logical network nand_01_0_to_microblaze_0/FSL_Control_IRQ has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0/FSL_Control_IRQ has
   no load.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal nand_01_0_n_rb2_l_pin connected to top level port
   nand_01_0_n_rb2_l_pin has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_rb1_l_pin connected to top level port
   nand_01_0_n_rb1_l_pin has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<0> connected to top level port
   nand_01_0_n_i_pin<0> has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<1> connected to top level port
   nand_01_0_n_i_pin<1> has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<2> connected to top level port
   nand_01_0_n_i_pin<2> has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<3> connected to top level port
   nand_01_0_n_i_pin<3> has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<4> connected to top level port
   nand_01_0_n_i_pin<4> has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<5> connected to top level port
   nand_01_0_n_i_pin<5> has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<6> connected to top level port
   nand_01_0_n_i_pin<6> has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<7> connected to top level port
   nand_01_0_n_i_pin<7> has been removed.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 22 secs 
Total CPU  time at the beginning of Placer: 28 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:f2c33667) REAL time: 1 mins 31 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 134 IOs, 20 are locked
   and 114 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:f2c33667) REAL time: 1 mins 32 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:ddf8d3be) REAL time: 1 mins 32 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:ddf8d3be) REAL time: 1 mins 32 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:ddf8d3be) REAL time: 2 mins 6 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:ddf8d3be) REAL time: 2 mins 6 secs 

Phase 7.2  Initial Clock and IO Placement
.
Phase 7.2  Initial Clock and IO Placement (Checksum:68846947) REAL time: 2 mins 12 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:68846947) REAL time: 2 mins 12 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:68846947) REAL time: 2 mins 12 secs 

Phase 10.3  Local Placement Optimization
...
Phase 10.3  Local Placement Optimization (Checksum:a1ad0269) REAL time: 2 mins 13 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:58455c8c) REAL time: 2 mins 16 secs 

Phase 12.8  Global Placement
........................
..................................................
.....................................................................
..............
Phase 12.8  Global Placement (Checksum:f53745ae) REAL time: 2 mins 23 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:f53745ae) REAL time: 2 mins 23 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:f53745ae) REAL time: 2 mins 23 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:a48d27c6) REAL time: 2 mins 52 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:a48d27c6) REAL time: 2 mins 52 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:a48d27c6) REAL time: 2 mins 53 secs 

Total REAL time to Placer completion: 2 mins 53 secs 
Total CPU  time to Placer completion: 1 mins 47 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  340
Slice Logic Utilization:
  Number of Slice Registers:                 1,621 out of  69,120    2%
    Number used as Flip Flops:               1,621
  Number of Slice LUTs:                      1,754 out of  69,120    2%
    Number used as logic:                    1,560 out of  69,120    2%
      Number using O6 output only:           1,439
      Number using O5 output only:              49
      Number using O5 and O6:                   72
    Number used as Memory:                     184 out of  17,920    1%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           120
        Number using O6 output only:           119
        Number using O5 output only:             1
    Number used as exclusive route-thru:        10
  Number of route-thrus:                        64
    Number using O6 output only:                56
    Number using O5 output only:                 5
    Number using O5 and O6:                      3

Slice Logic Distribution:
  Number of occupied Slices:                   915 out of  17,280    5%
  Number of LUT Flip Flop pairs used:        2,498
    Number with an unused Flip Flop:           877 out of   2,498   35%
    Number with an unused LUT:                 744 out of   2,498   29%
    Number of fully used LUT-FF pairs:         877 out of   2,498   35%
    Number of unique control sets:             180
    Number of slice register sites lost
      to control set restrictions:             351 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       134 out of     640   20%
    Number of LOCed IOBs:                       20 out of     134   14%
    IOB Flip Flops:                              5

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                       8 out of     148    5%
    Number using BlockRAM only:                  8
    Total primitives used:
      Number of 36k BlockRAM used:               8
    Total Memory used (KB):                    288 out of   5,328    5%
  Number of BUFG/BUFGCTRLs:                      3 out of      32    9%
    Number used as BUFGs:                        3
  Number of BSCANs:                              1 out of       4   25%
  Number of DSP48Es:                             3 out of      64    4%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                3.93

Peak Memory Usage:  437 MB
Total REAL time to MAP completion:  2 mins 59 secs 
Total CPU time to MAP completion:   1 mins 52 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.4 - par L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/data/parBmgr.acd> with local file <f:/Xilinx/ISE/data/parBmgr.acd>


Loading device for application Rf_Device from file '5vlx110t.nph' in environment f:\Xilinx\ISE;F:\Xilinx\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.66 2009-11-16".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                           3 out of 32      9%
   Number of DSP48Es                         3 out of 64      4%
   Number of ILOGICs                         3 out of 800     1%
   Number of External IOBs                 134 out of 640    20%
      Number of LOCed IOBs                  20 out of 134    14%

   Number of OLOGICs                         2 out of 800     1%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB36_EXPs                     8 out of 148     5%
   Number of Slice Registers              1621 out of 69120   2%
      Number used as Flip Flops           1621
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   1754 out of 69120   2%
   Number of Slice LUT-Flip Flop pairs    2498 out of 69120   3%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 18 secs 
Finished initial Timing Analysis.  REAL time: 18 secs 

Starting Router


Wirelength Stats for nets on all pins. NumPins: 11163

Phase  1  : 12356 unrouted;      REAL time: 21 secs 

Phase  2  : 10440 unrouted;      REAL time: 23 secs 

Phase  3  : 3602 unrouted;      REAL time: 29 secs 

Phase  4  : 3602 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 37 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 42 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 42 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 42 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 42 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 42 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 44 secs 
Total REAL time to Router completion: 44 secs 
Total CPU time to Router completion: 42 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGCTRL_X0Y0| No   |  706 |  0.480     |  2.012      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y31| No   |   68 |  0.228     |  1.778      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   19 |  1.657     |  2.632      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |    10.574ns|     9.426ns|       0|           0
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD        |     0.319ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |             |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin *         0.5 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      4.713ns|            0|            0|            0|       259476|
| TS_clock_generator_0_clock_gen|     20.000ns|      9.426ns|          N/A|            0|            0|       259476|            0|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 52 secs 
Total CPU time to PAR completion: 49 secs 

Peak Memory Usage:  358 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.4 - Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
f:\Xilinx\ISE;F:\Xilinx\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
--------------------------------------------------------------------------------
Release 11.4 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-1 (PRODUCTION 1.66 2009-11-16, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 259476 paths, 0 nets, and 10280 connections

Design statistics:
   Minimum period:   9.426ns (Maximum frequency: 106.090MHz)


Analysis completed Fri Feb 26 20:12:21 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 19 secs 


xflow done!
touch __xps/system_routed
xilperl F:/Xilinx/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.4 - Bitgen L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
f:\Xilinx\ISE;F:\Xilinx\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
Opened constraints file system.pcf.

Fri Feb 26 20:12:35 2010

Running DRC.
DRC detected 0 errors and 0 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.


Done!

At Local date and time: Sun Feb 28 17:04:34 2010
 make -f system.make download started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc5vlx110tff1136-1  -msg __xps/ise/xmsgprops.lst  system.mss
libgen
Xilinx EDK 11.4 Build EDK_LS4.68
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc5vlx110tff1136-1 -msg
__xps/ise/xmsgprops.lst system.mss 

Release 11.4 - psf2Edward EDK_LS4.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 69 - 2 master(s)
: 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 76 - 1 master(s)
: 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 83 - 1 master(s)
: 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 183 - 1 master(s)
: 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 226 - 1 master(s)
: 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   f:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   f:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   f:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   f:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   f:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   f:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   f:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   f:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   f:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   f:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   f:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   f:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   f:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   f:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 229 - floating connection!
WARNING:EDK:2099 - PORT:FSL_S_Clk CONNECTOR:microblaze_0_to_nand_01_0_FSL_S_Clk
   -
   F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a\data\na
   nd_01_v2_1_0.mpd line 27 - floating connection!
WARNING:EDK:2099 - PORT:FSL_M_Clk CONNECTOR:nand_01_0_to_microblaze_0_FSL_M_Clk
   -
   F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a\data\na
   nd_01_v2_1_0.mpd line 32 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:1740 - List of peripherals connected to processor instance
   microblaze_0: 
  - RS232_Uart_1
  - RS232_Uart_2
  - dlmb_cntlr
  - ilmb_cntlr
  - mdm_0
  - nand_01_0

-- Generating libraries for processor: microblaze_0 --


Staging source files.
Running DRCs.
Running generate.
Generating Macros for FSL peripheral access ...
Running post_generate.
Running include - 'make -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'make -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling standalone
Compiling uartlite
Compiling nand_01_v1_00_a
Compiling cpu
Running execs_generate.
mb-gcc -O2 /cygdrive/f/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/TestApp_Memory_microblaze_0/src/TestApp_Memory.c  -o TestApp_Memory_microblaze_0/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d  -Wl,-T -Wl,/cygdrive/f/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/TestApp_Memory_microblaze_0/src/TestApp_Memory_LinkScr.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
  
mb-size TestApp_Memory_microblaze_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5210	    300	   3118	   8628	   21b4	TestApp_Memory_microblaze_0/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs  -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.4 Build EDK_LS4.68
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Memory_microblaze_0/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
Downloading f:/Xilinx/ISE/data/xusb_xlp.hex.
Downloaded firmware version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.

'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   62.68 C, Min. Reading:   60.22 C, Max.
Reading:   64.16 C
5: VCCINT Supply: Current Reading:   0.993 V, Min. Reading:   0.990 V, Max.
Reading:   0.996 V
5: VCCAUX Supply: Current Reading:   2.493 V, Min. Reading:   2.490 V, Max.
Reading:   2.496 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Sun Feb 28 17:26:09 2010
 make -f system.make hwclean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs


Done!

At Local date and time: Sun Feb 28 17:26:19 2010
 make -f system.make download started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.4 - platgen Xilinx EDK 11.4 Build EDK_LS4.68
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 69 - 2 master(s)
: 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 76 - 1 master(s)
: 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 83 - 1 master(s)
: 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 183 - 1 master(s)
: 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 226 - 1 master(s)
: 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 229 - floating connection!
WARNING:EDK:2099 - PORT:FSL_S_Clk CONNECTOR:microblaze_0_to_nand_01_0_FSL_S_Clk
   -
   F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a\data\na
   nd_01_v2_1_0.mpd line 27 - floating connection!
WARNING:EDK:2099 - PORT:FSL_M_Clk CONNECTOR:nand_01_0_to_microblaze_0_FSL_M_Clk
   -
   F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a\data\na
   nd_01_v2_1_0.mpd line 32 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to
   0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value
   to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 108 - elaborating
IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 53 - Running XST
synthesis
Trying to terminate Process...



Done!

At Local date and time: Sun Feb 28 17:27:38 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.4 - platgen Xilinx EDK 11.4 Build EDK_LS4.68
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 69 - 2 master(s)
: 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 76 - 1 master(s)
: 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 83 - 1 master(s)
: 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 183 - 1 master(s)
: 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 226 - 1 master(s)
: 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 229 - floating connection!
WARNING:EDK:2099 - PORT:FSL_S_Clk CONNECTOR:microblaze_0_to_nand_01_0_FSL_S_Clk
   -
   F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a\data\na
   nd_01_v2_1_0.mpd line 27 - floating connection!
WARNING:EDK:2099 - PORT:FSL_M_Clk CONNECTOR:nand_01_0_to_microblaze_0_FSL_M_Clk
   -
   F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a\data\na
   nd_01_v2_1_0.mpd line 32 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to
   0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value
   to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 108 - elaborating
IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 53 - Running XST
synthesis
WARNING:EDK:2631 - Unable to remove directory
   'F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\synthesis\xst\'
INSTANCE:mb_plb - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line
69 - Running XST synthesis
ERROR:HDLParsers - Cannot rename dependency database for library "proc_common_v3_00_a", file is "xst/proc_common_v3_00_a/hdpdeps.ref", Temporary database file "F:\\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\synthesis\xst\proc_common_v3_00_a\xil_888_20" will remain.  System error message is:  Permission denied
INSTANCE:ilmb - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line
76 - Running XST synthesis
INSTANCE:dlmb - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line
83 - Running XST synthesis
INSTANCE:dlmb_cntlr - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs
line 90 - Running XST synthesis
INSTANCE:ilmb_cntlr - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs
line 99 - Running XST synthesis
INSTANCE:lmb_bram - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs
line 108 - Running XST synthesis
INSTANCE:rs232_uart_1 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 115 - Running XST
synthesis
INSTANCE:rs232_uart_2 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 129 - Running XST
synthesis
INSTANCE:clock_generator_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 143 - Running XST
synthesis
INSTANCE:mdm_0 - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line
158 - Running XST synthesis
INSTANCE:proc_sys_reset_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 171 - Running XST
synthesis
INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 183 - Running XST
synthesis
INSTANCE:nand_01_0 - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs
line 191 - Running XST synthesis
INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 226 - Running XST
synthesis

Running NGCBUILD ...
IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 115 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -sd .. rs232_uart_1_wrapper.ngc ../rs232_uart_1_wrapper.ngc

Reading NGO file
"F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/rs232_uart_1_wrap
per/rs232_uart_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_1_wrapper.blc"...

NGCBUILD done.
IPNAME:rs232_uart_2_wrapper INSTANCE:rs232_uart_2 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 129 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -sd .. rs232_uart_2_wrapper.ngc ../rs232_uart_2_wrapper.ngc

Reading NGO file
"F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/rs232_uart_2_wrap
per/rs232_uart_2_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_2_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 143 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/clock_generator_0
_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nand_01_0_to_microblaze_0_wrapper INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 183 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -uc nand_01_0_to_microblaze_0_wrapper.ucf -sd ..
nand_01_0_to_microblaze_0_wrapper.ngc ../nand_01_0_to_microblaze_0_wrapper.ngc

Reading NGO file
"F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/nand_01_0_to_micr
oblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapper.ngc" ...

Applying constraints in "nand_01_0_to_microblaze_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nand_01_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../nand_01_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_to_nand_01_0_wrapper INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 226 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -uc microblaze_0_to_nand_01_0_wrapper.ucf -sd ..
microblaze_0_to_nand_01_0_wrapper.ngc ../microblaze_0_to_nand_01_0_wrapper.ngc

Reading NGO file
"F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/microblaze_0_to_n
and_01_0_wrapper/microblaze_0_to_nand_01_0_wrapper.ngc" ...

Applying constraints in "microblaze_0_to_nand_01_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_to_nand_01_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_to_nand_01_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 261.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.4 - ngcbuild L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<f:/Xilinx/ISE/data/ngcflow.csf>

Command Line: f:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file
"f:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_2_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"../implementation/nand_01_0_to_microblaze_0_wrapper.ngc"...
Loading design module "../implementation/nand_01_0_wrapper.ngc"...
Loading design module
"../implementation/microblaze_0_to_nand_01_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.4 - Xflow L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile f:/Xilinx/ISE/xilinx/data/fpga.flw into working directory
F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation 

Using Flow File:
F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/fpga.flw 
Using Option File(s): 
 F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt timestamp -bm
system.bmm
"F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 11.4 - ngdbuild L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt
timestamp -bm system.bmm
F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin *
   0.5 HIGH 50%>

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst"
   of type "PLL_ADV".  This attribute will be ignored.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  9 sec
Total CPU time to NGDBUILD completion:   8 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -w -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.4 - Map L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/data/Xdh_PrimTypeLib.xda> with
local file <f:/Xilinx/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
WARNING:LIT:243 - Logical network ilmb_LMB_ReadStrobe has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<0> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<10> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<11> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<12> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<13> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<14> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<15> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<16> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<17> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<18> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<19> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<1> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<20> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<21> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<22> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<23> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<24> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<25> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<26> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<27> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<28> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<29> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<2> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<30> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<31> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<3> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<4> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<5> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<6> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<7> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<8> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<9> has no
   load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_0_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_1_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_2_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_3_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_4_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_5_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_6_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_7_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_rb1_l_pin_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_rb2_l_pin_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_to_microblaze_0_FSL_M_Full has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Trace_WB_Jump_Taken has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_MB_Halted has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Valid_Instr has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA
   _Target.Gen_Ret_Addr[0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage
   /Using_FPGA.MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC
   [0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Swait has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network mdm_0/Interrupt has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_RESET has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_drck1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/Peripheral_Reset<0> has no load.
WARNING:LIT:243 - Logical network nand_01_0_to_microblaze_0/FSL_Control_IRQ has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0/FSL_Control_IRQ has
   no load.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal nand_01_0_n_rb2_l_pin connected to top level port
   nand_01_0_n_rb2_l_pin has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_rb1_l_pin connected to top level port
   nand_01_0_n_rb1_l_pin has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<0> connected to top level port
   nand_01_0_n_i_pin<0> has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<1> connected to top level port
   nand_01_0_n_i_pin<1> has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<2> connected to top level port
   nand_01_0_n_i_pin<2> has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<3> connected to top level port
   nand_01_0_n_i_pin<3> has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<4> connected to top level port
   nand_01_0_n_i_pin<4> has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<5> connected to top level port
   nand_01_0_n_i_pin<5> has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<6> connected to top level port
   nand_01_0_n_i_pin<6> has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<7> connected to top level port
   nand_01_0_n_i_pin<7> has been removed.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
Running directed packing...
WARNING:Pack:2515 - The LUT-1 inverter
   "nand_01_0/nand_01_0/n_o_mux0000<1>1_INV_0" failed to join the OLOGIC comp
   matched to output buffer "nand_01_0_n_o_pin_0_OBUF".  This may result in
   suboptimal timing.  The LUT-1 inverter
   nand_01_0/nand_01_0/n_o_mux0000<1>1_INV_0 drives multiple loads.
WARNING:Pack:2515 - The LUT-1 inverter
   "nand_01_0/nand_01_0/n_o_mux0000<1>1_INV_0" failed to join the OLOGIC comp
   matched to output buffer "nand_01_0_n_o_pin_2_OBUF".  This may result in
   suboptimal timing.  The LUT-1 inverter
   nand_01_0/nand_01_0/n_o_mux0000<1>1_INV_0 drives multiple loads.
WARNING:Pack:2515 - The LUT-1 inverter
   "nand_01_0/nand_01_0/n_o_mux0000<1>1_INV_0" failed to join the OLOGIC comp
   matched to output buffer "nand_01_0_n_o_pin_4_OBUF".  This may result in
   suboptimal timing.  The LUT-1 inverter
   nand_01_0/nand_01_0/n_o_mux0000<1>1_INV_0 drives multiple loads.
WARNING:Pack:2515 - The LUT-1 inverter
   "nand_01_0/nand_01_0/n_o_mux0000<1>1_INV_0" failed to join the OLOGIC comp
   matched to output buffer "nand_01_0_n_o_pin_6_OBUF".  This may result in
   suboptimal timing.  The LUT-1 inverter
   nand_01_0/nand_01_0/n_o_mux0000<1>1_INV_0 drives multiple loads.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 41 secs 
Total CPU  time at the beginning of Placer: 22 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:f2c37387) REAL time: 47 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 134 IOs, 20 are locked
   and 114 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:f2c37387) REAL time: 47 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:ddf910de) REAL time: 47 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:ddf910de) REAL time: 47 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:ddf910de) REAL time: 1 mins 12 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:ddf910de) REAL time: 1 mins 12 secs 

Phase 7.2  Initial Clock and IO Placement
..
....
Phase 7.2  Initial Clock and IO Placement (Checksum:6884a667) REAL time: 1 mins 15 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:6884a667) REAL time: 1 mins 15 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:6884a667) REAL time: 1 mins 15 secs 

Phase 10.3  Local Placement Optimization
.......
Phase 10.3  Local Placement Optimization (Checksum:3bddf434) REAL time: 1 mins 17 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:20e67e95) REAL time: 1 mins 18 secs 

Phase 12.8  Global Placement
.............................
......................................................................
........................
...................
Phase 12.8  Global Placement (Checksum:4657fca9) REAL time: 1 mins 24 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:4657fca9) REAL time: 1 mins 24 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:4657fca9) REAL time: 1 mins 24 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:b55bb90e) REAL time: 1 mins 54 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:b55bb90e) REAL time: 1 mins 54 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:b55bb90e) REAL time: 1 mins 54 secs 

Total REAL time to Placer completion: 1 mins 54 secs 
Total CPU  time to Placer completion: 1 mins 32 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  344
Slice Logic Utilization:
  Number of Slice Registers:                 1,622 out of  69,120    2%
    Number used as Flip Flops:               1,622
  Number of Slice LUTs:                      1,755 out of  69,120    2%
    Number used as logic:                    1,561 out of  69,120    2%
      Number using O6 output only:           1,440
      Number using O5 output only:              49
      Number using O5 and O6:                   72
    Number used as Memory:                     184 out of  17,920    1%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           120
        Number using O6 output only:           119
        Number using O5 output only:             1
    Number used as exclusive route-thru:        10
  Number of route-thrus:                        63
    Number using O6 output only:                56
    Number using O5 output only:                 4
    Number using O5 and O6:                      3

Slice Logic Distribution:
  Number of occupied Slices:                   975 out of  17,280    5%
  Number of LUT Flip Flop pairs used:        2,524
    Number with an unused Flip Flop:           902 out of   2,524   35%
    Number with an unused LUT:                 769 out of   2,524   30%
    Number of fully used LUT-FF pairs:         853 out of   2,524   33%
    Number of unique control sets:             180
    Number of slice register sites lost
      to control set restrictions:             350 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       134 out of     640   20%
    Number of LOCed IOBs:                       20 out of     134   14%
    IOB Flip Flops:                              5

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                       8 out of     148    5%
    Number using BlockRAM only:                  8
    Total primitives used:
      Number of 36k BlockRAM used:               8
    Total Memory used (KB):                    288 out of   5,328    5%
  Number of BUFG/BUFGCTRLs:                      3 out of      32    9%
    Number used as BUFGs:                        3
  Number of BSCANs:                              1 out of       4   25%
  Number of DSP48Es:                             3 out of      64    4%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                3.93

Peak Memory Usage:  437 MB
Total REAL time to MAP completion:  1 mins 59 secs 
Total CPU time to MAP completion:   1 mins 37 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.4 - par L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/data/parBmgr.acd> with local file <f:/Xilinx/ISE/data/parBmgr.acd>


Loading device for application Rf_Device from file '5vlx110t.nph' in environment f:\Xilinx\ISE;F:\Xilinx\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.66 2009-11-16".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                           3 out of 32      9%
   Number of DSP48Es                         3 out of 64      4%
   Number of ILOGICs                         3 out of 800     1%
   Number of External IOBs                 134 out of 640    20%
      Number of LOCed IOBs                  20 out of 134    14%

   Number of OLOGICs                         2 out of 800     1%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB36_EXPs                     8 out of 148     5%
   Number of Slice Registers              1622 out of 69120   2%
      Number used as Flip Flops           1622
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   1755 out of 69120   2%
   Number of Slice LUT-Flip Flop pairs    2524 out of 69120   3%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 13 secs 
Finished initial Timing Analysis.  REAL time: 13 secs 

Starting Router


Wirelength Stats for nets on all pins. NumPins: 11222

Phase  1  : 12396 unrouted;      REAL time: 17 secs 

Phase  2  : 10465 unrouted;      REAL time: 18 secs 

Phase  3  : 3650 unrouted;      REAL time: 23 secs 

Phase  4  : 3650 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 36 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 36 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 36 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 36 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 36 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 
Total REAL time to Router completion: 38 secs 
Total CPU time to Router completion: 37 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGCTRL_X0Y0| No   |  730 |  0.510     |  2.058      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y31| No   |   64 |  0.408     |  1.938      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   19 |  2.133     |  2.862      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |    11.561ns|     8.439ns|       0|           0
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD        |     0.304ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |             |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin *         0.5 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      4.220ns|            0|            0|            0|       259476|
| TS_clock_generator_0_clock_gen|     20.000ns|      8.439ns|          N/A|            0|            0|       259476|            0|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 46 secs 
Total CPU time to PAR completion: 44 secs 

Peak Memory Usage:  359 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.4 - Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
f:\Xilinx\ISE;F:\Xilinx\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
--------------------------------------------------------------------------------
Release 11.4 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-1 (PRODUCTION 1.66 2009-11-16, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 259476 paths, 0 nets, and 10325 connections

Design statistics:
   Minimum period:   8.439ns (Maximum frequency: 118.497MHz)


Analysis completed Sun Feb 28 17:36:07 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 19 secs 


xflow done!
touch __xps/system_routed
xilperl F:/Xilinx/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.4 - Bitgen L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
f:\Xilinx\ISE;F:\Xilinx\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
Opened constraints file system.pcf.

Sun Feb 28 17:36:21 2010

Running DRC.
DRC detected 0 errors and 0 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.


Done!

At Local date and time: Sun Feb 28 17:37:05 2010
 make -f system.make download started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs  -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.4 Build EDK_LS4.68
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Memory_microblaze_0/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   58.74 C, Min. Reading:   58.25 C, Max.
Reading:   62.68 C
5: VCCINT Supply: Current Reading:   0.993 V, Min. Reading:   0.990 V, Max.
Reading:   0.993 V
5: VCCAUX Supply: Current Reading:   2.493 V, Min. Reading:   2.490 V, Max.
Reading:   2.493 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Sun Feb 28 17:39:03 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   59.23 C, Min. Reading:   58.25 C, Max.
Reading:   59.73 C
5: VCCINT Supply: Current Reading:   0.993 V, Min. Reading:   0.990 V, Max.
Reading:   0.996 V
5: VCCAUX Supply: Current Reading:   2.490 V, Min. Reading:   2.490 V, Max.
Reading:   2.493 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Mon Mar 01 11:50:47 2010
 make -f system.make hwclean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs


Done!

At Local date and time: Mon Mar 01 11:50:52 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.4 - platgen Xilinx EDK 11.4 Build EDK_LS4.68
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 69 - 2 master(s)
: 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 76 - 1 master(s)
: 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 83 - 1 master(s)
: 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 183 - 1 master(s)
: 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 226 - 1 master(s)
: 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 229 - floating connection!
WARNING:EDK:2099 - PORT:FSL_S_Clk CONNECTOR:microblaze_0_to_nand_01_0_FSL_S_Clk
   -
   F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a\data\na
   nd_01_v2_1_0.mpd line 27 - floating connection!
WARNING:EDK:2099 - PORT:FSL_M_Clk CONNECTOR:nand_01_0_to_microblaze_0_FSL_M_Clk
   -
   F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a\data\na
   nd_01_v2_1_0.mpd line 32 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to
   0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value
   to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 108 - elaborating
IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 53 - Running XST
synthesis
INSTANCE:mb_plb - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line
69 - Running XST synthesis
INSTANCE:ilmb - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line
76 - Running XST synthesis
INSTANCE:dlmb - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line
83 - Running XST synthesis
INSTANCE:dlmb_cntlr - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs
line 90 - Running XST synthesis
INSTANCE:ilmb_cntlr - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs
line 99 - Running XST synthesis
INSTANCE:lmb_bram - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs
line 108 - Running XST synthesis
INSTANCE:rs232_uart_1 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 115 - Running XST
synthesis
INSTANCE:rs232_uart_2 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 129 - Running XST
synthesis
INSTANCE:clock_generator_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 143 - Running XST
synthesis
INSTANCE:mdm_0 - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line
158 - Running XST synthesis
INSTANCE:proc_sys_reset_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 171 - Running XST
synthesis
INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 183 - Running XST
synthesis
INSTANCE:nand_01_0 - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs
line 191 - Running XST synthesis
INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 226 - Running XST
synthesis

Running NGCBUILD ...
IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 115 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -sd .. rs232_uart_1_wrapper.ngc ../rs232_uart_1_wrapper.ngc

Reading NGO file
"F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/rs232_uart_1_wrap
per/rs232_uart_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_1_wrapper.blc"...

NGCBUILD done.
IPNAME:rs232_uart_2_wrapper INSTANCE:rs232_uart_2 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 129 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -sd .. rs232_uart_2_wrapper.ngc ../rs232_uart_2_wrapper.ngc

Reading NGO file
"F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/rs232_uart_2_wrap
per/rs232_uart_2_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_2_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 143 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/clock_generator_0
_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nand_01_0_to_microblaze_0_wrapper INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 183 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -uc nand_01_0_to_microblaze_0_wrapper.ucf -sd ..
nand_01_0_to_microblaze_0_wrapper.ngc ../nand_01_0_to_microblaze_0_wrapper.ngc

Reading NGO file
"F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/nand_01_0_to_micr
oblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapper.ngc" ...

Applying constraints in "nand_01_0_to_microblaze_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nand_01_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../nand_01_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_to_nand_01_0_wrapper INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 226 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -uc microblaze_0_to_nand_01_0_wrapper.ucf -sd ..
microblaze_0_to_nand_01_0_wrapper.ngc ../microblaze_0_to_nand_01_0_wrapper.ngc

Reading NGO file
"F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/microblaze_0_to_n
and_01_0_wrapper/microblaze_0_to_nand_01_0_wrapper.ngc" ...

Applying constraints in "microblaze_0_to_nand_01_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_to_nand_01_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_to_nand_01_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 241.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.4 - ngcbuild L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<f:/Xilinx/ISE/data/ngcflow.csf>

Command Line: f:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file
"f:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_2_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"../implementation/nand_01_0_to_microblaze_0_wrapper.ngc"...
Loading design module "../implementation/nand_01_0_wrapper.ngc"...
Loading design module
"../implementation/microblaze_0_to_nand_01_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  10 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.4 - Xflow L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile f:/Xilinx/ISE/xilinx/data/fpga.flw into working directory
F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation 

Using Flow File:
F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/fpga.flw 
Using Option File(s): 
 F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt timestamp -bm
system.bmm
"F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 11.4 - ngdbuild L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt
timestamp -bm system.bmm
F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin *
   0.5 HIGH 50%>

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst"
   of type "PLL_ADV".  This attribute will be ignored.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  9 sec
Total CPU time to NGDBUILD completion:   8 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -w -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.4 - Map L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/data/Xdh_PrimTypeLib.xda> with
local file <f:/Xilinx/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
WARNING:LIT:243 - Logical network ilmb_LMB_ReadStrobe has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<0> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<10> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<11> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<12> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<13> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<14> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<15> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<16> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<17> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<18> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<19> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<1> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<20> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<21> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<22> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<23> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<24> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<25> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<26> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<27> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<28> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<29> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<2> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<30> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<31> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<3> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<4> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<5> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<6> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<7> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<8> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<9> has no
   load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_0_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_1_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_2_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_3_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_4_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_5_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_6_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_7_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_rb1_l_pin_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_rb2_l_pin_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_to_microblaze_0_FSL_M_Full has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Trace_WB_Jump_Taken has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_MB_Halted has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Valid_Instr has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA
   _Target.Gen_Ret_Addr[0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage
   /Using_FPGA.MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC
   [0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Swait has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network mdm_0/Interrupt has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_RESET has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_drck1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/Peripheral_Reset<0> has no load.
WARNING:LIT:243 - Logical network nand_01_0_to_microblaze_0/FSL_Control_IRQ has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0/FSL_Control_IRQ has
   no load.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal nand_01_0_n_rb2_l_pin connected to top level port
   nand_01_0_n_rb2_l_pin has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_rb1_l_pin connected to top level port
   nand_01_0_n_rb1_l_pin has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<0> connected to top level port
   nand_01_0_n_i_pin<0> has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<1> connected to top level port
   nand_01_0_n_i_pin<1> has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<2> connected to top level port
   nand_01_0_n_i_pin<2> has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<3> connected to top level port
   nand_01_0_n_i_pin<3> has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<4> connected to top level port
   nand_01_0_n_i_pin<4> has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<5> connected to top level port
   nand_01_0_n_i_pin<5> has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<6> connected to top level port
   nand_01_0_n_i_pin<6> has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<7> connected to top level port
   nand_01_0_n_i_pin<7> has been removed.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 49 secs 
Total CPU  time at the beginning of Placer: 23 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:f2c47ccf) REAL time: 54 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 134 IOs, 20 are locked
   and 114 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:f2c47ccf) REAL time: 54 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:ddfa1a26) REAL time: 54 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:ddfa1a26) REAL time: 54 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:ddfa1a26) REAL time: 1 mins 20 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:ddfa1a26) REAL time: 1 mins 21 secs 

Phase 7.2  Initial Clock and IO Placement
....
..
Phase 7.2  Initial Clock and IO Placement (Checksum:6885afaf) REAL time: 1 mins 23 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:6885afaf) REAL time: 1 mins 23 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:6885afaf) REAL time: 1 mins 23 secs 

Phase 10.3  Local Placement Optimization
..
..
Phase 10.3  Local Placement Optimization (Checksum:d61f5574) REAL time: 1 mins 24 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:eba2c82c) REAL time: 1 mins 25 secs 

Phase 12.8  Global Placement
.............
......................................................
..........................................
...............
Phase 12.8  Global Placement (Checksum:9629c6d6) REAL time: 1 mins 30 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:9629c6d6) REAL time: 1 mins 30 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:9629c6d6) REAL time: 1 mins 31 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:35441bc7) REAL time: 1 mins 54 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:35441bc7) REAL time: 1 mins 54 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:35441bc7) REAL time: 1 mins 54 secs 

Total REAL time to Placer completion: 1 mins 55 secs 
Total CPU  time to Placer completion: 1 mins 26 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  341
Slice Logic Utilization:
  Number of Slice Registers:                 1,627 out of  69,120    2%
    Number used as Flip Flops:               1,623
    Number used as Latches:                      4
  Number of Slice LUTs:                      1,760 out of  69,120    2%
    Number used as logic:                    1,566 out of  69,120    2%
      Number using O6 output only:           1,445
      Number using O5 output only:              49
      Number using O5 and O6:                   72
    Number used as Memory:                     184 out of  17,920    1%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           120
        Number using O6 output only:           119
        Number using O5 output only:             1
    Number used as exclusive route-thru:        10
  Number of route-thrus:                        72
    Number using O6 output only:                56
    Number using O5 output only:                13
    Number using O5 and O6:                      3

Slice Logic Distribution:
  Number of occupied Slices:                   832 out of  17,280    4%
  Number of LUT Flip Flop pairs used:        2,428
    Number with an unused Flip Flop:           801 out of   2,428   32%
    Number with an unused LUT:                 668 out of   2,428   27%
    Number of fully used LUT-FF pairs:         959 out of   2,428   39%
    Number of unique control sets:             180
    Number of slice register sites lost
      to control set restrictions:             349 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       134 out of     640   20%
    Number of LOCed IOBs:                       20 out of     134   14%
    IOB Flip Flops:                              5

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                       8 out of     148    5%
    Number using BlockRAM only:                  8
    Total primitives used:
      Number of 36k BlockRAM used:               8
    Total Memory used (KB):                    288 out of   5,328    5%
  Number of BUFG/BUFGCTRLs:                      3 out of      32    9%
    Number used as BUFGs:                        3
  Number of BSCANs:                              1 out of       4   25%
  Number of DSP48Es:                             3 out of      64    4%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                3.93

Peak Memory Usage:  437 MB
Total REAL time to MAP completion:  2 mins 
Total CPU time to MAP completion:   1 mins 31 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.4 - par L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/data/parBmgr.acd> with local file <f:/Xilinx/ISE/data/parBmgr.acd>


Loading device for application Rf_Device from file '5vlx110t.nph' in environment f:\Xilinx\ISE;F:\Xilinx\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.66 2009-11-16".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                           3 out of 32      9%
   Number of DSP48Es                         3 out of 64      4%
   Number of ILOGICs                         3 out of 800     1%
   Number of External IOBs                 134 out of 640    20%
      Number of LOCed IOBs                  20 out of 134    14%

   Number of OLOGICs                         2 out of 800     1%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB36_EXPs                     8 out of 148     5%
   Number of Slice Registers              1627 out of 69120   2%
      Number used as Flip Flops           1623
      Number used as Latches                 4
      Number used as LatchThrus              0

   Number of Slice LUTS                   1760 out of 69120   2%
   Number of Slice LUT-Flip Flop pairs    2428 out of 69120   3%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 14 secs 
Finished initial Timing Analysis.  REAL time: 14 secs 

Starting Router


Wirelength Stats for nets on all pins. NumPins: 11115

Phase  1  : 12290 unrouted;      REAL time: 17 secs 

Phase  2  : 10413 unrouted;      REAL time: 18 secs 

Phase  3  : 3956 unrouted;      REAL time: 23 secs 

Phase  4  : 3956 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 36 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 36 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 36 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 36 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 36 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 
Total REAL time to Router completion: 38 secs 
Total CPU time to Router completion: 37 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGCTRL_X0Y0| No   |  671 |  0.509     |  2.049      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y31| No   |   66 |  0.361     |  1.890      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   19 |  2.044     |  2.847      |
+---------------------+--------------+------+------+------------+-------------+
|nand_01_0/nand_01_0/ |              |      |      |            |             |
|       n_ale_not0001 |         Local|      |    3 |  0.101     |  0.768      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |    12.091ns|     7.909ns|       0|           0
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD        |     0.290ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |             |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin *         0.5 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      3.954ns|            0|            0|            0|       259476|
| TS_clock_generator_0_clock_gen|     20.000ns|      7.909ns|          N/A|            0|            0|       259476|            0|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 47 secs 
Total CPU time to PAR completion: 44 secs 

Peak Memory Usage:  357 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.4 - Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
f:\Xilinx\ISE;F:\Xilinx\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
--------------------------------------------------------------------------------
Release 11.4 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-1 (PRODUCTION 1.66 2009-11-16, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 259476 paths, 0 nets, and 10199 connections

Design statistics:
   Minimum period:   7.909ns (Maximum frequency: 126.438MHz)


Analysis completed Mon Mar 01 11:59:13 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 22 secs 


xflow done!
touch __xps/system_routed
xilperl F:/Xilinx/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.4 - Bitgen L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
f:\Xilinx\ISE;F:\Xilinx\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
Opened constraints file system.pcf.

Mon Mar 01 11:59:32 2010

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   nand_01_0/nand_01_0/n_ale_not0001 is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.


Done!

At Local date and time: Mon Mar 01 12:07:10 2010
 make -f system.make download started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs  -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.4 Build EDK_LS4.68
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Memory_microblaze_0/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
Downloading f:/Xilinx/ISE/data/xusb_xlp.hex.
Downloaded firmware version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   61.20 C, Min. Reading:   58.74 C, Max.
Reading:   61.70 C
5: VCCINT Supply: Current Reading:   0.993 V, Min. Reading:   0.990 V, Max.
Reading:   0.996 V
5: VCCAUX Supply: Current Reading:   2.493 V, Min. Reading:   2.490 V, Max.
Reading:   2.493 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Mon Mar 01 12:14:27 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...
'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   62.19 C, Min. Reading:   60.22 C, Max.
Reading:   62.19 C
5: VCCINT Supply: Current Reading:   0.993 V, Min. Reading:   0.990 V, Max.
Reading:   0.996 V
5: VCCAUX Supply: Current Reading:   2.493 V, Min. Reading:   2.490 V, Max.
Reading:   2.493 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Tue Mar 02 14:43:26 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 LPT base address = 0378h.
 ECP base address = FFFFFFFFh.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Cable autodetection failed.
 Count ReleaseSemaphore rc = 298.
make: *** [download] Error 1



Done!

At Local date and time: Tue Mar 02 14:45:04 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
Downloading f:/Xilinx/ISE/data/xusb_xlp.hex.
Downloaded firmware version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   62.19 C, Min. Reading:   61.20 C, Max.
Reading:   62.68 C
5: VCCINT Supply: Current Reading:   0.990 V, Min. Reading:   0.990 V, Max.
Reading:   0.996 V
5: VCCAUX Supply: Current Reading:   2.493 V, Min. Reading:   2.490 V, Max.
Reading:   2.496 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Tue Mar 02 14:46:38 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   62.19 C, Min. Reading:   61.70 C, Max.
Reading:   62.19 C
5: VCCINT Supply: Current Reading:   0.993 V, Min. Reading:   0.990 V, Max.
Reading:   0.996 V
5: VCCAUX Supply: Current Reading:   2.493 V, Min. Reading:   2.490 V, Max.
Reading:   2.493 V
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Tue Mar 02 14:51:14 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...
'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   62.19 C, Min. Reading:   61.20 C, Max.
Reading:   62.68 C
5: VCCINT Supply: Current Reading:   0.993 V, Min. Reading:   0.990 V, Max.
Reading:   0.996 V
5: VCCAUX Supply: Current Reading:   2.493 V, Min. Reading:   2.490 V, Max.
Reading:   2.493 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Tue Mar 02 14:56:29 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   62.19 C, Min. Reading:   61.20 C, Max.
Reading:   62.68 C
5: VCCINT Supply: Current Reading:   0.993 V, Min. Reading:   0.990 V, Max.
Reading:   0.996 V
5: VCCAUX Supply: Current Reading:   2.493 V, Min. Reading:   2.490 V, Max.
Reading:   2.493 V
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Tue Mar 02 14:58:35 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   62.19 C, Min. Reading:   61.70 C, Max.
Reading:   62.68 C
5: VCCINT Supply: Current Reading:   0.993 V, Min. Reading:   0.990 V, Max.
Reading:   0.996 V
5: VCCAUX Supply: Current Reading:   2.493 V, Min. Reading:   2.490 V, Max.
Reading:   2.493 V
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Tue Mar 02 15:01:06 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   62.68 C, Min. Reading:   61.70 C, Max.
Reading:   62.68 C
5: VCCINT Supply: Current Reading:   0.993 V, Min. Reading:   0.990 V, Max.
Reading:   0.996 V
5: VCCAUX Supply: Current Reading:   2.493 V, Min. Reading:   2.490 V, Max.
Reading:   2.493 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------


Done!

At Local date and time: Tue Mar 02 15:02:19 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   62.19 C, Min. Reading:   61.70 C, Max.
Reading:   62.68 C
5: VCCINT Supply: Current Reading:   0.993 V, Min. Reading:   0.990 V, Max.
Reading:   0.996 V
5: VCCAUX Supply: Current Reading:   2.493 V, Min. Reading:   2.490 V, Max.
Reading:   2.493 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Tue Mar 02 15:03:43 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   62.19 C, Min. Reading:   61.20 C, Max.
Reading:   62.19 C
5: VCCINT Supply: Current Reading:   0.993 V, Min. Reading:   0.990 V, Max.
Reading:   0.996 V
5: VCCAUX Supply: Current Reading:   2.493 V, Min. Reading:   2.490 V, Max.
Reading:   2.493 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Tue Mar 02 15:05:43 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   62.19 C, Min. Reading:   61.20 C, Max.
Reading:   62.19 C
5: VCCINT Supply: Current Reading:   0.993 V, Min. Reading:   0.990 V, Max.
Reading:   0.996 V
5: VCCAUX Supply: Current Reading:   2.493 V, Min. Reading:   2.490 V, Max.
Reading:   2.493 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.

'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Tue Mar 02 15:08:42 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

Elapsed time =      1 sec.
'5': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   62.19 C, Min. Reading:   61.20 C, Max.
Reading:   62.68 C
5: VCCINT Supply: Current Reading:   0.993 V, Min. Reading:   0.990 V, Max.
Reading:   0.996 V
5: VCCAUX Supply: Current Reading:   2.490 V, Min. Reading:   2.490 V, Max.
Reading:   2.493 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Tue Mar 02 15:09:52 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   62.19 C, Min. Reading:   61.70 C, Max.
Reading:   62.19 C
5: VCCINT Supply: Current Reading:   0.993 V, Min. Reading:   0.990 V, Max.
Reading:   0.996 V
5: VCCAUX Supply: Current Reading:   2.493 V, Min. Reading:   2.490 V, Max.
Reading:   2.493 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Tue Mar 02 15:16:10 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   74.99 C, Min. Reading:   61.20 C, Max.
Reading:   74.99 C
5: VCCINT Supply: Current Reading:   0.984 V, Min. Reading:   0.984 V, Max.
Reading:   0.993 V
5: VCCAUX Supply: Current Reading:   2.484 V, Min. Reading:   2.481 V, Max.
Reading:   2.493 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Tue Mar 02 15:18:00 2010
 make -f system.make hwclean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs


Done!

At Local date and time: Tue Mar 02 15:18:12 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.4 - platgen Xilinx EDK 11.4 Build EDK_LS4.68
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 69 - 2 master(s)
: 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 76 - 1 master(s)
: 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 83 - 1 master(s)
: 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 183 - 1 master(s)
: 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 226 - 1 master(s)
: 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 229 - floating connection!
WARNING:EDK:2099 - PORT:FSL_S_Clk CONNECTOR:microblaze_0_to_nand_01_0_FSL_S_Clk
   -
   F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a\data\na
   nd_01_v2_1_0.mpd line 27 - floating connection!
WARNING:EDK:2099 - PORT:FSL_M_Clk CONNECTOR:nand_01_0_to_microblaze_0_FSL_M_Clk
   -
   F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a\data\na
   nd_01_v2_1_0.mpd line 32 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to
   0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value
   to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 108 - elaborating
IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 53 - Running XST
synthesis
INSTANCE:mb_plb - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line
69 - Running XST synthesis
INSTANCE:ilmb - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line
76 - Running XST synthesis
INSTANCE:dlmb - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line
83 - Running XST synthesis
INSTANCE:dlmb_cntlr - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs
line 90 - Running XST synthesis
INSTANCE:ilmb_cntlr - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs
line 99 - Running XST synthesis
INSTANCE:lmb_bram - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs
line 108 - Running XST synthesis
INSTANCE:rs232_uart_1 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 115 - Running XST
synthesis
INSTANCE:rs232_uart_2 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 129 - Running XST
synthesis
INSTANCE:clock_generator_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 143 - Running XST
synthesis
INSTANCE:mdm_0 - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line
158 - Running XST synthesis
INSTANCE:proc_sys_reset_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 171 - Running XST
synthesis
INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 183 - Running XST
synthesis
INSTANCE:nand_01_0 - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs
line 191 - Running XST synthesis
INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 226 - Running XST
synthesis

Running NGCBUILD ...
IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 115 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -sd .. rs232_uart_1_wrapper.ngc ../rs232_uart_1_wrapper.ngc

Reading NGO file
"F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/rs232_uart_1_wrap
per/rs232_uart_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_1_wrapper.blc"...

NGCBUILD done.
IPNAME:rs232_uart_2_wrapper INSTANCE:rs232_uart_2 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 129 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -sd .. rs232_uart_2_wrapper.ngc ../rs232_uart_2_wrapper.ngc

Reading NGO file
"F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/rs232_uart_2_wrap
per/rs232_uart_2_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_2_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 143 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/clock_generator_0
_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nand_01_0_to_microblaze_0_wrapper INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 183 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -uc nand_01_0_to_microblaze_0_wrapper.ucf -sd ..
nand_01_0_to_microblaze_0_wrapper.ngc ../nand_01_0_to_microblaze_0_wrapper.ngc

Reading NGO file
"F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/nand_01_0_to_micr
oblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapper.ngc" ...

Applying constraints in "nand_01_0_to_microblaze_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nand_01_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../nand_01_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_to_nand_01_0_wrapper INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 226 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -uc microblaze_0_to_nand_01_0_wrapper.ucf -sd ..
microblaze_0_to_nand_01_0_wrapper.ngc ../microblaze_0_to_nand_01_0_wrapper.ngc

Reading NGO file
"F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/microblaze_0_to_n
and_01_0_wrapper/microblaze_0_to_nand_01_0_wrapper.ngc" ...

Applying constraints in "microblaze_0_to_nand_01_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_to_nand_01_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_to_nand_01_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 270.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.4 - ngcbuild L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<f:/Xilinx/ISE/data/ngcflow.csf>

Command Line: f:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file
"f:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_2_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"../implementation/nand_01_0_to_microblaze_0_wrapper.ngc"...
Loading design module "../implementation/nand_01_0_wrapper.ngc"...
Loading design module
"../implementation/microblaze_0_to_nand_01_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.4 - Xflow L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile f:/Xilinx/ISE/xilinx/data/fpga.flw into working directory
F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation 

Using Flow File:
F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/fpga.flw 
Using Option File(s): 
 F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt timestamp -bm
system.bmm
"F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 11.4 - ngdbuild L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt
timestamp -bm system.bmm
F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin *
   0.5 HIGH 50%>

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst"
   of type "PLL_ADV".  This attribute will be ignored.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  9 sec
Total CPU time to NGDBUILD completion:   8 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -w -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.4 - Map L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/data/Xdh_PrimTypeLib.xda> with
local file <f:/Xilinx/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
WARNING:LIT:243 - Logical network ilmb_LMB_ReadStrobe has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<0> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<10> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<11> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<12> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<13> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<14> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<15> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<16> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<17> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<18> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<19> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<1> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<20> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<21> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<22> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<23> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<24> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<25> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<26> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<27> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<28> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<29> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<2> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<30> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<31> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<3> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<4> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<5> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<6> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<7> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<8> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<9> has no
   load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_0_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_1_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_2_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_3_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_4_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_5_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_6_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_7_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_rb1_l_pin_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_rb2_l_pin_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_to_microblaze_0_FSL_M_Full has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Trace_WB_Jump_Taken has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_MB_Halted has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Valid_Instr has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA
   _Target.Gen_Ret_Addr[0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage
   /Using_FPGA.MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC
   [0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Swait has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network mdm_0/Interrupt has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_RESET has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_drck1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/Peripheral_Reset<0> has no load.
WARNING:LIT:243 - Logical network nand_01_0_to_microblaze_0/FSL_Control_IRQ has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0/FSL_Control_IRQ has
   no load.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal nand_01_0_n_rb2_l_pin connected to top level port
   nand_01_0_n_rb2_l_pin has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_rb1_l_pin connected to top level port
   nand_01_0_n_rb1_l_pin has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<0> connected to top level port
   nand_01_0_n_i_pin<0> has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<1> connected to top level port
   nand_01_0_n_i_pin<1> has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<2> connected to top level port
   nand_01_0_n_i_pin<2> has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<3> connected to top level port
   nand_01_0_n_i_pin<3> has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<4> connected to top level port
   nand_01_0_n_i_pin<4> has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<5> connected to top level port
   nand_01_0_n_i_pin<5> has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<6> connected to top level port
   nand_01_0_n_i_pin<6> has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<7> connected to top level port
   nand_01_0_n_i_pin<7> has been removed.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 45 secs 
Total CPU  time at the beginning of Placer: 24 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:f2c43f88) REAL time: 57 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 134 IOs, 20 are locked
   and 114 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:f2c43f88) REAL time: 57 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:ddf9dcdf) REAL time: 57 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:ddf9dcdf) REAL time: 57 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:ddf9dcdf) REAL time: 1 mins 21 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:ddf9dcdf) REAL time: 1 mins 22 secs 

Phase 7.2  Initial Clock and IO Placement
.....
Phase 7.2  Initial Clock and IO Placement (Checksum:68857268) REAL time: 1 mins 25 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:68857268) REAL time: 1 mins 25 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:68857268) REAL time: 1 mins 25 secs 

Phase 10.3  Local Placement Optimization
.....
Phase 10.3  Local Placement Optimization (Checksum:af5698f7) REAL time: 1 mins 26 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:b50677a1) REAL time: 1 mins 27 secs 

Phase 12.8  Global Placement
.......................................
............................................................
..............
Phase 12.8  Global Placement (Checksum:3e080644) REAL time: 1 mins 32 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:3e080644) REAL time: 1 mins 32 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:3e080644) REAL time: 1 mins 32 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:d099d164) REAL time: 1 mins 49 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:d099d164) REAL time: 1 mins 50 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:d099d164) REAL time: 1 mins 50 secs 

Total REAL time to Placer completion: 1 mins 50 secs 
Total CPU  time to Placer completion: 1 mins 20 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  341
Slice Logic Utilization:
  Number of Slice Registers:                 1,626 out of  69,120    2%
    Number used as Flip Flops:               1,623
    Number used as Latches:                      3
  Number of Slice LUTs:                      1,757 out of  69,120    2%
    Number used as logic:                    1,563 out of  69,120    2%
      Number using O6 output only:           1,442
      Number using O5 output only:              49
      Number using O5 and O6:                   72
    Number used as Memory:                     184 out of  17,920    1%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           120
        Number using O6 output only:           119
        Number using O5 output only:             1
    Number used as exclusive route-thru:        10
  Number of route-thrus:                        85
    Number using O6 output only:                56
    Number using O5 output only:                26
    Number using O5 and O6:                      3

Slice Logic Distribution:
  Number of occupied Slices:                   814 out of  17,280    4%
  Number of LUT Flip Flop pairs used:        2,396
    Number with an unused Flip Flop:           770 out of   2,396   32%
    Number with an unused LUT:                 639 out of   2,396   26%
    Number of fully used LUT-FF pairs:         987 out of   2,396   41%
    Number of unique control sets:             180
    Number of slice register sites lost
      to control set restrictions:             346 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       134 out of     640   20%
    Number of LOCed IOBs:                       20 out of     134   14%
    IOB Flip Flops:                              5

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                       8 out of     148    5%
    Number using BlockRAM only:                  8
    Total primitives used:
      Number of 36k BlockRAM used:               8
    Total Memory used (KB):                    288 out of   5,328    5%
  Number of BUFG/BUFGCTRLs:                      3 out of      32    9%
    Number used as BUFGs:                        3
  Number of BSCANs:                              1 out of       4   25%
  Number of DSP48Es:                             3 out of      64    4%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                3.93

Peak Memory Usage:  436 MB
Total REAL time to MAP completion:  1 mins 55 secs 
Total CPU time to MAP completion:   1 mins 25 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.4 - par L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/data/parBmgr.acd> with local file <f:/Xilinx/ISE/data/parBmgr.acd>


Loading device for application Rf_Device from file '5vlx110t.nph' in environment f:\Xilinx\ISE;F:\Xilinx\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.66 2009-11-16".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                           3 out of 32      9%
   Number of DSP48Es                         3 out of 64      4%
   Number of ILOGICs                         3 out of 800     1%
   Number of External IOBs                 134 out of 640    20%
      Number of LOCed IOBs                  20 out of 134    14%

   Number of OLOGICs                         2 out of 800     1%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB36_EXPs                     8 out of 148     5%
   Number of Slice Registers              1626 out of 69120   2%
      Number used as Flip Flops           1623
      Number used as Latches                 3
      Number used as LatchThrus              0

   Number of Slice LUTS                   1757 out of 69120   2%
   Number of Slice LUT-Flip Flop pairs    2396 out of 69120   3%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 14 secs 
Finished initial Timing Analysis.  REAL time: 14 secs 

Starting Router


Wirelength Stats for nets on all pins. NumPins: 11090

Phase  1  : 12280 unrouted;      REAL time: 18 secs 

Phase  2  : 10399 unrouted;      REAL time: 19 secs 

Phase  3  : 3953 unrouted;      REAL time: 24 secs 

Phase  4  : 3953 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 32 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 37 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 37 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 37 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 37 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 37 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 39 secs 
Total REAL time to Router completion: 39 secs 
Total CPU time to Router completion: 37 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGCTRL_X0Y0| No   |  663 |  0.503     |  2.058      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y31| No   |   65 |  0.419     |  1.948      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   19 |  1.830     |  2.626      |
+---------------------+--------------+------+------+------------+-------------+
|nand_01_0/nand_01_0/ |              |      |      |            |             |
|       n_ale_not0001 |         Local|      |    3 |  0.203     |  0.673      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |    12.518ns|     7.482ns|       0|           0
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD        |     0.284ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |             |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin *         0.5 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      3.741ns|            0|            0|            0|       259476|
| TS_clock_generator_0_clock_gen|     20.000ns|      7.482ns|          N/A|            0|            0|       259476|            0|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 47 secs 
Total CPU time to PAR completion: 44 secs 

Peak Memory Usage:  358 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.4 - Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
f:\Xilinx\ISE;F:\Xilinx\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
--------------------------------------------------------------------------------
Release 11.4 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-1 (PRODUCTION 1.66 2009-11-16, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 259476 paths, 0 nets, and 10179 connections

Design statistics:
   Minimum period:   7.482ns (Maximum frequency: 133.654MHz)


Analysis completed Tue Mar 02 15:26:51 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 19 secs 


xflow done!
touch __xps/system_routed
xilperl F:/Xilinx/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.4 - Bitgen L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
f:\Xilinx\ISE;F:\Xilinx\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
Opened constraints file system.pcf.

Tue Mar 02 15:27:04 2010

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   nand_01_0/nand_01_0/n_ale_not0001 is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.


Done!

At Local date and time: Tue Mar 02 15:50:40 2010
 make -f system.make download started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs  -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.4 Build EDK_LS4.68
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Memory_microblaze_0/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   79.91 C, Min. Reading:   70.06 C, Max.
Reading:   79.91 C
5: VCCINT Supply: Current Reading:   0.984 V, Min. Reading:   0.981 V, Max.
Reading:   0.993 V
5: VCCAUX Supply: Current Reading:   2.484 V, Min. Reading:   2.481 V, Max.
Reading:   2.493 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Tue Mar 02 15:55:52 2010
 make -f system.make hwclean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs


Done!

At Local date and time: Tue Mar 02 15:56:01 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.4 - platgen Xilinx EDK 11.4 Build EDK_LS4.68
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 69 - 2 master(s)
: 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 76 - 1 master(s)
: 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 83 - 1 master(s)
: 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 183 - 1 master(s)
: 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 226 - 1 master(s)
: 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 229 - floating connection!
WARNING:EDK:2099 - PORT:FSL_S_Clk CONNECTOR:microblaze_0_to_nand_01_0_FSL_S_Clk
   -
   F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a\data\na
   nd_01_v2_1_0.mpd line 27 - floating connection!
WARNING:EDK:2099 - PORT:FSL_M_Clk CONNECTOR:nand_01_0_to_microblaze_0_FSL_M_Clk
   -
   F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a\data\na
   nd_01_v2_1_0.mpd line 32 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to
   0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value
   to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 108 - elaborating
IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 53 - Running XST
synthesis
INSTANCE:mb_plb - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line
69 - Running XST synthesis
INSTANCE:ilmb - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line
76 - Running XST synthesis
INSTANCE:dlmb - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line
83 - Running XST synthesis
INSTANCE:dlmb_cntlr - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs
line 90 - Running XST synthesis
INSTANCE:ilmb_cntlr - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs
line 99 - Running XST synthesis
INSTANCE:lmb_bram - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs
line 108 - Running XST synthesis
INSTANCE:rs232_uart_1 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 115 - Running XST
synthesis
INSTANCE:rs232_uart_2 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 129 - Running XST
synthesis
INSTANCE:clock_generator_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 143 - Running XST
synthesis
INSTANCE:mdm_0 - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line
158 - Running XST synthesis
INSTANCE:proc_sys_reset_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 171 - Running XST
synthesis
INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 183 - Running XST
synthesis
INSTANCE:nand_01_0 - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs
line 191 - Running XST synthesis
INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 226 - Running XST
synthesis

Running NGCBUILD ...
IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 115 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -sd .. rs232_uart_1_wrapper.ngc ../rs232_uart_1_wrapper.ngc

Reading NGO file
"F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/rs232_uart_1_wrap
per/rs232_uart_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_1_wrapper.blc"...

NGCBUILD done.
IPNAME:rs232_uart_2_wrapper INSTANCE:rs232_uart_2 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 129 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -sd .. rs232_uart_2_wrapper.ngc ../rs232_uart_2_wrapper.ngc

Reading NGO file
"F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/rs232_uart_2_wrap
per/rs232_uart_2_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_2_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 143 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/clock_generator_0
_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nand_01_0_to_microblaze_0_wrapper INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 183 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -uc nand_01_0_to_microblaze_0_wrapper.ucf -sd ..
nand_01_0_to_microblaze_0_wrapper.ngc ../nand_01_0_to_microblaze_0_wrapper.ngc

Reading NGO file
"F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/nand_01_0_to_micr
oblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapper.ngc" ...

Applying constraints in "nand_01_0_to_microblaze_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nand_01_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../nand_01_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_to_nand_01_0_wrapper INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 226 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -uc microblaze_0_to_nand_01_0_wrapper.ucf -sd ..
microblaze_0_to_nand_01_0_wrapper.ngc ../microblaze_0_to_nand_01_0_wrapper.ngc

Reading NGO file
"F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/microblaze_0_to_n
and_01_0_wrapper/microblaze_0_to_nand_01_0_wrapper.ngc" ...

Applying constraints in "microblaze_0_to_nand_01_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_to_nand_01_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_to_nand_01_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 217.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.4 - ngcbuild L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<f:/Xilinx/ISE/data/ngcflow.csf>

Command Line: f:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file
"f:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_2_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"../implementation/nand_01_0_to_microblaze_0_wrapper.ngc"...
Loading design module "../implementation/nand_01_0_wrapper.ngc"...
Loading design module
"../implementation/microblaze_0_to_nand_01_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.4 - Xflow L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile f:/Xilinx/ISE/xilinx/data/fpga.flw into working directory
F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation 

Using Flow File:
F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/fpga.flw 
Using Option File(s): 
 F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt timestamp -bm
system.bmm
"F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 11.4 - ngdbuild L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt
timestamp -bm system.bmm
F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin *
   0.5 HIGH 50%>

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst"
   of type "PLL_ADV".  This attribute will be ignored.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  9 sec
Total CPU time to NGDBUILD completion:   8 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -w -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.4 - Map L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/data/Xdh_PrimTypeLib.xda> with
local file <f:/Xilinx/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
WARNING:LIT:243 - Logical network ilmb_LMB_ReadStrobe has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<0> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<10> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<11> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<12> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<13> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<14> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<15> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<16> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<17> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<18> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<19> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<1> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<20> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<21> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<22> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<23> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<24> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<25> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<26> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<27> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<28> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<29> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<2> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<30> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<31> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<3> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<4> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<5> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<6> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<7> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<8> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<9> has no
   load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_0_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_1_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_2_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_3_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_4_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_5_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_6_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_7_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_rb1_l_pin_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_rb2_l_pin_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_to_microblaze_0_FSL_M_Full has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Trace_WB_Jump_Taken has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_MB_Halted has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Valid_Instr has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA
   _Target.Gen_Ret_Addr[0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage
   /Using_FPGA.MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC
   [0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Swait has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network mdm_0/Interrupt has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_RESET has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_drck1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/Peripheral_Reset<0> has no load.
WARNING:LIT:243 - Logical network nand_01_0_to_microblaze_0/FSL_Control_IRQ has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0/FSL_Control_IRQ has
   no load.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal nand_01_0_n_rb2_l_pin connected to top level port
   nand_01_0_n_rb2_l_pin has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_rb1_l_pin connected to top level port
   nand_01_0_n_rb1_l_pin has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<0> connected to top level port
   nand_01_0_n_i_pin<0> has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<1> connected to top level port
   nand_01_0_n_i_pin<1> has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<2> connected to top level port
   nand_01_0_n_i_pin<2> has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<3> connected to top level port
   nand_01_0_n_i_pin<3> has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<4> connected to top level port
   nand_01_0_n_i_pin<4> has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<5> connected to top level port
   nand_01_0_n_i_pin<5> has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<6> connected to top level port
   nand_01_0_n_i_pin<6> has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<7> connected to top level port
   nand_01_0_n_i_pin<7> has been removed.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 41 secs 
Total CPU  time at the beginning of Placer: 24 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:f2c3d97b) REAL time: 46 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 134 IOs, 20 are locked
   and 114 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:f2c3d97b) REAL time: 47 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:ddf976d2) REAL time: 47 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:ddf976d2) REAL time: 47 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:ddf976d2) REAL time: 1 mins 11 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:ddf976d2) REAL time: 1 mins 12 secs 

Phase 7.2  Initial Clock and IO Placement
......
Phase 7.2  Initial Clock and IO Placement (Checksum:68850c5b) REAL time: 1 mins 15 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:68850c5b) REAL time: 1 mins 15 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:68850c5b) REAL time: 1 mins 15 secs 

Phase 10.3  Local Placement Optimization
......
.
Phase 10.3  Local Placement Optimization (Checksum:3bde5a28) REAL time: 1 mins 16 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:20e6e489) REAL time: 1 mins 17 secs 

Phase 12.8  Global Placement
...............
............................................................
..................................................
.......
.....
Phase 12.8  Global Placement (Checksum:733bcaa) REAL time: 1 mins 23 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:733bcaa) REAL time: 1 mins 23 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:733bcaa) REAL time: 1 mins 23 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:31017d26) REAL time: 1 mins 50 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:31017d26) REAL time: 1 mins 50 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:31017d26) REAL time: 1 mins 51 secs 

Total REAL time to Placer completion: 1 mins 51 secs 
Total CPU  time to Placer completion: 1 mins 31 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  340
Slice Logic Utilization:
  Number of Slice Registers:                 1,623 out of  69,120    2%
    Number used as Flip Flops:               1,623
  Number of Slice LUTs:                      1,756 out of  69,120    2%
    Number used as logic:                    1,562 out of  69,120    2%
      Number using O6 output only:           1,440
      Number using O5 output only:              49
      Number using O5 and O6:                   73
    Number used as Memory:                     184 out of  17,920    1%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           120
        Number using O6 output only:           119
        Number using O5 output only:             1
    Number used as exclusive route-thru:        10
  Number of route-thrus:                        63
    Number using O6 output only:                56
    Number using O5 output only:                 4
    Number using O5 and O6:                      3

Slice Logic Distribution:
  Number of occupied Slices:                   955 out of  17,280    5%
  Number of LUT Flip Flop pairs used:        2,512
    Number with an unused Flip Flop:           889 out of   2,512   35%
    Number with an unused LUT:                 756 out of   2,512   30%
    Number of fully used LUT-FF pairs:         867 out of   2,512   34%
    Number of unique control sets:             180
    Number of slice register sites lost
      to control set restrictions:             349 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       134 out of     640   20%
    Number of LOCed IOBs:                       20 out of     134   14%
    IOB Flip Flops:                              5

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                       8 out of     148    5%
    Number using BlockRAM only:                  8
    Total primitives used:
      Number of 36k BlockRAM used:               8
    Total Memory used (KB):                    288 out of   5,328    5%
  Number of BUFG/BUFGCTRLs:                      3 out of      32    9%
    Number used as BUFGs:                        3
  Number of BSCANs:                              1 out of       4   25%
  Number of DSP48Es:                             3 out of      64    4%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                3.93

Peak Memory Usage:  452 MB
Total REAL time to MAP completion:  1 mins 56 secs 
Total CPU time to MAP completion:   1 mins 36 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.4 - par L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/data/parBmgr.acd> with local file <f:/Xilinx/ISE/data/parBmgr.acd>


Loading device for application Rf_Device from file '5vlx110t.nph' in environment f:\Xilinx\ISE;F:\Xilinx\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.66 2009-11-16".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                           3 out of 32      9%
   Number of DSP48Es                         3 out of 64      4%
   Number of ILOGICs                         3 out of 800     1%
   Number of External IOBs                 134 out of 640    20%
      Number of LOCed IOBs                  20 out of 134    14%

   Number of OLOGICs                         2 out of 800     1%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB36_EXPs                     8 out of 148     5%
   Number of Slice Registers              1623 out of 69120   2%
      Number used as Flip Flops           1623
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   1756 out of 69120   2%
   Number of Slice LUT-Flip Flop pairs    2512 out of 69120   3%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 14 secs 
Finished initial Timing Analysis.  REAL time: 14 secs 

Starting Router


Wirelength Stats for nets on all pins. NumPins: 11204

Phase  1  : 12376 unrouted;      REAL time: 18 secs 

Phase  2  : 10460 unrouted;      REAL time: 20 secs 

Phase  3  : 3632 unrouted;      REAL time: 25 secs 

Phase  4  : 3632 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 33 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 39 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 39 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 39 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 39 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 39 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 41 secs 
Total REAL time to Router completion: 42 secs 
Total CPU time to Router completion: 39 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGCTRL_X0Y0| No   |  717 |  0.481     |  2.012      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y31| No   |   66 |  0.308     |  1.849      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   19 |  2.167     |  2.888      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |    11.477ns|     8.523ns|       0|           0
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD        |     0.284ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |             |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin *         0.5 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      4.261ns|            0|            0|            0|       259479|
| TS_clock_generator_0_clock_gen|     20.000ns|      8.523ns|          N/A|            0|            0|       259479|            0|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 50 secs 
Total CPU time to PAR completion: 47 secs 

Peak Memory Usage:  358 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.4 - Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
f:\Xilinx\ISE;F:\Xilinx\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
--------------------------------------------------------------------------------
Release 11.4 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-1 (PRODUCTION 1.66 2009-11-16, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 259479 paths, 0 nets, and 10302 connections

Design statistics:
   Minimum period:   8.523ns (Maximum frequency: 117.330MHz)


Analysis completed Tue Mar 02 16:03:43 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 20 secs 


xflow done!
touch __xps/system_routed
xilperl F:/Xilinx/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.4 - Bitgen L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
f:\Xilinx\ISE;F:\Xilinx\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
Opened constraints file system.pcf.

Tue Mar 02 16:03:55 2010

Running DRC.
DRC detected 0 errors and 0 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.


Done!

At Local date and time: Tue Mar 02 16:05:32 2010
 make -f system.make download started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs  -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.4 Build EDK_LS4.68
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Memory_microblaze_0/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   67.60 C, Min. Reading:   67.60 C, Max.
Reading:   79.91 C
5: VCCINT Supply: Current Reading:   0.990 V, Min. Reading:   0.987 V, Max.
Reading:   0.993 V
5: VCCAUX Supply: Current Reading:   2.493 V, Min. Reading:   2.490 V, Max.
Reading:   2.493 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Tue Mar 02 16:08:44 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   65.14 C, Min. Reading:   65.14 C, Max.
Reading:   67.60 C
5: VCCINT Supply: Current Reading:   0.993 V, Min. Reading:   0.990 V, Max.
Reading:   0.993 V
5: VCCAUX Supply: Current Reading:   2.493 V, Min. Reading:   2.490 V, Max.
Reading:   2.496 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Tue Mar 02 16:09:21 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   67.11 C, Min. Reading:   63.66 C, Max.
Reading:   67.11 C
5: VCCINT Supply: Current Reading:   0.987 V, Min. Reading:   0.984 V, Max.
Reading:   0.993 V
5: VCCAUX Supply: Current Reading:   2.484 V, Min. Reading:   2.484 V, Max.
Reading:   2.496 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =     10 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Tue Mar 02 16:16:34 2010
 make -f system.make hwclean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs


Done!

At Local date and time: Tue Mar 02 16:16:39 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.4 - platgen Xilinx EDK 11.4 Build EDK_LS4.68
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 69 - 2 master(s)
: 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 76 - 1 master(s)
: 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 83 - 1 master(s)
: 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 183 - 1 master(s)
: 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 226 - 1 master(s)
: 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 229 - floating connection!
WARNING:EDK:2099 - PORT:FSL_S_Clk CONNECTOR:microblaze_0_to_nand_01_0_FSL_S_Clk
   -
   F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a\data\na
   nd_01_v2_1_0.mpd line 27 - floating connection!
WARNING:EDK:2099 - PORT:FSL_M_Clk CONNECTOR:nand_01_0_to_microblaze_0_FSL_M_Clk
   -
   F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\pcores\nand_01_v1_00_a\data\na
   nd_01_v2_1_0.mpd line 32 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to
   0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value
   to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 108 - elaborating
IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 53 - Running XST
synthesis
INSTANCE:mb_plb - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line
69 - Running XST synthesis
INSTANCE:ilmb - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line
76 - Running XST synthesis
INSTANCE:dlmb - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line
83 - Running XST synthesis
INSTANCE:dlmb_cntlr - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs
line 90 - Running XST synthesis
INSTANCE:ilmb_cntlr - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs
line 99 - Running XST synthesis
INSTANCE:lmb_bram - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs
line 108 - Running XST synthesis
INSTANCE:rs232_uart_1 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 115 - Running XST
synthesis
INSTANCE:rs232_uart_2 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 129 - Running XST
synthesis
INSTANCE:clock_generator_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 143 - Running XST
synthesis
INSTANCE:mdm_0 - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line
158 - Running XST synthesis
INSTANCE:proc_sys_reset_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 171 - Running XST
synthesis
INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 183 - Running XST
synthesis
INSTANCE:nand_01_0 - F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs
line 191 - Running XST synthesis
INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 226 - Running XST
synthesis

Running NGCBUILD ...
IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 115 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -sd .. rs232_uart_1_wrapper.ngc ../rs232_uart_1_wrapper.ngc

Reading NGO file
"F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/rs232_uart_1_wrap
per/rs232_uart_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_1_wrapper.blc"...

NGCBUILD done.
IPNAME:rs232_uart_2_wrapper INSTANCE:rs232_uart_2 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 129 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -sd .. rs232_uart_2_wrapper.ngc ../rs232_uart_2_wrapper.ngc

Reading NGO file
"F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/rs232_uart_2_wrap
per/rs232_uart_2_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_2_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 143 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/clock_generator_0
_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nand_01_0_to_microblaze_0_wrapper INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 183 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -uc nand_01_0_to_microblaze_0_wrapper.ucf -sd ..
nand_01_0_to_microblaze_0_wrapper.ngc ../nand_01_0_to_microblaze_0_wrapper.ngc

Reading NGO file
"F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/nand_01_0_to_micr
oblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapper.ngc" ...

Applying constraints in "nand_01_0_to_microblaze_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nand_01_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../nand_01_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_to_nand_01_0_wrapper INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\system.mhs line 226 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -uc microblaze_0_to_nand_01_0_wrapper.ucf -sd ..
microblaze_0_to_nand_01_0_wrapper.ngc ../microblaze_0_to_nand_01_0_wrapper.ngc

Reading NGO file
"F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/microblaze_0_to_n
and_01_0_wrapper/microblaze_0_to_nand_01_0_wrapper.ngc" ...

Applying constraints in "microblaze_0_to_nand_01_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_to_nand_01_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_to_nand_01_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 222.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.4 - ngcbuild L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<f:/Xilinx/ISE/data/ngcflow.csf>

Command Line: f:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file
"f:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_2_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"../implementation/nand_01_0_to_microblaze_0_wrapper.ngc"...
Loading design module "../implementation/nand_01_0_wrapper.ngc"...
Loading design module
"../implementation/microblaze_0_to_nand_01_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.4 - Xflow L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile f:/Xilinx/ISE/xilinx/data/fpga.flw into working directory
F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation 

Using Flow File:
F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/fpga.flw 
Using Option File(s): 
 F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt timestamp -bm
system.bmm
"F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 11.4 - ngdbuild L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt
timestamp -bm system.bmm
F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"F:/ssd_repo/exp2_0-from_taos_code/nand15-[tao]/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin *
   0.5 HIGH 50%>

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst"
   of type "PLL_ADV".  This attribute will be ignored.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  9 sec
Total CPU time to NGDBUILD completion:   8 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -w -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.4 - Map L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/data/Xdh_PrimTypeLib.xda> with
local file <f:/Xilinx/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
WARNING:LIT:243 - Logical network ilmb_LMB_ReadStrobe has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<0> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<10> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<11> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<12> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<13> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<14> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<15> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<16> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<17> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<18> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<19> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<1> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<20> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<21> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<22> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<23> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<24> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<25> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<26> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<27> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<28> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<29> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<2> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<30> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<31> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<3> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<4> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<5> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<6> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<7> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<8> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<9> has no
   load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_0_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_1_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_2_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_3_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_4_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_5_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_6_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_i_pin_7_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_rb1_l_pin_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_rb2_l_pin_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_to_microblaze_0_FSL_M_Full has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Trace_WB_Jump_Taken has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_MB_Halted has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Valid_Instr has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA
   _Target.Gen_Ret_Addr[0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage
   /Using_FPGA.MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC
   [0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Swait has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network mdm_0/Interrupt has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_RESET has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_drck1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/Peripheral_Reset<0> has no load.
WARNING:LIT:243 - Logical network nand_01_0_to_microblaze_0/FSL_Control_IRQ has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0/FSL_Control_IRQ has
   no load.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal nand_01_0_n_rb2_l_pin connected to top level port
   nand_01_0_n_rb2_l_pin has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_rb1_l_pin connected to top level port
   nand_01_0_n_rb1_l_pin has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<0> connected to top level port
   nand_01_0_n_i_pin<0> has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<1> connected to top level port
   nand_01_0_n_i_pin<1> has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<2> connected to top level port
   nand_01_0_n_i_pin<2> has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<3> connected to top level port
   nand_01_0_n_i_pin<3> has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<4> connected to top level port
   nand_01_0_n_i_pin<4> has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<5> connected to top level port
   nand_01_0_n_i_pin<5> has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<6> connected to top level port
   nand_01_0_n_i_pin<6> has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_i_pin<7> connected to top level port
   nand_01_0_n_i_pin<7> has been removed.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 36 secs 
Total CPU  time at the beginning of Placer: 23 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:f2c3d97b) REAL time: 40 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 134 IOs, 20 are locked
   and 114 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:f2c3d97b) REAL time: 40 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:ddf976d2) REAL time: 40 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:ddf976d2) REAL time: 40 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:ddf976d2) REAL time: 1 mins 5 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:ddf976d2) REAL time: 1 mins 6 secs 

Phase 7.2  Initial Clock and IO Placement
......
Phase 7.2  Initial Clock and IO Placement (Checksum:68850c5b) REAL time: 1 mins 9 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:68850c5b) REAL time: 1 mins 9 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:68850c5b) REAL time: 1 mins 9 secs 

Phase 10.3  Local Placement Optimization
.......
Phase 10.3  Local Placement Optimization (Checksum:3bde5a28) REAL time: 1 mins 10 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:20e6e489) REAL time: 1 mins 11 secs 

Phase 12.8  Global Placement
...............
........................................................
......................................................
............
Phase 12.8  Global Placement (Checksum:733bcaa) REAL time: 1 mins 17 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:733bcaa) REAL time: 1 mins 17 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:733bcaa) REAL time: 1 mins 18 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:31017d26) REAL time: 1 mins 46 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:31017d26) REAL time: 1 mins 46 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:31017d26) REAL time: 1 mins 46 secs 

Total REAL time to Placer completion: 1 mins 46 secs 
Total CPU  time to Placer completion: 1 mins 32 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  340
Slice Logic Utilization:
  Number of Slice Registers:                 1,623 out of  69,120    2%
    Number used as Flip Flops:               1,623
  Number of Slice LUTs:                      1,756 out of  69,120    2%
    Number used as logic:                    1,562 out of  69,120    2%
      Number using O6 output only:           1,440
      Number using O5 output only:              49
      Number using O5 and O6:                   73
    Number used as Memory:                     184 out of  17,920    1%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           120
        Number using O6 output only:           119
        Number using O5 output only:             1
    Number used as exclusive route-thru:        10
  Number of route-thrus:                        63
    Number using O6 output only:                56
    Number using O5 output only:                 4
    Number using O5 and O6:                      3

Slice Logic Distribution:
  Number of occupied Slices:                   955 out of  17,280    5%
  Number of LUT Flip Flop pairs used:        2,512
    Number with an unused Flip Flop:           889 out of   2,512   35%
    Number with an unused LUT:                 756 out of   2,512   30%
    Number of fully used LUT-FF pairs:         867 out of   2,512   34%
    Number of unique control sets:             180
    Number of slice register sites lost
      to control set restrictions:             349 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       134 out of     640   20%
    Number of LOCed IOBs:                       20 out of     134   14%
    IOB Flip Flops:                              5

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                       8 out of     148    5%
    Number using BlockRAM only:                  8
    Total primitives used:
      Number of 36k BlockRAM used:               8
    Total Memory used (KB):                    288 out of   5,328    5%
  Number of BUFG/BUFGCTRLs:                      3 out of      32    9%
    Number used as BUFGs:                        3
  Number of BSCANs:                              1 out of       4   25%
  Number of DSP48Es:                             3 out of      64    4%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                3.93

Peak Memory Usage:  436 MB
Total REAL time to MAP completion:  1 mins 52 secs 
Total CPU time to MAP completion:   1 mins 37 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.4 - par L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/data/parBmgr.acd> with local file <f:/Xilinx/ISE/data/parBmgr.acd>


Loading device for application Rf_Device from file '5vlx110t.nph' in environment f:\Xilinx\ISE;F:\Xilinx\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.66 2009-11-16".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                           3 out of 32      9%
   Number of DSP48Es                         3 out of 64      4%
   Number of ILOGICs                         3 out of 800     1%
   Number of External IOBs                 134 out of 640    20%
      Number of LOCed IOBs                  20 out of 134    14%

   Number of OLOGICs                         2 out of 800     1%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB36_EXPs                     8 out of 148     5%
   Number of Slice Registers              1623 out of 69120   2%
      Number used as Flip Flops           1623
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   1756 out of 69120   2%
   Number of Slice LUT-Flip Flop pairs    2512 out of 69120   3%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 15 secs 
Finished initial Timing Analysis.  REAL time: 15 secs 

Starting Router


Wirelength Stats for nets on all pins. NumPins: 11204

Phase  1  : 12376 unrouted;      REAL time: 18 secs 

Phase  2  : 10460 unrouted;      REAL time: 19 secs 

Phase  3  : 3632 unrouted;      REAL time: 24 secs 

Phase  4  : 3632 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 32 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 
Total REAL time to Router completion: 40 secs 
Total CPU time to Router completion: 39 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGCTRL_X0Y0| No   |  717 |  0.481     |  2.012      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y31| No   |   66 |  0.308     |  1.849      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   19 |  2.167     |  2.888      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |    11.477ns|     8.523ns|       0|           0
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD        |     0.284ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |             |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin *         0.5 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      4.261ns|            0|            0|            0|       259479|
| TS_clock_generator_0_clock_gen|     20.000ns|      8.523ns|          N/A|            0|            0|       259479|            0|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 48 secs 
Total CPU time to PAR completion: 46 secs 

Peak Memory Usage:  358 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.4 - Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
f:\Xilinx\ISE;F:\Xilinx\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
--------------------------------------------------------------------------------
Release 11.4 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-1 (PRODUCTION 1.66 2009-11-16, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 259479 paths, 0 nets, and 10302 connections

Design statistics:
   Minimum period:   8.523ns (Maximum frequency: 117.330MHz)


Analysis completed Tue Mar 02 16:24:18 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 19 secs 


xflow done!
touch __xps/system_routed
xilperl F:/Xilinx/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.4 - Bitgen L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
f:\Xilinx\ISE;F:\Xilinx\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
Opened constraints file system.pcf.

Tue Mar 02 16:24:30 2010

Running DRC.
DRC detected 0 errors and 0 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.


Done!

At Local date and time: Tue Mar 02 16:29:26 2010
 make -f system.make download started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs  -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.4 Build EDK_LS4.68
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Memory_microblaze_0/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xccace successfully.

INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   65.63 C, Min. Reading:   61.20 C, Max.
Reading:   65.63 C
5: VCCINT Supply: Current Reading:   0.984 V, Min. Reading:   0.984 V, Max.
Reading:   0.993 V
5: VCCAUX Supply: Current Reading:   2.484 V, Min. Reading:   2.481 V, Max.
Reading:   2.493 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Thu Mar 04 13:48:19 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
Downloading f:/Xilinx/ISE/data/xusb_xlp.hex.
Downloaded firmware version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...
'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   57.27 C, Min. Reading:   54.31 C, Max.
Reading:   57.27 C
5: VCCINT Supply: Current Reading:   0.990 V, Min. Reading:   0.987 V, Max.
Reading:   0.996 V
5: VCCAUX Supply: Current Reading:   2.484 V, Min. Reading:   2.484 V, Max.
Reading:   2.493 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Thu Mar 04 13:50:00 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   58.25 C, Min. Reading:   54.81 C, Max.
Reading:   58.74 C
5: VCCINT Supply: Current Reading:   0.987 V, Min. Reading:   0.987 V, Max.
Reading:   0.996 V
5: VCCAUX Supply: Current Reading:   2.484 V, Min. Reading:   2.484 V, Max.
Reading:   2.493 V
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Thu Mar 04 13:51:03 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   56.28 C, Min. Reading:   52.34 C, Max.
Reading:   56.28 C
5: VCCINT Supply: Current Reading:   0.987 V, Min. Reading:   0.987 V, Max.
Reading:   0.996 V
5: VCCAUX Supply: Current Reading:   2.484 V, Min. Reading:   2.484 V, Max.
Reading:   2.493 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Thu Mar 04 13:52:00 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   57.27 C, Min. Reading:   53.82 C, Max.
Reading:   57.27 C
5: VCCINT Supply: Current Reading:   0.990 V, Min. Reading:   0.987 V, Max.
Reading:   0.996 V
5: VCCAUX Supply: Current Reading:   2.484 V, Min. Reading:   2.484 V, Max.
Reading:   2.493 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

Writing filter settings....

Done writing filter settings to:
	F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\__xps\system.filters

Done writing Tab View settings to:
	F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\__xps\system.gui

Xilinx Platform Studio (XPS)
Xilinx EDK 11.4 Build EDK_LS4.68

Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

At Local date and time: Thu Mar 18 15:01:39 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 LPT base address = 0378h.
 ECP base address = FFFFFFFFh.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Cable autodetection failed.
 Count ReleaseSemaphore rc = 298.
make: *** [download] Error 1



Done!

At Local date and time: Thu Mar 18 15:18:40 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
Downloading f:/Xilinx/ISE/data/xusb_xlp.hex.
Downloaded firmware version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   45.95 C, Min. Reading:   27.24 C, Max.
Reading:   46.44 C
5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.490 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Thu Mar 18 15:21:15 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   49.39 C, Min. Reading:   45.45 C, Max.
Reading:   49.88 C
5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.487 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------


Done!

At Local date and time: Thu Mar 18 15:22:24 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   49.88 C, Min. Reading:   48.41 C, Max.
Reading:   50.38 C
5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.487 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Thu Mar 18 15:25:47 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   50.38 C, Min. Reading:   48.90 C, Max.
Reading:   50.87 C
5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.487 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.

Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------


Done!

Writing filter settings....

Done writing filter settings to:
	F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\__xps\system.filters

Done writing Tab View settings to:
	F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\__xps\system.gui

Xilinx Platform Studio (XPS)
Xilinx EDK 11.4 Build EDK_LS4.68

Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

At Local date and time: Sun Mar 21 19:03:54 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
Downloading f:/Xilinx/ISE/data/xusb_xlp.hex.
Downloaded firmware version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      4 sec.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   29.70 C, Min. Reading:   27.24 C, Max.
Reading:   29.70 C
5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.490 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Sun Mar 21 19:05:34 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   38.07 C, Min. Reading:   37.58 C, Max.
Reading:   38.56 C
5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.487 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Sun Mar 21 19:08:08 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   45.95 C, Min. Reading:   37.58 C, Max.
Reading:   45.95 C
5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.487 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Thu Mar 25 14:00:57 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
Downloading f:/Xilinx/ISE/data/xusb_xlp.hex.
Downloaded firmware version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...
'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   35.12 C, Min. Reading:   27.73 C, Max.
Reading:   35.12 C
5: VCCINT Supply: Current Reading:   1.002 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.490 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

Writing filter settings....

Done writing filter settings to:
	F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\__xps\system.filters

Done writing Tab View settings to:
	F:\ssd_repo\exp2_0-from_taos_code\nand15-[tao]\__xps\system.gui

