---
layout: cv
title: Yilong Zhao
email:
  url: mailto:sjtuzyl@sjtu.edu.cn
  text: sjtuzyl@sjtu.edu.cn
phone: 15221833996
homepage: 
  url: https://xiaoke0515.github.io/
  text: https://xiaoke0515.github.io/
---

<a href="{{"/resume/CV_Chinese/index.html" | prepend: site.baseurl}}" style="margin-left:0.5em">Chinese Version</a>


# Yilong Zhao

<!--
include contact information from the front matter
Supported arguments:
    - homepage: url, text
    - phone
    - email
-->
<div id="contact-info">

    {% if page.homepage %}
    <i class="fi-home" style="margin-left:1em"></i>
    <a href="{{ page.homepage.url }}" style="margin-left:0.5em"> {{ page.homepage.text }}</a>
    {% endif %}

    {% if page.email %}
    <i class="fi-mail" style="margin-left:1em"></i>
    <a href="{{ page.email.url }}" style="margin-left:0.5em">{{ page.email.text }}</a>
    {% endif %}

    {% if page.phone %}
    <i class="fi-telephone" style="margin-left:1em"></i>
    {{ page.phone }}
    {% endif %}

</div>

## Education

### **Shanghai Jiao Tong University (SJTU), Shanghai, China** `Step. 2022 - `

```
Shanghai, China
```

- Ph.D in Computer Science and Technology
- Supervised by Prof. [Li Jiang](http://www.cs.sjtu.edu.cn/PeopleDetail.aspx?id=97)

### **Shanghai Jiao Tong University (SJTU), Shanghai, China** `Step. 2018 - Mar. 2021`

```
Shanghai, China
```

- M.Eng. in Computer Science and Technology
- Supervised by Prof. [Li Jiang](http://www.cs.sjtu.edu.cn/PeopleDetail.aspx?id=97)
- GPA 3.49/4.0

### **Shanghai Jiao Tong University (SJTU), Shanghai, China** `Step. 2014 - Jun. 2018`

```
Shanghai, China
```

- B.Eng. in Electronics Science and Technology
- Minor in Business Administration
- GPA 3.51/4.3


## Publications (Full list can be found &nbsp;[Here]({{ site.baseurl.url }}/publications))


**Yilong Zhao**, Fangxin Liu, Xiaoyao Liang, Mingyu Gao, Naifeng Jing, Chengyang Gu, Qidong Tang, Tao Yang, and Li Jiang, **STAMP: Accelerating Second-order DNN Training Via ReRAM-based Processing-in-Memory Architecture**, in APPT 2025 (Accepted)

  [[slides]({{ site.baseurl.url }}/resume/publications/slides/APPT25_STAMP.pdf)]

**Yilong Zhao**, Mingyu Gao, Huanchen Zhang, Fangxin Liu, Gongye Chen, He Xian, Haibing Guan, and Li Jiang, **PUSHtap: PIM-based In-Memory HTAP with Unified Data Storage Format**, In Proceedings of the 30th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3 (ASPLOS'25)

  [[BibTeX]({{ site.baseurl.url }}/resume/publications/bibtex/10.1145_3676642.3736120.txt)]
  [[arXiv](https://arxiv.org/abs/2508.02309)]
  [[url](https://dl.acm.org/doi/10.1145/3676642.3736120)]


**Yilong Zhao**, Mingyu Gao, Fangxin Liu, Yiwei Hu, Zongwu Wang, Han Lin, Ji Li, He Xian, Hanlin Dong, Tao Yang, Naifeng Jing, Xiaoyao Liang, and Li Jiang, **UM-PIM: DRAM-based PIM with Uniform & Shared Memory Space**, in 51st International Symposium on Computer Architecture (ISCA'24)

  [[BibTeX]({{ site.baseurl.url }}/resume/publications/bibtex/10609641.txt)]
  [[url](https://ieeexplore.ieee.org/abstract/document/10609641)]
  [[slides]({{ site.baseurl.url }}/resume/publications/slides/ISCA24-93-UMPIM.pdf)]

**Yilong Zhao**, Li Jiang, Mingyu Gao, Naifeng Jing, Chengyang Gu, Qidong Tang, Fangxin Liu, Tao Yang, and Xiaoyao Liang, **RePAST: A ReRAM-based PIM Accelerator for Second-order Training of DNN**, arXiv preprint 2022

  [[arxiv](https://arxiv.org/abs/2210.15255)]

Weidong Cao, **Yilong Zhao(Co-First-Author)**, Adith Boloor, Yinhe Han, Xuan Zhang, and Li Jiang, **Neural-PIM: Efficient Processing-In-Memory with Neural Approximation of Peripherals**, in IEEE Transactions on Computers (TC), 2021

  [[BibTeX]({{ site.baseurl.url }}/resume/publications/bibtex/9591330.txt)]
  [[url](https://ieeexplore.ieee.org/abstract/document/9591330)]

**Yilong Zhao**, Zhezhi He, Naifeng Jing, Xiaoyao Liang, and Li Jiang. 2021. **Re2PIM: A Reconfigurable ReRAM-Based PIM Design for Variable-Sized Vector-Matrix Multiplication**. In Proceedings of the 2021 on Great Lakes Symposium on VLSI (GLSVLSI '21)

  [[BibTeX]({{ site.baseurl.url }}/resume/publications/bibtex/10.1145_3453688.3461494.txt)]
  [[url](https://dl.acm.org/doi/10.1145/3453688.3461494)]
  [[slides]({{ site.baseurl.url }}/resume/publications/slides/GLSVLSI21-re2pim-slides.pdf)]

Zhuoran Song, **Yilong Zhao**, Yanan Sun, Xiaoyao Liang and Li Jiang.**ESNreram: An Energy-Efficient Sparse Neural Network Based on Resistive Random-Access Memory**. Proceedings of the 2020 on Great Lakes Symposium on VLSI, GLSVLSI. 2020: 291-296.

  [[BibTeX]({{ site.baseurl.url }}/resume/publications/bibtex/10.1145_3386263.3406897.txt)]
  [[url](https://dl.acm.org/doi/abs/10.1145/3386263.3406897)]

Chaoqun Chu, Yanzhi Wang, **Yilong Zhao**, Xiaolong Ma, Shaokai Ye, Yunyan Hong, Xiaoyao Liang, Yinhe Han and Li Jiang. **PIM-Prune: Fine-Grain DCNN pruning for Crossbar-based Process-In-Memory architecture.** ACM/IEEE Design Automation Conference, DAC, 2020

  [[BibTeX]({{ site.baseurl.url }}/resume/publications/bibtex/92185237.txt)]
  [[url](https://ieeexplore.ieee.org/abstract/document/9218523)]

Jia Wang, **Yilong Zhao**, Xin Huang and Guangqiang He. **High Speed Polarization-Division Multiplexing Transmissions Based on the Nonlinear Fourier Transform**, ZTE COMMUNICATIONS 17, 3  (2019).

  [[BibTeX]({{ site.baseurl.url }}/resume/publications/bibtex/jia2019high.txt)]
  [[url](https://www.zte.com.cn/global/about/magazine/zte-communications/2019/en201903/researchpaper/008.html)]
  [[pdf](http://qnp.sjtu.edu.cn/userfiles/files/High%20Speed%20Polarization-Division%20Multiplexing%20Transmissions%20Based%20on%20the%20Nonlinear%20Fourier%20Transform(1).pdf)]

Aiguo Sheng, **Yilong Zhao**, and Guangqiang He, "**Characterization of Kerr Solitons in Microresonators with Parameter Optimization and Nonlinear Fourier Spectrum**," in Conference on Lasers and Electro-Optics, OSA Technical Digest (Optical Society of America, 2019), paper JW2A.47.

  [[BibTeX]({{ site.baseurl.url }}/resume/publications/bibtex/8749866.txt)]
  [[url](https://ieeexplore.ieee.org/abstract/document/8749866)]

Aiguo Sheng, **Yilong Zhao**, and Guangqiang He, "**Quadratic soliton combs in doubly resonant half-harmonic generation**," in Nonlinear Optics (NLO), OSA Technical Digest (Optical Society of America, 2019), paper NTu4A.18.

  [[BibTeX]({{ site.baseurl.url }}/resume/publications/bibtex/8959308.txt)]
  [[url](https://ieeexplore.ieee.org/abstract/document/8959308)]

## Patents

Li Jiang, **Yilong Zhao**, "**Reconfigurable Architecture, Accelerator,Circuit Deployment and Dataflow Methods**," Application No.202010910280.5

Li Jiang, **Yilong Zhao**, Xiaosong Cui, Yun Chen, Jianxing Liao, "**Neural Network Circuit**," Application No.202010729402.0

## Research Experience


### **Shanghai Jiao Tong University, Advanced Computer Architecture Laboratory** `Step. 2022 - `
<!--_Research Assistant_ <br>
Supervised by prof. [Li Jiang](http://www.cs.sjtu.edu.cn/PeopleDetail.aspx?id=97)-->

Research **DRAM-PIM with Shared and Uniform Memory Space**. To address the contradiction between PIM and memory interleaving, we design a uniform memory space where CPU memory pages and PIM pages with different interleaving scheme co-exists. Compared to current design, CPU have access to the PIM pages so that we do not need to move data between memory spaces with different interleaving scheme.


### **Shanghai Qizhi Institute.** `Jul. 2021 - Aug. 2022`
<!--_Research Assistant_ <br>-->

Research **A PIM based Second-Order Training Accelerator**. Design a ReRAM-based architecture for Second-order training. We propose a method to improve the precision of ReRAM-based matrix-inversion computation.

Project **PIM Implementation Towards Optical Communication**. We design and simulate the SRAM-based PIM circuits for optical communication.

<!--### **Shanghai Yiyu Electronic Technology Co., Ltd.** `Jul. 2020 - Jul. 2021`
_Research Intern_ <br>-->

### **Shanghai Jiao Tong University, Advanced Computer Architecture Laboratory** `Apr. 2019 - Dec. 2020`

<!--_Research Assistant_ <br>
Supervised by prof. [Li Jiang](http://www.cs.sjtu.edu.cn/PeopleDetail.aspx?id=97)-->

Research **A Reconfigurable ReRAM-based DNN Accelerator**. Design an energy-efficient ReRAM-based DNN Accelerator that can fit variable-sized DNN weight matrices.

Project **Research on Technology of Efficient and Reliable DNN Accelerator Based on ReRAM**. Program a simulator on ReRAM based CNN accelerator based on GEM5 simulator.

### **Shanghai Jiao Tong University, Laboratory of Quantum Nonlinear Photonics** `Jun. 2017 - Jun. 2018`

<!--_Research Assistant_ <br>
Supervised by prof. [Guangqiang He](http://qnp.sjtu.edu.cn/content.aspx?info_lb=80&flag=39)-->

Project **Optimization design and numerical implementation of nonlinear Fourier transform algorithm**. Program the nonlinear Fourier transform module of the system, and help to build the whole simulation system; Research the generation conditions of optical soliton in optical fiber, and analysis the eigenvalue and eigenspectrum of optical soliton.

<!--### **Shanghai Jiao Tong University, Research Experiences** `Dec. 2015 - Dec. 2016`

_Innovation program for College Students_ <br>
Supervised by prof. [Chunyu Zhao](http://www.ie.sjtu.edu.cn/Data/View/261)

Project **Development of DTU with Bluetooth interface**. Develop a Bluetooth remotely controlled data transmission unit (DTU), responsible for circuit design and embedded programming.

### **LiveSine Electric (Shanghai) Co., Ltd.** `Jul. 2016 - Aug. 2016`
_Research Intern_ <br>

## Teaching

Teaching Assistant, **Algorithm Design and Analysis (CS222)** `Shanghai Jiao Tong University, 2019-2020 fall` <br>-->


## --
<hr style=" height:2px;border:none;border-top:2px dotted #185598;" /> 
Last updated: Aug. 2024 
