<stg><name>StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8</name>


<trans_list>

<trans id="158" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %outpix = alloca i32 1

]]></Node>
<StgValue><ssdm name="outpix"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %out_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i5 0, i5 %outpix

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc87

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc87:0 %outpix_1 = load i5 %outpix

]]></Node>
<StgValue><ssdm name="outpix_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc87:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc87:2 %icmp_ln174 = icmp_eq  i5 %outpix_1, i5 26

]]></Node>
<StgValue><ssdm name="icmp_ln174"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc87:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 26, i64 26, i64 26

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc87:4 %add_ln174 = add i5 %outpix_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln174"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc87:5 %br_ln174 = br i1 %icmp_ln174, void %for.inc87.split, void %for.inc93.exitStub

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="5">
<![CDATA[
for.inc87.split:0 %outpix_cast = zext i5 %outpix_1

]]></Node>
<StgValue><ssdm name="outpix_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:2 %buf_V_addr = getelementptr i3 %buf_V, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:3 %buf_V_load = load i5 %buf_V_addr

]]></Node>
<StgValue><ssdm name="buf_V_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="3" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc87.split:4 %store_ln181 = store i3 0, i5 %buf_V_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:5 %buf_V_1_addr = getelementptr i3 %buf_V_1, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_1_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:6 %buf_V_1_load = load i5 %buf_V_1_addr

]]></Node>
<StgValue><ssdm name="buf_V_1_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="3" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc87.split:7 %store_ln181 = store i3 0, i5 %buf_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:8 %buf_V_2_addr = getelementptr i3 %buf_V_2, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_2_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:9 %buf_V_2_load = load i5 %buf_V_2_addr

]]></Node>
<StgValue><ssdm name="buf_V_2_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="3" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc87.split:10 %store_ln181 = store i3 0, i5 %buf_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:11 %buf_V_3_addr = getelementptr i3 %buf_V_3, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_3_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:12 %buf_V_3_load = load i5 %buf_V_3_addr

]]></Node>
<StgValue><ssdm name="buf_V_3_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="3" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc87.split:13 %store_ln181 = store i3 0, i5 %buf_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:14 %buf_V_4_addr = getelementptr i3 %buf_V_4, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_4_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:15 %buf_V_4_load = load i5 %buf_V_4_addr

]]></Node>
<StgValue><ssdm name="buf_V_4_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="3" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc87.split:16 %store_ln181 = store i3 0, i5 %buf_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:17 %buf_V_5_addr = getelementptr i3 %buf_V_5, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_5_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:18 %buf_V_5_load = load i5 %buf_V_5_addr

]]></Node>
<StgValue><ssdm name="buf_V_5_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="3" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc87.split:19 %store_ln181 = store i3 0, i5 %buf_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:20 %buf_V_6_addr = getelementptr i3 %buf_V_6, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_6_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:21 %buf_V_6_load = load i5 %buf_V_6_addr

]]></Node>
<StgValue><ssdm name="buf_V_6_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="3" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc87.split:22 %store_ln181 = store i3 0, i5 %buf_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:23 %buf_V_7_addr = getelementptr i3 %buf_V_7, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_7_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:24 %buf_V_7_load = load i5 %buf_V_7_addr

]]></Node>
<StgValue><ssdm name="buf_V_7_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="3" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc87.split:25 %store_ln181 = store i3 0, i5 %buf_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:26 %buf_V_8_addr = getelementptr i3 %buf_V_8, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_8_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:27 %buf_V_8_load = load i5 %buf_V_8_addr

]]></Node>
<StgValue><ssdm name="buf_V_8_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="3" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc87.split:28 %store_ln181 = store i3 0, i5 %buf_V_8_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:29 %buf_V_9_addr = getelementptr i3 %buf_V_9, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_9_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:30 %buf_V_9_load = load i5 %buf_V_9_addr

]]></Node>
<StgValue><ssdm name="buf_V_9_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="3" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc87.split:31 %store_ln181 = store i3 0, i5 %buf_V_9_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:32 %buf_V_10_addr = getelementptr i3 %buf_V_10, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_10_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:33 %buf_V_10_load = load i5 %buf_V_10_addr

]]></Node>
<StgValue><ssdm name="buf_V_10_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="3" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc87.split:34 %store_ln181 = store i3 0, i5 %buf_V_10_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:35 %buf_V_11_addr = getelementptr i3 %buf_V_11, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_11_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:36 %buf_V_11_load = load i5 %buf_V_11_addr

]]></Node>
<StgValue><ssdm name="buf_V_11_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="3" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc87.split:37 %store_ln181 = store i3 0, i5 %buf_V_11_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:38 %buf_V_12_addr = getelementptr i3 %buf_V_12, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_12_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:39 %buf_V_12_load = load i5 %buf_V_12_addr

]]></Node>
<StgValue><ssdm name="buf_V_12_load"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="3" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc87.split:40 %store_ln181 = store i3 0, i5 %buf_V_12_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:41 %buf_V_13_addr = getelementptr i3 %buf_V_13, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_13_addr"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:42 %buf_V_13_load = load i5 %buf_V_13_addr

]]></Node>
<StgValue><ssdm name="buf_V_13_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="3" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc87.split:43 %store_ln181 = store i3 0, i5 %buf_V_13_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:44 %buf_V_14_addr = getelementptr i3 %buf_V_14, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_14_addr"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:45 %buf_V_14_load = load i5 %buf_V_14_addr

]]></Node>
<StgValue><ssdm name="buf_V_14_load"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="3" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc87.split:46 %store_ln181 = store i3 0, i5 %buf_V_14_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:47 %buf_V_15_addr = getelementptr i3 %buf_V_15, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_15_addr"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:48 %buf_V_15_load = load i5 %buf_V_15_addr

]]></Node>
<StgValue><ssdm name="buf_V_15_load"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="3" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc87.split:49 %store_ln181 = store i3 0, i5 %buf_V_15_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:50 %buf_V_16_addr = getelementptr i3 %buf_V_16, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_16_addr"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:51 %buf_V_16_load = load i5 %buf_V_16_addr

]]></Node>
<StgValue><ssdm name="buf_V_16_load"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="3" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc87.split:52 %store_ln181 = store i3 0, i5 %buf_V_16_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:53 %buf_V_17_addr = getelementptr i3 %buf_V_17, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_17_addr"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:54 %buf_V_17_load = load i5 %buf_V_17_addr

]]></Node>
<StgValue><ssdm name="buf_V_17_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="3" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc87.split:55 %store_ln181 = store i3 0, i5 %buf_V_17_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:56 %buf_V_18_addr = getelementptr i3 %buf_V_18, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_18_addr"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:57 %buf_V_18_load = load i5 %buf_V_18_addr

]]></Node>
<StgValue><ssdm name="buf_V_18_load"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="3" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc87.split:58 %store_ln181 = store i3 0, i5 %buf_V_18_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:59 %buf_V_19_addr = getelementptr i3 %buf_V_19, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_19_addr"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:60 %buf_V_19_load = load i5 %buf_V_19_addr

]]></Node>
<StgValue><ssdm name="buf_V_19_load"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="3" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc87.split:61 %store_ln181 = store i3 0, i5 %buf_V_19_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:62 %buf_V_20_addr = getelementptr i3 %buf_V_20, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_20_addr"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:63 %buf_V_20_load = load i5 %buf_V_20_addr

]]></Node>
<StgValue><ssdm name="buf_V_20_load"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="3" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc87.split:64 %store_ln181 = store i3 0, i5 %buf_V_20_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:65 %buf_V_21_addr = getelementptr i3 %buf_V_21, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_21_addr"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:66 %buf_V_21_load = load i5 %buf_V_21_addr

]]></Node>
<StgValue><ssdm name="buf_V_21_load"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="3" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc87.split:67 %store_ln181 = store i3 0, i5 %buf_V_21_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:68 %buf_V_22_addr = getelementptr i3 %buf_V_22, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_22_addr"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:69 %buf_V_22_load = load i5 %buf_V_22_addr

]]></Node>
<StgValue><ssdm name="buf_V_22_load"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="3" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc87.split:70 %store_ln181 = store i3 0, i5 %buf_V_22_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:71 %buf_V_23_addr = getelementptr i3 %buf_V_23, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_23_addr"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:72 %buf_V_23_load = load i5 %buf_V_23_addr

]]></Node>
<StgValue><ssdm name="buf_V_23_load"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="3" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc87.split:73 %store_ln181 = store i3 0, i5 %buf_V_23_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:74 %buf_V_24_addr = getelementptr i3 %buf_V_24, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_24_addr"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:75 %buf_V_24_load = load i5 %buf_V_24_addr

]]></Node>
<StgValue><ssdm name="buf_V_24_load"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="3" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc87.split:76 %store_ln181 = store i3 0, i5 %buf_V_24_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:77 %buf_V_25_addr = getelementptr i3 %buf_V_25, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_25_addr"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:78 %buf_V_25_load = load i5 %buf_V_25_addr

]]></Node>
<StgValue><ssdm name="buf_V_25_load"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="3" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc87.split:79 %store_ln181 = store i3 0, i5 %buf_V_25_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:80 %buf_V_26_addr = getelementptr i3 %buf_V_26, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_26_addr"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:81 %buf_V_26_load = load i5 %buf_V_26_addr

]]></Node>
<StgValue><ssdm name="buf_V_26_load"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="3" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc87.split:82 %store_ln181 = store i3 0, i5 %buf_V_26_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:83 %buf_V_27_addr = getelementptr i3 %buf_V_27, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_27_addr"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:84 %buf_V_27_load = load i5 %buf_V_27_addr

]]></Node>
<StgValue><ssdm name="buf_V_27_load"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="3" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc87.split:85 %store_ln181 = store i3 0, i5 %buf_V_27_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:86 %buf_V_28_addr = getelementptr i3 %buf_V_28, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_28_addr"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:87 %buf_V_28_load = load i5 %buf_V_28_addr

]]></Node>
<StgValue><ssdm name="buf_V_28_load"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="3" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc87.split:88 %store_ln181 = store i3 0, i5 %buf_V_28_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:89 %buf_V_29_addr = getelementptr i3 %buf_V_29, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_29_addr"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:90 %buf_V_29_load = load i5 %buf_V_29_addr

]]></Node>
<StgValue><ssdm name="buf_V_29_load"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="3" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc87.split:91 %store_ln181 = store i3 0, i5 %buf_V_29_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:92 %buf_V_30_addr = getelementptr i3 %buf_V_30, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_30_addr"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:93 %buf_V_30_load = load i5 %buf_V_30_addr

]]></Node>
<StgValue><ssdm name="buf_V_30_load"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="3" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc87.split:94 %store_ln181 = store i3 0, i5 %buf_V_30_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:95 %buf_V_31_addr = getelementptr i3 %buf_V_31, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_31_addr"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:96 %buf_V_31_load = load i5 %buf_V_31_addr

]]></Node>
<StgValue><ssdm name="buf_V_31_load"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="3" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc87.split:98 %store_ln181 = store i3 0, i5 %buf_V_31_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc87.split:100 %store_ln174 = store i5 %add_ln174, i5 %outpix

]]></Node>
<StgValue><ssdm name="store_ln174"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc87.split:1 %specloopname_ln174 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln174"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:3 %buf_V_load = load i5 %buf_V_addr

]]></Node>
<StgValue><ssdm name="buf_V_load"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:6 %buf_V_1_load = load i5 %buf_V_1_addr

]]></Node>
<StgValue><ssdm name="buf_V_1_load"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:9 %buf_V_2_load = load i5 %buf_V_2_addr

]]></Node>
<StgValue><ssdm name="buf_V_2_load"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:12 %buf_V_3_load = load i5 %buf_V_3_addr

]]></Node>
<StgValue><ssdm name="buf_V_3_load"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:15 %buf_V_4_load = load i5 %buf_V_4_addr

]]></Node>
<StgValue><ssdm name="buf_V_4_load"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:18 %buf_V_5_load = load i5 %buf_V_5_addr

]]></Node>
<StgValue><ssdm name="buf_V_5_load"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:21 %buf_V_6_load = load i5 %buf_V_6_addr

]]></Node>
<StgValue><ssdm name="buf_V_6_load"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:24 %buf_V_7_load = load i5 %buf_V_7_addr

]]></Node>
<StgValue><ssdm name="buf_V_7_load"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:27 %buf_V_8_load = load i5 %buf_V_8_addr

]]></Node>
<StgValue><ssdm name="buf_V_8_load"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:30 %buf_V_9_load = load i5 %buf_V_9_addr

]]></Node>
<StgValue><ssdm name="buf_V_9_load"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:33 %buf_V_10_load = load i5 %buf_V_10_addr

]]></Node>
<StgValue><ssdm name="buf_V_10_load"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:36 %buf_V_11_load = load i5 %buf_V_11_addr

]]></Node>
<StgValue><ssdm name="buf_V_11_load"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:39 %buf_V_12_load = load i5 %buf_V_12_addr

]]></Node>
<StgValue><ssdm name="buf_V_12_load"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:42 %buf_V_13_load = load i5 %buf_V_13_addr

]]></Node>
<StgValue><ssdm name="buf_V_13_load"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:45 %buf_V_14_load = load i5 %buf_V_14_addr

]]></Node>
<StgValue><ssdm name="buf_V_14_load"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:48 %buf_V_15_load = load i5 %buf_V_15_addr

]]></Node>
<StgValue><ssdm name="buf_V_15_load"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:51 %buf_V_16_load = load i5 %buf_V_16_addr

]]></Node>
<StgValue><ssdm name="buf_V_16_load"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:54 %buf_V_17_load = load i5 %buf_V_17_addr

]]></Node>
<StgValue><ssdm name="buf_V_17_load"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:57 %buf_V_18_load = load i5 %buf_V_18_addr

]]></Node>
<StgValue><ssdm name="buf_V_18_load"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:60 %buf_V_19_load = load i5 %buf_V_19_addr

]]></Node>
<StgValue><ssdm name="buf_V_19_load"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:63 %buf_V_20_load = load i5 %buf_V_20_addr

]]></Node>
<StgValue><ssdm name="buf_V_20_load"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:66 %buf_V_21_load = load i5 %buf_V_21_addr

]]></Node>
<StgValue><ssdm name="buf_V_21_load"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:69 %buf_V_22_load = load i5 %buf_V_22_addr

]]></Node>
<StgValue><ssdm name="buf_V_22_load"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:72 %buf_V_23_load = load i5 %buf_V_23_addr

]]></Node>
<StgValue><ssdm name="buf_V_23_load"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:75 %buf_V_24_load = load i5 %buf_V_24_addr

]]></Node>
<StgValue><ssdm name="buf_V_24_load"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:78 %buf_V_25_load = load i5 %buf_V_25_addr

]]></Node>
<StgValue><ssdm name="buf_V_25_load"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:81 %buf_V_26_load = load i5 %buf_V_26_addr

]]></Node>
<StgValue><ssdm name="buf_V_26_load"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:84 %buf_V_27_load = load i5 %buf_V_27_addr

]]></Node>
<StgValue><ssdm name="buf_V_27_load"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:87 %buf_V_28_load = load i5 %buf_V_28_addr

]]></Node>
<StgValue><ssdm name="buf_V_28_load"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:90 %buf_V_29_load = load i5 %buf_V_29_addr

]]></Node>
<StgValue><ssdm name="buf_V_29_load"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:93 %buf_V_30_load = load i5 %buf_V_30_addr

]]></Node>
<StgValue><ssdm name="buf_V_30_load"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="3" op_0_bw="5">
<![CDATA[
for.inc87.split:96 %buf_V_31_load = load i5 %buf_V_31_addr

]]></Node>
<StgValue><ssdm name="buf_V_31_load"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="96" op_0_bw="96" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="3" op_7_bw="3" op_8_bw="3" op_9_bw="3" op_10_bw="3" op_11_bw="3" op_12_bw="3" op_13_bw="3" op_14_bw="3" op_15_bw="3" op_16_bw="3" op_17_bw="3" op_18_bw="3" op_19_bw="3" op_20_bw="3" op_21_bw="3" op_22_bw="3" op_23_bw="3" op_24_bw="3" op_25_bw="3" op_26_bw="3" op_27_bw="3" op_28_bw="3" op_29_bw="3" op_30_bw="3" op_31_bw="3" op_32_bw="3">
<![CDATA[
for.inc87.split:97 %p_Result_s = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3, i3 %buf_V_31_load, i3 %buf_V_30_load, i3 %buf_V_29_load, i3 %buf_V_28_load, i3 %buf_V_27_load, i3 %buf_V_26_load, i3 %buf_V_25_load, i3 %buf_V_24_load, i3 %buf_V_23_load, i3 %buf_V_22_load, i3 %buf_V_21_load, i3 %buf_V_20_load, i3 %buf_V_19_load, i3 %buf_V_18_load, i3 %buf_V_17_load, i3 %buf_V_16_load, i3 %buf_V_15_load, i3 %buf_V_14_load, i3 %buf_V_13_load, i3 %buf_V_12_load, i3 %buf_V_11_load, i3 %buf_V_10_load, i3 %buf_V_9_load, i3 %buf_V_8_load, i3 %buf_V_7_load, i3 %buf_V_6_load, i3 %buf_V_5_load, i3 %buf_V_4_load, i3 %buf_V_3_load, i3 %buf_V_2_load, i3 %buf_V_1_load, i3 %buf_V_load

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="96">
<![CDATA[
for.inc87.split:99 %write_ln183 = write void @_ssdm_op_Write.axis.volatile.i96P128A, i96 %out_V, i96 %p_Result_s

]]></Node>
<StgValue><ssdm name="write_ln183"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
for.inc87.split:101 %br_ln174 = br void %for.inc87

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0">
<![CDATA[
for.inc93.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
