#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Dec 14 14:20:49 2019
# Process ID: 15004
# Current directory: E:/Data/Vivido_FPGA/PROJECT/UART/UART
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2808 E:\Data\Vivido_FPGA\PROJECT\UART\UART\UART.xpr
# Log file: E:/Data/Vivido_FPGA/PROJECT/UART/UART/vivado.log
# Journal file: E:/Data/Vivido_FPGA/PROJECT/UART/UART\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX_Control.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 773.102 ; gain = 177.699
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX.v] -no_script -reset -force -quiet
remove_files  E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX.v
export_ip_user_files -of_objects  [get_files E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX_Control.v] -no_script -reset -force -quiet
remove_files  E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX_Control.v
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 261bb26d317741558c415c227be94fe0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 825.652 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/uartclk}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uartclk}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uart_tx}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uart_send_flag}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/send_data}} 
run 5 ms
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 840.324 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_TX_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 261bb26d317741558c415c227be94fe0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Uart_TX
Compiling module xil_defaultlib.Uart_TX_Control
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim/xsim.dir/Top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim/xsim.dir/Top_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Dec 14 14:32:29 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Dec 14 14:32:29 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 840.324 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 840.324 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 840.324 ; gain = 0.000
run 5 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_TX_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 261bb26d317741558c415c227be94fe0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Uart_TX
Compiling module xil_defaultlib.Uart_TX_Control
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 847.184 ; gain = 0.000
run 5 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_TX_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 261bb26d317741558c415c227be94fe0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Uart_TX
Compiling module xil_defaultlib.Uart_TX_Control
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 847.184 ; gain = 0.000
run 1 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_TX_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 261bb26d317741558c415c227be94fe0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Uart_TX
Compiling module xil_defaultlib.Uart_TX_Control
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 847.184 ; gain = 0.000
run 1 ms
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uartclk1}} 
current_wave_config {Untitled 1}
Untitled 1
log_wave {/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uartclk2} 
current_wave_config {Untitled 1}
Untitled 1
log_wave {/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uartclk2} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uartclk2}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_TX_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 261bb26d317741558c415c227be94fe0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Uart_TX
Compiling module xil_defaultlib.Uart_TX_Control
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 848.613 ; gain = 0.000
run 1 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_TX_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 261bb26d317741558c415c227be94fe0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Uart_TX
Compiling module xil_defaultlib.Uart_TX_Control
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 848.613 ; gain = 0.000
run 1 ms
run 1 ms
run 1 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ms
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uart_tx_done}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_TX_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 261bb26d317741558c415c227be94fe0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Uart_TX
Compiling module xil_defaultlib.Uart_TX_Control
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 848.613 ; gain = 0.000
run 5 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/uart_tx_start}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/uart_tx_done}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/Top_tb/tx_start_sig}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/Top_tb/Top_Ini/tx_start_sig}} 
run 5 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uart_tx}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uart_tx_en}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/uart_tx_start}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/Top_tb/Top_Ini/tx_start_sig}} 
run 5 ms
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/send_data}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ms
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uart_send_flag}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ms
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/bit_num}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_TX_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 261bb26d317741558c415c227be94fe0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Uart_TX
Compiling module xil_defaultlib.Uart_TX_Control
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 851.820 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/uart_tx_done}} 
run 5 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uartclk}} 
run 5 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_TX_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 261bb26d317741558c415c227be94fe0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Uart_TX
Compiling module xil_defaultlib.Uart_TX_Control
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 884.301 ; gain = 0.000
run 5 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Top_tb/clk_100m} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 5 ms
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/state}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ms
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/tx_start}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_TX_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 261bb26d317741558c415c227be94fe0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Uart_TX
Compiling module xil_defaultlib.Uart_TX_Control
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 917.281 ; gain = 0.000
run 5 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Top_tb/clk_100m} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 5 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_TX_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 261bb26d317741558c415c227be94fe0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Uart_TX
Compiling module xil_defaultlib.Uart_TX_Control
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 917.281 ; gain = 0.000
run 5 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Top_tb/clk_100m} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 5 ms
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Switch.v w ]
add_files E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Switch.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Switch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_TX_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 261bb26d317741558c415c227be94fe0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'uart_tx_state' on this module [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Top.v:41]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Switch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_TX_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 261bb26d317741558c415c227be94fe0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Uart_TX
Compiling module xil_defaultlib.Uart_TX_Control
Compiling module xil_defaultlib.Switch
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 917.281 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/Top_tb/Top_Ini/Switch_Ini/uart_tx_data}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uart_tx}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/send_data}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/Top_tb/Top_Ini/Switch_Ini/sw}} 
add_force {/Top_tb/clk_100m} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
run 5 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Top_tb/clk_100m} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/Top_tb/Top_Ini/Switch_Ini/sw} -radix hex {1 0ns}
run 5 ms
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/Top_tb/Top_Ini/Switch_Ini/uart_tx_start}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Top_tb/clk_100m} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/Top_tb/Top_Ini/Switch_Ini/sw} -radix hex {1 0ns}
run 5 ms
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/uart_data_txwait}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/tx_start}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Top_tb/clk_100m} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/Top_tb/Top_Ini/Switch_Ini/sw} -radix hex {1 0ns}
run 5 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Top_tb/clk_100m} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
run 5 ms
add_force {/Top_tb/Top_Ini/Switch_Ini/sw} -radix hex {2 0ns}
run 5 ms
add_force {/Top_tb/Top_Ini/Switch_Ini/sw} -radix hex {0 0ns}
run 5 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Top_tb/clk_100m} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
run 5 ms
add_force {/Top_tb/Top_Ini/Switch_Ini/sw} -radix hex {1 0ns}
run 5 ms
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uartclk}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Top_tb/clk_100m} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
run 5 ms
add_force {/Top_tb/Top_Ini/Switch_Ini/sw} -radix hex {1 0ns}
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Dec 14 16:48:17 2019] Launched synth_1...
Run output will be captured here: E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/constrs_1/new/Top.xdc]
Finished Parsing XDC File [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/constrs_1/new/Top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1202.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1279.672 ; gain = 359.449
set_property package_pin "" [get_ports [list  clk_100m]]
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Dec 14 16:52:57 2019] Launched synth_1...
Run output will be captured here: E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.runs/synth_1/runme.log
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Dec 14 17:00:58 2019] Launched synth_1...
Run output will be captured here: E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/constrs_1/new/Top.xdc]
Finished Parsing XDC File [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/constrs_1/new/Top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1910.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Dec 14 17:20:39 2019] Launched synth_1...
Run output will be captured here: E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/constrs_1/new/Top.xdc]
Finished Parsing XDC File [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/constrs_1/new/Top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2033.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Dec 14 17:23:02 2019] Launched synth_1...
Run output will be captured here: E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/constrs_1/new/Top.xdc]
Finished Parsing XDC File [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/constrs_1/new/Top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2033.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: Top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2033.867 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Uart_TX_Control' [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX_Control.v:22]
INFO: [Synth 8-6157] synthesizing module 'Uart_TX' [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX.v:22]
	Parameter BAUD_DIV bound to: 16'b0010100010110000 
	Parameter BAUD_DIV_CAP bound to: 16'b0001010001011000 
INFO: [Synth 8-6155] done synthesizing module 'Uart_TX' (1#1) [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Uart_TX_Control' (2#1) [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX_Control.v:22]
INFO: [Synth 8-6157] synthesizing module 'Switch' [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Switch.v:23]
WARNING: [Synth 8-5788] Register uart_tx_start_reg in module Switch is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Switch.v:43]
INFO: [Synth 8-6155] done synthesizing module 'Switch' (3#1) [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Switch.v:23]
WARNING: [Synth 8-350] instance 'Switch_Ini' of module 'Switch' requires 5 connections, but only 4 given [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Top.v:42]
INFO: [Synth 8-6155] done synthesizing module 'Top' (4#1) [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2033.867 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Switch_Ini:sw[1] to constant 0 [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Top.v:42]
WARNING: [Synth 8-3295] tying undriven pin Switch_Ini:sw[0] to constant 0 [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Top.v:42]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2033.867 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2033.867 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/constrs_1/new/Top.xdc]
Finished Parsing XDC File [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/constrs_1/new/Top.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2033.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2033.867 ; gain = 0.000
11 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2033.867 ; gain = 0.000
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Dec 14 17:34:52 2019] Launched synth_1...
Run output will be captured here: E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/constrs_1/new/Top.xdc]
Finished Parsing XDC File [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/constrs_1/new/Top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2033.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

set_property IOSTANDARD LVCMOS33 [get_ports [list {sw[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {sw[0]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list clk_100m]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {sw[1]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {sw[0]}]]
place_ports {sw[1]} A4
place_ports {sw[0]} A3
place_ports clk_100m P17
set_property IOSTANDARD LVCMOS33 [get_ports [list rst_n]]
place_ports rst_n R15
place_ports uart_tx C5
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2033.867 ; gain = 0.000
set_property IOSTANDARD LVCMOS33 [get_ports [list uart_tx]]
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2033.867 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2033.867 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.193 . Memory (MB): peak = 2033.867 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2033.867 ; gain = 0.000
[Sat Dec 14 17:42:03 2019] Launched impl_1...
Run output will be captured here: E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.runs/impl_1/runme.log
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: Top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2351.563 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Uart_TX_Control' [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX_Control.v:22]
INFO: [Synth 8-6157] synthesizing module 'Uart_TX' [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX.v:22]
	Parameter BAUD_DIV bound to: 16'b0010100010110000 
	Parameter BAUD_DIV_CAP bound to: 16'b0001010001011000 
INFO: [Synth 8-6155] done synthesizing module 'Uart_TX' (1#1) [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Uart_TX_Control' (2#1) [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX_Control.v:22]
INFO: [Synth 8-6157] synthesizing module 'Switch' [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Switch.v:23]
WARNING: [Synth 8-5788] Register uart_tx_start_reg in module Switch is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Switch.v:43]
INFO: [Synth 8-6155] done synthesizing module 'Switch' (3#1) [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Switch.v:23]
WARNING: [Synth 8-350] instance 'Switch_Ini' of module 'Switch' requires 5 connections, but only 4 given [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Top.v:45]
INFO: [Synth 8-6155] done synthesizing module 'Top' (4#1) [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
WARNING: [Synth 8-3331] design Top has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2353.734 ; gain = 2.172
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Switch_Ini:sw[1] to constant 0 [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Top.v:45]
WARNING: [Synth 8-3295] tying undriven pin Switch_Ini:sw[0] to constant 0 [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Top.v:45]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2353.734 ; gain = 2.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2353.734 ; gain = 2.172
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/constrs_1/new/Top.xdc]
Finished Parsing XDC File [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/constrs_1/new/Top.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2460.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2460.531 ; gain = 108.969
11 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2460.531 ; gain = 109.039
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
report_drc -name drc_1 -ruledecks {default}
Command: report_drc -name drc_1 -ruledecks default
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc completed successfully
reset_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Dec 14 17:55:18 2019] Launched synth_1...
Run output will be captured here: E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/constrs_1/new/Top.xdc]
Finished Parsing XDC File [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/constrs_1/new/Top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2460.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

current_design rtl_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2460.531 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Uart_TX_Control' [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX_Control.v:22]
INFO: [Synth 8-6157] synthesizing module 'Uart_TX' [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX.v:22]
	Parameter BAUD_DIV bound to: 16'b0010100010110000 
	Parameter BAUD_DIV_CAP bound to: 16'b0001010001011000 
INFO: [Synth 8-6155] done synthesizing module 'Uart_TX' (1#1) [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Uart_TX_Control' (2#1) [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX_Control.v:22]
INFO: [Synth 8-6157] synthesizing module 'Switch' [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Switch.v:23]
WARNING: [Synth 8-5788] Register uart_tx_start_reg in module Switch is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Switch.v:43]
INFO: [Synth 8-6155] done synthesizing module 'Switch' (3#1) [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Switch.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top' (4#1) [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2460.531 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2460.531 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2460.531 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/constrs_1/new/Top.xdc]
Finished Parsing XDC File [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/constrs_1/new/Top.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2460.531 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2460.531 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 2460.531 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2460.531 ; gain = 0.000
[Sat Dec 14 17:56:50 2019] Launched impl_1...
Run output will be captured here: E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.runs/impl_1/runme.log
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Switch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_TX_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 261bb26d317741558c415c227be94fe0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Uart_TX
Compiling module xil_defaultlib.Uart_TX_Control
Compiling module xil_defaultlib.Switch
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2460.531 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uart_tx}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uartclk}} 
add_force {/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/clk_100m} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 1 ms
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/Top_tb/Top_Ini/Switch_Ini/sw}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/send_data}} 
run 1 ms
add_force {/Top_tb/Top_Ini/Switch_Ini/sw} -radix hex {1 0ns}
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Dec 14 18:18:12 2019] Launched synth_1...
Run output will be captured here: E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Dec 14 18:19:02 2019] Launched impl_1...
Run output will be captured here: E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/constrs_1/new/Top.xdc]
Finished Parsing XDC File [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/constrs_1/new/Top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2460.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

set_property IOSTANDARD LVCMOS33 [get_ports [list clk_100m]]
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2460.531 ; gain = 0.000
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2460.531 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 2460.531 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2460.531 ; gain = 0.000
[Sat Dec 14 18:21:12 2019] Launched impl_1...
Run output will be captured here: E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.runs/impl_1/runme.log
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: Top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2460.531 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Uart_TX_Control' [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX_Control.v:22]
INFO: [Synth 8-6157] synthesizing module 'Uart_TX' [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX.v:22]
	Parameter BAUD_DIV bound to: 16'b0010100010110000 
	Parameter BAUD_DIV_CAP bound to: 16'b0001010001011000 
INFO: [Synth 8-6155] done synthesizing module 'Uart_TX' (1#1) [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Uart_TX_Control' (2#1) [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX_Control.v:22]
INFO: [Synth 8-6157] synthesizing module 'Switch' [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Switch.v:23]
WARNING: [Synth 8-5788] Register uart_tx_start_reg in module Switch is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Switch.v:43]
INFO: [Synth 8-6155] done synthesizing module 'Switch' (3#1) [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Switch.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top' (4#1) [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2460.531 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2460.531 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2460.531 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/constrs_1/new/Top.xdc]
Finished Parsing XDC File [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/constrs_1/new/Top.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2460.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2460.531 ; gain = 0.000
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2460.531 ; gain = 0.000
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/constrs_1/new/Top.xdc]
Finished Parsing XDC File [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/constrs_1/new/Top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2460.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

place_ports uart_tx B7
set_property IOSTANDARD LVCMOS18 [get_ports [list uart_tx]]
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2460.531 ; gain = 0.000
reset_run impl_1
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: Top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2460.531 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Uart_TX_Control' [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX_Control.v:22]
INFO: [Synth 8-6157] synthesizing module 'Uart_TX' [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX.v:22]
	Parameter BAUD_DIV bound to: 16'b0010100010110000 
	Parameter BAUD_DIV_CAP bound to: 16'b0001010001011000 
INFO: [Synth 8-6155] done synthesizing module 'Uart_TX' (1#1) [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Uart_TX_Control' (2#1) [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX_Control.v:22]
INFO: [Synth 8-6157] synthesizing module 'Switch' [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Switch.v:23]
WARNING: [Synth 8-5788] Register uart_tx_start_reg in module Switch is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Switch.v:43]
INFO: [Synth 8-6155] done synthesizing module 'Switch' (3#1) [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Switch.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top' (4#1) [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2460.531 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2460.531 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2460.531 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/constrs_1/new/Top.xdc]
Finished Parsing XDC File [E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/constrs_1/new/Top.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2460.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2460.531 ; gain = 0.000
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2460.531 ; gain = 0.000
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Dec 14 18:27:14 2019] Launched impl_1...
Run output will be captured here: E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 2460.531 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 2460.531 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2460.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn1" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn1" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn1" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn1" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn1" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn1" may be locked by another hw_server.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0001.Hub_#0002
set_property PROGRAM.FILE {E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 14 18:42:06 2019...
