  <architecture>

  <!-- ODIN II specific config -->
  <models>

  </models>
  <!-- ODIN II specific config ends -->

  <!-- Physical descriptions begin (area optimized for N8-K6-L4 -->
  <tiles>
    <tile name="io" capacity="2">
      <equivalent_sites>
        <site pb_type="io"/>
      </equivalent_sites>
      <input name="outpad" num_pins="1"/>
      <output name="inpad" num_pins="1"/>
      <clock name="clock" num_pins="1"/>
      <fc in_type="ZUMA_FCIN_TYPE" in_val="ZUMA_FCIN_VAL" out_type="ZUMA_FCOUT_TYPE" out_val="ZUMA_FCOUT_VAL" />
      <pinlocations pattern="custom">
        <loc side="left">io.outpad io.inpad io.clock</loc>
        <loc side="top">io.outpad io.inpad io.clock</loc>
        <loc side="right">io.outpad io.inpad io.clock</loc>
        <loc side="bottom">io.outpad io.inpad io.clock</loc>
      </pinlocations>
    </tile>
    <tile name="clb">
      <equivalent_sites>
        <site pb_type="clb"/>
      </equivalent_sites>
      <input name="I" num_pins="ZUMA_I"/>
      <output name="O" num_pins="ZUMA_N"/>
      <clock name="clk" num_pins="1"/>
      <fc in_type="ZUMA_FCIN_TYPE" in_val="ZUMA_FCIN_VAL" out_type="ZUMA_FCOUT_TYPE" out_val="ZUMA_FCOUT_VAL" />
      <pinlocations pattern="spread"/>
    </tile>
  </tiles>
  <layout>
    <fixed_layout name="dev1" width= "ZUMA_ARRAY_WIDTH" height= "ZUMA_ARRAY_HEIGHT">
      <perimeter type="io" priority="10"/>
      <fill type="clb" priority="1"/>
      <corners type="EMPTY" priority="20"/>
    </fixed_layout>
  </layout>
		<device>
			<sizing R_minW_nmos="4220.930176" R_minW_pmos="11207.599609"/>
      <!-- changed sizing  ipin_mux_trans_size="1.299940" -->
			<!-- timing C_ipin_cblock="0.000000e+00" T_ipin_cblock="8.582000e-11" -->
			<area grid_logic_tile_area="0.0"/>
			<chan_width_distr>
				<!-- io width="1.000000"/ -->
				<x distr="uniform" peak="1.000000"/>
				<y distr="uniform" peak="1.000000"/>
			</chan_width_distr>
			<switch_block type="wilton" fs="3"/>
      <connection_block input_switch_name="0"/>
		</device>
		<switchlist>
      <!-- should we add the delay of the buffer here? -->
			<switch type="mux" name="0" R="0.000000" Cin="0.000000e+00" Cout="0.000000e+00" Cinternal="0.000000e+00" Tdel="8.972000e-11" mux_trans_size="2.183570" buf_size="32.753502"/>
    </switchlist>
		<segmentlist>
			<segment freq="1.000000" length="4" type="unidir" Rmetal="0.000000" Cmetal="0.000000e+00">
			<mux name="0"/>
			<sb type="pattern">1 1 1 1 1</sb>
			<cb type="pattern">1 1 1 1</cb>
			</segment>
		</segmentlist>
		<complexblocklist>

      <!-- capacity="2" -->
      <!-- Capacity is a unique property of I/Os, it is the maximum number of I/Os that can be placed at the same (X,Y) location on the FPGA -->
      <pb_type name="io">

        <input name="outpad" num_pins="1"/> <!--equivalent="false" -->
        <output name="inpad" num_pins="1"/>
        <clock name="clock" num_pins="1"/>

        <!-- IOs can operate as either inputs or outputs -->
        <mode name="inpad">
          <pb_type name="inpad" blif_model=".input" num_pb="1">
            <output name="inpad" num_pins="1"/>
          </pb_type>
          <interconnect>
            <direct name="inpad" input="inpad.inpad" output="io.inpad"/>
          </interconnect>

        </mode>
        <mode name="outpad">
          <pb_type name="outpad" blif_model=".output" num_pb="1">
            <input name="outpad" num_pins="1"/>
          </pb_type>
          <interconnect>
            <direct name="outpad" input="io.outpad" output="outpad.outpad"/>
          </interconnect>
        </mode>

        <!-- VPR 6.0
        <fc_in type="abs">6</fc_in>
        <fc_out type="abs">10</fc_out> -->
        <!-- VPR 7.0-->
        <!--fc default_in_type="abs" default_in_val="6" default_out_type="abs" default_out_val="10" / -->

        <!-- IOs go on the periphery of the FPGA, for consistency,
          make it physically equivalent on all sides so that only one definition of I/Os is needed.
          If I do not make a physically equivalent definition, then I need to define 4 different I/Os, one for each side of the FPGA
        -->
        <!--pinlocations pattern="custom">
          <loc side="left">io.outpad io.inpad io.clock</loc>
          <loc side="top">io.outpad io.inpad io.clock</loc>
          <loc side="right">io.outpad io.inpad io.clock</loc>
          <loc side="bottom">io.outpad io.inpad io.clock</loc>
        </pinlocations -->

        <!-- gridlocations -->
          <!--loc type="perimeter" priority="10"/ -->
        <!-- /gridlocations -->

      </pb_type>
      <pb_type name="clb">

        <input name="I" num_pins="ZUMA_I"/>
        <output name="O" num_pins="ZUMA_N"/>
        <clock name="clk" num_pins="1"/>
        <!-- allow an easier parsing of the netlist -->
        <mode name="clb">
          <pb_type name="ble" num_pb="ZUMA_N">
            <input name="in" num_pins="ZUMA_K"/>
            <output name="out" num_pins="1"/>
            <clock name="clk" num_pins="1"/>
            <mode name="ble">
              <pb_type name="soft_logic" num_pb="1">
                <input name="in" num_pins="ZUMA_K"/>
                <output name="out" num_pins="1"/>
                <mode name="n1_lut6">
                  <pb_type name="lut6" blif_model=".names" num_pb="1" class="lut">
                    <input name="in" num_pins="ZUMA_K" port_class="lut_in"/>
                    <output name="out" num_pins="1" port_class="lut_out"/>
                  </pb_type>
                  <interconnect>
                    <direct name="direct1" input="soft_logic.in[ZUMA_K_m_1:0]" output="lut6[0:0].in[ZUMA_K_m_1:0]"/>
                    <direct name="direct2" input="lut6[0:0].out" output="soft_logic.out[0:0]"/>
                  </interconnect>
                </mode>
              </pb_type>
              <pb_type name="ff" blif_model=".latch" num_pb="1" class="flipflop">
                <input name="D" num_pins="1" port_class="D"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="clk" num_pins="1" port_class="clock"/>
              </pb_type>
              <interconnect>
                <direct name="direct1" input="soft_logic.out[0:0]" output="ff.D"/>
                <direct name="direct2" input="ble.in" output="soft_logic.in"/>
                <direct name="direct3" input="ble.clk" output="ff.clk"/>
                <mux name="mux1" input="ff.Q soft_logic.out[0:0]" output="ble.out[0:0]"/>
               </interconnect>
            </mode>
          </pb_type>

          <interconnect>
            <complete name="complete1" input="clb.I ble[ZUMA_N_m_1:0].out" output="ble[ZUMA_N_m_1:0].in"/>
            <complete name="complete2" input="clb.clk" output="ble[ZUMA_N_m_1:0].clk"/>
            <direct name="direct1" input="ble[ZUMA_N_m_1:0].out" output="clb.O"/>
          </interconnect>
          <!-- VPR 6.0
          <fc_in type="abs">6</fc_in>
          <fc_out type="abs">10</fc_out> -->
          <!-- VPR 7.0 -->
          <!--fc default_in_type="abs" default_in_val="6" default_out_type="abs" default_out_val="10" / -->


          <!-- pinlocations pattern="spread"/ -->
          <!--gridlocations -->
            <!-- loc type="fill" priority="1"/ -->
          <!-- /gridlocations -->
        </mode>
      </pb_type>






    </complexblocklist>
  </architecture>
