{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765426769704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765426769704 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 11 01:19:29 2025 " "Processing started: Thu Dec 11 01:19:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765426769704 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765426769704 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off arithmetic_control -c arithmetic_control " "Command: quartus_map --read_settings_files=on --write_settings_files=off arithmetic_control -c arithmetic_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765426769704 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765426769978 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765426769978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aluno/downloads/laboratorio-de-sistemas-digitais-main/tp/structural/fsm/fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aluno/downloads/laboratorio-de-sistemas-digitais-main/tp/structural/fsm/fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-behavioral " "Found design unit 1: FSM-behavioral" {  } { { "../FSM/FSM.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/FSM/FSM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765426775527 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "../FSM/FSM.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/FSM/FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765426775527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765426775527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aluno/downloads/laboratorio-de-sistemas-digitais-main/tp/structural/components/d__en_flip_flop/d_en_flip_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aluno/downloads/laboratorio-de-sistemas-digitais-main/tp/structural/components/d__en_flip_flop/d_en_flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_EN_flip_flop-behavioral " "Found design unit 1: D_EN_flip_flop-behavioral" {  } { { "../Components/D__EN_flip_flop/D_EN_flip_flop.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/Components/D__EN_flip_flop/D_EN_flip_flop.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765426775527 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_EN_flip_flop " "Found entity 1: D_EN_flip_flop" {  } { { "../Components/D__EN_flip_flop/D_EN_flip_flop.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/Components/D__EN_flip_flop/D_EN_flip_flop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765426775527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765426775527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aluno/downloads/laboratorio-de-sistemas-digitais-main/tp/structural/components/mux_2x1/mux_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aluno/downloads/laboratorio-de-sistemas-digitais-main/tp/structural/components/mux_2x1/mux_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_2x1-data_flow " "Found design unit 1: Mux_2x1-data_flow" {  } { { "../Components/Mux_2x1/Mux_2x1.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/Components/Mux_2x1/Mux_2x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765426775527 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_2x1 " "Found entity 1: Mux_2x1" {  } { { "../Components/Mux_2x1/Mux_2x1.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/Components/Mux_2x1/Mux_2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765426775527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765426775527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aluno/downloads/laboratorio-de-sistemas-digitais-main/tp/structural/components/d_flip_flop/d_flip_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aluno/downloads/laboratorio-de-sistemas-digitais-main/tp/structural/components/d_flip_flop/d_flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_flip_flop-behavourial " "Found design unit 1: D_flip_flop-behavourial" {  } { { "../Components/D_flip_flop/D_flip_flop.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/Components/D_flip_flop/D_flip_flop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765426775527 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_flip_flop " "Found entity 1: D_flip_flop" {  } { { "../Components/D_flip_flop/D_flip_flop.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/Components/D_flip_flop/D_flip_flop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765426775527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765426775527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aluno/downloads/laboratorio-de-sistemas-digitais-main/tp/structural/components/demux_1x2/demux_1x2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aluno/downloads/laboratorio-de-sistemas-digitais-main/tp/structural/components/demux_1x2/demux_1x2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Demux_1x2-data_flow " "Found design unit 1: Demux_1x2-data_flow" {  } { { "../Components/Demux_1x2/Demux_1x2.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/Components/Demux_1x2/Demux_1x2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765426775527 ""} { "Info" "ISGN_ENTITY_NAME" "1 Demux_1x2 " "Found entity 1: Demux_1x2" {  } { { "../Components/Demux_1x2/Demux_1x2.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/Components/Demux_1x2/Demux_1x2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765426775527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765426775527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aluno/downloads/laboratorio-de-sistemas-digitais-main/tp/structural/components/comparator/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aluno/downloads/laboratorio-de-sistemas-digitais-main/tp/structural/components/comparator/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-data_flow " "Found design unit 1: comparator-data_flow" {  } { { "../Components/comparator/comparator.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/Components/comparator/comparator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765426775527 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../Components/comparator/comparator.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/Components/comparator/comparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765426775527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765426775527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aluno/downloads/laboratorio-de-sistemas-digitais-main/tp/structural/components/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aluno/downloads/laboratorio-de-sistemas-digitais-main/tp/structural/components/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-data_flow " "Found design unit 1: ALU-data_flow" {  } { { "../Components/ALU/ALU.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/Components/ALU/ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765426775527 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../Components/ALU/ALU.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/Components/ALU/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765426775527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765426775527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aluno/downloads/laboratorio-de-sistemas-digitais-main/tp/structural/components/reg_8bit/reg_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aluno/downloads/laboratorio-de-sistemas-digitais-main/tp/structural/components/reg_8bit/reg_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_8bit-structural " "Found design unit 1: reg_8bit-structural" {  } { { "../Components/reg_8bit/reg_8bit.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/Components/reg_8bit/reg_8bit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765426775527 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_8bit " "Found entity 1: reg_8bit" {  } { { "../Components/reg_8bit/reg_8bit.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/Components/reg_8bit/reg_8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765426775527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765426775527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arithmetic_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arithmetic_control-structural " "Found design unit 1: arithmetic_control-structural" {  } { { "arithmetic_control.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/arithmetic_control/arithmetic_control.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765426775543 ""} { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_control " "Found entity 1: arithmetic_control" {  } { { "arithmetic_control.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/arithmetic_control/arithmetic_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765426775543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765426775543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_arithmetic_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_arithmetic_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_arithmetic_control-behavior " "Found design unit 1: tb_arithmetic_control-behavior" {  } { { "tb_arithmetic_control.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/arithmetic_control/tb_arithmetic_control.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765426775544 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_arithmetic_control " "Found entity 1: tb_arithmetic_control" {  } { { "tb_arithmetic_control.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/arithmetic_control/tb_arithmetic_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765426775544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765426775544 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "arithmetic_control " "Elaborating entity \"arithmetic_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765426775561 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toALUA arithmetic_control.vhd(22) " "Verilog HDL or VHDL warning at arithmetic_control.vhd(22): object \"toALUA\" assigned a value but never read" {  } { { "arithmetic_control.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/arithmetic_control/arithmetic_control.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765426775561 "|arithmetic_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_flip_flop D_flip_flop:U_DFF1 " "Elaborating entity \"D_flip_flop\" for hierarchy \"D_flip_flop:U_DFF1\"" {  } { { "arithmetic_control.vhd" "U_DFF1" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/arithmetic_control/arithmetic_control.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765426775578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_flip_flop D_flip_flop:U_DFF2 " "Elaborating entity \"D_flip_flop\" for hierarchy \"D_flip_flop:U_DFF2\"" {  } { { "arithmetic_control.vhd" "U_DFF2" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/arithmetic_control/arithmetic_control.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765426775578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:U_FSM " "Elaborating entity \"FSM\" for hierarchy \"FSM:U_FSM\"" {  } { { "arithmetic_control.vhd" "U_FSM" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/arithmetic_control/arithmetic_control.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765426775578 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ENABLE FSM.vhd(48) " "VHDL Process Statement warning at FSM.vhd(48): inferring latch(es) for signal or variable \"ENABLE\", which holds its previous value in one or more paths through the process" {  } { { "../FSM/FSM.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/FSM/FSM.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1765426775578 "|arithmetic_control|FSM:U_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENABLE FSM.vhd(48) " "Inferred latch for \"ENABLE\" at FSM.vhd(48)" {  } { { "../FSM/FSM.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/FSM/FSM.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765426775578 "|arithmetic_control|FSM:U_FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1 Mux_2x1:U_MUX_ADDR " "Elaborating entity \"Mux_2x1\" for hierarchy \"Mux_2x1:U_MUX_ADDR\"" {  } { { "arithmetic_control.vhd" "U_MUX_ADDR" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/arithmetic_control/arithmetic_control.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765426775578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_EN_flip_flop D_EN_flip_flop:U_DFF_EN1 " "Elaborating entity \"D_EN_flip_flop\" for hierarchy \"D_EN_flip_flop:U_DFF_EN1\"" {  } { { "arithmetic_control.vhd" "U_DFF_EN1" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/arithmetic_control/arithmetic_control.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765426775578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:U_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:U_ALU\"" {  } { { "arithmetic_control.vhd" "U_ALU" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/arithmetic_control/arithmetic_control.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765426775578 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1765426775940 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765426776302 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765426776302 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "127 " "Implemented 127 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765426776327 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765426776327 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1765426776327 ""} { "Info" "ICUT_CUT_TM_LCELLS" "91 " "Implemented 91 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765426776327 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765426776327 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765426776337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 11 01:19:36 2025 " "Processing ended: Thu Dec 11 01:19:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765426776337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765426776337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765426776337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765426776337 ""}
