#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5f15d9cb4970 .scope module, "Register_File_tb" "Register_File_tb" 2 4;
 .timescale -9 -12;
v0x5f15d9d003c0_0 .var "Address1", 4 0;
v0x5f15d9d004a0_0 .var "Address2", 4 0;
v0x5f15d9d00540_0 .var "Address3", 4 0;
v0x5f15d9d005e0_0 .net "RD1", 31 0, L_0x5f15d9ca9b60;  1 drivers
v0x5f15d9d00680_0 .net "RD2", 31 0, L_0x5f15d9cac780;  1 drivers
v0x5f15d9d00720_0 .var "WD3", 31 0;
v0x5f15d9d007f0_0 .var "WriteEnable3", 0 0;
v0x5f15d9d008c0_0 .var "clk", 0 0;
v0x5f15d9d00990_0 .var "rst", 0 0;
v0x5f15d9d00a60_0 .var/i "test_count", 31 0;
v0x5f15d9d00b00_0 .var "test_passed", 0 0;
S_0x5f15d9cb4b00 .scope module, "uut" "Register_File" 2 19, 3 1 0, S_0x5f15d9cb4970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "WriteEnable3";
    .port_info 3 /INPUT 32 "WD3";
    .port_info 4 /INPUT 5 "Address1";
    .port_info 5 /INPUT 5 "Address2";
    .port_info 6 /INPUT 5 "Address3";
    .port_info 7 /OUTPUT 32 "RD1";
    .port_info 8 /OUTPUT 32 "RD2";
L_0x5f15d9ca9b60 .functor BUFZ 32, L_0x5f15d9d00ba0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5f15d9cac780 .functor BUFZ 32, L_0x5f15d9d00e80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5f15d9ca9cc0_0 .net "Address1", 4 0, v0x5f15d9d003c0_0;  1 drivers
v0x5f15d9cac8e0_0 .net "Address2", 4 0, v0x5f15d9d004a0_0;  1 drivers
v0x5f15d9cd1160_0 .net "Address3", 4 0, v0x5f15d9d00540_0;  1 drivers
v0x5f15d9cd3c60_0 .net "RD1", 31 0, L_0x5f15d9ca9b60;  alias, 1 drivers
v0x5f15d9cd59a0_0 .net "RD2", 31 0, L_0x5f15d9cac780;  alias, 1 drivers
v0x5f15d9cd8880 .array "Register", 0 31, 31 0;
v0x5f15d9cdbb80_0 .net "WD3", 31 0, v0x5f15d9d00720_0;  1 drivers
v0x5f15d9cffa40_0 .net "WriteEnable3", 0 0, v0x5f15d9d007f0_0;  1 drivers
v0x5f15d9cffb00_0 .net *"_ivl_0", 31 0, L_0x5f15d9d00ba0;  1 drivers
v0x5f15d9cffbe0_0 .net *"_ivl_10", 6 0, L_0x5f15d9d00f20;  1 drivers
L_0x73d5ead5d060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5f15d9cffcc0_0 .net *"_ivl_13", 1 0, L_0x73d5ead5d060;  1 drivers
v0x5f15d9cffda0_0 .net *"_ivl_2", 6 0, L_0x5f15d9d00ca0;  1 drivers
L_0x73d5ead5d018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5f15d9cffe80_0 .net *"_ivl_5", 1 0, L_0x73d5ead5d018;  1 drivers
v0x5f15d9cfff60_0 .net *"_ivl_8", 31 0, L_0x5f15d9d00e80;  1 drivers
v0x5f15d9d00040_0 .net "clk", 0 0, v0x5f15d9d008c0_0;  1 drivers
v0x5f15d9d00100_0 .var/i "i", 31 0;
v0x5f15d9d001e0_0 .net "rst", 0 0, v0x5f15d9d00990_0;  1 drivers
E_0x5f15d9cb1500 .event posedge, v0x5f15d9d00040_0;
L_0x5f15d9d00ba0 .array/port v0x5f15d9cd8880, L_0x5f15d9d00ca0;
L_0x5f15d9d00ca0 .concat [ 5 2 0 0], v0x5f15d9d003c0_0, L_0x73d5ead5d018;
L_0x5f15d9d00e80 .array/port v0x5f15d9cd8880, L_0x5f15d9d00f20;
L_0x5f15d9d00f20 .concat [ 5 2 0 0], v0x5f15d9d004a0_0, L_0x73d5ead5d060;
    .scope S_0x5f15d9cb4b00;
T_0 ;
    %wait E_0x5f15d9cb1500;
    %load/vec4 v0x5f15d9d001e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f15d9d00100_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x5f15d9d00100_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5f15d9d00100_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f15d9cd8880, 0, 4;
    %load/vec4 v0x5f15d9d00100_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f15d9d00100_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5f15d9cffa40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x5f15d9cd1160_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x5f15d9cdbb80_0;
    %load/vec4 v0x5f15d9cd1160_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f15d9cd8880, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5f15d9cb4970;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f15d9d008c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f15d9d008c0_0, 0, 1;
    %delay 5000, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5f15d9cb4970;
T_2 ;
    %vpi_call 2 39 "$dumpfile", "Register_File_tb.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5f15d9cb4970 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x5f15d9cb4970;
T_3 ;
    %vpi_call 2 45 "$display", "=== Register File Module Testbench ===" {0 0 0};
    %vpi_call 2 46 "$display", "Time\011Rst\011WE3\011Addr1\011Addr2\011Addr3\011WD3\011\011RD1\011\011RD2\011\011Test" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f15d9d00b00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f15d9d00a60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f15d9d00990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f15d9d007f0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5f15d9d003c0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5f15d9d004a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5f15d9d00540_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f15d9d00720_0, 0, 32;
    %vpi_call 2 60 "$display", "\012--- Test 1: Reset Functionality ---" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f15d9d00990_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 63 "$display", "%0t\011%b\011%b\011%2d\011%2d\011%2d\011%08x\011%08x\011%08x\011Reset", $time, v0x5f15d9d00990_0, v0x5f15d9d007f0_0, v0x5f15d9d003c0_0, v0x5f15d9d004a0_0, v0x5f15d9d00540_0, v0x5f15d9d00720_0, v0x5f15d9d005e0_0, v0x5f15d9d00680_0 {0 0 0};
    %load/vec4 v0x5f15d9d005e0_0;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.2, 4;
    %load/vec4 v0x5f15d9d00680_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %vpi_call 2 67 "$display", "\342\234\223 PASS: Reset clears registers" {0 0 0};
    %jmp T_3.1;
T_3.0 ;
    %vpi_call 2 69 "$display", "\342\234\227 FAIL: Reset should clear all registers to 0" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f15d9d00b00_0, 0, 1;
T_3.1 ;
    %load/vec4 v0x5f15d9d00a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f15d9d00a60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f15d9d00990_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 78 "$display", "\012--- Test 2: Register 0 Write Protection ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f15d9d007f0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5f15d9d00540_0, 0, 5;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x5f15d9d00720_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5f15d9d003c0_0, 0, 5;
    %delay 20000, 0;
    %vpi_call 2 84 "$display", "%0t\011%b\011%b\011%2d\011%2d\011%2d\011%08x\011%08x\011%08x\011R0 Write", $time, v0x5f15d9d00990_0, v0x5f15d9d007f0_0, v0x5f15d9d003c0_0, v0x5f15d9d004a0_0, v0x5f15d9d00540_0, v0x5f15d9d00720_0, v0x5f15d9d005e0_0, v0x5f15d9d00680_0 {0 0 0};
    %load/vec4 v0x5f15d9d005e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.3, 4;
    %vpi_call 2 88 "$display", "\342\234\223 PASS: Register 0 remains 0 (write ignored)" {0 0 0};
    %jmp T_3.4;
T_3.3 ;
    %vpi_call 2 90 "$display", "\342\234\227 FAIL: Register 0 should always be 0, got %08x", v0x5f15d9d005e0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f15d9d00b00_0, 0, 1;
T_3.4 ;
    %load/vec4 v0x5f15d9d00a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f15d9d00a60_0, 0, 32;
    %vpi_call 2 96 "$display", "\012--- Test 3: Basic Write/Read Operations ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f15d9d007f0_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5f15d9d00540_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5f15d9d00720_0, 0, 32;
    %wait E_0x5f15d9cb1500;
    %delay 1000, 0;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5f15d9d003c0_0, 0, 5;
    %delay 1000, 0;
    %vpi_call 2 106 "$display", "%0t\011%b\011%b\011%2d\011%2d\011%2d\011%08x\011%08x\011%08x\011Write R5", $time, v0x5f15d9d00990_0, v0x5f15d9d007f0_0, v0x5f15d9d003c0_0, v0x5f15d9d004a0_0, v0x5f15d9d00540_0, v0x5f15d9d00720_0, v0x5f15d9d005e0_0, v0x5f15d9d00680_0 {0 0 0};
    %load/vec4 v0x5f15d9d005e0_0;
    %cmpi/e 305419896, 0, 32;
    %jmp/0xz  T_3.5, 4;
    %vpi_call 2 110 "$display", "\342\234\223 PASS: Write/Read register 5 works" {0 0 0};
    %jmp T_3.6;
T_3.5 ;
    %vpi_call 2 112 "$display", "\342\234\227 FAIL: Expected %08x, got %08x", 32'b00010010001101000101011001111000, v0x5f15d9d005e0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f15d9d00b00_0, 0, 1;
T_3.6 ;
    %load/vec4 v0x5f15d9d00a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f15d9d00a60_0, 0, 32;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x5f15d9d00540_0, 0, 5;
    %pushi/vec4 2882400000, 0, 32;
    %store/vec4 v0x5f15d9d00720_0, 0, 32;
    %wait E_0x5f15d9cb1500;
    %delay 1000, 0;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x5f15d9d004a0_0, 0, 5;
    %delay 1000, 0;
    %vpi_call 2 124 "$display", "%0t\011%b\011%b\011%2d\011%2d\011%2d\011%08x\011%08x\011%08x\011Write R10", $time, v0x5f15d9d00990_0, v0x5f15d9d007f0_0, v0x5f15d9d003c0_0, v0x5f15d9d004a0_0, v0x5f15d9d00540_0, v0x5f15d9d00720_0, v0x5f15d9d005e0_0, v0x5f15d9d00680_0 {0 0 0};
    %load/vec4 v0x5f15d9d00680_0;
    %cmpi/e 2882400000, 0, 32;
    %jmp/0xz  T_3.7, 4;
    %vpi_call 2 128 "$display", "\342\234\223 PASS: Write/Read register 10 works" {0 0 0};
    %jmp T_3.8;
T_3.7 ;
    %vpi_call 2 130 "$display", "\342\234\227 FAIL: Expected %08x, got %08x", 32'b10101011110011011110111100000000, v0x5f15d9d00680_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f15d9d00b00_0, 0, 1;
T_3.8 ;
    %load/vec4 v0x5f15d9d00a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f15d9d00a60_0, 0, 32;
    %vpi_call 2 136 "$display", "\012--- Test 4: Dual Port Read ---" {0 0 0};
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5f15d9d003c0_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x5f15d9d004a0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f15d9d007f0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 141 "$display", "%0t\011%b\011%b\011%2d\011%2d\011%2d\011%08x\011%08x\011%08x\011Dual Read", $time, v0x5f15d9d00990_0, v0x5f15d9d007f0_0, v0x5f15d9d003c0_0, v0x5f15d9d004a0_0, v0x5f15d9d00540_0, v0x5f15d9d00720_0, v0x5f15d9d005e0_0, v0x5f15d9d00680_0 {0 0 0};
    %load/vec4 v0x5f15d9d005e0_0;
    %cmpi/e 305419896, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.11, 4;
    %load/vec4 v0x5f15d9d00680_0;
    %pushi/vec4 2882400000, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.9, 8;
    %vpi_call 2 145 "$display", "\342\234\223 PASS: Dual port read works correctly" {0 0 0};
    %jmp T_3.10;
T_3.9 ;
    %vpi_call 2 147 "$display", "\342\234\227 FAIL: Dual read failed. RD1=%08x (exp:12345678), RD2=%08x (exp:ABCDEF00)", v0x5f15d9d005e0_0, v0x5f15d9d00680_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f15d9d00b00_0, 0, 1;
T_3.10 ;
    %load/vec4 v0x5f15d9d00a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f15d9d00a60_0, 0, 32;
    %vpi_call 2 153 "$display", "\012--- Test 5: Write Enable Control ---" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f15d9d007f0_0, 0, 1;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x5f15d9d00540_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5f15d9d00720_0, 0, 32;
    %wait E_0x5f15d9cb1500;
    %delay 1000, 0;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x5f15d9d003c0_0, 0, 5;
    %delay 1000, 0;
    %vpi_call 2 161 "$display", "%0t\011%b\011%b\011%2d\011%2d\011%2d\011%08x\011%08x\011%08x\011WE=0", $time, v0x5f15d9d00990_0, v0x5f15d9d007f0_0, v0x5f15d9d003c0_0, v0x5f15d9d004a0_0, v0x5f15d9d00540_0, v0x5f15d9d00720_0, v0x5f15d9d005e0_0, v0x5f15d9d00680_0 {0 0 0};
    %load/vec4 v0x5f15d9d005e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.12, 4;
    %vpi_call 2 165 "$display", "\342\234\223 PASS: Write disabled when WE=0" {0 0 0};
    %jmp T_3.13;
T_3.12 ;
    %vpi_call 2 167 "$display", "\342\234\227 FAIL: Write should be disabled when WE=0, got %08x", v0x5f15d9d005e0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f15d9d00b00_0, 0, 1;
T_3.13 ;
    %load/vec4 v0x5f15d9d00a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f15d9d00a60_0, 0, 32;
    %vpi_call 2 173 "$display", "\012--- Test 6: Boundary Registers (R1 and R31) ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f15d9d007f0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5f15d9d00540_0, 0, 5;
    %pushi/vec4 286331153, 0, 32;
    %store/vec4 v0x5f15d9d00720_0, 0, 32;
    %wait E_0x5f15d9cb1500;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5f15d9d003c0_0, 0, 5;
    %delay 1000, 0;
    %load/vec4 v0x5f15d9d005e0_0;
    %cmpi/e 286331153, 0, 32;
    %jmp/0xz  T_3.14, 4;
    %vpi_call 2 184 "$display", "\342\234\223 PASS: Register 1 write/read works" {0 0 0};
    %jmp T_3.15;
T_3.14 ;
    %vpi_call 2 186 "$display", "\342\234\227 FAIL: Register 1 failed. Expected 11111111, got %08x", v0x5f15d9d005e0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f15d9d00b00_0, 0, 1;
T_3.15 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x5f15d9d00540_0, 0, 5;
    %pushi/vec4 825307441, 0, 32;
    %store/vec4 v0x5f15d9d00720_0, 0, 32;
    %wait E_0x5f15d9cb1500;
    %delay 1000, 0;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x5f15d9d004a0_0, 0, 5;
    %delay 1000, 0;
    %vpi_call 2 197 "$display", "%0t\011%b\011%b\011%2d\011%2d\011%2d\011%08x\011%08x\011%08x\011R31 Write", $time, v0x5f15d9d00990_0, v0x5f15d9d007f0_0, v0x5f15d9d003c0_0, v0x5f15d9d004a0_0, v0x5f15d9d00540_0, v0x5f15d9d00720_0, v0x5f15d9d005e0_0, v0x5f15d9d00680_0 {0 0 0};
    %load/vec4 v0x5f15d9d00680_0;
    %cmpi/e 825307441, 0, 32;
    %jmp/0xz  T_3.16, 4;
    %vpi_call 2 201 "$display", "\342\234\223 PASS: Register 31 write/read works" {0 0 0};
    %jmp T_3.17;
T_3.16 ;
    %vpi_call 2 203 "$display", "\342\234\227 FAIL: Register 31 failed. Expected 31313131, got %08x", v0x5f15d9d00680_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f15d9d00b00_0, 0, 1;
T_3.17 ;
    %load/vec4 v0x5f15d9d00a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f15d9d00a60_0, 0, 32;
    %vpi_call 2 209 "$display", "\012--- Test 7: Data Overwrite ---" {0 0 0};
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5f15d9d00540_0, 0, 5;
    %pushi/vec4 3405691582, 0, 32;
    %store/vec4 v0x5f15d9d00720_0, 0, 32;
    %wait E_0x5f15d9cb1500;
    %delay 1000, 0;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5f15d9d003c0_0, 0, 5;
    %delay 1000, 0;
    %vpi_call 2 216 "$display", "%0t\011%b\011%b\011%2d\011%2d\011%2d\011%08x\011%08x\011%08x\011Overwrite", $time, v0x5f15d9d00990_0, v0x5f15d9d007f0_0, v0x5f15d9d003c0_0, v0x5f15d9d004a0_0, v0x5f15d9d00540_0, v0x5f15d9d00720_0, v0x5f15d9d005e0_0, v0x5f15d9d00680_0 {0 0 0};
    %load/vec4 v0x5f15d9d005e0_0;
    %cmpi/e 3405691582, 0, 32;
    %jmp/0xz  T_3.18, 4;
    %vpi_call 2 220 "$display", "\342\234\223 PASS: Data overwrite works" {0 0 0};
    %jmp T_3.19;
T_3.18 ;
    %vpi_call 2 222 "$display", "\342\234\227 FAIL: Overwrite failed. Expected CAFEBABE, got %08x", v0x5f15d9d005e0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f15d9d00b00_0, 0, 1;
T_3.19 ;
    %load/vec4 v0x5f15d9d00a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f15d9d00a60_0, 0, 32;
    %vpi_call 2 228 "$display", "\012--- Test 8: Reset After Operations ---" {0 0 0};
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5f15d9d003c0_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x5f15d9d004a0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f15d9d007f0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 232 "$display", "Before reset: R5=%08x, R10=%08x", v0x5f15d9d005e0_0, v0x5f15d9d00680_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f15d9d00990_0, 0, 1;
    %wait E_0x5f15d9cb1500;
    %delay 1000, 0;
    %vpi_call 2 238 "$display", "After reset clock: R5=%08x, R10=%08x", v0x5f15d9d005e0_0, v0x5f15d9d00680_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f15d9d00990_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 242 "$display", "After releasing reset: R5=%08x, R10=%08x", v0x5f15d9d005e0_0, v0x5f15d9d00680_0 {0 0 0};
    %vpi_call 2 244 "$display", "%0t\011%b\011%b\011%2d\011%2d\011%2d\011%08x\011%08x\011%08x\011Post-Reset", $time, v0x5f15d9d00990_0, v0x5f15d9d007f0_0, v0x5f15d9d003c0_0, v0x5f15d9d004a0_0, v0x5f15d9d00540_0, v0x5f15d9d00720_0, v0x5f15d9d005e0_0, v0x5f15d9d00680_0 {0 0 0};
    %load/vec4 v0x5f15d9d005e0_0;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.22, 4;
    %load/vec4 v0x5f15d9d00680_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.20, 8;
    %vpi_call 2 248 "$display", "\342\234\223 PASS: Reset clears all previous data" {0 0 0};
    %jmp T_3.21;
T_3.20 ;
    %vpi_call 2 250 "$display", "\342\234\227 FAIL: Reset should clear all data. RD1=%08x, RD2=%08x", v0x5f15d9d005e0_0, v0x5f15d9d00680_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f15d9d00b00_0, 0, 1;
T_3.21 ;
    %load/vec4 v0x5f15d9d00a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f15d9d00a60_0, 0, 32;
    %vpi_call 2 256 "$display", "\012=== Register_File Testbench Complete ===" {0 0 0};
    %load/vec4 v0x5f15d9d00b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.23, 8;
    %vpi_call 2 258 "$display", "\360\237\216\211 ALL TESTS PASSED! (%0d/%0d)", v0x5f15d9d00a60_0, v0x5f15d9d00a60_0 {0 0 0};
    %jmp T_3.24;
T_3.23 ;
    %vpi_call 2 260 "$display", "\342\235\214 SOME TESTS FAILED!" {0 0 0};
T_3.24 ;
    %delay 50000, 0;
    %vpi_call 2 264 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Register_File_tb.v";
    "../src/Register_File.v";
