##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CLOCK_echo
		4.2::Critical Path Report for Clock_Seconds
		4.3::Critical Path Report for Clock_Trigger
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for CyMASTER_CLK
		4.6::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_echo:R)
		5.3::Critical Path Report for (Clock_Trigger:R vs. Clock_Trigger:R)
		5.4::Critical Path Report for (Clock_Trigger:R vs. CLOCK_echo:R)
		5.5::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.6::Critical Path Report for (CLOCK_echo:R vs. CLOCK_echo:R)
		5.7::Critical Path Report for (Clock_Seconds:R vs. Clock_Seconds:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 15
Clock: CLOCK_echo                      | Frequency: 40.92 MHz  | Target: 0.02 MHz   | 
Clock: Clock_Motor_Control             | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_Motor_Control(routed)     | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_Motor_PI_Control          | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_Motor_PI_Control(routed)  | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_Seconds                   | Frequency: 61.95 MHz  | Target: 0.00 MHz   | 
Clock: Clock_Testing_1                 | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_Testing_1(routed)         | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_Trigger                   | Frequency: 57.51 MHz  | Target: 0.10 MHz   | 
Clock: CyBUS_CLK                       | Frequency: 40.92 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                           | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                           | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                    | Frequency: 57.51 MHz  | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                       | N/A                   | Target: 24.00 MHz  | 
Clock: UART_IntClock                   | Frequency: 51.65 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CLOCK_echo     CLOCK_echo     5.88333e+007     58809210     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_Seconds  Clock_Seconds  1e+012           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
Clock_Trigger  CLOCK_echo     41666.7          24279        N/A              N/A         N/A              N/A         N/A              N/A         
Clock_Trigger  Clock_Trigger  1e+007           9984461      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      CLOCK_echo     41666.7          17230        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      CyBUS_CLK      41666.7          18955        N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock  UART_IntClock  1.30417e+007     13022304     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name            Setup to Clk  Clock Name:Phase  
-------------------  ------------  ----------------  
Pin_DecA_L(0)_PAD    16878         CyBUS_CLK:R       
Pin_DecA_R(0)_PAD    17352         CyBUS_CLK:R       
Pin_DecB_L(0)_PAD    16703         CyBUS_CLK:R       
Pin_DecB_R(0)_PAD    16982         CyBUS_CLK:R       
Pin_US_Echo0(0)_PAD  30131         CLOCK_echo:R      
Pin_US_Echo1(0)_PAD  32565         CLOCK_echo:R      
Pin_US_Echo2(0)_PAD  32264         CLOCK_echo:R      
Pin_US_Echo3(0)_PAD  29478         CLOCK_echo:R      
Pin_US_Echo4(0)_PAD  33870         CLOCK_echo:R      


                       3.2::Clock to Out
                       -----------------

Port Name               Clock to Out  Clock Name:Phase  
----------------------  ------------  ----------------  
Pin_PWM1_L(0)_PAD       23927         CyBUS_CLK:R       
Pin_PWM1_R(0)_PAD       22982         CyBUS_CLK:R       
Pin_PWM2_L(0)_PAD       23116         CyBUS_CLK:R       
Pin_PWM2_R(0)_PAD       22947         CyBUS_CLK:R       
Pin_UART_Tx(0)_PAD      34784         UART_IntClock:R   
Pin_US_Trigger0(0)_PAD  33246         CyBUS_CLK:R       
Pin_US_Trigger0(0)_PAD  29787         Clock_Trigger:R   
Pin_US_Trigger1(0)_PAD  36022         CyBUS_CLK:R       
Pin_US_Trigger1(0)_PAD  33137         Clock_Trigger:R   
Pin_US_Trigger2(0)_PAD  37484         CyBUS_CLK:R       
Pin_US_Trigger2(0)_PAD  33934         Clock_Trigger:R   
Pin_US_Trigger3(0)_PAD  37250         CyBUS_CLK:R       
Pin_US_Trigger3(0)_PAD  36146         Clock_Trigger:R   
Pin_US_Trigger4(0)_PAD  37491         CyBUS_CLK:R       
Pin_US_Trigger4(0)_PAD  33401         Clock_Trigger:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CLOCK_echo
****************************************
Clock: CLOCK_echo
Frequency: 40.92 MHz | Target: 0.02 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_US:Sync:ctrl_reg\/control_1
Path End       : MODIN2_1/main_1
Capture Clock  : MODIN2_1/clock_0
Path slack     : 17230p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20926
-------------------------------------   ----- 
End-of-path arrival time (ps)           20926
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_US:Sync:ctrl_reg\/busclk                       controlcell3        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_US:Sync:ctrl_reg\/control_1     controlcell3   2050   2050  17230  RISE       1
Net_130/main_2                               macrocell9     4851   6901  17230  RISE       1
Net_130/q                                    macrocell9     3350  10251  17230  RISE       1
\Timer_Echo:TimerUDB:capt_fifo_load\/main_0  macrocell6     2587  12838  17230  RISE       1
\Timer_Echo:TimerUDB:capt_fifo_load\/q       macrocell6     3350  16188  17230  RISE       1
MODIN2_1/main_1                              macrocell47    4738  20926  17230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell47         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_Seconds
*******************************************
Clock: Clock_Seconds
Frequency: 61.95 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999999983858p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_Seconds:R#1 vs. Clock_Seconds:R#2)   1000000000000
- Setup time                                                       -4230
--------------------------------------------------------   ------------- 
End-of-path required time (ps)                              999999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11912
-------------------------------------   ----- 
End-of-path arrival time (ps)           11912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/clock           datapathcell15      0      0  RISE       1

Data path
pin name                                              model name      delay     AT         slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------------  ----  ------
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/z0         datapathcell15    760    760  999999983858  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell16      0    760  999999983858  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell16   2740   3500  999999983858  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell15   3282   6782  999999983858  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell15   5130  11912  999999983858  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/ci         datapathcell16      0  11912  999999983858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/clock           datapathcell16      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_Trigger
*******************************************
Clock: Clock_Trigger
Frequency: 57.51 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_216/q
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 24279p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between Clock_Trigger CLOCK_echo)   41667
- Setup time                                                                        -4230
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13158
-------------------------------------   ----- 
End-of-path arrival time (ps)           13158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell43         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_216/q                                        macrocell43     1250   1250  24279  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell5   6778   8028  24279  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell5   5130  13158  24279  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci         datapathcell6      0  13158  24279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock                datapathcell6       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 40.92 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_US:Sync:ctrl_reg\/control_1
Path End       : MODIN2_1/main_1
Capture Clock  : MODIN2_1/clock_0
Path slack     : 17230p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20926
-------------------------------------   ----- 
End-of-path arrival time (ps)           20926
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_US:Sync:ctrl_reg\/busclk                       controlcell3        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_US:Sync:ctrl_reg\/control_1     controlcell3   2050   2050  17230  RISE       1
Net_130/main_2                               macrocell9     4851   6901  17230  RISE       1
Net_130/q                                    macrocell9     3350  10251  17230  RISE       1
\Timer_Echo:TimerUDB:capt_fifo_load\/main_0  macrocell6     2587  12838  17230  RISE       1
\Timer_Echo:TimerUDB:capt_fifo_load\/q       macrocell6     3350  16188  17230  RISE       1
MODIN2_1/main_1                              macrocell47    4738  20926  17230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell47         0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for CyMASTER_CLK
******************************************
Clock: CyMASTER_CLK
Frequency: 57.51 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_216/q
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 24279p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between Clock_Trigger CLOCK_echo)   41667
- Setup time                                                                        -4230
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13158
-------------------------------------   ----- 
End-of-path arrival time (ps)           13158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell43         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_216/q                                        macrocell43     1250   1250  24279  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell5   6778   8028  24279  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell5   5130  13158  24279  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci         datapathcell6      0  13158  24279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock                datapathcell6       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 51.65 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13022304p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6190
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13172
-------------------------------------   ----- 
End-of-path arrival time (ps)           13172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q                      macrocell37     1250   1250  13022304  RISE       1
\UART:BUART:counter_load_not\/main_0           macrocell3      6279   7529  13022304  RISE       1
\UART:BUART:counter_load_not\/q                macrocell3      3350  10879  13022304  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2293  13172  13022304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1260\/q
Path End       : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 18955p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18482
-------------------------------------   ----- 
End-of-path arrival time (ps)           18482
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1260\/clock_0                                macrocell70         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1260\/q                                    macrocell70      1250   1250  18955  RISE       1
\QuadDec_L:Cnt16:CounterUDB:reload\/main_0                macrocell16      6125   7375  18955  RISE       1
\QuadDec_L:Cnt16:CounterUDB:reload\/q                     macrocell16      3350  10725  18955  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell9    2627  13352  18955  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell9    5130  18482  18955  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell10      0  18482  18955  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell10      0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_echo:R)
************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_US:Sync:ctrl_reg\/control_1
Path End       : MODIN2_1/main_1
Capture Clock  : MODIN2_1/clock_0
Path slack     : 17230p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20926
-------------------------------------   ----- 
End-of-path arrival time (ps)           20926
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_US:Sync:ctrl_reg\/busclk                       controlcell3        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_US:Sync:ctrl_reg\/control_1     controlcell3   2050   2050  17230  RISE       1
Net_130/main_2                               macrocell9     4851   6901  17230  RISE       1
Net_130/q                                    macrocell9     3350  10251  17230  RISE       1
\Timer_Echo:TimerUDB:capt_fifo_load\/main_0  macrocell6     2587  12838  17230  RISE       1
\Timer_Echo:TimerUDB:capt_fifo_load\/q       macrocell6     3350  16188  17230  RISE       1
MODIN2_1/main_1                              macrocell47    4738  20926  17230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell47         0      0  RISE       1


5.3::Critical Path Report for (Clock_Trigger:R vs. Clock_Trigger:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9984461p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -4230
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11309
-------------------------------------   ----- 
End-of-path arrival time (ps)           11309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  9984461  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  9984461  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  9984461  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2679   6179  9984461  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11309  9984461  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11309  9984461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell4       0      0  RISE       1


5.4::Critical Path Report for (Clock_Trigger:R vs. CLOCK_echo:R)
****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_216/q
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 24279p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between Clock_Trigger CLOCK_echo)   41667
- Setup time                                                                        -4230
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13158
-------------------------------------   ----- 
End-of-path arrival time (ps)           13158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell43         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_216/q                                        macrocell43     1250   1250  24279  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell5   6778   8028  24279  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell5   5130  13158  24279  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci         datapathcell6      0  13158  24279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock                datapathcell6       0      0  RISE       1


5.5::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13022304p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6190
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13172
-------------------------------------   ----- 
End-of-path arrival time (ps)           13172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q                      macrocell37     1250   1250  13022304  RISE       1
\UART:BUART:counter_load_not\/main_0           macrocell3      6279   7529  13022304  RISE       1
\UART:BUART:counter_load_not\/q                macrocell3      3350  10879  13022304  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2293  13172  13022304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1


5.6::Critical Path Report for (CLOCK_echo:R vs. CLOCK_echo:R)
*************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:timer_enable\/q
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 58809210p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -4230
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19894
-------------------------------------   ----- 
End-of-path arrival time (ps)           19894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/clock_0                 macrocell50         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:timer_enable\/q             macrocell50     1250   1250  58809210  RISE       1
\Timer_Echo:TimerUDB:trig_reg\/main_1            macrocell8      6334   7584  58809210  RISE       1
\Timer_Echo:TimerUDB:trig_reg\/q                 macrocell8      3350  10934  58809210  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell5   3830  14764  58809210  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell5   5130  19894  58809210  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci         datapathcell6      0  19894  58809210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock                datapathcell6       0      0  RISE       1


5.7::Critical Path Report for (Clock_Seconds:R vs. Clock_Seconds:R)
*******************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999999983858p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_Seconds:R#1 vs. Clock_Seconds:R#2)   1000000000000
- Setup time                                                       -4230
--------------------------------------------------------   ------------- 
End-of-path required time (ps)                              999999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11912
-------------------------------------   ----- 
End-of-path arrival time (ps)           11912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/clock           datapathcell15      0      0  RISE       1

Data path
pin name                                              model name      delay     AT         slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------------  ----  ------
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/z0         datapathcell15    760    760  999999983858  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell16      0    760  999999983858  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell16   2740   3500  999999983858  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell15   3282   6782  999999983858  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell15   5130  11912  999999983858  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/ci         datapathcell16      0  11912  999999983858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/clock           datapathcell16      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_US:Sync:ctrl_reg\/control_1
Path End       : MODIN2_1/main_1
Capture Clock  : MODIN2_1/clock_0
Path slack     : 17230p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20926
-------------------------------------   ----- 
End-of-path arrival time (ps)           20926
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_US:Sync:ctrl_reg\/busclk                       controlcell3        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_US:Sync:ctrl_reg\/control_1     controlcell3   2050   2050  17230  RISE       1
Net_130/main_2                               macrocell9     4851   6901  17230  RISE       1
Net_130/q                                    macrocell9     3350  10251  17230  RISE       1
\Timer_Echo:TimerUDB:capt_fifo_load\/main_0  macrocell6     2587  12838  17230  RISE       1
\Timer_Echo:TimerUDB:capt_fifo_load\/q       macrocell6     3350  16188  17230  RISE       1
MODIN2_1/main_1                              macrocell47    4738  20926  17230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell47         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_US:Sync:ctrl_reg\/control_1
Path End       : MODIN2_0/main_1
Capture Clock  : MODIN2_0/clock_0
Path slack     : 18145p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20012
-------------------------------------   ----- 
End-of-path arrival time (ps)           20012
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_US:Sync:ctrl_reg\/busclk                       controlcell3        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_US:Sync:ctrl_reg\/control_1     controlcell3   2050   2050  17230  RISE       1
Net_130/main_2                               macrocell9     4851   6901  17230  RISE       1
Net_130/q                                    macrocell9     3350  10251  17230  RISE       1
\Timer_Echo:TimerUDB:capt_fifo_load\/main_0  macrocell6     2587  12838  17230  RISE       1
\Timer_Echo:TimerUDB:capt_fifo_load\/q       macrocell6     3350  16188  17230  RISE       1
MODIN2_0/main_1                              macrocell48    3823  20012  18145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_US:Sync:ctrl_reg\/control_1
Path End       : \Timer_Echo:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \Timer_Echo:TimerUDB:capt_int_temp\/clock_0
Path slack     : 18145p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20012
-------------------------------------   ----- 
End-of-path arrival time (ps)           20012
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_US:Sync:ctrl_reg\/busclk                       controlcell3        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_US:Sync:ctrl_reg\/control_1     controlcell3   2050   2050  17230  RISE       1
Net_130/main_2                               macrocell9     4851   6901  17230  RISE       1
Net_130/q                                    macrocell9     3350  10251  17230  RISE       1
\Timer_Echo:TimerUDB:capt_fifo_load\/main_0  macrocell6     2587  12838  17230  RISE       1
\Timer_Echo:TimerUDB:capt_fifo_load\/q       macrocell6     3350  16188  17230  RISE       1
\Timer_Echo:TimerUDB:capt_int_temp\/main_1   macrocell49    3823  20012  18145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:capt_int_temp\/clock_0                macrocell49         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1260\/q
Path End       : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 18955p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18482
-------------------------------------   ----- 
End-of-path arrival time (ps)           18482
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1260\/clock_0                                macrocell70         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1260\/q                                    macrocell70      1250   1250  18955  RISE       1
\QuadDec_L:Cnt16:CounterUDB:reload\/main_0                macrocell16      6125   7375  18955  RISE       1
\QuadDec_L:Cnt16:CounterUDB:reload\/q                     macrocell16      3350  10725  18955  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell9    2627  13352  18955  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell9    5130  18482  18955  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell10      0  18482  18955  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell10      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_US:Sync:ctrl_reg\/control_1
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 19419p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3130
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19118
-------------------------------------   ----- 
End-of-path arrival time (ps)           19118
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_US:Sync:ctrl_reg\/busclk                       controlcell3        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_US:Sync:ctrl_reg\/control_1       controlcell3    2050   2050  17230  RISE       1
Net_130/main_2                                 macrocell9      4851   6901  17230  RISE       1
Net_130/q                                      macrocell9      3350  10251  17230  RISE       1
\Timer_Echo:TimerUDB:capt_fifo_load\/main_0    macrocell6      2587  12838  17230  RISE       1
\Timer_Echo:TimerUDB:capt_fifo_load\/q         macrocell6      3350  16188  17230  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell5   2930  19118  19419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock                datapathcell5       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_US:Sync:ctrl_reg\/control_1
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 19431p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3130
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19106
-------------------------------------   ----- 
End-of-path arrival time (ps)           19106
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_US:Sync:ctrl_reg\/busclk                       controlcell3        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_US:Sync:ctrl_reg\/control_1       controlcell3    2050   2050  17230  RISE       1
Net_130/main_2                                 macrocell9      4851   6901  17230  RISE       1
Net_130/q                                      macrocell9      3350  10251  17230  RISE       1
\Timer_Echo:TimerUDB:capt_fifo_load\/main_0    macrocell6      2587  12838  17230  RISE       1
\Timer_Echo:TimerUDB:capt_fifo_load\/q         macrocell6      3350  16188  17230  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell6   2917  19106  19431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock                datapathcell6       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1260\/q
Path End       : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 19480p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17957
-------------------------------------   ----- 
End-of-path arrival time (ps)           17957
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell82         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1260\/q                                    macrocell82      1250   1250  19480  RISE       1
\QuadDec_R:Cnt16:CounterUDB:reload\/main_0                macrocell23      5420   6670  19480  RISE       1
\QuadDec_R:Cnt16:CounterUDB:reload\/q                     macrocell23      3350  10020  19480  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell11   2806  12827  19480  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell11   5130  17957  19480  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell12      0  17957  19480  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell12      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 21193p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19974
-------------------------------------   ----- 
End-of-path arrival time (ps)           19974
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell9       0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell9     670    670  19375  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell10      0    670  19375  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell10   2720   3390  19375  RISE       1
\QuadDec_L:Cnt16:CounterUDB:status_2\/main_0            macrocell18      7006  10396  21193  RISE       1
\QuadDec_L:Cnt16:CounterUDB:status_2\/q                 macrocell18      3350  13746  21193  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell4     6228  19974  21193  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell4        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:error\/q
Path End       : \QuadDec_R:Net_1203\/main_5
Capture Clock  : \QuadDec_R:Net_1203\/clock_0
Path slack     : 21583p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16573
-------------------------------------   ----- 
End-of-path arrival time (ps)           16573
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:error\/clock_0                          macrocell83         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:error\/q       macrocell83   1250   1250  21583  RISE       1
\QuadDec_R:Net_1203_split\/main_4  macrocell1    8320   9570  21583  RISE       1
\QuadDec_R:Net_1203_split\/q       macrocell1    3350  12920  21583  RISE       1
\QuadDec_R:Net_1203\/main_5        macrocell81   3653  16573  21583  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1203\/clock_0                                macrocell81         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1260\/q
Path End       : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 22255p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13352
-------------------------------------   ----- 
End-of-path arrival time (ps)           13352
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1260\/clock_0                                macrocell70         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1260\/q                                    macrocell70     1250   1250  18955  RISE       1
\QuadDec_L:Cnt16:CounterUDB:reload\/main_0                macrocell16     6125   7375  18955  RISE       1
\QuadDec_L:Cnt16:CounterUDB:reload\/q                     macrocell16     3350  10725  18955  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell9   2627  13352  22255  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell9       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1260\/q
Path End       : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 22257p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13350
-------------------------------------   ----- 
End-of-path arrival time (ps)           13350
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1260\/clock_0                                macrocell70         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1260\/q                                    macrocell70      1250   1250  18955  RISE       1
\QuadDec_L:Cnt16:CounterUDB:reload\/main_0                macrocell16      6125   7375  18955  RISE       1
\QuadDec_L:Cnt16:CounterUDB:reload\/q                     macrocell16      3350  10725  18955  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell10   2625  13350  22257  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell10      0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1260\/q
Path End       : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 22780p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12827
-------------------------------------   ----- 
End-of-path arrival time (ps)           12827
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell82         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1260\/q                                    macrocell82      1250   1250  19480  RISE       1
\QuadDec_R:Cnt16:CounterUDB:reload\/main_0                macrocell23      5420   6670  19480  RISE       1
\QuadDec_R:Cnt16:CounterUDB:reload\/q                     macrocell23      3350  10020  19480  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell11   2806  12827  22780  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell11      0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1260\/q
Path End       : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 22794p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12813
-------------------------------------   ----- 
End-of-path arrival time (ps)           12813
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell82         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1260\/q                                    macrocell82      1250   1250  19480  RISE       1
\QuadDec_R:Cnt16:CounterUDB:reload\/main_0                macrocell23      5420   6670  19480  RISE       1
\QuadDec_R:Cnt16:CounterUDB:reload\/q                     macrocell23      3350  10020  19480  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell12   2792  12813  22794  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell12      0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Cnt16:CounterUDB:count_stored_i\/q
Path End       : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 23138p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12469
-------------------------------------   ----- 
End-of-path arrival time (ps)           12469
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:count_stored_i\/clock_0         macrocell68         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_L:Cnt16:CounterUDB:count_stored_i\/q             macrocell68      1250   1250  19842  RISE       1
\QuadDec_L:Cnt16:CounterUDB:count_enable\/main_1          macrocell20      5094   6344  19842  RISE       1
\QuadDec_L:Cnt16:CounterUDB:count_enable\/q               macrocell20      3350   9694  19842  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell10   2775  12469  23138  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell10      0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Cnt16:CounterUDB:count_stored_i\/q
Path End       : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 23142p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12464
-------------------------------------   ----- 
End-of-path arrival time (ps)           12464
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:count_stored_i\/clock_0         macrocell68         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_L:Cnt16:CounterUDB:count_stored_i\/q             macrocell68     1250   1250  19842  RISE       1
\QuadDec_L:Cnt16:CounterUDB:count_enable\/main_1          macrocell20     5094   6344  19842  RISE       1
\QuadDec_L:Cnt16:CounterUDB:count_enable\/q               macrocell20     3350   9694  19842  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell9   2771  12464  23142  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell9       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_216/q
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 24279p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between Clock_Trigger CLOCK_echo)   41667
- Setup time                                                                        -4230
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13158
-------------------------------------   ----- 
End-of-path arrival time (ps)           13158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell43         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_216/q                                        macrocell43     1250   1250  24279  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell5   6778   8028  24279  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell5   5130  13158  24279  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci         datapathcell6      0  13158  24279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock                datapathcell6       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:error\/q
Path End       : \QuadDec_R:Net_1251\/main_7
Capture Clock  : \QuadDec_R:Net_1251\/clock_0
Path slack     : 24626p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13530
-------------------------------------   ----- 
End-of-path arrival time (ps)           13530
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:error\/clock_0                          macrocell83         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:error\/q       macrocell83   1250   1250  21583  RISE       1
\QuadDec_R:Net_1251_split\/main_4  macrocell79   6638   7888  24626  RISE       1
\QuadDec_R:Net_1251_split\/q       macrocell79   3350  11238  24626  RISE       1
\QuadDec_R:Net_1251\/main_7        macrocell74   2293  13530  24626  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1251\/clock_0                                macrocell74         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1203\/q
Path End       : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 24972p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10635
-------------------------------------   ----- 
End-of-path arrival time (ps)           10635
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1203\/clock_0                                macrocell81         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1203\/q                                    macrocell81      1250   1250  21672  RISE       1
\QuadDec_R:Cnt16:CounterUDB:count_enable\/main_2          macrocell27      3224   4474  21672  RISE       1
\QuadDec_R:Cnt16:CounterUDB:count_enable\/q               macrocell27      3350   7824  21672  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell11   2811  10635  24972  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell11      0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1203\/q
Path End       : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 24987p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10619
-------------------------------------   ----- 
End-of-path arrival time (ps)           10619
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1203\/clock_0                                macrocell81         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1203\/q                                    macrocell81      1250   1250  21672  RISE       1
\QuadDec_R:Cnt16:CounterUDB:count_enable\/main_2          macrocell27      3224   4474  21672  RISE       1
\QuadDec_R:Cnt16:CounterUDB:count_enable\/q               macrocell27      3350   7824  21672  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell12   2796  10619  24987  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell12      0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 25242p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15925
-------------------------------------   ----- 
End-of-path arrival time (ps)           15925
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell9       0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell9     760    760  19042  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell10      0    760  19042  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell10   2740   3500  19042  RISE       1
\QuadDec_L:Cnt16:CounterUDB:status_3\/main_0            macrocell19      6178   9678  25242  RISE       1
\QuadDec_L:Cnt16:CounterUDB:status_3\/q                 macrocell19      3350  13028  25242  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell4     2896  15925  25242  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell4        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_US:Sync:ctrl_reg\/control_1
Path End       : \Timer_Echo:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \Timer_Echo:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 25313p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12844
-------------------------------------   ----- 
End-of-path arrival time (ps)           12844
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_US:Sync:ctrl_reg\/busclk                       controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_US:Sync:ctrl_reg\/control_1         controlcell3   2050   2050  17230  RISE       1
Net_130/main_2                                   macrocell9     4851   6901  17230  RISE       1
Net_130/q                                        macrocell9     3350  10251  17230  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/main_3  macrocell53    2593  12844  25313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/clock_0           macrocell53         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_US:Sync:ctrl_reg\/control_1
Path End       : \Timer_Echo:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \Timer_Echo:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 25313p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12844
-------------------------------------   ----- 
End-of-path arrival time (ps)           12844
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_US:Sync:ctrl_reg\/busclk                       controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_US:Sync:ctrl_reg\/control_1         controlcell3   2050   2050  17230  RISE       1
Net_130/main_2                                   macrocell9     4851   6901  17230  RISE       1
Net_130/q                                        macrocell9     3350  10251  17230  RISE       1
\Timer_Echo:TimerUDB:trig_fall_detected\/main_3  macrocell54    2593  12844  25313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_fall_detected\/clock_0           macrocell54         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:error\/q
Path End       : \QuadDec_L:Net_1203\/main_5
Capture Clock  : \QuadDec_L:Net_1203\/clock_0
Path slack     : 25402p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12754
-------------------------------------   ----- 
End-of-path arrival time (ps)           12754
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:error\/clock_0                          macrocell71         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:error\/q       macrocell71   1250   1250  25402  RISE       1
\QuadDec_L:Net_1203_split\/main_4  macrocell67   5244   6494  25402  RISE       1
\QuadDec_L:Net_1203_split\/q       macrocell67   3350   9844  25402  RISE       1
\QuadDec_L:Net_1203\/main_5        macrocell69   2910  12754  25402  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1203\/clock_0                                macrocell69         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:error\/q
Path End       : \QuadDec_L:Net_1251\/main_7
Capture Clock  : \QuadDec_L:Net_1251\/clock_0
Path slack     : 25437p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12720
-------------------------------------   ----- 
End-of-path arrival time (ps)           12720
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:error\/clock_0                          macrocell71         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:error\/q       macrocell71   1250   1250  25402  RISE       1
\QuadDec_L:Net_1251_split\/main_4  macrocell52   5211   6461  25437  RISE       1
\QuadDec_L:Net_1251_split\/q       macrocell52   3350   9811  25437  RISE       1
\QuadDec_L:Net_1251\/main_7        macrocell62   2909  12720  25437  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1251\/clock_0                                macrocell62         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 25905p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11531
-------------------------------------   ----- 
End-of-path arrival time (ps)           11531
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell13    760    760  25905  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell14      0    760  25905  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell14   2740   3500  25905  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell13   2901   6401  25905  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell13   5130  11531  25905  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell14      0  11531  25905  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell14      0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:runmode_enable\/q
Path End       : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 26052p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11385
-------------------------------------   ----- 
End-of-path arrival time (ps)           11385
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:runmode_enable\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:runmode_enable\/q         macrocell55     1250   1250  26052  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell7   5005   6255  26052  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11385  26052  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11385  26052  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell8       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb
Path End       : \Timer_Echo:TimerUDB:timer_enable\/main_1
Capture Clock  : \Timer_Echo:TimerUDB:timer_enable\/clock_0
Path slack     : 26119p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12038
-------------------------------------   ----- 
End-of-path arrival time (ps)           12038
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/busclk                datapathcell6       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb  datapathcell6   4020   4020  26119  RISE       1
\Timer_Echo:TimerUDB:rstSts:stsreg\/status_2            statusicell2    2295   6315  26119  RISE       1
\Timer_Echo:TimerUDB:rstSts:stsreg\/interrupt           statusicell2    2460   8775  26119  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/main_1               macrocell50     3262  12038  26119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/clock_0                 macrocell50         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1251\/q
Path End       : \QuadDec_L:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_L:bQuadDec:Stsreg\/clock
Path slack     : 26122p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15044
-------------------------------------   ----- 
End-of-path arrival time (ps)           15044
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1251\/clock_0                                macrocell62         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1251\/q                macrocell62    1250   1250  24088  RISE       1
\QuadDec_L:Net_530\/main_1            macrocell21    8119   9369  26122  RISE       1
\QuadDec_L:Net_530\/q                 macrocell21    3350  12719  26122  RISE       1
\QuadDec_L:bQuadDec:Stsreg\/status_0  statusicell5   2326  15044  26122  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:Stsreg\/clock                           statusicell5        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb
Path End       : \Timer_Echo:TimerUDB:trig_disable\/main_1
Capture Clock  : \Timer_Echo:TimerUDB:trig_disable\/clock_0
Path slack     : 26160p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11996
-------------------------------------   ----- 
End-of-path arrival time (ps)           11996
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/busclk                datapathcell6       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb  datapathcell6   4020   4020  26119  RISE       1
\Timer_Echo:TimerUDB:rstSts:stsreg\/status_2            statusicell2    2295   6315  26119  RISE       1
\Timer_Echo:TimerUDB:rstSts:stsreg\/interrupt           statusicell2    2460   8775  26119  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/main_1               macrocell51     3221  11996  26160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Motor_L:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Motor_L:PWMUDB:genblk8:stsreg\/clock
Path slack     : 26663p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14504
-------------------------------------   ----- 
End-of-path arrival time (ps)           14504
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  26513  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  26513  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  26513  RISE       1
\PWM_Motor_L:PWMUDB:status_2\/main_1          macrocell15     3976   7476  26663  RISE       1
\PWM_Motor_L:PWMUDB:status_2\/q               macrocell15     3350  10826  26663  RISE       1
\PWM_Motor_L:PWMUDB:genblk8:stsreg\/status_2  statusicell3    3678  14504  26663  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:genblk8:stsreg\/clock                   statusicell3        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1251\/q
Path End       : \QuadDec_L:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_L:bQuadDec:Stsreg\/clock
Path slack     : 26670p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14496
-------------------------------------   ----- 
End-of-path arrival time (ps)           14496
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1251\/clock_0                                macrocell62         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1251\/q                macrocell62    1250   1250  24088  RISE       1
\QuadDec_L:Net_611\/main_1            macrocell22    7567   8817  26670  RISE       1
\QuadDec_L:Net_611\/q                 macrocell22    3350  12167  26670  RISE       1
\QuadDec_L:bQuadDec:Stsreg\/status_1  statusicell5   2329  14496  26670  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:Stsreg\/clock                           statusicell5        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1251\/q
Path End       : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 26839p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8767
-------------------------------------   ---- 
End-of-path arrival time (ps)           8767
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1251\/clock_0                                macrocell62         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1251\/q                                    macrocell62      1250   1250  24088  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell10   7517   8767  26839  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell10      0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 27248p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13919
-------------------------------------   ----- 
End-of-path arrival time (ps)           13919
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell11      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell11    760    760  20357  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell12      0    760  20357  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell12   2740   3500  20357  RISE       1
\QuadDec_R:Cnt16:CounterUDB:status_3\/main_0            macrocell26      3395   6895  27248  RISE       1
\QuadDec_R:Cnt16:CounterUDB:status_3\/q                 macrocell26      3350  10245  27248  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell6     3674  13919  27248  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell6        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1251\/q
Path End       : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 27388p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8219
-------------------------------------   ---- 
End-of-path arrival time (ps)           8219
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1251\/clock_0                                macrocell62         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1251\/q                                    macrocell62     1250   1250  24088  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell9   6969   8219  27388  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell9       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 27493p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10663
-------------------------------------   ----- 
End-of-path arrival time (ps)           10663
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell9       0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell9     760    760  19042  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell10      0    760  19042  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell10   2740   3500  19042  RISE       1
\QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell64      7163  10663  27493  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\/clock_0        macrocell64         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_216/q
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 27579p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between Clock_Trigger CLOCK_echo)   41667
- Setup time                                                                        -6060
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8028
-------------------------------------   ---- 
End-of-path arrival time (ps)           8028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell43         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_216/q                                        macrocell43     1250   1250  24279  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell5   6778   8028  27579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock                datapathcell5       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:error\/q
Path End       : \QuadDec_R:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_R:bQuadDec:state_0\/clock_0
Path slack     : 27627p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10529
-------------------------------------   ----- 
End-of-path arrival time (ps)           10529
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:error\/clock_0                          macrocell83         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:error\/q         macrocell83   1250   1250  21583  RISE       1
\QuadDec_R:bQuadDec:state_0\/main_3  macrocell85   9279  10529  27627  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_0\/clock_0                        macrocell85         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 27684p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13483
-------------------------------------   ----- 
End-of-path arrival time (ps)           13483
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell11      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell11    670    670  20466  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell12      0    670  20466  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell12   2720   3390  20466  RISE       1
\QuadDec_R:Cnt16:CounterUDB:status_2\/main_0            macrocell25      4425   7815  27684  RISE       1
\QuadDec_R:Cnt16:CounterUDB:status_2\/q                 macrocell25      3350  11165  27684  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell6     2318  13483  27684  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell6        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 27745p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10411
-------------------------------------   ----- 
End-of-path arrival time (ps)           10411
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell9       0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell9     670    670  19375  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell10      0    670  19375  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell10   2720   3390  19375  RISE       1
\QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell63      7021  10411  27745  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\/clock_0         macrocell63         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:error\/q
Path End       : \QuadDec_R:Net_1260\/main_1
Capture Clock  : \QuadDec_R:Net_1260\/clock_0
Path slack     : 27887p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10270
-------------------------------------   ----- 
End-of-path arrival time (ps)           10270
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:error\/clock_0                          macrocell83         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:error\/q  macrocell83   1250   1250  21583  RISE       1
\QuadDec_R:Net_1260\/main_1   macrocell82   9020  10270  27887  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell82         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_216/q
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 27990p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between Clock_Trigger CLOCK_echo)   41667
- Setup time                                                                        -6060
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7616
-------------------------------------   ---- 
End-of-path arrival time (ps)           7616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell43         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_216/q                                        macrocell43     1250   1250  24279  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell6   6366   7616  27990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock                datapathcell6       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_216/q
Path End       : MODIN2_1/main_0
Capture Clock  : MODIN2_1/clock_0
Path slack     : 28036p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between Clock_Trigger CLOCK_echo)   41667
- Setup time                                                                        -3510
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10121
-------------------------------------   ----- 
End-of-path arrival time (ps)           10121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell43         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_216/q        macrocell43   1250   1250  24279  RISE       1
MODIN2_1/main_0  macrocell47   8871  10121  28036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell47         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_L:Net_1275\/main_0
Capture Clock  : \QuadDec_L:Net_1275\/clock_0
Path slack     : 28048p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10109
-------------------------------------   ----- 
End-of-path arrival time (ps)           10109
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell9       0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell9     760    760  19042  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell10      0    760  19042  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell10   2740   3500  19042  RISE       1
\QuadDec_L:Net_1275\/main_0                             macrocell65      6609  10109  28048  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1275\/clock_0                                macrocell65         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_216/q
Path End       : \Timer_Echo:TimerUDB:timer_enable\/main_0
Capture Clock  : \Timer_Echo:TimerUDB:timer_enable\/clock_0
Path slack     : 28660p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between Clock_Trigger CLOCK_echo)   41667
- Setup time                                                                        -3510
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9496
-------------------------------------   ---- 
End-of-path arrival time (ps)           9496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell43         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_216/q                                  macrocell43   1250   1250  24279  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/main_0  macrocell50   8246   9496  28660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/clock_0                 macrocell50         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_216/q
Path End       : \Timer_Echo:TimerUDB:trig_disable\/main_0
Capture Clock  : \Timer_Echo:TimerUDB:trig_disable\/clock_0
Path slack     : 28665p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between Clock_Trigger CLOCK_echo)   41667
- Setup time                                                                        -3510
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9491
-------------------------------------   ---- 
End-of-path arrival time (ps)           9491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell43         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_216/q                                  macrocell43   1250   1250  24279  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/main_0  macrocell51   8241   9491  28665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 28666p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12500
-------------------------------------   ----- 
End-of-path arrival time (ps)           12500
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell11      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell11   1370   1370  28666  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell12      0   1370  28666  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell12   2260   3630  28666  RISE       1
\QuadDec_R:Cnt16:CounterUDB:status_0\/main_0             macrocell24      3206   6836  28666  RISE       1
\QuadDec_R:Cnt16:CounterUDB:status_0\/q                  macrocell24      3350  10186  28666  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell6     2314  12500  28666  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell6        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:error\/q
Path End       : \QuadDec_R:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_R:bQuadDec:state_1\/clock_0
Path slack     : 28803p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9354
-------------------------------------   ---- 
End-of-path arrival time (ps)           9354
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:error\/clock_0                          macrocell83         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:error\/q         macrocell83   1250   1250  21583  RISE       1
\QuadDec_R:bQuadDec:state_1\/main_3  macrocell84   8104   9354  28803  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_1\/clock_0                        macrocell84         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:runmode_enable\/q
Path End       : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 28942p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6665
-------------------------------------   ---- 
End-of-path arrival time (ps)           6665
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:runmode_enable\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:runmode_enable\/q         macrocell55     1250   1250  26052  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell8   5415   6665  28942  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell8       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_216/q
Path End       : MODIN2_0/main_0
Capture Clock  : MODIN2_0/clock_0
Path slack     : 28952p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between Clock_Trigger CLOCK_echo)   41667
- Setup time                                                                        -3510
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9205
-------------------------------------   ---- 
End-of-path arrival time (ps)           9205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell43         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_216/q        macrocell43   1250   1250  24279  RISE       1
MODIN2_0/main_0  macrocell48   7955   9205  28952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_216/q
Path End       : \Timer_Echo:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \Timer_Echo:TimerUDB:capt_int_temp\/clock_0
Path slack     : 28952p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between Clock_Trigger CLOCK_echo)   41667
- Setup time                                                                        -3510
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9205
-------------------------------------   ---- 
End-of-path arrival time (ps)           9205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell43         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_216/q                                   macrocell43   1250   1250  24279  RISE       1
\Timer_Echo:TimerUDB:capt_int_temp\/main_0  macrocell49   7955   9205  28952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:capt_int_temp\/clock_0                macrocell49         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Motor_R:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Motor_R:PWMUDB:genblk8:stsreg\/clock
Path slack     : 29085p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12082
-------------------------------------   ----- 
End-of-path arrival time (ps)           12082
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell13    760    760  25905  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell14      0    760  25905  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell14   2740   3500  25905  RISE       1
\PWM_Motor_R:PWMUDB:status_2\/main_1          macrocell30      2919   6419  29085  RISE       1
\PWM_Motor_R:PWMUDB:status_2\/q               macrocell30      3350   9769  29085  RISE       1
\PWM_Motor_R:PWMUDB:genblk8:stsreg\/status_2  statusicell8     2313  12082  29085  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:genblk8:stsreg\/clock                   statusicell8        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 29204p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell13    760    760  25905  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell14      0    760  25905  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell14   2740   3500  25905  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell14   2903   6403  29204  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell14      0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 29205p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6401
-------------------------------------   ---- 
End-of-path arrival time (ps)           6401
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell13    760    760  25905  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell14      0    760  25905  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell14   2740   3500  25905  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell13   2901   6401  29205  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell13      0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:state_0\/q
Path End       : \QuadDec_L:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_L:bQuadDec:error\/clock_0
Path slack     : 29254p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8902
-------------------------------------   ---- 
End-of-path arrival time (ps)           8902
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_0\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:state_0\/q     macrocell73   1250   1250  25543  RISE       1
\QuadDec_L:bQuadDec:error\/main_5  macrocell71   7652   8902  29254  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:error\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 29255p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11912
-------------------------------------   ----- 
End-of-path arrival time (ps)           11912
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell9       0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell9    1370   1370  29255  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell10      0   1370  29255  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell10   2260   3630  29255  RISE       1
\QuadDec_L:Cnt16:CounterUDB:status_0\/main_0             macrocell17      2605   6235  29255  RISE       1
\QuadDec_L:Cnt16:CounterUDB:status_0\/q                  macrocell17      3350   9585  29255  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell4     2327  11912  29255  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell4        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:error\/q
Path End       : \QuadDec_L:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_L:bQuadDec:state_0\/clock_0
Path slack     : 29343p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8814
-------------------------------------   ---- 
End-of-path arrival time (ps)           8814
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:error\/clock_0                          macrocell71         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:error\/q         macrocell71   1250   1250  25402  RISE       1
\QuadDec_L:bQuadDec:state_0\/main_3  macrocell73   7564   8814  29343  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_0\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:runmode_enable\/q
Path End       : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 29352p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6255
-------------------------------------   ---- 
End-of-path arrival time (ps)           6255
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:runmode_enable\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:runmode_enable\/q         macrocell55     1250   1250  26052  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell7   5005   6255  29352  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 29621p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8536
-------------------------------------   ---- 
End-of-path arrival time (ps)           8536
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell11      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell11    670    670  20466  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell12      0    670  20466  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell12   2720   3390  20466  RISE       1
\QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell75      5146   8536  29621  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\/clock_0         macrocell75         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_R:Net_1275\/main_1
Capture Clock  : \QuadDec_R:Net_1275\/clock_0
Path slack     : 29634p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8522
-------------------------------------   ---- 
End-of-path arrival time (ps)           8522
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell11      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell11    670    670  20466  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell12      0    670  20466  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell12   2720   3390  20466  RISE       1
\QuadDec_R:Net_1275\/main_1                             macrocell77      5132   8522  29634  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1275\/clock_0                                macrocell77         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 29808p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5799
-------------------------------------   ---- 
End-of-path arrival time (ps)           5799
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  26513  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  26513  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  26513  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell8   2299   5799  29808  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell8       0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 29813p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5794
-------------------------------------   ---- 
End-of-path arrival time (ps)           5794
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  26513  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  26513  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  26513  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2294   5794  29813  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1260\/q
Path End       : \QuadDec_R:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_R:bQuadDec:error\/clock_0
Path slack     : 29942p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8215
-------------------------------------   ---- 
End-of-path arrival time (ps)           8215
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell82         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1260\/q             macrocell82   1250   1250  19480  RISE       1
\QuadDec_R:bQuadDec:error\/main_0  macrocell83   6965   8215  29942  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:error\/clock_0                          macrocell83         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1251\/q
Path End       : \QuadDec_R:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_R:bQuadDec:Stsreg\/clock
Path slack     : 29970p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11197
-------------------------------------   ----- 
End-of-path arrival time (ps)           11197
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1251\/clock_0                                macrocell74         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1251\/q                macrocell74    1250   1250  27671  RISE       1
\QuadDec_R:Net_611\/main_1            macrocell29    4284   5534  29970  RISE       1
\QuadDec_R:Net_611\/q                 macrocell29    3350   8884  29970  RISE       1
\QuadDec_R:bQuadDec:Stsreg\/status_1  statusicell7   2313  11197  29970  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:Stsreg\/clock                           statusicell7        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:state_0\/q
Path End       : \QuadDec_L:Net_1251\/main_6
Capture Clock  : \QuadDec_L:Net_1251\/clock_0
Path slack     : 30179p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7977
-------------------------------------   ---- 
End-of-path arrival time (ps)           7977
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_0\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:state_0\/q  macrocell73   1250   1250  25543  RISE       1
\QuadDec_L:Net_1251\/main_6     macrocell62   6727   7977  30179  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1251\/clock_0                                macrocell62         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:state_0\/q
Path End       : \QuadDec_L:Net_1203\/main_4
Capture Clock  : \QuadDec_L:Net_1203\/clock_0
Path slack     : 30189p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7967
-------------------------------------   ---- 
End-of-path arrival time (ps)           7967
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_0\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:state_0\/q  macrocell73   1250   1250  25543  RISE       1
\QuadDec_L:Net_1203\/main_4     macrocell69   6717   7967  30189  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1203\/clock_0                                macrocell69         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:error\/q
Path End       : \QuadDec_R:Net_1251\/main_4
Capture Clock  : \QuadDec_R:Net_1251\/clock_0
Path slack     : 30211p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7946
-------------------------------------   ---- 
End-of-path arrival time (ps)           7946
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:error\/clock_0                          macrocell83         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:error\/q  macrocell83   1250   1250  21583  RISE       1
\QuadDec_R:Net_1251\/main_4   macrocell74   6696   7946  30211  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1251\/clock_0                                macrocell74         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1251\/q
Path End       : \QuadDec_R:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_R:bQuadDec:Stsreg\/clock
Path slack     : 30268p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10899
-------------------------------------   ----- 
End-of-path arrival time (ps)           10899
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1251\/clock_0                                macrocell74         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1251\/q                macrocell74    1250   1250  27671  RISE       1
\QuadDec_R:Net_530\/main_1            macrocell28    3991   5241  30268  RISE       1
\QuadDec_R:Net_530\/q                 macrocell28    3350   8591  30268  RISE       1
\QuadDec_R:bQuadDec:Stsreg\/status_0  statusicell7   2308  10899  30268  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:Stsreg\/clock                           statusicell7        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:state_1\/q
Path End       : \QuadDec_L:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_L:bQuadDec:error\/clock_0
Path slack     : 30308p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7849
-------------------------------------   ---- 
End-of-path arrival time (ps)           7849
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_1\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:state_1\/q     macrocell72   1250   1250  26443  RISE       1
\QuadDec_L:bQuadDec:error\/main_4  macrocell71   6599   7849  30308  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:error\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_L:Net_1275\/main_1
Capture Clock  : \QuadDec_L:Net_1275\/clock_0
Path slack     : 30346p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7811
-------------------------------------   ---- 
End-of-path arrival time (ps)           7811
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell9       0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell9     670    670  19375  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell10      0    670  19375  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell10   2720   3390  19375  RISE       1
\QuadDec_L:Net_1275\/main_1                             macrocell65      4421   7811  30346  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1275\/clock_0                                macrocell65         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:state_1\/q
Path End       : \QuadDec_R:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_R:bQuadDec:error\/clock_0
Path slack     : 30377p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7780
-------------------------------------   ---- 
End-of-path arrival time (ps)           7780
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_1\/clock_0                        macrocell84         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:state_1\/q     macrocell84   1250   1250  25106  RISE       1
\QuadDec_R:bQuadDec:error\/main_4  macrocell83   6530   7780  30377  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:error\/clock_0                          macrocell83         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:runmode_enable\/q
Path End       : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 30462p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5144
-------------------------------------   ---- 
End-of-path arrival time (ps)           5144
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:runmode_enable\/clock_0                 macrocell86         0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:runmode_enable\/q         macrocell86      1250   1250  27162  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell13   3894   5144  30462  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell13      0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:runmode_enable\/q
Path End       : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 30464p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5143
-------------------------------------   ---- 
End-of-path arrival time (ps)           5143
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:runmode_enable\/clock_0                 macrocell86         0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:runmode_enable\/q         macrocell86      1250   1250  27162  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell14   3893   5143  30464  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell14      0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_R:Net_1275\/main_0
Capture Clock  : \QuadDec_R:Net_1275\/clock_0
Path slack     : 30541p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7616
-------------------------------------   ---- 
End-of-path arrival time (ps)           7616
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell11      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell11    760    760  20357  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell12      0    760  20357  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell12   2740   3500  20357  RISE       1
\QuadDec_R:Net_1275\/main_0                             macrocell77      4116   7616  30541  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1275\/clock_0                                macrocell77         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_L:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_L:bQuadDec:state_0\/clock_0
Path slack     : 30592p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7565
-------------------------------------   ---- 
End-of-path arrival time (ps)           7565
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:quad_A_filt\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:quad_A_filt\/q   macrocell32   1250   1250  25956  RISE       1
\QuadDec_L:bQuadDec:state_0\/main_1  macrocell73   6315   7565  30592  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_0\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:state_0\/q
Path End       : \QuadDec_R:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_R:bQuadDec:error\/clock_0
Path slack     : 30598p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7559
-------------------------------------   ---- 
End-of-path arrival time (ps)           7559
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_0\/clock_0                        macrocell85         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:state_0\/q     macrocell85   1250   1250  26769  RISE       1
\QuadDec_R:bQuadDec:error\/main_5  macrocell83   6309   7559  30598  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:error\/clock_0                          macrocell83         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_R:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_R:bQuadDec:state_0\/clock_0
Path slack     : 30711p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7445
-------------------------------------   ---- 
End-of-path arrival time (ps)           7445
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:quad_A_filt\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:quad_A_filt\/q   macrocell34   1250   1250  24266  RISE       1
\QuadDec_R:bQuadDec:state_0\/main_1  macrocell85   6195   7445  30711  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_0\/clock_0                        macrocell85         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:error\/q
Path End       : \QuadDec_L:Net_1260\/main_1
Capture Clock  : \QuadDec_L:Net_1260\/clock_0
Path slack     : 30732p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7424
-------------------------------------   ---- 
End-of-path arrival time (ps)           7424
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:error\/clock_0                          macrocell71         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:error\/q  macrocell71   1250   1250  25402  RISE       1
\QuadDec_L:Net_1260\/main_1   macrocell70   6174   7424  30732  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1260\/clock_0                                macrocell70         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1260\/q
Path End       : \QuadDec_R:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_R:bQuadDec:state_1\/clock_0
Path slack     : 30781p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7376
-------------------------------------   ---- 
End-of-path arrival time (ps)           7376
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell82         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1260\/q               macrocell82   1250   1250  19480  RISE       1
\QuadDec_R:bQuadDec:state_1\/main_0  macrocell84   6126   7376  30781  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_1\/clock_0                        macrocell84         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_L:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_L:bQuadDec:error\/clock_0
Path slack     : 30818p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7338
-------------------------------------   ---- 
End-of-path arrival time (ps)           7338
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:quad_B_filt\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:quad_B_filt\/q  macrocell33   1250   1250  26648  RISE       1
\QuadDec_L:bQuadDec:error\/main_2   macrocell71   6088   7338  30818  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:error\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_L:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_L:bQuadDec:state_0\/clock_0
Path slack     : 30845p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7311
-------------------------------------   ---- 
End-of-path arrival time (ps)           7311
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:quad_B_filt\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:quad_B_filt\/q   macrocell33   1250   1250  26648  RISE       1
\QuadDec_L:bQuadDec:state_0\/main_2  macrocell73   6061   7311  30845  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_0\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:runmode_enable\/q
Path End       : Net_418/main_0
Capture Clock  : Net_418/clock_0
Path slack     : 30942p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7215
-------------------------------------   ---- 
End-of-path arrival time (ps)           7215
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:runmode_enable\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:runmode_enable\/q  macrocell55   1250   1250  26052  RISE       1
Net_418/main_0                         macrocell61   5965   7215  30942  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_418/clock_0                                             macrocell61         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1251\/q
Path End       : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 30971p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1251\/clock_0                                macrocell74         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1251\/q                                    macrocell74      1250   1250  27671  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell11   3386   4636  30971  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell11      0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1251\/q
Path End       : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 30971p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1251\/clock_0                                macrocell74         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1251\/q                                    macrocell74      1250   1250  27671  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell12   3385   4635  30971  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell12      0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1260\/q
Path End       : \QuadDec_L:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_L:bQuadDec:error\/clock_0
Path slack     : 31035p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7122
-------------------------------------   ---- 
End-of-path arrival time (ps)           7122
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1260\/clock_0                                macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1260\/q             macrocell70   1250   1250  18955  RISE       1
\QuadDec_L:bQuadDec:error\/main_0  macrocell71   5872   7122  31035  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:error\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_690/main_1
Capture Clock  : Net_690/clock_0
Path slack     : 31192p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6964
-------------------------------------   ---- 
End-of-path arrival time (ps)           6964
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell13   1600   1600  31192  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell14      0   1600  31192  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell14   2270   3870  31192  RISE       1
Net_690/main_1                               macrocell92      3094   6964  31192  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_690/clock_0                                             macrocell92         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM_Motor_R:PWMUDB:status_1\/main_1
Capture Clock  : \PWM_Motor_R:PWMUDB:status_1\/clock_0
Path slack     : 31204p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6953
-------------------------------------   ---- 
End-of-path arrival time (ps)           6953
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell13   1600   1600  31192  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell14      0   1600  31192  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell14   2270   3870  31192  RISE       1
\PWM_Motor_R:PWMUDB:status_1\/main_1         macrocell90      3083   6953  31204  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:status_1\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:state_1\/q
Path End       : \QuadDec_L:Net_1251\/main_5
Capture Clock  : \QuadDec_L:Net_1251\/clock_0
Path slack     : 31233p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6924
-------------------------------------   ---- 
End-of-path arrival time (ps)           6924
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_1\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:state_1\/q  macrocell72   1250   1250  26443  RISE       1
\QuadDec_L:Net_1251\/main_5     macrocell62   5674   6924  31233  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1251\/clock_0                                macrocell62         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:state_0\/q
Path End       : \QuadDec_L:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_L:bQuadDec:state_1\/clock_0
Path slack     : 31249p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6908
-------------------------------------   ---- 
End-of-path arrival time (ps)           6908
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_0\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:state_0\/q       macrocell73   1250   1250  25543  RISE       1
\QuadDec_L:bQuadDec:state_1\/main_5  macrocell72   5658   6908  31249  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_1\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_US:Sync:ctrl_reg\/control_1
Path End       : \Timer_Echo:TimerUDB:capture_last\/main_2
Capture Clock  : \Timer_Echo:TimerUDB:capture_last\/clock_0
Path slack     : 31256p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6901
-------------------------------------   ---- 
End-of-path arrival time (ps)           6901
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_US:Sync:ctrl_reg\/busclk                       controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_US:Sync:ctrl_reg\/control_1   controlcell3   2050   2050  17230  RISE       1
\Timer_Echo:TimerUDB:capture_last\/main_2  macrocell45    4851   6901  31256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:capture_last\/clock_0                 macrocell45         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 31271p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6886
-------------------------------------   ---- 
End-of-path arrival time (ps)           6886
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell11      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell11    760    760  20357  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell12      0    760  20357  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell12   2740   3500  20357  RISE       1
\QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell76      3386   6886  31271  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\/clock_0        macrocell76         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Motor_L:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Motor_L:PWMUDB:status_0\/clock_0
Path slack     : 31275p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6882
-------------------------------------   ---- 
End-of-path arrival time (ps)           6882
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  31275  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  31275  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  31275  RISE       1
\PWM_Motor_L:PWMUDB:status_0\/main_1         macrocell58     3132   6882  31275  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:status_0\/clock_0                       macrocell58         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_419/main_1
Capture Clock  : Net_419/clock_0
Path slack     : 31279p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6878
-------------------------------------   ---- 
End-of-path arrival time (ps)           6878
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  31275  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  31275  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  31275  RISE       1
Net_419/main_1                               macrocell60     3128   6878  31279  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_419/clock_0                                             macrocell60         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:state_1\/q
Path End       : \QuadDec_R:Net_1203\/main_3
Capture Clock  : \QuadDec_R:Net_1203\/clock_0
Path slack     : 31281p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6876
-------------------------------------   ---- 
End-of-path arrival time (ps)           6876
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_1\/clock_0                        macrocell84         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:state_1\/q  macrocell84   1250   1250  25106  RISE       1
\QuadDec_R:Net_1203\/main_3     macrocell81   5626   6876  31281  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1203\/clock_0                                macrocell81         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_R:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 31302p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6854
-------------------------------------   ---- 
End-of-path arrival time (ps)           6854
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell11      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell11   1370   1370  28666  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell12      0   1370  28666  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell12   2260   3630  28666  RISE       1
\QuadDec_R:Cnt16:CounterUDB:prevCompare\/main_0          macrocell78      3224   6854  31302  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:prevCompare\/clock_0            macrocell78         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:state_1\/q
Path End       : \QuadDec_L:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_L:bQuadDec:state_0\/clock_0
Path slack     : 31309p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6848
-------------------------------------   ---- 
End-of-path arrival time (ps)           6848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_1\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:state_1\/q       macrocell72   1250   1250  26443  RISE       1
\QuadDec_L:bQuadDec:state_0\/main_4  macrocell73   5598   6848  31309  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_0\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM_Motor_R:PWMUDB:prevCompare2\/main_0
Capture Clock  : \PWM_Motor_R:PWMUDB:prevCompare2\/clock_0
Path slack     : 31342p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6815
-------------------------------------   ---- 
End-of-path arrival time (ps)           6815
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell13   1600   1600  31192  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell14      0   1600  31192  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell14   2270   3870  31192  RISE       1
\PWM_Motor_R:PWMUDB:prevCompare2\/main_0     macrocell88      2945   6815  31342  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:prevCompare2\/clock_0                   macrocell88         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM_Motor_L:PWMUDB:prevCompare2\/main_0
Capture Clock  : \PWM_Motor_L:PWMUDB:prevCompare2\/clock_0
Path slack     : 31378p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6779
-------------------------------------   ---- 
End-of-path arrival time (ps)           6779
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell7   1600   1600  31378  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell8      0   1600  31378  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell8   2270   3870  31378  RISE       1
\PWM_Motor_L:PWMUDB:prevCompare2\/main_0     macrocell57     2909   6779  31378  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:prevCompare2\/clock_0                   macrocell57         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:error\/q
Path End       : \QuadDec_L:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_L:bQuadDec:state_1\/clock_0
Path slack     : 31386p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6770
-------------------------------------   ---- 
End-of-path arrival time (ps)           6770
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:error\/clock_0                          macrocell71         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:error\/q         macrocell71   1250   1250  25402  RISE       1
\QuadDec_L:bQuadDec:state_1\/main_3  macrocell72   5520   6770  31386  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_1\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_418/main_1
Capture Clock  : Net_418/clock_0
Path slack     : 31387p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6769
-------------------------------------   ---- 
End-of-path arrival time (ps)           6769
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell7   1600   1600  31378  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell8      0   1600  31378  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell8   2270   3870  31378  RISE       1
Net_418/main_1                               macrocell61     2899   6769  31387  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_418/clock_0                                             macrocell61         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM_Motor_L:PWMUDB:status_1\/main_1
Capture Clock  : \PWM_Motor_L:PWMUDB:status_1\/clock_0
Path slack     : 31389p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6767
-------------------------------------   ---- 
End-of-path arrival time (ps)           6767
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell7   1600   1600  31378  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell8      0   1600  31378  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell8   2270   3870  31378  RISE       1
\PWM_Motor_L:PWMUDB:status_1\/main_1         macrocell59     2897   6767  31389  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:status_1\/clock_0                       macrocell59         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Motor_L:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Motor_L:PWMUDB:prevCompare1\/clock_0
Path slack     : 31439p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6717
-------------------------------------   ---- 
End-of-path arrival time (ps)           6717
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  31275  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  31275  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  31275  RISE       1
\PWM_Motor_L:PWMUDB:prevCompare1\/main_0     macrocell56     2967   6717  31439  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:prevCompare1\/clock_0                   macrocell56         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:state_0\/q
Path End       : \QuadDec_R:Net_1251\/main_6
Capture Clock  : \QuadDec_R:Net_1251\/clock_0
Path slack     : 31470p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6687
-------------------------------------   ---- 
End-of-path arrival time (ps)           6687
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_0\/clock_0                        macrocell85         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:state_0\/q  macrocell85   1250   1250  26769  RISE       1
\QuadDec_R:Net_1251\/main_6     macrocell74   5437   6687  31470  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1251\/clock_0                                macrocell74         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:state_0\/q
Path End       : \QuadDec_R:Net_1203\/main_4
Capture Clock  : \QuadDec_R:Net_1203\/clock_0
Path slack     : 31495p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6661
-------------------------------------   ---- 
End-of-path arrival time (ps)           6661
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_0\/clock_0                        macrocell85         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:state_0\/q  macrocell85   1250   1250  26769  RISE       1
\QuadDec_R:Net_1203\/main_4     macrocell81   5411   6661  31495  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1203\/clock_0                                macrocell81         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Motor_R:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Motor_R:PWMUDB:status_0\/clock_0
Path slack     : 31500p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6656
-------------------------------------   ---- 
End-of-path arrival time (ps)           6656
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell13   1520   1520  31500  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell14      0   1520  31500  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell14   2230   3750  31500  RISE       1
\PWM_Motor_R:PWMUDB:status_0\/main_1         macrocell89      2906   6656  31500  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:status_0\/clock_0                       macrocell89         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_689/main_1
Capture Clock  : Net_689/clock_0
Path slack     : 31506p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6650
-------------------------------------   ---- 
End-of-path arrival time (ps)           6650
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell13   1520   1520  31500  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell14      0   1520  31500  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell14   2230   3750  31500  RISE       1
Net_689/main_1                               macrocell91      2900   6650  31506  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_689/clock_0                                             macrocell91         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Motor_R:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Motor_R:PWMUDB:prevCompare1\/clock_0
Path slack     : 31509p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6647
-------------------------------------   ---- 
End-of-path arrival time (ps)           6647
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell13   1520   1520  31500  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell14      0   1520  31500  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell14   2230   3750  31500  RISE       1
\PWM_Motor_R:PWMUDB:prevCompare1\/main_0     macrocell87      2897   6647  31509  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:prevCompare1\/clock_0                   macrocell87         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 31527p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9639
-------------------------------------   ---- 
End-of-path arrival time (ps)           9639
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell9       0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell9     760    760  19042  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell10      0    760  19042  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell10   2740   3500  19042  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell4     6139   9639  31527  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell4        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_R:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_R:bQuadDec:state_0\/clock_0
Path slack     : 31575p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6582
-------------------------------------   ---- 
End-of-path arrival time (ps)           6582
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:quad_B_filt\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:quad_B_filt\/q   macrocell35   1250   1250  24572  RISE       1
\QuadDec_R:bQuadDec:state_0\/main_2  macrocell85   5332   6582  31575  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_0\/clock_0                        macrocell85         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_R:Net_1251\/main_3
Capture Clock  : \QuadDec_R:Net_1251\/clock_0
Path slack     : 31706p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6451
-------------------------------------   ---- 
End-of-path arrival time (ps)           6451
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:quad_B_filt\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:quad_B_filt\/q  macrocell35   1250   1250  24572  RISE       1
\QuadDec_R:Net_1251\/main_3         macrocell74   5201   6451  31706  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1251\/clock_0                                macrocell74         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_216/q
Path End       : \Timer_Echo:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \Timer_Echo:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 31751p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between Clock_Trigger CLOCK_echo)   41667
- Setup time                                                                        -3510
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6405
-------------------------------------   ---- 
End-of-path arrival time (ps)           6405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell43         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_216/q                                        macrocell43   1250   1250  24279  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/main_0  macrocell53   5155   6405  31751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/clock_0           macrocell53         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_216/q
Path End       : \Timer_Echo:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \Timer_Echo:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 31751p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between Clock_Trigger CLOCK_echo)   41667
- Setup time                                                                        -3510
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6405
-------------------------------------   ---- 
End-of-path arrival time (ps)           6405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell43         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_216/q                                        macrocell43   1250   1250  24279  RISE       1
\Timer_Echo:TimerUDB:trig_fall_detected\/main_0  macrocell54   5155   6405  31751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_fall_detected\/clock_0           macrocell54         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1251\/q
Path End       : \QuadDec_L:Net_1251\/main_0
Capture Clock  : \QuadDec_L:Net_1251\/clock_0
Path slack     : 31777p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6379
-------------------------------------   ---- 
End-of-path arrival time (ps)           6379
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1251\/clock_0                                macrocell62         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1251\/q       macrocell62   1250   1250  24088  RISE       1
\QuadDec_L:Net_1251\/main_0  macrocell62   5129   6379  31777  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1251\/clock_0                                macrocell62         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_L:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 31930p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6226
-------------------------------------   ---- 
End-of-path arrival time (ps)           6226
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell9       0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell9    1370   1370  29255  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell10      0   1370  29255  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell10   2260   3630  29255  RISE       1
\QuadDec_L:Cnt16:CounterUDB:prevCompare\/main_0          macrocell66      2596   6226  31930  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:prevCompare\/clock_0            macrocell66         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:runmode_enable\/q
Path End       : Net_419/main_0
Capture Clock  : Net_419/clock_0
Path slack     : 31973p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6184
-------------------------------------   ---- 
End-of-path arrival time (ps)           6184
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:runmode_enable\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:runmode_enable\/q  macrocell55   1250   1250  26052  RISE       1
Net_419/main_0                         macrocell60   4934   6184  31973  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_419/clock_0                                             macrocell60         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:state_0\/q
Path End       : \QuadDec_R:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_R:bQuadDec:state_1\/clock_0
Path slack     : 32015p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6141
-------------------------------------   ---- 
End-of-path arrival time (ps)           6141
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_0\/clock_0                        macrocell85         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:state_0\/q       macrocell85   1250   1250  26769  RISE       1
\QuadDec_R:bQuadDec:state_1\/main_5  macrocell84   4891   6141  32015  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_1\/clock_0                        macrocell84         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:state_1\/q
Path End       : \QuadDec_R:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_R:bQuadDec:state_0\/clock_0
Path slack     : 32100p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6056
-------------------------------------   ---- 
End-of-path arrival time (ps)           6056
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_1\/clock_0                        macrocell84         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:state_1\/q       macrocell84   1250   1250  25106  RISE       1
\QuadDec_R:bQuadDec:state_0\/main_4  macrocell85   4806   6056  32100  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_0\/clock_0                        macrocell85         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:state_1\/q
Path End       : \QuadDec_L:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_L:bQuadDec:state_1\/clock_0
Path slack     : 32129p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6027
-------------------------------------   ---- 
End-of-path arrival time (ps)           6027
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_1\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:state_1\/q       macrocell72   1250   1250  26443  RISE       1
\QuadDec_L:bQuadDec:state_1\/main_4  macrocell72   4777   6027  32129  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_1\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:state_1\/q
Path End       : \QuadDec_R:Net_1251\/main_5
Capture Clock  : \QuadDec_R:Net_1251\/clock_0
Path slack     : 32180p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5977
-------------------------------------   ---- 
End-of-path arrival time (ps)           5977
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_1\/clock_0                        macrocell84         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:state_1\/q  macrocell84   1250   1250  25106  RISE       1
\QuadDec_R:Net_1251\/main_5     macrocell74   4727   5977  32180  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1251\/clock_0                                macrocell74         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:state_1\/q
Path End       : \QuadDec_L:Net_1260\/main_2
Capture Clock  : \QuadDec_L:Net_1260\/clock_0
Path slack     : 32187p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5970
-------------------------------------   ---- 
End-of-path arrival time (ps)           5970
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_1\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:state_1\/q  macrocell72   1250   1250  26443  RISE       1
\QuadDec_L:Net_1260\/main_2     macrocell70   4720   5970  32187  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1260\/clock_0                                macrocell70         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_L:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_L:bQuadDec:state_1\/clock_0
Path slack     : 32217p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5940
-------------------------------------   ---- 
End-of-path arrival time (ps)           5940
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:quad_A_filt\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:quad_A_filt\/q   macrocell32   1250   1250  25956  RISE       1
\QuadDec_L:bQuadDec:state_1\/main_1  macrocell72   4690   5940  32217  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_1\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_US:Sync:ctrl_reg\/control_2
Path End       : \Timer_Echo:TimerUDB:capture_last\/main_1
Capture Clock  : \Timer_Echo:TimerUDB:capture_last\/clock_0
Path slack     : 32268p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5889
-------------------------------------   ---- 
End-of-path arrival time (ps)           5889
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_US:Sync:ctrl_reg\/busclk                       controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_US:Sync:ctrl_reg\/control_2   controlcell3   2050   2050  18242  RISE       1
\Timer_Echo:TimerUDB:capture_last\/main_1  macrocell45    3839   5889  32268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:capture_last\/clock_0                 macrocell45         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1260\/q
Path End       : \QuadDec_L:Net_1251\/main_1
Capture Clock  : \QuadDec_L:Net_1251\/clock_0
Path slack     : 32302p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5855
-------------------------------------   ---- 
End-of-path arrival time (ps)           5855
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1260\/clock_0                                macrocell70         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1260\/q       macrocell70   1250   1250  18955  RISE       1
\QuadDec_L:Net_1251\/main_1  macrocell62   4605   5855  32302  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1251\/clock_0                                macrocell62         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1203\/q
Path End       : \QuadDec_L:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 32351p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5806
-------------------------------------   ---- 
End-of-path arrival time (ps)           5806
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1203\/clock_0                                macrocell69         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1203\/q                              macrocell69   1250   1250  22010  RISE       1
\QuadDec_L:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell68   4556   5806  32351  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:count_stored_i\/clock_0         macrocell68         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1260\/q
Path End       : \QuadDec_L:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_L:bQuadDec:Stsreg\/clock
Path slack     : 32439p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8727
-------------------------------------   ---- 
End-of-path arrival time (ps)           8727
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1260\/clock_0                                macrocell70         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1260\/q                macrocell70    1250   1250  18955  RISE       1
\QuadDec_L:bQuadDec:Stsreg\/status_2  statusicell5   7477   8727  32439  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:Stsreg\/clock                           statusicell5        0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_L:Net_1203\/main_1
Capture Clock  : \QuadDec_L:Net_1203\/clock_0
Path slack     : 32534p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5623
-------------------------------------   ---- 
End-of-path arrival time (ps)           5623
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:quad_B_filt\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:quad_B_filt\/q  macrocell33   1250   1250  26648  RISE       1
\QuadDec_L:Net_1203\/main_1         macrocell69   4373   5623  32534  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1203\/clock_0                                macrocell69         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_L:Net_1251\/main_3
Capture Clock  : \QuadDec_L:Net_1251\/clock_0
Path slack     : 32539p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5618
-------------------------------------   ---- 
End-of-path arrival time (ps)           5618
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:quad_B_filt\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:quad_B_filt\/q  macrocell33   1250   1250  26648  RISE       1
\QuadDec_L:Net_1251\/main_3         macrocell62   4368   5618  32539  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1251\/clock_0                                macrocell62         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:error\/q
Path End       : \QuadDec_R:Net_1203\/main_2
Capture Clock  : \QuadDec_R:Net_1203\/clock_0
Path slack     : 32576p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5581
-------------------------------------   ---- 
End-of-path arrival time (ps)           5581
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:error\/clock_0                          macrocell83         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:error\/q  macrocell83   1250   1250  21583  RISE       1
\QuadDec_R:Net_1203\/main_2   macrocell81   4331   5581  32576  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1203\/clock_0                                macrocell81         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_R:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_R:bQuadDec:state_1\/clock_0
Path slack     : 32662p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:quad_B_filt\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:quad_B_filt\/q   macrocell35   1250   1250  24572  RISE       1
\QuadDec_R:bQuadDec:state_1\/main_2  macrocell84   4245   5495  32662  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_1\/clock_0                        macrocell84         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:state_1\/q
Path End       : \QuadDec_R:Net_1260\/main_2
Capture Clock  : \QuadDec_R:Net_1260\/clock_0
Path slack     : 32666p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5491
-------------------------------------   ---- 
End-of-path arrival time (ps)           5491
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_1\/clock_0                        macrocell84         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:state_1\/q  macrocell84   1250   1250  25106  RISE       1
\QuadDec_R:Net_1260\/main_2     macrocell82   4241   5491  32666  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell82         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:state_1\/q
Path End       : \QuadDec_L:Net_1203\/main_3
Capture Clock  : \QuadDec_L:Net_1203\/clock_0
Path slack     : 32887p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5270
-------------------------------------   ---- 
End-of-path arrival time (ps)           5270
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_1\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:state_1\/q  macrocell72   1250   1250  26443  RISE       1
\QuadDec_L:Net_1203\/main_3     macrocell69   4020   5270  32887  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1203\/clock_0                                macrocell69         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 32992p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8175
-------------------------------------   ---- 
End-of-path arrival time (ps)           8175
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell11      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell11    760    760  20357  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell12      0    760  20357  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell12   2740   3500  20357  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell6     4675   8175  32992  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell6        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_216/q
Path End       : \Timer_Echo:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \Timer_Echo:TimerUDB:rstSts:stsreg\/clock
Path slack     : 33081p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between Clock_Trigger CLOCK_echo)   41667
- Recovery time                                                                         0
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8586
-------------------------------------   ---- 
End-of-path arrival time (ps)           8586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell43         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_216/q                                  macrocell43    1250   1250  24279  RISE       1
\Timer_Echo:TimerUDB:rstSts:stsreg\/reset  statusicell2   7336   8586  33081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:rstSts:stsreg\/clock                  statusicell2        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_R:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_R:bQuadDec:state_1\/clock_0
Path slack     : 33124p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5033
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:quad_A_filt\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:quad_A_filt\/q   macrocell34   1250   1250  24266  RISE       1
\QuadDec_R:bQuadDec:state_1\/main_1  macrocell84   3783   5033  33124  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_1\/clock_0                        macrocell84         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_R:Net_1251\/main_2
Capture Clock  : \QuadDec_R:Net_1251\/clock_0
Path slack     : 33126p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5031
-------------------------------------   ---- 
End-of-path arrival time (ps)           5031
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:quad_A_filt\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:quad_A_filt\/q  macrocell34   1250   1250  24266  RISE       1
\QuadDec_R:Net_1251\/main_2         macrocell74   3781   5031  33126  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1251\/clock_0                                macrocell74         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_US:Sync:ctrl_reg\/control_0
Path End       : \Timer_Echo:TimerUDB:capture_last\/main_3
Capture Clock  : \Timer_Echo:TimerUDB:capture_last\/clock_0
Path slack     : 33173p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4984
-------------------------------------   ---- 
End-of-path arrival time (ps)           4984
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_US:Sync:ctrl_reg\/busclk                       controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_US:Sync:ctrl_reg\/control_0   controlcell3   2050   2050  19147  RISE       1
\Timer_Echo:TimerUDB:capture_last\/main_3  macrocell45    2934   4984  33173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:capture_last\/clock_0                 macrocell45         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1260\/q
Path End       : \QuadDec_L:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_L:bQuadDec:state_0\/clock_0
Path slack     : 33201p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4955
-------------------------------------   ---- 
End-of-path arrival time (ps)           4955
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1260\/clock_0                                macrocell70         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1260\/q               macrocell70   1250   1250  18955  RISE       1
\QuadDec_L:bQuadDec:state_0\/main_0  macrocell73   3705   4955  33201  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_0\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1260\/q
Path End       : \QuadDec_L:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_L:bQuadDec:state_1\/clock_0
Path slack     : 33209p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1260\/clock_0                                macrocell70         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1260\/q               macrocell70   1250   1250  18955  RISE       1
\QuadDec_L:bQuadDec:state_1\/main_0  macrocell72   3697   4947  33209  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_1\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1260\/q
Path End       : \QuadDec_R:Net_1251\/main_1
Capture Clock  : \QuadDec_R:Net_1251\/clock_0
Path slack     : 33213p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4943
-------------------------------------   ---- 
End-of-path arrival time (ps)           4943
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell82         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1260\/q       macrocell82   1250   1250  19480  RISE       1
\QuadDec_R:Net_1251\/main_1  macrocell74   3693   4943  33213  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1251\/clock_0                                macrocell74         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:runmode_enable\/q
Path End       : Net_690/main_0
Capture Clock  : Net_690/clock_0
Path slack     : 33291p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:runmode_enable\/clock_0                 macrocell86         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:runmode_enable\/q  macrocell86   1250   1250  27162  RISE       1
Net_690/main_0                         macrocell92   3616   4866  33291  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_690/clock_0                                             macrocell92         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:error\/q
Path End       : \QuadDec_L:Net_1203\/main_2
Capture Clock  : \QuadDec_L:Net_1203\/clock_0
Path slack     : 33304p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:error\/clock_0                          macrocell71         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:error\/q  macrocell71   1250   1250  25402  RISE       1
\QuadDec_L:Net_1203\/main_2   macrocell69   3602   4852  33304  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1203\/clock_0                                macrocell69         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:error\/q
Path End       : \QuadDec_L:Net_1251\/main_4
Capture Clock  : \QuadDec_L:Net_1251\/clock_0
Path slack     : 33305p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:error\/clock_0                          macrocell71         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:error\/q  macrocell71   1250   1250  25402  RISE       1
\QuadDec_L:Net_1251\/main_4   macrocell62   3602   4852  33305  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1251\/clock_0                                macrocell62         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:runmode_enable\/q
Path End       : Net_689/main_0
Capture Clock  : Net_689/clock_0
Path slack     : 33339p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:runmode_enable\/clock_0                 macrocell86         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:runmode_enable\/q  macrocell86   1250   1250  27162  RISE       1
Net_689/main_0                         macrocell91   3567   4817  33339  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_689/clock_0                                             macrocell91         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_R:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_R:bQuadDec:error\/clock_0
Path slack     : 33358p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4799
-------------------------------------   ---- 
End-of-path arrival time (ps)           4799
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:quad_A_filt\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:quad_A_filt\/q  macrocell34   1250   1250  24266  RISE       1
\QuadDec_R:bQuadDec:error\/main_1   macrocell83   3549   4799  33358  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:error\/clock_0                          macrocell83         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_L:Net_1203\/main_0
Capture Clock  : \QuadDec_L:Net_1203\/clock_0
Path slack     : 33492p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:quad_A_filt\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:quad_A_filt\/q  macrocell32   1250   1250  25956  RISE       1
\QuadDec_L:Net_1203\/main_0         macrocell69   3414   4664  33492  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1203\/clock_0                                macrocell69         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_L:Net_1251\/main_2
Capture Clock  : \QuadDec_L:Net_1251\/clock_0
Path slack     : 33493p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:quad_A_filt\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:quad_A_filt\/q  macrocell32   1250   1250  25956  RISE       1
\QuadDec_L:Net_1251\/main_2         macrocell62   3413   4663  33493  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1251\/clock_0                                macrocell62         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_R:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_R:bQuadDec:error\/clock_0
Path slack     : 33532p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4625
-------------------------------------   ---- 
End-of-path arrival time (ps)           4625
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:quad_B_filt\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:quad_B_filt\/q  macrocell35   1250   1250  24572  RISE       1
\QuadDec_R:bQuadDec:error\/main_2   macrocell83   3375   4625  33532  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:error\/clock_0                          macrocell83         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1251\/q
Path End       : \QuadDec_R:Net_1251\/main_0
Capture Clock  : \QuadDec_R:Net_1251\/clock_0
Path slack     : 33535p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4622
-------------------------------------   ---- 
End-of-path arrival time (ps)           4622
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1251\/clock_0                                macrocell74         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1251\/q       macrocell74   1250   1250  27671  RISE       1
\QuadDec_R:Net_1251\/main_0  macrocell74   3372   4622  33535  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1251\/clock_0                                macrocell74         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:state_1\/q
Path End       : \QuadDec_R:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_R:bQuadDec:state_1\/clock_0
Path slack     : 33594p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_1\/clock_0                        macrocell84         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:state_1\/q       macrocell84   1250   1250  25106  RISE       1
\QuadDec_R:bQuadDec:state_1\/main_4  macrocell84   3313   4563  33594  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_1\/clock_0                        macrocell84         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_L:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_L:bQuadDec:state_1\/clock_0
Path slack     : 33599p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4557
-------------------------------------   ---- 
End-of-path arrival time (ps)           4557
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:quad_B_filt\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:quad_B_filt\/q   macrocell33   1250   1250  26648  RISE       1
\QuadDec_L:bQuadDec:state_1\/main_2  macrocell72   3307   4557  33599  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_1\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1260\/q
Path End       : \QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 33650p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8017
-------------------------------------   ---- 
End-of-path arrival time (ps)           8017
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell82         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1260\/q                             macrocell82    1250   1250  19480  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell6   6767   8017  33650  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell6        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1260\/q
Path End       : \QuadDec_R:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_R:bQuadDec:state_0\/clock_0
Path slack     : 33692p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4464
-------------------------------------   ---- 
End-of-path arrival time (ps)           4464
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell82         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1260\/q               macrocell82   1250   1250  19480  RISE       1
\QuadDec_R:bQuadDec:state_0\/main_0  macrocell85   3214   4464  33692  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_0\/clock_0                        macrocell85         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1260\/q
Path End       : \QuadDec_R:Net_1260\/main_0
Capture Clock  : \QuadDec_R:Net_1260\/clock_0
Path slack     : 33697p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4460
-------------------------------------   ---- 
End-of-path arrival time (ps)           4460
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell82         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1260\/q       macrocell82   1250   1250  19480  RISE       1
\QuadDec_R:Net_1260\/main_0  macrocell82   3210   4460  33697  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell82         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:state_0\/q
Path End       : \QuadDec_L:Net_1260\/main_3
Capture Clock  : \QuadDec_L:Net_1260\/clock_0
Path slack     : 33777p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4380
-------------------------------------   ---- 
End-of-path arrival time (ps)           4380
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_0\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:state_0\/q  macrocell73   1250   1250  25543  RISE       1
\QuadDec_L:Net_1260\/main_3     macrocell70   3130   4380  33777  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1260\/clock_0                                macrocell70         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1260\/q
Path End       : \QuadDec_R:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_R:bQuadDec:Stsreg\/clock
Path slack     : 33841p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7326
-------------------------------------   ---- 
End-of-path arrival time (ps)           7326
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell82         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1260\/q                macrocell82    1250   1250  19480  RISE       1
\QuadDec_R:bQuadDec:Stsreg\/status_2  statusicell7   6076   7326  33841  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:Stsreg\/clock                           statusicell7        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1260\/q
Path End       : \QuadDec_L:Net_1260\/main_0
Capture Clock  : \QuadDec_L:Net_1260\/clock_0
Path slack     : 33936p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4221
-------------------------------------   ---- 
End-of-path arrival time (ps)           4221
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1260\/clock_0                                macrocell70         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1260\/q       macrocell70   1250   1250  18955  RISE       1
\QuadDec_L:Net_1260\/main_0  macrocell70   2971   4221  33936  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1260\/clock_0                                macrocell70         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:state_0\/q
Path End       : \QuadDec_R:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_R:bQuadDec:state_0\/clock_0
Path slack     : 33984p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_0\/clock_0                        macrocell85         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:state_0\/q       macrocell85   1250   1250  26769  RISE       1
\QuadDec_R:bQuadDec:state_0\/main_5  macrocell85   2922   4172  33984  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_0\/clock_0                        macrocell85         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:state_0\/q
Path End       : \QuadDec_R:Net_1260\/main_3
Capture Clock  : \QuadDec_R:Net_1260\/clock_0
Path slack     : 33990p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_0\/clock_0                        macrocell85         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:state_0\/q  macrocell85   1250   1250  26769  RISE       1
\QuadDec_R:Net_1260\/main_3     macrocell82   2917   4167  33990  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell82         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:error\/q
Path End       : \QuadDec_R:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_R:bQuadDec:Stsreg\/clock
Path slack     : 34233p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6933
-------------------------------------   ---- 
End-of-path arrival time (ps)           6933
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:error\/clock_0                          macrocell83         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:error\/q          macrocell83    1250   1250  21583  RISE       1
\QuadDec_R:bQuadDec:Stsreg\/status_3  statusicell7   5683   6933  34233  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:Stsreg\/clock                           statusicell7        0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_R:Net_1203\/main_0
Capture Clock  : \QuadDec_R:Net_1203\/clock_0
Path slack     : 34257p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3900
-------------------------------------   ---- 
End-of-path arrival time (ps)           3900
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:quad_A_filt\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:quad_A_filt\/q  macrocell34   1250   1250  24266  RISE       1
\QuadDec_R:Net_1203\/main_0         macrocell81   2650   3900  34257  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1203\/clock_0                                macrocell81         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:error\/q
Path End       : \QuadDec_L:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_L:bQuadDec:error\/clock_0
Path slack     : 34275p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:error\/clock_0                          macrocell71         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:error\/q       macrocell71   1250   1250  25402  RISE       1
\QuadDec_L:bQuadDec:error\/main_3  macrocell71   2632   3882  34275  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:error\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_R:Net_1203\/main_1
Capture Clock  : \QuadDec_R:Net_1203\/clock_0
Path slack     : 34280p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3876
-------------------------------------   ---- 
End-of-path arrival time (ps)           3876
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:quad_B_filt\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:quad_B_filt\/q  macrocell35   1250   1250  24572  RISE       1
\QuadDec_R:Net_1203\/main_1         macrocell81   2626   3876  34280  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1203\/clock_0                                macrocell81         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1260\/q
Path End       : \QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 34521p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7146
-------------------------------------   ---- 
End-of-path arrival time (ps)           7146
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1260\/clock_0                                macrocell70         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1260\/q                             macrocell70    1250   1250  18955  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell4   5896   7146  34521  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell4        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_L:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_L:bQuadDec:error\/clock_0
Path slack     : 34589p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:quad_A_filt\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:quad_A_filt\/q  macrocell32   1250   1250  25956  RISE       1
\QuadDec_L:bQuadDec:error\/main_1   macrocell71   2318   3568  34589  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:error\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Motor_L:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Motor_L:PWMUDB:runmode_enable\/clock_0
Path slack     : 34598p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:genblk1:ctrlreg\/clock                  controlcell4        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  34598  RISE       1
\PWM_Motor_L:PWMUDB:runmode_enable\/main_0      macrocell55    2349   3559  34598  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:runmode_enable\/clock_0                 macrocell55         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:prevCompare1\/q
Path End       : \PWM_Motor_R:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Motor_R:PWMUDB:status_0\/clock_0
Path slack     : 34603p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:prevCompare1\/clock_0                   macrocell87         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:prevCompare1\/q   macrocell87   1250   1250  34603  RISE       1
\PWM_Motor_R:PWMUDB:status_0\/main_0  macrocell89   2303   3553  34603  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:status_0\/clock_0                       macrocell89         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1203\/q
Path End       : \QuadDec_R:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 34608p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1203\/clock_0                                macrocell81         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1203\/q                              macrocell81   1250   1250  21672  RISE       1
\QuadDec_R:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell80   2299   3549  34608  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:count_stored_i\/clock_0         macrocell80         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:prevCompare2\/q
Path End       : \PWM_Motor_R:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_Motor_R:PWMUDB:status_1\/clock_0
Path slack     : 34608p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:prevCompare2\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:prevCompare2\/q   macrocell88   1250   1250  34608  RISE       1
\PWM_Motor_R:PWMUDB:status_1\/main_0  macrocell90   2298   3548  34608  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:status_1\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:error\/q
Path End       : \QuadDec_R:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_R:bQuadDec:error\/clock_0
Path slack     : 34610p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:error\/clock_0                          macrocell83         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:error\/q       macrocell83   1250   1250  21583  RISE       1
\QuadDec_R:bQuadDec:error\/main_3  macrocell83   2297   3547  34610  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:error\/clock_0                          macrocell83         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:prevCompare2\/q
Path End       : \PWM_Motor_L:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_Motor_L:PWMUDB:status_1\/clock_0
Path slack     : 34618p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:prevCompare2\/clock_0                   macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:prevCompare2\/q   macrocell57   1250   1250  34618  RISE       1
\PWM_Motor_L:PWMUDB:status_1\/main_0  macrocell59   2289   3539  34618  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:status_1\/clock_0                       macrocell59         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:prevCompare1\/q
Path End       : \PWM_Motor_L:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Motor_L:PWMUDB:status_0\/clock_0
Path slack     : 34624p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3533
-------------------------------------   ---- 
End-of-path arrival time (ps)           3533
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:prevCompare1\/clock_0                   macrocell56         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:prevCompare1\/q   macrocell56   1250   1250  34624  RISE       1
\PWM_Motor_L:PWMUDB:status_0\/main_0  macrocell58   2283   3533  34624  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:status_0\/clock_0                       macrocell58         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Motor_R:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Motor_R:PWMUDB:runmode_enable\/clock_0
Path slack     : 34633p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:genblk1:ctrlreg\/clock                  controlcell7        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:genblk1:ctrlreg\/control_7  controlcell7   1210   1210  34633  RISE       1
\PWM_Motor_R:PWMUDB:runmode_enable\/main_0      macrocell86    2314   3524  34633  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:runmode_enable\/clock_0                 macrocell86         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:state_0\/q
Path End       : \QuadDec_L:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_L:bQuadDec:state_0\/clock_0
Path slack     : 34673p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_0\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:state_0\/q       macrocell73   1250   1250  25543  RISE       1
\QuadDec_L:bQuadDec:state_0\/main_5  macrocell73   2234   3484  34673  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_0\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:error\/q
Path End       : \QuadDec_L:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_L:bQuadDec:Stsreg\/clock
Path slack     : 36487p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4680
-------------------------------------   ---- 
End-of-path arrival time (ps)           4680
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:error\/clock_0                          macrocell71         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:error\/q          macrocell71    1250   1250  25402  RISE       1
\QuadDec_L:bQuadDec:Stsreg\/status_3  statusicell5   3430   4680  36487  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:Stsreg\/clock                           statusicell5        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:status_0\/q
Path End       : \PWM_Motor_L:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Motor_L:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37587p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3580
-------------------------------------   ---- 
End-of-path arrival time (ps)           3580
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:status_0\/clock_0                       macrocell58         0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:status_0\/q               macrocell58    1250   1250  37587  RISE       1
\PWM_Motor_L:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2330   3580  37587  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:genblk8:stsreg\/clock                   statusicell3        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:status_1\/q
Path End       : \PWM_Motor_R:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_Motor_R:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37596p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:status_1\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:status_1\/q               macrocell90    1250   1250  37596  RISE       1
\PWM_Motor_R:PWMUDB:genblk8:stsreg\/status_1  statusicell8   2321   3571  37596  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:genblk8:stsreg\/clock                   statusicell8        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:status_0\/q
Path End       : \PWM_Motor_R:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Motor_R:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37602p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:status_0\/clock_0                       macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:status_0\/q               macrocell89    1250   1250  37602  RISE       1
\PWM_Motor_R:PWMUDB:genblk8:stsreg\/status_0  statusicell8   2314   3564  37602  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:genblk8:stsreg\/clock                   statusicell8        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:status_1\/q
Path End       : \PWM_Motor_L:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_Motor_L:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:status_1\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:status_1\/q               macrocell59    1250   1250  37607  RISE       1
\PWM_Motor_L:PWMUDB:genblk8:stsreg\/status_1  statusicell3   2310   3560  37607  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:genblk8:stsreg\/clock                   statusicell3        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9984461p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -4230
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11309
-------------------------------------   ----- 
End-of-path arrival time (ps)           11309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  9984461  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  9984461  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  9984461  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2679   6179  9984461  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11309  9984461  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11309  9984461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell4       0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9987761p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6179
-------------------------------------   ---- 
End-of-path arrival time (ps)           6179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  9984461  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  9984461  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  9984461  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2679   6179  9987761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9987772p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6168
-------------------------------------   ---- 
End-of-path arrival time (ps)           6168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  9984461  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  9984461  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  9984461  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell4   2668   6168  9987772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell4       0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:runmode_enable\/q
Path End       : \PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9989091p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/clock_0                macrocell41         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:runmode_enable\/q         macrocell41     1250   1250  9985792  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell4   3599   4849  9989091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell4       0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:runmode_enable\/q
Path End       : \PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9989092p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4848
-------------------------------------   ---- 
End-of-path arrival time (ps)           4848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/clock_0                macrocell41         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:runmode_enable\/q         macrocell41     1250   1250  9985792  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   3598   4848  9989092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_81/q
Path End       : \PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/cs_addr_0
Capture Clock  : \PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9989664p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_81/clock_0                                             macrocell44         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_81/q                                      macrocell44     1250   1250  9986526  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/cs_addr_0  datapathcell4   3026   4276  9989664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell4       0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_81/q
Path End       : \PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/cs_addr_0
Capture Clock  : \PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9989826p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4114
-------------------------------------   ---- 
End-of-path arrival time (ps)           4114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_81/clock_0                                             macrocell44         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_81/q                                      macrocell44     1250   1250  9986526  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell3   2864   4114  9989826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_216/main_1
Capture Clock  : Net_216/clock_0
Path slack     : 9990489p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6001
-------------------------------------   ---- 
End-of-path arrival time (ps)           6001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  9990489  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  9990489  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  9990489  RISE       1
Net_216/main_1                               macrocell43     2251   6001  9990489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell43         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Trigger:PWMUDB:trig_disable\/main_2
Capture Clock  : \PWM_Trigger:PWMUDB:trig_disable\/clock_0
Path slack     : 9990731p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5759
-------------------------------------   ---- 
End-of-path arrival time (ps)           5759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell3    760    760  9984461  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell4      0    760  9984461  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell4   2740   3500  9984461  RISE       1
\PWM_Trigger:PWMUDB:trig_disable\/main_2    macrocell42     2259   5759  9990731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:trig_disable\/clock_0                  macrocell42         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : Net_81/main_1
Capture Clock  : Net_81/clock_0
Path slack     : 9990731p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5759
-------------------------------------   ---- 
End-of-path arrival time (ps)           5759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell3    760    760  9984461  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell4      0    760  9984461  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell4   2740   3500  9984461  RISE       1
Net_81/main_1                               macrocell44     2259   5759  9990731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_81/clock_0                                             macrocell44         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Trigger:PWMUDB:runmode_enable\/main_2
Capture Clock  : \PWM_Trigger:PWMUDB:runmode_enable\/clock_0
Path slack     : 9990750p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5740
-------------------------------------   ---- 
End-of-path arrival time (ps)           5740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell3    760    760  9984461  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell4      0    760  9984461  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell4   2740   3500  9984461  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/main_2  macrocell41     2240   5740  9990750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/clock_0                macrocell41         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:runmode_enable\/q
Path End       : \PWM_Trigger:PWMUDB:runmode_enable\/main_1
Capture Clock  : \PWM_Trigger:PWMUDB:runmode_enable\/clock_0
Path slack     : 9991651p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4839
-------------------------------------   ---- 
End-of-path arrival time (ps)           4839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/clock_0                macrocell41         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:runmode_enable\/q       macrocell41   1250   1250  9985792  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/main_1  macrocell41   3589   4839  9991651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/clock_0                macrocell41         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:runmode_enable\/q
Path End       : \PWM_Trigger:PWMUDB:trig_disable\/main_1
Capture Clock  : \PWM_Trigger:PWMUDB:trig_disable\/clock_0
Path slack     : 9991657p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4833
-------------------------------------   ---- 
End-of-path arrival time (ps)           4833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/clock_0                macrocell41         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:runmode_enable\/q     macrocell41   1250   1250  9985792  RISE       1
\PWM_Trigger:PWMUDB:trig_disable\/main_1  macrocell42   3583   4833  9991657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:trig_disable\/clock_0                  macrocell42         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:runmode_enable\/q
Path End       : Net_81/main_0
Capture Clock  : Net_81/clock_0
Path slack     : 9991657p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4833
-------------------------------------   ---- 
End-of-path arrival time (ps)           4833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/clock_0                macrocell41         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:runmode_enable\/q  macrocell41   1250   1250  9985792  RISE       1
Net_81/main_0                          macrocell44   3583   4833  9991657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_81/clock_0                                             macrocell44         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:runmode_enable\/q
Path End       : Net_216/main_0
Capture Clock  : Net_216/clock_0
Path slack     : 9992052p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4438
-------------------------------------   ---- 
End-of-path arrival time (ps)           4438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/clock_0                macrocell41         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:runmode_enable\/q  macrocell41   1250   1250  9985792  RISE       1
Net_216/main_0                         macrocell43   3188   4438  9992052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell43         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Trigger:PWMUDB:trig_disable\/main_0
Capture Clock  : \PWM_Trigger:PWMUDB:trig_disable\/clock_0
Path slack     : 9992690p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3800
-------------------------------------   ---- 
End-of-path arrival time (ps)           3800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:genblk1:ctrlreg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT    slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  9992690  RISE       1
\PWM_Trigger:PWMUDB:trig_disable\/main_0        macrocell42    2590   3800  9992690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:trig_disable\/clock_0                  macrocell42         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Trigger:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Trigger:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992698p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:genblk1:ctrlreg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT    slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  9992690  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/main_0      macrocell41    2582   3792  9992698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/clock_0                macrocell41         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:trig_disable\/q
Path End       : \PWM_Trigger:PWMUDB:runmode_enable\/main_3
Capture Clock  : \PWM_Trigger:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992708p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3782
-------------------------------------   ---- 
End-of-path arrival time (ps)           3782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:trig_disable\/clock_0                  macrocell42         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:trig_disable\/q         macrocell42   1250   1250  9992708  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/main_3  macrocell41   2532   3782  9992708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/clock_0                macrocell41         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:trig_disable\/q
Path End       : \PWM_Trigger:PWMUDB:trig_disable\/main_3
Capture Clock  : \PWM_Trigger:PWMUDB:trig_disable\/clock_0
Path slack     : 9992717p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3773
-------------------------------------   ---- 
End-of-path arrival time (ps)           3773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:trig_disable\/clock_0                  macrocell42         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:trig_disable\/q       macrocell42   1250   1250  9992708  RISE       1
\PWM_Trigger:PWMUDB:trig_disable\/main_3  macrocell42   2523   3773  9992717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:trig_disable\/clock_0                  macrocell42         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_81/q
Path End       : \PWM_Trigger:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \PWM_Trigger:PWMUDB:runmode_enable\/clock_0
Path slack     : 9995707p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Recovery time                                                   0
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             10000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4293
-------------------------------------   ---- 
End-of-path arrival time (ps)           4293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_81/clock_0                                             macrocell44         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
Net_81/q                                  macrocell44   1250   1250  9986526  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/ar_0  macrocell41   3043   4293  9995707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/clock_0                macrocell41         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_81/q
Path End       : \PWM_Trigger:PWMUDB:trig_disable\/ar_0
Capture Clock  : \PWM_Trigger:PWMUDB:trig_disable\/clock_0
Path slack     : 9995707p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Recovery time                                                   0
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             10000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4293
-------------------------------------   ---- 
End-of-path arrival time (ps)           4293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_81/clock_0                                             macrocell44         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
Net_81/q                                macrocell44   1250   1250  9986526  RISE       1
\PWM_Trigger:PWMUDB:trig_disable\/ar_0  macrocell42   3043   4293  9995707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:trig_disable\/clock_0                  macrocell42         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13022304p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6190
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13172
-------------------------------------   ----- 
End-of-path arrival time (ps)           13172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q                      macrocell37     1250   1250  13022304  RISE       1
\UART:BUART:counter_load_not\/main_0           macrocell3      6279   7529  13022304  RISE       1
\UART:BUART:counter_load_not\/q                macrocell3      3350  10879  13022304  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2293  13172  13022304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 13027280p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13887
-------------------------------------   ----- 
End-of-path arrival time (ps)           13887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q        macrocell37    1250   1250  13022304  RISE       1
\UART:BUART:tx_status_0\/main_0  macrocell4     6971   8221  13027280  RISE       1
\UART:BUART:tx_status_0\/q       macrocell4     3350  11571  13027280  RISE       1
\UART:BUART:sTX:TxSts\/status_0  statusicell1   2315  13887  13027280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell1        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13028722p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6934
-------------------------------------   ---- 
End-of-path arrival time (ps)           6934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13025544  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   6744   6934  13028722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13029931p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8225
-------------------------------------   ---- 
End-of-path arrival time (ps)           8225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell37   1250   1250  13022304  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell40   6975   8225  13029931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030280p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5377
-------------------------------------   ---- 
End-of-path arrival time (ps)           5377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell37     1250   1250  13022304  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4127   5377  13030280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13030704p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7453
-------------------------------------   ---- 
End-of-path arrival time (ps)           7453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13025544  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell38     7263   7453  13030704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030952p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4705
-------------------------------------   ---- 
End-of-path arrival time (ps)           4705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell38     1250   1250  13024003  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3455   4705  13030952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13031537p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6619
-------------------------------------   ---- 
End-of-path arrival time (ps)           6619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  13031537  RISE       1
\UART:BUART:txn\/main_3                macrocell36     2249   6619  13031537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell36         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13031589p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6568
-------------------------------------   ---- 
End-of-path arrival time (ps)           6568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13025544  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell37     6378   6568  13031589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13031598p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6559
-------------------------------------   ---- 
End-of-path arrival time (ps)           6559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13025544  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell39     6369   6559  13031598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13031889p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6267
-------------------------------------   ---- 
End-of-path arrival time (ps)           6267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell37   1250   1250  13022304  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell37   5017   6267  13031889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13031954p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6203
-------------------------------------   ---- 
End-of-path arrival time (ps)           6203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell40   1250   1250  13031954  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell38   4953   6203  13031954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13031970p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6186
-------------------------------------   ---- 
End-of-path arrival time (ps)           6186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell40   1250   1250  13031954  RISE       1
\UART:BUART:txn\/main_6   macrocell36   4936   6186  13031970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell36         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13032262p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5895
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell39   1250   1250  13023461  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell40   4645   5895  13032262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13032329p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5828
-------------------------------------   ---- 
End-of-path arrival time (ps)           5828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13027868  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell38     2248   5828  13032329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13032348p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5809
-------------------------------------   ---- 
End-of-path arrival time (ps)           5809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell38   1250   1250  13024003  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell40   4559   5809  13032348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13032409p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5748
-------------------------------------   ---- 
End-of-path arrival time (ps)           5748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell37   1250   1250  13022304  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell38   4498   5748  13032409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13032643p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5514
-------------------------------------   ---- 
End-of-path arrival time (ps)           5514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell40   1250   1250  13031954  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell37   4264   5514  13032643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13032793p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell37   1250   1250  13022304  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell39   4114   5364  13032793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13033194p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4962
-------------------------------------   ---- 
End-of-path arrival time (ps)           4962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell40   1250   1250  13031954  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell39   3712   4962  13033194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13033308p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4848
-------------------------------------   ---- 
End-of-path arrival time (ps)           4848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13025544  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell40     4658   4848  13033308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13033454p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4703
-------------------------------------   ---- 
End-of-path arrival time (ps)           4703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell37   1250   1250  13022304  RISE       1
\UART:BUART:txn\/main_1    macrocell36   3453   4703  13033454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell36         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13033455p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4702
-------------------------------------   ---- 
End-of-path arrival time (ps)           4702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell38   1250   1250  13024003  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell37   3452   4702  13033455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13033455p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4701
-------------------------------------   ---- 
End-of-path arrival time (ps)           4701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell38   1250   1250  13024003  RISE       1
\UART:BUART:txn\/main_2    macrocell36   3451   4701  13033455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell36         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13033479p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4677
-------------------------------------   ---- 
End-of-path arrival time (ps)           4677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell36         0      0  RISE       1

Data path
pin name                 model name   delay     AT     slack  edge  Fanout
-----------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:txn\/q       macrocell36   1250   1250  13033479  RISE       1
\UART:BUART:txn\/main_0  macrocell36   3427   4677  13033479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell36         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13033486p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13033486  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell37     4480   4670  13033486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13033568p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell38   1250   1250  13024003  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell38   3339   4589  13033568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13033570p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4586
-------------------------------------   ---- 
End-of-path arrival time (ps)           4586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell38   1250   1250  13024003  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell39   3336   4586  13033570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13033789p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           4368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell39   1250   1250  13023461  RISE       1
\UART:BUART:txn\/main_4    macrocell36   3118   4368  13033789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell36         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13033793p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4364
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell39   1250   1250  13023461  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell37   3114   4364  13033793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13033798p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4358
-------------------------------------   ---- 
End-of-path arrival time (ps)           4358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell39   1250   1250  13023461  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell38   3108   4358  13033798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13033802p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell39   1250   1250  13023461  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell39   3105   4355  13033802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13034013p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13033486  RISE       1
\UART:BUART:txn\/main_5                      macrocell36     3953   4143  13034013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell36         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13034430p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3726
-------------------------------------   ---- 
End-of-path arrival time (ps)           3726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13033486  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell39     3536   3726  13034430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:timer_enable\/q
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 58811952p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58827273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15322
-------------------------------------   ----- 
End-of-path arrival time (ps)           15322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/clock_0                 macrocell50         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:timer_enable\/q             macrocell50     1250   1250  58809210  RISE       1
\Timer_Echo:TimerUDB:trig_reg\/main_1            macrocell8      6334   7584  58809210  RISE       1
\Timer_Echo:TimerUDB:trig_reg\/q                 macrocell8      3350  10934  58809210  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell6   4388  15322  58811952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock                datapathcell6       0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:timer_enable\/q
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 58812510p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58827273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14764
-------------------------------------   ----- 
End-of-path arrival time (ps)           14764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/clock_0                 macrocell50         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:timer_enable\/q             macrocell50     1250   1250  58809210  RISE       1
\Timer_Echo:TimerUDB:trig_reg\/main_1            macrocell8      6334   7584  58809210  RISE       1
\Timer_Echo:TimerUDB:trig_reg\/q                 macrocell8      3350  10934  58809210  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell5   3830  14764  58812510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock                datapathcell5       0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Echo:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_Echo:TimerUDB:rstSts:stsreg\/clock
Path slack     : 58817277p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                             -500
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58832833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15557
-------------------------------------   ----- 
End-of-path arrival time (ps)           15557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock                datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0       datapathcell5    760    760  58815835  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell6      0    760  58815835  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell6   2740   3500  58815835  RISE       1
\Timer_Echo:TimerUDB:status_tc\/main_2         macrocell7      6383   9883  58817277  RISE       1
\Timer_Echo:TimerUDB:status_tc\/q              macrocell7      3350  13233  58817277  RISE       1
\Timer_Echo:TimerUDB:rstSts:stsreg\/status_0   statusicell2    2323  15557  58817277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:rstSts:stsreg\/clock                  statusicell2        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 58817398p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58827273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9876
-------------------------------------   ---- 
End-of-path arrival time (ps)           9876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock                datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5    760    760  58815835  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0    760  58815835  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2740   3500  58815835  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell6   6376   9876  58817398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock                datapathcell6       0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Echo:TimerUDB:timer_enable\/main_6
Capture Clock  : \Timer_Echo:TimerUDB:timer_enable\/clock_0
Path slack     : 58819019p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10804
-------------------------------------   ----- 
End-of-path arrival time (ps)           10804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock                datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0       datapathcell5    760    760  58815835  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell6      0    760  58815835  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell6   2740   3500  58815835  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/main_6      macrocell50     7304  10804  58819019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/clock_0                 macrocell50         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Echo:TimerUDB:trig_disable\/main_5
Capture Clock  : \Timer_Echo:TimerUDB:trig_disable\/clock_0
Path slack     : 58819085p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10738
-------------------------------------   ----- 
End-of-path arrival time (ps)           10738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock                datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0       datapathcell5    760    760  58815835  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell6      0    760  58815835  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell6   2740   3500  58815835  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/main_5      macrocell51     7238  10738  58819085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 58819135p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58827273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8138
-------------------------------------   ---- 
End-of-path arrival time (ps)           8138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock                datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5    760    760  58815835  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0    760  58815835  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2740   3500  58815835  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell5   4638   8138  58819135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock                datapathcell5       0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:timer_enable\/q
Path End       : \Timer_Echo:TimerUDB:trig_disable\/main_3
Capture Clock  : \Timer_Echo:TimerUDB:trig_disable\/clock_0
Path slack     : 58822224p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7600
-------------------------------------   ---- 
End-of-path arrival time (ps)           7600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/clock_0                 macrocell50         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:timer_enable\/q       macrocell50   1250   1250  58809210  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/main_3  macrocell51   6350   7600  58822224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:timer_enable\/q
Path End       : \Timer_Echo:TimerUDB:timer_enable\/main_4
Capture Clock  : \Timer_Echo:TimerUDB:timer_enable\/clock_0
Path slack     : 58822337p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7486
-------------------------------------   ---- 
End-of-path arrival time (ps)           7486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/clock_0                 macrocell50         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:timer_enable\/q       macrocell50   1250   1250  58809210  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/main_4  macrocell50   6236   7486  58822337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/clock_0                 macrocell50         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:trig_rise_detected\/q
Path End       : \Timer_Echo:TimerUDB:trig_disable\/main_7
Capture Clock  : \Timer_Echo:TimerUDB:trig_disable\/clock_0
Path slack     : 58822640p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7184
-------------------------------------   ---- 
End-of-path arrival time (ps)           7184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/clock_0           macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:trig_rise_detected\/q  macrocell53   1250   1250  58810177  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/main_7   macrocell51   5934   7184  58822640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer_Echo:TimerUDB:timer_enable\/main_3
Capture Clock  : \Timer_Echo:TimerUDB:timer_enable\/clock_0
Path slack     : 58822923p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6901
-------------------------------------   ---- 
End-of-path arrival time (ps)           6901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   1210   1210  58812950  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/main_3                 macrocell50    5691   6901  58822923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/clock_0                 macrocell50         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer_Echo:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \Timer_Echo:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 58822930p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6893
-------------------------------------   ---- 
End-of-path arrival time (ps)           6893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   1210   1210  58812950  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/main_2           macrocell53    5683   6893  58822930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/clock_0           macrocell53         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer_Echo:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \Timer_Echo:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 58822930p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6893
-------------------------------------   ---- 
End-of-path arrival time (ps)           6893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   1210   1210  58812950  RISE       1
\Timer_Echo:TimerUDB:trig_fall_detected\/main_2           macrocell54    5683   6893  58822930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_fall_detected\/clock_0           macrocell54         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Echo:TimerUDB:timer_enable\/main_2
Capture Clock  : \Timer_Echo:TimerUDB:timer_enable\/clock_0
Path slack     : 58822960p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6863
-------------------------------------   ---- 
End-of-path arrival time (ps)           6863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  58822960  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/main_2                 macrocell50    5653   6863  58822960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/clock_0                 macrocell50         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Echo:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \Timer_Echo:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 58823513p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6310
-------------------------------------   ---- 
End-of-path arrival time (ps)           6310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  58822960  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/main_1           macrocell53    5100   6310  58823513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/clock_0           macrocell53         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Echo:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \Timer_Echo:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 58823513p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6310
-------------------------------------   ---- 
End-of-path arrival time (ps)           6310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  58822960  RISE       1
\Timer_Echo:TimerUDB:trig_fall_detected\/main_1           macrocell54    5100   6310  58823513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_fall_detected\/clock_0           macrocell54         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:run_mode\/q
Path End       : \Timer_Echo:TimerUDB:timer_enable\/main_5
Capture Clock  : \Timer_Echo:TimerUDB:timer_enable\/clock_0
Path slack     : 58824447p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5376
-------------------------------------   ---- 
End-of-path arrival time (ps)           5376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:run_mode\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:run_mode\/q           macrocell46   1250   1250  58822702  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/main_5  macrocell50   4126   5376  58824447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/clock_0                 macrocell50         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:trig_disable\/q
Path End       : \Timer_Echo:TimerUDB:timer_enable\/main_7
Capture Clock  : \Timer_Echo:TimerUDB:timer_enable\/clock_0
Path slack     : 58824609p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5214
-------------------------------------   ---- 
End-of-path arrival time (ps)           5214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:trig_disable\/q       macrocell51   1250   1250  58824609  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/main_7  macrocell50   3964   5214  58824609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/clock_0                 macrocell50         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : MODIN2_1/main_3
Capture Clock  : MODIN2_1/clock_0
Path slack     : 58825348p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4475
-------------------------------------   ---- 
End-of-path arrival time (ps)           4475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN2_0/q       macrocell48   1250   1250  58825348  RISE       1
MODIN2_1/main_3  macrocell47   3225   4475  58825348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell47         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : MODIN2_0/main_2
Capture Clock  : MODIN2_0/clock_0
Path slack     : 58825355p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4469
-------------------------------------   ---- 
End-of-path arrival time (ps)           4469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell47         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN2_1/q       macrocell47   1250   1250  58825355  RISE       1
MODIN2_0/main_2  macrocell48   3219   4469  58825355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : \Timer_Echo:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Timer_Echo:TimerUDB:capt_int_temp\/clock_0
Path slack     : 58825355p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4469
-------------------------------------   ---- 
End-of-path arrival time (ps)           4469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell47         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN2_1/q                                  macrocell47   1250   1250  58825355  RISE       1
\Timer_Echo:TimerUDB:capt_int_temp\/main_2  macrocell49   3219   4469  58825355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:capt_int_temp\/clock_0                macrocell49         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN2_1/main_4
Capture Clock  : MODIN2_1/clock_0
Path slack     : 58825399p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   1210   1210  58825399  RISE       1
MODIN2_1/main_4                                           macrocell47    3214   4424  58825399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell47         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN2_1/main_5
Capture Clock  : MODIN2_1/clock_0
Path slack     : 58825411p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4412
-------------------------------------   ---- 
End-of-path arrival time (ps)           4412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   1210   1210  58825411  RISE       1
MODIN2_1/main_5                                           macrocell47    3202   4412  58825411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell47         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:trig_rise_detected\/q
Path End       : \Timer_Echo:TimerUDB:trig_rise_detected\/main_5
Capture Clock  : \Timer_Echo:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 58825622p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4202
-------------------------------------   ---- 
End-of-path arrival time (ps)           4202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/clock_0           macrocell53         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:trig_rise_detected\/q       macrocell53   1250   1250  58810177  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/main_5  macrocell53   2952   4202  58825622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/clock_0           macrocell53         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:trig_rise_detected\/q
Path End       : \Timer_Echo:TimerUDB:timer_enable\/main_8
Capture Clock  : \Timer_Echo:TimerUDB:timer_enable\/clock_0
Path slack     : 58825626p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4197
-------------------------------------   ---- 
End-of-path arrival time (ps)           4197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/clock_0           macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:trig_rise_detected\/q  macrocell53   1250   1250  58810177  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/main_8   macrocell50   2947   4197  58825626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/clock_0                 macrocell50         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:capture_last\/q
Path End       : \Timer_Echo:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \Timer_Echo:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 58825967p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:capture_last\/clock_0                 macrocell45         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:capture_last\/q             macrocell45   1250   1250  58817881  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/main_4  macrocell53   2607   3857  58825967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/clock_0           macrocell53         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:capture_last\/q
Path End       : \Timer_Echo:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \Timer_Echo:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 58825967p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:capture_last\/clock_0                 macrocell45         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:capture_last\/q             macrocell45   1250   1250  58817881  RISE       1
\Timer_Echo:TimerUDB:trig_fall_detected\/main_4  macrocell54   2607   3857  58825967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_fall_detected\/clock_0           macrocell54         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Echo:TimerUDB:run_mode\/main_0
Capture Clock  : \Timer_Echo:TimerUDB:run_mode\/clock_0
Path slack     : 58825974p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  58822960  RISE       1
\Timer_Echo:TimerUDB:run_mode\/main_0                     macrocell46    2640   3850  58825974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:run_mode\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer_Echo:TimerUDB:trig_disable\/main_2
Capture Clock  : \Timer_Echo:TimerUDB:trig_disable\/clock_0
Path slack     : 58825992p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   1210   1210  58812950  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/main_2                 macrocell51    2621   3831  58825992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:trig_fall_detected\/q
Path End       : \Timer_Echo:TimerUDB:trig_fall_detected\/main_5
Capture Clock  : \Timer_Echo:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 58826256p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_fall_detected\/clock_0           macrocell54         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:trig_fall_detected\/q       macrocell54   1250   1250  58826256  RISE       1
\Timer_Echo:TimerUDB:trig_fall_detected\/main_5  macrocell54   2318   3568  58826256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_fall_detected\/clock_0           macrocell54         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : MODIN2_1/main_2
Capture Clock  : MODIN2_1/clock_0
Path slack     : 58826260p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell47         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN2_1/q       macrocell47   1250   1250  58825355  RISE       1
MODIN2_1/main_2  macrocell47   2313   3563  58826260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell47         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : MODIN2_0/main_3
Capture Clock  : MODIN2_0/clock_0
Path slack     : 58826265p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN2_0/q       macrocell48   1250   1250  58825348  RISE       1
MODIN2_0/main_3  macrocell48   2309   3559  58826265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : \Timer_Echo:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Timer_Echo:TimerUDB:capt_int_temp\/clock_0
Path slack     : 58826265p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN2_0/q                                  macrocell48   1250   1250  58825348  RISE       1
\Timer_Echo:TimerUDB:capt_int_temp\/main_3  macrocell49   2309   3559  58826265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:capt_int_temp\/clock_0                macrocell49         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:trig_disable\/q
Path End       : \Timer_Echo:TimerUDB:trig_disable\/main_6
Capture Clock  : \Timer_Echo:TimerUDB:trig_disable\/clock_0
Path slack     : 58826267p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:trig_disable\/q       macrocell51   1250   1250  58824609  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/main_6  macrocell51   2306   3556  58826267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:run_mode\/q
Path End       : \Timer_Echo:TimerUDB:trig_disable\/main_4
Capture Clock  : \Timer_Echo:TimerUDB:trig_disable\/clock_0
Path slack     : 58826272p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:run_mode\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:run_mode\/q           macrocell46   1250   1250  58822702  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/main_4  macrocell51   2302   3552  58826272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN2_0/main_4
Capture Clock  : MODIN2_0/clock_0
Path slack     : 58826280p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   1210   1210  58825399  RISE       1
MODIN2_0/main_4                                           macrocell48    2333   3543  58826280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_Echo:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Timer_Echo:TimerUDB:capt_int_temp\/clock_0
Path slack     : 58826280p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   1210   1210  58825399  RISE       1
\Timer_Echo:TimerUDB:capt_int_temp\/main_4                macrocell49    2333   3543  58826280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:capt_int_temp\/clock_0                macrocell49         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN2_0/main_5
Capture Clock  : MODIN2_0/clock_0
Path slack     : 58826292p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3531
-------------------------------------   ---- 
End-of-path arrival time (ps)           3531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   1210   1210  58825411  RISE       1
MODIN2_0/main_5                                           macrocell48    2321   3531  58826292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_Echo:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \Timer_Echo:TimerUDB:capt_int_temp\/clock_0
Path slack     : 58826292p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3531
-------------------------------------   ---- 
End-of-path arrival time (ps)           3531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   1210   1210  58825411  RISE       1
\Timer_Echo:TimerUDB:capt_int_temp\/main_5                macrocell49    2321   3531  58826292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:capt_int_temp\/clock_0                macrocell49         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:capt_int_temp\/q
Path End       : \Timer_Echo:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Timer_Echo:TimerUDB:rstSts:stsreg\/clock
Path slack     : 58828688p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                             -500
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58832833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4145
-------------------------------------   ---- 
End-of-path arrival time (ps)           4145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:capt_int_temp\/clock_0                macrocell49         0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:capt_int_temp\/q         macrocell49    1250   1250  58828688  RISE       1
\Timer_Echo:TimerUDB:rstSts:stsreg\/status_1  statusicell2   2895   4145  58828688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:rstSts:stsreg\/clock                  statusicell2        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999999983858p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_Seconds:R#1 vs. Clock_Seconds:R#2)   1000000000000
- Setup time                                                       -4230
--------------------------------------------------------   ------------- 
End-of-path required time (ps)                              999999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11912
-------------------------------------   ----- 
End-of-path arrival time (ps)           11912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/clock           datapathcell15      0      0  RISE       1

Data path
pin name                                              model name      delay     AT         slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------------  ----  ------
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/z0         datapathcell15    760    760  999999983858  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell16      0    760  999999983858  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell16   2740   3500  999999983858  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell15   3282   6782  999999983858  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell15   5130  11912  999999983858  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/ci         datapathcell16      0  11912  999999983858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/clock           datapathcell16      0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Avoidance:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_Avoidance:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999999986467p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_Seconds:R#1 vs. Clock_Seconds:R#2)   1000000000000
- Setup time                                                        -500
--------------------------------------------------------   ------------- 
End-of-path required time (ps)                              999999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13033
-------------------------------------   ----- 
End-of-path arrival time (ps)           13033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/clock           datapathcell15      0      0  RISE       1

Data path
pin name                                            model name      delay     AT         slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------------  ----  ------
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/z0       datapathcell15    760    760  999999983858  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell16      0    760  999999983858  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell16   2740   3500  999999983858  RISE       1
\Timer_Avoidance:TimerUDB:status_tc\/main_1         macrocell31      3309   6809  999999986467  RISE       1
\Timer_Avoidance:TimerUDB:status_tc\/q              macrocell31      3350  10159  999999986467  RISE       1
\Timer_Avoidance:TimerUDB:rstSts:stsreg\/status_0   statusicell9     2875  13033  999999986467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:rstSts:stsreg\/clock             statusicell9        0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999999987158p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_Seconds:R#1 vs. Clock_Seconds:R#2)   1000000000000
- Setup time                                                       -6060
--------------------------------------------------------   ------------- 
End-of-path required time (ps)                              999999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6782
-------------------------------------   ---- 
End-of-path arrival time (ps)           6782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/clock           datapathcell15      0      0  RISE       1

Data path
pin name                                              model name      delay     AT         slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------------  ----  ------
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/z0         datapathcell15    760    760  999999983858  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell16      0    760  999999983858  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell16   2740   3500  999999983858  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell15   3282   6782  999999987158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/clock           datapathcell15      0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999999987172p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_Seconds:R#1 vs. Clock_Seconds:R#2)   1000000000000
- Setup time                                                       -6060
--------------------------------------------------------   ------------- 
End-of-path required time (ps)                              999999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6768
-------------------------------------   ---- 
End-of-path arrival time (ps)           6768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/clock           datapathcell15      0      0  RISE       1

Data path
pin name                                              model name      delay     AT         slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------------  ----  ------
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/z0         datapathcell15    760    760  999999983858  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell16      0    760  999999983858  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell16   2740   3500  999999983858  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell16   3268   6768  999999987172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/clock           datapathcell16      0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Avoidance:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999999988764p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_Seconds:R#1 vs. Clock_Seconds:R#2)   1000000000000
- Setup time                                                       -6060
--------------------------------------------------------   ------------- 
End-of-path required time (ps)                              999999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5176
-------------------------------------   ---- 
End-of-path arrival time (ps)           5176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT         slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ------------  ----  ------
\Timer_Avoidance:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8     1210   1210  999999985464  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell15   3966   5176  999999988764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/clock           datapathcell15      0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Avoidance:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999999989170p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_Seconds:R#1 vs. Clock_Seconds:R#2)   1000000000000
- Setup time                                                       -6060
--------------------------------------------------------   ------------- 
End-of-path required time (ps)                              999999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT         slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ------------  ----  ------
\Timer_Avoidance:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8     1210   1210  999999985464  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell16   3560   4770  999999989170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/clock           datapathcell16      0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

