
---------- Begin Simulation Statistics ----------
sim_seconds                                  3.083974                       # Number of seconds simulated
sim_ticks                                3083974140000                       # Number of ticks simulated
final_tick                               3083974140000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                3641427                       # Simulator instruction rate (inst/s)
host_op_rate                                  3641424                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                           111594264105                       # Simulator tick rate (ticks/s)
host_mem_usage                                 455660                       # Number of bytes of host memory used
host_seconds                                    27.64                       # Real time elapsed on the host
sim_insts                                   100632858                       # Number of instructions simulated
sim_ops                                     100632858                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst       55664192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data      164127360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         4032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst       39365056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data       12776000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          271936640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst     55664192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst     39365056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      95029248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     28225664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      2832384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        31058048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst          869753                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data         2564490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            63                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst          615079                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data          199625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4249010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        441026                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        44256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             485282                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          18049500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          53219435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            1307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          12764392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           4142707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              88177341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     18049500                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     12764392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         30813893                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         9152367                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide         918420                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10070787                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         9152367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         18049500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         53219435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide         919728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         12764392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          4142707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             98248129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   2980989833750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF    102980540000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        201429936240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        201429936240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         66713566365                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         66713566365                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1791861543750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1791861543750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2060005046355                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2060005046355                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971740                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971740                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq             4036595                       # Transaction distribution
system.membus.trans_dist::ReadResp            4036595                       # Transaction distribution
system.membus.trans_dist::WriteReq              17820                       # Transaction distribution
system.membus.trans_dist::WriteResp             17820                       # Transaction distribution
system.membus.trans_dist::Writeback            441026                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        44256                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        44256                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            51285                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          27379                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           78664                       # Transaction distribution
system.membus.trans_dist::ReadExReq            315360                       # Transaction distribution
system.membus.trans_dist::ReadExResp           315360                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        88930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        88930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port      1739578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total      1739578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        39882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port      5675045                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total      5714927                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port      1230212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total      1230212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave        10326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port       642443                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total       652769                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9426416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2845760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2845760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port     55666496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total     55666496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave        66134                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port    189644608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total    189710742                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port     39366784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total     39366784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave        40479                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port     21593344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total     21633823                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               309223605                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           4908617                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                 4908617    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total             4908617                       # Request fanout histogram
system.iocache.tags.replacements                44428                       # number of replacements
system.iocache.tags.tagsinuse                0.751979                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                44428                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2933852860017                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide     0.751979                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.046999                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.046999                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               400185                       # Number of tag accesses
system.iocache.tags.data_accesses              400185                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        44256                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        44256                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide          209                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              209                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide          209                       # number of demand (read+write) misses
system.iocache.demand_misses::total               209                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          209                       # number of overall misses
system.iocache.overall_misses::total              209                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          209                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            209                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        44256                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        44256                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          209                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             209                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          209                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            209                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      44256                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 326                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2824192                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        365                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                    13116647                       # DTB read hits
system.cpu0.dtb.read_misses                      7133                       # DTB read misses
system.cpu0.dtb.read_acv                           26                       # DTB read access violations
system.cpu0.dtb.read_accesses                  576231                       # DTB read accesses
system.cpu0.dtb.write_hits                    6021748                       # DTB write hits
system.cpu0.dtb.write_misses                      748                       # DTB write misses
system.cpu0.dtb.write_acv                         100                       # DTB write access violations
system.cpu0.dtb.write_accesses                 214912                       # DTB write accesses
system.cpu0.dtb.data_hits                    19138395                       # DTB hits
system.cpu0.dtb.data_misses                      7881                       # DTB misses
system.cpu0.dtb.data_acv                          126                       # DTB access violations
system.cpu0.dtb.data_accesses                  791143                       # DTB accesses
system.cpu0.itb.fetch_hits                    3961549                       # ITB hits
system.cpu0.itb.fetch_misses                     3677                       # ITB misses
system.cpu0.itb.fetch_acv                           1                       # ITB acv
system.cpu0.itb.fetch_accesses                3965226                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                       308310891                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   76687899                       # Number of instructions committed
system.cpu0.committedOps                     76687899                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             74193057                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                227279                       # Number of float alu accesses
system.cpu0.num_func_calls                    2376674                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     10056270                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    74193057                       # number of integer instructions
system.cpu0.num_fp_insts                       227279                       # number of float instructions
system.cpu0.num_int_register_reads          101727457                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          57114741                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads               94774                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes              95947                       # number of times the floating registers were written
system.cpu0.num_mem_refs                     19175513                       # number of memory refs
system.cpu0.num_load_insts                   13140239                       # Number of load instructions
system.cpu0.num_store_insts                   6035274                       # Number of store instructions
system.cpu0.num_idle_cycles              231639873.393399                       # Number of idle cycles
system.cpu0.num_busy_cycles              76671017.606601                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.248681                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.751319                       # Percentage of idle cycles
system.cpu0.Branches                         12922560                       # Number of branches fetched
system.cpu0.op_class::No_OpClass              1484530      1.94%      1.94% # Class of executed instruction
system.cpu0.op_class::IntAlu                 54736530     71.37%     73.30% # Class of executed instruction
system.cpu0.op_class::IntMult                  129891      0.17%     73.47% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     73.47% # Class of executed instruction
system.cpu0.op_class::FloatAdd                  68165      0.09%     73.56% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     73.56% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     73.56% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     73.56% # Class of executed instruction
system.cpu0.op_class::FloatDiv                   2779      0.00%     73.57% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     73.57% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     73.57% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     73.57% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     73.57% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     73.57% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     73.57% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     73.57% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     73.57% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     73.57% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     73.57% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     73.57% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     73.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     73.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     73.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     73.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     73.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     73.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     73.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     73.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     73.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     73.57% # Class of executed instruction
system.cpu0.op_class::MemRead                13444537     17.53%     91.10% # Class of executed instruction
system.cpu0.op_class::MemWrite                6056105      7.90%     98.99% # Class of executed instruction
system.cpu0.op_class::IprAccess                773369      1.01%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  76695906                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    7973                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    173642                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   55804     37.01%     37.01% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    119      0.08%     37.09% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   3043      2.02%     39.11% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    759      0.50%     39.61% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  91039     60.39%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              150764                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    55534     48.61%     48.61% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     119      0.10%     48.72% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    3043      2.66%     51.38% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     759      0.66%     52.05% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   54778     47.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total               114233                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            2827507210000     91.71%     91.71% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21              170240000      0.01%     91.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22             2980800000      0.10%     91.81% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30             1705630000      0.06%     91.87% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31           250665180000      8.13%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        3083029060000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.995162                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.601698                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.757694                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         6      2.55%      2.55% # number of syscalls executed
system.cpu0.kern.syscall::3                        23      9.79%     12.34% # number of syscalls executed
system.cpu0.kern.syscall::4                         4      1.70%     14.04% # number of syscalls executed
system.cpu0.kern.syscall::6                        27     11.49%     25.53% # number of syscalls executed
system.cpu0.kern.syscall::12                        1      0.43%     25.96% # number of syscalls executed
system.cpu0.kern.syscall::15                        1      0.43%     26.38% # number of syscalls executed
system.cpu0.kern.syscall::17                       11      4.68%     31.06% # number of syscalls executed
system.cpu0.kern.syscall::19                        7      2.98%     34.04% # number of syscalls executed
system.cpu0.kern.syscall::20                        4      1.70%     35.74% # number of syscalls executed
system.cpu0.kern.syscall::23                        3      1.28%     37.02% # number of syscalls executed
system.cpu0.kern.syscall::24                        5      2.13%     39.15% # number of syscalls executed
system.cpu0.kern.syscall::33                        9      3.83%     42.98% # number of syscalls executed
system.cpu0.kern.syscall::45                       42     17.87%     60.85% # number of syscalls executed
system.cpu0.kern.syscall::47                        5      2.13%     62.98% # number of syscalls executed
system.cpu0.kern.syscall::48                        4      1.70%     64.68% # number of syscalls executed
system.cpu0.kern.syscall::54                        6      2.55%     67.23% # number of syscalls executed
system.cpu0.kern.syscall::58                        1      0.43%     67.66% # number of syscalls executed
system.cpu0.kern.syscall::59                        3      1.28%     68.94% # number of syscalls executed
system.cpu0.kern.syscall::71                       41     17.45%     86.38% # number of syscalls executed
system.cpu0.kern.syscall::73                        3      1.28%     87.66% # number of syscalls executed
system.cpu0.kern.syscall::74                       12      5.11%     92.77% # number of syscalls executed
system.cpu0.kern.syscall::87                        1      0.43%     93.19% # number of syscalls executed
system.cpu0.kern.syscall::90                        1      0.43%     93.62% # number of syscalls executed
system.cpu0.kern.syscall::92                        6      2.55%     96.17% # number of syscalls executed
system.cpu0.kern.syscall::97                        2      0.85%     97.02% # number of syscalls executed
system.cpu0.kern.syscall::98                        2      0.85%     97.87% # number of syscalls executed
system.cpu0.kern.syscall::132                       3      1.28%     99.15% # number of syscalls executed
system.cpu0.kern.syscall::144                       1      0.43%     99.57% # number of syscalls executed
system.cpu0.kern.syscall::147                       1      0.43%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                   235                       # number of syscalls executed
system.cpu0.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::wripir                 1073      0.68%      0.68% # number of callpals executed
system.cpu0.kern.callpal::wrmces                    1      0.00%      0.68% # number of callpals executed
system.cpu0.kern.callpal::wrfen                     1      0.00%      0.68% # number of callpals executed
system.cpu0.kern.callpal::wrvptptr                  1      0.00%      0.68% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 2601      1.65%      2.33% # number of callpals executed
system.cpu0.kern.callpal::tbi                      31      0.02%      2.35% # number of callpals executed
system.cpu0.kern.callpal::wrent                     7      0.00%      2.35% # number of callpals executed
system.cpu0.kern.callpal::swpipl               141583     89.59%     91.94% # number of callpals executed
system.cpu0.kern.callpal::rdps                   6956      4.40%     96.34% # number of callpals executed
system.cpu0.kern.callpal::wrkgp                     1      0.00%     96.34% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     5      0.00%     96.35% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     8      0.01%     96.35% # number of callpals executed
system.cpu0.kern.callpal::whami                     2      0.00%     96.35% # number of callpals executed
system.cpu0.kern.callpal::rti                    5262      3.33%     99.68% # number of callpals executed
system.cpu0.kern.callpal::callsys                 354      0.22%     99.91% # number of callpals executed
system.cpu0.kern.callpal::imb                     150      0.09%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                158037                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             7623                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               1108                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               1108                      
system.cpu0.kern.mode_good::user                 1108                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.145350                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.253808                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      3057479020000     99.29%     99.29% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         21798290000      0.71%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    2602                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 7493                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7493                       # Transaction distribution
system.iobus.trans_dist::WriteReq               62076                       # Transaction distribution
system.iobus.trans_dist::WriteResp              17820                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        44256                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        20046                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          292                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          232                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        20514                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         2492                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5908                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf          284                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        50208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        88930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        88930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  139138                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        80184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1168                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          235                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio        10257                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio         9948                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3748                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf          400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf          311                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       106613                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2837640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2837640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2944253                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.icache.tags.replacements           869135                       # number of replacements
system.cpu0.icache.tags.tagsinuse          506.565342                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           75775687                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           869135                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            87.185175                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     160100290000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   506.565342                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.989385                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.989385                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          458                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        154261601                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       154261601                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     75826117                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       75826117                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     75826117                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        75826117                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     75826117                       # number of overall hits
system.cpu0.icache.overall_hits::total       75826117                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       869789                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       869789                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       869789                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        869789                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       869789                       # number of overall misses
system.cpu0.icache.overall_misses::total       869789                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst     76695906                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     76695906                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     76695906                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     76695906                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     76695906                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     76695906                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.011341                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.011341                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.011341                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.011341                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.011341                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.011341                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements          2584838                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1011.526223                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16463845                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2584838                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.369391                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle        348570000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1011.526223                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.987819                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.987819                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          920                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          814                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         40904940                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        40904940                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     10569942                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10569942                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      5570212                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5570212                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       166660                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       166660                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data       169398                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       169398                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     16140154                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16140154                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     16140154                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16140154                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data      2370028                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2370028                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       261019                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       261019                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        19213                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        19213                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data        15831                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        15831                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      2631047                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2631047                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      2631047                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2631047                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data     12939970                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12939970                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      5831231                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5831231                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       185873                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       185873                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       185229                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       185229                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     18771201                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18771201                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     18771201                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18771201                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.183156                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.183156                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.044762                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.044762                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.103366                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.103366                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.085467                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.085467                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.140164                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.140164                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.140164                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.140164                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       342863                       # number of writebacks
system.cpu0.dcache.writebacks::total           342863                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                     4787956                       # DTB read hits
system.cpu1.dtb.read_misses                      5399                       # DTB read misses
system.cpu1.dtb.read_acv                           72                       # DTB read access violations
system.cpu1.dtb.read_accesses                  271660                       # DTB read accesses
system.cpu1.dtb.write_hits                    3347828                       # DTB write hits
system.cpu1.dtb.write_misses                      578                       # DTB write misses
system.cpu1.dtb.write_acv                          76                       # DTB write access violations
system.cpu1.dtb.write_accesses                 124828                       # DTB write accesses
system.cpu1.dtb.data_hits                     8135784                       # DTB hits
system.cpu1.dtb.data_misses                      5977                       # DTB misses
system.cpu1.dtb.data_acv                          148                       # DTB access violations
system.cpu1.dtb.data_accesses                  396488                       # DTB accesses
system.cpu1.itb.fetch_hits                    2882395                       # ITB hits
system.cpu1.itb.fetch_misses                     2549                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                2884944                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                       308402107                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   23944959                       # Number of instructions committed
system.cpu1.committedOps                     23944959                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             23121578                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                285894                       # Number of float alu accesses
system.cpu1.num_func_calls                     807936                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      2347356                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    23121578                       # number of integer instructions
system.cpu1.num_fp_insts                       285894                       # number of float instructions
system.cpu1.num_int_register_reads           32095845                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          17086339                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads              141591                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes             145094                       # number of times the floating registers were written
system.cpu1.num_mem_refs                      8179098                       # number of memory refs
system.cpu1.num_load_insts                    4814759                       # Number of load instructions
system.cpu1.num_store_insts                   3364339                       # Number of store instructions
system.cpu1.num_idle_cycles              284451591.041401                       # Number of idle cycles
system.cpu1.num_busy_cycles              23950515.958599                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.077660                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.922340                       # Percentage of idle cycles
system.cpu1.Branches                          3455310                       # Number of branches fetched
system.cpu1.op_class::No_OpClass               169347      0.71%      0.71% # Class of executed instruction
system.cpu1.op_class::IntAlu                 14687762     61.32%     62.03% # Class of executed instruction
system.cpu1.op_class::IntMult                   50151      0.21%     62.24% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     62.24% # Class of executed instruction
system.cpu1.op_class::FloatAdd                  20960      0.09%     62.33% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     62.33% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     62.33% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     62.33% # Class of executed instruction
system.cpu1.op_class::FloatDiv                   1416      0.01%     62.33% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     62.33% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     62.33% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     62.33% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     62.33% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     62.33% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     62.33% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     62.33% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     62.33% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     62.33% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     62.33% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     62.33% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     62.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     62.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     62.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     62.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     62.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     62.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     62.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     62.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     62.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     62.33% # Class of executed instruction
system.cpu1.op_class::MemRead                 4960168     20.71%     83.04% # Class of executed instruction
system.cpu1.op_class::MemWrite                3421113     14.28%     97.33% # Class of executed instruction
system.cpu1.op_class::IprAccess                640167      2.67%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  23951084                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    4692                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    140384                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                   45253     37.43%     37.43% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   2994      2.48%     39.91% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                   1073      0.89%     40.79% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  71584     59.21%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total              120904                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    43970     48.35%     48.35% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    2994      3.29%     51.65% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                    1073      1.18%     52.83% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   42899     47.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                90936                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            2810713730000     91.14%     91.14% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22             2932780000      0.10%     91.23% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30             2504850000      0.08%     91.32% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31           267817260000      8.68%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        3083968620000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.971648                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.599282                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.752134                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         2      1.49%      1.49% # number of syscalls executed
system.cpu1.kern.syscall::3                        10      7.46%      8.96% # number of syscalls executed
system.cpu1.kern.syscall::4                         3      2.24%     11.19% # number of syscalls executed
system.cpu1.kern.syscall::6                        18     13.43%     24.63% # number of syscalls executed
system.cpu1.kern.syscall::17                        7      5.22%     29.85% # number of syscalls executed
system.cpu1.kern.syscall::19                        4      2.99%     32.84% # number of syscalls executed
system.cpu1.kern.syscall::20                        2      1.49%     34.33% # number of syscalls executed
system.cpu1.kern.syscall::23                        1      0.75%     35.07% # number of syscalls executed
system.cpu1.kern.syscall::24                        3      2.24%     37.31% # number of syscalls executed
system.cpu1.kern.syscall::33                        3      2.24%     39.55% # number of syscalls executed
system.cpu1.kern.syscall::41                        2      1.49%     41.04% # number of syscalls executed
system.cpu1.kern.syscall::45                       20     14.93%     55.97% # number of syscalls executed
system.cpu1.kern.syscall::47                        3      2.24%     58.21% # number of syscalls executed
system.cpu1.kern.syscall::48                        6      4.48%     62.69% # number of syscalls executed
system.cpu1.kern.syscall::54                        6      4.48%     67.16% # number of syscalls executed
system.cpu1.kern.syscall::58                        1      0.75%     67.91% # number of syscalls executed
system.cpu1.kern.syscall::59                        4      2.99%     70.90% # number of syscalls executed
system.cpu1.kern.syscall::71                       22     16.42%     87.31% # number of syscalls executed
system.cpu1.kern.syscall::73                        2      1.49%     88.81% # number of syscalls executed
system.cpu1.kern.syscall::74                        6      4.48%     93.28% # number of syscalls executed
system.cpu1.kern.syscall::87                        1      0.75%     94.03% # number of syscalls executed
system.cpu1.kern.syscall::90                        2      1.49%     95.52% # number of syscalls executed
system.cpu1.kern.syscall::92                        3      2.24%     97.76% # number of syscalls executed
system.cpu1.kern.syscall::132                       1      0.75%     98.51% # number of syscalls executed
system.cpu1.kern.syscall::144                       1      0.75%     99.25% # number of syscalls executed
system.cpu1.kern.syscall::147                       1      0.75%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                   134                       # number of syscalls executed
system.cpu1.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::wripir                  759      0.59%      0.60% # number of callpals executed
system.cpu1.kern.callpal::wrmces                    1      0.00%      0.60% # number of callpals executed
system.cpu1.kern.callpal::wrfen                     1      0.00%      0.60% # number of callpals executed
system.cpu1.kern.callpal::swpctx                 3677      2.88%      3.48% # number of callpals executed
system.cpu1.kern.callpal::tbi                      35      0.03%      3.51% # number of callpals executed
system.cpu1.kern.callpal::wrent                     7      0.01%      3.51% # number of callpals executed
system.cpu1.kern.callpal::swpipl               110605     86.65%     90.16% # number of callpals executed
system.cpu1.kern.callpal::rdps                   6015      4.71%     94.87% # number of callpals executed
system.cpu1.kern.callpal::wrkgp                     1      0.00%     94.88% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     3      0.00%     94.88% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     2      0.00%     94.88% # number of callpals executed
system.cpu1.kern.callpal::whami                     3      0.00%     94.88% # number of callpals executed
system.cpu1.kern.callpal::rti                    6233      4.88%     99.76% # number of callpals executed
system.cpu1.kern.callpal::callsys                 210      0.16%     99.93% # number of callpals executed
system.cpu1.kern.callpal::imb                      89      0.07%    100.00% # number of callpals executed
system.cpu1.kern.callpal::rdunique                  1      0.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                127643                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             3756                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                898                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               4886                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               1894                      
system.cpu1.kern.mode_good::user                  898                      
system.cpu1.kern.mode_good::idle                  996                      
system.cpu1.kern.mode_switch_good::kernel     0.504260                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.203848                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.397065                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel      173021470000      5.61%      5.61% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user         13162750000      0.43%      6.04% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        2897784380000     93.96%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                    3678                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements           614517                       # number of replacements
system.cpu1.icache.tags.tagsinuse          481.012293                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           23192472                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           614517                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            37.740977                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     2978305060000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   481.012293                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.939477                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.939477                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          356                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         48517274                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        48517274                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst     23335978                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23335978                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     23335978                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23335978                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     23335978                       # number of overall hits
system.cpu1.icache.overall_hits::total       23335978                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst       615106                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       615106                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst       615106                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        615106                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst       615106                       # number of overall misses
system.cpu1.icache.overall_misses::total       615106                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst     23951084                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23951084                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     23951084                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23951084                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     23951084                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23951084                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.025682                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.025682                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.025682                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.025682                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.025682                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.025682                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           180921                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          812.961762                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            7899859                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           180921                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            43.664688                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     2985669880000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   812.961762                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.793908                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.793908                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          369                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          592                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         16562385                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        16562385                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      4577199                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4577199                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      3156745                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3156745                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        77076                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        77076                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        78416                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        78416                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      7733944                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7733944                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      7733944                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7733944                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       141479                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       141479                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       105626                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       105626                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        13487                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        13487                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data        11548                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        11548                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       247105                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        247105                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       247105                       # number of overall misses
system.cpu1.dcache.overall_misses::total       247105                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data      4718678                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4718678                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      3262371                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3262371                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        90563                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        90563                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        89964                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        89964                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      7981049                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      7981049                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      7981049                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      7981049                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.029983                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029983                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.032377                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032377                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.148924                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.148924                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.128362                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.128362                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.030961                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.030961                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.030961                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.030961                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        98163                       # number of writebacks
system.cpu1.dcache.writebacks::total            98163                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.139873                       # Number of seconds simulated
sim_ticks                                139872670000                       # Number of ticks simulated
final_tick                               3223846810000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               18744012                       # Simulator instruction rate (inst/s)
host_op_rate                                 18743950                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            21100186186                       # Simulator tick rate (ticks/s)
host_mem_usage                                 457708                       # Number of bytes of host memory used
host_seconds                                     6.63                       # Real time elapsed on the host
sim_insts                                   124252269                       # Number of instructions simulated
sim_ops                                     124252269                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst        8373120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        8007616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst        6440704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        6268096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29089536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      8373120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst      6440704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      14813824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      8091456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       847872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8939328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst          130830                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          125119                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst          100636                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           97939                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              454524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        126429                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        13248                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             139677                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          59862445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          57249325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          46046908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          44812872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             207971550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     59862445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     46046908                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        105909353                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        57848728                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        6061742                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             63910469                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        57848728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         59862445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         57249325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        6061742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         46046908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         44812872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            271882020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   135201555000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      4670640000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        210565708080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        210565708080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         69739332705                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         69739332705                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1873130679750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1873130679750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2153435720535                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2153435720535                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971740                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971740                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              419742                       # Transaction distribution
system.membus.trans_dist::ReadResp             419742                       # Transaction distribution
system.membus.trans_dist::WriteReq               4796                       # Transaction distribution
system.membus.trans_dist::WriteResp              4796                       # Transaction distribution
system.membus.trans_dist::Writeback            126429                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        13248                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        13248                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            35273                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          22821                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           58094                       # Transaction distribution
system.membus.trans_dist::ReadExReq             99927                       # Transaction distribution
system.membus.trans_dist::ReadExResp            99927                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        26562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        26562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port       261662                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total       261662                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        14274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port       440009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total       454283                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port       201272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total       201272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave         3098                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port       371166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total       374264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1318043                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       849984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       849984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port      8373184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total      8373184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave        19007                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port     14434944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total     14453951                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port      6440704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total      6440704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave        12153                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port     11850368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total     11862521                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                41980344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            713550                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                  713550    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total              713550                       # Request fanout histogram
system.iocache.tags.replacements                13281                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                13281                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               119529                       # Number of tag accesses
system.iocache.tags.data_accesses              119529                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        13248                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        13248                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           33                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               33                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           33                       # number of demand (read+write) misses
system.iocache.demand_misses::total                33                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           33                       # number of overall misses
system.iocache.overall_misses::total               33                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           33                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             33                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        13248                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        13248                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           33                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              33                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           33                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             33                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      13248                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 101                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   847872                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        106                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                     2791159                       # DTB read hits
system.cpu0.dtb.read_misses                      1938                       # DTB read misses
system.cpu0.dtb.read_acv                           12                       # DTB read access violations
system.cpu0.dtb.read_accesses                 1285862                       # DTB read accesses
system.cpu0.dtb.write_hits                    1274011                       # DTB write hits
system.cpu0.dtb.write_misses                     1115                       # DTB write misses
system.cpu0.dtb.write_acv                          21                       # DTB write access violations
system.cpu0.dtb.write_accesses                 299957                       # DTB write accesses
system.cpu0.dtb.data_hits                     4065170                       # DTB hits
system.cpu0.dtb.data_misses                      3053                       # DTB misses
system.cpu0.dtb.data_acv                           33                       # DTB access violations
system.cpu0.dtb.data_accesses                 1585819                       # DTB accesses
system.cpu0.itb.fetch_hits                    6134285                       # ITB hits
system.cpu0.itb.fetch_misses                      642                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                6134927                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                        14082497                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   12607667                       # Number of instructions committed
system.cpu0.committedOps                     12607667                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             10722142                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses               2941959                       # Number of float alu accesses
system.cpu0.num_func_calls                     293381                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      1099906                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    10722142                       # number of integer instructions
system.cpu0.num_fp_insts                      2941959                       # number of float instructions
system.cpu0.num_int_register_reads           17159017                       # number of times the integer registers were read
system.cpu0.num_int_register_writes           7217446                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads             3572897                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes            2649229                       # number of times the floating registers were written
system.cpu0.num_mem_refs                      4083536                       # number of memory refs
system.cpu0.num_load_insts                    2802284                       # Number of load instructions
system.cpu0.num_store_insts                   1281252                       # Number of store instructions
system.cpu0.num_idle_cycles              1385972.358232                       # Number of idle cycles
system.cpu0.num_busy_cycles              12696524.641768                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.901582                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.098418                       # Percentage of idle cycles
system.cpu0.Branches                          1475413                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                98810      0.78%      0.78% # Class of executed instruction
system.cpu0.op_class::IntAlu                  6558148     52.00%     52.79% # Class of executed instruction
system.cpu0.op_class::IntMult                   11338      0.09%     52.88% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     52.88% # Class of executed instruction
system.cpu0.op_class::FloatAdd                1144250      9.07%     61.95% # Class of executed instruction
system.cpu0.op_class::FloatCmp                  73239      0.58%     62.53% # Class of executed instruction
system.cpu0.op_class::FloatCvt                  14237      0.11%     62.65% # Class of executed instruction
system.cpu0.op_class::FloatMult                330892      2.62%     65.27% # Class of executed instruction
system.cpu0.op_class::FloatDiv                  70459      0.56%     65.83% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     1      0.00%     65.83% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     65.83% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     65.83% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     65.83% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     65.83% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     65.83% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     65.83% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     65.83% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     65.83% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     65.83% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     65.83% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     65.83% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     65.83% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     65.83% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     65.83% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     65.83% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     65.83% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     65.83% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     65.83% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     65.83% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     65.83% # Class of executed instruction
system.cpu0.op_class::MemRead                 2857797     22.66%     88.49% # Class of executed instruction
system.cpu0.op_class::MemWrite                1284422     10.19%     98.67% # Class of executed instruction
system.cpu0.op_class::IprAccess                167160      1.33%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  12610753                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     733                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     30438                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    9098     41.55%     41.55% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     68      0.31%     41.86% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    145      0.66%     42.52% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    679      3.10%     45.62% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  11906     54.38%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               21896                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     9095     49.42%     49.42% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      68      0.37%     49.79% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     145      0.79%     50.58% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     679      3.69%     54.27% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    8417     45.73%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                18404                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             98649040000     70.06%     70.06% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21              100600000      0.07%     70.13% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              141430000      0.10%     70.23% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30             1527280000      1.08%     71.31% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            40393880000     28.69%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        140812230000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999670                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.706954                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.840519                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1      1.49%      1.49% # number of syscalls executed
system.cpu0.kern.syscall::3                         2      2.99%      4.48% # number of syscalls executed
system.cpu0.kern.syscall::4                        26     38.81%     43.28% # number of syscalls executed
system.cpu0.kern.syscall::6                         2      2.99%     46.27% # number of syscalls executed
system.cpu0.kern.syscall::17                        5      7.46%     53.73% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      1.49%     55.22% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      1.49%     56.72% # number of syscalls executed
system.cpu0.kern.syscall::45                        3      4.48%     61.19% # number of syscalls executed
system.cpu0.kern.syscall::48                        1      1.49%     62.69% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      1.49%     64.18% # number of syscalls executed
system.cpu0.kern.syscall::59                        1      1.49%     65.67% # number of syscalls executed
system.cpu0.kern.syscall::71                       18     26.87%     92.54% # number of syscalls executed
system.cpu0.kern.syscall::74                        2      2.99%     95.52% # number of syscalls executed
system.cpu0.kern.syscall::144                       1      1.49%     97.01% # number of syscalls executed
system.cpu0.kern.syscall::256                       1      1.49%     98.51% # number of syscalls executed
system.cpu0.kern.syscall::257                       1      1.49%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    67                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                  691      2.68%      2.68% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 1530      5.93%      8.60% # number of callpals executed
system.cpu0.kern.callpal::tbi                       6      0.02%      8.63% # number of callpals executed
system.cpu0.kern.callpal::swpipl                18079     70.02%     78.65% # number of callpals executed
system.cpu0.kern.callpal::rdps                    443      1.72%     80.36% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     2      0.01%     80.37% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.00%     80.37% # number of callpals executed
system.cpu0.kern.callpal::rti                    2926     11.33%     91.71% # number of callpals executed
system.cpu0.kern.callpal::callsys                1673      6.48%     98.19% # number of callpals executed
system.cpu0.kern.callpal::imb                       4      0.02%     98.20% # number of callpals executed
system.cpu0.kern.callpal::rdunique                463      1.79%    100.00% # number of callpals executed
system.cpu0.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 25819                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             4454                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               2098                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               2097                      
system.cpu0.kern.mode_good::user                 2098                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.470813                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.640263                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       86921630000     60.13%     60.13% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         57642330000     39.87%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    1530                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3923                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3923                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18044                       # Transaction distribution
system.iobus.trans_dist::WriteResp               4796                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        13248                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         6272                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          384                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         9720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          960                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        17372                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        26562                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        26562                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   43934                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        25088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4860                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          540                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        31160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       848136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       848136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   879296                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.icache.tags.replacements           130830                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.993077                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12437781                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           130830                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            95.068264                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.993077                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999986                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          113                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          311                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         25352337                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        25352337                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     12479922                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12479922                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     12479922                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12479922                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     12479922                       # number of overall hits
system.cpu0.icache.overall_hits::total       12479922                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       130831                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       130831                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       130831                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        130831                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       130831                       # number of overall misses
system.cpu0.icache.overall_misses::total       130831                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst     12610753                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12610753                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     12610753                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12610753                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     12610753                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12610753                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.010375                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.010375                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.010375                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.010375                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.010375                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.010375                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements           125336                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1005.886301                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3940570                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           125336                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            31.440049                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1005.886301                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.982311                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.982311                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          375                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          591                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          8296277                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         8296277                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      2674822                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2674822                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      1171267                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1171267                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data        21862                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        21862                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data        17449                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17449                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      3846089                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3846089                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      3846089                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3846089                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        90617                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        90617                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        73746                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        73746                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data         9151                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         9151                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data        11471                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        11471                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       164363                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        164363                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       164363                       # number of overall misses
system.cpu0.dcache.overall_misses::total       164363                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data      2765439                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2765439                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      1245013                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1245013                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data        31013                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        31013                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data        28920                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        28920                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      4010452                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4010452                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      4010452                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4010452                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.032768                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.032768                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.059233                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.059233                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.295070                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.295070                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.396646                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.396646                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.040984                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.040984                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.040984                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.040984                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        70039                       # number of writebacks
system.cpu0.dcache.writebacks::total            70039                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                     2524290                       # DTB read hits
system.cpu1.dtb.read_misses                      1396                       # DTB read misses
system.cpu1.dtb.read_acv                           12                       # DTB read access violations
system.cpu1.dtb.read_accesses                 1346267                       # DTB read accesses
system.cpu1.dtb.write_hits                    1079684                       # DTB write hits
system.cpu1.dtb.write_misses                      881                       # DTB write misses
system.cpu1.dtb.write_acv                          21                       # DTB write access violations
system.cpu1.dtb.write_accesses                 337090                       # DTB write accesses
system.cpu1.dtb.data_hits                     3603974                       # DTB hits
system.cpu1.dtb.data_misses                      2277                       # DTB misses
system.cpu1.dtb.data_acv                           33                       # DTB access violations
system.cpu1.dtb.data_accesses                 1683357                       # DTB accesses
system.cpu1.itb.fetch_hits                    6242476                       # ITB hits
system.cpu1.itb.fetch_misses                      347                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                6242823                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                        13967970                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   11011744                       # Number of instructions committed
system.cpu1.committedOps                     11011744                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses              9181760                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses               2952004                       # Number of float alu accesses
system.cpu1.num_func_calls                     193999                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts       956675                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                     9181760                       # number of integer instructions
system.cpu1.num_fp_insts                      2952004                       # number of float instructions
system.cpu1.num_int_register_reads           15089448                       # number of times the integer registers were read
system.cpu1.num_int_register_writes           6046296                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads             3586915                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes            2663577                       # number of times the floating registers were written
system.cpu1.num_mem_refs                      3620170                       # number of memory refs
system.cpu1.num_load_insts                    2533738                       # Number of load instructions
system.cpu1.num_store_insts                   1086432                       # Number of store instructions
system.cpu1.num_idle_cycles              2969455.394422                       # Number of idle cycles
system.cpu1.num_busy_cycles              10998514.605578                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.787410                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.212590                       # Percentage of idle cycles
system.cpu1.Branches                          1215380                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                82194      0.75%      0.75% # Class of executed instruction
system.cpu1.op_class::IntAlu                  5498226     49.92%     50.67% # Class of executed instruction
system.cpu1.op_class::IntMult                    8215      0.07%     50.74% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     50.74% # Class of executed instruction
system.cpu1.op_class::FloatAdd                1151060     10.45%     61.19% # Class of executed instruction
system.cpu1.op_class::FloatCmp                  73150      0.66%     61.86% # Class of executed instruction
system.cpu1.op_class::FloatCvt                  14057      0.13%     61.98% # Class of executed instruction
system.cpu1.op_class::FloatMult                332338      3.02%     65.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                  70184      0.64%     65.64% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     65.64% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     65.64% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     65.64% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     65.64% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     65.64% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     65.64% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     65.64% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     65.64% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     65.64% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     65.64% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     65.64% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     65.64% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     65.64% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     65.64% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     65.64% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     65.64% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     65.64% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     65.64% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     65.64% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     65.64% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     65.64% # Class of executed instruction
system.cpu1.op_class::MemRead                 2567705     23.31%     88.95% # Class of executed instruction
system.cpu1.op_class::MemWrite                1088934      9.89%     98.84% # Class of executed instruction
system.cpu1.op_class::IprAccess                127991      1.16%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  11014054                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     706                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     22267                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    6392     41.75%     41.75% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    144      0.94%     42.69% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    691      4.51%     47.20% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   8083     52.80%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               15310                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     6392     49.44%     49.44% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     144      1.11%     50.55% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     691      5.34%     55.89% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    5703     44.11%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                12930                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            106841120000     76.49%     76.49% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              141120000      0.10%     76.59% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30             1570700000      1.12%     77.72% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            31125110000     22.28%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        139678050000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.705555                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.844546                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1     12.50%     12.50% # number of syscalls executed
system.cpu1.kern.syscall::2                         1     12.50%     25.00% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     12.50%     37.50% # number of syscalls executed
system.cpu1.kern.syscall::4                         1     12.50%     50.00% # number of syscalls executed
system.cpu1.kern.syscall::6                         1     12.50%     62.50% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     12.50%     75.00% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     12.50%     87.50% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     12.50%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     8                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                  679      3.62%      3.62% # number of callpals executed
system.cpu1.kern.callpal::swpctx                 1444      7.69%     11.31% # number of callpals executed
system.cpu1.kern.callpal::tbi                       7      0.04%     11.34% # number of callpals executed
system.cpu1.kern.callpal::swpipl                11819     62.95%     74.30% # number of callpals executed
system.cpu1.kern.callpal::rdps                    306      1.63%     75.93% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.01%     75.93% # number of callpals executed
system.cpu1.kern.callpal::rti                    2656     14.15%     90.08% # number of callpals executed
system.cpu1.kern.callpal::callsys                1607      8.56%     98.64% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.01%     98.65% # number of callpals executed
system.cpu1.kern.callpal::rdunique                254      1.35%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 18775                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             2694                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               1891                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               1408                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               2572                      
system.cpu1.kern.mode_good::user                 1891                      
system.cpu1.kern.mode_good::idle                  681                      
system.cpu1.kern.mode_switch_good::kernel     0.954714                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.483665                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.858335                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       44464590000     32.88%     32.88% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user         59482140000     43.99%     76.87% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         31279260000     23.13%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                    1444                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements           100636                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           10912248                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           100636                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           108.432847                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          457                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         22128744                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        22128744                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst     10913418                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10913418                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     10913418                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10913418                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     10913418                       # number of overall hits
system.cpu1.icache.overall_hits::total       10913418                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst       100636                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       100636                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst       100636                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        100636                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst       100636                       # number of overall misses
system.cpu1.icache.overall_misses::total       100636                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst     11014054                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11014054                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     11014054                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11014054                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     11014054                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11014054                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.009137                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009137                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.009137                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009137                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.009137                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009137                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            97989                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          994.510227                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3153367                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            97989                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            32.180826                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   994.510227                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.971201                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.971201                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          882                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          785                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           97                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          7356074                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         7356074                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      2433673                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2433673                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       997835                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        997835                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        14065                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        14065                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        10690                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10690                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      3431508                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3431508                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      3431508                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3431508                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        75614                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        75614                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        61454                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        61454                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data         8970                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         8970                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data        11350                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        11350                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       137068                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        137068                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       137068                       # number of overall misses
system.cpu1.dcache.overall_misses::total       137068                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data      2509287                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2509287                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      1059289                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1059289                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        23035                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        23035                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        22040                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        22040                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      3568576                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3568576                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      3568576                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3568576                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.030134                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.030134                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.058014                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.058014                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.389407                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.389407                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.514973                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.514973                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.038410                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.038410                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.038410                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.038410                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        56390                       # number of writebacks
system.cpu1.dcache.writebacks::total            56390                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035269                       # Number of seconds simulated
sim_ticks                                 35268930000                       # Number of ticks simulated
final_tick                               3259115740000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              118930853                       # Simulator instruction rate (inst/s)
host_op_rate                                118929440                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            32739736264                       # Simulator tick rate (ticks/s)
host_mem_usage                                 457708                       # Number of bytes of host memory used
host_seconds                                     1.08                       # Real time elapsed on the host
sim_insts                                   128115453                       # Number of instructions simulated
sim_ops                                     128115453                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst        2485440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        1998144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         311936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         307968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5103488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      2485440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       311936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2797376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1355840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       737280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2093120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           38835                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           31221                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            4874                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            4812                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               79742                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         21185                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11520                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              32705                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          70471092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          56654511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           8844499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           8731992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             144702093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     70471092                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      8844499                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         79315590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        38442901                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       20904519                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             59347420                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        38442901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         70471092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         56654511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       20904519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          8844499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          8731992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            204049513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    34093912500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      1177800000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        212869484880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        212869484880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         70502343255                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         70502343255                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1893624399750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1893624399750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2176996227885                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2176996227885                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971740                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971740                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               67255                       # Transaction distribution
system.membus.trans_dist::ReadResp              67255                       # Transaction distribution
system.membus.trans_dist::WriteReq               1669                       # Transaction distribution
system.membus.trans_dist::WriteResp              1669                       # Transaction distribution
system.membus.trans_dist::Writeback             21185                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11520                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11520                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              718                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            317                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            1035                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17388                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17388                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        23102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        23102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        77672                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        77672                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        10020                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port        84806                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total        94826                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port         9748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total         9748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port        13445                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total        13571                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 218919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       739264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       739264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port      2485504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total      2485504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         6549                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port      3288512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total      3295061                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       311936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       311936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave          388                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port       467200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total       467588                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7299353                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            114979                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                  114979    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total              114979                       # Request fanout histogram
system.iocache.tags.replacements                11551                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11551                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               103959                       # Number of tag accesses
system.iocache.tags.data_accesses              103959                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11520                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11520                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           31                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               31                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           31                       # number of demand (read+write) misses
system.iocache.demand_misses::total                31                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           31                       # number of overall misses
system.iocache.overall_misses::total               31                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           31                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             31                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11520                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11520                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           31                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              31                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           31                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             31                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11520                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  89                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   737280                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         91                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                      644521                       # DTB read hits
system.cpu0.dtb.read_misses                       829                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                  286713                       # DTB read accesses
system.cpu0.dtb.write_hits                     449425                       # DTB write hits
system.cpu0.dtb.write_misses                      241                       # DTB write misses
system.cpu0.dtb.write_acv                          21                       # DTB write access violations
system.cpu0.dtb.write_accesses                 166788                       # DTB write accesses
system.cpu0.dtb.data_hits                     1093946                       # DTB hits
system.cpu0.dtb.data_misses                      1070                       # DTB misses
system.cpu0.dtb.data_acv                           21                       # DTB access violations
system.cpu0.dtb.data_accesses                  453501                       # DTB accesses
system.cpu0.itb.fetch_hits                    1503213                       # ITB hits
system.cpu0.itb.fetch_misses                      628                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                1503841                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                         3526947                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                    3324567                       # Number of instructions committed
system.cpu0.committedOps                      3324567                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses              3060331                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                241085                       # Number of float alu accesses
system.cpu0.num_func_calls                     144152                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts       298095                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                     3060331                       # number of integer instructions
system.cpu0.num_fp_insts                       241085                       # number of float instructions
system.cpu0.num_int_register_reads            4392326                       # number of times the integer registers were read
system.cpu0.num_int_register_writes           2191564                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads              296490                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes             197474                       # number of times the floating registers were written
system.cpu0.num_mem_refs                      1096931                       # number of memory refs
system.cpu0.num_load_insts                     646810                       # Number of load instructions
system.cpu0.num_store_insts                    450121                       # Number of store instructions
system.cpu0.num_idle_cycles              200662.323173                       # Number of idle cycles
system.cpu0.num_busy_cycles              3326284.676827                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.943106                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.056894                       # Percentage of idle cycles
system.cpu0.Branches                           472047                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                69138      2.08%      2.08% # Class of executed instruction
system.cpu0.op_class::IntAlu                  1939260     58.31%     60.39% # Class of executed instruction
system.cpu0.op_class::IntMult                    4892      0.15%     60.54% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     60.54% # Class of executed instruction
system.cpu0.op_class::FloatAdd                  82361      2.48%     63.01% # Class of executed instruction
system.cpu0.op_class::FloatCmp                   5951      0.18%     63.19% # Class of executed instruction
system.cpu0.op_class::FloatCvt                   9178      0.28%     63.47% # Class of executed instruction
system.cpu0.op_class::FloatMult                 44815      1.35%     64.82% # Class of executed instruction
system.cpu0.op_class::FloatDiv                   2524      0.08%     64.89% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     64.89% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     64.89% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     64.89% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     64.89% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     64.89% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     64.89% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     64.89% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     64.89% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     64.89% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     64.89% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     64.89% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     64.89% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     64.89% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     64.89% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     64.89% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     64.89% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     64.89% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     64.89% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     64.89% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     64.89% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     64.89% # Class of executed instruction
system.cpu0.op_class::MemRead                  667249     20.06%     84.96% # Class of executed instruction
system.cpu0.op_class::MemWrite                 451139     13.57%     98.52% # Class of executed instruction
system.cpu0.op_class::IprAccess                 49151      1.48%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                   3325658                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      54                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      9862                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    3108     41.51%     41.51% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     70      0.93%     42.44% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     36      0.48%     42.92% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      3      0.04%     42.96% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   4271     57.04%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                7488                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     3105     49.15%     49.15% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      70      1.11%     50.26% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      36      0.57%     50.83% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       3      0.05%     50.88% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    3103     49.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 6317                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             27011950000     76.59%     76.59% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21              102620000      0.29%     76.88% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               35280000      0.10%     76.98% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                6720000      0.02%     77.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             8112360000     23.00%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         35268930000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999035                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.726528                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.843616                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         2      3.51%      3.51% # number of syscalls executed
system.cpu0.kern.syscall::3                         3      5.26%      8.77% # number of syscalls executed
system.cpu0.kern.syscall::4                        28     49.12%     57.89% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      1.75%     59.65% # number of syscalls executed
system.cpu0.kern.syscall::17                        5      8.77%     68.42% # number of syscalls executed
system.cpu0.kern.syscall::19                        2      3.51%     71.93% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      1.75%     73.68% # number of syscalls executed
system.cpu0.kern.syscall::45                        3      5.26%     78.95% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      1.75%     80.70% # number of syscalls executed
system.cpu0.kern.syscall::71                        6     10.53%     91.23% # number of syscalls executed
system.cpu0.kern.syscall::74                        2      3.51%     94.74% # number of syscalls executed
system.cpu0.kern.syscall::144                       1      1.75%     96.49% # number of syscalls executed
system.cpu0.kern.syscall::256                       1      1.75%     98.25% # number of syscalls executed
system.cpu0.kern.syscall::257                       1      1.75%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    57                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    7      0.09%      0.09% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  129      1.61%      1.69% # number of callpals executed
system.cpu0.kern.callpal::tbi                       4      0.05%      1.74% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 6991     87.01%     88.75% # number of callpals executed
system.cpu0.kern.callpal::rdps                    198      2.46%     91.21% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     2      0.02%     91.24% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     2      0.02%     91.26% # number of callpals executed
system.cpu0.kern.callpal::rti                     389      4.84%     96.10% # number of callpals executed
system.cpu0.kern.callpal::callsys                 115      1.43%     97.54% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.04%     97.57% # number of callpals executed
system.cpu0.kern.callpal::rdunique                194      2.41%     99.99% # number of callpals executed
system.cpu0.kern.callpal::wrunique                  1      0.01%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  8035                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              518                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                292                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                292                      
system.cpu0.kern.mode_good::user                  292                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.563707                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.720988                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       21131440000     59.92%     59.92% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         14137490000     40.08%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     129                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3435                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3435                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13189                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1669                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        11520                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8500                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        10146                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        23102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        23102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   33248                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1560                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          572                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4250                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6937                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       737528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       737528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   744465                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.icache.tags.replacements            38834                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.972075                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3280413                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            38834                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            84.472704                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.972075                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          103                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          317                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          6690152                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         6690152                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      3286822                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3286822                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      3286822                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3286822                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      3286822                       # number of overall hits
system.cpu0.icache.overall_hits::total        3286822                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        38836                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        38836                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        38836                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         38836                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        38836                       # number of overall misses
system.cpu0.icache.overall_misses::total        38836                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst      3325658                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3325658                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      3325658                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3325658                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      3325658                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3325658                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.011678                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.011678                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.011678                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.011678                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.011678                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.011678                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            31487                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1003.196530                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1065765                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            31487                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            33.847778                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1003.196530                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.979684                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.979684                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          392                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          578                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          2212887                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         2212887                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       618121                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         618121                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       423907                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        423907                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         8159                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         8159                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         7540                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         7540                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      1042028                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1042028                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      1042028                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1042028                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        15718                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15718                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        16202                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        16202                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          583                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          583                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          211                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          211                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        31920                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         31920                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        31920                       # number of overall misses
system.cpu0.dcache.overall_misses::total        31920                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data       633839                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       633839                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       440109                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       440109                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         8742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         8742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         7751                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         7751                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      1073948                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1073948                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      1073948                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1073948                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.024798                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.024798                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.036814                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.036814                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.066690                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.066690                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.027222                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.027222                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.029722                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.029722                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.029722                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.029722                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19378                       # number of writebacks
system.cpu0.dcache.writebacks::total            19378                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                       90050                       # DTB read hits
system.cpu1.dtb.read_misses                       666                       # DTB read misses
system.cpu1.dtb.read_acv                           24                       # DTB read access violations
system.cpu1.dtb.read_accesses                   26805                       # DTB read accesses
system.cpu1.dtb.write_hits                      57387                       # DTB write hits
system.cpu1.dtb.write_misses                       81                       # DTB write misses
system.cpu1.dtb.write_acv                          18                       # DTB write access violations
system.cpu1.dtb.write_accesses                  18520                       # DTB write accesses
system.cpu1.dtb.data_hits                      147437                       # DTB hits
system.cpu1.dtb.data_misses                       747                       # DTB misses
system.cpu1.dtb.data_acv                           42                       # DTB access violations
system.cpu1.dtb.data_accesses                   45325                       # DTB accesses
system.cpu1.itb.fetch_hits                     231357                       # ITB hits
system.cpu1.itb.fetch_misses                      259                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                 231616                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                         3515667                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                     538617                       # Number of instructions committed
system.cpu1.committedOps                       538617                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses               485097                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                 74471                       # Number of float alu accesses
system.cpu1.num_func_calls                       9642                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts        55504                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                      485097                       # number of integer instructions
system.cpu1.num_fp_insts                        74471                       # number of float instructions
system.cpu1.num_int_register_reads             716493                       # number of times the integer registers were read
system.cpu1.num_int_register_writes            345885                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads               82689                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes              57138                       # number of times the floating registers were written
system.cpu1.num_mem_refs                       149778                       # number of memory refs
system.cpu1.num_load_insts                      91877                       # Number of load instructions
system.cpu1.num_store_insts                     57901                       # Number of store instructions
system.cpu1.num_idle_cycles              2977749.642856                       # Number of idle cycles
system.cpu1.num_busy_cycles              537917.357144                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.153006                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.846994                       # Percentage of idle cycles
system.cpu1.Branches                            69843                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                10349      1.92%      1.92% # Class of executed instruction
system.cpu1.op_class::IntAlu                   324687     60.19%     62.11% # Class of executed instruction
system.cpu1.op_class::IntMult                     452      0.08%     62.20% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     62.20% # Class of executed instruction
system.cpu1.op_class::FloatAdd                  18319      3.40%     65.59% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     65.59% # Class of executed instruction
system.cpu1.op_class::FloatCvt                    562      0.10%     65.70% # Class of executed instruction
system.cpu1.op_class::FloatMult                 15360      2.85%     68.54% # Class of executed instruction
system.cpu1.op_class::FloatDiv                    177      0.03%     68.58% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     68.58% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     68.58% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     68.58% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     68.58% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     68.58% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     68.58% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     68.58% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     68.58% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     68.58% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     68.58% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     68.58% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     68.58% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     68.58% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     68.58% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     68.58% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     68.58% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     68.58% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     68.58% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     68.58% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     68.58% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     68.58% # Class of executed instruction
system.cpu1.op_class::MemRead                   94783     17.57%     86.15% # Class of executed instruction
system.cpu1.op_class::MemWrite                  57946     10.74%     96.89% # Class of executed instruction
system.cpu1.op_class::IprAccess                 16771      3.11%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                    539406                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      42                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      2488                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     439     37.20%     37.20% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     36      3.05%     40.25% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      7      0.59%     40.85% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    698     59.15%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1180                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      439     48.03%     48.03% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      36      3.94%     51.97% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       7      0.77%     52.74% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     432     47.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  914                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             34278700000     97.50%     97.50% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               35280000      0.10%     97.60% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               19920000      0.06%     97.66% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              822350000      2.34%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         35156250000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.618911                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.774576                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1     14.29%     14.29% # number of syscalls executed
system.cpu1.kern.syscall::6                         2     28.57%     42.86% # number of syscalls executed
system.cpu1.kern.syscall::48                        2     28.57%     71.43% # number of syscalls executed
system.cpu1.kern.syscall::59                        2     28.57%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     7                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    3      0.21%      0.21% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  123      8.80%      9.02% # number of callpals executed
system.cpu1.kern.callpal::tbi                       9      0.64%      9.66% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  939     67.22%     76.88% # number of callpals executed
system.cpu1.kern.callpal::rdps                     78      5.58%     82.46% # number of callpals executed
system.cpu1.kern.callpal::rti                     198     14.17%     96.64% # number of callpals executed
system.cpu1.kern.callpal::callsys                  38      2.72%     99.36% # number of callpals executed
system.cpu1.kern.callpal::imb                       3      0.21%     99.57% # number of callpals executed
system.cpu1.kern.callpal::rdunique                  6      0.43%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1397                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              274                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                157                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 47                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                163                      
system.cpu1.kern.mode_good::user                  157                      
system.cpu1.kern.mode_good::idle                    6                      
system.cpu1.kern.mode_switch_good::kernel     0.594891                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.127660                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.682008                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        2783820000      7.89%      7.89% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user          2074260000      5.88%     13.77% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         30429620000     86.23%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     123                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements             4874                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             638176                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4874                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           130.934756                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          449                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           61                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1083686                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1083686                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       534532                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         534532                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       534532                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          534532                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       534532                       # number of overall hits
system.cpu1.icache.overall_hits::total         534532                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         4874                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4874                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         4874                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4874                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         4874                       # number of overall misses
system.cpu1.icache.overall_misses::total         4874                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst       539406                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       539406                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       539406                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       539406                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       539406                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       539406                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.009036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009036                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.009036                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009036                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.009036                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009036                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements             4112                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          819.221724                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             432343                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             4112                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           105.141780                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   819.221724                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.800021                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.800021                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          899                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          800                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           99                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.877930                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           302949                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          302949                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        86170                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          86170                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data        54298                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         54298                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         1204                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1204                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         1237                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1237                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data       140468                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          140468                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       140468                       # number of overall hits
system.cpu1.dcache.overall_hits::total         140468                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         3667                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3667                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         1904                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         1904                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          142                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          142                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          106                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          106                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         5571                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5571                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         5571                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5571                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data        89837                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        89837                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        56202                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        56202                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         1346                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1346                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         1343                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1343                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       146039                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       146039                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       146039                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       146039                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.040818                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.040818                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.033878                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.033878                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.105498                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.105498                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.078928                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.078928                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.038147                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.038147                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.038147                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.038147                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1807                       # number of writebacks
system.cpu1.dcache.writebacks::total             1807                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.086418                       # Number of seconds simulated
sim_ticks                                 86418410000                       # Number of ticks simulated
final_tick                               3345534150000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               42899587                       # Simulator instruction rate (inst/s)
host_op_rate                                 42899421                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            26357675404                       # Simulator tick rate (ticks/s)
host_mem_usage                                 457708                       # Number of bytes of host memory used
host_seconds                                     3.28                       # Real time elapsed on the host
sim_insts                                   140652987                       # Number of instructions simulated
sim_ops                                     140652987                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst        2140608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        1810688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         687168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        1384576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6023040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      2140608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       687168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2827776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1788608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       704512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2493120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           33447                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           28292                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst           10737                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           21634                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               94110                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         27947                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11008                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38955                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          24770278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          20952572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           7951639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          16021771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              69696260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     24770278                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      7951639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         32721917                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        20697071                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        8152337                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             28849408                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        20697071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         24770278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         20952572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        8152337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          7951639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         16021771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             98545669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    83533848750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      2885740000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        218513992320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        218513992320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         72371803320                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         72371803320                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1943836275750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1943836275750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2234722071390                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2234722071390                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971740                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971740                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               82238                       # Transaction distribution
system.membus.trans_dist::ReadResp              82238                       # Transaction distribution
system.membus.trans_dist::WriteReq               1769                       # Transaction distribution
system.membus.trans_dist::WriteResp              1769                       # Transaction distribution
system.membus.trans_dist::Writeback             27947                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11008                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11008                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1015                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            472                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            1487                       # Transaction distribution
system.membus.trans_dist::ReadExReq             18396                       # Transaction distribution
system.membus.trans_dist::ReadExResp            18396                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        22074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        22074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        66894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        66894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        10220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port        77326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total        87546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        21476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        21476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port        59501                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total        59753                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 257743                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       706368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       706368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port      2140608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total      2140608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         6954                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port      2935424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total      2942378                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       687232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       687232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave          892                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port      2242176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total      2243068                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8719654                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            137609                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                  137609    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total              137609                       # Request fanout histogram
system.iocache.tags.replacements                11037                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11037                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                99333                       # Number of tag accesses
system.iocache.tags.data_accesses               99333                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11008                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11008                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           29                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               29                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           29                       # number of demand (read+write) misses
system.iocache.demand_misses::total                29                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           29                       # number of overall misses
system.iocache.overall_misses::total               29                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           29                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             29                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11008                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11008                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           29                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              29                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           29                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             29                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11008                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  85                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   704512                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                     1574045                       # DTB read hits
system.cpu0.dtb.read_misses                       447                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                 1239570                       # DTB read accesses
system.cpu0.dtb.write_hits                     843396                       # DTB write hits
system.cpu0.dtb.write_misses                      147                       # DTB write misses
system.cpu0.dtb.write_acv                          16                       # DTB write access violations
system.cpu0.dtb.write_accesses                 609347                       # DTB write accesses
system.cpu0.dtb.data_hits                     2417441                       # DTB hits
system.cpu0.dtb.data_misses                       594                       # DTB misses
system.cpu0.dtb.data_acv                           16                       # DTB access violations
system.cpu0.dtb.data_accesses                 1848917                       # DTB accesses
system.cpu0.itb.fetch_hits                    6162829                       # ITB hits
system.cpu0.itb.fetch_misses                      443                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                6163272                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                         8562917                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                    7806793                       # Number of instructions committed
system.cpu0.committedOps                      7806793                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses              6778613                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses               1952730                       # Number of float alu accesses
system.cpu0.num_func_calls                     221185                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts       722492                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                     6778613                       # number of integer instructions
system.cpu0.num_fp_insts                      1952730                       # number of float instructions
system.cpu0.num_int_register_reads           10495858                       # number of times the integer registers were read
system.cpu0.num_int_register_writes           4334398                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads             1933979                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes            1561870                       # number of times the floating registers were written
system.cpu0.num_mem_refs                      2419392                       # number of memory refs
system.cpu0.num_load_insts                    1575486                       # Number of load instructions
system.cpu0.num_store_insts                    843906                       # Number of store instructions
system.cpu0.num_idle_cycles              826435.038425                       # Number of idle cycles
system.cpu0.num_busy_cycles              7736481.961575                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.903487                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.096513                       # Percentage of idle cycles
system.cpu0.Branches                           969337                       # Number of branches fetched
system.cpu0.op_class::No_OpClass               192787      2.47%      2.47% # Class of executed instruction
system.cpu0.op_class::IntAlu                  4279274     54.81%     57.28% # Class of executed instruction
system.cpu0.op_class::IntMult                   52499      0.67%     57.95% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     57.95% # Class of executed instruction
system.cpu0.op_class::FloatAdd                 409443      5.24%     63.20% # Class of executed instruction
system.cpu0.op_class::FloatCmp                     36      0.00%     63.20% # Class of executed instruction
system.cpu0.op_class::FloatCvt                  17292      0.22%     63.42% # Class of executed instruction
system.cpu0.op_class::FloatMult                351040      4.50%     67.91% # Class of executed instruction
system.cpu0.op_class::FloatDiv                  20694      0.27%     68.18% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     1      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::MemRead                 1594302     20.42%     88.60% # Class of executed instruction
system.cpu0.op_class::MemWrite                 844973     10.82%     99.42% # Class of executed instruction
system.cpu0.op_class::IprAccess                 45062      0.58%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                   7807403                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      64                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      9742                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    3112     39.23%     39.23% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     59      0.74%     39.98% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     88      1.11%     41.09% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      8      0.10%     41.19% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   4665     58.81%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                7932                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     3111     48.85%     48.85% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      59      0.93%     49.77% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      88      1.38%     51.15% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       8      0.13%     51.28% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    3103     48.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 6369                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             76585270000     89.43%     89.43% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               87380000      0.10%     89.54% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               86240000      0.10%     89.64% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               21250000      0.02%     89.66% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             8853800000     10.34%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         85633940000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999679                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.665166                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.802950                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         2      4.76%      4.76% # number of syscalls executed
system.cpu0.kern.syscall::3                         2      4.76%      9.52% # number of syscalls executed
system.cpu0.kern.syscall::4                        24     57.14%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::17                        5     11.90%     78.57% # number of syscalls executed
system.cpu0.kern.syscall::19                        2      4.76%     83.33% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      2.38%     85.71% # number of syscalls executed
system.cpu0.kern.syscall::71                        2      4.76%     90.48% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      2.38%     92.86% # number of syscalls executed
system.cpu0.kern.syscall::144                       1      2.38%     95.24% # number of syscalls executed
system.cpu0.kern.syscall::256                       1      2.38%     97.62% # number of syscalls executed
system.cpu0.kern.syscall::257                       1      2.38%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    42                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   13      0.15%      0.15% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   79      0.93%      1.08% # number of callpals executed
system.cpu0.kern.callpal::tbi                       4      0.05%      1.12% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 7383     86.51%     87.64% # number of callpals executed
system.cpu0.kern.callpal::rdps                    290      3.40%     91.04% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.01%     91.05% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     2      0.02%     91.07% # number of callpals executed
system.cpu0.kern.callpal::rti                     394      4.62%     95.69% # number of callpals executed
system.cpu0.kern.callpal::callsys                 152      1.78%     97.47% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.01%     97.48% # number of callpals executed
system.cpu0.kern.callpal::rdunique                214      2.51%     99.99% # number of callpals executed
system.cpu0.kern.callpal::wrunique                  1      0.01%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  8534                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              474                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                300                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                301                      
system.cpu0.kern.mode_good::user                  300                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.635021                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.776486                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       20064160000     24.84%     24.84% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         60715920000     75.16%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      79                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3496                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3496                       # Transaction distribution
system.iobus.trans_dist::WriteReq               12777                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1769                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        11008                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          618                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          344                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8714                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          768                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        10472                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        22074                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        22074                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   32546                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2472                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          473                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4357                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7846                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       704744                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       704744                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   712590                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.icache.tags.replacements            33446                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.999964                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            7836767                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            33446                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           234.311039                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.999964                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          508                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         15648253                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        15648253                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      7773956                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        7773956                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      7773956                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         7773956                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      7773956                       # number of overall hits
system.cpu0.icache.overall_hits::total        7773956                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        33447                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        33447                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        33447                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         33447                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        33447                       # number of overall misses
system.cpu0.icache.overall_misses::total        33447                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst      7807403                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      7807403                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      7807403                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      7807403                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      7807403                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      7807403                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.004284                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004284                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.004284                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004284                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.004284                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004284                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            29089                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          980.963444                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2393008                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            29089                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            82.265049                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   980.963444                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.957972                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.957972                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          705                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          703                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.688477                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          4856310                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         4856310                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      1544693                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1544693                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       824347                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        824347                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         7224                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         7224                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         6407                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         6407                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      2369040                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2369040                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      2369040                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2369040                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        19152                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        19152                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        10649                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        10649                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          507                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          507                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          299                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          299                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        29801                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         29801                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        29801                       # number of overall misses
system.cpu0.dcache.overall_misses::total        29801                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data      1563845                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1563845                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       834996                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       834996                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         7731                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7731                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         6706                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6706                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      2398841                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2398841                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      2398841                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2398841                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.012247                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012247                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.012753                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.012753                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.065580                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.065580                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.044587                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.044587                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.012423                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012423                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.012423                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012423                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        16112                       # number of writebacks
system.cpu0.dcache.writebacks::total            16112                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                      921061                       # DTB read hits
system.cpu1.dtb.read_misses                      1045                       # DTB read misses
system.cpu1.dtb.read_acv                           24                       # DTB read access violations
system.cpu1.dtb.read_accesses                  783264                       # DTB read accesses
system.cpu1.dtb.write_hits                     488930                       # DTB write hits
system.cpu1.dtb.write_misses                      188                       # DTB write misses
system.cpu1.dtb.write_acv                          23                       # DTB write access violations
system.cpu1.dtb.write_accesses                 362818                       # DTB write accesses
system.cpu1.dtb.data_hits                     1409991                       # DTB hits
system.cpu1.dtb.data_misses                      1233                       # DTB misses
system.cpu1.dtb.data_acv                           47                       # DTB access violations
system.cpu1.dtb.data_accesses                 1146082                       # DTB accesses
system.cpu1.itb.fetch_hits                    4033034                       # ITB hits
system.cpu1.itb.fetch_misses                      414                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                4033448                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                         8673166                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                    4730741                       # Number of instructions committed
system.cpu1.committedOps                      4730741                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses              3966388                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses               1768502                       # Number of float alu accesses
system.cpu1.num_func_calls                      22891                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts       503780                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                     3966388                       # number of integer instructions
system.cpu1.num_fp_insts                      1768502                       # number of float instructions
system.cpu1.num_int_register_reads            6591768                       # number of times the integer registers were read
system.cpu1.num_int_register_writes           2256324                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads             1765008                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes            1420932                       # number of times the floating registers were written
system.cpu1.num_mem_refs                      1413587                       # number of memory refs
system.cpu1.num_load_insts                     923782                       # Number of load instructions
system.cpu1.num_store_insts                    489805                       # Number of store instructions
system.cpu1.num_idle_cycles              3923616.984580                       # Number of idle cycles
system.cpu1.num_busy_cycles              4749549.015420                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.547614                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.452386                       # Percentage of idle cycles
system.cpu1.Branches                           535861                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                34343      0.73%      0.73% # Class of executed instruction
system.cpu1.op_class::IntAlu                  2532709     53.52%     54.25% # Class of executed instruction
system.cpu1.op_class::IntMult                    1850      0.04%     54.29% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     54.29% # Class of executed instruction
system.cpu1.op_class::FloatAdd                 366069      7.74%     62.02% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     62.02% # Class of executed instruction
system.cpu1.op_class::FloatCvt                    837      0.02%     62.04% # Class of executed instruction
system.cpu1.op_class::FloatMult                339968      7.18%     69.23% # Class of executed instruction
system.cpu1.op_class::FloatDiv                   4597      0.10%     69.32% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     69.32% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     69.32% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     69.32% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     69.32% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     69.32% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     69.32% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     69.32% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     69.32% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     69.32% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     69.32% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     69.32% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     69.32% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     69.32% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     69.32% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     69.32% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     69.32% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     69.32% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     69.32% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     69.32% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     69.32% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     69.32% # Class of executed instruction
system.cpu1.op_class::MemRead                  930321     19.66%     88.98% # Class of executed instruction
system.cpu1.op_class::MemWrite                 489920     10.35%     99.34% # Class of executed instruction
system.cpu1.op_class::IprAccess                 31407      0.66%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                   4732021                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      54                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      4922                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    1009     37.04%     37.04% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     88      3.23%     40.27% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     13      0.48%     40.75% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   1614     59.25%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                2724                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1007     47.91%     47.91% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      88      4.19%     52.09% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      13      0.62%     52.71% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     994     47.29%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 2102                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             84731070000     97.70%     97.70% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               86240000      0.10%     97.80% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               31240000      0.04%     97.84% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             1877160000      2.16%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         86725710000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.998018                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.615861                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.771659                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1      5.26%      5.26% # number of syscalls executed
system.cpu1.kern.syscall::3                         1      5.26%     10.53% # number of syscalls executed
system.cpu1.kern.syscall::6                         3     15.79%     26.32% # number of syscalls executed
system.cpu1.kern.syscall::17                        1      5.26%     31.58% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      5.26%     36.84% # number of syscalls executed
system.cpu1.kern.syscall::45                        3     15.79%     52.63% # number of syscalls executed
system.cpu1.kern.syscall::48                        2     10.53%     63.16% # number of syscalls executed
system.cpu1.kern.syscall::59                        2     10.53%     73.68% # number of syscalls executed
system.cpu1.kern.syscall::71                        4     21.05%     94.74% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      5.26%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    19                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    8      0.26%      0.26% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  185      5.92%      6.17% # number of callpals executed
system.cpu1.kern.callpal::tbi                       9      0.29%      6.46% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 2215     70.83%     77.29% # number of callpals executed
system.cpu1.kern.callpal::rdps                    184      5.88%     83.18% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.03%     83.21% # number of callpals executed
system.cpu1.kern.callpal::rti                     408     13.05%     96.26% # number of callpals executed
system.cpu1.kern.callpal::callsys                 106      3.39%     99.65% # number of callpals executed
system.cpu1.kern.callpal::imb                       5      0.16%     99.81% # number of callpals executed
system.cpu1.kern.callpal::rdunique                  6      0.19%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  3127                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              527                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                349                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 65                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                360                      
system.cpu1.kern.mode_good::user                  349                      
system.cpu1.kern.mode_good::idle                   11                      
system.cpu1.kern.mode_switch_good::kernel     0.683112                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.169231                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.765143                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        6800010000      7.47%      7.47% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user         39838700000     43.76%     51.23% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         44407610000     48.77%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     185                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements            10737                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.988673                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4617946                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            10737                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           430.096489                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   511.988673                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.999978                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          340                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          9474780                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         9474780                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      4721283                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4721283                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      4721283                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4721283                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      4721283                       # number of overall hits
system.cpu1.icache.overall_hits::total        4721283                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        10738                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        10738                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        10738                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         10738                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        10738                       # number of overall misses
system.cpu1.icache.overall_misses::total        10738                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst      4732021                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4732021                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      4732021                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4732021                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      4732021                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4732021                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.002269                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002269                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.002269                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002269                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.002269                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002269                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            21695                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          952.165949                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1428107                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            21695                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            65.826550                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   952.165949                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.929850                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.929850                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          381                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          583                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          2846745                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         2846745                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       905156                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         905156                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       477382                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        477382                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         2655                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2655                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         2747                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2747                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      1382538                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1382538                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      1382538                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1382538                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        14624                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14624                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         8762                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         8762                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          274                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          274                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          173                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          173                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        23386                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         23386                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        23386                       # number of overall misses
system.cpu1.dcache.overall_misses::total        23386                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data       919780                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       919780                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       486144                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       486144                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         2929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         2920                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2920                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      1405924                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1405924                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      1405924                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1405924                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.015899                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015899                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.018023                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.018023                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.093547                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.093547                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.059247                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.059247                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.016634                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.016634                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.016634                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.016634                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11835                       # number of writebacks
system.cpu1.dcache.writebacks::total            11835                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.304538                       # Number of seconds simulated
sim_ticks                                304538290000                       # Number of ticks simulated
final_tick                               3650072440000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               13210968                       # Simulator instruction rate (inst/s)
host_op_rate                                 13210956                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            20320085986                       # Simulator tick rate (ticks/s)
host_mem_usage                                 457708                       # Number of bytes of host memory used
host_seconds                                    14.99                       # Real time elapsed on the host
sim_insts                                   197993192                       # Number of instructions simulated
sim_ops                                     197993192                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst        2721664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data       17710208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst        1120576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data       15066496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           36618944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      2721664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst      1120576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3842240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     21614976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       700416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22315392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           42526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          276722                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst           17509                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data          235414                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              572171                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        337734                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        10944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             348678                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst           8937017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          58154290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           3679590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          49473240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             120244137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      8937017                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      3679590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12616607                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        70976218                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        2299928                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             73276145                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        70976218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          8937017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         58154290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        2299928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          3679590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         49473240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            193520283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   294366690000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     10169120000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        238404791040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        238404791040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         78959633040                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         78959633040                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2120778963750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2120778963750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2438143387830                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2438143387830                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971740                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971740                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              281666                       # Transaction distribution
system.membus.trans_dist::ReadResp             281666                       # Transaction distribution
system.membus.trans_dist::WriteReq               2105                       # Transaction distribution
system.membus.trans_dist::WriteResp              2105                       # Transaction distribution
system.membus.trans_dist::Writeback            337734                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        10944                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        10944                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2775                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2637                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            5412                       # Transaction distribution
system.membus.trans_dist::ReadExReq            300021                       # Transaction distribution
system.membus.trans_dist::ReadExResp           300021                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        21948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        21948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        85054                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        85054                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave         9446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port       747313                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total       756759                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        35018                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        35018                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port       638505                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total       639251                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1538030                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       702336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       702336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port      2721728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total      2721728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         8271                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port     29517120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total     29525391                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port      1120576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total      1120576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave         2745                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port     25290176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total     25292921                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                59362952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            932786                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                  932786    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total              932786                       # Request fanout histogram
system.iocache.tags.replacements                10974                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                10974                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                98766                       # Number of tag accesses
system.iocache.tags.data_accesses               98766                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        10944                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        10944                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           30                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               30                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           30                       # number of demand (read+write) misses
system.iocache.demand_misses::total                30                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           30                       # number of overall misses
system.iocache.overall_misses::total               30                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           30                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             30                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        10944                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        10944                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           30                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              30                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           30                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             30                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      10944                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  84                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   700416                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                     4686862                       # DTB read hits
system.cpu0.dtb.read_misses                     21341                       # DTB read misses
system.cpu0.dtb.read_acv                           12                       # DTB read access violations
system.cpu0.dtb.read_accesses                 4121271                       # DTB read accesses
system.cpu0.dtb.write_hits                    1645592                       # DTB write hits
system.cpu0.dtb.write_misses                   198937                       # DTB write misses
system.cpu0.dtb.write_acv                          21                       # DTB write access violations
system.cpu0.dtb.write_accesses                1164973                       # DTB write accesses
system.cpu0.dtb.data_hits                     6332454                       # DTB hits
system.cpu0.dtb.data_misses                    220278                       # DTB misses
system.cpu0.dtb.data_acv                           33                       # DTB access violations
system.cpu0.dtb.data_accesses                 5286244                       # DTB accesses
system.cpu0.itb.fetch_hits                   26454184                       # ITB hits
system.cpu0.itb.fetch_misses                      578                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses               26454762                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                        30532886                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   29462860                       # Number of instructions committed
system.cpu0.committedOps                     29462860                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             16370204                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses              12720582                       # Number of float alu accesses
system.cpu0.num_func_calls                     144985                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      1234231                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    16370204                       # number of integer instructions
system.cpu0.num_fp_insts                     12720582                       # number of float instructions
system.cpu0.num_int_register_reads           34086497                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          13091018                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads            21631049                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes           12586529                       # number of times the floating registers were written
system.cpu0.num_mem_refs                      6575440                       # number of memory refs
system.cpu0.num_load_insts                    4730011                       # Number of load instructions
system.cpu0.num_store_insts                   1845429                       # Number of store instructions
system.cpu0.num_idle_cycles              772144.522446                       # Number of idle cycles
system.cpu0.num_busy_cycles              29760741.477554                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.974711                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.025289                       # Percentage of idle cycles
system.cpu0.Branches                          1417240                       # Number of branches fetched
system.cpu0.op_class::No_OpClass               557145      1.88%      1.88% # Class of executed instruction
system.cpu0.op_class::IntAlu                  7786893     26.23%     28.11% # Class of executed instruction
system.cpu0.op_class::IntMult                    7799      0.03%     28.14% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     28.14% # Class of executed instruction
system.cpu0.op_class::FloatAdd                6424211     21.64%     49.78% # Class of executed instruction
system.cpu0.op_class::FloatCmp                     21      0.00%     49.78% # Class of executed instruction
system.cpu0.op_class::FloatCvt                     92      0.00%     49.78% # Class of executed instruction
system.cpu0.op_class::FloatMult               6029325     20.31%     70.09% # Class of executed instruction
system.cpu0.op_class::FloatDiv                    251      0.00%     70.09% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     70.09% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     70.09% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     70.09% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     70.09% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     70.09% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     70.09% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     70.09% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     70.09% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     70.09% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     70.09% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     70.09% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     70.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     70.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     70.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     70.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     70.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     70.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     70.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     70.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     70.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     70.09% # Class of executed instruction
system.cpu0.op_class::MemRead                 4756735     16.03%     86.12% # Class of executed instruction
system.cpu0.op_class::MemWrite                1847005      6.22%     92.34% # Class of executed instruction
system.cpu0.op_class::IprAccess               2273694      7.66%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  29683171                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      69                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    236107                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    4972     35.62%     35.62% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     63      0.45%     36.08% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    312      2.24%     38.31% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     12      0.09%     38.40% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   8598     61.60%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               13957                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     4969     48.18%     48.18% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      63      0.61%     48.79% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     312      3.03%     51.81% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      12      0.12%     51.93% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    4958     48.07%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                10314                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            289510620000     94.82%     94.82% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               93240000      0.03%     94.85% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              305760000      0.10%     94.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               30740000      0.01%     94.96% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            15382400000      5.04%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        305322760000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999397                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.576646                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.738984                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1      1.75%      1.75% # number of syscalls executed
system.cpu0.kern.syscall::3                         2      3.51%      5.26% # number of syscalls executed
system.cpu0.kern.syscall::4                        25     43.86%     49.12% # number of syscalls executed
system.cpu0.kern.syscall::6                         2      3.51%     52.63% # number of syscalls executed
system.cpu0.kern.syscall::17                        5      8.77%     61.40% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      1.75%     63.16% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      1.75%     64.91% # number of syscalls executed
system.cpu0.kern.syscall::45                        3      5.26%     70.18% # number of syscalls executed
system.cpu0.kern.syscall::48                        1      1.75%     71.93% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      1.75%     73.68% # number of syscalls executed
system.cpu0.kern.syscall::59                        1      1.75%     75.44% # number of syscalls executed
system.cpu0.kern.syscall::71                        9     15.79%     91.23% # number of syscalls executed
system.cpu0.kern.syscall::74                        2      3.51%     94.74% # number of syscalls executed
system.cpu0.kern.syscall::144                       1      1.75%     96.49% # number of syscalls executed
system.cpu0.kern.syscall::256                       1      1.75%     98.25% # number of syscalls executed
system.cpu0.kern.syscall::257                       1      1.75%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    57                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   14      0.09%      0.09% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  180      1.21%      1.31% # number of callpals executed
system.cpu0.kern.callpal::tbi                       6      0.04%      1.35% # number of callpals executed
system.cpu0.kern.callpal::swpipl                12599     84.95%     86.30% # number of callpals executed
system.cpu0.kern.callpal::rdps                    747      5.04%     91.34% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     2      0.01%     91.35% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.01%     91.36% # number of callpals executed
system.cpu0.kern.callpal::rti                     971      6.55%     97.90% # number of callpals executed
system.cpu0.kern.callpal::callsys                 106      0.71%     98.62% # number of callpals executed
system.cpu0.kern.callpal::imb                       4      0.03%     98.64% # number of callpals executed
system.cpu0.kern.callpal::rdunique                200      1.35%     99.99% # number of callpals executed
system.cpu0.kern.callpal::wrunique                  1      0.01%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 14831                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             1149                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                860                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                859                      
system.cpu0.kern.mode_good::user                  860                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.747607                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.855650                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       47415170000     15.29%     15.29% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        262761450000     84.71%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     180                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3021                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3021                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13049                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2105                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        10944                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1550                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          360                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         7382                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        10192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        21948                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        21948                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   32140                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          495                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         3691                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11016                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       700656                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       700656                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   711672                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.icache.tags.replacements            42526                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.996834                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           29556589                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            42526                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           695.023962                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.996834                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999994                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          103                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          320                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         59408869                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        59408869                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     29640644                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       29640644                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     29640644                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        29640644                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     29640644                       # number of overall hits
system.cpu0.icache.overall_hits::total       29640644                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        42527                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        42527                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        42527                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         42527                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        42527                       # number of overall misses
system.cpu0.icache.overall_misses::total        42527                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst     29683171                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     29683171                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     29683171                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     29683171                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     29683171                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     29683171                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.001433                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001433                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.001433                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001433                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.001433                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001433                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements           276867                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1012.793055                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6052213                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           276867                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.859640                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1012.793055                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.989056                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.989056                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          380                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          578                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         12978330                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        12978330                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      4571574                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        4571574                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      1472440                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1472440                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data        11644                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        11644                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data        10991                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        10991                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      6044014                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         6044014                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      6044014                       # number of overall hits
system.cpu0.dcache.overall_hits::total        6044014                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       120738                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       120738                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       158821                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       158821                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data         1719                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1719                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data         1507                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1507                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       279559                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        279559                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       279559                       # number of overall misses
system.cpu0.dcache.overall_misses::total       279559                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data      4692312                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4692312                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      1631261                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1631261                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data        13363                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        13363                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data        12498                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        12498                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      6323573                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6323573                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      6323573                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6323573                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.025731                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.025731                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.097361                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.097361                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.128639                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.128639                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.120579                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.120579                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.044209                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.044209                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.044209                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.044209                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       181743                       # number of writebacks
system.cpu0.dcache.writebacks::total           181743                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                     4423726                       # DTB read hits
system.cpu1.dtb.read_misses                     20824                       # DTB read misses
system.cpu1.dtb.read_acv                           12                       # DTB read access violations
system.cpu1.dtb.read_accesses                 4183979                       # DTB read accesses
system.cpu1.dtb.write_hits                    1453978                       # DTB write hits
system.cpu1.dtb.write_misses                   199250                       # DTB write misses
system.cpu1.dtb.write_acv                          18                       # DTB write access violations
system.cpu1.dtb.write_accesses                1209599                       # DTB write accesses
system.cpu1.dtb.data_hits                     5877704                       # DTB hits
system.cpu1.dtb.data_misses                    220074                       # DTB misses
system.cpu1.dtb.data_acv                           30                       # DTB access violations
system.cpu1.dtb.data_accesses                 5393578                       # DTB accesses
system.cpu1.itb.fetch_hits                   26567893                       # ITB hits
system.cpu1.itb.fetch_misses                      288                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses               26568181                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                        30389694                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   27877345                       # Number of instructions committed
system.cpu1.committedOps                     27877345                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             14840045                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses              12717097                       # Number of float alu accesses
system.cpu1.num_func_calls                      57093                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      1103587                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    14840045                       # number of integer instructions
system.cpu1.num_fp_insts                     12717097                       # number of float instructions
system.cpu1.num_int_register_reads           31984476                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          11914138                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads            21629156                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes           12584472                       # number of times the floating registers were written
system.cpu1.num_mem_refs                      6119219                       # number of memory refs
system.cpu1.num_load_insts                    4465341                       # Number of load instructions
system.cpu1.num_store_insts                   1653878                       # Number of store instructions
system.cpu1.num_idle_cycles              2351164.806255                       # Number of idle cycles
system.cpu1.num_busy_cycles              28038529.193745                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.922633                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.077367                       # Percentage of idle cycles
system.cpu1.Branches                          1181734                       # Number of branches fetched
system.cpu1.op_class::No_OpClass               545130      1.94%      1.94% # Class of executed instruction
system.cpu1.op_class::IntAlu                  6726250     23.94%     25.88% # Class of executed instruction
system.cpu1.op_class::IntMult                    3753      0.01%     25.89% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     25.89% # Class of executed instruction
system.cpu1.op_class::FloatAdd                6422932     22.86%     48.75% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     48.75% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      8      0.00%     48.75% # Class of executed instruction
system.cpu1.op_class::FloatMult               6029506     21.46%     70.21% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      4      0.00%     70.21% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     70.21% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     70.21% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     70.21% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     70.21% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     70.21% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     70.21% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     70.21% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     70.21% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     70.21% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     70.21% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     70.21% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     70.21% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     70.21% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     70.21% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     70.21% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     70.21% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     70.21% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     70.21% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     70.21% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     70.21% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     70.21% # Class of executed instruction
system.cpu1.op_class::MemRead                 4475225     15.93%     86.14% # Class of executed instruction
system.cpu1.op_class::MemWrite                1654479      5.89%     92.03% # Class of executed instruction
system.cpu1.op_class::IprAccess               2240162      7.97%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  28097449                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      45                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    228502                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    2361     32.48%     32.48% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    312      4.29%     36.78% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     14      0.19%     36.97% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   4581     63.03%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                7268                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     2361     46.90%     46.90% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     312      6.20%     53.10% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      14      0.28%     53.38% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    2347     46.62%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 5034                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            297627730000     97.94%     97.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              305760000      0.10%     98.04% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               33480000      0.01%     98.05% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             5934930000      1.95%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        303901900000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.512334                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.692625                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1      8.33%      8.33% # number of syscalls executed
system.cpu1.kern.syscall::2                         1      8.33%     16.67% # number of syscalls executed
system.cpu1.kern.syscall::3                         1      8.33%     25.00% # number of syscalls executed
system.cpu1.kern.syscall::4                         1      8.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::6                         1      8.33%     41.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1      8.33%     50.00% # number of syscalls executed
system.cpu1.kern.syscall::48                        1      8.33%     58.33% # number of syscalls executed
system.cpu1.kern.syscall::59                        1      8.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::71                        1      8.33%     75.00% # number of syscalls executed
system.cpu1.kern.syscall::73                        2     16.67%     91.67% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    12                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   12      0.15%      0.15% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   98      1.26%      1.41% # number of callpals executed
system.cpu1.kern.callpal::tbi                       7      0.09%      1.50% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 6216     79.86%     81.36% # number of callpals executed
system.cpu1.kern.callpal::rdps                    639      8.21%     89.57% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.01%     89.58% # number of callpals executed
system.cpu1.kern.callpal::rti                     726      9.33%     98.91% # number of callpals executed
system.cpu1.kern.callpal::callsys                  66      0.85%     99.76% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.03%     99.78% # number of callpals executed
system.cpu1.kern.callpal::rdunique                 17      0.22%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  7784                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              773                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                676                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 53                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                690                      
system.cpu1.kern.mode_good::user                  676                      
system.cpu1.kern.mode_good::idle                   14                      
system.cpu1.kern.mode_switch_good::kernel     0.892626                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.264151                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.918775                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       15859780000      5.29%      5.29% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        264656360000     88.25%     93.54% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         19369050000      6.46%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      98                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements            17508                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999990                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22929758                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            17508                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1309.673178                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   511.999990                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          452                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         56212407                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        56212407                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst     28079940                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       28079940                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     28079940                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        28079940                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     28079940                       # number of overall hits
system.cpu1.icache.overall_hits::total       28079940                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        17509                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17509                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        17509                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17509                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        17509                       # number of overall misses
system.cpu1.icache.overall_misses::total        17509                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst     28097449                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     28097449                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     28097449                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     28097449                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     28097449                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     28097449                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000623                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000623                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000623                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000623                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000623                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000623                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           235437                       # number of replacements
system.cpu1.dcache.tags.tagsinuse         1011.908203                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5136378                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           235437                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            21.816359                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data  1011.908203                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.988192                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.988192                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          811                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          727                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           83                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.791992                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         12035200                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        12035200                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      4344185                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4344185                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      1304026                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1304026                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         4160                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         4160                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         4388                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4388                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      5648211                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5648211                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      5648211                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5648211                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        94773                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        94773                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       143975                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       143975                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data         1379                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1379                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data         1130                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1130                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       238748                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        238748                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       238748                       # number of overall misses
system.cpu1.dcache.overall_misses::total       238748                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data      4438958                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4438958                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      1448001                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1448001                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         5539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         5539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         5518                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         5518                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      5886959                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5886959                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      5886959                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5886959                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.021350                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021350                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.099430                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.099430                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.248962                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.248962                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.204784                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.204784                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.040555                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.040555                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.040555                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.040555                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       155991                       # number of writebacks
system.cpu1.dcache.writebacks::total           155991                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.007443                       # Number of seconds simulated
sim_ticks                                  7443000000                       # Number of ticks simulated
final_tick                               3657515440000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              884157136                       # Simulator instruction rate (inst/s)
host_op_rate                                884105105                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            33099993867                       # Simulator tick rate (ticks/s)
host_mem_usage                                 457708                       # Number of bytes of host memory used
host_seconds                                     0.23                       # Real time elapsed on the host
sim_insts                                   198792123                       # Number of instructions simulated
sim_ops                                     198792123                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst         528832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        1048704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst          91392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         111168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1780096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       528832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst        91392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        620224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       700608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          700608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst            8263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           16386                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            1428                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            1737                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               27814                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         10947                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10947                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          71050920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         140898025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          12278920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          14935913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             239163778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     71050920                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     12278920                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         83329840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        94129786                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             94129786                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        94129786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         71050920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        140898025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         12278920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         14935913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            333293564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     7195095000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       248560000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        238890974400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        238890974400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         79120656900                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         79120656900                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2125103907750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2125103907750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2443115539050                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2443115539050                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971740                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971740                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               18736                       # Transaction distribution
system.membus.trans_dist::ReadResp              18736                       # Transaction distribution
system.membus.trans_dist::WriteReq                 22                       # Transaction distribution
system.membus.trans_dist::WriteResp                22                       # Transaction distribution
system.membus.trans_dist::Writeback             10947                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              258                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             64                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             322                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9278                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9278                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        16528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        16528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave           22                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port        43872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total        43894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port         2856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total         2856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave           22                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port         4363                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total         4385                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  67663                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port       528896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total       528896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave           88                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port      1717504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total      1717592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port        91392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total        91392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave           88                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port       155712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total       155800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2493680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             39283                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                   39283    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total               39283                       # Request fanout histogram
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                      124717                       # DTB read hits
system.cpu0.dtb.read_misses                       456                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                   45035                       # DTB read accesses
system.cpu0.dtb.write_hits                     122334                       # DTB write hits
system.cpu0.dtb.write_misses                      120                       # DTB write misses
system.cpu0.dtb.write_acv                          12                       # DTB write access violations
system.cpu0.dtb.write_accesses                  22160                       # DTB write accesses
system.cpu0.dtb.data_hits                      247051                       # DTB hits
system.cpu0.dtb.data_misses                       576                       # DTB misses
system.cpu0.dtb.data_acv                           12                       # DTB access violations
system.cpu0.dtb.data_accesses                   67195                       # DTB accesses
system.cpu0.itb.fetch_hits                     219198                       # ITB hits
system.cpu0.itb.fetch_misses                      244                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                 219442                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                          744302                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                     653470                       # Number of instructions committed
system.cpu0.committedOps                       653470                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses               629636                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                  3878                       # Number of float alu accesses
system.cpu0.num_func_calls                      14072                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts        66280                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                      629636                       # number of integer instructions
system.cpu0.num_fp_insts                         3878                       # number of float instructions
system.cpu0.num_int_register_reads             895203                       # number of times the integer registers were read
system.cpu0.num_int_register_writes            434933                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                2502                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               2454                       # number of times the floating registers were written
system.cpu0.num_mem_refs                       248421                       # number of memory refs
system.cpu0.num_load_insts                     125749                       # Number of load instructions
system.cpu0.num_store_insts                    122672                       # Number of store instructions
system.cpu0.num_idle_cycles              90000.241826                       # Number of idle cycles
system.cpu0.num_busy_cycles              654301.758174                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.879081                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.120919                       # Percentage of idle cycles
system.cpu0.Branches                            84977                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                12827      1.96%      1.96% # Class of executed instruction
system.cpu0.op_class::IntAlu                   373944     57.17%     59.13% # Class of executed instruction
system.cpu0.op_class::IntMult                     776      0.12%     59.25% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     59.25% # Class of executed instruction
system.cpu0.op_class::FloatAdd                   1201      0.18%     59.44% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     59.44% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     59.44% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     59.44% # Class of executed instruction
system.cpu0.op_class::FloatDiv                    227      0.03%     59.47% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     59.47% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     59.47% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     59.47% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     59.47% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     59.47% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     59.47% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     59.47% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     59.47% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     59.47% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     59.47% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     59.47% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     59.47% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     59.47% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     59.47% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     59.47% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     59.47% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     59.47% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     59.47% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     59.47% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     59.47% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     59.47% # Class of executed instruction
system.cpu0.op_class::MemRead                  129121     19.74%     79.21% # Class of executed instruction
system.cpu0.op_class::MemWrite                 123033     18.81%     98.02% # Class of executed instruction
system.cpu0.op_class::IprAccess                 12929      1.98%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                    654058                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      1963                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     458     45.17%     45.17% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      8      0.79%     45.96% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.10%     46.06% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    547     53.94%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                1014                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      456     49.57%     49.57% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       8      0.87%     50.43% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.11%     50.54% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     455     49.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  920                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              6770530000     90.95%     90.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                7840000      0.11%     91.05% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                2240000      0.03%     91.08% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              663980000      8.92%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          7444590000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.995633                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.831810                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.907298                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1      7.14%      7.14% # number of syscalls executed
system.cpu0.kern.syscall::3                         2     14.29%     21.43% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      7.14%     28.57% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      7.14%     35.71% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      7.14%     42.86% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     21.43%     64.29% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     28.57%     92.86% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      7.14%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    14                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    2      0.18%      0.18% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   65      5.79%      5.97% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.18%      6.15% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  879     78.34%     84.49% # number of callpals executed
system.cpu0.kern.callpal::rdps                     18      1.60%     86.10% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.09%     86.19% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.09%     86.27% # number of callpals executed
system.cpu0.kern.callpal::rti                     126     11.23%     97.50% # number of callpals executed
system.cpu0.kern.callpal::callsys                  25      2.23%     99.73% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.27%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  1122                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              191                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                117                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                117                      
system.cpu0.kern.mode_good::user                  117                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.612565                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.759740                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        5416380000     72.76%     72.76% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user          2028210000     27.24%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      65                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::WriteReq                  22                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 22                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           44                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           44                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      44                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      176                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.icache.tags.replacements             8262                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.867913                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             766018                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8773                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            87.315400                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.867913                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999742                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999742                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          320                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1316380                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1316380                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst       645794                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         645794                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       645794                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          645794                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       645794                       # number of overall hits
system.cpu0.icache.overall_hits::total         645794                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         8264                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8264                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         8264                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8264                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         8264                       # number of overall misses
system.cpu0.icache.overall_misses::total         8264                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst       654058                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       654058                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       654058                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       654058                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       654058                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       654058                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.012635                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.012635                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.012635                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.012635                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.012635                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.012635                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            16445                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1022.029280                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             264560                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            17469                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.144542                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1022.029280                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.998075                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998075                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          353                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          609                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           511906                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          511906                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       115719                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         115719                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       111533                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        111533                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         1735                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1735                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         1934                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1934                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       227252                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          227252                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       227252                       # number of overall hits
system.cpu0.dcache.overall_hits::total         227252                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         7586                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         7586                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         8889                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         8889                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          253                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          253                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data           47                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           47                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        16475                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16475                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        16475                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16475                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data       123305                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       123305                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       120422                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       120422                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         1988                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1988                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         1981                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1981                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       243727                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       243727                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       243727                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       243727                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.061522                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.061522                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.073815                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.073815                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.127264                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.127264                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.023725                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.023725                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.067596                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.067596                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.067596                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.067596                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10322                       # number of writebacks
system.cpu0.dcache.writebacks::total            10322                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                       25968                       # DTB read hits
system.cpu1.dtb.read_misses                       325                       # DTB read misses
system.cpu1.dtb.read_acv                           12                       # DTB read access violations
system.cpu1.dtb.read_accesses                    1822                       # DTB read accesses
system.cpu1.dtb.write_hits                      15132                       # DTB write hits
system.cpu1.dtb.write_misses                       38                       # DTB write misses
system.cpu1.dtb.write_acv                           9                       # DTB write access violations
system.cpu1.dtb.write_accesses                    875                       # DTB write accesses
system.cpu1.dtb.data_hits                       41100                       # DTB hits
system.cpu1.dtb.data_misses                       363                       # DTB misses
system.cpu1.dtb.data_acv                           21                       # DTB access violations
system.cpu1.dtb.data_accesses                    2697                       # DTB accesses
system.cpu1.itb.fetch_hits                      24785                       # ITB hits
system.cpu1.itb.fetch_misses                      125                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                  24910                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                          780998                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                     145461                       # Number of instructions committed
system.cpu1.committedOps                       145461                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses               139637                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                   296                       # Number of float alu accesses
system.cpu1.num_func_calls                       3161                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts        16464                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                      139637                       # number of integer instructions
system.cpu1.num_fp_insts                          296                       # number of float instructions
system.cpu1.num_int_register_reads             185671                       # number of times the integer registers were read
system.cpu1.num_int_register_writes            106788                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                 153                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                155                       # number of times the floating registers were written
system.cpu1.num_mem_refs                        42215                       # number of memory refs
system.cpu1.num_load_insts                      26851                       # Number of load instructions
system.cpu1.num_store_insts                     15364                       # Number of store instructions
system.cpu1.num_idle_cycles              627837.188423                       # Number of idle cycles
system.cpu1.num_busy_cycles              153160.811577                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.196109                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.803891                       # Percentage of idle cycles
system.cpu1.Branches                            20879                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                 2867      1.97%      1.97% # Class of executed instruction
system.cpu1.op_class::IntAlu                    92522     63.44%     65.40% # Class of executed instruction
system.cpu1.op_class::IntMult                     117      0.08%     65.48% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     65.48% # Class of executed instruction
system.cpu1.op_class::FloatAdd                     24      0.02%     65.50% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     65.50% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     65.50% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     65.50% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      3      0.00%     65.50% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     65.50% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     65.50% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     65.50% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     65.50% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     65.50% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     65.50% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     65.50% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     65.50% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     65.50% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     65.50% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     65.50% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     65.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     65.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     65.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     65.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     65.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     65.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     65.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     65.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     65.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     65.50% # Class of executed instruction
system.cpu1.op_class::MemRead                   27998     19.20%     84.70% # Class of executed instruction
system.cpu1.op_class::MemWrite                  15374     10.54%     95.24% # Class of executed instruction
system.cpu1.op_class::IprAccess                  6940      4.76%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                    145845                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       9                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       925                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     126     38.65%     38.65% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      8      2.45%     41.10% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.61%     41.72% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    190     58.28%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 326                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      126     48.46%     48.46% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       8      3.08%     51.54% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      0.77%     52.31% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     124     47.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  260                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              7601820000     97.34%     97.34% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                7840000      0.10%     97.44% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                6600000      0.08%     97.52% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              193630000      2.48%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          7809890000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.652632                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.797546                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.25%      0.25% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     14.29%     14.53% # number of callpals executed
system.cpu1.kern.callpal::tbi                       4      0.99%     15.52% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  239     58.87%     74.38% # number of callpals executed
system.cpu1.kern.callpal::rdps                     17      4.19%     78.57% # number of callpals executed
system.cpu1.kern.callpal::rti                      77     18.97%     97.54% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.22%     99.75% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.25%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   406                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              124                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 11                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.548387                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.090909                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.673267                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        1177640000     15.81%     15.81% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           163570000      2.20%     18.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          6109680000     82.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements             1428                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5438968                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1940                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2803.591753                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          388                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          122                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           293118                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          293118                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       144417                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         144417                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       144417                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          144417                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       144417                       # number of overall hits
system.cpu1.icache.overall_hits::total         144417                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         1428                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1428                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         1428                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1428                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         1428                       # number of overall misses
system.cpu1.icache.overall_misses::total         1428                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst       145845                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       145845                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       145845                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       145845                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       145845                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       145845                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.009791                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009791                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.009791                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009791                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.009791                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009791                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements             1410                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          894.606209                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             583763                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2305                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           253.259436                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   894.606209                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.873639                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.873639                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          895                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          636                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          259                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.874023                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            85294                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           85294                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        24836                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          24836                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data        14074                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         14074                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data          473                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          473                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data          491                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          491                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data        38910                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           38910                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        38910                       # number of overall hits
system.cpu1.dcache.overall_hits::total          38910                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         1170                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1170                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data          647                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          647                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data           35                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           35                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data           17                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         1817                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1817                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         1817                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1817                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data        26006                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        26006                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        14721                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        14721                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data          508                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          508                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data          508                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          508                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        40727                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        40727                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        40727                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        40727                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.044990                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.044990                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.043951                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.043951                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.068898                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.068898                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.033465                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.033465                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.044614                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.044614                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.044614                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.044614                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          625                       # number of writebacks
system.cpu1.dcache.writebacks::total              625                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
