
rho_mod_v6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008d98  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005fc  08008f78  08008f78  00018f78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009574  08009574  00020830  2**0
                  CONTENTS
  4 .ARM          00000008  08009574  08009574  00019574  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800957c  0800957c  00020830  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800957c  0800957c  0001957c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009580  08009580  00019580  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000448  20000000  08009584  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       000003e8  20000448  080099cc  00020448  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          0000024c  20000830  08009db4  00020830  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000a7c  08009db4  00020a7c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020830  2**0
                  CONTENTS, READONLY
 13 .debug_info   00020ab8  00000000  00000000  00020860  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003822  00000000  00000000  00041318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001460  00000000  00000000  00044b40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001320  00000000  00000000  00045fa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021f7b  00000000  00000000  000472c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019784  00000000  00000000  0006923b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cd87b  00000000  00000000  000829bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0015023a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000065a8  00000000  00000000  00150290  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000830 	.word	0x20000830
 80001fc:	00000000 	.word	0x00000000
 8000200:	08008f60 	.word	0x08008f60

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000834 	.word	0x20000834
 800021c:	08008f60 	.word	0x08008f60

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b96e 	b.w	8000eec <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	4604      	mov	r4, r0
 8000c30:	468c      	mov	ip, r1
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	f040 8083 	bne.w	8000d3e <__udivmoddi4+0x116>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d947      	bls.n	8000cce <__udivmoddi4+0xa6>
 8000c3e:	fab2 f282 	clz	r2, r2
 8000c42:	b142      	cbz	r2, 8000c56 <__udivmoddi4+0x2e>
 8000c44:	f1c2 0020 	rsb	r0, r2, #32
 8000c48:	fa24 f000 	lsr.w	r0, r4, r0
 8000c4c:	4091      	lsls	r1, r2
 8000c4e:	4097      	lsls	r7, r2
 8000c50:	ea40 0c01 	orr.w	ip, r0, r1
 8000c54:	4094      	lsls	r4, r2
 8000c56:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c5a:	0c23      	lsrs	r3, r4, #16
 8000c5c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c60:	fa1f fe87 	uxth.w	lr, r7
 8000c64:	fb08 c116 	mls	r1, r8, r6, ip
 8000c68:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c70:	4299      	cmp	r1, r3
 8000c72:	d909      	bls.n	8000c88 <__udivmoddi4+0x60>
 8000c74:	18fb      	adds	r3, r7, r3
 8000c76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c7a:	f080 8119 	bcs.w	8000eb0 <__udivmoddi4+0x288>
 8000c7e:	4299      	cmp	r1, r3
 8000c80:	f240 8116 	bls.w	8000eb0 <__udivmoddi4+0x288>
 8000c84:	3e02      	subs	r6, #2
 8000c86:	443b      	add	r3, r7
 8000c88:	1a5b      	subs	r3, r3, r1
 8000c8a:	b2a4      	uxth	r4, r4
 8000c8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c90:	fb08 3310 	mls	r3, r8, r0, r3
 8000c94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c98:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c9c:	45a6      	cmp	lr, r4
 8000c9e:	d909      	bls.n	8000cb4 <__udivmoddi4+0x8c>
 8000ca0:	193c      	adds	r4, r7, r4
 8000ca2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ca6:	f080 8105 	bcs.w	8000eb4 <__udivmoddi4+0x28c>
 8000caa:	45a6      	cmp	lr, r4
 8000cac:	f240 8102 	bls.w	8000eb4 <__udivmoddi4+0x28c>
 8000cb0:	3802      	subs	r0, #2
 8000cb2:	443c      	add	r4, r7
 8000cb4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cb8:	eba4 040e 	sub.w	r4, r4, lr
 8000cbc:	2600      	movs	r6, #0
 8000cbe:	b11d      	cbz	r5, 8000cc8 <__udivmoddi4+0xa0>
 8000cc0:	40d4      	lsrs	r4, r2
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000cc8:	4631      	mov	r1, r6
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	b902      	cbnz	r2, 8000cd2 <__udivmoddi4+0xaa>
 8000cd0:	deff      	udf	#255	; 0xff
 8000cd2:	fab2 f282 	clz	r2, r2
 8000cd6:	2a00      	cmp	r2, #0
 8000cd8:	d150      	bne.n	8000d7c <__udivmoddi4+0x154>
 8000cda:	1bcb      	subs	r3, r1, r7
 8000cdc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ce0:	fa1f f887 	uxth.w	r8, r7
 8000ce4:	2601      	movs	r6, #1
 8000ce6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cea:	0c21      	lsrs	r1, r4, #16
 8000cec:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cf0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cf4:	fb08 f30c 	mul.w	r3, r8, ip
 8000cf8:	428b      	cmp	r3, r1
 8000cfa:	d907      	bls.n	8000d0c <__udivmoddi4+0xe4>
 8000cfc:	1879      	adds	r1, r7, r1
 8000cfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d02:	d202      	bcs.n	8000d0a <__udivmoddi4+0xe2>
 8000d04:	428b      	cmp	r3, r1
 8000d06:	f200 80e9 	bhi.w	8000edc <__udivmoddi4+0x2b4>
 8000d0a:	4684      	mov	ip, r0
 8000d0c:	1ac9      	subs	r1, r1, r3
 8000d0e:	b2a3      	uxth	r3, r4
 8000d10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d14:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d18:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d1c:	fb08 f800 	mul.w	r8, r8, r0
 8000d20:	45a0      	cmp	r8, r4
 8000d22:	d907      	bls.n	8000d34 <__udivmoddi4+0x10c>
 8000d24:	193c      	adds	r4, r7, r4
 8000d26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x10a>
 8000d2c:	45a0      	cmp	r8, r4
 8000d2e:	f200 80d9 	bhi.w	8000ee4 <__udivmoddi4+0x2bc>
 8000d32:	4618      	mov	r0, r3
 8000d34:	eba4 0408 	sub.w	r4, r4, r8
 8000d38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d3c:	e7bf      	b.n	8000cbe <__udivmoddi4+0x96>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d909      	bls.n	8000d56 <__udivmoddi4+0x12e>
 8000d42:	2d00      	cmp	r5, #0
 8000d44:	f000 80b1 	beq.w	8000eaa <__udivmoddi4+0x282>
 8000d48:	2600      	movs	r6, #0
 8000d4a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d4e:	4630      	mov	r0, r6
 8000d50:	4631      	mov	r1, r6
 8000d52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d56:	fab3 f683 	clz	r6, r3
 8000d5a:	2e00      	cmp	r6, #0
 8000d5c:	d14a      	bne.n	8000df4 <__udivmoddi4+0x1cc>
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d302      	bcc.n	8000d68 <__udivmoddi4+0x140>
 8000d62:	4282      	cmp	r2, r0
 8000d64:	f200 80b8 	bhi.w	8000ed8 <__udivmoddi4+0x2b0>
 8000d68:	1a84      	subs	r4, r0, r2
 8000d6a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d6e:	2001      	movs	r0, #1
 8000d70:	468c      	mov	ip, r1
 8000d72:	2d00      	cmp	r5, #0
 8000d74:	d0a8      	beq.n	8000cc8 <__udivmoddi4+0xa0>
 8000d76:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d7a:	e7a5      	b.n	8000cc8 <__udivmoddi4+0xa0>
 8000d7c:	f1c2 0320 	rsb	r3, r2, #32
 8000d80:	fa20 f603 	lsr.w	r6, r0, r3
 8000d84:	4097      	lsls	r7, r2
 8000d86:	fa01 f002 	lsl.w	r0, r1, r2
 8000d8a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d8e:	40d9      	lsrs	r1, r3
 8000d90:	4330      	orrs	r0, r6
 8000d92:	0c03      	lsrs	r3, r0, #16
 8000d94:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d98:	fa1f f887 	uxth.w	r8, r7
 8000d9c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000da0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000da4:	fb06 f108 	mul.w	r1, r6, r8
 8000da8:	4299      	cmp	r1, r3
 8000daa:	fa04 f402 	lsl.w	r4, r4, r2
 8000dae:	d909      	bls.n	8000dc4 <__udivmoddi4+0x19c>
 8000db0:	18fb      	adds	r3, r7, r3
 8000db2:	f106 3cff 	add.w	ip, r6, #4294967295
 8000db6:	f080 808d 	bcs.w	8000ed4 <__udivmoddi4+0x2ac>
 8000dba:	4299      	cmp	r1, r3
 8000dbc:	f240 808a 	bls.w	8000ed4 <__udivmoddi4+0x2ac>
 8000dc0:	3e02      	subs	r6, #2
 8000dc2:	443b      	add	r3, r7
 8000dc4:	1a5b      	subs	r3, r3, r1
 8000dc6:	b281      	uxth	r1, r0
 8000dc8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dcc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dd0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dd4:	fb00 f308 	mul.w	r3, r0, r8
 8000dd8:	428b      	cmp	r3, r1
 8000dda:	d907      	bls.n	8000dec <__udivmoddi4+0x1c4>
 8000ddc:	1879      	adds	r1, r7, r1
 8000dde:	f100 3cff 	add.w	ip, r0, #4294967295
 8000de2:	d273      	bcs.n	8000ecc <__udivmoddi4+0x2a4>
 8000de4:	428b      	cmp	r3, r1
 8000de6:	d971      	bls.n	8000ecc <__udivmoddi4+0x2a4>
 8000de8:	3802      	subs	r0, #2
 8000dea:	4439      	add	r1, r7
 8000dec:	1acb      	subs	r3, r1, r3
 8000dee:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000df2:	e778      	b.n	8000ce6 <__udivmoddi4+0xbe>
 8000df4:	f1c6 0c20 	rsb	ip, r6, #32
 8000df8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dfc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e00:	431c      	orrs	r4, r3
 8000e02:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e06:	fa01 f306 	lsl.w	r3, r1, r6
 8000e0a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e0e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e12:	431f      	orrs	r7, r3
 8000e14:	0c3b      	lsrs	r3, r7, #16
 8000e16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e1a:	fa1f f884 	uxth.w	r8, r4
 8000e1e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e22:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e26:	fb09 fa08 	mul.w	sl, r9, r8
 8000e2a:	458a      	cmp	sl, r1
 8000e2c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e30:	fa00 f306 	lsl.w	r3, r0, r6
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x220>
 8000e36:	1861      	adds	r1, r4, r1
 8000e38:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e3c:	d248      	bcs.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e3e:	458a      	cmp	sl, r1
 8000e40:	d946      	bls.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e42:	f1a9 0902 	sub.w	r9, r9, #2
 8000e46:	4421      	add	r1, r4
 8000e48:	eba1 010a 	sub.w	r1, r1, sl
 8000e4c:	b2bf      	uxth	r7, r7
 8000e4e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e52:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e56:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e5a:	fb00 f808 	mul.w	r8, r0, r8
 8000e5e:	45b8      	cmp	r8, r7
 8000e60:	d907      	bls.n	8000e72 <__udivmoddi4+0x24a>
 8000e62:	19e7      	adds	r7, r4, r7
 8000e64:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e68:	d22e      	bcs.n	8000ec8 <__udivmoddi4+0x2a0>
 8000e6a:	45b8      	cmp	r8, r7
 8000e6c:	d92c      	bls.n	8000ec8 <__udivmoddi4+0x2a0>
 8000e6e:	3802      	subs	r0, #2
 8000e70:	4427      	add	r7, r4
 8000e72:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e76:	eba7 0708 	sub.w	r7, r7, r8
 8000e7a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e7e:	454f      	cmp	r7, r9
 8000e80:	46c6      	mov	lr, r8
 8000e82:	4649      	mov	r1, r9
 8000e84:	d31a      	bcc.n	8000ebc <__udivmoddi4+0x294>
 8000e86:	d017      	beq.n	8000eb8 <__udivmoddi4+0x290>
 8000e88:	b15d      	cbz	r5, 8000ea2 <__udivmoddi4+0x27a>
 8000e8a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e8e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e92:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e96:	40f2      	lsrs	r2, r6
 8000e98:	ea4c 0202 	orr.w	r2, ip, r2
 8000e9c:	40f7      	lsrs	r7, r6
 8000e9e:	e9c5 2700 	strd	r2, r7, [r5]
 8000ea2:	2600      	movs	r6, #0
 8000ea4:	4631      	mov	r1, r6
 8000ea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eaa:	462e      	mov	r6, r5
 8000eac:	4628      	mov	r0, r5
 8000eae:	e70b      	b.n	8000cc8 <__udivmoddi4+0xa0>
 8000eb0:	4606      	mov	r6, r0
 8000eb2:	e6e9      	b.n	8000c88 <__udivmoddi4+0x60>
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	e6fd      	b.n	8000cb4 <__udivmoddi4+0x8c>
 8000eb8:	4543      	cmp	r3, r8
 8000eba:	d2e5      	bcs.n	8000e88 <__udivmoddi4+0x260>
 8000ebc:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ec0:	eb69 0104 	sbc.w	r1, r9, r4
 8000ec4:	3801      	subs	r0, #1
 8000ec6:	e7df      	b.n	8000e88 <__udivmoddi4+0x260>
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e7d2      	b.n	8000e72 <__udivmoddi4+0x24a>
 8000ecc:	4660      	mov	r0, ip
 8000ece:	e78d      	b.n	8000dec <__udivmoddi4+0x1c4>
 8000ed0:	4681      	mov	r9, r0
 8000ed2:	e7b9      	b.n	8000e48 <__udivmoddi4+0x220>
 8000ed4:	4666      	mov	r6, ip
 8000ed6:	e775      	b.n	8000dc4 <__udivmoddi4+0x19c>
 8000ed8:	4630      	mov	r0, r6
 8000eda:	e74a      	b.n	8000d72 <__udivmoddi4+0x14a>
 8000edc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee0:	4439      	add	r1, r7
 8000ee2:	e713      	b.n	8000d0c <__udivmoddi4+0xe4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	443c      	add	r4, r7
 8000ee8:	e724      	b.n	8000d34 <__udivmoddi4+0x10c>
 8000eea:	bf00      	nop

08000eec <__aeabi_idiv0>:
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop

08000ef0 <OV9712_Init>:

/************************************************************************
 *                      Local Function Definitions                      *
 ***********************************************************************/
void OV9712_Init( OV9712_t * ov9712, I2C_Handle_t * i2c_port, OV9712_pins_t * pins )
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b086      	sub	sp, #24
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	60f8      	str	r0, [r7, #12]
 8000ef8:	60b9      	str	r1, [r7, #8]
 8000efa:	607a      	str	r2, [r7, #4]
  ov9712->CAM_I2C_PORT = i2c_port;
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	68ba      	ldr	r2, [r7, #8]
 8000f00:	605a      	str	r2, [r3, #4]
  if( pins == NULL) return;
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d021      	beq.n	8000f4c <OV9712_Init+0x5c>
  ov9712->Pins = pins;
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	687a      	ldr	r2, [r7, #4]
 8000f0c:	609a      	str	r2, [r3, #8]
  OV9712_Functions.Enable(ov9712);
 8000f0e:	4b12      	ldr	r3, [pc, #72]	; (8000f58 <OV9712_Init+0x68>)
 8000f10:	689b      	ldr	r3, [r3, #8]
 8000f12:	68f8      	ldr	r0, [r7, #12]
 8000f14:	4798      	blx	r3
  HAL_Delay(30);
 8000f16:	201e      	movs	r0, #30
 8000f18:	f001 fb0c 	bl	8002534 <HAL_Delay>
  hw_register_t reg;
  for( int i = 0; i < sizeof(OV9712_regs) / sizeof(OV9712_regs[0]); i++ )
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	617b      	str	r3, [r7, #20]
 8000f20:	e010      	b.n	8000f44 <OV9712_Init+0x54>
  {
    reg = OV9712_regs[i];
 8000f22:	4a0e      	ldr	r2, [pc, #56]	; (8000f5c <OV9712_Init+0x6c>)
 8000f24:	697b      	ldr	r3, [r7, #20]
 8000f26:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f2a:	823b      	strh	r3, [r7, #16]
    if( reg.Address == ENDR ) break;
 8000f2c:	7c3b      	ldrb	r3, [r7, #16]
 8000f2e:	2bff      	cmp	r3, #255	; 0xff
 8000f30:	d00e      	beq.n	8000f50 <OV9712_Init+0x60>
    OV9712_Functions.Write( ov9712, reg.Address, reg.Value );
 8000f32:	4b09      	ldr	r3, [pc, #36]	; (8000f58 <OV9712_Init+0x68>)
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	7c39      	ldrb	r1, [r7, #16]
 8000f38:	7c7a      	ldrb	r2, [r7, #17]
 8000f3a:	68f8      	ldr	r0, [r7, #12]
 8000f3c:	4798      	blx	r3
  for( int i = 0; i < sizeof(OV9712_regs) / sizeof(OV9712_regs[0]); i++ )
 8000f3e:	697b      	ldr	r3, [r7, #20]
 8000f40:	3301      	adds	r3, #1
 8000f42:	617b      	str	r3, [r7, #20]
 8000f44:	697b      	ldr	r3, [r7, #20]
 8000f46:	2b0d      	cmp	r3, #13
 8000f48:	d9eb      	bls.n	8000f22 <OV9712_Init+0x32>
 8000f4a:	e002      	b.n	8000f52 <OV9712_Init+0x62>
  if( pins == NULL) return;
 8000f4c:	bf00      	nop
 8000f4e:	e000      	b.n	8000f52 <OV9712_Init+0x62>
    if( reg.Address == ENDR ) break;
 8000f50:	bf00      	nop
  }
}
 8000f52:	3718      	adds	r7, #24
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}
 8000f58:	20000060 	.word	0x20000060
 8000f5c:	2000009c 	.word	0x2000009c

08000f60 <OV9712_Write>:
void OV9712_Write( OV9712_t * ov9712, uint8_t r, uint8_t v )
{
 8000f60:	b590      	push	{r4, r7, lr}
 8000f62:	b087      	sub	sp, #28
 8000f64:	af02      	add	r7, sp, #8
 8000f66:	6078      	str	r0, [r7, #4]
 8000f68:	460b      	mov	r3, r1
 8000f6a:	70fb      	strb	r3, [r7, #3]
 8000f6c:	4613      	mov	r3, r2
 8000f6e:	70bb      	strb	r3, [r7, #2]
  uint8_t data[2] = { r, v };
 8000f70:	78fb      	ldrb	r3, [r7, #3]
 8000f72:	733b      	strb	r3, [r7, #12]
 8000f74:	78bb      	ldrb	r3, [r7, #2]
 8000f76:	737b      	strb	r3, [r7, #13]
  PlatformFunctions.I2C.Transmit( ov9712->CAM_I2C_PORT, ov9712->ADDR, data, 2, 100);
 8000f78:	4b08      	ldr	r3, [pc, #32]	; (8000f9c <OV9712_Write+0x3c>)
 8000f7a:	6b9c      	ldr	r4, [r3, #56]	; 0x38
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	6858      	ldr	r0, [r3, #4]
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	781b      	ldrb	r3, [r3, #0]
 8000f84:	b299      	uxth	r1, r3
 8000f86:	f107 020c 	add.w	r2, r7, #12
 8000f8a:	2364      	movs	r3, #100	; 0x64
 8000f8c:	9300      	str	r3, [sp, #0]
 8000f8e:	2302      	movs	r3, #2
 8000f90:	47a0      	blx	r4
}
 8000f92:	bf00      	nop
 8000f94:	3714      	adds	r7, #20
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd90      	pop	{r4, r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	20000000 	.word	0x20000000

08000fa0 <OV9712_Enable>:

void OV9712_Enable( OV9712_t * ov9712 )
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b082      	sub	sp, #8
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
  if( ov9712->Pins == NULL) return;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	689b      	ldr	r3, [r3, #8]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d01f      	beq.n	8000ff0 <OV9712_Enable+0x50>
  PlatformFunctions.GPIO.Write( &ov9712->Pins->ENABLE, GPIO_PIN_SET);
 8000fb0:	4b11      	ldr	r3, [pc, #68]	; (8000ff8 <OV9712_Enable+0x58>)
 8000fb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fb4:	687a      	ldr	r2, [r7, #4]
 8000fb6:	6892      	ldr	r2, [r2, #8]
 8000fb8:	2101      	movs	r1, #1
 8000fba:	4610      	mov	r0, r2
 8000fbc:	4798      	blx	r3
  PlatformFunctions.GPIO.Write( &ov9712->Pins->LOW_VOLTAGE, GPIO_PIN_SET);
 8000fbe:	4b0e      	ldr	r3, [pc, #56]	; (8000ff8 <OV9712_Enable+0x58>)
 8000fc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fc2:	687a      	ldr	r2, [r7, #4]
 8000fc4:	6892      	ldr	r2, [r2, #8]
 8000fc6:	3208      	adds	r2, #8
 8000fc8:	2101      	movs	r1, #1
 8000fca:	4610      	mov	r0, r2
 8000fcc:	4798      	blx	r3
  PlatformFunctions.GPIO.Write( &ov9712->Pins->POWER_DOWN, GPIO_PIN_RESET);
 8000fce:	4b0a      	ldr	r3, [pc, #40]	; (8000ff8 <OV9712_Enable+0x58>)
 8000fd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fd2:	687a      	ldr	r2, [r7, #4]
 8000fd4:	6892      	ldr	r2, [r2, #8]
 8000fd6:	3210      	adds	r2, #16
 8000fd8:	2100      	movs	r1, #0
 8000fda:	4610      	mov	r0, r2
 8000fdc:	4798      	blx	r3
  PlatformFunctions.GPIO.SetPortMode( &ov9712->Pins->MASTER_CLOCK, GPIO_MODE_AF_PP);
 8000fde:	4b06      	ldr	r3, [pc, #24]	; (8000ff8 <OV9712_Enable+0x58>)
 8000fe0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000fe2:	687a      	ldr	r2, [r7, #4]
 8000fe4:	6892      	ldr	r2, [r2, #8]
 8000fe6:	3218      	adds	r2, #24
 8000fe8:	2102      	movs	r1, #2
 8000fea:	4610      	mov	r0, r2
 8000fec:	4798      	blx	r3
 8000fee:	e000      	b.n	8000ff2 <OV9712_Enable+0x52>
  if( ov9712->Pins == NULL) return;
 8000ff0:	bf00      	nop
}
 8000ff2:	3708      	adds	r7, #8
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	20000000 	.word	0x20000000

08000ffc <OV9712_Disable>:

void OV9712_Disable( OV9712_t * ov9712 )
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b082      	sub	sp, #8
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
  if( ov9712->Pins == NULL) return;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	689b      	ldr	r3, [r3, #8]
 8001008:	2b00      	cmp	r3, #0
 800100a:	d01f      	beq.n	800104c <OV9712_Disable+0x50>
  PlatformFunctions.GPIO.Write( &ov9712->Pins->ENABLE, GPIO_PIN_RESET);
 800100c:	4b11      	ldr	r3, [pc, #68]	; (8001054 <OV9712_Disable+0x58>)
 800100e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001010:	687a      	ldr	r2, [r7, #4]
 8001012:	6892      	ldr	r2, [r2, #8]
 8001014:	2100      	movs	r1, #0
 8001016:	4610      	mov	r0, r2
 8001018:	4798      	blx	r3
  PlatformFunctions.GPIO.Write( &ov9712->Pins->LOW_VOLTAGE, GPIO_PIN_RESET);
 800101a:	4b0e      	ldr	r3, [pc, #56]	; (8001054 <OV9712_Disable+0x58>)
 800101c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800101e:	687a      	ldr	r2, [r7, #4]
 8001020:	6892      	ldr	r2, [r2, #8]
 8001022:	3208      	adds	r2, #8
 8001024:	2100      	movs	r1, #0
 8001026:	4610      	mov	r0, r2
 8001028:	4798      	blx	r3
  PlatformFunctions.GPIO.Write( &ov9712->Pins->POWER_DOWN, GPIO_PIN_SET);
 800102a:	4b0a      	ldr	r3, [pc, #40]	; (8001054 <OV9712_Disable+0x58>)
 800102c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800102e:	687a      	ldr	r2, [r7, #4]
 8001030:	6892      	ldr	r2, [r2, #8]
 8001032:	3210      	adds	r2, #16
 8001034:	2101      	movs	r1, #1
 8001036:	4610      	mov	r0, r2
 8001038:	4798      	blx	r3
  PlatformFunctions.GPIO.SetPortMode( &ov9712->Pins->MASTER_CLOCK, GPIO_MODE_INPUT);
 800103a:	4b06      	ldr	r3, [pc, #24]	; (8001054 <OV9712_Disable+0x58>)
 800103c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800103e:	687a      	ldr	r2, [r7, #4]
 8001040:	6892      	ldr	r2, [r2, #8]
 8001042:	3218      	adds	r2, #24
 8001044:	2100      	movs	r1, #0
 8001046:	4610      	mov	r0, r2
 8001048:	4798      	blx	r3
 800104a:	e000      	b.n	800104e <OV9712_Disable+0x52>
  if( ov9712->Pins == NULL) return;
 800104c:	bf00      	nop
}
 800104e:	3708      	adds	r7, #8
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}
 8001054:	20000000 	.word	0x20000000

08001058 <HAL_UART_TxCpltCallback>:


#ifndef __RHO__
static bool tx_cplt = false;
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
	PlatformFunctions.GPIO.Write( &LED_GPIO, 0 );
 8001060:	4b05      	ldr	r3, [pc, #20]	; (8001078 <HAL_UART_TxCpltCallback+0x20>)
 8001062:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001064:	2100      	movs	r1, #0
 8001066:	4805      	ldr	r0, [pc, #20]	; (800107c <HAL_UART_TxCpltCallback+0x24>)
 8001068:	4798      	blx	r3
	tx_cplt = true;
 800106a:	4b05      	ldr	r3, [pc, #20]	; (8001080 <HAL_UART_TxCpltCallback+0x28>)
 800106c:	2201      	movs	r2, #1
 800106e:	701a      	strb	r2, [r3, #0]
}
 8001070:	bf00      	nop
 8001072:	3708      	adds	r7, #8
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	200000b8 	.word	0x200000b8
 800107c:	200001ac 	.word	0x200001ac
 8001080:	2000085c 	.word	0x2000085c

08001084 <CaptureFrame>:
bool frame_ready;
volatile uint8_t frame[FRAME_SIZE] __attribute__ ((section (".ccmram"))) = { 0 };
static uint16_t nl = 0x0123;
void CaptureFrame()
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0
//	PlatformFunctions.DMA.Reset( &CameraDMA );
//	while(!CameraFlags.Frame);
//	memset(frame, 0, FRAME_SIZE);
	CameraDMA.dst = (uint32_t)frame;
 800108a:	4a2f      	ldr	r2, [pc, #188]	; (8001148 <CaptureFrame+0xc4>)
 800108c:	4b2f      	ldr	r3, [pc, #188]	; (800114c <CaptureFrame+0xc8>)
 800108e:	611a      	str	r2, [r3, #16]
	PlatformFunctions.DMA.Init( &CameraDMA );
 8001090:	4b2f      	ldr	r3, [pc, #188]	; (8001150 <CaptureFrame+0xcc>)
 8001092:	699b      	ldr	r3, [r3, #24]
 8001094:	482d      	ldr	r0, [pc, #180]	; (800114c <CaptureFrame+0xc8>)
 8001096:	4798      	blx	r3
//	while(!CameraFlags.Row);
//	PlatformFunctions.GPIO.Write( &LED_GPIO, 1 );
//	while(CameraFlags.Row);
//	PlatformFunctions.GPIO.Write( &LED_GPIO, 0 );
	for(int r = 0; r < FRAME_HEIGHT; r++)
 8001098:	2300      	movs	r3, #0
 800109a:	607b      	str	r3, [r7, #4]
 800109c:	e023      	b.n	80010e6 <CaptureFrame+0x62>
	{
		CameraDMA.dst = (uint32_t)frame + ( r * FRAME_WIDTH_BASE );
 800109e:	687a      	ldr	r2, [r7, #4]
 80010a0:	4613      	mov	r3, r2
 80010a2:	009b      	lsls	r3, r3, #2
 80010a4:	4413      	add	r3, r2
 80010a6:	00db      	lsls	r3, r3, #3
 80010a8:	461a      	mov	r2, r3
 80010aa:	4b27      	ldr	r3, [pc, #156]	; (8001148 <CaptureFrame+0xc4>)
 80010ac:	4413      	add	r3, r2
 80010ae:	4a27      	ldr	r2, [pc, #156]	; (800114c <CaptureFrame+0xc8>)
 80010b0:	6113      	str	r3, [r2, #16]
		PlatformFunctions.DMA.Init( &CameraDMA );
 80010b2:	4b27      	ldr	r3, [pc, #156]	; (8001150 <CaptureFrame+0xcc>)
 80010b4:	699b      	ldr	r3, [r3, #24]
 80010b6:	4825      	ldr	r0, [pc, #148]	; (800114c <CaptureFrame+0xc8>)
 80010b8:	4798      	blx	r3
		while(!CameraFlags.Row);
 80010ba:	bf00      	nop
 80010bc:	4b25      	ldr	r3, [pc, #148]	; (8001154 <CaptureFrame+0xd0>)
 80010be:	78db      	ldrb	r3, [r3, #3]
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	f083 0301 	eor.w	r3, r3, #1
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d1f7      	bne.n	80010bc <CaptureFrame+0x38>
//		PlatformFunctions.GPIO.Write( &LED_GPIO, 1 );
		HAL_SuspendTick();
 80010cc:	f001 fa54 	bl	8002578 <HAL_SuspendTick>
		HAL_PWR_EnableSleepOnExit();
 80010d0:	f002 fc74 	bl	80039bc <HAL_PWR_EnableSleepOnExit>
		HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 80010d4:	2101      	movs	r1, #1
 80010d6:	2000      	movs	r0, #0
 80010d8:	f002 fc3e 	bl	8003958 <HAL_PWR_EnterSLEEPMode>
//		while(CameraFlags.Row);
//			asm volatile("nop\n\tnop\n\tnop\n\t");
		HAL_ResumeTick();
 80010dc:	f001 fa5c 	bl	8002598 <HAL_ResumeTick>
	for(int r = 0; r < FRAME_HEIGHT; r++)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	3301      	adds	r3, #1
 80010e4:	607b      	str	r3, [r7, #4]
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	2b18      	cmp	r3, #24
 80010ea:	ddd8      	ble.n	800109e <CaptureFrame+0x1a>
//		uint32_t fill = PlatformFunctions.DMA.GetFillAddr( &CameraDMA ) - CameraDMA.dst;
//		asm volatile("nop");
	}
//	while(CameraFlags.Frame);

	tx_cplt = false;
 80010ec:	4b1a      	ldr	r3, [pc, #104]	; (8001158 <CaptureFrame+0xd4>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	701a      	strb	r2, [r3, #0]
	PlatformFunctions.GPIO.Write( &LED_GPIO, 1 );
 80010f2:	4b17      	ldr	r3, [pc, #92]	; (8001150 <CaptureFrame+0xcc>)
 80010f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010f6:	2101      	movs	r1, #1
 80010f8:	4818      	ldr	r0, [pc, #96]	; (800115c <CaptureFrame+0xd8>)
 80010fa:	4798      	blx	r3
	TransmitToHost((uint8_t *)&nl, 2);
 80010fc:	2102      	movs	r1, #2
 80010fe:	4818      	ldr	r0, [pc, #96]	; (8001160 <CaptureFrame+0xdc>)
 8001100:	f001 f8ae 	bl	8002260 <TransmitToHost>
	while(!tx_cplt);
 8001104:	bf00      	nop
 8001106:	4b14      	ldr	r3, [pc, #80]	; (8001158 <CaptureFrame+0xd4>)
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	f083 0301 	eor.w	r3, r3, #1
 800110e:	b2db      	uxtb	r3, r3
 8001110:	2b00      	cmp	r3, #0
 8001112:	d1f8      	bne.n	8001106 <CaptureFrame+0x82>
	tx_cplt = false;
 8001114:	4b10      	ldr	r3, [pc, #64]	; (8001158 <CaptureFrame+0xd4>)
 8001116:	2200      	movs	r2, #0
 8001118:	701a      	strb	r2, [r3, #0]
	PlatformFunctions.GPIO.Write( &LED_GPIO, 1 );
 800111a:	4b0d      	ldr	r3, [pc, #52]	; (8001150 <CaptureFrame+0xcc>)
 800111c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800111e:	2101      	movs	r1, #1
 8001120:	480e      	ldr	r0, [pc, #56]	; (800115c <CaptureFrame+0xd8>)
 8001122:	4798      	blx	r3
	TransmitToHost((uint8_t *)frame, FRAME_SIZE);
 8001124:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001128:	4807      	ldr	r0, [pc, #28]	; (8001148 <CaptureFrame+0xc4>)
 800112a:	f001 f899 	bl	8002260 <TransmitToHost>
	while(!tx_cplt);
 800112e:	bf00      	nop
 8001130:	4b09      	ldr	r3, [pc, #36]	; (8001158 <CaptureFrame+0xd4>)
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	f083 0301 	eor.w	r3, r3, #1
 8001138:	b2db      	uxtb	r3, r3
 800113a:	2b00      	cmp	r3, #0
 800113c:	d1f8      	bne.n	8001130 <CaptureFrame+0xac>
}
 800113e:	bf00      	nop
 8001140:	bf00      	nop
 8001142:	3708      	adds	r7, #8
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	20000448 	.word	0x20000448
 800114c:	20000194 	.word	0x20000194
 8001150:	200000b8 	.word	0x200000b8
 8001154:	2000084c 	.word	0x2000084c
 8001158:	2000085c 	.word	0x2000085c
 800115c:	200001ac 	.word	0x200001ac
 8001160:	200001b4 	.word	0x200001b4

08001164 <InitializePlatform>:
#endif

/* INITIALIZING State Routine */
void InitializePlatform( void )
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
	LOG(DEBUG_2, "Initializing platform"ENDL);
 800116a:	2303      	movs	r3, #3
 800116c:	71fb      	strb	r3, [r7, #7]
 800116e:	e005      	b.n	800117c <InitializePlatform+0x18>
 8001170:	2009      	movs	r0, #9
 8001172:	f005 fe7b 	bl	8006e6c <putchar>
 8001176:	79fb      	ldrb	r3, [r7, #7]
 8001178:	3301      	adds	r3, #1
 800117a:	71fb      	strb	r3, [r7, #7]
 800117c:	79fb      	ldrb	r3, [r7, #7]
 800117e:	2b03      	cmp	r3, #3
 8001180:	d9f6      	bls.n	8001170 <InitializePlatform+0xc>
 8001182:	4807      	ldr	r0, [pc, #28]	; (80011a0 <InitializePlatform+0x3c>)
 8001184:	f005 fef6 	bl	8006f74 <puts>
    PlatformFunctions.Init( &Platform, HOST_COMMUNICATION_PROTOCOL, (generic_handle_t)Master.IOs.HOST_DEFAULT_CHANNEL );
 8001188:	4b06      	ldr	r3, [pc, #24]	; (80011a4 <InitializePlatform+0x40>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	4a06      	ldr	r2, [pc, #24]	; (80011a8 <InitializePlatform+0x44>)
 800118e:	6852      	ldr	r2, [r2, #4]
 8001190:	2102      	movs	r1, #2
 8001192:	4806      	ldr	r0, [pc, #24]	; (80011ac <InitializePlatform+0x48>)
 8001194:	4798      	blx	r3
}
 8001196:	bf00      	nop
 8001198:	3708      	adds	r7, #8
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	08008ff0 	.word	0x08008ff0
 80011a4:	200000b8 	.word	0x200000b8
 80011a8:	2000086c 	.word	0x2000086c
 80011ac:	20000a60 	.word	0x20000a60

080011b0 <ConnectToHost>:

/* CONNECTING_TO_HOST State Routine */
void ConnectToHost( void )
{
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0
  while( PlatformFunctions.Host.Command( PING_HOST, NEEDED ) != OK )
  {
    PlatformFunctions.Wait( HOST_COMMAND_WAIT_TIME );
  }
#endif
}
 80011b4:	bf00      	nop
 80011b6:	46bd      	mov	sp, r7
 80011b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011bc:	4770      	bx	lr
	...

080011c0 <ConfigureApplication>:

/* CONFIGURING State Routine */
void ConfigureApplication( void )
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
	PlatformFunctions.DMA.Init( &CameraDMA );
 80011c4:	4b0a      	ldr	r3, [pc, #40]	; (80011f0 <ConfigureApplication+0x30>)
 80011c6:	699b      	ldr	r3, [r3, #24]
 80011c8:	480a      	ldr	r0, [pc, #40]	; (80011f4 <ConfigureApplication+0x34>)
 80011ca:	4798      	blx	r3
	PlatformFunctions.DMA.Resume( &CameraDMA );
 80011cc:	4b08      	ldr	r3, [pc, #32]	; (80011f0 <ConfigureApplication+0x30>)
 80011ce:	6a1b      	ldr	r3, [r3, #32]
 80011d0:	4808      	ldr	r0, [pc, #32]	; (80011f4 <ConfigureApplication+0x34>)
 80011d2:	4798      	blx	r3

#ifdef __OV9712__
  OV9712_Functions.Init( &OV9712, Master.IOs.CAMERA_COMMUNICATION_CHANNEL, &Default_OV9712_Pins );
 80011d4:	4b08      	ldr	r3, [pc, #32]	; (80011f8 <ConfigureApplication+0x38>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a08      	ldr	r2, [pc, #32]	; (80011fc <ConfigureApplication+0x3c>)
 80011da:	6811      	ldr	r1, [r2, #0]
 80011dc:	4a08      	ldr	r2, [pc, #32]	; (8001200 <ConfigureApplication+0x40>)
 80011de:	4809      	ldr	r0, [pc, #36]	; (8001204 <ConfigureApplication+0x44>)
 80011e0:	4798      	blx	r3
#endif
#ifdef __RHO__
  RhoSystem.Functions.Perform.ConnectToInterface( &PlatformFunctions, &CameraFlags, &CameraDMA );
  RhoSystem.Functions.Perform.Initialize( CAMERA_PORT, UART_TX_PORT );
#endif
  HAL_Delay(300);
 80011e2:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80011e6:	f001 f9a5 	bl	8002534 <HAL_Delay>
}
 80011ea:	bf00      	nop
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	200000b8 	.word	0x200000b8
 80011f4:	20000194 	.word	0x20000194
 80011f8:	20000060 	.word	0x20000060
 80011fc:	2000086c 	.word	0x2000086c
 8001200:	20000070 	.word	0x20000070
 8001204:	20000090 	.word	0x20000090

08001208 <ExitInitialization>:

/* READY State Routine */
void ExitInitialization( void )
{
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0
#ifdef __RHO__
  RhoSystem.Functions.Perform.Activate();
#endif
  if( SystemFunctions.State.IsIn( &System, READY ) )
 800120c:	4b08      	ldr	r3, [pc, #32]	; (8001230 <ExitInitialization+0x28>)
 800120e:	695b      	ldr	r3, [r3, #20]
 8001210:	2103      	movs	r1, #3
 8001212:	4808      	ldr	r0, [pc, #32]	; (8001234 <ExitInitialization+0x2c>)
 8001214:	4798      	blx	r3
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d003      	beq.n	8001224 <ExitInitialization+0x1c>
    MasterFunctions.Run();
 800121c:	4b06      	ldr	r3, [pc, #24]	; (8001238 <ExitInitialization+0x30>)
 800121e:	689b      	ldr	r3, [r3, #8]
 8001220:	4798      	blx	r3
  else
    PlatformFunctions.Wait(250);
}
 8001222:	e003      	b.n	800122c <ExitInitialization+0x24>
    PlatformFunctions.Wait(250);
 8001224:	4b05      	ldr	r3, [pc, #20]	; (800123c <ExitInitialization+0x34>)
 8001226:	685b      	ldr	r3, [r3, #4]
 8001228:	20fa      	movs	r0, #250	; 0xfa
 800122a:	4798      	blx	r3
}
 800122c:	bf00      	nop
 800122e:	bd80      	pop	{r7, pc}
 8001230:	20000120 	.word	0x20000120
 8001234:	20000118 	.word	0x20000118
 8001238:	20000140 	.word	0x20000140
 800123c:	200000b8 	.word	0x200000b8

08001240 <ApplicationCore>:

/* ACTIVE State Routine */
void ApplicationCore( void )
{
 8001240:	b580      	push	{r7, lr}
 8001242:	af00      	add	r7, sp, #0
#ifdef __RHO__
    RhoSystem.Functions.Perform.CoreProcess();
#else
    CaptureFrame();
 8001244:	f7ff ff1e 	bl	8001084 <CaptureFrame>
#warning "No application core."
#endif
}
 8001248:	bf00      	nop
 800124a:	bd80      	pop	{r7, pc}

0800124c <SystemError>:

/* SYS_ERROR State Routine */
void SystemError( void )
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b082      	sub	sp, #8
 8001250:	af00      	add	r7, sp, #0
    LOG( ALWAYS, "System error! Resetting in" );
 8001252:	2304      	movs	r3, #4
 8001254:	71fb      	strb	r3, [r7, #7]
 8001256:	e005      	b.n	8001264 <SystemError+0x18>
 8001258:	2009      	movs	r0, #9
 800125a:	f005 fe07 	bl	8006e6c <putchar>
 800125e:	79fb      	ldrb	r3, [r7, #7]
 8001260:	3301      	adds	r3, #1
 8001262:	71fb      	strb	r3, [r7, #7]
 8001264:	79fb      	ldrb	r3, [r7, #7]
 8001266:	2b03      	cmp	r3, #3
 8001268:	d9f6      	bls.n	8001258 <SystemError+0xc>
 800126a:	480e      	ldr	r0, [pc, #56]	; (80012a4 <SystemError+0x58>)
 800126c:	f005 fde6 	bl	8006e3c <iprintf>
    for( uint8_t i = 3 ; i > 0; i-- )
 8001270:	2303      	movs	r3, #3
 8001272:	71bb      	strb	r3, [r7, #6]
 8001274:	e00c      	b.n	8001290 <SystemError+0x44>
    {
        LOG_BARE( ALWAYS, " %d", i );
 8001276:	79bb      	ldrb	r3, [r7, #6]
 8001278:	4619      	mov	r1, r3
 800127a:	480b      	ldr	r0, [pc, #44]	; (80012a8 <SystemError+0x5c>)
 800127c:	f005 fdde 	bl	8006e3c <iprintf>
        PlatformFunctions.Wait(1000);
 8001280:	4b0a      	ldr	r3, [pc, #40]	; (80012ac <SystemError+0x60>)
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001288:	4798      	blx	r3
    for( uint8_t i = 3 ; i > 0; i-- )
 800128a:	79bb      	ldrb	r3, [r7, #6]
 800128c:	3b01      	subs	r3, #1
 800128e:	71bb      	strb	r3, [r7, #6]
 8001290:	79bb      	ldrb	r3, [r7, #6]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d1ef      	bne.n	8001276 <SystemError+0x2a>
    }
    PlatformFunctions.Reset();
 8001296:	4b05      	ldr	r3, [pc, #20]	; (80012ac <SystemError+0x60>)
 8001298:	689b      	ldr	r3, [r3, #8]
 800129a:	4798      	blx	r3
}
 800129c:	bf00      	nop
 800129e:	3708      	adds	r7, #8
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	08009008 	.word	0x08009008
 80012a8:	08009024 	.word	0x08009024
 80012ac:	200000b8 	.word	0x200000b8

080012b0 <Master_Connect>:

/***************************************************************************************/
/*                                Master Initialize                                    */
/***************************************************************************************/
void Master_Connect( I2C_Handle_t * i2c, TIMER_Handle_t * timer, UART_Handle_t * usart )
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	60f8      	str	r0, [r7, #12]
 80012b8:	60b9      	str	r1, [r7, #8]
 80012ba:	607a      	str	r2, [r7, #4]
  printf("Connecting master..."ENDL);
 80012bc:	4809      	ldr	r0, [pc, #36]	; (80012e4 <Master_Connect+0x34>)
 80012be:	f005 fe59 	bl	8006f74 <puts>
  Master.IOs.I2C_Primary = i2c;
 80012c2:	4a09      	ldr	r2, [pc, #36]	; (80012e8 <Master_Connect+0x38>)
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	6013      	str	r3, [r2, #0]
  Master.IOs.UART_Primary = usart;
 80012c8:	4a07      	ldr	r2, [pc, #28]	; (80012e8 <Master_Connect+0x38>)
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	6053      	str	r3, [r2, #4]
  Master.Utilities.Timer_Primary = timer;
 80012ce:	4a06      	ldr	r2, [pc, #24]	; (80012e8 <Master_Connect+0x38>)
 80012d0:	68bb      	ldr	r3, [r7, #8]
 80012d2:	6093      	str	r3, [r2, #8]
  MasterFunctions.Init();
 80012d4:	4b05      	ldr	r3, [pc, #20]	; (80012ec <Master_Connect+0x3c>)
 80012d6:	685b      	ldr	r3, [r3, #4]
 80012d8:	4798      	blx	r3
}
 80012da:	bf00      	nop
 80012dc:	3710      	adds	r7, #16
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	08009028 	.word	0x08009028
 80012e8:	2000086c 	.word	0x2000086c
 80012ec:	20000140 	.word	0x20000140

080012f0 <Master_Init>:

void Master_Init( void )
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	af00      	add	r7, sp, #0
  /* Initialize state manager */
  SystemFunctions.Init( &System, &global_states_list );
 80012f4:	4b0d      	ldr	r3, [pc, #52]	; (800132c <Master_Init+0x3c>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	490d      	ldr	r1, [pc, #52]	; (8001330 <Master_Init+0x40>)
 80012fa:	480e      	ldr	r0, [pc, #56]	; (8001334 <Master_Init+0x44>)
 80012fc:	4798      	blx	r3

  /* Initialize core platform */
  SystemFunctions.State.Enter( &System, INITIALIZING );
 80012fe:	4b0b      	ldr	r3, [pc, #44]	; (800132c <Master_Init+0x3c>)
 8001300:	691b      	ldr	r3, [r3, #16]
 8001302:	2100      	movs	r1, #0
 8001304:	480b      	ldr	r0, [pc, #44]	; (8001334 <Master_Init+0x44>)
 8001306:	4798      	blx	r3

  /* Connect to host, this is critical for finishing initialization hence endless loop */
  SystemFunctions.State.Enter( &System, CONNECTING_TO_HOST );
 8001308:	4b08      	ldr	r3, [pc, #32]	; (800132c <Master_Init+0x3c>)
 800130a:	691b      	ldr	r3, [r3, #16]
 800130c:	2101      	movs	r1, #1
 800130e:	4809      	ldr	r0, [pc, #36]	; (8001334 <Master_Init+0x44>)
 8001310:	4798      	blx	r3

  /* Configure application items */
  SystemFunctions.State.Enter( &System, CONFIGURING );
 8001312:	4b06      	ldr	r3, [pc, #24]	; (800132c <Master_Init+0x3c>)
 8001314:	691b      	ldr	r3, [r3, #16]
 8001316:	2102      	movs	r1, #2
 8001318:	4806      	ldr	r0, [pc, #24]	; (8001334 <Master_Init+0x44>)
 800131a:	4798      	blx	r3

  /* Exit initialization, enter run */
  SystemFunctions.State.Enter( &System, READY );
 800131c:	4b03      	ldr	r3, [pc, #12]	; (800132c <Master_Init+0x3c>)
 800131e:	691b      	ldr	r3, [r3, #16]
 8001320:	2103      	movs	r1, #3
 8001322:	4804      	ldr	r0, [pc, #16]	; (8001334 <Master_Init+0x44>)
 8001324:	4798      	blx	r3
}
 8001326:	bf00      	nop
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	20000120 	.word	0x20000120
 8001330:	2000014c 	.word	0x2000014c
 8001334:	20000118 	.word	0x20000118

08001338 <Master_Run>:

/***************************************************************************************/
/*                                   Master Run                                        */
/***************************************************************************************/
void Master_Run( void )
{
 8001338:	b580      	push	{r7, lr}
 800133a:	af00      	add	r7, sp, #0
	SystemFunctions.State.Next( &System );
 800133c:	4b04      	ldr	r3, [pc, #16]	; (8001350 <Master_Run+0x18>)
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	4804      	ldr	r0, [pc, #16]	; (8001354 <Master_Run+0x1c>)
 8001342:	4798      	blx	r3
//	SystemFunctions.State.Set( &System, ACTIVE );
	while(1)
	{
		SystemFunctions.State.Perform( &System );
 8001344:	4b02      	ldr	r3, [pc, #8]	; (8001350 <Master_Run+0x18>)
 8001346:	68db      	ldr	r3, [r3, #12]
 8001348:	4802      	ldr	r0, [pc, #8]	; (8001354 <Master_Run+0x1c>)
 800134a:	4798      	blx	r3
 800134c:	e7fa      	b.n	8001344 <Master_Run+0xc>
 800134e:	bf00      	nop
 8001350:	20000120 	.word	0x20000120
 8001354:	20000118 	.word	0x20000118

08001358 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800135c:	f3bf 8f4f 	dsb	sy
}
 8001360:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001362:	4b06      	ldr	r3, [pc, #24]	; (800137c <__NVIC_SystemReset+0x24>)
 8001364:	68db      	ldr	r3, [r3, #12]
 8001366:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800136a:	4904      	ldr	r1, [pc, #16]	; (800137c <__NVIC_SystemReset+0x24>)
 800136c:	4b04      	ldr	r3, [pc, #16]	; (8001380 <__NVIC_SystemReset+0x28>)
 800136e:	4313      	orrs	r3, r2
 8001370:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001372:	f3bf 8f4f 	dsb	sy
}
 8001376:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001378:	bf00      	nop
 800137a:	e7fd      	b.n	8001378 <__NVIC_SystemReset+0x20>
 800137c:	e000ed00 	.word	0xe000ed00
 8001380:	05fa0004 	.word	0x05fa0004

08001384 <HAL_GPIO_EXTI_Callback>:

/************************************************************************
 *                           Interrupt Handlers                         *
 ***********************************************************************/
inline void STM_InterruptHandler( uint16_t GPIO_Pin )
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
 800138a:	4603      	mov	r3, r0
 800138c:	80fb      	strh	r3, [r7, #6]
//#ifdef __RHO__
//	if(!CameraFlags.IRQ) return;
	if(GPIO_Pin == VSYNC_Pin)
 800138e:	88fb      	ldrh	r3, [r7, #6]
 8001390:	2b01      	cmp	r3, #1
 8001392:	d10b      	bne.n	80013ac <HAL_GPIO_EXTI_Callback+0x28>
		CameraFlags.Frame = !(flag_t)( VSYNC_GPIO_Port->IDR & VSYNC_Pin );
 8001394:	4b13      	ldr	r3, [pc, #76]	; (80013e4 <HAL_GPIO_EXTI_Callback+0x60>)
 8001396:	691b      	ldr	r3, [r3, #16]
 8001398:	f003 0301 	and.w	r3, r3, #1
 800139c:	2b00      	cmp	r3, #0
 800139e:	bf0c      	ite	eq
 80013a0:	2301      	moveq	r3, #1
 80013a2:	2300      	movne	r3, #0
 80013a4:	b2da      	uxtb	r2, r3
 80013a6:	4b10      	ldr	r3, [pc, #64]	; (80013e8 <HAL_GPIO_EXTI_Callback+0x64>)
 80013a8:	709a      	strb	r2, [r3, #2]
//    STM_InitDMA( (uint32_t)&CAMERA_PORT, _dma_destination, _dma_size, true );
//    LOG(ALWAYS, "0x%08x", Master.Utilities.Timer_Primary->hdma[RHO_TIM_DMA_ID]->Instance->CNDTR );
//    LOG(ALWAYS, ENDL);
//  }
//#endif/* EXTI line interrupt detected */
}
 80013aa:	e017      	b.n	80013dc <HAL_GPIO_EXTI_Callback+0x58>
	else if( GPIO_Pin == HREF_Pin)
 80013ac:	88fb      	ldrh	r3, [r7, #6]
 80013ae:	2b08      	cmp	r3, #8
 80013b0:	d114      	bne.n	80013dc <HAL_GPIO_EXTI_Callback+0x58>
		CameraFlags.Row = (flag_t)( HREF_GPIO_Port->IDR & HREF_Pin );
 80013b2:	4b0c      	ldr	r3, [pc, #48]	; (80013e4 <HAL_GPIO_EXTI_Callback+0x60>)
 80013b4:	691b      	ldr	r3, [r3, #16]
 80013b6:	f003 0308 	and.w	r3, r3, #8
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	bf14      	ite	ne
 80013be:	2301      	movne	r3, #1
 80013c0:	2300      	moveq	r3, #0
 80013c2:	b2da      	uxtb	r2, r3
 80013c4:	4b08      	ldr	r3, [pc, #32]	; (80013e8 <HAL_GPIO_EXTI_Callback+0x64>)
 80013c6:	70da      	strb	r2, [r3, #3]
		if(!CameraFlags.Row)
 80013c8:	4b07      	ldr	r3, [pc, #28]	; (80013e8 <HAL_GPIO_EXTI_Callback+0x64>)
 80013ca:	78db      	ldrb	r3, [r3, #3]
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	f083 0301 	eor.w	r3, r3, #1
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <HAL_GPIO_EXTI_Callback+0x58>
			HAL_PWR_DisableSleepOnExit();
 80013d8:	f002 fb00 	bl	80039dc <HAL_PWR_DisableSleepOnExit>
}
 80013dc:	bf00      	nop
 80013de:	3708      	adds	r7, #8
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}
 80013e4:	48000400 	.word	0x48000400
 80013e8:	2000084c 	.word	0x2000084c

080013ec <STM_InterruptEnable>:
void STM_InterruptEnable( void )
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	af00      	add	r7, sp, #0
//  STM_ResumeDMA(RHO_TIM_IT_CC, RHO_TIM_CHANNEL);
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80013f0:	2006      	movs	r0, #6
 80013f2:	f001 f9fa 	bl	80027ea <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80013f6:	2009      	movs	r0, #9
 80013f8:	f001 f9f7 	bl	80027ea <HAL_NVIC_EnableIRQ>
}
 80013fc:	bf00      	nop
 80013fe:	bd80      	pop	{r7, pc}

08001400 <STM_InterruptDisable>:
void STM_InterruptDisable( void )
{
 8001400:	b580      	push	{r7, lr}
 8001402:	af00      	add	r7, sp, #0
//  STM_PauseDMA(RHO_TIM_IT_CC, RHO_TIM_CHANNEL);
  HAL_NVIC_DisableIRQ(EXTI0_IRQn);
 8001404:	2006      	movs	r0, #6
 8001406:	f001 f9fe 	bl	8002806 <HAL_NVIC_DisableIRQ>
  HAL_NVIC_DisableIRQ(EXTI3_IRQn);
 800140a:	2009      	movs	r0, #9
 800140c:	f001 f9fb 	bl	8002806 <HAL_NVIC_DisableIRQ>
}
 8001410:	bf00      	nop
 8001412:	bd80      	pop	{r7, pc}

08001414 <STM_PauseDMA>:

/************************************************************************
 *                              DMA Handlers                            *
 ***********************************************************************/
inline void STM_PauseDMA( dma_info_t * info )
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b082      	sub	sp, #8
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
  __HAL_TIM_DISABLE_IT(Master.Utilities.Timer_Primary, info->it_cc);
 800141c:	4b0c      	ldr	r3, [pc, #48]	; (8001450 <STM_PauseDMA+0x3c>)
 800141e:	689b      	ldr	r3, [r3, #8]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	68d9      	ldr	r1, [r3, #12]
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	43da      	mvns	r2, r3
 800142a:	4b09      	ldr	r3, [pc, #36]	; (8001450 <STM_PauseDMA+0x3c>)
 800142c:	689b      	ldr	r3, [r3, #8]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	400a      	ands	r2, r1
 8001432:	60da      	str	r2, [r3, #12]
  TIM_CCxChannelCmd(Master.Utilities.Timer_Primary->Instance, info->tim_ch, TIM_CCx_DISABLE);
 8001434:	4b06      	ldr	r3, [pc, #24]	; (8001450 <STM_PauseDMA+0x3c>)
 8001436:	689b      	ldr	r3, [r3, #8]
 8001438:	6818      	ldr	r0, [r3, #0]
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	685b      	ldr	r3, [r3, #4]
 800143e:	2200      	movs	r2, #0
 8001440:	4619      	mov	r1, r3
 8001442:	f003 fe29 	bl	8005098 <TIM_CCxChannelCmd>
}
 8001446:	bf00      	nop
 8001448:	3708      	adds	r7, #8
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	2000086c 	.word	0x2000086c

08001454 <STM_ResumeDMA>:
inline void STM_ResumeDMA( dma_info_t * info )
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  __HAL_TIM_ENABLE_IT(Master.Utilities.Timer_Primary, info->it_cc );
 800145c:	4b0b      	ldr	r3, [pc, #44]	; (800148c <STM_ResumeDMA+0x38>)
 800145e:	689b      	ldr	r3, [r3, #8]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	68d9      	ldr	r1, [r3, #12]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681a      	ldr	r2, [r3, #0]
 8001468:	4b08      	ldr	r3, [pc, #32]	; (800148c <STM_ResumeDMA+0x38>)
 800146a:	689b      	ldr	r3, [r3, #8]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	430a      	orrs	r2, r1
 8001470:	60da      	str	r2, [r3, #12]
  TIM_CCxChannelCmd(Master.Utilities.Timer_Primary->Instance, info->tim_ch, TIM_CCx_ENABLE);
 8001472:	4b06      	ldr	r3, [pc, #24]	; (800148c <STM_ResumeDMA+0x38>)
 8001474:	689b      	ldr	r3, [r3, #8]
 8001476:	6818      	ldr	r0, [r3, #0]
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	685b      	ldr	r3, [r3, #4]
 800147c:	2201      	movs	r2, #1
 800147e:	4619      	mov	r1, r3
 8001480:	f003 fe0a 	bl	8005098 <TIM_CCxChannelCmd>
}
 8001484:	bf00      	nop
 8001486:	3708      	adds	r7, #8
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}
 800148c:	2000086c 	.word	0x2000086c

08001490 <STM_ResetDMA>:
inline void STM_ResetDMA( dma_info_t * info )
{
 8001490:	b480      	push	{r7}
 8001492:	b083      	sub	sp, #12
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
    if(info->dst != (uint32_t)NULL)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	691b      	ldr	r3, [r3, #16]
 800149c:	2b00      	cmp	r3, #0
 800149e:	d00a      	beq.n	80014b6 <STM_ResetDMA+0x26>
        Master.Utilities.Timer_Primary->hdma[info->id]->Instance->CMAR = info->dst;
 80014a0:	4b08      	ldr	r3, [pc, #32]	; (80014c4 <STM_ResetDMA+0x34>)
 80014a2:	689b      	ldr	r3, [r3, #8]
 80014a4:	687a      	ldr	r2, [r7, #4]
 80014a6:	7d92      	ldrb	r2, [r2, #22]
 80014a8:	3208      	adds	r2, #8
 80014aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	687a      	ldr	r2, [r7, #4]
 80014b2:	6912      	ldr	r2, [r2, #16]
 80014b4:	60da      	str	r2, [r3, #12]
}
 80014b6:	bf00      	nop
 80014b8:	370c      	adds	r7, #12
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr
 80014c2:	bf00      	nop
 80014c4:	2000086c 	.word	0x2000086c

080014c8 <STM_InitDMA>:
void STM_InitDMA( dma_info_t * info )
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  if(HAL_DMA_Start_IT(Master.Utilities.Timer_Primary->hdma[info->id], info->src, info->dst, info->size) != HAL_OK)
 80014d0:	4b14      	ldr	r3, [pc, #80]	; (8001524 <STM_InitDMA+0x5c>)
 80014d2:	689b      	ldr	r3, [r3, #8]
 80014d4:	687a      	ldr	r2, [r7, #4]
 80014d6:	7d92      	ldrb	r2, [r2, #22]
 80014d8:	3208      	adds	r2, #8
 80014da:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	68d9      	ldr	r1, [r3, #12]
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	691a      	ldr	r2, [r3, #16]
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	8a9b      	ldrh	r3, [r3, #20]
 80014ea:	f001 fa4f 	bl	800298c <HAL_DMA_Start_IT>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d001      	beq.n	80014f8 <STM_InitDMA+0x30>
    Error_Handler();
 80014f4:	f000 fb8a 	bl	8001c0c <Error_Handler>
  __HAL_TIM_ENABLE_DMA(Master.Utilities.Timer_Primary, info->cc);
 80014f8:	4b0a      	ldr	r3, [pc, #40]	; (8001524 <STM_InitDMA+0x5c>)
 80014fa:	689b      	ldr	r3, [r3, #8]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	68d9      	ldr	r1, [r3, #12]
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	689a      	ldr	r2, [r3, #8]
 8001504:	4b07      	ldr	r3, [pc, #28]	; (8001524 <STM_InitDMA+0x5c>)
 8001506:	689b      	ldr	r3, [r3, #8]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	430a      	orrs	r2, r1
 800150c:	60da      	str	r2, [r3, #12]
  if(info->state)
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	7ddb      	ldrb	r3, [r3, #23]
 8001512:	2b00      	cmp	r3, #0
 8001514:	d002      	beq.n	800151c <STM_InitDMA+0x54>
	  STM_ResumeDMA(info);
 8001516:	6878      	ldr	r0, [r7, #4]
 8001518:	f7ff ff9c 	bl	8001454 <STM_ResumeDMA>
}
 800151c:	bf00      	nop
 800151e:	3708      	adds	r7, #8
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}
 8001524:	2000086c 	.word	0x2000086c

08001528 <STM_GetDMAFillAddress>:
uint32_t STM_GetDMAFillAddress( dma_info_t * info )
{
 8001528:	b480      	push	{r7}
 800152a:	b083      	sub	sp, #12
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  return info->dst + ( (int32_t)info->size - (int32_t)Master.Utilities.Timer_Primary->hdma[info->id]->Instance->CNDTR );
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	691b      	ldr	r3, [r3, #16]
 8001534:	687a      	ldr	r2, [r7, #4]
 8001536:	8a92      	ldrh	r2, [r2, #20]
 8001538:	4610      	mov	r0, r2
 800153a:	4a08      	ldr	r2, [pc, #32]	; (800155c <STM_GetDMAFillAddress+0x34>)
 800153c:	6892      	ldr	r2, [r2, #8]
 800153e:	6879      	ldr	r1, [r7, #4]
 8001540:	7d89      	ldrb	r1, [r1, #22]
 8001542:	3108      	adds	r1, #8
 8001544:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8001548:	6812      	ldr	r2, [r2, #0]
 800154a:	6852      	ldr	r2, [r2, #4]
 800154c:	1a82      	subs	r2, r0, r2
 800154e:	4413      	add	r3, r2
}
 8001550:	4618      	mov	r0, r3
 8001552:	370c      	adds	r7, #12
 8001554:	46bd      	mov	sp, r7
 8001556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155a:	4770      	bx	lr
 800155c:	2000086c 	.word	0x2000086c

08001560 <STM_UartTxDMA>:

/************************************************************************
 *                             UART Handlers                            *
 ***********************************************************************/
inline uint8_t STM_UartTxDMA( UART_Handle_t * huart, uint8_t * buffer, uint16_t length )
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b086      	sub	sp, #24
 8001564:	af00      	add	r7, sp, #0
 8001566:	60f8      	str	r0, [r7, #12]
 8001568:	60b9      	str	r1, [r7, #8]
 800156a:	4613      	mov	r3, r2
 800156c:	80fb      	strh	r3, [r7, #6]
	uint8_t ret;
	do
	{
		ret = HAL_UART_Transmit_DMA( Master.IOs.UART_Primary, buffer, length);
 800156e:	4b08      	ldr	r3, [pc, #32]	; (8001590 <STM_UartTxDMA+0x30>)
 8001570:	685b      	ldr	r3, [r3, #4]
 8001572:	88fa      	ldrh	r2, [r7, #6]
 8001574:	68b9      	ldr	r1, [r7, #8]
 8001576:	4618      	mov	r0, r3
 8001578:	f003 fe0c 	bl	8005194 <HAL_UART_Transmit_DMA>
 800157c:	4603      	mov	r3, r0
 800157e:	75fb      	strb	r3, [r7, #23]
	} while(ret == HAL_BUSY);
 8001580:	7dfb      	ldrb	r3, [r7, #23]
 8001582:	2b02      	cmp	r3, #2
 8001584:	d0f3      	beq.n	800156e <STM_UartTxDMA+0xe>
	return ret;//( Master.IOs.UART_Primary, buffer, length);//, UART_TIMEOUT );
 8001586:	7dfb      	ldrb	r3, [r7, #23]
}
 8001588:	4618      	mov	r0, r3
 800158a:	3718      	adds	r7, #24
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}
 8001590:	2000086c 	.word	0x2000086c

08001594 <STM_UartRxDMA>:

inline uint16_t STM_UartRxDMA( UART_Handle_t * huart, uint8_t * buffer )
{
 8001594:	b480      	push	{r7}
 8001596:	b083      	sub	sp, #12
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
 800159c:	6039      	str	r1, [r7, #0]
  ///TODO: Actually implement
  return 1;
 800159e:	2301      	movs	r3, #1
}
 80015a0:	4618      	mov	r0, r3
 80015a2:	370c      	adds	r7, #12
 80015a4:	46bd      	mov	sp, r7
 80015a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015aa:	4770      	bx	lr

080015ac <STM_I2CMasterTx>:

/************************************************************************
 *                              I2C Handlers                            *
 ***********************************************************************/
inline void STM_I2CMasterTx( I2C_Handle_t * hi2c, uint16_t addr, uint8_t * buffer, uint16_t length, uint32_t timeout )
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b086      	sub	sp, #24
 80015b0:	af02      	add	r7, sp, #8
 80015b2:	60f8      	str	r0, [r7, #12]
 80015b4:	607a      	str	r2, [r7, #4]
 80015b6:	461a      	mov	r2, r3
 80015b8:	460b      	mov	r3, r1
 80015ba:	817b      	strh	r3, [r7, #10]
 80015bc:	4613      	mov	r3, r2
 80015be:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Master_Transmit( hi2c, addr, buffer, length, timeout);
 80015c0:	893a      	ldrh	r2, [r7, #8]
 80015c2:	8979      	ldrh	r1, [r7, #10]
 80015c4:	69bb      	ldr	r3, [r7, #24]
 80015c6:	9300      	str	r3, [sp, #0]
 80015c8:	4613      	mov	r3, r2
 80015ca:	687a      	ldr	r2, [r7, #4]
 80015cc:	68f8      	ldr	r0, [r7, #12]
 80015ce:	f001 fec3 	bl	8003358 <HAL_I2C_Master_Transmit>
}
 80015d2:	bf00      	nop
 80015d4:	3710      	adds	r7, #16
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}

080015da <STM_SetPortMode>:

/************************************************************************
 *                             GPIO Handlers                            *
 ***********************************************************************/
inline void STM_SetPortMode( GPIO_TypeDef * port, uint16_t pin, uint8_t mode )
{
 80015da:	b580      	push	{r7, lr}
 80015dc:	b088      	sub	sp, #32
 80015de:	af00      	add	r7, sp, #0
 80015e0:	6078      	str	r0, [r7, #4]
 80015e2:	460b      	mov	r3, r1
 80015e4:	807b      	strh	r3, [r7, #2]
 80015e6:	4613      	mov	r3, r2
 80015e8:	707b      	strb	r3, [r7, #1]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ea:	f107 030c 	add.w	r3, r7, #12
 80015ee:	2200      	movs	r2, #0
 80015f0:	601a      	str	r2, [r3, #0]
 80015f2:	605a      	str	r2, [r3, #4]
 80015f4:	609a      	str	r2, [r3, #8]
 80015f6:	60da      	str	r2, [r3, #12]
 80015f8:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Pin = pin;
 80015fa:	887b      	ldrh	r3, [r7, #2]
 80015fc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = mode;
 80015fe:	787b      	ldrb	r3, [r7, #1]
 8001600:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init( (GPIO_TypeDef *)port, &GPIO_InitStruct );
 8001602:	f107 030c 	add.w	r3, r7, #12
 8001606:	4619      	mov	r1, r3
 8001608:	6878      	ldr	r0, [r7, #4]
 800160a:	f001 fc49 	bl	8002ea0 <HAL_GPIO_Init>
}
 800160e:	bf00      	nop
 8001610:	3720      	adds	r7, #32
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}

08001616 <STM_ReadPort>:
inline uint8_t STM_ReadPort( GPIO_TypeDef * port )
{
 8001616:	b480      	push	{r7}
 8001618:	b083      	sub	sp, #12
 800161a:	af00      	add	r7, sp, #0
 800161c:	6078      	str	r0, [r7, #4]
    return port->IDR;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	691b      	ldr	r3, [r3, #16]
 8001622:	b2db      	uxtb	r3, r3
}
 8001624:	4618      	mov	r0, r3
 8001626:	370c      	adds	r7, #12
 8001628:	46bd      	mov	sp, r7
 800162a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162e:	4770      	bx	lr

08001630 <STM_WritePin>:
inline void STM_WritePin( GPIO_TypeDef * port, uint16_t pin, uint8_t state )
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
 8001638:	460b      	mov	r3, r1
 800163a:	807b      	strh	r3, [r7, #2]
 800163c:	4613      	mov	r3, r2
 800163e:	707b      	strb	r3, [r7, #1]
  HAL_GPIO_WritePin( port, pin, (GPIO_PinState)state);
 8001640:	787a      	ldrb	r2, [r7, #1]
 8001642:	887b      	ldrh	r3, [r7, #2]
 8001644:	4619      	mov	r1, r3
 8001646:	6878      	ldr	r0, [r7, #4]
 8001648:	f001 fdac 	bl	80031a4 <HAL_GPIO_WritePin>
}
 800164c:	bf00      	nop
 800164e:	3708      	adds	r7, #8
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}

08001654 <STM_TogglePin>:
inline void STM_TogglePin( GPIO_TypeDef * port, uint16_t pin )
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b082      	sub	sp, #8
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
 800165c:	460b      	mov	r3, r1
 800165e:	807b      	strh	r3, [r7, #2]
  HAL_GPIO_TogglePin( port, pin );
 8001660:	887b      	ldrh	r3, [r7, #2]
 8001662:	4619      	mov	r1, r3
 8001664:	6878      	ldr	r0, [r7, #4]
 8001666:	f001 fdb5 	bl	80031d4 <HAL_GPIO_TogglePin>
}
 800166a:	bf00      	nop
 800166c:	3708      	adds	r7, #8
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}

08001672 <STM_Timestamp>:

/************************************************************************
 *                             Time Handlers                            *
 ***********************************************************************/
inline uint32_t STM_Timestamp(void)
{
 8001672:	b580      	push	{r7, lr}
 8001674:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8001676:	f000 ff51 	bl	800251c <HAL_GetTick>
 800167a:	4603      	mov	r3, r0
}
 800167c:	4618      	mov	r0, r3
 800167e:	bd80      	pop	{r7, pc}

08001680 <STM_Wait>:
inline void STM_Wait( uint32_t nTime )
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  HAL_Delay( nTime );
 8001688:	6878      	ldr	r0, [r7, #4]
 800168a:	f000 ff53 	bl	8002534 <HAL_Delay>
}
 800168e:	bf00      	nop
 8001690:	3708      	adds	r7, #8
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}

08001696 <STM_SysClockFreq>:
inline uint32_t STM_SysClockFreq(void)
{
 8001696:	b580      	push	{r7, lr}
 8001698:	af00      	add	r7, sp, #0
  return HAL_RCC_GetSysClockFreq();
 800169a:	f002 ff33 	bl	8004504 <HAL_RCC_GetSysClockFreq>
 800169e:	4603      	mov	r3, r0
}
 80016a0:	4618      	mov	r0, r3
 80016a2:	bd80      	pop	{r7, pc}

080016a4 <STM_Reset>:

/************************************************************************
 *                            System Handlers                           *
 ***********************************************************************/
void STM_Reset( void )
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
    NVIC_SystemReset();
 80016a8:	f7ff fe56 	bl	8001358 <__NVIC_SystemReset>

080016ac <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b086      	sub	sp, #24
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	60f8      	str	r0, [r7, #12]
 80016b4:	60b9      	str	r1, [r7, #8]
 80016b6:	607a      	str	r2, [r7, #4]
	while(huart1.gState == HAL_UART_STATE_BUSY_TX);
 80016b8:	bf00      	nop
 80016ba:	4b09      	ldr	r3, [pc, #36]	; (80016e0 <_write+0x34>)
 80016bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80016c0:	2b21      	cmp	r3, #33	; 0x21
 80016c2:	d0fa      	beq.n	80016ba <_write+0xe>
	HAL_StatusTypeDef status = HAL_UART_Transmit_DMA(&huart1, (uint8_t*)ptr, len);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	b29b      	uxth	r3, r3
 80016c8:	461a      	mov	r2, r3
 80016ca:	68b9      	ldr	r1, [r7, #8]
 80016cc:	4804      	ldr	r0, [pc, #16]	; (80016e0 <_write+0x34>)
 80016ce:	f003 fd61 	bl	8005194 <HAL_UART_Transmit_DMA>
 80016d2:	4603      	mov	r3, r0
 80016d4:	75fb      	strb	r3, [r7, #23]
	return (int)status;
 80016d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80016d8:	4618      	mov	r0, r3
 80016da:	3718      	adds	r7, #24
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	20000924 	.word	0x20000924

080016e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016e8:	f000 feb4 	bl	8002454 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016ec:	f000 f81e 	bl	800172c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016f0:	f000 f9a2 	bl	8001a38 <MX_GPIO_Init>
  MX_I2C1_Init();
 80016f4:	f000 f88a 	bl	800180c <MX_I2C1_Init>
  MX_DMA_Init();
 80016f8:	f000 f960 	bl	80019bc <MX_DMA_Init>
  MX_USART1_UART_Init();
 80016fc:	f000 f910 	bl	8001920 <MX_USART1_UART_Init>
  MX_TIM16_Init();
 8001700:	f000 f8c4 	bl	800188c <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */
  printf("Starting...\r\n");
 8001704:	4804      	ldr	r0, [pc, #16]	; (8001718 <main+0x34>)
 8001706:	f005 fc35 	bl	8006f74 <puts>
  MasterFunctions.Connect( &hi2c1, &htim16, &huart1 );
 800170a:	4b04      	ldr	r3, [pc, #16]	; (800171c <main+0x38>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4a04      	ldr	r2, [pc, #16]	; (8001720 <main+0x3c>)
 8001710:	4904      	ldr	r1, [pc, #16]	; (8001724 <main+0x40>)
 8001712:	4805      	ldr	r0, [pc, #20]	; (8001728 <main+0x44>)
 8001714:	4798      	blx	r3
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001716:	e7fe      	b.n	8001716 <main+0x32>
 8001718:	080090b8 	.word	0x080090b8
 800171c:	200001b8 	.word	0x200001b8
 8001720:	20000924 	.word	0x20000924
 8001724:	20000a14 	.word	0x20000a14
 8001728:	20000878 	.word	0x20000878

0800172c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b0a4      	sub	sp, #144	; 0x90
 8001730:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001732:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001736:	2238      	movs	r2, #56	; 0x38
 8001738:	2100      	movs	r1, #0
 800173a:	4618      	mov	r0, r3
 800173c:	f004 fe62 	bl	8006404 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001740:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001744:	2200      	movs	r2, #0
 8001746:	601a      	str	r2, [r3, #0]
 8001748:	605a      	str	r2, [r3, #4]
 800174a:	609a      	str	r2, [r3, #8]
 800174c:	60da      	str	r2, [r3, #12]
 800174e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001750:	463b      	mov	r3, r7
 8001752:	2244      	movs	r2, #68	; 0x44
 8001754:	2100      	movs	r1, #0
 8001756:	4618      	mov	r0, r3
 8001758:	f004 fe54 	bl	8006404 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800175c:	2000      	movs	r0, #0
 800175e:	f002 f94d 	bl	80039fc <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 8001762:	2322      	movs	r3, #34	; 0x22
 8001764:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001766:	f44f 7380 	mov.w	r3, #256	; 0x100
 800176a:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800176c:	2340      	movs	r3, #64	; 0x40
 800176e:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001770:	2301      	movs	r3, #1
 8001772:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001774:	2302      	movs	r3, #2
 8001776:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001778:	2302      	movs	r3, #2
 800177a:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 800177c:	2302      	movs	r3, #2
 800177e:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001780:	2328      	movs	r3, #40	; 0x28
 8001782:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001786:	2302      	movs	r3, #2
 8001788:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800178c:	2302      	movs	r3, #2
 800178e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001792:	2302      	movs	r3, #2
 8001794:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001798:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800179c:	4618      	mov	r0, r3
 800179e:	f002 fa29 	bl	8003bf4 <HAL_RCC_OscConfig>
 80017a2:	4603      	mov	r3, r0
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d001      	beq.n	80017ac <SystemClock_Config+0x80>
  {
    Error_Handler();
 80017a8:	f000 fa30 	bl	8001c0c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017ac:	230f      	movs	r3, #15
 80017ae:	647b      	str	r3, [r7, #68]	; 0x44
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017b0:	2303      	movs	r3, #3
 80017b2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017b4:	2300      	movs	r3, #0
 80017b6:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV16;
 80017b8:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80017bc:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017be:	2300      	movs	r3, #0
 80017c0:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80017c2:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80017c6:	2104      	movs	r1, #4
 80017c8:	4618      	mov	r0, r3
 80017ca:	f002 fd2b 	bl	8004224 <HAL_RCC_ClockConfig>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d001      	beq.n	80017d8 <SystemClock_Config+0xac>
  {
    Error_Handler();
 80017d4:	f000 fa1a 	bl	8001c0c <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 80017d8:	2341      	movs	r3, #65	; 0x41
 80017da:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80017dc:	2300      	movs	r3, #0
 80017de:	607b      	str	r3, [r7, #4]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80017e0:	2300      	movs	r3, #0
 80017e2:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80017e4:	463b      	mov	r3, r7
 80017e6:	4618      	mov	r0, r3
 80017e8:	f002 ff6c 	bl	80046c4 <HAL_RCCEx_PeriphCLKConfig>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d001      	beq.n	80017f6 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80017f2:	f000 fa0b 	bl	8001c0c <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI48, RCC_MCODIV_8);
 80017f6:	f04f 5240 	mov.w	r2, #805306368	; 0x30000000
 80017fa:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 80017fe:	2000      	movs	r0, #0
 8001800:	f002 fe4c 	bl	800449c <HAL_RCC_MCOConfig>
}
 8001804:	bf00      	nop
 8001806:	3790      	adds	r7, #144	; 0x90
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}

0800180c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001810:	4b1b      	ldr	r3, [pc, #108]	; (8001880 <MX_I2C1_Init+0x74>)
 8001812:	4a1c      	ldr	r2, [pc, #112]	; (8001884 <MX_I2C1_Init+0x78>)
 8001814:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00202538;
 8001816:	4b1a      	ldr	r3, [pc, #104]	; (8001880 <MX_I2C1_Init+0x74>)
 8001818:	4a1b      	ldr	r2, [pc, #108]	; (8001888 <MX_I2C1_Init+0x7c>)
 800181a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800181c:	4b18      	ldr	r3, [pc, #96]	; (8001880 <MX_I2C1_Init+0x74>)
 800181e:	2200      	movs	r2, #0
 8001820:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001822:	4b17      	ldr	r3, [pc, #92]	; (8001880 <MX_I2C1_Init+0x74>)
 8001824:	2201      	movs	r2, #1
 8001826:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001828:	4b15      	ldr	r3, [pc, #84]	; (8001880 <MX_I2C1_Init+0x74>)
 800182a:	2200      	movs	r2, #0
 800182c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800182e:	4b14      	ldr	r3, [pc, #80]	; (8001880 <MX_I2C1_Init+0x74>)
 8001830:	2200      	movs	r2, #0
 8001832:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001834:	4b12      	ldr	r3, [pc, #72]	; (8001880 <MX_I2C1_Init+0x74>)
 8001836:	2200      	movs	r2, #0
 8001838:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800183a:	4b11      	ldr	r3, [pc, #68]	; (8001880 <MX_I2C1_Init+0x74>)
 800183c:	2200      	movs	r2, #0
 800183e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001840:	4b0f      	ldr	r3, [pc, #60]	; (8001880 <MX_I2C1_Init+0x74>)
 8001842:	2200      	movs	r2, #0
 8001844:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001846:	480e      	ldr	r0, [pc, #56]	; (8001880 <MX_I2C1_Init+0x74>)
 8001848:	f001 fcf6 	bl	8003238 <HAL_I2C_Init>
 800184c:	4603      	mov	r3, r0
 800184e:	2b00      	cmp	r3, #0
 8001850:	d001      	beq.n	8001856 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001852:	f000 f9db 	bl	8001c0c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001856:	2100      	movs	r1, #0
 8001858:	4809      	ldr	r0, [pc, #36]	; (8001880 <MX_I2C1_Init+0x74>)
 800185a:	f001 ffe5 	bl	8003828 <HAL_I2CEx_ConfigAnalogFilter>
 800185e:	4603      	mov	r3, r0
 8001860:	2b00      	cmp	r3, #0
 8001862:	d001      	beq.n	8001868 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001864:	f000 f9d2 	bl	8001c0c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001868:	2100      	movs	r1, #0
 800186a:	4805      	ldr	r0, [pc, #20]	; (8001880 <MX_I2C1_Init+0x74>)
 800186c:	f002 f827 	bl	80038be <HAL_I2CEx_ConfigDigitalFilter>
 8001870:	4603      	mov	r3, r0
 8001872:	2b00      	cmp	r3, #0
 8001874:	d001      	beq.n	800187a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001876:	f000 f9c9 	bl	8001c0c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800187a:	bf00      	nop
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	20000878 	.word	0x20000878
 8001884:	40005400 	.word	0x40005400
 8001888:	00202538 	.word	0x00202538

0800188c <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b084      	sub	sp, #16
 8001890:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_IC_InitTypeDef sConfigIC = {0};
 8001892:	463b      	mov	r3, r7
 8001894:	2200      	movs	r2, #0
 8001896:	601a      	str	r2, [r3, #0]
 8001898:	605a      	str	r2, [r3, #4]
 800189a:	609a      	str	r2, [r3, #8]
 800189c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 800189e:	4b1e      	ldr	r3, [pc, #120]	; (8001918 <MX_TIM16_Init+0x8c>)
 80018a0:	4a1e      	ldr	r2, [pc, #120]	; (800191c <MX_TIM16_Init+0x90>)
 80018a2:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 80018a4:	4b1c      	ldr	r3, [pc, #112]	; (8001918 <MX_TIM16_Init+0x8c>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018aa:	4b1b      	ldr	r3, [pc, #108]	; (8001918 <MX_TIM16_Init+0x8c>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 0;
 80018b0:	4b19      	ldr	r3, [pc, #100]	; (8001918 <MX_TIM16_Init+0x8c>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018b6:	4b18      	ldr	r3, [pc, #96]	; (8001918 <MX_TIM16_Init+0x8c>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80018bc:	4b16      	ldr	r3, [pc, #88]	; (8001918 <MX_TIM16_Init+0x8c>)
 80018be:	2200      	movs	r2, #0
 80018c0:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80018c2:	4b15      	ldr	r3, [pc, #84]	; (8001918 <MX_TIM16_Init+0x8c>)
 80018c4:	2280      	movs	r2, #128	; 0x80
 80018c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80018c8:	4813      	ldr	r0, [pc, #76]	; (8001918 <MX_TIM16_Init+0x8c>)
 80018ca:	f003 f8eb 	bl	8004aa4 <HAL_TIM_Base_Init>
 80018ce:	4603      	mov	r3, r0
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d001      	beq.n	80018d8 <MX_TIM16_Init+0x4c>
  {
    Error_Handler();
 80018d4:	f000 f99a 	bl	8001c0c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim16) != HAL_OK)
 80018d8:	480f      	ldr	r0, [pc, #60]	; (8001918 <MX_TIM16_Init+0x8c>)
 80018da:	f003 f93a 	bl	8004b52 <HAL_TIM_IC_Init>
 80018de:	4603      	mov	r3, r0
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d001      	beq.n	80018e8 <MX_TIM16_Init+0x5c>
  {
    Error_Handler();
 80018e4:	f000 f992 	bl	8001c0c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80018e8:	2300      	movs	r3, #0
 80018ea:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80018ec:	2301      	movs	r3, #1
 80018ee:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80018f0:	2300      	movs	r3, #0
 80018f2:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80018f4:	2300      	movs	r3, #0
 80018f6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim16, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80018f8:	463b      	mov	r3, r7
 80018fa:	2200      	movs	r2, #0
 80018fc:	4619      	mov	r1, r3
 80018fe:	4806      	ldr	r0, [pc, #24]	; (8001918 <MX_TIM16_Init+0x8c>)
 8001900:	f003 f988 	bl	8004c14 <HAL_TIM_IC_ConfigChannel>
 8001904:	4603      	mov	r3, r0
 8001906:	2b00      	cmp	r3, #0
 8001908:	d001      	beq.n	800190e <MX_TIM16_Init+0x82>
  {
    Error_Handler();
 800190a:	f000 f97f 	bl	8001c0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 800190e:	bf00      	nop
 8001910:	3710      	adds	r7, #16
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	20000a14 	.word	0x20000a14
 800191c:	40014400 	.word	0x40014400

08001920 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001924:	4b23      	ldr	r3, [pc, #140]	; (80019b4 <MX_USART1_UART_Init+0x94>)
 8001926:	4a24      	ldr	r2, [pc, #144]	; (80019b8 <MX_USART1_UART_Init+0x98>)
 8001928:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800192a:	4b22      	ldr	r3, [pc, #136]	; (80019b4 <MX_USART1_UART_Init+0x94>)
 800192c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001930:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001932:	4b20      	ldr	r3, [pc, #128]	; (80019b4 <MX_USART1_UART_Init+0x94>)
 8001934:	2200      	movs	r2, #0
 8001936:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001938:	4b1e      	ldr	r3, [pc, #120]	; (80019b4 <MX_USART1_UART_Init+0x94>)
 800193a:	2200      	movs	r2, #0
 800193c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800193e:	4b1d      	ldr	r3, [pc, #116]	; (80019b4 <MX_USART1_UART_Init+0x94>)
 8001940:	2200      	movs	r2, #0
 8001942:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX;
 8001944:	4b1b      	ldr	r3, [pc, #108]	; (80019b4 <MX_USART1_UART_Init+0x94>)
 8001946:	2208      	movs	r2, #8
 8001948:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800194a:	4b1a      	ldr	r3, [pc, #104]	; (80019b4 <MX_USART1_UART_Init+0x94>)
 800194c:	2200      	movs	r2, #0
 800194e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_8;
 8001950:	4b18      	ldr	r3, [pc, #96]	; (80019b4 <MX_USART1_UART_Init+0x94>)
 8001952:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001956:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001958:	4b16      	ldr	r3, [pc, #88]	; (80019b4 <MX_USART1_UART_Init+0x94>)
 800195a:	2200      	movs	r2, #0
 800195c:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800195e:	4b15      	ldr	r3, [pc, #84]	; (80019b4 <MX_USART1_UART_Init+0x94>)
 8001960:	2200      	movs	r2, #0
 8001962:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001964:	4b13      	ldr	r3, [pc, #76]	; (80019b4 <MX_USART1_UART_Init+0x94>)
 8001966:	2200      	movs	r2, #0
 8001968:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 800196a:	4812      	ldr	r0, [pc, #72]	; (80019b4 <MX_USART1_UART_Init+0x94>)
 800196c:	f003 fbb9 	bl	80050e2 <HAL_HalfDuplex_Init>
 8001970:	4603      	mov	r3, r0
 8001972:	2b00      	cmp	r3, #0
 8001974:	d001      	beq.n	800197a <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 8001976:	f000 f949 	bl	8001c0c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800197a:	2100      	movs	r1, #0
 800197c:	480d      	ldr	r0, [pc, #52]	; (80019b4 <MX_USART1_UART_Init+0x94>)
 800197e:	f004 fc37 	bl	80061f0 <HAL_UARTEx_SetTxFifoThreshold>
 8001982:	4603      	mov	r3, r0
 8001984:	2b00      	cmp	r3, #0
 8001986:	d001      	beq.n	800198c <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8001988:	f000 f940 	bl	8001c0c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800198c:	2100      	movs	r1, #0
 800198e:	4809      	ldr	r0, [pc, #36]	; (80019b4 <MX_USART1_UART_Init+0x94>)
 8001990:	f004 fc6c 	bl	800626c <HAL_UARTEx_SetRxFifoThreshold>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d001      	beq.n	800199e <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 800199a:	f000 f937 	bl	8001c0c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800199e:	4805      	ldr	r0, [pc, #20]	; (80019b4 <MX_USART1_UART_Init+0x94>)
 80019a0:	f004 fbed 	bl	800617e <HAL_UARTEx_DisableFifoMode>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d001      	beq.n	80019ae <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 80019aa:	f000 f92f 	bl	8001c0c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80019ae:	bf00      	nop
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	20000924 	.word	0x20000924
 80019b8:	40013800 	.word	0x40013800

080019bc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b084      	sub	sp, #16
 80019c0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80019c2:	4b1c      	ldr	r3, [pc, #112]	; (8001a34 <MX_DMA_Init+0x78>)
 80019c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80019c6:	4a1b      	ldr	r2, [pc, #108]	; (8001a34 <MX_DMA_Init+0x78>)
 80019c8:	f043 0304 	orr.w	r3, r3, #4
 80019cc:	6493      	str	r3, [r2, #72]	; 0x48
 80019ce:	4b19      	ldr	r3, [pc, #100]	; (8001a34 <MX_DMA_Init+0x78>)
 80019d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80019d2:	f003 0304 	and.w	r3, r3, #4
 80019d6:	60fb      	str	r3, [r7, #12]
 80019d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80019da:	4b16      	ldr	r3, [pc, #88]	; (8001a34 <MX_DMA_Init+0x78>)
 80019dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80019de:	4a15      	ldr	r2, [pc, #84]	; (8001a34 <MX_DMA_Init+0x78>)
 80019e0:	f043 0301 	orr.w	r3, r3, #1
 80019e4:	6493      	str	r3, [r2, #72]	; 0x48
 80019e6:	4b13      	ldr	r3, [pc, #76]	; (8001a34 <MX_DMA_Init+0x78>)
 80019e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80019ea:	f003 0301 	and.w	r3, r3, #1
 80019ee:	60bb      	str	r3, [r7, #8]
 80019f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80019f2:	4b10      	ldr	r3, [pc, #64]	; (8001a34 <MX_DMA_Init+0x78>)
 80019f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80019f6:	4a0f      	ldr	r2, [pc, #60]	; (8001a34 <MX_DMA_Init+0x78>)
 80019f8:	f043 0302 	orr.w	r3, r3, #2
 80019fc:	6493      	str	r3, [r2, #72]	; 0x48
 80019fe:	4b0d      	ldr	r3, [pc, #52]	; (8001a34 <MX_DMA_Init+0x78>)
 8001a00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001a02:	f003 0302 	and.w	r3, r3, #2
 8001a06:	607b      	str	r3, [r7, #4]
 8001a08:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	2100      	movs	r1, #0
 8001a0e:	200b      	movs	r0, #11
 8001a10:	f000 fed1 	bl	80027b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001a14:	200b      	movs	r0, #11
 8001a16:	f000 fee8 	bl	80027ea <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 0, 0);
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	2100      	movs	r1, #0
 8001a1e:	2039      	movs	r0, #57	; 0x39
 8001a20:	f000 fec9 	bl	80027b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 8001a24:	2039      	movs	r0, #57	; 0x39
 8001a26:	f000 fee0 	bl	80027ea <HAL_NVIC_EnableIRQ>

}
 8001a2a:	bf00      	nop
 8001a2c:	3710      	adds	r7, #16
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	40021000 	.word	0x40021000

08001a38 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b08a      	sub	sp, #40	; 0x28
 8001a3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a3e:	f107 0314 	add.w	r3, r7, #20
 8001a42:	2200      	movs	r2, #0
 8001a44:	601a      	str	r2, [r3, #0]
 8001a46:	605a      	str	r2, [r3, #4]
 8001a48:	609a      	str	r2, [r3, #8]
 8001a4a:	60da      	str	r2, [r3, #12]
 8001a4c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a4e:	4b6a      	ldr	r3, [pc, #424]	; (8001bf8 <MX_GPIO_Init+0x1c0>)
 8001a50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a52:	4a69      	ldr	r2, [pc, #420]	; (8001bf8 <MX_GPIO_Init+0x1c0>)
 8001a54:	f043 0320 	orr.w	r3, r3, #32
 8001a58:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a5a:	4b67      	ldr	r3, [pc, #412]	; (8001bf8 <MX_GPIO_Init+0x1c0>)
 8001a5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a5e:	f003 0320 	and.w	r3, r3, #32
 8001a62:	613b      	str	r3, [r7, #16]
 8001a64:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001a66:	4b64      	ldr	r3, [pc, #400]	; (8001bf8 <MX_GPIO_Init+0x1c0>)
 8001a68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a6a:	4a63      	ldr	r2, [pc, #396]	; (8001bf8 <MX_GPIO_Init+0x1c0>)
 8001a6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001a70:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a72:	4b61      	ldr	r3, [pc, #388]	; (8001bf8 <MX_GPIO_Init+0x1c0>)
 8001a74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a7a:	60fb      	str	r3, [r7, #12]
 8001a7c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a7e:	4b5e      	ldr	r3, [pc, #376]	; (8001bf8 <MX_GPIO_Init+0x1c0>)
 8001a80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a82:	4a5d      	ldr	r2, [pc, #372]	; (8001bf8 <MX_GPIO_Init+0x1c0>)
 8001a84:	f043 0301 	orr.w	r3, r3, #1
 8001a88:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a8a:	4b5b      	ldr	r3, [pc, #364]	; (8001bf8 <MX_GPIO_Init+0x1c0>)
 8001a8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a8e:	f003 0301 	and.w	r3, r3, #1
 8001a92:	60bb      	str	r3, [r7, #8]
 8001a94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a96:	4b58      	ldr	r3, [pc, #352]	; (8001bf8 <MX_GPIO_Init+0x1c0>)
 8001a98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a9a:	4a57      	ldr	r2, [pc, #348]	; (8001bf8 <MX_GPIO_Init+0x1c0>)
 8001a9c:	f043 0302 	orr.w	r3, r3, #2
 8001aa0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001aa2:	4b55      	ldr	r3, [pc, #340]	; (8001bf8 <MX_GPIO_Init+0x1c0>)
 8001aa4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001aa6:	f003 0302 	and.w	r3, r3, #2
 8001aaa:	607b      	str	r3, [r7, #4]
 8001aac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PWDN_Pin|EN_1V5_Pin|CAM_EN_Pin, GPIO_PIN_RESET);
 8001aae:	2200      	movs	r2, #0
 8001ab0:	f44f 4118 	mov.w	r1, #38912	; 0x9800
 8001ab4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ab8:	f001 fb74 	bl	80031a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001abc:	2200      	movs	r2, #0
 8001abe:	2140      	movs	r1, #64	; 0x40
 8001ac0:	484e      	ldr	r0, [pc, #312]	; (8001bfc <MX_GPIO_Init+0x1c4>)
 8001ac2:	f001 fb6f 	bl	80031a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PG10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001ac6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001aca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001acc:	2303      	movs	r3, #3
 8001ace:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001ad4:	f107 0314 	add.w	r3, r7, #20
 8001ad8:	4619      	mov	r1, r3
 8001ada:	4849      	ldr	r0, [pc, #292]	; (8001c00 <MX_GPIO_Init+0x1c8>)
 8001adc:	f001 f9e0 	bl	8002ea0 <HAL_GPIO_Init>

  /*Configure GPIO pins : CPI0_Pin CPI2_Pin CPI4_Pin CPI6_Pin */
  GPIO_InitStruct.Pin = CPI0_Pin|CPI2_Pin|CPI4_Pin|CPI6_Pin;
 8001ae0:	2355      	movs	r3, #85	; 0x55
 8001ae2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aec:	f107 0314 	add.w	r3, r7, #20
 8001af0:	4619      	mov	r1, r3
 8001af2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001af6:	f001 f9d3 	bl	8002ea0 <HAL_GPIO_Init>

  /*Configure GPIO pins : CPI1_Pin CPI3_Pin CPI5_Pin CPI7_Pin */
  GPIO_InitStruct.Pin = CPI1_Pin|CPI3_Pin|CPI5_Pin|CPI7_Pin;
 8001afa:	23aa      	movs	r3, #170	; 0xaa
 8001afc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001afe:	2300      	movs	r3, #0
 8001b00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001b02:	2302      	movs	r3, #2
 8001b04:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b06:	f107 0314 	add.w	r3, r7, #20
 8001b0a:	4619      	mov	r1, r3
 8001b0c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b10:	f001 f9c6 	bl	8002ea0 <HAL_GPIO_Init>

  /*Configure GPIO pins : VSYNC_Pin HREF_Pin */
  GPIO_InitStruct.Pin = VSYNC_Pin|HREF_Pin;
 8001b14:	2309      	movs	r3, #9
 8001b16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001b18:	4b3a      	ldr	r3, [pc, #232]	; (8001c04 <MX_GPIO_Init+0x1cc>)
 8001b1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b20:	f107 0314 	add.w	r3, r7, #20
 8001b24:	4619      	mov	r1, r3
 8001b26:	4835      	ldr	r0, [pc, #212]	; (8001bfc <MX_GPIO_Init+0x1c4>)
 8001b28:	f001 f9ba 	bl	8002ea0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MCLK_Pin */
  GPIO_InitStruct.Pin = MCLK_Pin;
 8001b2c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b32:	2302      	movs	r3, #2
 8001b34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b36:	2300      	movs	r3, #0
 8001b38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b3a:	2303      	movs	r3, #3
 8001b3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MCLK_GPIO_Port, &GPIO_InitStruct);
 8001b42:	f107 0314 	add.w	r3, r7, #20
 8001b46:	4619      	mov	r1, r3
 8001b48:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b4c:	f001 f9a8 	bl	8002ea0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PWDN_Pin EN_1V5_Pin */
  GPIO_InitStruct.Pin = PWDN_Pin|EN_1V5_Pin;
 8001b50:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001b54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b56:	2301      	movs	r3, #1
 8001b58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b62:	f107 0314 	add.w	r3, r7, #20
 8001b66:	4619      	mov	r1, r3
 8001b68:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b6c:	f001 f998 	bl	8002ea0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CAM_EN_Pin */
  GPIO_InitStruct.Pin = CAM_EN_Pin;
 8001b70:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001b74:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b76:	2301      	movs	r3, #1
 8001b78:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CAM_EN_GPIO_Port, &GPIO_InitStruct);
 8001b82:	f107 0314 	add.w	r3, r7, #20
 8001b86:	4619      	mov	r1, r3
 8001b88:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b8c:	f001 f988 	bl	8002ea0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CAM__CS_Pin */
  GPIO_InitStruct.Pin = CAM__CS_Pin;
 8001b90:	2320      	movs	r3, #32
 8001b92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b94:	2300      	movs	r3, #0
 8001b96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CAM__CS_GPIO_Port, &GPIO_InitStruct);
 8001b9c:	f107 0314 	add.w	r3, r7, #20
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	4816      	ldr	r0, [pc, #88]	; (8001bfc <MX_GPIO_Init+0x1c4>)
 8001ba4:	f001 f97c 	bl	8002ea0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001ba8:	2340      	movs	r3, #64	; 0x40
 8001baa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bac:	2301      	movs	r3, #1
 8001bae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bb0:	2301      	movs	r3, #1
 8001bb2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bb4:	2303      	movs	r3, #3
 8001bb6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001bb8:	f107 0314 	add.w	r3, r7, #20
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	480f      	ldr	r0, [pc, #60]	; (8001bfc <MX_GPIO_Init+0x1c4>)
 8001bc0:	f001 f96e 	bl	8002ea0 <HAL_GPIO_Init>

  /**/
  __HAL_SYSCFG_FASTMODEPLUS_ENABLE(SYSCFG_FASTMODEPLUS_PB6);
 8001bc4:	4b10      	ldr	r3, [pc, #64]	; (8001c08 <MX_GPIO_Init+0x1d0>)
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	4a0f      	ldr	r2, [pc, #60]	; (8001c08 <MX_GPIO_Init+0x1d0>)
 8001bca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bce:	6053      	str	r3, [r2, #4]

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 1, 1);
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	2101      	movs	r1, #1
 8001bd4:	2006      	movs	r0, #6
 8001bd6:	f000 fdee 	bl	80027b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001bda:	2006      	movs	r0, #6
 8001bdc:	f000 fe05 	bl	80027ea <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 1, 0);
 8001be0:	2200      	movs	r2, #0
 8001be2:	2101      	movs	r1, #1
 8001be4:	2009      	movs	r0, #9
 8001be6:	f000 fde6 	bl	80027b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001bea:	2009      	movs	r0, #9
 8001bec:	f000 fdfd 	bl	80027ea <HAL_NVIC_EnableIRQ>

}
 8001bf0:	bf00      	nop
 8001bf2:	3728      	adds	r7, #40	; 0x28
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	40021000 	.word	0x40021000
 8001bfc:	48000400 	.word	0x48000400
 8001c00:	48001800 	.word	0x48001800
 8001c04:	10310000 	.word	0x10310000
 8001c08:	40010000 	.word	0x40010000

08001c0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001c10:	b672      	cpsid	i
}
 8001c12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c14:	e7fe      	b.n	8001c14 <Error_Handler+0x8>
	...

08001c18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b082      	sub	sp, #8
 8001c1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c1e:	4b10      	ldr	r3, [pc, #64]	; (8001c60 <HAL_MspInit+0x48>)
 8001c20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c22:	4a0f      	ldr	r2, [pc, #60]	; (8001c60 <HAL_MspInit+0x48>)
 8001c24:	f043 0301 	orr.w	r3, r3, #1
 8001c28:	6613      	str	r3, [r2, #96]	; 0x60
 8001c2a:	4b0d      	ldr	r3, [pc, #52]	; (8001c60 <HAL_MspInit+0x48>)
 8001c2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c2e:	f003 0301 	and.w	r3, r3, #1
 8001c32:	607b      	str	r3, [r7, #4]
 8001c34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c36:	4b0a      	ldr	r3, [pc, #40]	; (8001c60 <HAL_MspInit+0x48>)
 8001c38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c3a:	4a09      	ldr	r2, [pc, #36]	; (8001c60 <HAL_MspInit+0x48>)
 8001c3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c40:	6593      	str	r3, [r2, #88]	; 0x58
 8001c42:	4b07      	ldr	r3, [pc, #28]	; (8001c60 <HAL_MspInit+0x48>)
 8001c44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c4a:	603b      	str	r3, [r7, #0]
 8001c4c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8001c4e:	2005      	movs	r0, #5
 8001c50:	f000 fda6 	bl	80027a0 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001c54:	f001 ffbe 	bl	8003bd4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c58:	bf00      	nop
 8001c5a:	3708      	adds	r7, #8
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	40021000 	.word	0x40021000

08001c64 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b08a      	sub	sp, #40	; 0x28
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c6c:	f107 0314 	add.w	r3, r7, #20
 8001c70:	2200      	movs	r2, #0
 8001c72:	601a      	str	r2, [r3, #0]
 8001c74:	605a      	str	r2, [r3, #4]
 8001c76:	609a      	str	r2, [r3, #8]
 8001c78:	60da      	str	r2, [r3, #12]
 8001c7a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a17      	ldr	r2, [pc, #92]	; (8001ce0 <HAL_I2C_MspInit+0x7c>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d128      	bne.n	8001cd8 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c86:	4b17      	ldr	r3, [pc, #92]	; (8001ce4 <HAL_I2C_MspInit+0x80>)
 8001c88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c8a:	4a16      	ldr	r2, [pc, #88]	; (8001ce4 <HAL_I2C_MspInit+0x80>)
 8001c8c:	f043 0302 	orr.w	r3, r3, #2
 8001c90:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c92:	4b14      	ldr	r3, [pc, #80]	; (8001ce4 <HAL_I2C_MspInit+0x80>)
 8001c94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c96:	f003 0302 	and.w	r3, r3, #2
 8001c9a:	613b      	str	r3, [r7, #16]
 8001c9c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8-BOOT0     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = SIOD_Pin|SIOC_Pin;
 8001c9e:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001ca2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ca4:	2312      	movs	r3, #18
 8001ca6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ca8:	2301      	movs	r3, #1
 8001caa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001cac:	2302      	movs	r3, #2
 8001cae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001cb0:	2304      	movs	r3, #4
 8001cb2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cb4:	f107 0314 	add.w	r3, r7, #20
 8001cb8:	4619      	mov	r1, r3
 8001cba:	480b      	ldr	r0, [pc, #44]	; (8001ce8 <HAL_I2C_MspInit+0x84>)
 8001cbc:	f001 f8f0 	bl	8002ea0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001cc0:	4b08      	ldr	r3, [pc, #32]	; (8001ce4 <HAL_I2C_MspInit+0x80>)
 8001cc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cc4:	4a07      	ldr	r2, [pc, #28]	; (8001ce4 <HAL_I2C_MspInit+0x80>)
 8001cc6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001cca:	6593      	str	r3, [r2, #88]	; 0x58
 8001ccc:	4b05      	ldr	r3, [pc, #20]	; (8001ce4 <HAL_I2C_MspInit+0x80>)
 8001cce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cd0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001cd4:	60fb      	str	r3, [r7, #12]
 8001cd6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001cd8:	bf00      	nop
 8001cda:	3728      	adds	r7, #40	; 0x28
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}
 8001ce0:	40005400 	.word	0x40005400
 8001ce4:	40021000 	.word	0x40021000
 8001ce8:	48000400 	.word	0x48000400

08001cec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b08a      	sub	sp, #40	; 0x28
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cf4:	f107 0314 	add.w	r3, r7, #20
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	601a      	str	r2, [r3, #0]
 8001cfc:	605a      	str	r2, [r3, #4]
 8001cfe:	609a      	str	r2, [r3, #8]
 8001d00:	60da      	str	r2, [r3, #12]
 8001d02:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM16)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a2c      	ldr	r2, [pc, #176]	; (8001dbc <HAL_TIM_Base_MspInit+0xd0>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d151      	bne.n	8001db2 <HAL_TIM_Base_MspInit+0xc6>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001d0e:	4b2c      	ldr	r3, [pc, #176]	; (8001dc0 <HAL_TIM_Base_MspInit+0xd4>)
 8001d10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d12:	4a2b      	ldr	r2, [pc, #172]	; (8001dc0 <HAL_TIM_Base_MspInit+0xd4>)
 8001d14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d18:	6613      	str	r3, [r2, #96]	; 0x60
 8001d1a:	4b29      	ldr	r3, [pc, #164]	; (8001dc0 <HAL_TIM_Base_MspInit+0xd4>)
 8001d1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d22:	613b      	str	r3, [r7, #16]
 8001d24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d26:	4b26      	ldr	r3, [pc, #152]	; (8001dc0 <HAL_TIM_Base_MspInit+0xd4>)
 8001d28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d2a:	4a25      	ldr	r2, [pc, #148]	; (8001dc0 <HAL_TIM_Base_MspInit+0xd4>)
 8001d2c:	f043 0302 	orr.w	r3, r3, #2
 8001d30:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d32:	4b23      	ldr	r3, [pc, #140]	; (8001dc0 <HAL_TIM_Base_MspInit+0xd4>)
 8001d34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d36:	f003 0302 	and.w	r3, r3, #2
 8001d3a:	60fb      	str	r3, [r7, #12]
 8001d3c:	68fb      	ldr	r3, [r7, #12]
    /**TIM16 GPIO Configuration
    PB4     ------> TIM16_CH1
    */
    GPIO_InitStruct.Pin = PCLK_Pin;
 8001d3e:	2310      	movs	r3, #16
 8001d40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d42:	2302      	movs	r3, #2
 8001d44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d46:	2300      	movs	r3, #0
 8001d48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d4a:	2303      	movs	r3, #3
 8001d4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PCLK_GPIO_Port, &GPIO_InitStruct);
 8001d52:	f107 0314 	add.w	r3, r7, #20
 8001d56:	4619      	mov	r1, r3
 8001d58:	481a      	ldr	r0, [pc, #104]	; (8001dc4 <HAL_TIM_Base_MspInit+0xd8>)
 8001d5a:	f001 f8a1 	bl	8002ea0 <HAL_GPIO_Init>

    /* TIM16 DMA Init */
    /* TIM16_CH1 Init */
    hdma_tim16_ch1.Instance = DMA1_Channel1;
 8001d5e:	4b1a      	ldr	r3, [pc, #104]	; (8001dc8 <HAL_TIM_Base_MspInit+0xdc>)
 8001d60:	4a1a      	ldr	r2, [pc, #104]	; (8001dcc <HAL_TIM_Base_MspInit+0xe0>)
 8001d62:	601a      	str	r2, [r3, #0]
    hdma_tim16_ch1.Init.Request = DMA_REQUEST_TIM16_CH1;
 8001d64:	4b18      	ldr	r3, [pc, #96]	; (8001dc8 <HAL_TIM_Base_MspInit+0xdc>)
 8001d66:	2252      	movs	r2, #82	; 0x52
 8001d68:	605a      	str	r2, [r3, #4]
    hdma_tim16_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001d6a:	4b17      	ldr	r3, [pc, #92]	; (8001dc8 <HAL_TIM_Base_MspInit+0xdc>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	609a      	str	r2, [r3, #8]
    hdma_tim16_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d70:	4b15      	ldr	r3, [pc, #84]	; (8001dc8 <HAL_TIM_Base_MspInit+0xdc>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	60da      	str	r2, [r3, #12]
    hdma_tim16_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001d76:	4b14      	ldr	r3, [pc, #80]	; (8001dc8 <HAL_TIM_Base_MspInit+0xdc>)
 8001d78:	2280      	movs	r2, #128	; 0x80
 8001d7a:	611a      	str	r2, [r3, #16]
    hdma_tim16_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d7c:	4b12      	ldr	r3, [pc, #72]	; (8001dc8 <HAL_TIM_Base_MspInit+0xdc>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	615a      	str	r2, [r3, #20]
    hdma_tim16_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d82:	4b11      	ldr	r3, [pc, #68]	; (8001dc8 <HAL_TIM_Base_MspInit+0xdc>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	619a      	str	r2, [r3, #24]
    hdma_tim16_ch1.Init.Mode = DMA_NORMAL;
 8001d88:	4b0f      	ldr	r3, [pc, #60]	; (8001dc8 <HAL_TIM_Base_MspInit+0xdc>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	61da      	str	r2, [r3, #28]
    hdma_tim16_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001d8e:	4b0e      	ldr	r3, [pc, #56]	; (8001dc8 <HAL_TIM_Base_MspInit+0xdc>)
 8001d90:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8001d94:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim16_ch1) != HAL_OK)
 8001d96:	480c      	ldr	r0, [pc, #48]	; (8001dc8 <HAL_TIM_Base_MspInit+0xdc>)
 8001d98:	f000 fd50 	bl	800283c <HAL_DMA_Init>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d001      	beq.n	8001da6 <HAL_TIM_Base_MspInit+0xba>
    {
      Error_Handler();
 8001da2:	f7ff ff33 	bl	8001c0c <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim16_ch1);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	4a07      	ldr	r2, [pc, #28]	; (8001dc8 <HAL_TIM_Base_MspInit+0xdc>)
 8001daa:	625a      	str	r2, [r3, #36]	; 0x24
 8001dac:	4a06      	ldr	r2, [pc, #24]	; (8001dc8 <HAL_TIM_Base_MspInit+0xdc>)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8001db2:	bf00      	nop
 8001db4:	3728      	adds	r7, #40	; 0x28
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	40014400 	.word	0x40014400
 8001dc0:	40021000 	.word	0x40021000
 8001dc4:	48000400 	.word	0x48000400
 8001dc8:	200009b4 	.word	0x200009b4
 8001dcc:	40020008 	.word	0x40020008

08001dd0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b08a      	sub	sp, #40	; 0x28
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd8:	f107 0314 	add.w	r3, r7, #20
 8001ddc:	2200      	movs	r2, #0
 8001dde:	601a      	str	r2, [r3, #0]
 8001de0:	605a      	str	r2, [r3, #4]
 8001de2:	609a      	str	r2, [r3, #8]
 8001de4:	60da      	str	r2, [r3, #12]
 8001de6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a3a      	ldr	r2, [pc, #232]	; (8001ed8 <HAL_UART_MspInit+0x108>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d16d      	bne.n	8001ece <HAL_UART_MspInit+0xfe>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001df2:	4b3a      	ldr	r3, [pc, #232]	; (8001edc <HAL_UART_MspInit+0x10c>)
 8001df4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001df6:	4a39      	ldr	r2, [pc, #228]	; (8001edc <HAL_UART_MspInit+0x10c>)
 8001df8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001dfc:	6613      	str	r3, [r2, #96]	; 0x60
 8001dfe:	4b37      	ldr	r3, [pc, #220]	; (8001edc <HAL_UART_MspInit+0x10c>)
 8001e00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e06:	613b      	str	r3, [r7, #16]
 8001e08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e0a:	4b34      	ldr	r3, [pc, #208]	; (8001edc <HAL_UART_MspInit+0x10c>)
 8001e0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e0e:	4a33      	ldr	r2, [pc, #204]	; (8001edc <HAL_UART_MspInit+0x10c>)
 8001e10:	f043 0301 	orr.w	r3, r3, #1
 8001e14:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e16:	4b31      	ldr	r3, [pc, #196]	; (8001edc <HAL_UART_MspInit+0x10c>)
 8001e18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e1a:	f003 0301 	and.w	r3, r3, #1
 8001e1e:	60fb      	str	r3, [r7, #12]
 8001e20:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = CAM_TX_Pin;
 8001e22:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e28:	2312      	movs	r3, #18
 8001e2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e30:	2303      	movs	r3, #3
 8001e32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001e34:	2307      	movs	r3, #7
 8001e36:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(CAM_TX_GPIO_Port, &GPIO_InitStruct);
 8001e38:	f107 0314 	add.w	r3, r7, #20
 8001e3c:	4619      	mov	r1, r3
 8001e3e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e42:	f001 f82d 	bl	8002ea0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CAM_RX_Pin;
 8001e46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e4c:	2302      	movs	r3, #2
 8001e4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e50:	2300      	movs	r3, #0
 8001e52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e54:	2300      	movs	r3, #0
 8001e56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001e58:	2307      	movs	r3, #7
 8001e5a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(CAM_RX_GPIO_Port, &GPIO_InitStruct);
 8001e5c:	f107 0314 	add.w	r3, r7, #20
 8001e60:	4619      	mov	r1, r3
 8001e62:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e66:	f001 f81b 	bl	8002ea0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Channel2;
 8001e6a:	4b1d      	ldr	r3, [pc, #116]	; (8001ee0 <HAL_UART_MspInit+0x110>)
 8001e6c:	4a1d      	ldr	r2, [pc, #116]	; (8001ee4 <HAL_UART_MspInit+0x114>)
 8001e6e:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8001e70:	4b1b      	ldr	r3, [pc, #108]	; (8001ee0 <HAL_UART_MspInit+0x110>)
 8001e72:	2219      	movs	r2, #25
 8001e74:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001e76:	4b1a      	ldr	r3, [pc, #104]	; (8001ee0 <HAL_UART_MspInit+0x110>)
 8001e78:	2210      	movs	r2, #16
 8001e7a:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e7c:	4b18      	ldr	r3, [pc, #96]	; (8001ee0 <HAL_UART_MspInit+0x110>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001e82:	4b17      	ldr	r3, [pc, #92]	; (8001ee0 <HAL_UART_MspInit+0x110>)
 8001e84:	2280      	movs	r2, #128	; 0x80
 8001e86:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e88:	4b15      	ldr	r3, [pc, #84]	; (8001ee0 <HAL_UART_MspInit+0x110>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e8e:	4b14      	ldr	r3, [pc, #80]	; (8001ee0 <HAL_UART_MspInit+0x110>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001e94:	4b12      	ldr	r3, [pc, #72]	; (8001ee0 <HAL_UART_MspInit+0x110>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001e9a:	4b11      	ldr	r3, [pc, #68]	; (8001ee0 <HAL_UART_MspInit+0x110>)
 8001e9c:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8001ea0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001ea2:	480f      	ldr	r0, [pc, #60]	; (8001ee0 <HAL_UART_MspInit+0x110>)
 8001ea4:	f000 fcca 	bl	800283c <HAL_DMA_Init>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d001      	beq.n	8001eb2 <HAL_UART_MspInit+0xe2>
    {
      Error_Handler();
 8001eae:	f7ff fead 	bl	8001c0c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	4a0a      	ldr	r2, [pc, #40]	; (8001ee0 <HAL_UART_MspInit+0x110>)
 8001eb6:	679a      	str	r2, [r3, #120]	; 0x78
 8001eb8:	4a09      	ldr	r2, [pc, #36]	; (8001ee0 <HAL_UART_MspInit+0x110>)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	2100      	movs	r1, #0
 8001ec2:	2025      	movs	r0, #37	; 0x25
 8001ec4:	f000 fc77 	bl	80027b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001ec8:	2025      	movs	r0, #37	; 0x25
 8001eca:	f000 fc8e 	bl	80027ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001ece:	bf00      	nop
 8001ed0:	3728      	adds	r7, #40	; 0x28
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}
 8001ed6:	bf00      	nop
 8001ed8:	40013800 	.word	0x40013800
 8001edc:	40021000 	.word	0x40021000
 8001ee0:	200008c4 	.word	0x200008c4
 8001ee4:	4002041c 	.word	0x4002041c

08001ee8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001eec:	e7fe      	b.n	8001eec <NMI_Handler+0x4>

08001eee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001eee:	b480      	push	{r7}
 8001ef0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ef2:	e7fe      	b.n	8001ef2 <HardFault_Handler+0x4>

08001ef4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ef8:	e7fe      	b.n	8001ef8 <MemManage_Handler+0x4>

08001efa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001efa:	b480      	push	{r7}
 8001efc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001efe:	e7fe      	b.n	8001efe <BusFault_Handler+0x4>

08001f00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f04:	e7fe      	b.n	8001f04 <UsageFault_Handler+0x4>

08001f06 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f06:	b480      	push	{r7}
 8001f08:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f0a:	bf00      	nop
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f12:	4770      	bx	lr

08001f14 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f18:	bf00      	nop
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f20:	4770      	bx	lr

08001f22 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f22:	b480      	push	{r7}
 8001f24:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f26:	bf00      	nop
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr

08001f30 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f34:	f000 fae0 	bl	80024f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f38:	bf00      	nop
 8001f3a:	bd80      	pop	{r7, pc}

08001f3c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001f40:	2001      	movs	r0, #1
 8001f42:	f001 f961 	bl	8003208 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001f46:	bf00      	nop
 8001f48:	bd80      	pop	{r7, pc}

08001f4a <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001f4a:	b580      	push	{r7, lr}
 8001f4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8001f4e:	2008      	movs	r0, #8
 8001f50:	f001 f95a 	bl	8003208 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001f54:	bf00      	nop
 8001f56:	bd80      	pop	{r7, pc}

08001f58 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
//////////////
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim16_ch1);
 8001f5c:	4802      	ldr	r0, [pc, #8]	; (8001f68 <DMA1_Channel1_IRQHandler+0x10>)
 8001f5e:	f000 fe50 	bl	8002c02 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
//////////////
  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001f62:	bf00      	nop
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	200009b4 	.word	0x200009b4

08001f6c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001f70:	4802      	ldr	r0, [pc, #8]	; (8001f7c <USART1_IRQHandler+0x10>)
 8001f72:	f003 f98f 	bl	8005294 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001f76:	bf00      	nop
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	20000924 	.word	0x20000924

08001f80 <DMA2_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA2 channel2 global interrupt.
  */
void DMA2_Channel2_IRQHandler(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */

  /* USER CODE END DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001f84:	4802      	ldr	r0, [pc, #8]	; (8001f90 <DMA2_Channel2_IRQHandler+0x10>)
 8001f86:	f000 fe3c 	bl	8002c02 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel2_IRQn 1 */

  /* USER CODE END DMA2_Channel2_IRQn 1 */
}
 8001f8a:	bf00      	nop
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	200008c4 	.word	0x200008c4

08001f94 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f94:	b480      	push	{r7}
 8001f96:	af00      	add	r7, sp, #0
	return 1;
 8001f98:	2301      	movs	r3, #1
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa2:	4770      	bx	lr

08001fa4 <_kill>:

int _kill(int pid, int sig)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b082      	sub	sp, #8
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
 8001fac:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001fae:	f004 f9e9 	bl	8006384 <__errno>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	2216      	movs	r2, #22
 8001fb6:	601a      	str	r2, [r3, #0]
	return -1;
 8001fb8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	3708      	adds	r7, #8
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd80      	pop	{r7, pc}

08001fc4 <_exit>:

void _exit (int status)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b082      	sub	sp, #8
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001fcc:	f04f 31ff 	mov.w	r1, #4294967295
 8001fd0:	6878      	ldr	r0, [r7, #4]
 8001fd2:	f7ff ffe7 	bl	8001fa4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001fd6:	e7fe      	b.n	8001fd6 <_exit+0x12>

08001fd8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b086      	sub	sp, #24
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	60f8      	str	r0, [r7, #12]
 8001fe0:	60b9      	str	r1, [r7, #8]
 8001fe2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	617b      	str	r3, [r7, #20]
 8001fe8:	e00a      	b.n	8002000 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001fea:	f3af 8000 	nop.w
 8001fee:	4601      	mov	r1, r0
 8001ff0:	68bb      	ldr	r3, [r7, #8]
 8001ff2:	1c5a      	adds	r2, r3, #1
 8001ff4:	60ba      	str	r2, [r7, #8]
 8001ff6:	b2ca      	uxtb	r2, r1
 8001ff8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ffa:	697b      	ldr	r3, [r7, #20]
 8001ffc:	3301      	adds	r3, #1
 8001ffe:	617b      	str	r3, [r7, #20]
 8002000:	697a      	ldr	r2, [r7, #20]
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	429a      	cmp	r2, r3
 8002006:	dbf0      	blt.n	8001fea <_read+0x12>
	}

return len;
 8002008:	687b      	ldr	r3, [r7, #4]
}
 800200a:	4618      	mov	r0, r3
 800200c:	3718      	adds	r7, #24
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}

08002012 <_close>:
	}
	return len;
}

int _close(int file)
{
 8002012:	b480      	push	{r7}
 8002014:	b083      	sub	sp, #12
 8002016:	af00      	add	r7, sp, #0
 8002018:	6078      	str	r0, [r7, #4]
	return -1;
 800201a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800201e:	4618      	mov	r0, r3
 8002020:	370c      	adds	r7, #12
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr

0800202a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800202a:	b480      	push	{r7}
 800202c:	b083      	sub	sp, #12
 800202e:	af00      	add	r7, sp, #0
 8002030:	6078      	str	r0, [r7, #4]
 8002032:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800203a:	605a      	str	r2, [r3, #4]
	return 0;
 800203c:	2300      	movs	r3, #0
}
 800203e:	4618      	mov	r0, r3
 8002040:	370c      	adds	r7, #12
 8002042:	46bd      	mov	sp, r7
 8002044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002048:	4770      	bx	lr

0800204a <_isatty>:

int _isatty(int file)
{
 800204a:	b480      	push	{r7}
 800204c:	b083      	sub	sp, #12
 800204e:	af00      	add	r7, sp, #0
 8002050:	6078      	str	r0, [r7, #4]
	return 1;
 8002052:	2301      	movs	r3, #1
}
 8002054:	4618      	mov	r0, r3
 8002056:	370c      	adds	r7, #12
 8002058:	46bd      	mov	sp, r7
 800205a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205e:	4770      	bx	lr

08002060 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002060:	b480      	push	{r7}
 8002062:	b085      	sub	sp, #20
 8002064:	af00      	add	r7, sp, #0
 8002066:	60f8      	str	r0, [r7, #12]
 8002068:	60b9      	str	r1, [r7, #8]
 800206a:	607a      	str	r2, [r7, #4]
	return 0;
 800206c:	2300      	movs	r3, #0
}
 800206e:	4618      	mov	r0, r3
 8002070:	3714      	adds	r7, #20
 8002072:	46bd      	mov	sp, r7
 8002074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002078:	4770      	bx	lr
	...

0800207c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b086      	sub	sp, #24
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002084:	4a14      	ldr	r2, [pc, #80]	; (80020d8 <_sbrk+0x5c>)
 8002086:	4b15      	ldr	r3, [pc, #84]	; (80020dc <_sbrk+0x60>)
 8002088:	1ad3      	subs	r3, r2, r3
 800208a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800208c:	697b      	ldr	r3, [r7, #20]
 800208e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002090:	4b13      	ldr	r3, [pc, #76]	; (80020e0 <_sbrk+0x64>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d102      	bne.n	800209e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002098:	4b11      	ldr	r3, [pc, #68]	; (80020e0 <_sbrk+0x64>)
 800209a:	4a12      	ldr	r2, [pc, #72]	; (80020e4 <_sbrk+0x68>)
 800209c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800209e:	4b10      	ldr	r3, [pc, #64]	; (80020e0 <_sbrk+0x64>)
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	4413      	add	r3, r2
 80020a6:	693a      	ldr	r2, [r7, #16]
 80020a8:	429a      	cmp	r2, r3
 80020aa:	d207      	bcs.n	80020bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020ac:	f004 f96a 	bl	8006384 <__errno>
 80020b0:	4603      	mov	r3, r0
 80020b2:	220c      	movs	r2, #12
 80020b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020b6:	f04f 33ff 	mov.w	r3, #4294967295
 80020ba:	e009      	b.n	80020d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020bc:	4b08      	ldr	r3, [pc, #32]	; (80020e0 <_sbrk+0x64>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020c2:	4b07      	ldr	r3, [pc, #28]	; (80020e0 <_sbrk+0x64>)
 80020c4:	681a      	ldr	r2, [r3, #0]
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	4413      	add	r3, r2
 80020ca:	4a05      	ldr	r2, [pc, #20]	; (80020e0 <_sbrk+0x64>)
 80020cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020ce:	68fb      	ldr	r3, [r7, #12]
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	3718      	adds	r7, #24
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	20005800 	.word	0x20005800
 80020dc:	00000400 	.word	0x00000400
 80020e0:	20000860 	.word	0x20000860
 80020e4:	20000a80 	.word	0x20000a80

080020e8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80020e8:	480d      	ldr	r0, [pc, #52]	; (8002120 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80020ea:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80020ec:	480d      	ldr	r0, [pc, #52]	; (8002124 <LoopForever+0x6>)
  ldr r1, =_edata
 80020ee:	490e      	ldr	r1, [pc, #56]	; (8002128 <LoopForever+0xa>)
  ldr r2, =_sidata
 80020f0:	4a0e      	ldr	r2, [pc, #56]	; (800212c <LoopForever+0xe>)
  movs r3, #0
 80020f2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80020f4:	e002      	b.n	80020fc <LoopCopyDataInit>

080020f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020fa:	3304      	adds	r3, #4

080020fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002100:	d3f9      	bcc.n	80020f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002102:	4a0b      	ldr	r2, [pc, #44]	; (8002130 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002104:	4c0b      	ldr	r4, [pc, #44]	; (8002134 <LoopForever+0x16>)
  movs r3, #0
 8002106:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002108:	e001      	b.n	800210e <LoopFillZerobss>

0800210a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800210a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800210c:	3204      	adds	r2, #4

0800210e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800210e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002110:	d3fb      	bcc.n	800210a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002112:	f000 f98d 	bl	8002430 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002116:	f004 f93b 	bl	8006390 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800211a:	f7ff fae3 	bl	80016e4 <main>

0800211e <LoopForever>:

LoopForever:
    b LoopForever
 800211e:	e7fe      	b.n	800211e <LoopForever>
  ldr   r0, =_estack
 8002120:	20005800 	.word	0x20005800
  ldr r0, =_sdata
 8002124:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002128:	20000448 	.word	0x20000448
  ldr r2, =_sidata
 800212c:	08009584 	.word	0x08009584
  ldr r2, =_sbss
 8002130:	20000830 	.word	0x20000830
  ldr r4, =_ebss
 8002134:	20000a7c 	.word	0x20000a7c

08002138 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002138:	e7fe      	b.n	8002138 <ADC1_2_IRQHandler>

0800213a <InitPlatform>:

/************************************************************************
 *                      Local Function Definitions                      *
 ***********************************************************************/
void InitPlatform( platform_t * platform, protocol_t host_communication_protocol, generic_handle_t host_communication_handle )
{
 800213a:	b480      	push	{r7}
 800213c:	b087      	sub	sp, #28
 800213e:	af00      	add	r7, sp, #0
 8002140:	60f8      	str	r0, [r7, #12]
 8002142:	460b      	mov	r3, r1
 8002144:	607a      	str	r2, [r7, #4]
 8002146:	72fb      	strb	r3, [r7, #11]
  *platform = (platform_t){ host_communication_protocol, host_communication_handle };
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	7afa      	ldrb	r2, [r7, #11]
 800214c:	701a      	strb	r2, [r3, #0]
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	687a      	ldr	r2, [r7, #4]
 8002152:	605a      	str	r2, [r3, #4]
}
 8002154:	bf00      	nop
 8002156:	371c      	adds	r7, #28
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr

08002160 <WritePin>:

void WritePin( GPIO_t * gpio, uint8_t val )
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b082      	sub	sp, #8
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
 8002168:	460b      	mov	r3, r1
 800216a:	70fb      	strb	r3, [r7, #3]
	PLATFORM_SPECIFIC(WritePin)( gpio->port, gpio->pin, val );
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6818      	ldr	r0, [r3, #0]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	889b      	ldrh	r3, [r3, #4]
 8002174:	78fa      	ldrb	r2, [r7, #3]
 8002176:	4619      	mov	r1, r3
 8002178:	f7ff fa5a 	bl	8001630 <STM_WritePin>
}
 800217c:	bf00      	nop
 800217e:	3708      	adds	r7, #8
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}

08002184 <TogglePin>:
void TogglePin( GPIO_t * gpio )
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b082      	sub	sp, #8
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
	PLATFORM_SPECIFIC(TogglePin)( gpio->port, gpio->pin );
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681a      	ldr	r2, [r3, #0]
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	889b      	ldrh	r3, [r3, #4]
 8002194:	4619      	mov	r1, r3
 8002196:	4610      	mov	r0, r2
 8002198:	f7ff fa5c 	bl	8001654 <STM_TogglePin>
}
 800219c:	bf00      	nop
 800219e:	3708      	adds	r7, #8
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bd80      	pop	{r7, pc}

080021a4 <SetPortMode>:
void SetPortMode(GPIO_t * gpio, uint16_t val )
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b082      	sub	sp, #8
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
 80021ac:	460b      	mov	r3, r1
 80021ae:	807b      	strh	r3, [r7, #2]
  PLATFORM_SPECIFIC(SetPortMode)( gpio->port, gpio->pin, val );
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6818      	ldr	r0, [r3, #0]
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	889b      	ldrh	r3, [r3, #4]
 80021b8:	887a      	ldrh	r2, [r7, #2]
 80021ba:	b2d2      	uxtb	r2, r2
 80021bc:	4619      	mov	r1, r3
 80021be:	f7ff fa0c 	bl	80015da <STM_SetPortMode>
}
 80021c2:	bf00      	nop
 80021c4:	3708      	adds	r7, #8
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}
	...

080021cc <PerformHostCommand>:

platform_status_enum PerformHostCommand(
  host_command_type_enum command,
  platform_wait_priority_level_enum priority )
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b084      	sub	sp, #16
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	4603      	mov	r3, r0
 80021d4:	460a      	mov	r2, r1
 80021d6:	71fb      	strb	r3, [r7, #7]
 80021d8:	4613      	mov	r3, r2
 80021da:	71bb      	strb	r3, [r7, #6]
  platform_status_enum status = NO_STATUS;
 80021dc:	2300      	movs	r3, #0
 80021de:	73fb      	strb	r3, [r7, #15]
  uint16_t return_data = 0;
 80021e0:	2300      	movs	r3, #0
 80021e2:	81bb      	strh	r3, [r7, #12]
  host_command_t packet = { HOST_ADDRESS, THIS_ID, priority, command };
 80021e4:	2301      	movs	r3, #1
 80021e6:	723b      	strb	r3, [r7, #8]
 80021e8:	2301      	movs	r3, #1
 80021ea:	727b      	strb	r3, [r7, #9]
 80021ec:	79bb      	ldrb	r3, [r7, #6]
 80021ee:	72bb      	strb	r3, [r7, #10]
 80021f0:	79fb      	ldrb	r3, [r7, #7]
 80021f2:	72fb      	strb	r3, [r7, #11]
  for( uint8_t i = 0;
 80021f4:	2300      	movs	r3, #0
 80021f6:	73bb      	strb	r3, [r7, #14]
 80021f8:	e025      	b.n	8002246 <PerformHostCommand+0x7a>
    i < HOST_COMM_RETRIES
    && status != OK;
    i++ )
  {
    switch( command )
 80021fa:	79fb      	ldrb	r3, [r7, #7]
 80021fc:	2b01      	cmp	r3, #1
 80021fe:	d117      	bne.n	8002230 <PerformHostCommand+0x64>
    {
      case PING_HOST:
        return_data = PlatformFunctions.Host.Transmit( (uint8_t *)&packet, sizeof(host_command_t) );
 8002200:	4b16      	ldr	r3, [pc, #88]	; (800225c <PerformHostCommand+0x90>)
 8002202:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002204:	f107 0208 	add.w	r2, r7, #8
 8002208:	2104      	movs	r1, #4
 800220a:	4610      	mov	r0, r2
 800220c:	4798      	blx	r3
 800220e:	4603      	mov	r3, r0
 8002210:	81bb      	strh	r3, [r7, #12]
        if( return_data == 0 )
 8002212:	89bb      	ldrh	r3, [r7, #12]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d102      	bne.n	800221e <PerformHostCommand+0x52>
        {
          status = FAILURE;
 8002218:	2302      	movs	r3, #2
 800221a:	73fb      	strb	r3, [r7, #15]
          continue;
 800221c:	e010      	b.n	8002240 <PerformHostCommand+0x74>
        }
//        return_data = PlatformFunctions.Host.Receive( /* Enter correct buffer */ );
        if( return_data == 0 )
 800221e:	89bb      	ldrh	r3, [r7, #12]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d102      	bne.n	800222a <PerformHostCommand+0x5e>
        {
          status = INVALID_OUTPUT;
 8002224:	2304      	movs	r3, #4
 8002226:	73fb      	strb	r3, [r7, #15]
          continue;
 8002228:	e00a      	b.n	8002240 <PerformHostCommand+0x74>
        }
        status = OK;
 800222a:	2301      	movs	r3, #1
 800222c:	73fb      	strb	r3, [r7, #15]
        break;
 800222e:	e002      	b.n	8002236 <PerformHostCommand+0x6a>
      default:
        status = INVALID_INPUT;
 8002230:	2303      	movs	r3, #3
 8002232:	73fb      	strb	r3, [r7, #15]
        break;
 8002234:	bf00      	nop
    }
    PlatformFunctions.Wait( HOST_COMMAND_RETRY_TIME );
 8002236:	4b09      	ldr	r3, [pc, #36]	; (800225c <PerformHostCommand+0x90>)
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800223e:	4798      	blx	r3
    i++ )
 8002240:	7bbb      	ldrb	r3, [r7, #14]
 8002242:	3301      	adds	r3, #1
 8002244:	73bb      	strb	r3, [r7, #14]
  for( uint8_t i = 0;
 8002246:	7bbb      	ldrb	r3, [r7, #14]
 8002248:	2b02      	cmp	r3, #2
 800224a:	d802      	bhi.n	8002252 <PerformHostCommand+0x86>
    && status != OK;
 800224c:	7bfb      	ldrb	r3, [r7, #15]
 800224e:	2b01      	cmp	r3, #1
 8002250:	d1d3      	bne.n	80021fa <PerformHostCommand+0x2e>
  }
  return status;
 8002252:	7bfb      	ldrb	r3, [r7, #15]
}
 8002254:	4618      	mov	r0, r3
 8002256:	3710      	adds	r7, #16
 8002258:	46bd      	mov	sp, r7
 800225a:	bd80      	pop	{r7, pc}
 800225c:	200001c4 	.word	0x200001c4

08002260 <TransmitToHost>:

uint8_t TransmitToHost( uint8_t * buffer, uint16_t length )
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b082      	sub	sp, #8
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
 8002268:	460b      	mov	r3, r1
 800226a:	807b      	strh	r3, [r7, #2]
#if HOST_COMMUNICATION_PROTOCOL == USART
  return PlatformFunctions.USART.Transmit( (UART_Handle_t *)Platform.HostHandle, buffer, length );
 800226c:	4b05      	ldr	r3, [pc, #20]	; (8002284 <TransmitToHost+0x24>)
 800226e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002270:	4a05      	ldr	r2, [pc, #20]	; (8002288 <TransmitToHost+0x28>)
 8002272:	6850      	ldr	r0, [r2, #4]
 8002274:	887a      	ldrh	r2, [r7, #2]
 8002276:	6879      	ldr	r1, [r7, #4]
 8002278:	4798      	blx	r3
 800227a:	4603      	mov	r3, r0
#elif HOST_COMMUNICATION_PROTOCOL == USB
  return CDC_Transmit_FS(buffer, length);
#else
#error "Invalid host communication protocol!"
#endif
}
 800227c:	4618      	mov	r0, r3
 800227e:	3708      	adds	r7, #8
 8002280:	46bd      	mov	sp, r7
 8002282:	bd80      	pop	{r7, pc}
 8002284:	200001c4 	.word	0x200001c4
 8002288:	20000a60 	.word	0x20000a60

0800228c <ReceiveFromHost>:
uint16_t ReceiveFromHost( uint8_t * buffer )
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b082      	sub	sp, #8
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  #if HOST_COMMUNICATION_PROTOCOL == USART
    return PlatformFunctions.USART.Receive( (UART_Handle_t *)Platform.HostHandle, buffer );
 8002294:	4b05      	ldr	r3, [pc, #20]	; (80022ac <ReceiveFromHost+0x20>)
 8002296:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002298:	4a05      	ldr	r2, [pc, #20]	; (80022b0 <ReceiveFromHost+0x24>)
 800229a:	6852      	ldr	r2, [r2, #4]
 800229c:	6879      	ldr	r1, [r7, #4]
 800229e:	4610      	mov	r0, r2
 80022a0:	4798      	blx	r3
 80022a2:	4603      	mov	r3, r0
    PlatformFunctions.I2C.Receive( (I2C_Handle_t *)Platform.HostHandle, HOST_ADDRESS, data, len );
    return 1;
  #else
  #error "Invalid host communication protocol!"
  #endif
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	3708      	adds	r7, #8
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}
 80022ac:	200001c4 	.word	0x200001c4
 80022b0:	20000a60 	.word	0x20000a60

080022b4 <System_Init>:
#include "printers.h"

void System_Init(
  system_t * system,
  system_states_list_t * state_list )
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b082      	sub	sp, #8
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
 80022bc:	6039      	str	r1, [r7, #0]
  system->state_list = state_list;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	683a      	ldr	r2, [r7, #0]
 80022c2:	605a      	str	r2, [r3, #4]
  SystemFunctions.State.Set( system, system->state );
 80022c4:	4b05      	ldr	r3, [pc, #20]	; (80022dc <System_Init+0x28>)
 80022c6:	689b      	ldr	r3, [r3, #8]
 80022c8:	687a      	ldr	r2, [r7, #4]
 80022ca:	7852      	ldrb	r2, [r2, #1]
 80022cc:	4611      	mov	r1, r2
 80022ce:	6878      	ldr	r0, [r7, #4]
 80022d0:	4798      	blx	r3
}
 80022d2:	bf00      	nop
 80022d4:	3708      	adds	r7, #8
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	2000024c 	.word	0x2000024c

080022e0 <System_State_Next>:

void System_State_Next( system_t * system )
{
 80022e0:	b590      	push	{r4, r7, lr}
 80022e2:	b083      	sub	sp, #12
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  SystemFunctions.State.Enter( system, SystemFunctions.State.Get(system)->next );
 80022e8:	4b07      	ldr	r3, [pc, #28]	; (8002308 <System_State_Next+0x28>)
 80022ea:	691c      	ldr	r4, [r3, #16]
 80022ec:	4b06      	ldr	r3, [pc, #24]	; (8002308 <System_State_Next+0x28>)
 80022ee:	699b      	ldr	r3, [r3, #24]
 80022f0:	6878      	ldr	r0, [r7, #4]
 80022f2:	4798      	blx	r3
 80022f4:	4603      	mov	r3, r0
 80022f6:	785b      	ldrb	r3, [r3, #1]
 80022f8:	4619      	mov	r1, r3
 80022fa:	6878      	ldr	r0, [r7, #4]
 80022fc:	47a0      	blx	r4
}
 80022fe:	bf00      	nop
 8002300:	370c      	adds	r7, #12
 8002302:	46bd      	mov	sp, r7
 8002304:	bd90      	pop	{r4, r7, pc}
 8002306:	bf00      	nop
 8002308:	2000024c 	.word	0x2000024c

0800230c <System_State_Get>:

system_state_t * System_State_Get( system_t * system )
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b082      	sub	sp, #8
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  return SystemFunctions.State.GetFromList( system, system->state );
 8002314:	4b05      	ldr	r3, [pc, #20]	; (800232c <System_State_Get+0x20>)
 8002316:	69db      	ldr	r3, [r3, #28]
 8002318:	687a      	ldr	r2, [r7, #4]
 800231a:	7852      	ldrb	r2, [r2, #1]
 800231c:	4611      	mov	r1, r2
 800231e:	6878      	ldr	r0, [r7, #4]
 8002320:	4798      	blx	r3
 8002322:	4603      	mov	r3, r0
}
 8002324:	4618      	mov	r0, r3
 8002326:	3708      	adds	r7, #8
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}
 800232c:	2000024c 	.word	0x2000024c

08002330 <System_State_Set>:

void System_State_Set( system_t * system, system_state_enum new_state )
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b084      	sub	sp, #16
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
 8002338:	460b      	mov	r3, r1
 800233a:	70fb      	strb	r3, [r7, #3]
  if( system->state != new_state )
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	785b      	ldrb	r3, [r3, #1]
 8002340:	78fa      	ldrb	r2, [r7, #3]
 8002342:	429a      	cmp	r2, r3
 8002344:	d013      	beq.n	800236e <System_State_Set+0x3e>
    LOG(STATE_DEBUG, "Entering %s\r\n", system_state_enum_strings[new_state]);
 8002346:	2303      	movs	r3, #3
 8002348:	73fb      	strb	r3, [r7, #15]
 800234a:	e005      	b.n	8002358 <System_State_Set+0x28>
 800234c:	2009      	movs	r0, #9
 800234e:	f004 fd8d 	bl	8006e6c <putchar>
 8002352:	7bfb      	ldrb	r3, [r7, #15]
 8002354:	3301      	adds	r3, #1
 8002356:	73fb      	strb	r3, [r7, #15]
 8002358:	7bfb      	ldrb	r3, [r7, #15]
 800235a:	2b03      	cmp	r3, #3
 800235c:	d9f6      	bls.n	800234c <System_State_Set+0x1c>
 800235e:	78fb      	ldrb	r3, [r7, #3]
 8002360:	4a06      	ldr	r2, [pc, #24]	; (800237c <System_State_Set+0x4c>)
 8002362:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002366:	4619      	mov	r1, r3
 8002368:	4805      	ldr	r0, [pc, #20]	; (8002380 <System_State_Set+0x50>)
 800236a:	f004 fd67 	bl	8006e3c <iprintf>
  system->state = new_state;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	78fa      	ldrb	r2, [r7, #3]
 8002372:	705a      	strb	r2, [r3, #1]
}
 8002374:	bf00      	nop
 8002376:	3710      	adds	r7, #16
 8002378:	46bd      	mov	sp, r7
 800237a:	bd80      	pop	{r7, pc}
 800237c:	20000224 	.word	0x20000224
 8002380:	08009140 	.word	0x08009140

08002384 <System_State_Perform>:

void System_State_Perform( system_t * system )
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b084      	sub	sp, #16
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  void (*routine)(void) = SystemFunctions.State.Get(system)->routine;
 800238c:	4b07      	ldr	r3, [pc, #28]	; (80023ac <System_State_Perform+0x28>)
 800238e:	699b      	ldr	r3, [r3, #24]
 8002390:	6878      	ldr	r0, [r7, #4]
 8002392:	4798      	blx	r3
 8002394:	4603      	mov	r3, r0
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	60fb      	str	r3, [r7, #12]
  if( routine != NULL ) routine();
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	2b00      	cmp	r3, #0
 800239e:	d001      	beq.n	80023a4 <System_State_Perform+0x20>
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	4798      	blx	r3
}
 80023a4:	bf00      	nop
 80023a6:	3710      	adds	r7, #16
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	2000024c 	.word	0x2000024c

080023b0 <System_State_Enter>:

void System_State_Enter( system_t * system, system_state_enum new_state )
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b082      	sub	sp, #8
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
 80023b8:	460b      	mov	r3, r1
 80023ba:	70fb      	strb	r3, [r7, #3]
  SystemFunctions.State.Set( system, new_state );
 80023bc:	4b06      	ldr	r3, [pc, #24]	; (80023d8 <System_State_Enter+0x28>)
 80023be:	689b      	ldr	r3, [r3, #8]
 80023c0:	78fa      	ldrb	r2, [r7, #3]
 80023c2:	4611      	mov	r1, r2
 80023c4:	6878      	ldr	r0, [r7, #4]
 80023c6:	4798      	blx	r3
  SystemFunctions.State.Perform( system );
 80023c8:	4b03      	ldr	r3, [pc, #12]	; (80023d8 <System_State_Enter+0x28>)
 80023ca:	68db      	ldr	r3, [r3, #12]
 80023cc:	6878      	ldr	r0, [r7, #4]
 80023ce:	4798      	blx	r3
}
 80023d0:	bf00      	nop
 80023d2:	3708      	adds	r7, #8
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}
 80023d8:	2000024c 	.word	0x2000024c

080023dc <System_State_IsIn>:

bool System_State_IsIn( system_t * system, system_state_enum check_state )
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b082      	sub	sp, #8
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
 80023e4:	460b      	mov	r3, r1
 80023e6:	70fb      	strb	r3, [r7, #3]
  return ( SystemFunctions.State.Get( system )->state == check_state );
 80023e8:	4b07      	ldr	r3, [pc, #28]	; (8002408 <System_State_IsIn+0x2c>)
 80023ea:	699b      	ldr	r3, [r3, #24]
 80023ec:	6878      	ldr	r0, [r7, #4]
 80023ee:	4798      	blx	r3
 80023f0:	4603      	mov	r3, r0
 80023f2:	781b      	ldrb	r3, [r3, #0]
 80023f4:	78fa      	ldrb	r2, [r7, #3]
 80023f6:	429a      	cmp	r2, r3
 80023f8:	bf0c      	ite	eq
 80023fa:	2301      	moveq	r3, #1
 80023fc:	2300      	movne	r3, #0
 80023fe:	b2db      	uxtb	r3, r3
}
 8002400:	4618      	mov	r0, r3
 8002402:	3708      	adds	r7, #8
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}
 8002408:	2000024c 	.word	0x2000024c

0800240c <System_State_GetFromList>:

system_state_t * System_State_GetFromList( system_t * system, system_state_enum state )
{
 800240c:	b480      	push	{r7}
 800240e:	b083      	sub	sp, #12
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
 8002414:	460b      	mov	r3, r1
 8002416:	70fb      	strb	r3, [r7, #3]
  return &(*system->state_list)[state];
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	685a      	ldr	r2, [r3, #4]
 800241c:	78fb      	ldrb	r3, [r7, #3]
 800241e:	00db      	lsls	r3, r3, #3
 8002420:	4413      	add	r3, r2
    // {
    //     state_type = &(*system->state_list)[i];
    //     if( state_type->state == state ) break;
    // }
    // return state_type;
}
 8002422:	4618      	mov	r0, r3
 8002424:	370c      	adds	r7, #12
 8002426:	46bd      	mov	sp, r7
 8002428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242c:	4770      	bx	lr
	...

08002430 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002430:	b480      	push	{r7}
 8002432:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002434:	4b06      	ldr	r3, [pc, #24]	; (8002450 <SystemInit+0x20>)
 8002436:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800243a:	4a05      	ldr	r2, [pc, #20]	; (8002450 <SystemInit+0x20>)
 800243c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002440:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002444:	bf00      	nop
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr
 800244e:	bf00      	nop
 8002450:	e000ed00 	.word	0xe000ed00

08002454 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b082      	sub	sp, #8
 8002458:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800245a:	2300      	movs	r3, #0
 800245c:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800245e:	2003      	movs	r0, #3
 8002460:	f000 f99e 	bl	80027a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002464:	2000      	movs	r0, #0
 8002466:	f000 f80d 	bl	8002484 <HAL_InitTick>
 800246a:	4603      	mov	r3, r0
 800246c:	2b00      	cmp	r3, #0
 800246e:	d002      	beq.n	8002476 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002470:	2301      	movs	r3, #1
 8002472:	71fb      	strb	r3, [r7, #7]
 8002474:	e001      	b.n	800247a <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002476:	f7ff fbcf 	bl	8001c18 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800247a:	79fb      	ldrb	r3, [r7, #7]

}
 800247c:	4618      	mov	r0, r3
 800247e:	3708      	adds	r7, #8
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}

08002484 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b084      	sub	sp, #16
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800248c:	2300      	movs	r3, #0
 800248e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002490:	4b16      	ldr	r3, [pc, #88]	; (80024ec <HAL_InitTick+0x68>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d022      	beq.n	80024de <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002498:	4b15      	ldr	r3, [pc, #84]	; (80024f0 <HAL_InitTick+0x6c>)
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	4b13      	ldr	r3, [pc, #76]	; (80024ec <HAL_InitTick+0x68>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80024a4:	fbb1 f3f3 	udiv	r3, r1, r3
 80024a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80024ac:	4618      	mov	r0, r3
 80024ae:	f000 f9b8 	bl	8002822 <HAL_SYSTICK_Config>
 80024b2:	4603      	mov	r3, r0
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d10f      	bne.n	80024d8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2b0f      	cmp	r3, #15
 80024bc:	d809      	bhi.n	80024d2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024be:	2200      	movs	r2, #0
 80024c0:	6879      	ldr	r1, [r7, #4]
 80024c2:	f04f 30ff 	mov.w	r0, #4294967295
 80024c6:	f000 f976 	bl	80027b6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80024ca:	4a0a      	ldr	r2, [pc, #40]	; (80024f4 <HAL_InitTick+0x70>)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6013      	str	r3, [r2, #0]
 80024d0:	e007      	b.n	80024e2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	73fb      	strb	r3, [r7, #15]
 80024d6:	e004      	b.n	80024e2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80024d8:	2301      	movs	r3, #1
 80024da:	73fb      	strb	r3, [r7, #15]
 80024dc:	e001      	b.n	80024e2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80024de:	2301      	movs	r3, #1
 80024e0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80024e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80024e4:	4618      	mov	r0, r3
 80024e6:	3710      	adds	r7, #16
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}
 80024ec:	20000274 	.word	0x20000274
 80024f0:	2000026c 	.word	0x2000026c
 80024f4:	20000270 	.word	0x20000270

080024f8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024f8:	b480      	push	{r7}
 80024fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80024fc:	4b05      	ldr	r3, [pc, #20]	; (8002514 <HAL_IncTick+0x1c>)
 80024fe:	681a      	ldr	r2, [r3, #0]
 8002500:	4b05      	ldr	r3, [pc, #20]	; (8002518 <HAL_IncTick+0x20>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4413      	add	r3, r2
 8002506:	4a03      	ldr	r2, [pc, #12]	; (8002514 <HAL_IncTick+0x1c>)
 8002508:	6013      	str	r3, [r2, #0]
}
 800250a:	bf00      	nop
 800250c:	46bd      	mov	sp, r7
 800250e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002512:	4770      	bx	lr
 8002514:	20000a68 	.word	0x20000a68
 8002518:	20000274 	.word	0x20000274

0800251c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800251c:	b480      	push	{r7}
 800251e:	af00      	add	r7, sp, #0
  return uwTick;
 8002520:	4b03      	ldr	r3, [pc, #12]	; (8002530 <HAL_GetTick+0x14>)
 8002522:	681b      	ldr	r3, [r3, #0]
}
 8002524:	4618      	mov	r0, r3
 8002526:	46bd      	mov	sp, r7
 8002528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252c:	4770      	bx	lr
 800252e:	bf00      	nop
 8002530:	20000a68 	.word	0x20000a68

08002534 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b084      	sub	sp, #16
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800253c:	f7ff ffee 	bl	800251c <HAL_GetTick>
 8002540:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	f1b3 3fff 	cmp.w	r3, #4294967295
 800254c:	d004      	beq.n	8002558 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800254e:	4b09      	ldr	r3, [pc, #36]	; (8002574 <HAL_Delay+0x40>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	68fa      	ldr	r2, [r7, #12]
 8002554:	4413      	add	r3, r2
 8002556:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002558:	bf00      	nop
 800255a:	f7ff ffdf 	bl	800251c <HAL_GetTick>
 800255e:	4602      	mov	r2, r0
 8002560:	68bb      	ldr	r3, [r7, #8]
 8002562:	1ad3      	subs	r3, r2, r3
 8002564:	68fa      	ldr	r2, [r7, #12]
 8002566:	429a      	cmp	r2, r3
 8002568:	d8f7      	bhi.n	800255a <HAL_Delay+0x26>
  {
  }
}
 800256a:	bf00      	nop
 800256c:	bf00      	nop
 800256e:	3710      	adds	r7, #16
 8002570:	46bd      	mov	sp, r7
 8002572:	bd80      	pop	{r7, pc}
 8002574:	20000274 	.word	0x20000274

08002578 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8002578:	b480      	push	{r7}
 800257a:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 800257c:	4b05      	ldr	r3, [pc, #20]	; (8002594 <HAL_SuspendTick+0x1c>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a04      	ldr	r2, [pc, #16]	; (8002594 <HAL_SuspendTick+0x1c>)
 8002582:	f023 0302 	bic.w	r3, r3, #2
 8002586:	6013      	str	r3, [r2, #0]
}
 8002588:	bf00      	nop
 800258a:	46bd      	mov	sp, r7
 800258c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002590:	4770      	bx	lr
 8002592:	bf00      	nop
 8002594:	e000e010 	.word	0xe000e010

08002598 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8002598:	b480      	push	{r7}
 800259a:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 800259c:	4b05      	ldr	r3, [pc, #20]	; (80025b4 <HAL_ResumeTick+0x1c>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4a04      	ldr	r2, [pc, #16]	; (80025b4 <HAL_ResumeTick+0x1c>)
 80025a2:	f043 0302 	orr.w	r3, r3, #2
 80025a6:	6013      	str	r3, [r2, #0]
}
 80025a8:	bf00      	nop
 80025aa:	46bd      	mov	sp, r7
 80025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b0:	4770      	bx	lr
 80025b2:	bf00      	nop
 80025b4:	e000e010 	.word	0xe000e010

080025b8 <__NVIC_SetPriorityGrouping>:
{
 80025b8:	b480      	push	{r7}
 80025ba:	b085      	sub	sp, #20
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	f003 0307 	and.w	r3, r3, #7
 80025c6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025c8:	4b0c      	ldr	r3, [pc, #48]	; (80025fc <__NVIC_SetPriorityGrouping+0x44>)
 80025ca:	68db      	ldr	r3, [r3, #12]
 80025cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025ce:	68ba      	ldr	r2, [r7, #8]
 80025d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80025d4:	4013      	ands	r3, r2
 80025d6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025dc:	68bb      	ldr	r3, [r7, #8]
 80025de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80025e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025ea:	4a04      	ldr	r2, [pc, #16]	; (80025fc <__NVIC_SetPriorityGrouping+0x44>)
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	60d3      	str	r3, [r2, #12]
}
 80025f0:	bf00      	nop
 80025f2:	3714      	adds	r7, #20
 80025f4:	46bd      	mov	sp, r7
 80025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fa:	4770      	bx	lr
 80025fc:	e000ed00 	.word	0xe000ed00

08002600 <__NVIC_GetPriorityGrouping>:
{
 8002600:	b480      	push	{r7}
 8002602:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002604:	4b04      	ldr	r3, [pc, #16]	; (8002618 <__NVIC_GetPriorityGrouping+0x18>)
 8002606:	68db      	ldr	r3, [r3, #12]
 8002608:	0a1b      	lsrs	r3, r3, #8
 800260a:	f003 0307 	and.w	r3, r3, #7
}
 800260e:	4618      	mov	r0, r3
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr
 8002618:	e000ed00 	.word	0xe000ed00

0800261c <__NVIC_EnableIRQ>:
{
 800261c:	b480      	push	{r7}
 800261e:	b083      	sub	sp, #12
 8002620:	af00      	add	r7, sp, #0
 8002622:	4603      	mov	r3, r0
 8002624:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800262a:	2b00      	cmp	r3, #0
 800262c:	db0b      	blt.n	8002646 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800262e:	79fb      	ldrb	r3, [r7, #7]
 8002630:	f003 021f 	and.w	r2, r3, #31
 8002634:	4907      	ldr	r1, [pc, #28]	; (8002654 <__NVIC_EnableIRQ+0x38>)
 8002636:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800263a:	095b      	lsrs	r3, r3, #5
 800263c:	2001      	movs	r0, #1
 800263e:	fa00 f202 	lsl.w	r2, r0, r2
 8002642:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002646:	bf00      	nop
 8002648:	370c      	adds	r7, #12
 800264a:	46bd      	mov	sp, r7
 800264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002650:	4770      	bx	lr
 8002652:	bf00      	nop
 8002654:	e000e100 	.word	0xe000e100

08002658 <__NVIC_DisableIRQ>:
{
 8002658:	b480      	push	{r7}
 800265a:	b083      	sub	sp, #12
 800265c:	af00      	add	r7, sp, #0
 800265e:	4603      	mov	r3, r0
 8002660:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002662:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002666:	2b00      	cmp	r3, #0
 8002668:	db12      	blt.n	8002690 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800266a:	79fb      	ldrb	r3, [r7, #7]
 800266c:	f003 021f 	and.w	r2, r3, #31
 8002670:	490a      	ldr	r1, [pc, #40]	; (800269c <__NVIC_DisableIRQ+0x44>)
 8002672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002676:	095b      	lsrs	r3, r3, #5
 8002678:	2001      	movs	r0, #1
 800267a:	fa00 f202 	lsl.w	r2, r0, r2
 800267e:	3320      	adds	r3, #32
 8002680:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002684:	f3bf 8f4f 	dsb	sy
}
 8002688:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800268a:	f3bf 8f6f 	isb	sy
}
 800268e:	bf00      	nop
}
 8002690:	bf00      	nop
 8002692:	370c      	adds	r7, #12
 8002694:	46bd      	mov	sp, r7
 8002696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269a:	4770      	bx	lr
 800269c:	e000e100 	.word	0xe000e100

080026a0 <__NVIC_SetPriority>:
{
 80026a0:	b480      	push	{r7}
 80026a2:	b083      	sub	sp, #12
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	4603      	mov	r3, r0
 80026a8:	6039      	str	r1, [r7, #0]
 80026aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	db0a      	blt.n	80026ca <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	b2da      	uxtb	r2, r3
 80026b8:	490c      	ldr	r1, [pc, #48]	; (80026ec <__NVIC_SetPriority+0x4c>)
 80026ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026be:	0112      	lsls	r2, r2, #4
 80026c0:	b2d2      	uxtb	r2, r2
 80026c2:	440b      	add	r3, r1
 80026c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80026c8:	e00a      	b.n	80026e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	b2da      	uxtb	r2, r3
 80026ce:	4908      	ldr	r1, [pc, #32]	; (80026f0 <__NVIC_SetPriority+0x50>)
 80026d0:	79fb      	ldrb	r3, [r7, #7]
 80026d2:	f003 030f 	and.w	r3, r3, #15
 80026d6:	3b04      	subs	r3, #4
 80026d8:	0112      	lsls	r2, r2, #4
 80026da:	b2d2      	uxtb	r2, r2
 80026dc:	440b      	add	r3, r1
 80026de:	761a      	strb	r2, [r3, #24]
}
 80026e0:	bf00      	nop
 80026e2:	370c      	adds	r7, #12
 80026e4:	46bd      	mov	sp, r7
 80026e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ea:	4770      	bx	lr
 80026ec:	e000e100 	.word	0xe000e100
 80026f0:	e000ed00 	.word	0xe000ed00

080026f4 <NVIC_EncodePriority>:
{
 80026f4:	b480      	push	{r7}
 80026f6:	b089      	sub	sp, #36	; 0x24
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	60f8      	str	r0, [r7, #12]
 80026fc:	60b9      	str	r1, [r7, #8]
 80026fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	f003 0307 	and.w	r3, r3, #7
 8002706:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002708:	69fb      	ldr	r3, [r7, #28]
 800270a:	f1c3 0307 	rsb	r3, r3, #7
 800270e:	2b04      	cmp	r3, #4
 8002710:	bf28      	it	cs
 8002712:	2304      	movcs	r3, #4
 8002714:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002716:	69fb      	ldr	r3, [r7, #28]
 8002718:	3304      	adds	r3, #4
 800271a:	2b06      	cmp	r3, #6
 800271c:	d902      	bls.n	8002724 <NVIC_EncodePriority+0x30>
 800271e:	69fb      	ldr	r3, [r7, #28]
 8002720:	3b03      	subs	r3, #3
 8002722:	e000      	b.n	8002726 <NVIC_EncodePriority+0x32>
 8002724:	2300      	movs	r3, #0
 8002726:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002728:	f04f 32ff 	mov.w	r2, #4294967295
 800272c:	69bb      	ldr	r3, [r7, #24]
 800272e:	fa02 f303 	lsl.w	r3, r2, r3
 8002732:	43da      	mvns	r2, r3
 8002734:	68bb      	ldr	r3, [r7, #8]
 8002736:	401a      	ands	r2, r3
 8002738:	697b      	ldr	r3, [r7, #20]
 800273a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800273c:	f04f 31ff 	mov.w	r1, #4294967295
 8002740:	697b      	ldr	r3, [r7, #20]
 8002742:	fa01 f303 	lsl.w	r3, r1, r3
 8002746:	43d9      	mvns	r1, r3
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800274c:	4313      	orrs	r3, r2
}
 800274e:	4618      	mov	r0, r3
 8002750:	3724      	adds	r7, #36	; 0x24
 8002752:	46bd      	mov	sp, r7
 8002754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002758:	4770      	bx	lr
	...

0800275c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b082      	sub	sp, #8
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	3b01      	subs	r3, #1
 8002768:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800276c:	d301      	bcc.n	8002772 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800276e:	2301      	movs	r3, #1
 8002770:	e00f      	b.n	8002792 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002772:	4a0a      	ldr	r2, [pc, #40]	; (800279c <SysTick_Config+0x40>)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	3b01      	subs	r3, #1
 8002778:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800277a:	210f      	movs	r1, #15
 800277c:	f04f 30ff 	mov.w	r0, #4294967295
 8002780:	f7ff ff8e 	bl	80026a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002784:	4b05      	ldr	r3, [pc, #20]	; (800279c <SysTick_Config+0x40>)
 8002786:	2200      	movs	r2, #0
 8002788:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800278a:	4b04      	ldr	r3, [pc, #16]	; (800279c <SysTick_Config+0x40>)
 800278c:	2207      	movs	r2, #7
 800278e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002790:	2300      	movs	r3, #0
}
 8002792:	4618      	mov	r0, r3
 8002794:	3708      	adds	r7, #8
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}
 800279a:	bf00      	nop
 800279c:	e000e010 	.word	0xe000e010

080027a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b082      	sub	sp, #8
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027a8:	6878      	ldr	r0, [r7, #4]
 80027aa:	f7ff ff05 	bl	80025b8 <__NVIC_SetPriorityGrouping>
}
 80027ae:	bf00      	nop
 80027b0:	3708      	adds	r7, #8
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}

080027b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027b6:	b580      	push	{r7, lr}
 80027b8:	b086      	sub	sp, #24
 80027ba:	af00      	add	r7, sp, #0
 80027bc:	4603      	mov	r3, r0
 80027be:	60b9      	str	r1, [r7, #8]
 80027c0:	607a      	str	r2, [r7, #4]
 80027c2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80027c4:	f7ff ff1c 	bl	8002600 <__NVIC_GetPriorityGrouping>
 80027c8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027ca:	687a      	ldr	r2, [r7, #4]
 80027cc:	68b9      	ldr	r1, [r7, #8]
 80027ce:	6978      	ldr	r0, [r7, #20]
 80027d0:	f7ff ff90 	bl	80026f4 <NVIC_EncodePriority>
 80027d4:	4602      	mov	r2, r0
 80027d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027da:	4611      	mov	r1, r2
 80027dc:	4618      	mov	r0, r3
 80027de:	f7ff ff5f 	bl	80026a0 <__NVIC_SetPriority>
}
 80027e2:	bf00      	nop
 80027e4:	3718      	adds	r7, #24
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}

080027ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027ea:	b580      	push	{r7, lr}
 80027ec:	b082      	sub	sp, #8
 80027ee:	af00      	add	r7, sp, #0
 80027f0:	4603      	mov	r3, r0
 80027f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027f8:	4618      	mov	r0, r3
 80027fa:	f7ff ff0f 	bl	800261c <__NVIC_EnableIRQ>
}
 80027fe:	bf00      	nop
 8002800:	3708      	adds	r7, #8
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}

08002806 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002806:	b580      	push	{r7, lr}
 8002808:	b082      	sub	sp, #8
 800280a:	af00      	add	r7, sp, #0
 800280c:	4603      	mov	r3, r0
 800280e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002810:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002814:	4618      	mov	r0, r3
 8002816:	f7ff ff1f 	bl	8002658 <__NVIC_DisableIRQ>
}
 800281a:	bf00      	nop
 800281c:	3708      	adds	r7, #8
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}

08002822 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002822:	b580      	push	{r7, lr}
 8002824:	b082      	sub	sp, #8
 8002826:	af00      	add	r7, sp, #0
 8002828:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800282a:	6878      	ldr	r0, [r7, #4]
 800282c:	f7ff ff96 	bl	800275c <SysTick_Config>
 8002830:	4603      	mov	r3, r0
}
 8002832:	4618      	mov	r0, r3
 8002834:	3708      	adds	r7, #8
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}
	...

0800283c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b084      	sub	sp, #16
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d101      	bne.n	800284e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800284a:	2301      	movs	r3, #1
 800284c:	e08d      	b.n	800296a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	461a      	mov	r2, r3
 8002854:	4b47      	ldr	r3, [pc, #284]	; (8002974 <HAL_DMA_Init+0x138>)
 8002856:	429a      	cmp	r2, r3
 8002858:	d80f      	bhi.n	800287a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	461a      	mov	r2, r3
 8002860:	4b45      	ldr	r3, [pc, #276]	; (8002978 <HAL_DMA_Init+0x13c>)
 8002862:	4413      	add	r3, r2
 8002864:	4a45      	ldr	r2, [pc, #276]	; (800297c <HAL_DMA_Init+0x140>)
 8002866:	fba2 2303 	umull	r2, r3, r2, r3
 800286a:	091b      	lsrs	r3, r3, #4
 800286c:	009a      	lsls	r2, r3, #2
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	4a42      	ldr	r2, [pc, #264]	; (8002980 <HAL_DMA_Init+0x144>)
 8002876:	641a      	str	r2, [r3, #64]	; 0x40
 8002878:	e00e      	b.n	8002898 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	461a      	mov	r2, r3
 8002880:	4b40      	ldr	r3, [pc, #256]	; (8002984 <HAL_DMA_Init+0x148>)
 8002882:	4413      	add	r3, r2
 8002884:	4a3d      	ldr	r2, [pc, #244]	; (800297c <HAL_DMA_Init+0x140>)
 8002886:	fba2 2303 	umull	r2, r3, r2, r3
 800288a:	091b      	lsrs	r3, r3, #4
 800288c:	009a      	lsls	r2, r3, #2
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	4a3c      	ldr	r2, [pc, #240]	; (8002988 <HAL_DMA_Init+0x14c>)
 8002896:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2202      	movs	r2, #2
 800289c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80028ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80028b2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80028bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	691b      	ldr	r3, [r3, #16]
 80028c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	699b      	ldr	r3, [r3, #24]
 80028ce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028d4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6a1b      	ldr	r3, [r3, #32]
 80028da:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80028dc:	68fa      	ldr	r2, [r7, #12]
 80028de:	4313      	orrs	r3, r2
 80028e0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	68fa      	ldr	r2, [r7, #12]
 80028e8:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80028ea:	6878      	ldr	r0, [r7, #4]
 80028ec:	f000 fa76 	bl	8002ddc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	689b      	ldr	r3, [r3, #8]
 80028f4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80028f8:	d102      	bne.n	8002900 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2200      	movs	r2, #0
 80028fe:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	685a      	ldr	r2, [r3, #4]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002908:	b2d2      	uxtb	r2, r2
 800290a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002910:	687a      	ldr	r2, [r7, #4]
 8002912:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002914:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d010      	beq.n	8002940 <HAL_DMA_Init+0x104>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	2b04      	cmp	r3, #4
 8002924:	d80c      	bhi.n	8002940 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002926:	6878      	ldr	r0, [r7, #4]
 8002928:	f000 fa96 	bl	8002e58 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002930:	2200      	movs	r2, #0
 8002932:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002938:	687a      	ldr	r2, [r7, #4]
 800293a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800293c:	605a      	str	r2, [r3, #4]
 800293e:	e008      	b.n	8002952 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2200      	movs	r2, #0
 8002944:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2200      	movs	r2, #0
 800294a:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2200      	movs	r2, #0
 8002950:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2200      	movs	r2, #0
 8002956:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2201      	movs	r2, #1
 800295c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2200      	movs	r2, #0
 8002964:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8002968:	2300      	movs	r3, #0
}
 800296a:	4618      	mov	r0, r3
 800296c:	3710      	adds	r7, #16
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}
 8002972:	bf00      	nop
 8002974:	40020407 	.word	0x40020407
 8002978:	bffdfff8 	.word	0xbffdfff8
 800297c:	cccccccd 	.word	0xcccccccd
 8002980:	40020000 	.word	0x40020000
 8002984:	bffdfbf8 	.word	0xbffdfbf8
 8002988:	40020400 	.word	0x40020400

0800298c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b086      	sub	sp, #24
 8002990:	af00      	add	r7, sp, #0
 8002992:	60f8      	str	r0, [r7, #12]
 8002994:	60b9      	str	r1, [r7, #8]
 8002996:	607a      	str	r2, [r7, #4]
 8002998:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800299a:	2300      	movs	r3, #0
 800299c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80029a4:	2b01      	cmp	r3, #1
 80029a6:	d101      	bne.n	80029ac <HAL_DMA_Start_IT+0x20>
 80029a8:	2302      	movs	r3, #2
 80029aa:	e066      	b.n	8002a7a <HAL_DMA_Start_IT+0xee>
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	2201      	movs	r2, #1
 80029b0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80029ba:	b2db      	uxtb	r3, r3
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d155      	bne.n	8002a6c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	2202      	movs	r2, #2
 80029c4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	2200      	movs	r2, #0
 80029cc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	681a      	ldr	r2, [r3, #0]
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f022 0201 	bic.w	r2, r2, #1
 80029dc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	687a      	ldr	r2, [r7, #4]
 80029e2:	68b9      	ldr	r1, [r7, #8]
 80029e4:	68f8      	ldr	r0, [r7, #12]
 80029e6:	f000 f9bb 	bl	8002d60 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d008      	beq.n	8002a04 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	681a      	ldr	r2, [r3, #0]
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f042 020e 	orr.w	r2, r2, #14
 8002a00:	601a      	str	r2, [r3, #0]
 8002a02:	e00f      	b.n	8002a24 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	681a      	ldr	r2, [r3, #0]
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f022 0204 	bic.w	r2, r2, #4
 8002a12:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f042 020a 	orr.w	r2, r2, #10
 8002a22:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d007      	beq.n	8002a42 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a36:	681a      	ldr	r2, [r3, #0]
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a3c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a40:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d007      	beq.n	8002a5a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a54:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a58:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	681a      	ldr	r2, [r3, #0]
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f042 0201 	orr.w	r2, r2, #1
 8002a68:	601a      	str	r2, [r3, #0]
 8002a6a:	e005      	b.n	8002a78 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002a74:	2302      	movs	r3, #2
 8002a76:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002a78:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	3718      	adds	r7, #24
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}

08002a82 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002a82:	b480      	push	{r7}
 8002a84:	b085      	sub	sp, #20
 8002a86:	af00      	add	r7, sp, #0
 8002a88:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002a94:	b2db      	uxtb	r3, r3
 8002a96:	2b02      	cmp	r3, #2
 8002a98:	d005      	beq.n	8002aa6 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2204      	movs	r2, #4
 8002a9e:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	73fb      	strb	r3, [r7, #15]
 8002aa4:	e037      	b.n	8002b16 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	681a      	ldr	r2, [r3, #0]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f022 020e 	bic.w	r2, r2, #14
 8002ab4:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002aba:	681a      	ldr	r2, [r3, #0]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ac0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002ac4:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	681a      	ldr	r2, [r3, #0]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f022 0201 	bic.w	r2, r2, #1
 8002ad4:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ada:	f003 021f 	and.w	r2, r3, #31
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae2:	2101      	movs	r1, #1
 8002ae4:	fa01 f202 	lsl.w	r2, r1, r2
 8002ae8:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002aee:	687a      	ldr	r2, [r7, #4]
 8002af0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002af2:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d00c      	beq.n	8002b16 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b00:	681a      	ldr	r2, [r3, #0]
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b06:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002b0a:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b10:	687a      	ldr	r2, [r7, #4]
 8002b12:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002b14:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2201      	movs	r2, #1
 8002b1a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2200      	movs	r2, #0
 8002b22:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8002b26:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b28:	4618      	mov	r0, r3
 8002b2a:	3714      	adds	r7, #20
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b32:	4770      	bx	lr

08002b34 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b084      	sub	sp, #16
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002b46:	b2db      	uxtb	r3, r3
 8002b48:	2b02      	cmp	r3, #2
 8002b4a:	d00d      	beq.n	8002b68 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2204      	movs	r2, #4
 8002b50:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2201      	movs	r2, #1
 8002b56:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8002b62:	2301      	movs	r3, #1
 8002b64:	73fb      	strb	r3, [r7, #15]
 8002b66:	e047      	b.n	8002bf8 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	681a      	ldr	r2, [r3, #0]
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f022 020e 	bic.w	r2, r2, #14
 8002b76:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f022 0201 	bic.w	r2, r2, #1
 8002b86:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b8c:	681a      	ldr	r2, [r3, #0]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b92:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002b96:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b9c:	f003 021f 	and.w	r2, r3, #31
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba4:	2101      	movs	r1, #1
 8002ba6:	fa01 f202 	lsl.w	r2, r1, r2
 8002baa:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bb0:	687a      	ldr	r2, [r7, #4]
 8002bb2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002bb4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d00c      	beq.n	8002bd8 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bc2:	681a      	ldr	r2, [r3, #0]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bc8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002bcc:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bd2:	687a      	ldr	r2, [r7, #4]
 8002bd4:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002bd6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2201      	movs	r2, #1
 8002bdc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2200      	movs	r2, #0
 8002be4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d003      	beq.n	8002bf8 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bf4:	6878      	ldr	r0, [r7, #4]
 8002bf6:	4798      	blx	r3
    }
  }
  return status;
 8002bf8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	3710      	adds	r7, #16
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}

08002c02 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002c02:	b580      	push	{r7, lr}
 8002c04:	b084      	sub	sp, #16
 8002c06:	af00      	add	r7, sp, #0
 8002c08:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c1e:	f003 031f 	and.w	r3, r3, #31
 8002c22:	2204      	movs	r2, #4
 8002c24:	409a      	lsls	r2, r3
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	4013      	ands	r3, r2
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d026      	beq.n	8002c7c <HAL_DMA_IRQHandler+0x7a>
 8002c2e:	68bb      	ldr	r3, [r7, #8]
 8002c30:	f003 0304 	and.w	r3, r3, #4
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d021      	beq.n	8002c7c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 0320 	and.w	r3, r3, #32
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d107      	bne.n	8002c56 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	681a      	ldr	r2, [r3, #0]
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f022 0204 	bic.w	r2, r2, #4
 8002c54:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c5a:	f003 021f 	and.w	r2, r3, #31
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c62:	2104      	movs	r1, #4
 8002c64:	fa01 f202 	lsl.w	r2, r1, r2
 8002c68:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d071      	beq.n	8002d56 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c76:	6878      	ldr	r0, [r7, #4]
 8002c78:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002c7a:	e06c      	b.n	8002d56 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c80:	f003 031f 	and.w	r3, r3, #31
 8002c84:	2202      	movs	r2, #2
 8002c86:	409a      	lsls	r2, r3
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	4013      	ands	r3, r2
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d02e      	beq.n	8002cee <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8002c90:	68bb      	ldr	r3, [r7, #8]
 8002c92:	f003 0302 	and.w	r3, r3, #2
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d029      	beq.n	8002cee <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f003 0320 	and.w	r3, r3, #32
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d10b      	bne.n	8002cc0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f022 020a 	bic.w	r2, r2, #10
 8002cb6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2201      	movs	r2, #1
 8002cbc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cc4:	f003 021f 	and.w	r2, r3, #31
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ccc:	2102      	movs	r1, #2
 8002cce:	fa01 f202 	lsl.w	r2, r1, r2
 8002cd2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d038      	beq.n	8002d56 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ce8:	6878      	ldr	r0, [r7, #4]
 8002cea:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002cec:	e033      	b.n	8002d56 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cf2:	f003 031f 	and.w	r3, r3, #31
 8002cf6:	2208      	movs	r2, #8
 8002cf8:	409a      	lsls	r2, r3
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	4013      	ands	r3, r2
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d02a      	beq.n	8002d58 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8002d02:	68bb      	ldr	r3, [r7, #8]
 8002d04:	f003 0308 	and.w	r3, r3, #8
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d025      	beq.n	8002d58 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f022 020e 	bic.w	r2, r2, #14
 8002d1a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d20:	f003 021f 	and.w	r2, r3, #31
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d28:	2101      	movs	r1, #1
 8002d2a:	fa01 f202 	lsl.w	r2, r1, r2
 8002d2e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2201      	movs	r2, #1
 8002d34:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2201      	movs	r2, #1
 8002d3a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2200      	movs	r2, #0
 8002d42:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d004      	beq.n	8002d58 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d52:	6878      	ldr	r0, [r7, #4]
 8002d54:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002d56:	bf00      	nop
 8002d58:	bf00      	nop
}
 8002d5a:	3710      	adds	r7, #16
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bd80      	pop	{r7, pc}

08002d60 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b085      	sub	sp, #20
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	60f8      	str	r0, [r7, #12]
 8002d68:	60b9      	str	r1, [r7, #8]
 8002d6a:	607a      	str	r2, [r7, #4]
 8002d6c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d72:	68fa      	ldr	r2, [r7, #12]
 8002d74:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002d76:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d004      	beq.n	8002d8a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d84:	68fa      	ldr	r2, [r7, #12]
 8002d86:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002d88:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d8e:	f003 021f 	and.w	r2, r3, #31
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d96:	2101      	movs	r1, #1
 8002d98:	fa01 f202 	lsl.w	r2, r1, r2
 8002d9c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	683a      	ldr	r2, [r7, #0]
 8002da4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	689b      	ldr	r3, [r3, #8]
 8002daa:	2b10      	cmp	r3, #16
 8002dac:	d108      	bne.n	8002dc0 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	687a      	ldr	r2, [r7, #4]
 8002db4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	68ba      	ldr	r2, [r7, #8]
 8002dbc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002dbe:	e007      	b.n	8002dd0 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	68ba      	ldr	r2, [r7, #8]
 8002dc6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	687a      	ldr	r2, [r7, #4]
 8002dce:	60da      	str	r2, [r3, #12]
}
 8002dd0:	bf00      	nop
 8002dd2:	3714      	adds	r7, #20
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dda:	4770      	bx	lr

08002ddc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b087      	sub	sp, #28
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	461a      	mov	r2, r3
 8002dea:	4b16      	ldr	r3, [pc, #88]	; (8002e44 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8002dec:	429a      	cmp	r2, r3
 8002dee:	d802      	bhi.n	8002df6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8002df0:	4b15      	ldr	r3, [pc, #84]	; (8002e48 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8002df2:	617b      	str	r3, [r7, #20]
 8002df4:	e001      	b.n	8002dfa <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8002df6:	4b15      	ldr	r3, [pc, #84]	; (8002e4c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8002df8:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8002dfa:	697b      	ldr	r3, [r7, #20]
 8002dfc:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	b2db      	uxtb	r3, r3
 8002e04:	3b08      	subs	r3, #8
 8002e06:	4a12      	ldr	r2, [pc, #72]	; (8002e50 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8002e08:	fba2 2303 	umull	r2, r3, r2, r3
 8002e0c:	091b      	lsrs	r3, r3, #4
 8002e0e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e14:	089b      	lsrs	r3, r3, #2
 8002e16:	009a      	lsls	r2, r3, #2
 8002e18:	693b      	ldr	r3, [r7, #16]
 8002e1a:	4413      	add	r3, r2
 8002e1c:	461a      	mov	r2, r3
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	4a0b      	ldr	r2, [pc, #44]	; (8002e54 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8002e26:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	f003 031f 	and.w	r3, r3, #31
 8002e2e:	2201      	movs	r2, #1
 8002e30:	409a      	lsls	r2, r3
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	651a      	str	r2, [r3, #80]	; 0x50
}
 8002e36:	bf00      	nop
 8002e38:	371c      	adds	r7, #28
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e40:	4770      	bx	lr
 8002e42:	bf00      	nop
 8002e44:	40020407 	.word	0x40020407
 8002e48:	40020800 	.word	0x40020800
 8002e4c:	40020820 	.word	0x40020820
 8002e50:	cccccccd 	.word	0xcccccccd
 8002e54:	40020880 	.word	0x40020880

08002e58 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b085      	sub	sp, #20
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	b2db      	uxtb	r3, r3
 8002e66:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002e68:	68fa      	ldr	r2, [r7, #12]
 8002e6a:	4b0b      	ldr	r3, [pc, #44]	; (8002e98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002e6c:	4413      	add	r3, r2
 8002e6e:	009b      	lsls	r3, r3, #2
 8002e70:	461a      	mov	r2, r3
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	4a08      	ldr	r2, [pc, #32]	; (8002e9c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002e7a:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	3b01      	subs	r3, #1
 8002e80:	f003 031f 	and.w	r3, r3, #31
 8002e84:	2201      	movs	r2, #1
 8002e86:	409a      	lsls	r2, r3
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8002e8c:	bf00      	nop
 8002e8e:	3714      	adds	r7, #20
 8002e90:	46bd      	mov	sp, r7
 8002e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e96:	4770      	bx	lr
 8002e98:	1000823f 	.word	0x1000823f
 8002e9c:	40020940 	.word	0x40020940

08002ea0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b087      	sub	sp, #28
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
 8002ea8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002eaa:	2300      	movs	r3, #0
 8002eac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002eae:	e15a      	b.n	8003166 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	681a      	ldr	r2, [r3, #0]
 8002eb4:	2101      	movs	r1, #1
 8002eb6:	697b      	ldr	r3, [r7, #20]
 8002eb8:	fa01 f303 	lsl.w	r3, r1, r3
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	f000 814c 	beq.w	8003160 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	2b01      	cmp	r3, #1
 8002ece:	d00b      	beq.n	8002ee8 <HAL_GPIO_Init+0x48>
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	2b02      	cmp	r3, #2
 8002ed6:	d007      	beq.n	8002ee8 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002edc:	2b11      	cmp	r3, #17
 8002ede:	d003      	beq.n	8002ee8 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	2b12      	cmp	r3, #18
 8002ee6:	d130      	bne.n	8002f4a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	689b      	ldr	r3, [r3, #8]
 8002eec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	005b      	lsls	r3, r3, #1
 8002ef2:	2203      	movs	r2, #3
 8002ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef8:	43db      	mvns	r3, r3
 8002efa:	693a      	ldr	r2, [r7, #16]
 8002efc:	4013      	ands	r3, r2
 8002efe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	68da      	ldr	r2, [r3, #12]
 8002f04:	697b      	ldr	r3, [r7, #20]
 8002f06:	005b      	lsls	r3, r3, #1
 8002f08:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0c:	693a      	ldr	r2, [r7, #16]
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	693a      	ldr	r2, [r7, #16]
 8002f16:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002f1e:	2201      	movs	r2, #1
 8002f20:	697b      	ldr	r3, [r7, #20]
 8002f22:	fa02 f303 	lsl.w	r3, r2, r3
 8002f26:	43db      	mvns	r3, r3
 8002f28:	693a      	ldr	r2, [r7, #16]
 8002f2a:	4013      	ands	r3, r2
 8002f2c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	091b      	lsrs	r3, r3, #4
 8002f34:	f003 0201 	and.w	r2, r3, #1
 8002f38:	697b      	ldr	r3, [r7, #20]
 8002f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f3e:	693a      	ldr	r2, [r7, #16]
 8002f40:	4313      	orrs	r3, r2
 8002f42:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	693a      	ldr	r2, [r7, #16]
 8002f48:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	68db      	ldr	r3, [r3, #12]
 8002f4e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	005b      	lsls	r3, r3, #1
 8002f54:	2203      	movs	r2, #3
 8002f56:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5a:	43db      	mvns	r3, r3
 8002f5c:	693a      	ldr	r2, [r7, #16]
 8002f5e:	4013      	ands	r3, r2
 8002f60:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	689a      	ldr	r2, [r3, #8]
 8002f66:	697b      	ldr	r3, [r7, #20]
 8002f68:	005b      	lsls	r3, r3, #1
 8002f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f6e:	693a      	ldr	r2, [r7, #16]
 8002f70:	4313      	orrs	r3, r2
 8002f72:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	693a      	ldr	r2, [r7, #16]
 8002f78:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	2b02      	cmp	r3, #2
 8002f80:	d003      	beq.n	8002f8a <HAL_GPIO_Init+0xea>
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	2b12      	cmp	r3, #18
 8002f88:	d123      	bne.n	8002fd2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	08da      	lsrs	r2, r3, #3
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	3208      	adds	r2, #8
 8002f92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f96:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002f98:	697b      	ldr	r3, [r7, #20]
 8002f9a:	f003 0307 	and.w	r3, r3, #7
 8002f9e:	009b      	lsls	r3, r3, #2
 8002fa0:	220f      	movs	r2, #15
 8002fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa6:	43db      	mvns	r3, r3
 8002fa8:	693a      	ldr	r2, [r7, #16]
 8002faa:	4013      	ands	r3, r2
 8002fac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	691a      	ldr	r2, [r3, #16]
 8002fb2:	697b      	ldr	r3, [r7, #20]
 8002fb4:	f003 0307 	and.w	r3, r3, #7
 8002fb8:	009b      	lsls	r3, r3, #2
 8002fba:	fa02 f303 	lsl.w	r3, r2, r3
 8002fbe:	693a      	ldr	r2, [r7, #16]
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	08da      	lsrs	r2, r3, #3
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	3208      	adds	r2, #8
 8002fcc:	6939      	ldr	r1, [r7, #16]
 8002fce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002fd8:	697b      	ldr	r3, [r7, #20]
 8002fda:	005b      	lsls	r3, r3, #1
 8002fdc:	2203      	movs	r2, #3
 8002fde:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe2:	43db      	mvns	r3, r3
 8002fe4:	693a      	ldr	r2, [r7, #16]
 8002fe6:	4013      	ands	r3, r2
 8002fe8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	f003 0203 	and.w	r2, r3, #3
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	005b      	lsls	r3, r3, #1
 8002ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffa:	693a      	ldr	r2, [r7, #16]
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	693a      	ldr	r2, [r7, #16]
 8003004:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800300e:	2b00      	cmp	r3, #0
 8003010:	f000 80a6 	beq.w	8003160 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003014:	4b5b      	ldr	r3, [pc, #364]	; (8003184 <HAL_GPIO_Init+0x2e4>)
 8003016:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003018:	4a5a      	ldr	r2, [pc, #360]	; (8003184 <HAL_GPIO_Init+0x2e4>)
 800301a:	f043 0301 	orr.w	r3, r3, #1
 800301e:	6613      	str	r3, [r2, #96]	; 0x60
 8003020:	4b58      	ldr	r3, [pc, #352]	; (8003184 <HAL_GPIO_Init+0x2e4>)
 8003022:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003024:	f003 0301 	and.w	r3, r3, #1
 8003028:	60bb      	str	r3, [r7, #8]
 800302a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800302c:	4a56      	ldr	r2, [pc, #344]	; (8003188 <HAL_GPIO_Init+0x2e8>)
 800302e:	697b      	ldr	r3, [r7, #20]
 8003030:	089b      	lsrs	r3, r3, #2
 8003032:	3302      	adds	r3, #2
 8003034:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003038:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800303a:	697b      	ldr	r3, [r7, #20]
 800303c:	f003 0303 	and.w	r3, r3, #3
 8003040:	009b      	lsls	r3, r3, #2
 8003042:	220f      	movs	r2, #15
 8003044:	fa02 f303 	lsl.w	r3, r2, r3
 8003048:	43db      	mvns	r3, r3
 800304a:	693a      	ldr	r2, [r7, #16]
 800304c:	4013      	ands	r3, r2
 800304e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003056:	d01f      	beq.n	8003098 <HAL_GPIO_Init+0x1f8>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	4a4c      	ldr	r2, [pc, #304]	; (800318c <HAL_GPIO_Init+0x2ec>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d019      	beq.n	8003094 <HAL_GPIO_Init+0x1f4>
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	4a4b      	ldr	r2, [pc, #300]	; (8003190 <HAL_GPIO_Init+0x2f0>)
 8003064:	4293      	cmp	r3, r2
 8003066:	d013      	beq.n	8003090 <HAL_GPIO_Init+0x1f0>
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	4a4a      	ldr	r2, [pc, #296]	; (8003194 <HAL_GPIO_Init+0x2f4>)
 800306c:	4293      	cmp	r3, r2
 800306e:	d00d      	beq.n	800308c <HAL_GPIO_Init+0x1ec>
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	4a49      	ldr	r2, [pc, #292]	; (8003198 <HAL_GPIO_Init+0x2f8>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d007      	beq.n	8003088 <HAL_GPIO_Init+0x1e8>
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	4a48      	ldr	r2, [pc, #288]	; (800319c <HAL_GPIO_Init+0x2fc>)
 800307c:	4293      	cmp	r3, r2
 800307e:	d101      	bne.n	8003084 <HAL_GPIO_Init+0x1e4>
 8003080:	2305      	movs	r3, #5
 8003082:	e00a      	b.n	800309a <HAL_GPIO_Init+0x1fa>
 8003084:	2306      	movs	r3, #6
 8003086:	e008      	b.n	800309a <HAL_GPIO_Init+0x1fa>
 8003088:	2304      	movs	r3, #4
 800308a:	e006      	b.n	800309a <HAL_GPIO_Init+0x1fa>
 800308c:	2303      	movs	r3, #3
 800308e:	e004      	b.n	800309a <HAL_GPIO_Init+0x1fa>
 8003090:	2302      	movs	r3, #2
 8003092:	e002      	b.n	800309a <HAL_GPIO_Init+0x1fa>
 8003094:	2301      	movs	r3, #1
 8003096:	e000      	b.n	800309a <HAL_GPIO_Init+0x1fa>
 8003098:	2300      	movs	r3, #0
 800309a:	697a      	ldr	r2, [r7, #20]
 800309c:	f002 0203 	and.w	r2, r2, #3
 80030a0:	0092      	lsls	r2, r2, #2
 80030a2:	4093      	lsls	r3, r2
 80030a4:	693a      	ldr	r2, [r7, #16]
 80030a6:	4313      	orrs	r3, r2
 80030a8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80030aa:	4937      	ldr	r1, [pc, #220]	; (8003188 <HAL_GPIO_Init+0x2e8>)
 80030ac:	697b      	ldr	r3, [r7, #20]
 80030ae:	089b      	lsrs	r3, r3, #2
 80030b0:	3302      	adds	r3, #2
 80030b2:	693a      	ldr	r2, [r7, #16]
 80030b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80030b8:	4b39      	ldr	r3, [pc, #228]	; (80031a0 <HAL_GPIO_Init+0x300>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	43db      	mvns	r3, r3
 80030c2:	693a      	ldr	r2, [r7, #16]
 80030c4:	4013      	ands	r3, r2
 80030c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d003      	beq.n	80030dc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80030d4:	693a      	ldr	r2, [r7, #16]
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	4313      	orrs	r3, r2
 80030da:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80030dc:	4a30      	ldr	r2, [pc, #192]	; (80031a0 <HAL_GPIO_Init+0x300>)
 80030de:	693b      	ldr	r3, [r7, #16]
 80030e0:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80030e2:	4b2f      	ldr	r3, [pc, #188]	; (80031a0 <HAL_GPIO_Init+0x300>)
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	43db      	mvns	r3, r3
 80030ec:	693a      	ldr	r2, [r7, #16]
 80030ee:	4013      	ands	r3, r2
 80030f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d003      	beq.n	8003106 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80030fe:	693a      	ldr	r2, [r7, #16]
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	4313      	orrs	r3, r2
 8003104:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003106:	4a26      	ldr	r2, [pc, #152]	; (80031a0 <HAL_GPIO_Init+0x300>)
 8003108:	693b      	ldr	r3, [r7, #16]
 800310a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800310c:	4b24      	ldr	r3, [pc, #144]	; (80031a0 <HAL_GPIO_Init+0x300>)
 800310e:	689b      	ldr	r3, [r3, #8]
 8003110:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	43db      	mvns	r3, r3
 8003116:	693a      	ldr	r2, [r7, #16]
 8003118:	4013      	ands	r3, r2
 800311a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003124:	2b00      	cmp	r3, #0
 8003126:	d003      	beq.n	8003130 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003128:	693a      	ldr	r2, [r7, #16]
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	4313      	orrs	r3, r2
 800312e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003130:	4a1b      	ldr	r2, [pc, #108]	; (80031a0 <HAL_GPIO_Init+0x300>)
 8003132:	693b      	ldr	r3, [r7, #16]
 8003134:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003136:	4b1a      	ldr	r3, [pc, #104]	; (80031a0 <HAL_GPIO_Init+0x300>)
 8003138:	68db      	ldr	r3, [r3, #12]
 800313a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	43db      	mvns	r3, r3
 8003140:	693a      	ldr	r2, [r7, #16]
 8003142:	4013      	ands	r3, r2
 8003144:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800314e:	2b00      	cmp	r3, #0
 8003150:	d003      	beq.n	800315a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003152:	693a      	ldr	r2, [r7, #16]
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	4313      	orrs	r3, r2
 8003158:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800315a:	4a11      	ldr	r2, [pc, #68]	; (80031a0 <HAL_GPIO_Init+0x300>)
 800315c:	693b      	ldr	r3, [r7, #16]
 800315e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003160:	697b      	ldr	r3, [r7, #20]
 8003162:	3301      	adds	r3, #1
 8003164:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	697b      	ldr	r3, [r7, #20]
 800316c:	fa22 f303 	lsr.w	r3, r2, r3
 8003170:	2b00      	cmp	r3, #0
 8003172:	f47f ae9d 	bne.w	8002eb0 <HAL_GPIO_Init+0x10>
  }
}
 8003176:	bf00      	nop
 8003178:	bf00      	nop
 800317a:	371c      	adds	r7, #28
 800317c:	46bd      	mov	sp, r7
 800317e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003182:	4770      	bx	lr
 8003184:	40021000 	.word	0x40021000
 8003188:	40010000 	.word	0x40010000
 800318c:	48000400 	.word	0x48000400
 8003190:	48000800 	.word	0x48000800
 8003194:	48000c00 	.word	0x48000c00
 8003198:	48001000 	.word	0x48001000
 800319c:	48001400 	.word	0x48001400
 80031a0:	40010400 	.word	0x40010400

080031a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80031a4:	b480      	push	{r7}
 80031a6:	b083      	sub	sp, #12
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
 80031ac:	460b      	mov	r3, r1
 80031ae:	807b      	strh	r3, [r7, #2]
 80031b0:	4613      	mov	r3, r2
 80031b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80031b4:	787b      	ldrb	r3, [r7, #1]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d003      	beq.n	80031c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80031ba:	887a      	ldrh	r2, [r7, #2]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80031c0:	e002      	b.n	80031c8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80031c2:	887a      	ldrh	r2, [r7, #2]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80031c8:	bf00      	nop
 80031ca:	370c      	adds	r7, #12
 80031cc:	46bd      	mov	sp, r7
 80031ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d2:	4770      	bx	lr

080031d4 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80031d4:	b480      	push	{r7}
 80031d6:	b085      	sub	sp, #20
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
 80031dc:	460b      	mov	r3, r1
 80031de:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	695b      	ldr	r3, [r3, #20]
 80031e4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80031e6:	887a      	ldrh	r2, [r7, #2]
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	4013      	ands	r3, r2
 80031ec:	041a      	lsls	r2, r3, #16
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	43d9      	mvns	r1, r3
 80031f2:	887b      	ldrh	r3, [r7, #2]
 80031f4:	400b      	ands	r3, r1
 80031f6:	431a      	orrs	r2, r3
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	619a      	str	r2, [r3, #24]
}
 80031fc:	bf00      	nop
 80031fe:	3714      	adds	r7, #20
 8003200:	46bd      	mov	sp, r7
 8003202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003206:	4770      	bx	lr

08003208 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b082      	sub	sp, #8
 800320c:	af00      	add	r7, sp, #0
 800320e:	4603      	mov	r3, r0
 8003210:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003212:	4b08      	ldr	r3, [pc, #32]	; (8003234 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003214:	695a      	ldr	r2, [r3, #20]
 8003216:	88fb      	ldrh	r3, [r7, #6]
 8003218:	4013      	ands	r3, r2
 800321a:	2b00      	cmp	r3, #0
 800321c:	d006      	beq.n	800322c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800321e:	4a05      	ldr	r2, [pc, #20]	; (8003234 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003220:	88fb      	ldrh	r3, [r7, #6]
 8003222:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003224:	88fb      	ldrh	r3, [r7, #6]
 8003226:	4618      	mov	r0, r3
 8003228:	f7fe f8ac 	bl	8001384 <HAL_GPIO_EXTI_Callback>
  }
}
 800322c:	bf00      	nop
 800322e:	3708      	adds	r7, #8
 8003230:	46bd      	mov	sp, r7
 8003232:	bd80      	pop	{r7, pc}
 8003234:	40010400 	.word	0x40010400

08003238 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b082      	sub	sp, #8
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d101      	bne.n	800324a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	e081      	b.n	800334e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003250:	b2db      	uxtb	r3, r3
 8003252:	2b00      	cmp	r3, #0
 8003254:	d106      	bne.n	8003264 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	2200      	movs	r2, #0
 800325a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800325e:	6878      	ldr	r0, [r7, #4]
 8003260:	f7fe fd00 	bl	8001c64 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2224      	movs	r2, #36	; 0x24
 8003268:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	681a      	ldr	r2, [r3, #0]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f022 0201 	bic.w	r2, r2, #1
 800327a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	685a      	ldr	r2, [r3, #4]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003288:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	689a      	ldr	r2, [r3, #8]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003298:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	68db      	ldr	r3, [r3, #12]
 800329e:	2b01      	cmp	r3, #1
 80032a0:	d107      	bne.n	80032b2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	689a      	ldr	r2, [r3, #8]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80032ae:	609a      	str	r2, [r3, #8]
 80032b0:	e006      	b.n	80032c0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	689a      	ldr	r2, [r3, #8]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80032be:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	68db      	ldr	r3, [r3, #12]
 80032c4:	2b02      	cmp	r3, #2
 80032c6:	d104      	bne.n	80032d2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80032d0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	687a      	ldr	r2, [r7, #4]
 80032da:	6812      	ldr	r2, [r2, #0]
 80032dc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80032e0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80032e4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	68da      	ldr	r2, [r3, #12]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80032f4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	691a      	ldr	r2, [r3, #16]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	695b      	ldr	r3, [r3, #20]
 80032fe:	ea42 0103 	orr.w	r1, r2, r3
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	699b      	ldr	r3, [r3, #24]
 8003306:	021a      	lsls	r2, r3, #8
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	430a      	orrs	r2, r1
 800330e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	69d9      	ldr	r1, [r3, #28]
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6a1a      	ldr	r2, [r3, #32]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	430a      	orrs	r2, r1
 800331e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	681a      	ldr	r2, [r3, #0]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f042 0201 	orr.w	r2, r2, #1
 800332e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2200      	movs	r2, #0
 8003334:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2220      	movs	r2, #32
 800333a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2200      	movs	r2, #0
 8003342:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2200      	movs	r2, #0
 8003348:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800334c:	2300      	movs	r3, #0
}
 800334e:	4618      	mov	r0, r3
 8003350:	3708      	adds	r7, #8
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}
	...

08003358 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b088      	sub	sp, #32
 800335c:	af02      	add	r7, sp, #8
 800335e:	60f8      	str	r0, [r7, #12]
 8003360:	607a      	str	r2, [r7, #4]
 8003362:	461a      	mov	r2, r3
 8003364:	460b      	mov	r3, r1
 8003366:	817b      	strh	r3, [r7, #10]
 8003368:	4613      	mov	r3, r2
 800336a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003372:	b2db      	uxtb	r3, r3
 8003374:	2b20      	cmp	r3, #32
 8003376:	f040 80da 	bne.w	800352e <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003380:	2b01      	cmp	r3, #1
 8003382:	d101      	bne.n	8003388 <HAL_I2C_Master_Transmit+0x30>
 8003384:	2302      	movs	r3, #2
 8003386:	e0d3      	b.n	8003530 <HAL_I2C_Master_Transmit+0x1d8>
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	2201      	movs	r2, #1
 800338c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003390:	f7ff f8c4 	bl	800251c <HAL_GetTick>
 8003394:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	9300      	str	r3, [sp, #0]
 800339a:	2319      	movs	r3, #25
 800339c:	2201      	movs	r2, #1
 800339e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80033a2:	68f8      	ldr	r0, [r7, #12]
 80033a4:	f000 f8f0 	bl	8003588 <I2C_WaitOnFlagUntilTimeout>
 80033a8:	4603      	mov	r3, r0
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d001      	beq.n	80033b2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	e0be      	b.n	8003530 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	2221      	movs	r2, #33	; 0x21
 80033b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	2210      	movs	r2, #16
 80033be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	2200      	movs	r2, #0
 80033c6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	687a      	ldr	r2, [r7, #4]
 80033cc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	893a      	ldrh	r2, [r7, #8]
 80033d2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	2200      	movs	r2, #0
 80033d8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033de:	b29b      	uxth	r3, r3
 80033e0:	2bff      	cmp	r3, #255	; 0xff
 80033e2:	d90e      	bls.n	8003402 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	22ff      	movs	r2, #255	; 0xff
 80033e8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033ee:	b2da      	uxtb	r2, r3
 80033f0:	8979      	ldrh	r1, [r7, #10]
 80033f2:	4b51      	ldr	r3, [pc, #324]	; (8003538 <HAL_I2C_Master_Transmit+0x1e0>)
 80033f4:	9300      	str	r3, [sp, #0]
 80033f6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80033fa:	68f8      	ldr	r0, [r7, #12]
 80033fc:	f000 f9e6 	bl	80037cc <I2C_TransferConfig>
 8003400:	e06c      	b.n	80034dc <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003406:	b29a      	uxth	r2, r3
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003410:	b2da      	uxtb	r2, r3
 8003412:	8979      	ldrh	r1, [r7, #10]
 8003414:	4b48      	ldr	r3, [pc, #288]	; (8003538 <HAL_I2C_Master_Transmit+0x1e0>)
 8003416:	9300      	str	r3, [sp, #0]
 8003418:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800341c:	68f8      	ldr	r0, [r7, #12]
 800341e:	f000 f9d5 	bl	80037cc <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8003422:	e05b      	b.n	80034dc <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003424:	697a      	ldr	r2, [r7, #20]
 8003426:	6a39      	ldr	r1, [r7, #32]
 8003428:	68f8      	ldr	r0, [r7, #12]
 800342a:	f000 f8ed 	bl	8003608 <I2C_WaitOnTXISFlagUntilTimeout>
 800342e:	4603      	mov	r3, r0
 8003430:	2b00      	cmp	r3, #0
 8003432:	d001      	beq.n	8003438 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8003434:	2301      	movs	r3, #1
 8003436:	e07b      	b.n	8003530 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800343c:	781a      	ldrb	r2, [r3, #0]
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003448:	1c5a      	adds	r2, r3, #1
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003452:	b29b      	uxth	r3, r3
 8003454:	3b01      	subs	r3, #1
 8003456:	b29a      	uxth	r2, r3
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003460:	3b01      	subs	r3, #1
 8003462:	b29a      	uxth	r2, r3
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800346c:	b29b      	uxth	r3, r3
 800346e:	2b00      	cmp	r3, #0
 8003470:	d034      	beq.n	80034dc <HAL_I2C_Master_Transmit+0x184>
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003476:	2b00      	cmp	r3, #0
 8003478:	d130      	bne.n	80034dc <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800347a:	697b      	ldr	r3, [r7, #20]
 800347c:	9300      	str	r3, [sp, #0]
 800347e:	6a3b      	ldr	r3, [r7, #32]
 8003480:	2200      	movs	r2, #0
 8003482:	2180      	movs	r1, #128	; 0x80
 8003484:	68f8      	ldr	r0, [r7, #12]
 8003486:	f000 f87f 	bl	8003588 <I2C_WaitOnFlagUntilTimeout>
 800348a:	4603      	mov	r3, r0
 800348c:	2b00      	cmp	r3, #0
 800348e:	d001      	beq.n	8003494 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8003490:	2301      	movs	r3, #1
 8003492:	e04d      	b.n	8003530 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003498:	b29b      	uxth	r3, r3
 800349a:	2bff      	cmp	r3, #255	; 0xff
 800349c:	d90e      	bls.n	80034bc <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	22ff      	movs	r2, #255	; 0xff
 80034a2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034a8:	b2da      	uxtb	r2, r3
 80034aa:	8979      	ldrh	r1, [r7, #10]
 80034ac:	2300      	movs	r3, #0
 80034ae:	9300      	str	r3, [sp, #0]
 80034b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80034b4:	68f8      	ldr	r0, [r7, #12]
 80034b6:	f000 f989 	bl	80037cc <I2C_TransferConfig>
 80034ba:	e00f      	b.n	80034dc <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034c0:	b29a      	uxth	r2, r3
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034ca:	b2da      	uxtb	r2, r3
 80034cc:	8979      	ldrh	r1, [r7, #10]
 80034ce:	2300      	movs	r3, #0
 80034d0:	9300      	str	r3, [sp, #0]
 80034d2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80034d6:	68f8      	ldr	r0, [r7, #12]
 80034d8:	f000 f978 	bl	80037cc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034e0:	b29b      	uxth	r3, r3
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d19e      	bne.n	8003424 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034e6:	697a      	ldr	r2, [r7, #20]
 80034e8:	6a39      	ldr	r1, [r7, #32]
 80034ea:	68f8      	ldr	r0, [r7, #12]
 80034ec:	f000 f8cc 	bl	8003688 <I2C_WaitOnSTOPFlagUntilTimeout>
 80034f0:	4603      	mov	r3, r0
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d001      	beq.n	80034fa <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80034f6:	2301      	movs	r3, #1
 80034f8:	e01a      	b.n	8003530 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	2220      	movs	r2, #32
 8003500:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	6859      	ldr	r1, [r3, #4]
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681a      	ldr	r2, [r3, #0]
 800350c:	4b0b      	ldr	r3, [pc, #44]	; (800353c <HAL_I2C_Master_Transmit+0x1e4>)
 800350e:	400b      	ands	r3, r1
 8003510:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	2220      	movs	r2, #32
 8003516:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	2200      	movs	r2, #0
 800351e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	2200      	movs	r2, #0
 8003526:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800352a:	2300      	movs	r3, #0
 800352c:	e000      	b.n	8003530 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800352e:	2302      	movs	r3, #2
  }
}
 8003530:	4618      	mov	r0, r3
 8003532:	3718      	adds	r7, #24
 8003534:	46bd      	mov	sp, r7
 8003536:	bd80      	pop	{r7, pc}
 8003538:	80002000 	.word	0x80002000
 800353c:	fe00e800 	.word	0xfe00e800

08003540 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003540:	b480      	push	{r7}
 8003542:	b083      	sub	sp, #12
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	699b      	ldr	r3, [r3, #24]
 800354e:	f003 0302 	and.w	r3, r3, #2
 8003552:	2b02      	cmp	r3, #2
 8003554:	d103      	bne.n	800355e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	2200      	movs	r2, #0
 800355c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	699b      	ldr	r3, [r3, #24]
 8003564:	f003 0301 	and.w	r3, r3, #1
 8003568:	2b01      	cmp	r3, #1
 800356a:	d007      	beq.n	800357c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	699a      	ldr	r2, [r3, #24]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f042 0201 	orr.w	r2, r2, #1
 800357a:	619a      	str	r2, [r3, #24]
  }
}
 800357c:	bf00      	nop
 800357e:	370c      	adds	r7, #12
 8003580:	46bd      	mov	sp, r7
 8003582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003586:	4770      	bx	lr

08003588 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b084      	sub	sp, #16
 800358c:	af00      	add	r7, sp, #0
 800358e:	60f8      	str	r0, [r7, #12]
 8003590:	60b9      	str	r1, [r7, #8]
 8003592:	603b      	str	r3, [r7, #0]
 8003594:	4613      	mov	r3, r2
 8003596:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003598:	e022      	b.n	80035e0 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035a0:	d01e      	beq.n	80035e0 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035a2:	f7fe ffbb 	bl	800251c <HAL_GetTick>
 80035a6:	4602      	mov	r2, r0
 80035a8:	69bb      	ldr	r3, [r7, #24]
 80035aa:	1ad3      	subs	r3, r2, r3
 80035ac:	683a      	ldr	r2, [r7, #0]
 80035ae:	429a      	cmp	r2, r3
 80035b0:	d302      	bcc.n	80035b8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d113      	bne.n	80035e0 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035bc:	f043 0220 	orr.w	r2, r3, #32
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	2220      	movs	r2, #32
 80035c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	2200      	movs	r2, #0
 80035d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	2200      	movs	r2, #0
 80035d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	e00f      	b.n	8003600 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	699a      	ldr	r2, [r3, #24]
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	4013      	ands	r3, r2
 80035ea:	68ba      	ldr	r2, [r7, #8]
 80035ec:	429a      	cmp	r2, r3
 80035ee:	bf0c      	ite	eq
 80035f0:	2301      	moveq	r3, #1
 80035f2:	2300      	movne	r3, #0
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	461a      	mov	r2, r3
 80035f8:	79fb      	ldrb	r3, [r7, #7]
 80035fa:	429a      	cmp	r2, r3
 80035fc:	d0cd      	beq.n	800359a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80035fe:	2300      	movs	r3, #0
}
 8003600:	4618      	mov	r0, r3
 8003602:	3710      	adds	r7, #16
 8003604:	46bd      	mov	sp, r7
 8003606:	bd80      	pop	{r7, pc}

08003608 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b084      	sub	sp, #16
 800360c:	af00      	add	r7, sp, #0
 800360e:	60f8      	str	r0, [r7, #12]
 8003610:	60b9      	str	r1, [r7, #8]
 8003612:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003614:	e02c      	b.n	8003670 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003616:	687a      	ldr	r2, [r7, #4]
 8003618:	68b9      	ldr	r1, [r7, #8]
 800361a:	68f8      	ldr	r0, [r7, #12]
 800361c:	f000 f870 	bl	8003700 <I2C_IsAcknowledgeFailed>
 8003620:	4603      	mov	r3, r0
 8003622:	2b00      	cmp	r3, #0
 8003624:	d001      	beq.n	800362a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003626:	2301      	movs	r3, #1
 8003628:	e02a      	b.n	8003680 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800362a:	68bb      	ldr	r3, [r7, #8]
 800362c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003630:	d01e      	beq.n	8003670 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003632:	f7fe ff73 	bl	800251c <HAL_GetTick>
 8003636:	4602      	mov	r2, r0
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	1ad3      	subs	r3, r2, r3
 800363c:	68ba      	ldr	r2, [r7, #8]
 800363e:	429a      	cmp	r2, r3
 8003640:	d302      	bcc.n	8003648 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003642:	68bb      	ldr	r3, [r7, #8]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d113      	bne.n	8003670 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800364c:	f043 0220 	orr.w	r2, r3, #32
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	2220      	movs	r2, #32
 8003658:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	2200      	movs	r2, #0
 8003660:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	2200      	movs	r2, #0
 8003668:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800366c:	2301      	movs	r3, #1
 800366e:	e007      	b.n	8003680 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	699b      	ldr	r3, [r3, #24]
 8003676:	f003 0302 	and.w	r3, r3, #2
 800367a:	2b02      	cmp	r3, #2
 800367c:	d1cb      	bne.n	8003616 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800367e:	2300      	movs	r3, #0
}
 8003680:	4618      	mov	r0, r3
 8003682:	3710      	adds	r7, #16
 8003684:	46bd      	mov	sp, r7
 8003686:	bd80      	pop	{r7, pc}

08003688 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b084      	sub	sp, #16
 800368c:	af00      	add	r7, sp, #0
 800368e:	60f8      	str	r0, [r7, #12]
 8003690:	60b9      	str	r1, [r7, #8]
 8003692:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003694:	e028      	b.n	80036e8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003696:	687a      	ldr	r2, [r7, #4]
 8003698:	68b9      	ldr	r1, [r7, #8]
 800369a:	68f8      	ldr	r0, [r7, #12]
 800369c:	f000 f830 	bl	8003700 <I2C_IsAcknowledgeFailed>
 80036a0:	4603      	mov	r3, r0
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d001      	beq.n	80036aa <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80036a6:	2301      	movs	r3, #1
 80036a8:	e026      	b.n	80036f8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036aa:	f7fe ff37 	bl	800251c <HAL_GetTick>
 80036ae:	4602      	mov	r2, r0
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	1ad3      	subs	r3, r2, r3
 80036b4:	68ba      	ldr	r2, [r7, #8]
 80036b6:	429a      	cmp	r2, r3
 80036b8:	d302      	bcc.n	80036c0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80036ba:	68bb      	ldr	r3, [r7, #8]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d113      	bne.n	80036e8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036c4:	f043 0220 	orr.w	r2, r3, #32
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2220      	movs	r2, #32
 80036d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	2200      	movs	r2, #0
 80036d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	2200      	movs	r2, #0
 80036e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80036e4:	2301      	movs	r3, #1
 80036e6:	e007      	b.n	80036f8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	699b      	ldr	r3, [r3, #24]
 80036ee:	f003 0320 	and.w	r3, r3, #32
 80036f2:	2b20      	cmp	r3, #32
 80036f4:	d1cf      	bne.n	8003696 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80036f6:	2300      	movs	r3, #0
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	3710      	adds	r7, #16
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}

08003700 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b084      	sub	sp, #16
 8003704:	af00      	add	r7, sp, #0
 8003706:	60f8      	str	r0, [r7, #12]
 8003708:	60b9      	str	r1, [r7, #8]
 800370a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	699b      	ldr	r3, [r3, #24]
 8003712:	f003 0310 	and.w	r3, r3, #16
 8003716:	2b10      	cmp	r3, #16
 8003718:	d151      	bne.n	80037be <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800371a:	e022      	b.n	8003762 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003722:	d01e      	beq.n	8003762 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003724:	f7fe fefa 	bl	800251c <HAL_GetTick>
 8003728:	4602      	mov	r2, r0
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	1ad3      	subs	r3, r2, r3
 800372e:	68ba      	ldr	r2, [r7, #8]
 8003730:	429a      	cmp	r2, r3
 8003732:	d302      	bcc.n	800373a <I2C_IsAcknowledgeFailed+0x3a>
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d113      	bne.n	8003762 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800373e:	f043 0220 	orr.w	r2, r3, #32
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	2220      	movs	r2, #32
 800374a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	2200      	movs	r2, #0
 8003752:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	2200      	movs	r2, #0
 800375a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800375e:	2301      	movs	r3, #1
 8003760:	e02e      	b.n	80037c0 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	699b      	ldr	r3, [r3, #24]
 8003768:	f003 0320 	and.w	r3, r3, #32
 800376c:	2b20      	cmp	r3, #32
 800376e:	d1d5      	bne.n	800371c <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	2210      	movs	r2, #16
 8003776:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	2220      	movs	r2, #32
 800377e:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003780:	68f8      	ldr	r0, [r7, #12]
 8003782:	f7ff fedd 	bl	8003540 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	6859      	ldr	r1, [r3, #4]
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	4b0d      	ldr	r3, [pc, #52]	; (80037c8 <I2C_IsAcknowledgeFailed+0xc8>)
 8003792:	400b      	ands	r3, r1
 8003794:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800379a:	f043 0204 	orr.w	r2, r3, #4
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	2220      	movs	r2, #32
 80037a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	2200      	movs	r2, #0
 80037ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	2200      	movs	r2, #0
 80037b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80037ba:	2301      	movs	r3, #1
 80037bc:	e000      	b.n	80037c0 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 80037be:	2300      	movs	r3, #0
}
 80037c0:	4618      	mov	r0, r3
 80037c2:	3710      	adds	r7, #16
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}
 80037c8:	fe00e800 	.word	0xfe00e800

080037cc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80037cc:	b480      	push	{r7}
 80037ce:	b085      	sub	sp, #20
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	60f8      	str	r0, [r7, #12]
 80037d4:	607b      	str	r3, [r7, #4]
 80037d6:	460b      	mov	r3, r1
 80037d8:	817b      	strh	r3, [r7, #10]
 80037da:	4613      	mov	r3, r2
 80037dc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	685a      	ldr	r2, [r3, #4]
 80037e4:	69bb      	ldr	r3, [r7, #24]
 80037e6:	0d5b      	lsrs	r3, r3, #21
 80037e8:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80037ec:	4b0d      	ldr	r3, [pc, #52]	; (8003824 <I2C_TransferConfig+0x58>)
 80037ee:	430b      	orrs	r3, r1
 80037f0:	43db      	mvns	r3, r3
 80037f2:	ea02 0103 	and.w	r1, r2, r3
 80037f6:	897b      	ldrh	r3, [r7, #10]
 80037f8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80037fc:	7a7b      	ldrb	r3, [r7, #9]
 80037fe:	041b      	lsls	r3, r3, #16
 8003800:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003804:	431a      	orrs	r2, r3
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	431a      	orrs	r2, r3
 800380a:	69bb      	ldr	r3, [r7, #24]
 800380c:	431a      	orrs	r2, r3
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	430a      	orrs	r2, r1
 8003814:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8003816:	bf00      	nop
 8003818:	3714      	adds	r7, #20
 800381a:	46bd      	mov	sp, r7
 800381c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003820:	4770      	bx	lr
 8003822:	bf00      	nop
 8003824:	03ff63ff 	.word	0x03ff63ff

08003828 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003828:	b480      	push	{r7}
 800382a:	b083      	sub	sp, #12
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
 8003830:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003838:	b2db      	uxtb	r3, r3
 800383a:	2b20      	cmp	r3, #32
 800383c:	d138      	bne.n	80038b0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003844:	2b01      	cmp	r3, #1
 8003846:	d101      	bne.n	800384c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003848:	2302      	movs	r3, #2
 800384a:	e032      	b.n	80038b2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2201      	movs	r2, #1
 8003850:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2224      	movs	r2, #36	; 0x24
 8003858:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	681a      	ldr	r2, [r3, #0]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f022 0201 	bic.w	r2, r2, #1
 800386a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800387a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	6819      	ldr	r1, [r3, #0]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	683a      	ldr	r2, [r7, #0]
 8003888:	430a      	orrs	r2, r1
 800388a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	681a      	ldr	r2, [r3, #0]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f042 0201 	orr.w	r2, r2, #1
 800389a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2220      	movs	r2, #32
 80038a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2200      	movs	r2, #0
 80038a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80038ac:	2300      	movs	r3, #0
 80038ae:	e000      	b.n	80038b2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80038b0:	2302      	movs	r3, #2
  }
}
 80038b2:	4618      	mov	r0, r3
 80038b4:	370c      	adds	r7, #12
 80038b6:	46bd      	mov	sp, r7
 80038b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038bc:	4770      	bx	lr

080038be <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80038be:	b480      	push	{r7}
 80038c0:	b085      	sub	sp, #20
 80038c2:	af00      	add	r7, sp, #0
 80038c4:	6078      	str	r0, [r7, #4]
 80038c6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80038ce:	b2db      	uxtb	r3, r3
 80038d0:	2b20      	cmp	r3, #32
 80038d2:	d139      	bne.n	8003948 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80038da:	2b01      	cmp	r3, #1
 80038dc:	d101      	bne.n	80038e2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80038de:	2302      	movs	r3, #2
 80038e0:	e033      	b.n	800394a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2201      	movs	r2, #1
 80038e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2224      	movs	r2, #36	; 0x24
 80038ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	681a      	ldr	r2, [r3, #0]
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f022 0201 	bic.w	r2, r2, #1
 8003900:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003910:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	021b      	lsls	r3, r3, #8
 8003916:	68fa      	ldr	r2, [r7, #12]
 8003918:	4313      	orrs	r3, r2
 800391a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	68fa      	ldr	r2, [r7, #12]
 8003922:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f042 0201 	orr.w	r2, r2, #1
 8003932:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2220      	movs	r2, #32
 8003938:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2200      	movs	r2, #0
 8003940:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003944:	2300      	movs	r3, #0
 8003946:	e000      	b.n	800394a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003948:	2302      	movs	r3, #2
  }
}
 800394a:	4618      	mov	r0, r3
 800394c:	3714      	adds	r7, #20
 800394e:	46bd      	mov	sp, r7
 8003950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003954:	4770      	bx	lr
	...

08003958 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b082      	sub	sp, #8
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
 8003960:	460b      	mov	r3, r1
 8003962:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d109      	bne.n	800397e <HAL_PWR_EnterSLEEPMode+0x26>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 800396a:	4b12      	ldr	r3, [pc, #72]	; (80039b4 <HAL_PWR_EnterSLEEPMode+0x5c>)
 800396c:	695b      	ldr	r3, [r3, #20]
 800396e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003972:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003976:	d10b      	bne.n	8003990 <HAL_PWR_EnterSLEEPMode+0x38>
    {
      (void)HAL_PWREx_DisableLowPowerRunMode();
 8003978:	f000 f8f4 	bl	8003b64 <HAL_PWREx_DisableLowPowerRunMode>
 800397c:	e008      	b.n	8003990 <HAL_PWR_EnterSLEEPMode+0x38>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF) == 0U)
 800397e:	4b0d      	ldr	r3, [pc, #52]	; (80039b4 <HAL_PWR_EnterSLEEPMode+0x5c>)
 8003980:	695b      	ldr	r3, [r3, #20]
 8003982:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003986:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800398a:	d001      	beq.n	8003990 <HAL_PWR_EnterSLEEPMode+0x38>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 800398c:	f000 f8da 	bl	8003b44 <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8003990:	4b09      	ldr	r3, [pc, #36]	; (80039b8 <HAL_PWR_EnterSLEEPMode+0x60>)
 8003992:	691b      	ldr	r3, [r3, #16]
 8003994:	4a08      	ldr	r2, [pc, #32]	; (80039b8 <HAL_PWR_EnterSLEEPMode+0x60>)
 8003996:	f023 0304 	bic.w	r3, r3, #4
 800399a:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 800399c:	78fb      	ldrb	r3, [r7, #3]
 800399e:	2b01      	cmp	r3, #1
 80039a0:	d101      	bne.n	80039a6 <HAL_PWR_EnterSLEEPMode+0x4e>
  {
    /* Request Wait For Interrupt */
    __WFI();
 80039a2:	bf30      	wfi
    __SEV();
    __WFE();
    __WFE();
  }

}
 80039a4:	e002      	b.n	80039ac <HAL_PWR_EnterSLEEPMode+0x54>
    __SEV();
 80039a6:	bf40      	sev
    __WFE();
 80039a8:	bf20      	wfe
    __WFE();
 80039aa:	bf20      	wfe
}
 80039ac:	bf00      	nop
 80039ae:	3708      	adds	r7, #8
 80039b0:	46bd      	mov	sp, r7
 80039b2:	bd80      	pop	{r7, pc}
 80039b4:	40007000 	.word	0x40007000
 80039b8:	e000ed00 	.word	0xe000ed00

080039bc <HAL_PWR_EnableSleepOnExit>:
  *       Setting this bit is useful when the processor is expected to run only on
  *       interruptions handling.
  * @retval None
  */
void HAL_PWR_EnableSleepOnExit(void)
{
 80039bc:	b480      	push	{r7}
 80039be:	af00      	add	r7, sp, #0
  /* Set SLEEPONEXIT bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 80039c0:	4b05      	ldr	r3, [pc, #20]	; (80039d8 <HAL_PWR_EnableSleepOnExit+0x1c>)
 80039c2:	691b      	ldr	r3, [r3, #16]
 80039c4:	4a04      	ldr	r2, [pc, #16]	; (80039d8 <HAL_PWR_EnableSleepOnExit+0x1c>)
 80039c6:	f043 0302 	orr.w	r3, r3, #2
 80039ca:	6113      	str	r3, [r2, #16]
}
 80039cc:	bf00      	nop
 80039ce:	46bd      	mov	sp, r7
 80039d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d4:	4770      	bx	lr
 80039d6:	bf00      	nop
 80039d8:	e000ed00 	.word	0xe000ed00

080039dc <HAL_PWR_DisableSleepOnExit>:
  * @note Clear SLEEPONEXIT bit of SCR register. When this bit is set, the processor
  *       re-enters SLEEP mode when an interruption handling is over.
  * @retval None
  */
void HAL_PWR_DisableSleepOnExit(void)
{
 80039dc:	b480      	push	{r7}
 80039de:	af00      	add	r7, sp, #0
  /* Clear SLEEPONEXIT bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 80039e0:	4b05      	ldr	r3, [pc, #20]	; (80039f8 <HAL_PWR_DisableSleepOnExit+0x1c>)
 80039e2:	691b      	ldr	r3, [r3, #16]
 80039e4:	4a04      	ldr	r2, [pc, #16]	; (80039f8 <HAL_PWR_DisableSleepOnExit+0x1c>)
 80039e6:	f023 0302 	bic.w	r3, r3, #2
 80039ea:	6113      	str	r3, [r2, #16]
}
 80039ec:	bf00      	nop
 80039ee:	46bd      	mov	sp, r7
 80039f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f4:	4770      	bx	lr
 80039f6:	bf00      	nop
 80039f8:	e000ed00 	.word	0xe000ed00

080039fc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80039fc:	b480      	push	{r7}
 80039fe:	b085      	sub	sp, #20
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d141      	bne.n	8003a8e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003a0a:	4b4b      	ldr	r3, [pc, #300]	; (8003b38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003a12:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a16:	d131      	bne.n	8003a7c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003a18:	4b47      	ldr	r3, [pc, #284]	; (8003b38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003a1e:	4a46      	ldr	r2, [pc, #280]	; (8003b38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a20:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003a24:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003a28:	4b43      	ldr	r3, [pc, #268]	; (8003b38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003a30:	4a41      	ldr	r2, [pc, #260]	; (8003b38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a32:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003a36:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003a38:	4b40      	ldr	r3, [pc, #256]	; (8003b3c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	2232      	movs	r2, #50	; 0x32
 8003a3e:	fb02 f303 	mul.w	r3, r2, r3
 8003a42:	4a3f      	ldr	r2, [pc, #252]	; (8003b40 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003a44:	fba2 2303 	umull	r2, r3, r2, r3
 8003a48:	0c9b      	lsrs	r3, r3, #18
 8003a4a:	3301      	adds	r3, #1
 8003a4c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a4e:	e002      	b.n	8003a56 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	3b01      	subs	r3, #1
 8003a54:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a56:	4b38      	ldr	r3, [pc, #224]	; (8003b38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a58:	695b      	ldr	r3, [r3, #20]
 8003a5a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a62:	d102      	bne.n	8003a6a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d1f2      	bne.n	8003a50 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003a6a:	4b33      	ldr	r3, [pc, #204]	; (8003b38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a6c:	695b      	ldr	r3, [r3, #20]
 8003a6e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a76:	d158      	bne.n	8003b2a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003a78:	2303      	movs	r3, #3
 8003a7a:	e057      	b.n	8003b2c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003a7c:	4b2e      	ldr	r3, [pc, #184]	; (8003b38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003a82:	4a2d      	ldr	r2, [pc, #180]	; (8003b38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a84:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003a88:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003a8c:	e04d      	b.n	8003b2a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a94:	d141      	bne.n	8003b1a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003a96:	4b28      	ldr	r3, [pc, #160]	; (8003b38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003a9e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003aa2:	d131      	bne.n	8003b08 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003aa4:	4b24      	ldr	r3, [pc, #144]	; (8003b38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003aa6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003aaa:	4a23      	ldr	r2, [pc, #140]	; (8003b38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003aac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ab0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003ab4:	4b20      	ldr	r3, [pc, #128]	; (8003b38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003abc:	4a1e      	ldr	r2, [pc, #120]	; (8003b38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003abe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003ac2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003ac4:	4b1d      	ldr	r3, [pc, #116]	; (8003b3c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	2232      	movs	r2, #50	; 0x32
 8003aca:	fb02 f303 	mul.w	r3, r2, r3
 8003ace:	4a1c      	ldr	r2, [pc, #112]	; (8003b40 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003ad0:	fba2 2303 	umull	r2, r3, r2, r3
 8003ad4:	0c9b      	lsrs	r3, r3, #18
 8003ad6:	3301      	adds	r3, #1
 8003ad8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ada:	e002      	b.n	8003ae2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	3b01      	subs	r3, #1
 8003ae0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ae2:	4b15      	ldr	r3, [pc, #84]	; (8003b38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ae4:	695b      	ldr	r3, [r3, #20]
 8003ae6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003aea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003aee:	d102      	bne.n	8003af6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d1f2      	bne.n	8003adc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003af6:	4b10      	ldr	r3, [pc, #64]	; (8003b38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003af8:	695b      	ldr	r3, [r3, #20]
 8003afa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003afe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b02:	d112      	bne.n	8003b2a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003b04:	2303      	movs	r3, #3
 8003b06:	e011      	b.n	8003b2c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003b08:	4b0b      	ldr	r3, [pc, #44]	; (8003b38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003b0e:	4a0a      	ldr	r2, [pc, #40]	; (8003b38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b14:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003b18:	e007      	b.n	8003b2a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003b1a:	4b07      	ldr	r3, [pc, #28]	; (8003b38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003b22:	4a05      	ldr	r2, [pc, #20]	; (8003b38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b24:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003b28:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003b2a:	2300      	movs	r3, #0
}
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	3714      	adds	r7, #20
 8003b30:	46bd      	mov	sp, r7
 8003b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b36:	4770      	bx	lr
 8003b38:	40007000 	.word	0x40007000
 8003b3c:	2000026c 	.word	0x2000026c
 8003b40:	431bde83 	.word	0x431bde83

08003b44 <HAL_PWREx_EnableLowPowerRunMode>:
  *        Setting RUN_PD in FLASH_ACR then appropriately reducing the clock frequency must
  *        be done before calling HAL_PWREx_EnableLowPowerRunMode() API.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8003b44:	b480      	push	{r7}
 8003b46:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8003b48:	4b05      	ldr	r3, [pc, #20]	; (8003b60 <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4a04      	ldr	r2, [pc, #16]	; (8003b60 <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 8003b4e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b52:	6013      	str	r3, [r2, #0]
}
 8003b54:	bf00      	nop
 8003b56:	46bd      	mov	sp, r7
 8003b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5c:	4770      	bx	lr
 8003b5e:	bf00      	nop
 8003b60:	40007000 	.word	0x40007000

08003b64 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b083      	sub	sp, #12
 8003b68:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8003b6a:	4b17      	ldr	r3, [pc, #92]	; (8003bc8 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a16      	ldr	r2, [pc, #88]	; (8003bc8 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8003b70:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003b74:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = (PWR_FLAG_SETTING_DELAY_US * (SystemCoreClock / 1000000U));
 8003b76:	4b15      	ldr	r3, [pc, #84]	; (8003bcc <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a15      	ldr	r2, [pc, #84]	; (8003bd0 <HAL_PWREx_DisableLowPowerRunMode+0x6c>)
 8003b7c:	fba2 2303 	umull	r2, r3, r2, r3
 8003b80:	0c9b      	lsrs	r3, r3, #18
 8003b82:	2232      	movs	r2, #50	; 0x32
 8003b84:	fb02 f303 	mul.w	r3, r2, r3
 8003b88:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8003b8a:	e002      	b.n	8003b92 <HAL_PWREx_DisableLowPowerRunMode+0x2e>
  {
    wait_loop_index--;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	3b01      	subs	r3, #1
 8003b90:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8003b92:	4b0d      	ldr	r3, [pc, #52]	; (8003bc8 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8003b94:	695b      	ldr	r3, [r3, #20]
 8003b96:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b9a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b9e:	d102      	bne.n	8003ba6 <HAL_PWREx_DisableLowPowerRunMode+0x42>
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d1f2      	bne.n	8003b8c <HAL_PWREx_DisableLowPowerRunMode+0x28>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 8003ba6:	4b08      	ldr	r3, [pc, #32]	; (8003bc8 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8003ba8:	695b      	ldr	r3, [r3, #20]
 8003baa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003bae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003bb2:	d101      	bne.n	8003bb8 <HAL_PWREx_DisableLowPowerRunMode+0x54>
  {
    return HAL_TIMEOUT;
 8003bb4:	2303      	movs	r3, #3
 8003bb6:	e000      	b.n	8003bba <HAL_PWREx_DisableLowPowerRunMode+0x56>
  }

  return HAL_OK;
 8003bb8:	2300      	movs	r3, #0
}
 8003bba:	4618      	mov	r0, r3
 8003bbc:	370c      	adds	r7, #12
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc4:	4770      	bx	lr
 8003bc6:	bf00      	nop
 8003bc8:	40007000 	.word	0x40007000
 8003bcc:	2000026c 	.word	0x2000026c
 8003bd0:	431bde83 	.word	0x431bde83

08003bd4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003bd8:	4b05      	ldr	r3, [pc, #20]	; (8003bf0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003bda:	689b      	ldr	r3, [r3, #8]
 8003bdc:	4a04      	ldr	r2, [pc, #16]	; (8003bf0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003bde:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003be2:	6093      	str	r3, [r2, #8]
}
 8003be4:	bf00      	nop
 8003be6:	46bd      	mov	sp, r7
 8003be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bec:	4770      	bx	lr
 8003bee:	bf00      	nop
 8003bf0:	40007000 	.word	0x40007000

08003bf4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b088      	sub	sp, #32
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d101      	bne.n	8003c06 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c02:	2301      	movs	r3, #1
 8003c04:	e308      	b.n	8004218 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f003 0301 	and.w	r3, r3, #1
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d075      	beq.n	8003cfe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c12:	4ba3      	ldr	r3, [pc, #652]	; (8003ea0 <HAL_RCC_OscConfig+0x2ac>)
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	f003 030c 	and.w	r3, r3, #12
 8003c1a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003c1c:	4ba0      	ldr	r3, [pc, #640]	; (8003ea0 <HAL_RCC_OscConfig+0x2ac>)
 8003c1e:	68db      	ldr	r3, [r3, #12]
 8003c20:	f003 0303 	and.w	r3, r3, #3
 8003c24:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003c26:	69bb      	ldr	r3, [r7, #24]
 8003c28:	2b0c      	cmp	r3, #12
 8003c2a:	d102      	bne.n	8003c32 <HAL_RCC_OscConfig+0x3e>
 8003c2c:	697b      	ldr	r3, [r7, #20]
 8003c2e:	2b03      	cmp	r3, #3
 8003c30:	d002      	beq.n	8003c38 <HAL_RCC_OscConfig+0x44>
 8003c32:	69bb      	ldr	r3, [r7, #24]
 8003c34:	2b08      	cmp	r3, #8
 8003c36:	d10b      	bne.n	8003c50 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c38:	4b99      	ldr	r3, [pc, #612]	; (8003ea0 <HAL_RCC_OscConfig+0x2ac>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d05b      	beq.n	8003cfc <HAL_RCC_OscConfig+0x108>
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	685b      	ldr	r3, [r3, #4]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d157      	bne.n	8003cfc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	e2e3      	b.n	8004218 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c58:	d106      	bne.n	8003c68 <HAL_RCC_OscConfig+0x74>
 8003c5a:	4b91      	ldr	r3, [pc, #580]	; (8003ea0 <HAL_RCC_OscConfig+0x2ac>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4a90      	ldr	r2, [pc, #576]	; (8003ea0 <HAL_RCC_OscConfig+0x2ac>)
 8003c60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c64:	6013      	str	r3, [r2, #0]
 8003c66:	e01d      	b.n	8003ca4 <HAL_RCC_OscConfig+0xb0>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003c70:	d10c      	bne.n	8003c8c <HAL_RCC_OscConfig+0x98>
 8003c72:	4b8b      	ldr	r3, [pc, #556]	; (8003ea0 <HAL_RCC_OscConfig+0x2ac>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4a8a      	ldr	r2, [pc, #552]	; (8003ea0 <HAL_RCC_OscConfig+0x2ac>)
 8003c78:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c7c:	6013      	str	r3, [r2, #0]
 8003c7e:	4b88      	ldr	r3, [pc, #544]	; (8003ea0 <HAL_RCC_OscConfig+0x2ac>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	4a87      	ldr	r2, [pc, #540]	; (8003ea0 <HAL_RCC_OscConfig+0x2ac>)
 8003c84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c88:	6013      	str	r3, [r2, #0]
 8003c8a:	e00b      	b.n	8003ca4 <HAL_RCC_OscConfig+0xb0>
 8003c8c:	4b84      	ldr	r3, [pc, #528]	; (8003ea0 <HAL_RCC_OscConfig+0x2ac>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4a83      	ldr	r2, [pc, #524]	; (8003ea0 <HAL_RCC_OscConfig+0x2ac>)
 8003c92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c96:	6013      	str	r3, [r2, #0]
 8003c98:	4b81      	ldr	r3, [pc, #516]	; (8003ea0 <HAL_RCC_OscConfig+0x2ac>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4a80      	ldr	r2, [pc, #512]	; (8003ea0 <HAL_RCC_OscConfig+0x2ac>)
 8003c9e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003ca2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d013      	beq.n	8003cd4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cac:	f7fe fc36 	bl	800251c <HAL_GetTick>
 8003cb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003cb2:	e008      	b.n	8003cc6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cb4:	f7fe fc32 	bl	800251c <HAL_GetTick>
 8003cb8:	4602      	mov	r2, r0
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	1ad3      	subs	r3, r2, r3
 8003cbe:	2b64      	cmp	r3, #100	; 0x64
 8003cc0:	d901      	bls.n	8003cc6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003cc2:	2303      	movs	r3, #3
 8003cc4:	e2a8      	b.n	8004218 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003cc6:	4b76      	ldr	r3, [pc, #472]	; (8003ea0 <HAL_RCC_OscConfig+0x2ac>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d0f0      	beq.n	8003cb4 <HAL_RCC_OscConfig+0xc0>
 8003cd2:	e014      	b.n	8003cfe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cd4:	f7fe fc22 	bl	800251c <HAL_GetTick>
 8003cd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003cda:	e008      	b.n	8003cee <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cdc:	f7fe fc1e 	bl	800251c <HAL_GetTick>
 8003ce0:	4602      	mov	r2, r0
 8003ce2:	693b      	ldr	r3, [r7, #16]
 8003ce4:	1ad3      	subs	r3, r2, r3
 8003ce6:	2b64      	cmp	r3, #100	; 0x64
 8003ce8:	d901      	bls.n	8003cee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003cea:	2303      	movs	r3, #3
 8003cec:	e294      	b.n	8004218 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003cee:	4b6c      	ldr	r3, [pc, #432]	; (8003ea0 <HAL_RCC_OscConfig+0x2ac>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d1f0      	bne.n	8003cdc <HAL_RCC_OscConfig+0xe8>
 8003cfa:	e000      	b.n	8003cfe <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cfc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f003 0302 	and.w	r3, r3, #2
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d075      	beq.n	8003df6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d0a:	4b65      	ldr	r3, [pc, #404]	; (8003ea0 <HAL_RCC_OscConfig+0x2ac>)
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	f003 030c 	and.w	r3, r3, #12
 8003d12:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003d14:	4b62      	ldr	r3, [pc, #392]	; (8003ea0 <HAL_RCC_OscConfig+0x2ac>)
 8003d16:	68db      	ldr	r3, [r3, #12]
 8003d18:	f003 0303 	and.w	r3, r3, #3
 8003d1c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003d1e:	69bb      	ldr	r3, [r7, #24]
 8003d20:	2b0c      	cmp	r3, #12
 8003d22:	d102      	bne.n	8003d2a <HAL_RCC_OscConfig+0x136>
 8003d24:	697b      	ldr	r3, [r7, #20]
 8003d26:	2b02      	cmp	r3, #2
 8003d28:	d002      	beq.n	8003d30 <HAL_RCC_OscConfig+0x13c>
 8003d2a:	69bb      	ldr	r3, [r7, #24]
 8003d2c:	2b04      	cmp	r3, #4
 8003d2e:	d11f      	bne.n	8003d70 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003d30:	4b5b      	ldr	r3, [pc, #364]	; (8003ea0 <HAL_RCC_OscConfig+0x2ac>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d005      	beq.n	8003d48 <HAL_RCC_OscConfig+0x154>
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	68db      	ldr	r3, [r3, #12]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d101      	bne.n	8003d48 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003d44:	2301      	movs	r3, #1
 8003d46:	e267      	b.n	8004218 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d48:	4b55      	ldr	r3, [pc, #340]	; (8003ea0 <HAL_RCC_OscConfig+0x2ac>)
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	691b      	ldr	r3, [r3, #16]
 8003d54:	061b      	lsls	r3, r3, #24
 8003d56:	4952      	ldr	r1, [pc, #328]	; (8003ea0 <HAL_RCC_OscConfig+0x2ac>)
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003d5c:	4b51      	ldr	r3, [pc, #324]	; (8003ea4 <HAL_RCC_OscConfig+0x2b0>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4618      	mov	r0, r3
 8003d62:	f7fe fb8f 	bl	8002484 <HAL_InitTick>
 8003d66:	4603      	mov	r3, r0
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d043      	beq.n	8003df4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	e253      	b.n	8004218 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	68db      	ldr	r3, [r3, #12]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d023      	beq.n	8003dc0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d78:	4b49      	ldr	r3, [pc, #292]	; (8003ea0 <HAL_RCC_OscConfig+0x2ac>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4a48      	ldr	r2, [pc, #288]	; (8003ea0 <HAL_RCC_OscConfig+0x2ac>)
 8003d7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d82:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d84:	f7fe fbca 	bl	800251c <HAL_GetTick>
 8003d88:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d8a:	e008      	b.n	8003d9e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d8c:	f7fe fbc6 	bl	800251c <HAL_GetTick>
 8003d90:	4602      	mov	r2, r0
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	1ad3      	subs	r3, r2, r3
 8003d96:	2b02      	cmp	r3, #2
 8003d98:	d901      	bls.n	8003d9e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003d9a:	2303      	movs	r3, #3
 8003d9c:	e23c      	b.n	8004218 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d9e:	4b40      	ldr	r3, [pc, #256]	; (8003ea0 <HAL_RCC_OscConfig+0x2ac>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d0f0      	beq.n	8003d8c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003daa:	4b3d      	ldr	r3, [pc, #244]	; (8003ea0 <HAL_RCC_OscConfig+0x2ac>)
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	691b      	ldr	r3, [r3, #16]
 8003db6:	061b      	lsls	r3, r3, #24
 8003db8:	4939      	ldr	r1, [pc, #228]	; (8003ea0 <HAL_RCC_OscConfig+0x2ac>)
 8003dba:	4313      	orrs	r3, r2
 8003dbc:	604b      	str	r3, [r1, #4]
 8003dbe:	e01a      	b.n	8003df6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003dc0:	4b37      	ldr	r3, [pc, #220]	; (8003ea0 <HAL_RCC_OscConfig+0x2ac>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4a36      	ldr	r2, [pc, #216]	; (8003ea0 <HAL_RCC_OscConfig+0x2ac>)
 8003dc6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003dca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dcc:	f7fe fba6 	bl	800251c <HAL_GetTick>
 8003dd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003dd2:	e008      	b.n	8003de6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003dd4:	f7fe fba2 	bl	800251c <HAL_GetTick>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	1ad3      	subs	r3, r2, r3
 8003dde:	2b02      	cmp	r3, #2
 8003de0:	d901      	bls.n	8003de6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003de2:	2303      	movs	r3, #3
 8003de4:	e218      	b.n	8004218 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003de6:	4b2e      	ldr	r3, [pc, #184]	; (8003ea0 <HAL_RCC_OscConfig+0x2ac>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d1f0      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x1e0>
 8003df2:	e000      	b.n	8003df6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003df4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f003 0308 	and.w	r3, r3, #8
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d03c      	beq.n	8003e7c <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	695b      	ldr	r3, [r3, #20]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d01c      	beq.n	8003e44 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e0a:	4b25      	ldr	r3, [pc, #148]	; (8003ea0 <HAL_RCC_OscConfig+0x2ac>)
 8003e0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e10:	4a23      	ldr	r2, [pc, #140]	; (8003ea0 <HAL_RCC_OscConfig+0x2ac>)
 8003e12:	f043 0301 	orr.w	r3, r3, #1
 8003e16:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e1a:	f7fe fb7f 	bl	800251c <HAL_GetTick>
 8003e1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003e20:	e008      	b.n	8003e34 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e22:	f7fe fb7b 	bl	800251c <HAL_GetTick>
 8003e26:	4602      	mov	r2, r0
 8003e28:	693b      	ldr	r3, [r7, #16]
 8003e2a:	1ad3      	subs	r3, r2, r3
 8003e2c:	2b02      	cmp	r3, #2
 8003e2e:	d901      	bls.n	8003e34 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003e30:	2303      	movs	r3, #3
 8003e32:	e1f1      	b.n	8004218 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003e34:	4b1a      	ldr	r3, [pc, #104]	; (8003ea0 <HAL_RCC_OscConfig+0x2ac>)
 8003e36:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e3a:	f003 0302 	and.w	r3, r3, #2
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d0ef      	beq.n	8003e22 <HAL_RCC_OscConfig+0x22e>
 8003e42:	e01b      	b.n	8003e7c <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e44:	4b16      	ldr	r3, [pc, #88]	; (8003ea0 <HAL_RCC_OscConfig+0x2ac>)
 8003e46:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e4a:	4a15      	ldr	r2, [pc, #84]	; (8003ea0 <HAL_RCC_OscConfig+0x2ac>)
 8003e4c:	f023 0301 	bic.w	r3, r3, #1
 8003e50:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e54:	f7fe fb62 	bl	800251c <HAL_GetTick>
 8003e58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003e5a:	e008      	b.n	8003e6e <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e5c:	f7fe fb5e 	bl	800251c <HAL_GetTick>
 8003e60:	4602      	mov	r2, r0
 8003e62:	693b      	ldr	r3, [r7, #16]
 8003e64:	1ad3      	subs	r3, r2, r3
 8003e66:	2b02      	cmp	r3, #2
 8003e68:	d901      	bls.n	8003e6e <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 8003e6a:	2303      	movs	r3, #3
 8003e6c:	e1d4      	b.n	8004218 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003e6e:	4b0c      	ldr	r3, [pc, #48]	; (8003ea0 <HAL_RCC_OscConfig+0x2ac>)
 8003e70:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e74:	f003 0302 	and.w	r3, r3, #2
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d1ef      	bne.n	8003e5c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f003 0304 	and.w	r3, r3, #4
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	f000 80ab 	beq.w	8003fe0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003e8e:	4b04      	ldr	r3, [pc, #16]	; (8003ea0 <HAL_RCC_OscConfig+0x2ac>)
 8003e90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d106      	bne.n	8003ea8 <HAL_RCC_OscConfig+0x2b4>
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	e005      	b.n	8003eaa <HAL_RCC_OscConfig+0x2b6>
 8003e9e:	bf00      	nop
 8003ea0:	40021000 	.word	0x40021000
 8003ea4:	20000270 	.word	0x20000270
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d00d      	beq.n	8003eca <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003eae:	4baf      	ldr	r3, [pc, #700]	; (800416c <HAL_RCC_OscConfig+0x578>)
 8003eb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003eb2:	4aae      	ldr	r2, [pc, #696]	; (800416c <HAL_RCC_OscConfig+0x578>)
 8003eb4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003eb8:	6593      	str	r3, [r2, #88]	; 0x58
 8003eba:	4bac      	ldr	r3, [pc, #688]	; (800416c <HAL_RCC_OscConfig+0x578>)
 8003ebc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ebe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ec2:	60fb      	str	r3, [r7, #12]
 8003ec4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003eca:	4ba9      	ldr	r3, [pc, #676]	; (8004170 <HAL_RCC_OscConfig+0x57c>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d118      	bne.n	8003f08 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003ed6:	4ba6      	ldr	r3, [pc, #664]	; (8004170 <HAL_RCC_OscConfig+0x57c>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4aa5      	ldr	r2, [pc, #660]	; (8004170 <HAL_RCC_OscConfig+0x57c>)
 8003edc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ee0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ee2:	f7fe fb1b 	bl	800251c <HAL_GetTick>
 8003ee6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ee8:	e008      	b.n	8003efc <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003eea:	f7fe fb17 	bl	800251c <HAL_GetTick>
 8003eee:	4602      	mov	r2, r0
 8003ef0:	693b      	ldr	r3, [r7, #16]
 8003ef2:	1ad3      	subs	r3, r2, r3
 8003ef4:	2b02      	cmp	r3, #2
 8003ef6:	d901      	bls.n	8003efc <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003ef8:	2303      	movs	r3, #3
 8003efa:	e18d      	b.n	8004218 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003efc:	4b9c      	ldr	r3, [pc, #624]	; (8004170 <HAL_RCC_OscConfig+0x57c>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d0f0      	beq.n	8003eea <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	689b      	ldr	r3, [r3, #8]
 8003f0c:	2b01      	cmp	r3, #1
 8003f0e:	d108      	bne.n	8003f22 <HAL_RCC_OscConfig+0x32e>
 8003f10:	4b96      	ldr	r3, [pc, #600]	; (800416c <HAL_RCC_OscConfig+0x578>)
 8003f12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f16:	4a95      	ldr	r2, [pc, #596]	; (800416c <HAL_RCC_OscConfig+0x578>)
 8003f18:	f043 0301 	orr.w	r3, r3, #1
 8003f1c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003f20:	e024      	b.n	8003f6c <HAL_RCC_OscConfig+0x378>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	689b      	ldr	r3, [r3, #8]
 8003f26:	2b05      	cmp	r3, #5
 8003f28:	d110      	bne.n	8003f4c <HAL_RCC_OscConfig+0x358>
 8003f2a:	4b90      	ldr	r3, [pc, #576]	; (800416c <HAL_RCC_OscConfig+0x578>)
 8003f2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f30:	4a8e      	ldr	r2, [pc, #568]	; (800416c <HAL_RCC_OscConfig+0x578>)
 8003f32:	f043 0304 	orr.w	r3, r3, #4
 8003f36:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003f3a:	4b8c      	ldr	r3, [pc, #560]	; (800416c <HAL_RCC_OscConfig+0x578>)
 8003f3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f40:	4a8a      	ldr	r2, [pc, #552]	; (800416c <HAL_RCC_OscConfig+0x578>)
 8003f42:	f043 0301 	orr.w	r3, r3, #1
 8003f46:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003f4a:	e00f      	b.n	8003f6c <HAL_RCC_OscConfig+0x378>
 8003f4c:	4b87      	ldr	r3, [pc, #540]	; (800416c <HAL_RCC_OscConfig+0x578>)
 8003f4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f52:	4a86      	ldr	r2, [pc, #536]	; (800416c <HAL_RCC_OscConfig+0x578>)
 8003f54:	f023 0301 	bic.w	r3, r3, #1
 8003f58:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003f5c:	4b83      	ldr	r3, [pc, #524]	; (800416c <HAL_RCC_OscConfig+0x578>)
 8003f5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f62:	4a82      	ldr	r2, [pc, #520]	; (800416c <HAL_RCC_OscConfig+0x578>)
 8003f64:	f023 0304 	bic.w	r3, r3, #4
 8003f68:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	689b      	ldr	r3, [r3, #8]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d016      	beq.n	8003fa2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f74:	f7fe fad2 	bl	800251c <HAL_GetTick>
 8003f78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f7a:	e00a      	b.n	8003f92 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f7c:	f7fe face 	bl	800251c <HAL_GetTick>
 8003f80:	4602      	mov	r2, r0
 8003f82:	693b      	ldr	r3, [r7, #16]
 8003f84:	1ad3      	subs	r3, r2, r3
 8003f86:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d901      	bls.n	8003f92 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003f8e:	2303      	movs	r3, #3
 8003f90:	e142      	b.n	8004218 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f92:	4b76      	ldr	r3, [pc, #472]	; (800416c <HAL_RCC_OscConfig+0x578>)
 8003f94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f98:	f003 0302 	and.w	r3, r3, #2
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d0ed      	beq.n	8003f7c <HAL_RCC_OscConfig+0x388>
 8003fa0:	e015      	b.n	8003fce <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fa2:	f7fe fabb 	bl	800251c <HAL_GetTick>
 8003fa6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003fa8:	e00a      	b.n	8003fc0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003faa:	f7fe fab7 	bl	800251c <HAL_GetTick>
 8003fae:	4602      	mov	r2, r0
 8003fb0:	693b      	ldr	r3, [r7, #16]
 8003fb2:	1ad3      	subs	r3, r2, r3
 8003fb4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d901      	bls.n	8003fc0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003fbc:	2303      	movs	r3, #3
 8003fbe:	e12b      	b.n	8004218 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003fc0:	4b6a      	ldr	r3, [pc, #424]	; (800416c <HAL_RCC_OscConfig+0x578>)
 8003fc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fc6:	f003 0302 	and.w	r3, r3, #2
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d1ed      	bne.n	8003faa <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003fce:	7ffb      	ldrb	r3, [r7, #31]
 8003fd0:	2b01      	cmp	r3, #1
 8003fd2:	d105      	bne.n	8003fe0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fd4:	4b65      	ldr	r3, [pc, #404]	; (800416c <HAL_RCC_OscConfig+0x578>)
 8003fd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fd8:	4a64      	ldr	r2, [pc, #400]	; (800416c <HAL_RCC_OscConfig+0x578>)
 8003fda:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003fde:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f003 0320 	and.w	r3, r3, #32
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d03c      	beq.n	8004066 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	699b      	ldr	r3, [r3, #24]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d01c      	beq.n	800402e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003ff4:	4b5d      	ldr	r3, [pc, #372]	; (800416c <HAL_RCC_OscConfig+0x578>)
 8003ff6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003ffa:	4a5c      	ldr	r2, [pc, #368]	; (800416c <HAL_RCC_OscConfig+0x578>)
 8003ffc:	f043 0301 	orr.w	r3, r3, #1
 8004000:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004004:	f7fe fa8a 	bl	800251c <HAL_GetTick>
 8004008:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800400a:	e008      	b.n	800401e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800400c:	f7fe fa86 	bl	800251c <HAL_GetTick>
 8004010:	4602      	mov	r2, r0
 8004012:	693b      	ldr	r3, [r7, #16]
 8004014:	1ad3      	subs	r3, r2, r3
 8004016:	2b02      	cmp	r3, #2
 8004018:	d901      	bls.n	800401e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800401a:	2303      	movs	r3, #3
 800401c:	e0fc      	b.n	8004218 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800401e:	4b53      	ldr	r3, [pc, #332]	; (800416c <HAL_RCC_OscConfig+0x578>)
 8004020:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004024:	f003 0302 	and.w	r3, r3, #2
 8004028:	2b00      	cmp	r3, #0
 800402a:	d0ef      	beq.n	800400c <HAL_RCC_OscConfig+0x418>
 800402c:	e01b      	b.n	8004066 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800402e:	4b4f      	ldr	r3, [pc, #316]	; (800416c <HAL_RCC_OscConfig+0x578>)
 8004030:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004034:	4a4d      	ldr	r2, [pc, #308]	; (800416c <HAL_RCC_OscConfig+0x578>)
 8004036:	f023 0301 	bic.w	r3, r3, #1
 800403a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800403e:	f7fe fa6d 	bl	800251c <HAL_GetTick>
 8004042:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004044:	e008      	b.n	8004058 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004046:	f7fe fa69 	bl	800251c <HAL_GetTick>
 800404a:	4602      	mov	r2, r0
 800404c:	693b      	ldr	r3, [r7, #16]
 800404e:	1ad3      	subs	r3, r2, r3
 8004050:	2b02      	cmp	r3, #2
 8004052:	d901      	bls.n	8004058 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004054:	2303      	movs	r3, #3
 8004056:	e0df      	b.n	8004218 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004058:	4b44      	ldr	r3, [pc, #272]	; (800416c <HAL_RCC_OscConfig+0x578>)
 800405a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800405e:	f003 0302 	and.w	r3, r3, #2
 8004062:	2b00      	cmp	r3, #0
 8004064:	d1ef      	bne.n	8004046 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	69db      	ldr	r3, [r3, #28]
 800406a:	2b00      	cmp	r3, #0
 800406c:	f000 80d3 	beq.w	8004216 <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004070:	4b3e      	ldr	r3, [pc, #248]	; (800416c <HAL_RCC_OscConfig+0x578>)
 8004072:	689b      	ldr	r3, [r3, #8]
 8004074:	f003 030c 	and.w	r3, r3, #12
 8004078:	2b0c      	cmp	r3, #12
 800407a:	f000 808d 	beq.w	8004198 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	69db      	ldr	r3, [r3, #28]
 8004082:	2b02      	cmp	r3, #2
 8004084:	d15a      	bne.n	800413c <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004086:	4b39      	ldr	r3, [pc, #228]	; (800416c <HAL_RCC_OscConfig+0x578>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4a38      	ldr	r2, [pc, #224]	; (800416c <HAL_RCC_OscConfig+0x578>)
 800408c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004090:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004092:	f7fe fa43 	bl	800251c <HAL_GetTick>
 8004096:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004098:	e008      	b.n	80040ac <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800409a:	f7fe fa3f 	bl	800251c <HAL_GetTick>
 800409e:	4602      	mov	r2, r0
 80040a0:	693b      	ldr	r3, [r7, #16]
 80040a2:	1ad3      	subs	r3, r2, r3
 80040a4:	2b02      	cmp	r3, #2
 80040a6:	d901      	bls.n	80040ac <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 80040a8:	2303      	movs	r3, #3
 80040aa:	e0b5      	b.n	8004218 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040ac:	4b2f      	ldr	r3, [pc, #188]	; (800416c <HAL_RCC_OscConfig+0x578>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d1f0      	bne.n	800409a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80040b8:	4b2c      	ldr	r3, [pc, #176]	; (800416c <HAL_RCC_OscConfig+0x578>)
 80040ba:	68da      	ldr	r2, [r3, #12]
 80040bc:	4b2d      	ldr	r3, [pc, #180]	; (8004174 <HAL_RCC_OscConfig+0x580>)
 80040be:	4013      	ands	r3, r2
 80040c0:	687a      	ldr	r2, [r7, #4]
 80040c2:	6a11      	ldr	r1, [r2, #32]
 80040c4:	687a      	ldr	r2, [r7, #4]
 80040c6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80040c8:	3a01      	subs	r2, #1
 80040ca:	0112      	lsls	r2, r2, #4
 80040cc:	4311      	orrs	r1, r2
 80040ce:	687a      	ldr	r2, [r7, #4]
 80040d0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80040d2:	0212      	lsls	r2, r2, #8
 80040d4:	4311      	orrs	r1, r2
 80040d6:	687a      	ldr	r2, [r7, #4]
 80040d8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80040da:	0852      	lsrs	r2, r2, #1
 80040dc:	3a01      	subs	r2, #1
 80040de:	0552      	lsls	r2, r2, #21
 80040e0:	4311      	orrs	r1, r2
 80040e2:	687a      	ldr	r2, [r7, #4]
 80040e4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80040e6:	0852      	lsrs	r2, r2, #1
 80040e8:	3a01      	subs	r2, #1
 80040ea:	0652      	lsls	r2, r2, #25
 80040ec:	4311      	orrs	r1, r2
 80040ee:	687a      	ldr	r2, [r7, #4]
 80040f0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80040f2:	06d2      	lsls	r2, r2, #27
 80040f4:	430a      	orrs	r2, r1
 80040f6:	491d      	ldr	r1, [pc, #116]	; (800416c <HAL_RCC_OscConfig+0x578>)
 80040f8:	4313      	orrs	r3, r2
 80040fa:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80040fc:	4b1b      	ldr	r3, [pc, #108]	; (800416c <HAL_RCC_OscConfig+0x578>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4a1a      	ldr	r2, [pc, #104]	; (800416c <HAL_RCC_OscConfig+0x578>)
 8004102:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004106:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004108:	4b18      	ldr	r3, [pc, #96]	; (800416c <HAL_RCC_OscConfig+0x578>)
 800410a:	68db      	ldr	r3, [r3, #12]
 800410c:	4a17      	ldr	r2, [pc, #92]	; (800416c <HAL_RCC_OscConfig+0x578>)
 800410e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004112:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004114:	f7fe fa02 	bl	800251c <HAL_GetTick>
 8004118:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800411a:	e008      	b.n	800412e <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800411c:	f7fe f9fe 	bl	800251c <HAL_GetTick>
 8004120:	4602      	mov	r2, r0
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	1ad3      	subs	r3, r2, r3
 8004126:	2b02      	cmp	r3, #2
 8004128:	d901      	bls.n	800412e <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 800412a:	2303      	movs	r3, #3
 800412c:	e074      	b.n	8004218 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800412e:	4b0f      	ldr	r3, [pc, #60]	; (800416c <HAL_RCC_OscConfig+0x578>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004136:	2b00      	cmp	r3, #0
 8004138:	d0f0      	beq.n	800411c <HAL_RCC_OscConfig+0x528>
 800413a:	e06c      	b.n	8004216 <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800413c:	4b0b      	ldr	r3, [pc, #44]	; (800416c <HAL_RCC_OscConfig+0x578>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4a0a      	ldr	r2, [pc, #40]	; (800416c <HAL_RCC_OscConfig+0x578>)
 8004142:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004146:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004148:	4b08      	ldr	r3, [pc, #32]	; (800416c <HAL_RCC_OscConfig+0x578>)
 800414a:	68db      	ldr	r3, [r3, #12]
 800414c:	4a07      	ldr	r2, [pc, #28]	; (800416c <HAL_RCC_OscConfig+0x578>)
 800414e:	f023 0303 	bic.w	r3, r3, #3
 8004152:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004154:	4b05      	ldr	r3, [pc, #20]	; (800416c <HAL_RCC_OscConfig+0x578>)
 8004156:	68db      	ldr	r3, [r3, #12]
 8004158:	4a04      	ldr	r2, [pc, #16]	; (800416c <HAL_RCC_OscConfig+0x578>)
 800415a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800415e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004162:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004164:	f7fe f9da 	bl	800251c <HAL_GetTick>
 8004168:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800416a:	e00e      	b.n	800418a <HAL_RCC_OscConfig+0x596>
 800416c:	40021000 	.word	0x40021000
 8004170:	40007000 	.word	0x40007000
 8004174:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004178:	f7fe f9d0 	bl	800251c <HAL_GetTick>
 800417c:	4602      	mov	r2, r0
 800417e:	693b      	ldr	r3, [r7, #16]
 8004180:	1ad3      	subs	r3, r2, r3
 8004182:	2b02      	cmp	r3, #2
 8004184:	d901      	bls.n	800418a <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 8004186:	2303      	movs	r3, #3
 8004188:	e046      	b.n	8004218 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800418a:	4b25      	ldr	r3, [pc, #148]	; (8004220 <HAL_RCC_OscConfig+0x62c>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004192:	2b00      	cmp	r3, #0
 8004194:	d1f0      	bne.n	8004178 <HAL_RCC_OscConfig+0x584>
 8004196:	e03e      	b.n	8004216 <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	69db      	ldr	r3, [r3, #28]
 800419c:	2b01      	cmp	r3, #1
 800419e:	d101      	bne.n	80041a4 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 80041a0:	2301      	movs	r3, #1
 80041a2:	e039      	b.n	8004218 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80041a4:	4b1e      	ldr	r3, [pc, #120]	; (8004220 <HAL_RCC_OscConfig+0x62c>)
 80041a6:	68db      	ldr	r3, [r3, #12]
 80041a8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041aa:	697b      	ldr	r3, [r7, #20]
 80041ac:	f003 0203 	and.w	r2, r3, #3
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6a1b      	ldr	r3, [r3, #32]
 80041b4:	429a      	cmp	r2, r3
 80041b6:	d12c      	bne.n	8004212 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80041b8:	697b      	ldr	r3, [r7, #20]
 80041ba:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041c2:	3b01      	subs	r3, #1
 80041c4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041c6:	429a      	cmp	r2, r3
 80041c8:	d123      	bne.n	8004212 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80041ca:	697b      	ldr	r3, [r7, #20]
 80041cc:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041d4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80041d6:	429a      	cmp	r2, r3
 80041d8:	d11b      	bne.n	8004212 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80041da:	697b      	ldr	r3, [r7, #20]
 80041dc:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041e4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80041e6:	429a      	cmp	r2, r3
 80041e8:	d113      	bne.n	8004212 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80041ea:	697b      	ldr	r3, [r7, #20]
 80041ec:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041f4:	085b      	lsrs	r3, r3, #1
 80041f6:	3b01      	subs	r3, #1
 80041f8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80041fa:	429a      	cmp	r2, r3
 80041fc:	d109      	bne.n	8004212 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80041fe:	697b      	ldr	r3, [r7, #20]
 8004200:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004208:	085b      	lsrs	r3, r3, #1
 800420a:	3b01      	subs	r3, #1
 800420c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800420e:	429a      	cmp	r2, r3
 8004210:	d001      	beq.n	8004216 <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 8004212:	2301      	movs	r3, #1
 8004214:	e000      	b.n	8004218 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 8004216:	2300      	movs	r3, #0
}
 8004218:	4618      	mov	r0, r3
 800421a:	3720      	adds	r7, #32
 800421c:	46bd      	mov	sp, r7
 800421e:	bd80      	pop	{r7, pc}
 8004220:	40021000 	.word	0x40021000

08004224 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b086      	sub	sp, #24
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
 800422c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800422e:	2300      	movs	r3, #0
 8004230:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d101      	bne.n	800423c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004238:	2301      	movs	r3, #1
 800423a:	e11e      	b.n	800447a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800423c:	4b91      	ldr	r3, [pc, #580]	; (8004484 <HAL_RCC_ClockConfig+0x260>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f003 030f 	and.w	r3, r3, #15
 8004244:	683a      	ldr	r2, [r7, #0]
 8004246:	429a      	cmp	r2, r3
 8004248:	d910      	bls.n	800426c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800424a:	4b8e      	ldr	r3, [pc, #568]	; (8004484 <HAL_RCC_ClockConfig+0x260>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f023 020f 	bic.w	r2, r3, #15
 8004252:	498c      	ldr	r1, [pc, #560]	; (8004484 <HAL_RCC_ClockConfig+0x260>)
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	4313      	orrs	r3, r2
 8004258:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800425a:	4b8a      	ldr	r3, [pc, #552]	; (8004484 <HAL_RCC_ClockConfig+0x260>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f003 030f 	and.w	r3, r3, #15
 8004262:	683a      	ldr	r2, [r7, #0]
 8004264:	429a      	cmp	r2, r3
 8004266:	d001      	beq.n	800426c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004268:	2301      	movs	r3, #1
 800426a:	e106      	b.n	800447a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f003 0301 	and.w	r3, r3, #1
 8004274:	2b00      	cmp	r3, #0
 8004276:	d073      	beq.n	8004360 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	2b03      	cmp	r3, #3
 800427e:	d129      	bne.n	80042d4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004280:	4b81      	ldr	r3, [pc, #516]	; (8004488 <HAL_RCC_ClockConfig+0x264>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004288:	2b00      	cmp	r3, #0
 800428a:	d101      	bne.n	8004290 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800428c:	2301      	movs	r3, #1
 800428e:	e0f4      	b.n	800447a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004290:	f000 f9d2 	bl	8004638 <RCC_GetSysClockFreqFromPLLSource>
 8004294:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	4a7c      	ldr	r2, [pc, #496]	; (800448c <HAL_RCC_ClockConfig+0x268>)
 800429a:	4293      	cmp	r3, r2
 800429c:	d93f      	bls.n	800431e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800429e:	4b7a      	ldr	r3, [pc, #488]	; (8004488 <HAL_RCC_ClockConfig+0x264>)
 80042a0:	689b      	ldr	r3, [r3, #8]
 80042a2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d009      	beq.n	80042be <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d033      	beq.n	800431e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d12f      	bne.n	800431e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80042be:	4b72      	ldr	r3, [pc, #456]	; (8004488 <HAL_RCC_ClockConfig+0x264>)
 80042c0:	689b      	ldr	r3, [r3, #8]
 80042c2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80042c6:	4a70      	ldr	r2, [pc, #448]	; (8004488 <HAL_RCC_ClockConfig+0x264>)
 80042c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80042cc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80042ce:	2380      	movs	r3, #128	; 0x80
 80042d0:	617b      	str	r3, [r7, #20]
 80042d2:	e024      	b.n	800431e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	685b      	ldr	r3, [r3, #4]
 80042d8:	2b02      	cmp	r3, #2
 80042da:	d107      	bne.n	80042ec <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80042dc:	4b6a      	ldr	r3, [pc, #424]	; (8004488 <HAL_RCC_ClockConfig+0x264>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d109      	bne.n	80042fc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80042e8:	2301      	movs	r3, #1
 80042ea:	e0c6      	b.n	800447a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80042ec:	4b66      	ldr	r3, [pc, #408]	; (8004488 <HAL_RCC_ClockConfig+0x264>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d101      	bne.n	80042fc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80042f8:	2301      	movs	r3, #1
 80042fa:	e0be      	b.n	800447a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80042fc:	f000 f902 	bl	8004504 <HAL_RCC_GetSysClockFreq>
 8004300:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004302:	693b      	ldr	r3, [r7, #16]
 8004304:	4a61      	ldr	r2, [pc, #388]	; (800448c <HAL_RCC_ClockConfig+0x268>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d909      	bls.n	800431e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800430a:	4b5f      	ldr	r3, [pc, #380]	; (8004488 <HAL_RCC_ClockConfig+0x264>)
 800430c:	689b      	ldr	r3, [r3, #8]
 800430e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004312:	4a5d      	ldr	r2, [pc, #372]	; (8004488 <HAL_RCC_ClockConfig+0x264>)
 8004314:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004318:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800431a:	2380      	movs	r3, #128	; 0x80
 800431c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800431e:	4b5a      	ldr	r3, [pc, #360]	; (8004488 <HAL_RCC_ClockConfig+0x264>)
 8004320:	689b      	ldr	r3, [r3, #8]
 8004322:	f023 0203 	bic.w	r2, r3, #3
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	685b      	ldr	r3, [r3, #4]
 800432a:	4957      	ldr	r1, [pc, #348]	; (8004488 <HAL_RCC_ClockConfig+0x264>)
 800432c:	4313      	orrs	r3, r2
 800432e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004330:	f7fe f8f4 	bl	800251c <HAL_GetTick>
 8004334:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004336:	e00a      	b.n	800434e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004338:	f7fe f8f0 	bl	800251c <HAL_GetTick>
 800433c:	4602      	mov	r2, r0
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	1ad3      	subs	r3, r2, r3
 8004342:	f241 3288 	movw	r2, #5000	; 0x1388
 8004346:	4293      	cmp	r3, r2
 8004348:	d901      	bls.n	800434e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800434a:	2303      	movs	r3, #3
 800434c:	e095      	b.n	800447a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800434e:	4b4e      	ldr	r3, [pc, #312]	; (8004488 <HAL_RCC_ClockConfig+0x264>)
 8004350:	689b      	ldr	r3, [r3, #8]
 8004352:	f003 020c 	and.w	r2, r3, #12
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	685b      	ldr	r3, [r3, #4]
 800435a:	009b      	lsls	r3, r3, #2
 800435c:	429a      	cmp	r2, r3
 800435e:	d1eb      	bne.n	8004338 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f003 0302 	and.w	r3, r3, #2
 8004368:	2b00      	cmp	r3, #0
 800436a:	d023      	beq.n	80043b4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f003 0304 	and.w	r3, r3, #4
 8004374:	2b00      	cmp	r3, #0
 8004376:	d005      	beq.n	8004384 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004378:	4b43      	ldr	r3, [pc, #268]	; (8004488 <HAL_RCC_ClockConfig+0x264>)
 800437a:	689b      	ldr	r3, [r3, #8]
 800437c:	4a42      	ldr	r2, [pc, #264]	; (8004488 <HAL_RCC_ClockConfig+0x264>)
 800437e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004382:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f003 0308 	and.w	r3, r3, #8
 800438c:	2b00      	cmp	r3, #0
 800438e:	d007      	beq.n	80043a0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004390:	4b3d      	ldr	r3, [pc, #244]	; (8004488 <HAL_RCC_ClockConfig+0x264>)
 8004392:	689b      	ldr	r3, [r3, #8]
 8004394:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8004398:	4a3b      	ldr	r2, [pc, #236]	; (8004488 <HAL_RCC_ClockConfig+0x264>)
 800439a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800439e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043a0:	4b39      	ldr	r3, [pc, #228]	; (8004488 <HAL_RCC_ClockConfig+0x264>)
 80043a2:	689b      	ldr	r3, [r3, #8]
 80043a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	689b      	ldr	r3, [r3, #8]
 80043ac:	4936      	ldr	r1, [pc, #216]	; (8004488 <HAL_RCC_ClockConfig+0x264>)
 80043ae:	4313      	orrs	r3, r2
 80043b0:	608b      	str	r3, [r1, #8]
 80043b2:	e008      	b.n	80043c6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80043b4:	697b      	ldr	r3, [r7, #20]
 80043b6:	2b80      	cmp	r3, #128	; 0x80
 80043b8:	d105      	bne.n	80043c6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80043ba:	4b33      	ldr	r3, [pc, #204]	; (8004488 <HAL_RCC_ClockConfig+0x264>)
 80043bc:	689b      	ldr	r3, [r3, #8]
 80043be:	4a32      	ldr	r2, [pc, #200]	; (8004488 <HAL_RCC_ClockConfig+0x264>)
 80043c0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80043c4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80043c6:	4b2f      	ldr	r3, [pc, #188]	; (8004484 <HAL_RCC_ClockConfig+0x260>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f003 030f 	and.w	r3, r3, #15
 80043ce:	683a      	ldr	r2, [r7, #0]
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d21d      	bcs.n	8004410 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043d4:	4b2b      	ldr	r3, [pc, #172]	; (8004484 <HAL_RCC_ClockConfig+0x260>)
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f023 020f 	bic.w	r2, r3, #15
 80043dc:	4929      	ldr	r1, [pc, #164]	; (8004484 <HAL_RCC_ClockConfig+0x260>)
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	4313      	orrs	r3, r2
 80043e2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80043e4:	f7fe f89a 	bl	800251c <HAL_GetTick>
 80043e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043ea:	e00a      	b.n	8004402 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043ec:	f7fe f896 	bl	800251c <HAL_GetTick>
 80043f0:	4602      	mov	r2, r0
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	1ad3      	subs	r3, r2, r3
 80043f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d901      	bls.n	8004402 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80043fe:	2303      	movs	r3, #3
 8004400:	e03b      	b.n	800447a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004402:	4b20      	ldr	r3, [pc, #128]	; (8004484 <HAL_RCC_ClockConfig+0x260>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f003 030f 	and.w	r3, r3, #15
 800440a:	683a      	ldr	r2, [r7, #0]
 800440c:	429a      	cmp	r2, r3
 800440e:	d1ed      	bne.n	80043ec <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f003 0304 	and.w	r3, r3, #4
 8004418:	2b00      	cmp	r3, #0
 800441a:	d008      	beq.n	800442e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800441c:	4b1a      	ldr	r3, [pc, #104]	; (8004488 <HAL_RCC_ClockConfig+0x264>)
 800441e:	689b      	ldr	r3, [r3, #8]
 8004420:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	68db      	ldr	r3, [r3, #12]
 8004428:	4917      	ldr	r1, [pc, #92]	; (8004488 <HAL_RCC_ClockConfig+0x264>)
 800442a:	4313      	orrs	r3, r2
 800442c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f003 0308 	and.w	r3, r3, #8
 8004436:	2b00      	cmp	r3, #0
 8004438:	d009      	beq.n	800444e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800443a:	4b13      	ldr	r3, [pc, #76]	; (8004488 <HAL_RCC_ClockConfig+0x264>)
 800443c:	689b      	ldr	r3, [r3, #8]
 800443e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	691b      	ldr	r3, [r3, #16]
 8004446:	00db      	lsls	r3, r3, #3
 8004448:	490f      	ldr	r1, [pc, #60]	; (8004488 <HAL_RCC_ClockConfig+0x264>)
 800444a:	4313      	orrs	r3, r2
 800444c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800444e:	f000 f859 	bl	8004504 <HAL_RCC_GetSysClockFreq>
 8004452:	4602      	mov	r2, r0
 8004454:	4b0c      	ldr	r3, [pc, #48]	; (8004488 <HAL_RCC_ClockConfig+0x264>)
 8004456:	689b      	ldr	r3, [r3, #8]
 8004458:	091b      	lsrs	r3, r3, #4
 800445a:	f003 030f 	and.w	r3, r3, #15
 800445e:	490c      	ldr	r1, [pc, #48]	; (8004490 <HAL_RCC_ClockConfig+0x26c>)
 8004460:	5ccb      	ldrb	r3, [r1, r3]
 8004462:	f003 031f 	and.w	r3, r3, #31
 8004466:	fa22 f303 	lsr.w	r3, r2, r3
 800446a:	4a0a      	ldr	r2, [pc, #40]	; (8004494 <HAL_RCC_ClockConfig+0x270>)
 800446c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800446e:	4b0a      	ldr	r3, [pc, #40]	; (8004498 <HAL_RCC_ClockConfig+0x274>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4618      	mov	r0, r3
 8004474:	f7fe f806 	bl	8002484 <HAL_InitTick>
 8004478:	4603      	mov	r3, r0
}
 800447a:	4618      	mov	r0, r3
 800447c:	3718      	adds	r7, #24
 800447e:	46bd      	mov	sp, r7
 8004480:	bd80      	pop	{r7, pc}
 8004482:	bf00      	nop
 8004484:	40022000 	.word	0x40022000
 8004488:	40021000 	.word	0x40021000
 800448c:	04c4b400 	.word	0x04c4b400
 8004490:	08009150 	.word	0x08009150
 8004494:	2000026c 	.word	0x2000026c
 8004498:	20000270 	.word	0x20000270

0800449c <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b08a      	sub	sp, #40	; 0x28
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	60f8      	str	r0, [r7, #12]
 80044a4:	60b9      	str	r1, [r7, #8]
 80044a6:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning if no assert_param check */
  UNUSED(RCC_MCOx);

  /* MCO Clock Enable */
  MCO1_CLK_ENABLE();
 80044a8:	4b15      	ldr	r3, [pc, #84]	; (8004500 <HAL_RCC_MCOConfig+0x64>)
 80044aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044ac:	4a14      	ldr	r2, [pc, #80]	; (8004500 <HAL_RCC_MCOConfig+0x64>)
 80044ae:	f043 0301 	orr.w	r3, r3, #1
 80044b2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80044b4:	4b12      	ldr	r3, [pc, #72]	; (8004500 <HAL_RCC_MCOConfig+0x64>)
 80044b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044b8:	f003 0301 	and.w	r3, r3, #1
 80044bc:	613b      	str	r3, [r7, #16]
 80044be:	693b      	ldr	r3, [r7, #16]

  /* Configure the MCO1 pin in alternate function mode */
  GPIO_InitStruct.Pin = MCO1_PIN;
 80044c0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80044c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044c6:	2302      	movs	r3, #2
 80044c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80044ca:	2303      	movs	r3, #3
 80044cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044ce:	2300      	movs	r3, #0
 80044d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80044d2:	2300      	movs	r3, #0
 80044d4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 80044d6:	f107 0314 	add.w	r3, r7, #20
 80044da:	4619      	mov	r1, r3
 80044dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80044e0:	f7fe fcde 	bl	8002ea0 <HAL_GPIO_Init>

  /* Mask MCOSEL[] and MCOPRE[] bits then set MCO1 clock source and prescaler */
  MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv));
 80044e4:	4b06      	ldr	r3, [pc, #24]	; (8004500 <HAL_RCC_MCOConfig+0x64>)
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80044ec:	68b9      	ldr	r1, [r7, #8]
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	430b      	orrs	r3, r1
 80044f2:	4903      	ldr	r1, [pc, #12]	; (8004500 <HAL_RCC_MCOConfig+0x64>)
 80044f4:	4313      	orrs	r3, r2
 80044f6:	608b      	str	r3, [r1, #8]
}
 80044f8:	bf00      	nop
 80044fa:	3728      	adds	r7, #40	; 0x28
 80044fc:	46bd      	mov	sp, r7
 80044fe:	bd80      	pop	{r7, pc}
 8004500:	40021000 	.word	0x40021000

08004504 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004504:	b480      	push	{r7}
 8004506:	b087      	sub	sp, #28
 8004508:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800450a:	4b2c      	ldr	r3, [pc, #176]	; (80045bc <HAL_RCC_GetSysClockFreq+0xb8>)
 800450c:	689b      	ldr	r3, [r3, #8]
 800450e:	f003 030c 	and.w	r3, r3, #12
 8004512:	2b04      	cmp	r3, #4
 8004514:	d102      	bne.n	800451c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004516:	4b2a      	ldr	r3, [pc, #168]	; (80045c0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004518:	613b      	str	r3, [r7, #16]
 800451a:	e047      	b.n	80045ac <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800451c:	4b27      	ldr	r3, [pc, #156]	; (80045bc <HAL_RCC_GetSysClockFreq+0xb8>)
 800451e:	689b      	ldr	r3, [r3, #8]
 8004520:	f003 030c 	and.w	r3, r3, #12
 8004524:	2b08      	cmp	r3, #8
 8004526:	d102      	bne.n	800452e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004528:	4b26      	ldr	r3, [pc, #152]	; (80045c4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800452a:	613b      	str	r3, [r7, #16]
 800452c:	e03e      	b.n	80045ac <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800452e:	4b23      	ldr	r3, [pc, #140]	; (80045bc <HAL_RCC_GetSysClockFreq+0xb8>)
 8004530:	689b      	ldr	r3, [r3, #8]
 8004532:	f003 030c 	and.w	r3, r3, #12
 8004536:	2b0c      	cmp	r3, #12
 8004538:	d136      	bne.n	80045a8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800453a:	4b20      	ldr	r3, [pc, #128]	; (80045bc <HAL_RCC_GetSysClockFreq+0xb8>)
 800453c:	68db      	ldr	r3, [r3, #12]
 800453e:	f003 0303 	and.w	r3, r3, #3
 8004542:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004544:	4b1d      	ldr	r3, [pc, #116]	; (80045bc <HAL_RCC_GetSysClockFreq+0xb8>)
 8004546:	68db      	ldr	r3, [r3, #12]
 8004548:	091b      	lsrs	r3, r3, #4
 800454a:	f003 030f 	and.w	r3, r3, #15
 800454e:	3301      	adds	r3, #1
 8004550:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	2b03      	cmp	r3, #3
 8004556:	d10c      	bne.n	8004572 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004558:	4a1a      	ldr	r2, [pc, #104]	; (80045c4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800455a:	68bb      	ldr	r3, [r7, #8]
 800455c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004560:	4a16      	ldr	r2, [pc, #88]	; (80045bc <HAL_RCC_GetSysClockFreq+0xb8>)
 8004562:	68d2      	ldr	r2, [r2, #12]
 8004564:	0a12      	lsrs	r2, r2, #8
 8004566:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800456a:	fb02 f303 	mul.w	r3, r2, r3
 800456e:	617b      	str	r3, [r7, #20]
      break;
 8004570:	e00c      	b.n	800458c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004572:	4a13      	ldr	r2, [pc, #76]	; (80045c0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004574:	68bb      	ldr	r3, [r7, #8]
 8004576:	fbb2 f3f3 	udiv	r3, r2, r3
 800457a:	4a10      	ldr	r2, [pc, #64]	; (80045bc <HAL_RCC_GetSysClockFreq+0xb8>)
 800457c:	68d2      	ldr	r2, [r2, #12]
 800457e:	0a12      	lsrs	r2, r2, #8
 8004580:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004584:	fb02 f303 	mul.w	r3, r2, r3
 8004588:	617b      	str	r3, [r7, #20]
      break;
 800458a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800458c:	4b0b      	ldr	r3, [pc, #44]	; (80045bc <HAL_RCC_GetSysClockFreq+0xb8>)
 800458e:	68db      	ldr	r3, [r3, #12]
 8004590:	0e5b      	lsrs	r3, r3, #25
 8004592:	f003 0303 	and.w	r3, r3, #3
 8004596:	3301      	adds	r3, #1
 8004598:	005b      	lsls	r3, r3, #1
 800459a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800459c:	697a      	ldr	r2, [r7, #20]
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80045a4:	613b      	str	r3, [r7, #16]
 80045a6:	e001      	b.n	80045ac <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80045a8:	2300      	movs	r3, #0
 80045aa:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80045ac:	693b      	ldr	r3, [r7, #16]
}
 80045ae:	4618      	mov	r0, r3
 80045b0:	371c      	adds	r7, #28
 80045b2:	46bd      	mov	sp, r7
 80045b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b8:	4770      	bx	lr
 80045ba:	bf00      	nop
 80045bc:	40021000 	.word	0x40021000
 80045c0:	00f42400 	.word	0x00f42400
 80045c4:	003d0900 	.word	0x003d0900

080045c8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80045c8:	b480      	push	{r7}
 80045ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80045cc:	4b03      	ldr	r3, [pc, #12]	; (80045dc <HAL_RCC_GetHCLKFreq+0x14>)
 80045ce:	681b      	ldr	r3, [r3, #0]
}
 80045d0:	4618      	mov	r0, r3
 80045d2:	46bd      	mov	sp, r7
 80045d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d8:	4770      	bx	lr
 80045da:	bf00      	nop
 80045dc:	2000026c 	.word	0x2000026c

080045e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80045e4:	f7ff fff0 	bl	80045c8 <HAL_RCC_GetHCLKFreq>
 80045e8:	4602      	mov	r2, r0
 80045ea:	4b06      	ldr	r3, [pc, #24]	; (8004604 <HAL_RCC_GetPCLK1Freq+0x24>)
 80045ec:	689b      	ldr	r3, [r3, #8]
 80045ee:	0a1b      	lsrs	r3, r3, #8
 80045f0:	f003 0307 	and.w	r3, r3, #7
 80045f4:	4904      	ldr	r1, [pc, #16]	; (8004608 <HAL_RCC_GetPCLK1Freq+0x28>)
 80045f6:	5ccb      	ldrb	r3, [r1, r3]
 80045f8:	f003 031f 	and.w	r3, r3, #31
 80045fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004600:	4618      	mov	r0, r3
 8004602:	bd80      	pop	{r7, pc}
 8004604:	40021000 	.word	0x40021000
 8004608:	08009160 	.word	0x08009160

0800460c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004610:	f7ff ffda 	bl	80045c8 <HAL_RCC_GetHCLKFreq>
 8004614:	4602      	mov	r2, r0
 8004616:	4b06      	ldr	r3, [pc, #24]	; (8004630 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004618:	689b      	ldr	r3, [r3, #8]
 800461a:	0adb      	lsrs	r3, r3, #11
 800461c:	f003 0307 	and.w	r3, r3, #7
 8004620:	4904      	ldr	r1, [pc, #16]	; (8004634 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004622:	5ccb      	ldrb	r3, [r1, r3]
 8004624:	f003 031f 	and.w	r3, r3, #31
 8004628:	fa22 f303 	lsr.w	r3, r2, r3
}
 800462c:	4618      	mov	r0, r3
 800462e:	bd80      	pop	{r7, pc}
 8004630:	40021000 	.word	0x40021000
 8004634:	08009160 	.word	0x08009160

08004638 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004638:	b480      	push	{r7}
 800463a:	b087      	sub	sp, #28
 800463c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800463e:	4b1e      	ldr	r3, [pc, #120]	; (80046b8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004640:	68db      	ldr	r3, [r3, #12]
 8004642:	f003 0303 	and.w	r3, r3, #3
 8004646:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004648:	4b1b      	ldr	r3, [pc, #108]	; (80046b8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800464a:	68db      	ldr	r3, [r3, #12]
 800464c:	091b      	lsrs	r3, r3, #4
 800464e:	f003 030f 	and.w	r3, r3, #15
 8004652:	3301      	adds	r3, #1
 8004654:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004656:	693b      	ldr	r3, [r7, #16]
 8004658:	2b03      	cmp	r3, #3
 800465a:	d10c      	bne.n	8004676 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800465c:	4a17      	ldr	r2, [pc, #92]	; (80046bc <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	fbb2 f3f3 	udiv	r3, r2, r3
 8004664:	4a14      	ldr	r2, [pc, #80]	; (80046b8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004666:	68d2      	ldr	r2, [r2, #12]
 8004668:	0a12      	lsrs	r2, r2, #8
 800466a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800466e:	fb02 f303 	mul.w	r3, r2, r3
 8004672:	617b      	str	r3, [r7, #20]
    break;
 8004674:	e00c      	b.n	8004690 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004676:	4a12      	ldr	r2, [pc, #72]	; (80046c0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	fbb2 f3f3 	udiv	r3, r2, r3
 800467e:	4a0e      	ldr	r2, [pc, #56]	; (80046b8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004680:	68d2      	ldr	r2, [r2, #12]
 8004682:	0a12      	lsrs	r2, r2, #8
 8004684:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004688:	fb02 f303 	mul.w	r3, r2, r3
 800468c:	617b      	str	r3, [r7, #20]
    break;
 800468e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004690:	4b09      	ldr	r3, [pc, #36]	; (80046b8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004692:	68db      	ldr	r3, [r3, #12]
 8004694:	0e5b      	lsrs	r3, r3, #25
 8004696:	f003 0303 	and.w	r3, r3, #3
 800469a:	3301      	adds	r3, #1
 800469c:	005b      	lsls	r3, r3, #1
 800469e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80046a0:	697a      	ldr	r2, [r7, #20]
 80046a2:	68bb      	ldr	r3, [r7, #8]
 80046a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80046a8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80046aa:	687b      	ldr	r3, [r7, #4]
}
 80046ac:	4618      	mov	r0, r3
 80046ae:	371c      	adds	r7, #28
 80046b0:	46bd      	mov	sp, r7
 80046b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b6:	4770      	bx	lr
 80046b8:	40021000 	.word	0x40021000
 80046bc:	003d0900 	.word	0x003d0900
 80046c0:	00f42400 	.word	0x00f42400

080046c4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b086      	sub	sp, #24
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80046cc:	2300      	movs	r3, #0
 80046ce:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80046d0:	2300      	movs	r3, #0
 80046d2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80046dc:	2b00      	cmp	r3, #0
 80046de:	f000 8098 	beq.w	8004812 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80046e2:	2300      	movs	r3, #0
 80046e4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046e6:	4b43      	ldr	r3, [pc, #268]	; (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80046e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d10d      	bne.n	800470e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046f2:	4b40      	ldr	r3, [pc, #256]	; (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80046f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046f6:	4a3f      	ldr	r2, [pc, #252]	; (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80046f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046fc:	6593      	str	r3, [r2, #88]	; 0x58
 80046fe:	4b3d      	ldr	r3, [pc, #244]	; (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004700:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004702:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004706:	60bb      	str	r3, [r7, #8]
 8004708:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800470a:	2301      	movs	r3, #1
 800470c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800470e:	4b3a      	ldr	r3, [pc, #232]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4a39      	ldr	r2, [pc, #228]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004714:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004718:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800471a:	f7fd feff 	bl	800251c <HAL_GetTick>
 800471e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004720:	e009      	b.n	8004736 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004722:	f7fd fefb 	bl	800251c <HAL_GetTick>
 8004726:	4602      	mov	r2, r0
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	1ad3      	subs	r3, r2, r3
 800472c:	2b02      	cmp	r3, #2
 800472e:	d902      	bls.n	8004736 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004730:	2303      	movs	r3, #3
 8004732:	74fb      	strb	r3, [r7, #19]
        break;
 8004734:	e005      	b.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004736:	4b30      	ldr	r3, [pc, #192]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800473e:	2b00      	cmp	r3, #0
 8004740:	d0ef      	beq.n	8004722 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004742:	7cfb      	ldrb	r3, [r7, #19]
 8004744:	2b00      	cmp	r3, #0
 8004746:	d159      	bne.n	80047fc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004748:	4b2a      	ldr	r3, [pc, #168]	; (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800474a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800474e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004752:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004754:	697b      	ldr	r3, [r7, #20]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d01e      	beq.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800475e:	697a      	ldr	r2, [r7, #20]
 8004760:	429a      	cmp	r2, r3
 8004762:	d019      	beq.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004764:	4b23      	ldr	r3, [pc, #140]	; (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004766:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800476a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800476e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004770:	4b20      	ldr	r3, [pc, #128]	; (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004772:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004776:	4a1f      	ldr	r2, [pc, #124]	; (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004778:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800477c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004780:	4b1c      	ldr	r3, [pc, #112]	; (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004782:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004786:	4a1b      	ldr	r2, [pc, #108]	; (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004788:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800478c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004790:	4a18      	ldr	r2, [pc, #96]	; (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004792:	697b      	ldr	r3, [r7, #20]
 8004794:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004798:	697b      	ldr	r3, [r7, #20]
 800479a:	f003 0301 	and.w	r3, r3, #1
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d016      	beq.n	80047d0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047a2:	f7fd febb 	bl	800251c <HAL_GetTick>
 80047a6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80047a8:	e00b      	b.n	80047c2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047aa:	f7fd feb7 	bl	800251c <HAL_GetTick>
 80047ae:	4602      	mov	r2, r0
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	1ad3      	subs	r3, r2, r3
 80047b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d902      	bls.n	80047c2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80047bc:	2303      	movs	r3, #3
 80047be:	74fb      	strb	r3, [r7, #19]
            break;
 80047c0:	e006      	b.n	80047d0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80047c2:	4b0c      	ldr	r3, [pc, #48]	; (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80047c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047c8:	f003 0302 	and.w	r3, r3, #2
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d0ec      	beq.n	80047aa <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80047d0:	7cfb      	ldrb	r3, [r7, #19]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d10b      	bne.n	80047ee <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80047d6:	4b07      	ldr	r3, [pc, #28]	; (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80047d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047dc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047e4:	4903      	ldr	r1, [pc, #12]	; (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80047e6:	4313      	orrs	r3, r2
 80047e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80047ec:	e008      	b.n	8004800 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80047ee:	7cfb      	ldrb	r3, [r7, #19]
 80047f0:	74bb      	strb	r3, [r7, #18]
 80047f2:	e005      	b.n	8004800 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80047f4:	40021000 	.word	0x40021000
 80047f8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047fc:	7cfb      	ldrb	r3, [r7, #19]
 80047fe:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004800:	7c7b      	ldrb	r3, [r7, #17]
 8004802:	2b01      	cmp	r3, #1
 8004804:	d105      	bne.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004806:	4ba6      	ldr	r3, [pc, #664]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004808:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800480a:	4aa5      	ldr	r2, [pc, #660]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800480c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004810:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f003 0301 	and.w	r3, r3, #1
 800481a:	2b00      	cmp	r3, #0
 800481c:	d00a      	beq.n	8004834 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800481e:	4ba0      	ldr	r3, [pc, #640]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004820:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004824:	f023 0203 	bic.w	r2, r3, #3
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	499c      	ldr	r1, [pc, #624]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800482e:	4313      	orrs	r3, r2
 8004830:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f003 0302 	and.w	r3, r3, #2
 800483c:	2b00      	cmp	r3, #0
 800483e:	d00a      	beq.n	8004856 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004840:	4b97      	ldr	r3, [pc, #604]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004842:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004846:	f023 020c 	bic.w	r2, r3, #12
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	689b      	ldr	r3, [r3, #8]
 800484e:	4994      	ldr	r1, [pc, #592]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004850:	4313      	orrs	r3, r2
 8004852:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f003 0304 	and.w	r3, r3, #4
 800485e:	2b00      	cmp	r3, #0
 8004860:	d00a      	beq.n	8004878 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004862:	4b8f      	ldr	r3, [pc, #572]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004864:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004868:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	68db      	ldr	r3, [r3, #12]
 8004870:	498b      	ldr	r1, [pc, #556]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004872:	4313      	orrs	r3, r2
 8004874:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f003 0308 	and.w	r3, r3, #8
 8004880:	2b00      	cmp	r3, #0
 8004882:	d00a      	beq.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004884:	4b86      	ldr	r3, [pc, #536]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004886:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800488a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	691b      	ldr	r3, [r3, #16]
 8004892:	4983      	ldr	r1, [pc, #524]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004894:	4313      	orrs	r3, r2
 8004896:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f003 0320 	and.w	r3, r3, #32
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d00a      	beq.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80048a6:	4b7e      	ldr	r3, [pc, #504]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80048a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048ac:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	695b      	ldr	r3, [r3, #20]
 80048b4:	497a      	ldr	r1, [pc, #488]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80048b6:	4313      	orrs	r3, r2
 80048b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d00a      	beq.n	80048de <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80048c8:	4b75      	ldr	r3, [pc, #468]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80048ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048ce:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	699b      	ldr	r3, [r3, #24]
 80048d6:	4972      	ldr	r1, [pc, #456]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80048d8:	4313      	orrs	r3, r2
 80048da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d00a      	beq.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80048ea:	4b6d      	ldr	r3, [pc, #436]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80048ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048f0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	69db      	ldr	r3, [r3, #28]
 80048f8:	4969      	ldr	r1, [pc, #420]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80048fa:	4313      	orrs	r3, r2
 80048fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004908:	2b00      	cmp	r3, #0
 800490a:	d00a      	beq.n	8004922 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800490c:	4b64      	ldr	r3, [pc, #400]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800490e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004912:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6a1b      	ldr	r3, [r3, #32]
 800491a:	4961      	ldr	r1, [pc, #388]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800491c:	4313      	orrs	r3, r2
 800491e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800492a:	2b00      	cmp	r3, #0
 800492c:	d00a      	beq.n	8004944 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800492e:	4b5c      	ldr	r3, [pc, #368]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004930:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004934:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800493c:	4958      	ldr	r1, [pc, #352]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800493e:	4313      	orrs	r3, r2
 8004940:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800494c:	2b00      	cmp	r3, #0
 800494e:	d015      	beq.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004950:	4b53      	ldr	r3, [pc, #332]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004952:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004956:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800495e:	4950      	ldr	r1, [pc, #320]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004960:	4313      	orrs	r3, r2
 8004962:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800496a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800496e:	d105      	bne.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004970:	4b4b      	ldr	r3, [pc, #300]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004972:	68db      	ldr	r3, [r3, #12]
 8004974:	4a4a      	ldr	r2, [pc, #296]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004976:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800497a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004984:	2b00      	cmp	r3, #0
 8004986:	d015      	beq.n	80049b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004988:	4b45      	ldr	r3, [pc, #276]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800498a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800498e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004996:	4942      	ldr	r1, [pc, #264]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004998:	4313      	orrs	r3, r2
 800499a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80049a6:	d105      	bne.n	80049b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80049a8:	4b3d      	ldr	r3, [pc, #244]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049aa:	68db      	ldr	r3, [r3, #12]
 80049ac:	4a3c      	ldr	r2, [pc, #240]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049ae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80049b2:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d015      	beq.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80049c0:	4b37      	ldr	r3, [pc, #220]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049c6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049ce:	4934      	ldr	r1, [pc, #208]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049d0:	4313      	orrs	r3, r2
 80049d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049da:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80049de:	d105      	bne.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80049e0:	4b2f      	ldr	r3, [pc, #188]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049e2:	68db      	ldr	r3, [r3, #12]
 80049e4:	4a2e      	ldr	r2, [pc, #184]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049e6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80049ea:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d015      	beq.n	8004a24 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80049f8:	4b29      	ldr	r3, [pc, #164]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049fe:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a06:	4926      	ldr	r1, [pc, #152]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a08:	4313      	orrs	r3, r2
 8004a0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a12:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004a16:	d105      	bne.n	8004a24 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a18:	4b21      	ldr	r3, [pc, #132]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a1a:	68db      	ldr	r3, [r3, #12]
 8004a1c:	4a20      	ldr	r2, [pc, #128]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a1e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004a22:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d015      	beq.n	8004a5c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004a30:	4b1b      	ldr	r3, [pc, #108]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a36:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a3e:	4918      	ldr	r1, [pc, #96]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a40:	4313      	orrs	r3, r2
 8004a42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a4a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004a4e:	d105      	bne.n	8004a5c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a50:	4b13      	ldr	r3, [pc, #76]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a52:	68db      	ldr	r3, [r3, #12]
 8004a54:	4a12      	ldr	r2, [pc, #72]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a56:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004a5a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d015      	beq.n	8004a94 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004a68:	4b0d      	ldr	r3, [pc, #52]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a6e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a76:	490a      	ldr	r1, [pc, #40]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a82:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004a86:	d105      	bne.n	8004a94 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004a88:	4b05      	ldr	r3, [pc, #20]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a8a:	68db      	ldr	r3, [r3, #12]
 8004a8c:	4a04      	ldr	r2, [pc, #16]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a92:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004a94:	7cbb      	ldrb	r3, [r7, #18]
}
 8004a96:	4618      	mov	r0, r3
 8004a98:	3718      	adds	r7, #24
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bd80      	pop	{r7, pc}
 8004a9e:	bf00      	nop
 8004aa0:	40021000 	.word	0x40021000

08004aa4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b082      	sub	sp, #8
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d101      	bne.n	8004ab6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	e049      	b.n	8004b4a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004abc:	b2db      	uxtb	r3, r3
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d106      	bne.n	8004ad0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004aca:	6878      	ldr	r0, [r7, #4]
 8004acc:	f7fd f90e 	bl	8001cec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2202      	movs	r2, #2
 8004ad4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681a      	ldr	r2, [r3, #0]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	3304      	adds	r3, #4
 8004ae0:	4619      	mov	r1, r3
 8004ae2:	4610      	mov	r0, r2
 8004ae4:	f000 f92a 	bl	8004d3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2201      	movs	r2, #1
 8004aec:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2201      	movs	r2, #1
 8004af4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2201      	movs	r2, #1
 8004afc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2201      	movs	r2, #1
 8004b04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2201      	movs	r2, #1
 8004b0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2201      	movs	r2, #1
 8004b14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2201      	movs	r2, #1
 8004b1c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2201      	movs	r2, #1
 8004b24:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2201      	movs	r2, #1
 8004b2c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2201      	movs	r2, #1
 8004b34:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2201      	movs	r2, #1
 8004b3c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2201      	movs	r2, #1
 8004b44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004b48:	2300      	movs	r3, #0
}
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	3708      	adds	r7, #8
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	bd80      	pop	{r7, pc}

08004b52 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004b52:	b580      	push	{r7, lr}
 8004b54:	b082      	sub	sp, #8
 8004b56:	af00      	add	r7, sp, #0
 8004b58:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d101      	bne.n	8004b64 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004b60:	2301      	movs	r3, #1
 8004b62:	e049      	b.n	8004bf8 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b6a:	b2db      	uxtb	r3, r3
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d106      	bne.n	8004b7e <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2200      	movs	r2, #0
 8004b74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004b78:	6878      	ldr	r0, [r7, #4]
 8004b7a:	f000 f841 	bl	8004c00 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2202      	movs	r2, #2
 8004b82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681a      	ldr	r2, [r3, #0]
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	3304      	adds	r3, #4
 8004b8e:	4619      	mov	r1, r3
 8004b90:	4610      	mov	r0, r2
 8004b92:	f000 f8d3 	bl	8004d3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2201      	movs	r2, #1
 8004b9a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2201      	movs	r2, #1
 8004ba2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2201      	movs	r2, #1
 8004baa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2201      	movs	r2, #1
 8004bb2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2201      	movs	r2, #1
 8004bba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2201      	movs	r2, #1
 8004bc2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2201      	movs	r2, #1
 8004bca:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2201      	movs	r2, #1
 8004bd2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2201      	movs	r2, #1
 8004bda:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2201      	movs	r2, #1
 8004be2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2201      	movs	r2, #1
 8004bea:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2201      	movs	r2, #1
 8004bf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004bf6:	2300      	movs	r3, #0
}
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	3708      	adds	r7, #8
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	bd80      	pop	{r7, pc}

08004c00 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8004c00:	b480      	push	{r7}
 8004c02:	b083      	sub	sp, #12
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004c08:	bf00      	nop
 8004c0a:	370c      	adds	r7, #12
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c12:	4770      	bx	lr

08004c14 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b084      	sub	sp, #16
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	60f8      	str	r0, [r7, #12]
 8004c1c:	60b9      	str	r1, [r7, #8]
 8004c1e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c26:	2b01      	cmp	r3, #1
 8004c28:	d101      	bne.n	8004c2e <HAL_TIM_IC_ConfigChannel+0x1a>
 8004c2a:	2302      	movs	r3, #2
 8004c2c:	e082      	b.n	8004d34 <HAL_TIM_IC_ConfigChannel+0x120>
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	2201      	movs	r2, #1
 8004c32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d11b      	bne.n	8004c74 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	6818      	ldr	r0, [r3, #0]
 8004c40:	68bb      	ldr	r3, [r7, #8]
 8004c42:	6819      	ldr	r1, [r3, #0]
 8004c44:	68bb      	ldr	r3, [r7, #8]
 8004c46:	685a      	ldr	r2, [r3, #4]
 8004c48:	68bb      	ldr	r3, [r7, #8]
 8004c4a:	68db      	ldr	r3, [r3, #12]
 8004c4c:	f000 f906 	bl	8004e5c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	699a      	ldr	r2, [r3, #24]
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f022 020c 	bic.w	r2, r2, #12
 8004c5e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	6999      	ldr	r1, [r3, #24]
 8004c66:	68bb      	ldr	r3, [r7, #8]
 8004c68:	689a      	ldr	r2, [r3, #8]
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	430a      	orrs	r2, r1
 8004c70:	619a      	str	r2, [r3, #24]
 8004c72:	e05a      	b.n	8004d2a <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2b04      	cmp	r3, #4
 8004c78:	d11c      	bne.n	8004cb4 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	6818      	ldr	r0, [r3, #0]
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	6819      	ldr	r1, [r3, #0]
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	685a      	ldr	r2, [r3, #4]
 8004c86:	68bb      	ldr	r3, [r7, #8]
 8004c88:	68db      	ldr	r3, [r3, #12]
 8004c8a:	f000 f94f 	bl	8004f2c <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	699a      	ldr	r2, [r3, #24]
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004c9c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	6999      	ldr	r1, [r3, #24]
 8004ca4:	68bb      	ldr	r3, [r7, #8]
 8004ca6:	689b      	ldr	r3, [r3, #8]
 8004ca8:	021a      	lsls	r2, r3, #8
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	430a      	orrs	r2, r1
 8004cb0:	619a      	str	r2, [r3, #24]
 8004cb2:	e03a      	b.n	8004d2a <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2b08      	cmp	r3, #8
 8004cb8:	d11b      	bne.n	8004cf2 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	6818      	ldr	r0, [r3, #0]
 8004cbe:	68bb      	ldr	r3, [r7, #8]
 8004cc0:	6819      	ldr	r1, [r3, #0]
 8004cc2:	68bb      	ldr	r3, [r7, #8]
 8004cc4:	685a      	ldr	r2, [r3, #4]
 8004cc6:	68bb      	ldr	r3, [r7, #8]
 8004cc8:	68db      	ldr	r3, [r3, #12]
 8004cca:	f000 f96c 	bl	8004fa6 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	69da      	ldr	r2, [r3, #28]
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f022 020c 	bic.w	r2, r2, #12
 8004cdc:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	69d9      	ldr	r1, [r3, #28]
 8004ce4:	68bb      	ldr	r3, [r7, #8]
 8004ce6:	689a      	ldr	r2, [r3, #8]
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	430a      	orrs	r2, r1
 8004cee:	61da      	str	r2, [r3, #28]
 8004cf0:	e01b      	b.n	8004d2a <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	6818      	ldr	r0, [r3, #0]
 8004cf6:	68bb      	ldr	r3, [r7, #8]
 8004cf8:	6819      	ldr	r1, [r3, #0]
 8004cfa:	68bb      	ldr	r3, [r7, #8]
 8004cfc:	685a      	ldr	r2, [r3, #4]
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	68db      	ldr	r3, [r3, #12]
 8004d02:	f000 f98c 	bl	800501e <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	69da      	ldr	r2, [r3, #28]
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004d14:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	69d9      	ldr	r1, [r3, #28]
 8004d1c:	68bb      	ldr	r3, [r7, #8]
 8004d1e:	689b      	ldr	r3, [r3, #8]
 8004d20:	021a      	lsls	r2, r3, #8
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	430a      	orrs	r2, r1
 8004d28:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004d32:	2300      	movs	r3, #0
}
 8004d34:	4618      	mov	r0, r3
 8004d36:	3710      	adds	r7, #16
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	bd80      	pop	{r7, pc}

08004d3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	b085      	sub	sp, #20
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
 8004d44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	4a3c      	ldr	r2, [pc, #240]	; (8004e40 <TIM_Base_SetConfig+0x104>)
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d00f      	beq.n	8004d74 <TIM_Base_SetConfig+0x38>
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d5a:	d00b      	beq.n	8004d74 <TIM_Base_SetConfig+0x38>
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	4a39      	ldr	r2, [pc, #228]	; (8004e44 <TIM_Base_SetConfig+0x108>)
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d007      	beq.n	8004d74 <TIM_Base_SetConfig+0x38>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	4a38      	ldr	r2, [pc, #224]	; (8004e48 <TIM_Base_SetConfig+0x10c>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d003      	beq.n	8004d74 <TIM_Base_SetConfig+0x38>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	4a37      	ldr	r2, [pc, #220]	; (8004e4c <TIM_Base_SetConfig+0x110>)
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d108      	bne.n	8004d86 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d7a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	685b      	ldr	r3, [r3, #4]
 8004d80:	68fa      	ldr	r2, [r7, #12]
 8004d82:	4313      	orrs	r3, r2
 8004d84:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	4a2d      	ldr	r2, [pc, #180]	; (8004e40 <TIM_Base_SetConfig+0x104>)
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d01b      	beq.n	8004dc6 <TIM_Base_SetConfig+0x8a>
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d94:	d017      	beq.n	8004dc6 <TIM_Base_SetConfig+0x8a>
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	4a2a      	ldr	r2, [pc, #168]	; (8004e44 <TIM_Base_SetConfig+0x108>)
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d013      	beq.n	8004dc6 <TIM_Base_SetConfig+0x8a>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	4a29      	ldr	r2, [pc, #164]	; (8004e48 <TIM_Base_SetConfig+0x10c>)
 8004da2:	4293      	cmp	r3, r2
 8004da4:	d00f      	beq.n	8004dc6 <TIM_Base_SetConfig+0x8a>
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	4a28      	ldr	r2, [pc, #160]	; (8004e4c <TIM_Base_SetConfig+0x110>)
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d00b      	beq.n	8004dc6 <TIM_Base_SetConfig+0x8a>
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	4a27      	ldr	r2, [pc, #156]	; (8004e50 <TIM_Base_SetConfig+0x114>)
 8004db2:	4293      	cmp	r3, r2
 8004db4:	d007      	beq.n	8004dc6 <TIM_Base_SetConfig+0x8a>
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	4a26      	ldr	r2, [pc, #152]	; (8004e54 <TIM_Base_SetConfig+0x118>)
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d003      	beq.n	8004dc6 <TIM_Base_SetConfig+0x8a>
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	4a25      	ldr	r2, [pc, #148]	; (8004e58 <TIM_Base_SetConfig+0x11c>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d108      	bne.n	8004dd8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004dcc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	68db      	ldr	r3, [r3, #12]
 8004dd2:	68fa      	ldr	r2, [r7, #12]
 8004dd4:	4313      	orrs	r3, r2
 8004dd6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	695b      	ldr	r3, [r3, #20]
 8004de2:	4313      	orrs	r3, r2
 8004de4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	68fa      	ldr	r2, [r7, #12]
 8004dea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	689a      	ldr	r2, [r3, #8]
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004df4:	683b      	ldr	r3, [r7, #0]
 8004df6:	681a      	ldr	r2, [r3, #0]
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	4a10      	ldr	r2, [pc, #64]	; (8004e40 <TIM_Base_SetConfig+0x104>)
 8004e00:	4293      	cmp	r3, r2
 8004e02:	d00f      	beq.n	8004e24 <TIM_Base_SetConfig+0xe8>
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	4a11      	ldr	r2, [pc, #68]	; (8004e4c <TIM_Base_SetConfig+0x110>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d00b      	beq.n	8004e24 <TIM_Base_SetConfig+0xe8>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	4a10      	ldr	r2, [pc, #64]	; (8004e50 <TIM_Base_SetConfig+0x114>)
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d007      	beq.n	8004e24 <TIM_Base_SetConfig+0xe8>
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	4a0f      	ldr	r2, [pc, #60]	; (8004e54 <TIM_Base_SetConfig+0x118>)
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	d003      	beq.n	8004e24 <TIM_Base_SetConfig+0xe8>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	4a0e      	ldr	r2, [pc, #56]	; (8004e58 <TIM_Base_SetConfig+0x11c>)
 8004e20:	4293      	cmp	r3, r2
 8004e22:	d103      	bne.n	8004e2c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	691a      	ldr	r2, [r3, #16]
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2201      	movs	r2, #1
 8004e30:	615a      	str	r2, [r3, #20]
}
 8004e32:	bf00      	nop
 8004e34:	3714      	adds	r7, #20
 8004e36:	46bd      	mov	sp, r7
 8004e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3c:	4770      	bx	lr
 8004e3e:	bf00      	nop
 8004e40:	40012c00 	.word	0x40012c00
 8004e44:	40000400 	.word	0x40000400
 8004e48:	40000800 	.word	0x40000800
 8004e4c:	40013400 	.word	0x40013400
 8004e50:	40014000 	.word	0x40014000
 8004e54:	40014400 	.word	0x40014400
 8004e58:	40014800 	.word	0x40014800

08004e5c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	b087      	sub	sp, #28
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	60f8      	str	r0, [r7, #12]
 8004e64:	60b9      	str	r1, [r7, #8]
 8004e66:	607a      	str	r2, [r7, #4]
 8004e68:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	6a1b      	ldr	r3, [r3, #32]
 8004e6e:	f023 0201 	bic.w	r2, r3, #1
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	699b      	ldr	r3, [r3, #24]
 8004e7a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	6a1b      	ldr	r3, [r3, #32]
 8004e80:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	4a24      	ldr	r2, [pc, #144]	; (8004f18 <TIM_TI1_SetConfig+0xbc>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d013      	beq.n	8004eb2 <TIM_TI1_SetConfig+0x56>
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e90:	d00f      	beq.n	8004eb2 <TIM_TI1_SetConfig+0x56>
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	4a21      	ldr	r2, [pc, #132]	; (8004f1c <TIM_TI1_SetConfig+0xc0>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d00b      	beq.n	8004eb2 <TIM_TI1_SetConfig+0x56>
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	4a20      	ldr	r2, [pc, #128]	; (8004f20 <TIM_TI1_SetConfig+0xc4>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d007      	beq.n	8004eb2 <TIM_TI1_SetConfig+0x56>
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	4a1f      	ldr	r2, [pc, #124]	; (8004f24 <TIM_TI1_SetConfig+0xc8>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d003      	beq.n	8004eb2 <TIM_TI1_SetConfig+0x56>
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	4a1e      	ldr	r2, [pc, #120]	; (8004f28 <TIM_TI1_SetConfig+0xcc>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d101      	bne.n	8004eb6 <TIM_TI1_SetConfig+0x5a>
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	e000      	b.n	8004eb8 <TIM_TI1_SetConfig+0x5c>
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d008      	beq.n	8004ece <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	f023 0303 	bic.w	r3, r3, #3
 8004ec2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004ec4:	697a      	ldr	r2, [r7, #20]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	617b      	str	r3, [r7, #20]
 8004ecc:	e003      	b.n	8004ed6 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004ece:	697b      	ldr	r3, [r7, #20]
 8004ed0:	f043 0301 	orr.w	r3, r3, #1
 8004ed4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ed6:	697b      	ldr	r3, [r7, #20]
 8004ed8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004edc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	011b      	lsls	r3, r3, #4
 8004ee2:	b2db      	uxtb	r3, r3
 8004ee4:	697a      	ldr	r2, [r7, #20]
 8004ee6:	4313      	orrs	r3, r2
 8004ee8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004eea:	693b      	ldr	r3, [r7, #16]
 8004eec:	f023 030a 	bic.w	r3, r3, #10
 8004ef0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	f003 030a 	and.w	r3, r3, #10
 8004ef8:	693a      	ldr	r2, [r7, #16]
 8004efa:	4313      	orrs	r3, r2
 8004efc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	697a      	ldr	r2, [r7, #20]
 8004f02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	693a      	ldr	r2, [r7, #16]
 8004f08:	621a      	str	r2, [r3, #32]
}
 8004f0a:	bf00      	nop
 8004f0c:	371c      	adds	r7, #28
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f14:	4770      	bx	lr
 8004f16:	bf00      	nop
 8004f18:	40012c00 	.word	0x40012c00
 8004f1c:	40000400 	.word	0x40000400
 8004f20:	40000800 	.word	0x40000800
 8004f24:	40013400 	.word	0x40013400
 8004f28:	40014000 	.word	0x40014000

08004f2c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	b087      	sub	sp, #28
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	60f8      	str	r0, [r7, #12]
 8004f34:	60b9      	str	r1, [r7, #8]
 8004f36:	607a      	str	r2, [r7, #4]
 8004f38:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	6a1b      	ldr	r3, [r3, #32]
 8004f3e:	f023 0210 	bic.w	r2, r3, #16
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	699b      	ldr	r3, [r3, #24]
 8004f4a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	6a1b      	ldr	r3, [r3, #32]
 8004f50:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004f52:	697b      	ldr	r3, [r7, #20]
 8004f54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f58:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	021b      	lsls	r3, r3, #8
 8004f5e:	697a      	ldr	r2, [r7, #20]
 8004f60:	4313      	orrs	r3, r2
 8004f62:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f64:	697b      	ldr	r3, [r7, #20]
 8004f66:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004f6a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	031b      	lsls	r3, r3, #12
 8004f70:	b29b      	uxth	r3, r3
 8004f72:	697a      	ldr	r2, [r7, #20]
 8004f74:	4313      	orrs	r3, r2
 8004f76:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f78:	693b      	ldr	r3, [r7, #16]
 8004f7a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004f7e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004f80:	68bb      	ldr	r3, [r7, #8]
 8004f82:	011b      	lsls	r3, r3, #4
 8004f84:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8004f88:	693a      	ldr	r2, [r7, #16]
 8004f8a:	4313      	orrs	r3, r2
 8004f8c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	697a      	ldr	r2, [r7, #20]
 8004f92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	693a      	ldr	r2, [r7, #16]
 8004f98:	621a      	str	r2, [r3, #32]
}
 8004f9a:	bf00      	nop
 8004f9c:	371c      	adds	r7, #28
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa4:	4770      	bx	lr

08004fa6 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004fa6:	b480      	push	{r7}
 8004fa8:	b087      	sub	sp, #28
 8004faa:	af00      	add	r7, sp, #0
 8004fac:	60f8      	str	r0, [r7, #12]
 8004fae:	60b9      	str	r1, [r7, #8]
 8004fb0:	607a      	str	r2, [r7, #4]
 8004fb2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	6a1b      	ldr	r3, [r3, #32]
 8004fb8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	69db      	ldr	r3, [r3, #28]
 8004fc4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	6a1b      	ldr	r3, [r3, #32]
 8004fca:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004fcc:	697b      	ldr	r3, [r7, #20]
 8004fce:	f023 0303 	bic.w	r3, r3, #3
 8004fd2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8004fd4:	697a      	ldr	r2, [r7, #20]
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	4313      	orrs	r3, r2
 8004fda:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004fdc:	697b      	ldr	r3, [r7, #20]
 8004fde:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004fe2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	011b      	lsls	r3, r3, #4
 8004fe8:	b2db      	uxtb	r3, r3
 8004fea:	697a      	ldr	r2, [r7, #20]
 8004fec:	4313      	orrs	r3, r2
 8004fee:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004ff0:	693b      	ldr	r3, [r7, #16]
 8004ff2:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8004ff6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	021b      	lsls	r3, r3, #8
 8004ffc:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8005000:	693a      	ldr	r2, [r7, #16]
 8005002:	4313      	orrs	r3, r2
 8005004:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	697a      	ldr	r2, [r7, #20]
 800500a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	693a      	ldr	r2, [r7, #16]
 8005010:	621a      	str	r2, [r3, #32]
}
 8005012:	bf00      	nop
 8005014:	371c      	adds	r7, #28
 8005016:	46bd      	mov	sp, r7
 8005018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501c:	4770      	bx	lr

0800501e <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800501e:	b480      	push	{r7}
 8005020:	b087      	sub	sp, #28
 8005022:	af00      	add	r7, sp, #0
 8005024:	60f8      	str	r0, [r7, #12]
 8005026:	60b9      	str	r1, [r7, #8]
 8005028:	607a      	str	r2, [r7, #4]
 800502a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	6a1b      	ldr	r3, [r3, #32]
 8005030:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	69db      	ldr	r3, [r3, #28]
 800503c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	6a1b      	ldr	r3, [r3, #32]
 8005042:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005044:	697b      	ldr	r3, [r7, #20]
 8005046:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800504a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	021b      	lsls	r3, r3, #8
 8005050:	697a      	ldr	r2, [r7, #20]
 8005052:	4313      	orrs	r3, r2
 8005054:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005056:	697b      	ldr	r3, [r7, #20]
 8005058:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800505c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	031b      	lsls	r3, r3, #12
 8005062:	b29b      	uxth	r3, r3
 8005064:	697a      	ldr	r2, [r7, #20]
 8005066:	4313      	orrs	r3, r2
 8005068:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800506a:	693b      	ldr	r3, [r7, #16]
 800506c:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8005070:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005072:	68bb      	ldr	r3, [r7, #8]
 8005074:	031b      	lsls	r3, r3, #12
 8005076:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800507a:	693a      	ldr	r2, [r7, #16]
 800507c:	4313      	orrs	r3, r2
 800507e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	697a      	ldr	r2, [r7, #20]
 8005084:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	693a      	ldr	r2, [r7, #16]
 800508a:	621a      	str	r2, [r3, #32]
}
 800508c:	bf00      	nop
 800508e:	371c      	adds	r7, #28
 8005090:	46bd      	mov	sp, r7
 8005092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005096:	4770      	bx	lr

08005098 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005098:	b480      	push	{r7}
 800509a:	b087      	sub	sp, #28
 800509c:	af00      	add	r7, sp, #0
 800509e:	60f8      	str	r0, [r7, #12]
 80050a0:	60b9      	str	r1, [r7, #8]
 80050a2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	f003 031f 	and.w	r3, r3, #31
 80050aa:	2201      	movs	r2, #1
 80050ac:	fa02 f303 	lsl.w	r3, r2, r3
 80050b0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	6a1a      	ldr	r2, [r3, #32]
 80050b6:	697b      	ldr	r3, [r7, #20]
 80050b8:	43db      	mvns	r3, r3
 80050ba:	401a      	ands	r2, r3
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	6a1a      	ldr	r2, [r3, #32]
 80050c4:	68bb      	ldr	r3, [r7, #8]
 80050c6:	f003 031f 	and.w	r3, r3, #31
 80050ca:	6879      	ldr	r1, [r7, #4]
 80050cc:	fa01 f303 	lsl.w	r3, r1, r3
 80050d0:	431a      	orrs	r2, r3
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	621a      	str	r2, [r3, #32]
}
 80050d6:	bf00      	nop
 80050d8:	371c      	adds	r7, #28
 80050da:	46bd      	mov	sp, r7
 80050dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e0:	4770      	bx	lr

080050e2 <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 80050e2:	b580      	push	{r7, lr}
 80050e4:	b082      	sub	sp, #8
 80050e6:	af00      	add	r7, sp, #0
 80050e8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d101      	bne.n	80050f4 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 80050f0:	2301      	movs	r3, #1
 80050f2:	e04a      	b.n	800518a <HAL_HalfDuplex_Init+0xa8>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d106      	bne.n	800510c <HAL_HalfDuplex_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2200      	movs	r2, #0
 8005102:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005106:	6878      	ldr	r0, [r7, #4]
 8005108:	f7fc fe62 	bl	8001dd0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2224      	movs	r2, #36	; 0x24
 8005110:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	681a      	ldr	r2, [r3, #0]
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f022 0201 	bic.w	r2, r2, #1
 8005122:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005124:	6878      	ldr	r0, [r7, #4]
 8005126:	f000 fb09 	bl	800573c <UART_SetConfig>
 800512a:	4603      	mov	r3, r0
 800512c:	2b01      	cmp	r3, #1
 800512e:	d101      	bne.n	8005134 <HAL_HalfDuplex_Init+0x52>
  {
    return HAL_ERROR;
 8005130:	2301      	movs	r3, #1
 8005132:	e02a      	b.n	800518a <HAL_HalfDuplex_Init+0xa8>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005138:	2b00      	cmp	r3, #0
 800513a:	d002      	beq.n	8005142 <HAL_HalfDuplex_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800513c:	6878      	ldr	r0, [r7, #4]
 800513e:	f000 fd9b 	bl	8005c78 <UART_AdvFeatureConfig>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	685a      	ldr	r2, [r3, #4]
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005150:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	689a      	ldr	r2, [r3, #8]
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 8005160:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	689a      	ldr	r2, [r3, #8]
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f042 0208 	orr.w	r2, r2, #8
 8005170:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	681a      	ldr	r2, [r3, #0]
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f042 0201 	orr.w	r2, r2, #1
 8005180:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005182:	6878      	ldr	r0, [r7, #4]
 8005184:	f000 fe1a 	bl	8005dbc <UART_CheckIdleState>
 8005188:	4603      	mov	r3, r0
}
 800518a:	4618      	mov	r0, r3
 800518c:	3708      	adds	r7, #8
 800518e:	46bd      	mov	sp, r7
 8005190:	bd80      	pop	{r7, pc}
	...

08005194 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b084      	sub	sp, #16
 8005198:	af00      	add	r7, sp, #0
 800519a:	60f8      	str	r0, [r7, #12]
 800519c:	60b9      	str	r1, [r7, #8]
 800519e:	4613      	mov	r3, r2
 80051a0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80051a8:	2b20      	cmp	r3, #32
 80051aa:	d168      	bne.n	800527e <HAL_UART_Transmit_DMA+0xea>
  {
    if ((pData == NULL) || (Size == 0U))
 80051ac:	68bb      	ldr	r3, [r7, #8]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d002      	beq.n	80051b8 <HAL_UART_Transmit_DMA+0x24>
 80051b2:	88fb      	ldrh	r3, [r7, #6]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d101      	bne.n	80051bc <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 80051b8:	2301      	movs	r3, #1
 80051ba:	e061      	b.n	8005280 <HAL_UART_Transmit_DMA+0xec>
    }

    __HAL_LOCK(huart);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80051c2:	2b01      	cmp	r3, #1
 80051c4:	d101      	bne.n	80051ca <HAL_UART_Transmit_DMA+0x36>
 80051c6:	2302      	movs	r3, #2
 80051c8:	e05a      	b.n	8005280 <HAL_UART_Transmit_DMA+0xec>
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	2201      	movs	r2, #1
 80051ce:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	68ba      	ldr	r2, [r7, #8]
 80051d6:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	88fa      	ldrh	r2, [r7, #6]
 80051dc:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	88fa      	ldrh	r2, [r7, #6]
 80051e4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	2200      	movs	r2, #0
 80051ec:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	2221      	movs	r2, #33	; 0x21
 80051f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmatx != NULL)
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d02c      	beq.n	800525a <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005204:	4a20      	ldr	r2, [pc, #128]	; (8005288 <HAL_UART_Transmit_DMA+0xf4>)
 8005206:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800520c:	4a1f      	ldr	r2, [pc, #124]	; (800528c <HAL_UART_Transmit_DMA+0xf8>)
 800520e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005214:	4a1e      	ldr	r2, [pc, #120]	; (8005290 <HAL_UART_Transmit_DMA+0xfc>)
 8005216:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800521c:	2200      	movs	r2, #0
 800521e:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	6f98      	ldr	r0, [r3, #120]	; 0x78
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005228:	4619      	mov	r1, r3
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	3328      	adds	r3, #40	; 0x28
 8005230:	461a      	mov	r2, r3
 8005232:	88fb      	ldrh	r3, [r7, #6]
 8005234:	f7fd fbaa 	bl	800298c <HAL_DMA_Start_IT>
 8005238:	4603      	mov	r3, r0
 800523a:	2b00      	cmp	r3, #0
 800523c:	d00d      	beq.n	800525a <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	2210      	movs	r2, #16
 8005242:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	2200      	movs	r2, #0
 800524a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	2220      	movs	r2, #32
 8005252:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        return HAL_ERROR;
 8005256:	2301      	movs	r3, #1
 8005258:	e012      	b.n	8005280 <HAL_UART_Transmit_DMA+0xec>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	2240      	movs	r2, #64	; 0x40
 8005260:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	2200      	movs	r2, #0
 8005266:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	689a      	ldr	r2, [r3, #8]
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005278:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 800527a:	2300      	movs	r3, #0
 800527c:	e000      	b.n	8005280 <HAL_UART_Transmit_DMA+0xec>
  }
  else
  {
    return HAL_BUSY;
 800527e:	2302      	movs	r3, #2
  }
}
 8005280:	4618      	mov	r0, r3
 8005282:	3710      	adds	r7, #16
 8005284:	46bd      	mov	sp, r7
 8005286:	bd80      	pop	{r7, pc}
 8005288:	08005ff3 	.word	0x08005ff3
 800528c:	08006047 	.word	0x08006047
 8005290:	08006063 	.word	0x08006063

08005294 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b088      	sub	sp, #32
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	69db      	ldr	r3, [r3, #28]
 80052a2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	689b      	ldr	r3, [r3, #8]
 80052b2:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80052b4:	69fa      	ldr	r2, [r7, #28]
 80052b6:	f640 030f 	movw	r3, #2063	; 0x80f
 80052ba:	4013      	ands	r3, r2
 80052bc:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 80052be:	693b      	ldr	r3, [r7, #16]
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d118      	bne.n	80052f6 <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80052c4:	69fb      	ldr	r3, [r7, #28]
 80052c6:	f003 0320 	and.w	r3, r3, #32
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d013      	beq.n	80052f6 <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80052ce:	69bb      	ldr	r3, [r7, #24]
 80052d0:	f003 0320 	and.w	r3, r3, #32
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d104      	bne.n	80052e2 <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80052d8:	697b      	ldr	r3, [r7, #20]
 80052da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d009      	beq.n	80052f6 <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	f000 81fb 	beq.w	80056e2 <HAL_UART_IRQHandler+0x44e>
      {
        huart->RxISR(huart);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052f0:	6878      	ldr	r0, [r7, #4]
 80052f2:	4798      	blx	r3
      }
      return;
 80052f4:	e1f5      	b.n	80056e2 <HAL_UART_IRQHandler+0x44e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80052f6:	693b      	ldr	r3, [r7, #16]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	f000 80ef 	beq.w	80054dc <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80052fe:	697a      	ldr	r2, [r7, #20]
 8005300:	4b73      	ldr	r3, [pc, #460]	; (80054d0 <HAL_UART_IRQHandler+0x23c>)
 8005302:	4013      	ands	r3, r2
 8005304:	2b00      	cmp	r3, #0
 8005306:	d105      	bne.n	8005314 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8005308:	69ba      	ldr	r2, [r7, #24]
 800530a:	4b72      	ldr	r3, [pc, #456]	; (80054d4 <HAL_UART_IRQHandler+0x240>)
 800530c:	4013      	ands	r3, r2
 800530e:	2b00      	cmp	r3, #0
 8005310:	f000 80e4 	beq.w	80054dc <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005314:	69fb      	ldr	r3, [r7, #28]
 8005316:	f003 0301 	and.w	r3, r3, #1
 800531a:	2b00      	cmp	r3, #0
 800531c:	d010      	beq.n	8005340 <HAL_UART_IRQHandler+0xac>
 800531e:	69bb      	ldr	r3, [r7, #24]
 8005320:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005324:	2b00      	cmp	r3, #0
 8005326:	d00b      	beq.n	8005340 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	2201      	movs	r2, #1
 800532e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005336:	f043 0201 	orr.w	r2, r3, #1
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005340:	69fb      	ldr	r3, [r7, #28]
 8005342:	f003 0302 	and.w	r3, r3, #2
 8005346:	2b00      	cmp	r3, #0
 8005348:	d010      	beq.n	800536c <HAL_UART_IRQHandler+0xd8>
 800534a:	697b      	ldr	r3, [r7, #20]
 800534c:	f003 0301 	and.w	r3, r3, #1
 8005350:	2b00      	cmp	r3, #0
 8005352:	d00b      	beq.n	800536c <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	2202      	movs	r2, #2
 800535a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005362:	f043 0204 	orr.w	r2, r3, #4
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800536c:	69fb      	ldr	r3, [r7, #28]
 800536e:	f003 0304 	and.w	r3, r3, #4
 8005372:	2b00      	cmp	r3, #0
 8005374:	d010      	beq.n	8005398 <HAL_UART_IRQHandler+0x104>
 8005376:	697b      	ldr	r3, [r7, #20]
 8005378:	f003 0301 	and.w	r3, r3, #1
 800537c:	2b00      	cmp	r3, #0
 800537e:	d00b      	beq.n	8005398 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	2204      	movs	r2, #4
 8005386:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800538e:	f043 0202 	orr.w	r2, r3, #2
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005398:	69fb      	ldr	r3, [r7, #28]
 800539a:	f003 0308 	and.w	r3, r3, #8
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d015      	beq.n	80053ce <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80053a2:	69bb      	ldr	r3, [r7, #24]
 80053a4:	f003 0320 	and.w	r3, r3, #32
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d104      	bne.n	80053b6 <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80053ac:	697a      	ldr	r2, [r7, #20]
 80053ae:	4b48      	ldr	r3, [pc, #288]	; (80054d0 <HAL_UART_IRQHandler+0x23c>)
 80053b0:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d00b      	beq.n	80053ce <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	2208      	movs	r2, #8
 80053bc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80053c4:	f043 0208 	orr.w	r2, r3, #8
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80053ce:	69fb      	ldr	r3, [r7, #28]
 80053d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d011      	beq.n	80053fc <HAL_UART_IRQHandler+0x168>
 80053d8:	69bb      	ldr	r3, [r7, #24]
 80053da:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d00c      	beq.n	80053fc <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80053ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80053f2:	f043 0220 	orr.w	r2, r3, #32
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005402:	2b00      	cmp	r3, #0
 8005404:	f000 816f 	beq.w	80056e6 <HAL_UART_IRQHandler+0x452>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005408:	69fb      	ldr	r3, [r7, #28]
 800540a:	f003 0320 	and.w	r3, r3, #32
 800540e:	2b00      	cmp	r3, #0
 8005410:	d011      	beq.n	8005436 <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005412:	69bb      	ldr	r3, [r7, #24]
 8005414:	f003 0320 	and.w	r3, r3, #32
 8005418:	2b00      	cmp	r3, #0
 800541a:	d104      	bne.n	8005426 <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800541c:	697b      	ldr	r3, [r7, #20]
 800541e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005422:	2b00      	cmp	r3, #0
 8005424:	d007      	beq.n	8005436 <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800542a:	2b00      	cmp	r3, #0
 800542c:	d003      	beq.n	8005436 <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005432:	6878      	ldr	r0, [r7, #4]
 8005434:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800543c:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	689b      	ldr	r3, [r3, #8]
 8005444:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005448:	2b40      	cmp	r3, #64	; 0x40
 800544a:	d004      	beq.n	8005456 <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005452:	2b00      	cmp	r3, #0
 8005454:	d031      	beq.n	80054ba <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005456:	6878      	ldr	r0, [r7, #4]
 8005458:	f000 fd99 	bl	8005f8e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	689b      	ldr	r3, [r3, #8]
 8005462:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005466:	2b40      	cmp	r3, #64	; 0x40
 8005468:	d123      	bne.n	80054b2 <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	689a      	ldr	r2, [r3, #8]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005478:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800547e:	2b00      	cmp	r3, #0
 8005480:	d013      	beq.n	80054aa <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005486:	4a14      	ldr	r2, [pc, #80]	; (80054d8 <HAL_UART_IRQHandler+0x244>)
 8005488:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800548e:	4618      	mov	r0, r3
 8005490:	f7fd fb50 	bl	8002b34 <HAL_DMA_Abort_IT>
 8005494:	4603      	mov	r3, r0
 8005496:	2b00      	cmp	r3, #0
 8005498:	d017      	beq.n	80054ca <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800549e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054a0:	687a      	ldr	r2, [r7, #4]
 80054a2:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 80054a4:	4610      	mov	r0, r2
 80054a6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054a8:	e00f      	b.n	80054ca <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80054aa:	6878      	ldr	r0, [r7, #4]
 80054ac:	f000 f930 	bl	8005710 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054b0:	e00b      	b.n	80054ca <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80054b2:	6878      	ldr	r0, [r7, #4]
 80054b4:	f000 f92c 	bl	8005710 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054b8:	e007      	b.n	80054ca <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80054ba:	6878      	ldr	r0, [r7, #4]
 80054bc:	f000 f928 	bl	8005710 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2200      	movs	r2, #0
 80054c4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 80054c8:	e10d      	b.n	80056e6 <HAL_UART_IRQHandler+0x452>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054ca:	bf00      	nop
    return;
 80054cc:	e10b      	b.n	80056e6 <HAL_UART_IRQHandler+0x452>
 80054ce:	bf00      	nop
 80054d0:	10000001 	.word	0x10000001
 80054d4:	04000120 	.word	0x04000120
 80054d8:	080060e3 	.word	0x080060e3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80054e0:	2b01      	cmp	r3, #1
 80054e2:	f040 80ab 	bne.w	800563c <HAL_UART_IRQHandler+0x3a8>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80054e6:	69fb      	ldr	r3, [r7, #28]
 80054e8:	f003 0310 	and.w	r3, r3, #16
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	f000 80a5 	beq.w	800563c <HAL_UART_IRQHandler+0x3a8>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80054f2:	69bb      	ldr	r3, [r7, #24]
 80054f4:	f003 0310 	and.w	r3, r3, #16
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	f000 809f 	beq.w	800563c <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	2210      	movs	r2, #16
 8005504:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	689b      	ldr	r3, [r3, #8]
 800550c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005510:	2b40      	cmp	r3, #64	; 0x40
 8005512:	d155      	bne.n	80055c0 <HAL_UART_IRQHandler+0x32c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	685b      	ldr	r3, [r3, #4]
 800551c:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 800551e:	893b      	ldrh	r3, [r7, #8]
 8005520:	2b00      	cmp	r3, #0
 8005522:	f000 80e2 	beq.w	80056ea <HAL_UART_IRQHandler+0x456>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800552c:	893a      	ldrh	r2, [r7, #8]
 800552e:	429a      	cmp	r2, r3
 8005530:	f080 80db 	bcs.w	80056ea <HAL_UART_IRQHandler+0x456>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	893a      	ldrh	r2, [r7, #8]
 8005538:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f003 0320 	and.w	r3, r3, #32
 8005548:	2b00      	cmp	r3, #0
 800554a:	d12b      	bne.n	80055a4 <HAL_UART_IRQHandler+0x310>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	681a      	ldr	r2, [r3, #0]
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800555a:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	689a      	ldr	r2, [r3, #8]
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f022 0201 	bic.w	r2, r2, #1
 800556a:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	689a      	ldr	r2, [r3, #8]
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800557a:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2220      	movs	r2, #32
 8005580:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2200      	movs	r2, #0
 8005588:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	681a      	ldr	r2, [r3, #0]
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f022 0210 	bic.w	r2, r2, #16
 8005598:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800559e:	4618      	mov	r0, r3
 80055a0:	f7fd fa6f 	bl	8002a82 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80055b0:	b29b      	uxth	r3, r3
 80055b2:	1ad3      	subs	r3, r2, r3
 80055b4:	b29b      	uxth	r3, r3
 80055b6:	4619      	mov	r1, r3
 80055b8:	6878      	ldr	r0, [r7, #4]
 80055ba:	f000 f8b3 	bl	8005724 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80055be:	e094      	b.n	80056ea <HAL_UART_IRQHandler+0x456>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80055cc:	b29b      	uxth	r3, r3
 80055ce:	1ad3      	subs	r3, r2, r3
 80055d0:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80055d8:	b29b      	uxth	r3, r3
 80055da:	2b00      	cmp	r3, #0
 80055dc:	f000 8087 	beq.w	80056ee <HAL_UART_IRQHandler+0x45a>
          && (nb_rx_data > 0U))
 80055e0:	897b      	ldrh	r3, [r7, #10]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	f000 8083 	beq.w	80056ee <HAL_UART_IRQHandler+0x45a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	681a      	ldr	r2, [r3, #0]
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80055f6:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	689b      	ldr	r3, [r3, #8]
 80055fe:	687a      	ldr	r2, [r7, #4]
 8005600:	6812      	ldr	r2, [r2, #0]
 8005602:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005606:	f023 0301 	bic.w	r3, r3, #1
 800560a:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2220      	movs	r2, #32
 8005610:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2200      	movs	r2, #0
 8005618:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2200      	movs	r2, #0
 800561e:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	681a      	ldr	r2, [r3, #0]
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f022 0210 	bic.w	r2, r2, #16
 800562e:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005630:	897b      	ldrh	r3, [r7, #10]
 8005632:	4619      	mov	r1, r3
 8005634:	6878      	ldr	r0, [r7, #4]
 8005636:	f000 f875 	bl	8005724 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800563a:	e058      	b.n	80056ee <HAL_UART_IRQHandler+0x45a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800563c:	69fb      	ldr	r3, [r7, #28]
 800563e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005642:	2b00      	cmp	r3, #0
 8005644:	d00d      	beq.n	8005662 <HAL_UART_IRQHandler+0x3ce>
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800564c:	2b00      	cmp	r3, #0
 800564e:	d008      	beq.n	8005662 <HAL_UART_IRQHandler+0x3ce>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005658:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800565a:	6878      	ldr	r0, [r7, #4]
 800565c:	f000 fd71 	bl	8006142 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005660:	e048      	b.n	80056f4 <HAL_UART_IRQHandler+0x460>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005662:	69fb      	ldr	r3, [r7, #28]
 8005664:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005668:	2b00      	cmp	r3, #0
 800566a:	d012      	beq.n	8005692 <HAL_UART_IRQHandler+0x3fe>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800566c:	69bb      	ldr	r3, [r7, #24]
 800566e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005672:	2b00      	cmp	r3, #0
 8005674:	d104      	bne.n	8005680 <HAL_UART_IRQHandler+0x3ec>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005676:	697b      	ldr	r3, [r7, #20]
 8005678:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800567c:	2b00      	cmp	r3, #0
 800567e:	d008      	beq.n	8005692 <HAL_UART_IRQHandler+0x3fe>
  {
    if (huart->TxISR != NULL)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005684:	2b00      	cmp	r3, #0
 8005686:	d034      	beq.n	80056f2 <HAL_UART_IRQHandler+0x45e>
    {
      huart->TxISR(huart);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800568c:	6878      	ldr	r0, [r7, #4]
 800568e:	4798      	blx	r3
    }
    return;
 8005690:	e02f      	b.n	80056f2 <HAL_UART_IRQHandler+0x45e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005692:	69fb      	ldr	r3, [r7, #28]
 8005694:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005698:	2b00      	cmp	r3, #0
 800569a:	d008      	beq.n	80056ae <HAL_UART_IRQHandler+0x41a>
 800569c:	69bb      	ldr	r3, [r7, #24]
 800569e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d003      	beq.n	80056ae <HAL_UART_IRQHandler+0x41a>
  {
    UART_EndTransmit_IT(huart);
 80056a6:	6878      	ldr	r0, [r7, #4]
 80056a8:	f000 fd31 	bl	800610e <UART_EndTransmit_IT>
    return;
 80056ac:	e022      	b.n	80056f4 <HAL_UART_IRQHandler+0x460>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80056ae:	69fb      	ldr	r3, [r7, #28]
 80056b0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d008      	beq.n	80056ca <HAL_UART_IRQHandler+0x436>
 80056b8:	69bb      	ldr	r3, [r7, #24]
 80056ba:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d003      	beq.n	80056ca <HAL_UART_IRQHandler+0x436>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80056c2:	6878      	ldr	r0, [r7, #4]
 80056c4:	f000 fd51 	bl	800616a <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80056c8:	e014      	b.n	80056f4 <HAL_UART_IRQHandler+0x460>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80056ca:	69fb      	ldr	r3, [r7, #28]
 80056cc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d00f      	beq.n	80056f4 <HAL_UART_IRQHandler+0x460>
 80056d4:	69bb      	ldr	r3, [r7, #24]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	da0c      	bge.n	80056f4 <HAL_UART_IRQHandler+0x460>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80056da:	6878      	ldr	r0, [r7, #4]
 80056dc:	f000 fd3b 	bl	8006156 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80056e0:	e008      	b.n	80056f4 <HAL_UART_IRQHandler+0x460>
      return;
 80056e2:	bf00      	nop
 80056e4:	e006      	b.n	80056f4 <HAL_UART_IRQHandler+0x460>
    return;
 80056e6:	bf00      	nop
 80056e8:	e004      	b.n	80056f4 <HAL_UART_IRQHandler+0x460>
      return;
 80056ea:	bf00      	nop
 80056ec:	e002      	b.n	80056f4 <HAL_UART_IRQHandler+0x460>
      return;
 80056ee:	bf00      	nop
 80056f0:	e000      	b.n	80056f4 <HAL_UART_IRQHandler+0x460>
    return;
 80056f2:	bf00      	nop
  }
}
 80056f4:	3720      	adds	r7, #32
 80056f6:	46bd      	mov	sp, r7
 80056f8:	bd80      	pop	{r7, pc}
 80056fa:	bf00      	nop

080056fc <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80056fc:	b480      	push	{r7}
 80056fe:	b083      	sub	sp, #12
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8005704:	bf00      	nop
 8005706:	370c      	adds	r7, #12
 8005708:	46bd      	mov	sp, r7
 800570a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570e:	4770      	bx	lr

08005710 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005710:	b480      	push	{r7}
 8005712:	b083      	sub	sp, #12
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005718:	bf00      	nop
 800571a:	370c      	adds	r7, #12
 800571c:	46bd      	mov	sp, r7
 800571e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005722:	4770      	bx	lr

08005724 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005724:	b480      	push	{r7}
 8005726:	b083      	sub	sp, #12
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
 800572c:	460b      	mov	r3, r1
 800572e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005730:	bf00      	nop
 8005732:	370c      	adds	r7, #12
 8005734:	46bd      	mov	sp, r7
 8005736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573a:	4770      	bx	lr

0800573c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800573c:	b5b0      	push	{r4, r5, r7, lr}
 800573e:	b088      	sub	sp, #32
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005744:	2300      	movs	r3, #0
 8005746:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	689a      	ldr	r2, [r3, #8]
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	691b      	ldr	r3, [r3, #16]
 8005750:	431a      	orrs	r2, r3
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	695b      	ldr	r3, [r3, #20]
 8005756:	431a      	orrs	r2, r3
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	69db      	ldr	r3, [r3, #28]
 800575c:	4313      	orrs	r3, r2
 800575e:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	681a      	ldr	r2, [r3, #0]
 8005766:	4baf      	ldr	r3, [pc, #700]	; (8005a24 <UART_SetConfig+0x2e8>)
 8005768:	4013      	ands	r3, r2
 800576a:	687a      	ldr	r2, [r7, #4]
 800576c:	6812      	ldr	r2, [r2, #0]
 800576e:	69f9      	ldr	r1, [r7, #28]
 8005770:	430b      	orrs	r3, r1
 8005772:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	685b      	ldr	r3, [r3, #4]
 800577a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	68da      	ldr	r2, [r3, #12]
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	430a      	orrs	r2, r1
 8005788:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	699b      	ldr	r3, [r3, #24]
 800578e:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	4aa4      	ldr	r2, [pc, #656]	; (8005a28 <UART_SetConfig+0x2ec>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d004      	beq.n	80057a4 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6a1b      	ldr	r3, [r3, #32]
 800579e:	69fa      	ldr	r2, [r7, #28]
 80057a0:	4313      	orrs	r3, r2
 80057a2:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	689b      	ldr	r3, [r3, #8]
 80057aa:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80057ae:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80057b2:	687a      	ldr	r2, [r7, #4]
 80057b4:	6812      	ldr	r2, [r2, #0]
 80057b6:	69f9      	ldr	r1, [r7, #28]
 80057b8:	430b      	orrs	r3, r1
 80057ba:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057c2:	f023 010f 	bic.w	r1, r3, #15
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	430a      	orrs	r2, r1
 80057d0:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4a95      	ldr	r2, [pc, #596]	; (8005a2c <UART_SetConfig+0x2f0>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d120      	bne.n	800581e <UART_SetConfig+0xe2>
 80057dc:	4b94      	ldr	r3, [pc, #592]	; (8005a30 <UART_SetConfig+0x2f4>)
 80057de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057e2:	f003 0303 	and.w	r3, r3, #3
 80057e6:	2b03      	cmp	r3, #3
 80057e8:	d816      	bhi.n	8005818 <UART_SetConfig+0xdc>
 80057ea:	a201      	add	r2, pc, #4	; (adr r2, 80057f0 <UART_SetConfig+0xb4>)
 80057ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057f0:	08005801 	.word	0x08005801
 80057f4:	0800580d 	.word	0x0800580d
 80057f8:	08005807 	.word	0x08005807
 80057fc:	08005813 	.word	0x08005813
 8005800:	2301      	movs	r3, #1
 8005802:	76fb      	strb	r3, [r7, #27]
 8005804:	e0bc      	b.n	8005980 <UART_SetConfig+0x244>
 8005806:	2302      	movs	r3, #2
 8005808:	76fb      	strb	r3, [r7, #27]
 800580a:	e0b9      	b.n	8005980 <UART_SetConfig+0x244>
 800580c:	2304      	movs	r3, #4
 800580e:	76fb      	strb	r3, [r7, #27]
 8005810:	e0b6      	b.n	8005980 <UART_SetConfig+0x244>
 8005812:	2308      	movs	r3, #8
 8005814:	76fb      	strb	r3, [r7, #27]
 8005816:	e0b3      	b.n	8005980 <UART_SetConfig+0x244>
 8005818:	2310      	movs	r3, #16
 800581a:	76fb      	strb	r3, [r7, #27]
 800581c:	e0b0      	b.n	8005980 <UART_SetConfig+0x244>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	4a84      	ldr	r2, [pc, #528]	; (8005a34 <UART_SetConfig+0x2f8>)
 8005824:	4293      	cmp	r3, r2
 8005826:	d132      	bne.n	800588e <UART_SetConfig+0x152>
 8005828:	4b81      	ldr	r3, [pc, #516]	; (8005a30 <UART_SetConfig+0x2f4>)
 800582a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800582e:	f003 030c 	and.w	r3, r3, #12
 8005832:	2b0c      	cmp	r3, #12
 8005834:	d828      	bhi.n	8005888 <UART_SetConfig+0x14c>
 8005836:	a201      	add	r2, pc, #4	; (adr r2, 800583c <UART_SetConfig+0x100>)
 8005838:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800583c:	08005871 	.word	0x08005871
 8005840:	08005889 	.word	0x08005889
 8005844:	08005889 	.word	0x08005889
 8005848:	08005889 	.word	0x08005889
 800584c:	0800587d 	.word	0x0800587d
 8005850:	08005889 	.word	0x08005889
 8005854:	08005889 	.word	0x08005889
 8005858:	08005889 	.word	0x08005889
 800585c:	08005877 	.word	0x08005877
 8005860:	08005889 	.word	0x08005889
 8005864:	08005889 	.word	0x08005889
 8005868:	08005889 	.word	0x08005889
 800586c:	08005883 	.word	0x08005883
 8005870:	2300      	movs	r3, #0
 8005872:	76fb      	strb	r3, [r7, #27]
 8005874:	e084      	b.n	8005980 <UART_SetConfig+0x244>
 8005876:	2302      	movs	r3, #2
 8005878:	76fb      	strb	r3, [r7, #27]
 800587a:	e081      	b.n	8005980 <UART_SetConfig+0x244>
 800587c:	2304      	movs	r3, #4
 800587e:	76fb      	strb	r3, [r7, #27]
 8005880:	e07e      	b.n	8005980 <UART_SetConfig+0x244>
 8005882:	2308      	movs	r3, #8
 8005884:	76fb      	strb	r3, [r7, #27]
 8005886:	e07b      	b.n	8005980 <UART_SetConfig+0x244>
 8005888:	2310      	movs	r3, #16
 800588a:	76fb      	strb	r3, [r7, #27]
 800588c:	e078      	b.n	8005980 <UART_SetConfig+0x244>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	4a69      	ldr	r2, [pc, #420]	; (8005a38 <UART_SetConfig+0x2fc>)
 8005894:	4293      	cmp	r3, r2
 8005896:	d120      	bne.n	80058da <UART_SetConfig+0x19e>
 8005898:	4b65      	ldr	r3, [pc, #404]	; (8005a30 <UART_SetConfig+0x2f4>)
 800589a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800589e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80058a2:	2b30      	cmp	r3, #48	; 0x30
 80058a4:	d013      	beq.n	80058ce <UART_SetConfig+0x192>
 80058a6:	2b30      	cmp	r3, #48	; 0x30
 80058a8:	d814      	bhi.n	80058d4 <UART_SetConfig+0x198>
 80058aa:	2b20      	cmp	r3, #32
 80058ac:	d009      	beq.n	80058c2 <UART_SetConfig+0x186>
 80058ae:	2b20      	cmp	r3, #32
 80058b0:	d810      	bhi.n	80058d4 <UART_SetConfig+0x198>
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d002      	beq.n	80058bc <UART_SetConfig+0x180>
 80058b6:	2b10      	cmp	r3, #16
 80058b8:	d006      	beq.n	80058c8 <UART_SetConfig+0x18c>
 80058ba:	e00b      	b.n	80058d4 <UART_SetConfig+0x198>
 80058bc:	2300      	movs	r3, #0
 80058be:	76fb      	strb	r3, [r7, #27]
 80058c0:	e05e      	b.n	8005980 <UART_SetConfig+0x244>
 80058c2:	2302      	movs	r3, #2
 80058c4:	76fb      	strb	r3, [r7, #27]
 80058c6:	e05b      	b.n	8005980 <UART_SetConfig+0x244>
 80058c8:	2304      	movs	r3, #4
 80058ca:	76fb      	strb	r3, [r7, #27]
 80058cc:	e058      	b.n	8005980 <UART_SetConfig+0x244>
 80058ce:	2308      	movs	r3, #8
 80058d0:	76fb      	strb	r3, [r7, #27]
 80058d2:	e055      	b.n	8005980 <UART_SetConfig+0x244>
 80058d4:	2310      	movs	r3, #16
 80058d6:	76fb      	strb	r3, [r7, #27]
 80058d8:	e052      	b.n	8005980 <UART_SetConfig+0x244>
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	4a57      	ldr	r2, [pc, #348]	; (8005a3c <UART_SetConfig+0x300>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d120      	bne.n	8005926 <UART_SetConfig+0x1ea>
 80058e4:	4b52      	ldr	r3, [pc, #328]	; (8005a30 <UART_SetConfig+0x2f4>)
 80058e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058ea:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80058ee:	2bc0      	cmp	r3, #192	; 0xc0
 80058f0:	d013      	beq.n	800591a <UART_SetConfig+0x1de>
 80058f2:	2bc0      	cmp	r3, #192	; 0xc0
 80058f4:	d814      	bhi.n	8005920 <UART_SetConfig+0x1e4>
 80058f6:	2b80      	cmp	r3, #128	; 0x80
 80058f8:	d009      	beq.n	800590e <UART_SetConfig+0x1d2>
 80058fa:	2b80      	cmp	r3, #128	; 0x80
 80058fc:	d810      	bhi.n	8005920 <UART_SetConfig+0x1e4>
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d002      	beq.n	8005908 <UART_SetConfig+0x1cc>
 8005902:	2b40      	cmp	r3, #64	; 0x40
 8005904:	d006      	beq.n	8005914 <UART_SetConfig+0x1d8>
 8005906:	e00b      	b.n	8005920 <UART_SetConfig+0x1e4>
 8005908:	2300      	movs	r3, #0
 800590a:	76fb      	strb	r3, [r7, #27]
 800590c:	e038      	b.n	8005980 <UART_SetConfig+0x244>
 800590e:	2302      	movs	r3, #2
 8005910:	76fb      	strb	r3, [r7, #27]
 8005912:	e035      	b.n	8005980 <UART_SetConfig+0x244>
 8005914:	2304      	movs	r3, #4
 8005916:	76fb      	strb	r3, [r7, #27]
 8005918:	e032      	b.n	8005980 <UART_SetConfig+0x244>
 800591a:	2308      	movs	r3, #8
 800591c:	76fb      	strb	r3, [r7, #27]
 800591e:	e02f      	b.n	8005980 <UART_SetConfig+0x244>
 8005920:	2310      	movs	r3, #16
 8005922:	76fb      	strb	r3, [r7, #27]
 8005924:	e02c      	b.n	8005980 <UART_SetConfig+0x244>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	4a3f      	ldr	r2, [pc, #252]	; (8005a28 <UART_SetConfig+0x2ec>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d125      	bne.n	800597c <UART_SetConfig+0x240>
 8005930:	4b3f      	ldr	r3, [pc, #252]	; (8005a30 <UART_SetConfig+0x2f4>)
 8005932:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005936:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800593a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800593e:	d017      	beq.n	8005970 <UART_SetConfig+0x234>
 8005940:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005944:	d817      	bhi.n	8005976 <UART_SetConfig+0x23a>
 8005946:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800594a:	d00b      	beq.n	8005964 <UART_SetConfig+0x228>
 800594c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005950:	d811      	bhi.n	8005976 <UART_SetConfig+0x23a>
 8005952:	2b00      	cmp	r3, #0
 8005954:	d003      	beq.n	800595e <UART_SetConfig+0x222>
 8005956:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800595a:	d006      	beq.n	800596a <UART_SetConfig+0x22e>
 800595c:	e00b      	b.n	8005976 <UART_SetConfig+0x23a>
 800595e:	2300      	movs	r3, #0
 8005960:	76fb      	strb	r3, [r7, #27]
 8005962:	e00d      	b.n	8005980 <UART_SetConfig+0x244>
 8005964:	2302      	movs	r3, #2
 8005966:	76fb      	strb	r3, [r7, #27]
 8005968:	e00a      	b.n	8005980 <UART_SetConfig+0x244>
 800596a:	2304      	movs	r3, #4
 800596c:	76fb      	strb	r3, [r7, #27]
 800596e:	e007      	b.n	8005980 <UART_SetConfig+0x244>
 8005970:	2308      	movs	r3, #8
 8005972:	76fb      	strb	r3, [r7, #27]
 8005974:	e004      	b.n	8005980 <UART_SetConfig+0x244>
 8005976:	2310      	movs	r3, #16
 8005978:	76fb      	strb	r3, [r7, #27]
 800597a:	e001      	b.n	8005980 <UART_SetConfig+0x244>
 800597c:	2310      	movs	r3, #16
 800597e:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	4a28      	ldr	r2, [pc, #160]	; (8005a28 <UART_SetConfig+0x2ec>)
 8005986:	4293      	cmp	r3, r2
 8005988:	f040 809e 	bne.w	8005ac8 <UART_SetConfig+0x38c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800598c:	7efb      	ldrb	r3, [r7, #27]
 800598e:	2b08      	cmp	r3, #8
 8005990:	d823      	bhi.n	80059da <UART_SetConfig+0x29e>
 8005992:	a201      	add	r2, pc, #4	; (adr r2, 8005998 <UART_SetConfig+0x25c>)
 8005994:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005998:	080059bd 	.word	0x080059bd
 800599c:	080059db 	.word	0x080059db
 80059a0:	080059c5 	.word	0x080059c5
 80059a4:	080059db 	.word	0x080059db
 80059a8:	080059cb 	.word	0x080059cb
 80059ac:	080059db 	.word	0x080059db
 80059b0:	080059db 	.word	0x080059db
 80059b4:	080059db 	.word	0x080059db
 80059b8:	080059d3 	.word	0x080059d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80059bc:	f7fe fe10 	bl	80045e0 <HAL_RCC_GetPCLK1Freq>
 80059c0:	6178      	str	r0, [r7, #20]
        break;
 80059c2:	e00f      	b.n	80059e4 <UART_SetConfig+0x2a8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80059c4:	4b1e      	ldr	r3, [pc, #120]	; (8005a40 <UART_SetConfig+0x304>)
 80059c6:	617b      	str	r3, [r7, #20]
        break;
 80059c8:	e00c      	b.n	80059e4 <UART_SetConfig+0x2a8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80059ca:	f7fe fd9b 	bl	8004504 <HAL_RCC_GetSysClockFreq>
 80059ce:	6178      	str	r0, [r7, #20]
        break;
 80059d0:	e008      	b.n	80059e4 <UART_SetConfig+0x2a8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80059d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80059d6:	617b      	str	r3, [r7, #20]
        break;
 80059d8:	e004      	b.n	80059e4 <UART_SetConfig+0x2a8>
      default:
        pclk = 0U;
 80059da:	2300      	movs	r3, #0
 80059dc:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80059de:	2301      	movs	r3, #1
 80059e0:	76bb      	strb	r3, [r7, #26]
        break;
 80059e2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80059e4:	697b      	ldr	r3, [r7, #20]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	f000 812e 	beq.w	8005c48 <UART_SetConfig+0x50c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059f0:	4a14      	ldr	r2, [pc, #80]	; (8005a44 <UART_SetConfig+0x308>)
 80059f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80059f6:	461a      	mov	r2, r3
 80059f8:	697b      	ldr	r3, [r7, #20]
 80059fa:	fbb3 f3f2 	udiv	r3, r3, r2
 80059fe:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	685a      	ldr	r2, [r3, #4]
 8005a04:	4613      	mov	r3, r2
 8005a06:	005b      	lsls	r3, r3, #1
 8005a08:	4413      	add	r3, r2
 8005a0a:	68ba      	ldr	r2, [r7, #8]
 8005a0c:	429a      	cmp	r2, r3
 8005a0e:	d305      	bcc.n	8005a1c <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	685b      	ldr	r3, [r3, #4]
 8005a14:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005a16:	68ba      	ldr	r2, [r7, #8]
 8005a18:	429a      	cmp	r2, r3
 8005a1a:	d915      	bls.n	8005a48 <UART_SetConfig+0x30c>
      {
        ret = HAL_ERROR;
 8005a1c:	2301      	movs	r3, #1
 8005a1e:	76bb      	strb	r3, [r7, #26]
 8005a20:	e112      	b.n	8005c48 <UART_SetConfig+0x50c>
 8005a22:	bf00      	nop
 8005a24:	cfff69f3 	.word	0xcfff69f3
 8005a28:	40008000 	.word	0x40008000
 8005a2c:	40013800 	.word	0x40013800
 8005a30:	40021000 	.word	0x40021000
 8005a34:	40004400 	.word	0x40004400
 8005a38:	40004800 	.word	0x40004800
 8005a3c:	40004c00 	.word	0x40004c00
 8005a40:	00f42400 	.word	0x00f42400
 8005a44:	08009168 	.word	0x08009168
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005a48:	697b      	ldr	r3, [r7, #20]
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	f04f 0100 	mov.w	r1, #0
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a54:	4a86      	ldr	r2, [pc, #536]	; (8005c70 <UART_SetConfig+0x534>)
 8005a56:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005a5a:	b29a      	uxth	r2, r3
 8005a5c:	f04f 0300 	mov.w	r3, #0
 8005a60:	f7fb f8ca 	bl	8000bf8 <__aeabi_uldivmod>
 8005a64:	4602      	mov	r2, r0
 8005a66:	460b      	mov	r3, r1
 8005a68:	4610      	mov	r0, r2
 8005a6a:	4619      	mov	r1, r3
 8005a6c:	f04f 0200 	mov.w	r2, #0
 8005a70:	f04f 0300 	mov.w	r3, #0
 8005a74:	020b      	lsls	r3, r1, #8
 8005a76:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005a7a:	0202      	lsls	r2, r0, #8
 8005a7c:	6879      	ldr	r1, [r7, #4]
 8005a7e:	6849      	ldr	r1, [r1, #4]
 8005a80:	0849      	lsrs	r1, r1, #1
 8005a82:	4608      	mov	r0, r1
 8005a84:	f04f 0100 	mov.w	r1, #0
 8005a88:	1814      	adds	r4, r2, r0
 8005a8a:	eb43 0501 	adc.w	r5, r3, r1
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	685b      	ldr	r3, [r3, #4]
 8005a92:	461a      	mov	r2, r3
 8005a94:	f04f 0300 	mov.w	r3, #0
 8005a98:	4620      	mov	r0, r4
 8005a9a:	4629      	mov	r1, r5
 8005a9c:	f7fb f8ac 	bl	8000bf8 <__aeabi_uldivmod>
 8005aa0:	4602      	mov	r2, r0
 8005aa2:	460b      	mov	r3, r1
 8005aa4:	4613      	mov	r3, r2
 8005aa6:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005aa8:	693b      	ldr	r3, [r7, #16]
 8005aaa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005aae:	d308      	bcc.n	8005ac2 <UART_SetConfig+0x386>
 8005ab0:	693b      	ldr	r3, [r7, #16]
 8005ab2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005ab6:	d204      	bcs.n	8005ac2 <UART_SetConfig+0x386>
        {
          huart->Instance->BRR = usartdiv;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	693a      	ldr	r2, [r7, #16]
 8005abe:	60da      	str	r2, [r3, #12]
 8005ac0:	e0c2      	b.n	8005c48 <UART_SetConfig+0x50c>
        }
        else
        {
          ret = HAL_ERROR;
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	76bb      	strb	r3, [r7, #26]
 8005ac6:	e0bf      	b.n	8005c48 <UART_SetConfig+0x50c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	69db      	ldr	r3, [r3, #28]
 8005acc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ad0:	d165      	bne.n	8005b9e <UART_SetConfig+0x462>
  {
    switch (clocksource)
 8005ad2:	7efb      	ldrb	r3, [r7, #27]
 8005ad4:	2b08      	cmp	r3, #8
 8005ad6:	d828      	bhi.n	8005b2a <UART_SetConfig+0x3ee>
 8005ad8:	a201      	add	r2, pc, #4	; (adr r2, 8005ae0 <UART_SetConfig+0x3a4>)
 8005ada:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ade:	bf00      	nop
 8005ae0:	08005b05 	.word	0x08005b05
 8005ae4:	08005b0d 	.word	0x08005b0d
 8005ae8:	08005b15 	.word	0x08005b15
 8005aec:	08005b2b 	.word	0x08005b2b
 8005af0:	08005b1b 	.word	0x08005b1b
 8005af4:	08005b2b 	.word	0x08005b2b
 8005af8:	08005b2b 	.word	0x08005b2b
 8005afc:	08005b2b 	.word	0x08005b2b
 8005b00:	08005b23 	.word	0x08005b23
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b04:	f7fe fd6c 	bl	80045e0 <HAL_RCC_GetPCLK1Freq>
 8005b08:	6178      	str	r0, [r7, #20]
        break;
 8005b0a:	e013      	b.n	8005b34 <UART_SetConfig+0x3f8>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005b0c:	f7fe fd7e 	bl	800460c <HAL_RCC_GetPCLK2Freq>
 8005b10:	6178      	str	r0, [r7, #20]
        break;
 8005b12:	e00f      	b.n	8005b34 <UART_SetConfig+0x3f8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005b14:	4b57      	ldr	r3, [pc, #348]	; (8005c74 <UART_SetConfig+0x538>)
 8005b16:	617b      	str	r3, [r7, #20]
        break;
 8005b18:	e00c      	b.n	8005b34 <UART_SetConfig+0x3f8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b1a:	f7fe fcf3 	bl	8004504 <HAL_RCC_GetSysClockFreq>
 8005b1e:	6178      	str	r0, [r7, #20]
        break;
 8005b20:	e008      	b.n	8005b34 <UART_SetConfig+0x3f8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b22:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005b26:	617b      	str	r3, [r7, #20]
        break;
 8005b28:	e004      	b.n	8005b34 <UART_SetConfig+0x3f8>
      default:
        pclk = 0U;
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005b2e:	2301      	movs	r3, #1
 8005b30:	76bb      	strb	r3, [r7, #26]
        break;
 8005b32:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005b34:	697b      	ldr	r3, [r7, #20]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	f000 8086 	beq.w	8005c48 <UART_SetConfig+0x50c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b40:	4a4b      	ldr	r2, [pc, #300]	; (8005c70 <UART_SetConfig+0x534>)
 8005b42:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005b46:	461a      	mov	r2, r3
 8005b48:	697b      	ldr	r3, [r7, #20]
 8005b4a:	fbb3 f3f2 	udiv	r3, r3, r2
 8005b4e:	005a      	lsls	r2, r3, #1
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	685b      	ldr	r3, [r3, #4]
 8005b54:	085b      	lsrs	r3, r3, #1
 8005b56:	441a      	add	r2, r3
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	685b      	ldr	r3, [r3, #4]
 8005b5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b60:	b29b      	uxth	r3, r3
 8005b62:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b64:	693b      	ldr	r3, [r7, #16]
 8005b66:	2b0f      	cmp	r3, #15
 8005b68:	d916      	bls.n	8005b98 <UART_SetConfig+0x45c>
 8005b6a:	693b      	ldr	r3, [r7, #16]
 8005b6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b70:	d212      	bcs.n	8005b98 <UART_SetConfig+0x45c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005b72:	693b      	ldr	r3, [r7, #16]
 8005b74:	b29b      	uxth	r3, r3
 8005b76:	f023 030f 	bic.w	r3, r3, #15
 8005b7a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005b7c:	693b      	ldr	r3, [r7, #16]
 8005b7e:	085b      	lsrs	r3, r3, #1
 8005b80:	b29b      	uxth	r3, r3
 8005b82:	f003 0307 	and.w	r3, r3, #7
 8005b86:	b29a      	uxth	r2, r3
 8005b88:	89fb      	ldrh	r3, [r7, #14]
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	89fa      	ldrh	r2, [r7, #14]
 8005b94:	60da      	str	r2, [r3, #12]
 8005b96:	e057      	b.n	8005c48 <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 8005b98:	2301      	movs	r3, #1
 8005b9a:	76bb      	strb	r3, [r7, #26]
 8005b9c:	e054      	b.n	8005c48 <UART_SetConfig+0x50c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005b9e:	7efb      	ldrb	r3, [r7, #27]
 8005ba0:	2b08      	cmp	r3, #8
 8005ba2:	d828      	bhi.n	8005bf6 <UART_SetConfig+0x4ba>
 8005ba4:	a201      	add	r2, pc, #4	; (adr r2, 8005bac <UART_SetConfig+0x470>)
 8005ba6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005baa:	bf00      	nop
 8005bac:	08005bd1 	.word	0x08005bd1
 8005bb0:	08005bd9 	.word	0x08005bd9
 8005bb4:	08005be1 	.word	0x08005be1
 8005bb8:	08005bf7 	.word	0x08005bf7
 8005bbc:	08005be7 	.word	0x08005be7
 8005bc0:	08005bf7 	.word	0x08005bf7
 8005bc4:	08005bf7 	.word	0x08005bf7
 8005bc8:	08005bf7 	.word	0x08005bf7
 8005bcc:	08005bef 	.word	0x08005bef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005bd0:	f7fe fd06 	bl	80045e0 <HAL_RCC_GetPCLK1Freq>
 8005bd4:	6178      	str	r0, [r7, #20]
        break;
 8005bd6:	e013      	b.n	8005c00 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005bd8:	f7fe fd18 	bl	800460c <HAL_RCC_GetPCLK2Freq>
 8005bdc:	6178      	str	r0, [r7, #20]
        break;
 8005bde:	e00f      	b.n	8005c00 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005be0:	4b24      	ldr	r3, [pc, #144]	; (8005c74 <UART_SetConfig+0x538>)
 8005be2:	617b      	str	r3, [r7, #20]
        break;
 8005be4:	e00c      	b.n	8005c00 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005be6:	f7fe fc8d 	bl	8004504 <HAL_RCC_GetSysClockFreq>
 8005bea:	6178      	str	r0, [r7, #20]
        break;
 8005bec:	e008      	b.n	8005c00 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005bee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005bf2:	617b      	str	r3, [r7, #20]
        break;
 8005bf4:	e004      	b.n	8005c00 <UART_SetConfig+0x4c4>
      default:
        pclk = 0U;
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	76bb      	strb	r3, [r7, #26]
        break;
 8005bfe:	bf00      	nop
    }

    if (pclk != 0U)
 8005c00:	697b      	ldr	r3, [r7, #20]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d020      	beq.n	8005c48 <UART_SetConfig+0x50c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c0a:	4a19      	ldr	r2, [pc, #100]	; (8005c70 <UART_SetConfig+0x534>)
 8005c0c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005c10:	461a      	mov	r2, r3
 8005c12:	697b      	ldr	r3, [r7, #20]
 8005c14:	fbb3 f2f2 	udiv	r2, r3, r2
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	685b      	ldr	r3, [r3, #4]
 8005c1c:	085b      	lsrs	r3, r3, #1
 8005c1e:	441a      	add	r2, r3
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	685b      	ldr	r3, [r3, #4]
 8005c24:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c28:	b29b      	uxth	r3, r3
 8005c2a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005c2c:	693b      	ldr	r3, [r7, #16]
 8005c2e:	2b0f      	cmp	r3, #15
 8005c30:	d908      	bls.n	8005c44 <UART_SetConfig+0x508>
 8005c32:	693b      	ldr	r3, [r7, #16]
 8005c34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c38:	d204      	bcs.n	8005c44 <UART_SetConfig+0x508>
      {
        huart->Instance->BRR = usartdiv;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	693a      	ldr	r2, [r7, #16]
 8005c40:	60da      	str	r2, [r3, #12]
 8005c42:	e001      	b.n	8005c48 <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 8005c44:	2301      	movs	r3, #1
 8005c46:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2201      	movs	r2, #1
 8005c54:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2200      	movs	r2, #0
 8005c62:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8005c64:	7ebb      	ldrb	r3, [r7, #26]
}
 8005c66:	4618      	mov	r0, r3
 8005c68:	3720      	adds	r7, #32
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	bdb0      	pop	{r4, r5, r7, pc}
 8005c6e:	bf00      	nop
 8005c70:	08009168 	.word	0x08009168
 8005c74:	00f42400 	.word	0x00f42400

08005c78 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005c78:	b480      	push	{r7}
 8005c7a:	b083      	sub	sp, #12
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c84:	f003 0301 	and.w	r3, r3, #1
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d00a      	beq.n	8005ca2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	685b      	ldr	r3, [r3, #4]
 8005c92:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	430a      	orrs	r2, r1
 8005ca0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ca6:	f003 0302 	and.w	r3, r3, #2
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d00a      	beq.n	8005cc4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	685b      	ldr	r3, [r3, #4]
 8005cb4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	430a      	orrs	r2, r1
 8005cc2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cc8:	f003 0304 	and.w	r3, r3, #4
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d00a      	beq.n	8005ce6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	685b      	ldr	r3, [r3, #4]
 8005cd6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	430a      	orrs	r2, r1
 8005ce4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cea:	f003 0308 	and.w	r3, r3, #8
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d00a      	beq.n	8005d08 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	685b      	ldr	r3, [r3, #4]
 8005cf8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	430a      	orrs	r2, r1
 8005d06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d0c:	f003 0310 	and.w	r3, r3, #16
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d00a      	beq.n	8005d2a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	689b      	ldr	r3, [r3, #8]
 8005d1a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	430a      	orrs	r2, r1
 8005d28:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d2e:	f003 0320 	and.w	r3, r3, #32
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d00a      	beq.n	8005d4c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	689b      	ldr	r3, [r3, #8]
 8005d3c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	430a      	orrs	r2, r1
 8005d4a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d01a      	beq.n	8005d8e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	685b      	ldr	r3, [r3, #4]
 8005d5e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	430a      	orrs	r2, r1
 8005d6c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d72:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005d76:	d10a      	bne.n	8005d8e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	685b      	ldr	r3, [r3, #4]
 8005d7e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	430a      	orrs	r2, r1
 8005d8c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d00a      	beq.n	8005db0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	685b      	ldr	r3, [r3, #4]
 8005da0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	430a      	orrs	r2, r1
 8005dae:	605a      	str	r2, [r3, #4]
  }
}
 8005db0:	bf00      	nop
 8005db2:	370c      	adds	r7, #12
 8005db4:	46bd      	mov	sp, r7
 8005db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dba:	4770      	bx	lr

08005dbc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b086      	sub	sp, #24
 8005dc0:	af02      	add	r7, sp, #8
 8005dc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005dcc:	f7fc fba6 	bl	800251c <HAL_GetTick>
 8005dd0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f003 0308 	and.w	r3, r3, #8
 8005ddc:	2b08      	cmp	r3, #8
 8005dde:	d10e      	bne.n	8005dfe <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005de0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005de4:	9300      	str	r3, [sp, #0]
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	2200      	movs	r2, #0
 8005dea:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005dee:	6878      	ldr	r0, [r7, #4]
 8005df0:	f000 f82f 	bl	8005e52 <UART_WaitOnFlagUntilTimeout>
 8005df4:	4603      	mov	r3, r0
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d001      	beq.n	8005dfe <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005dfa:	2303      	movs	r3, #3
 8005dfc:	e025      	b.n	8005e4a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f003 0304 	and.w	r3, r3, #4
 8005e08:	2b04      	cmp	r3, #4
 8005e0a:	d10e      	bne.n	8005e2a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005e0c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005e10:	9300      	str	r3, [sp, #0]
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	2200      	movs	r2, #0
 8005e16:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f000 f819 	bl	8005e52 <UART_WaitOnFlagUntilTimeout>
 8005e20:	4603      	mov	r3, r0
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d001      	beq.n	8005e2a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e26:	2303      	movs	r3, #3
 8005e28:	e00f      	b.n	8005e4a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2220      	movs	r2, #32
 8005e2e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2220      	movs	r2, #32
 8005e36:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2200      	movs	r2, #0
 8005e44:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005e48:	2300      	movs	r3, #0
}
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	3710      	adds	r7, #16
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	bd80      	pop	{r7, pc}

08005e52 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005e52:	b580      	push	{r7, lr}
 8005e54:	b084      	sub	sp, #16
 8005e56:	af00      	add	r7, sp, #0
 8005e58:	60f8      	str	r0, [r7, #12]
 8005e5a:	60b9      	str	r1, [r7, #8]
 8005e5c:	603b      	str	r3, [r7, #0]
 8005e5e:	4613      	mov	r3, r2
 8005e60:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e62:	e062      	b.n	8005f2a <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e64:	69bb      	ldr	r3, [r7, #24]
 8005e66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e6a:	d05e      	beq.n	8005f2a <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e6c:	f7fc fb56 	bl	800251c <HAL_GetTick>
 8005e70:	4602      	mov	r2, r0
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	1ad3      	subs	r3, r2, r3
 8005e76:	69ba      	ldr	r2, [r7, #24]
 8005e78:	429a      	cmp	r2, r3
 8005e7a:	d302      	bcc.n	8005e82 <UART_WaitOnFlagUntilTimeout+0x30>
 8005e7c:	69bb      	ldr	r3, [r7, #24]
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d11d      	bne.n	8005ebe <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	681a      	ldr	r2, [r3, #0]
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005e90:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	689a      	ldr	r2, [r3, #8]
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f022 0201 	bic.w	r2, r2, #1
 8005ea0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	2220      	movs	r2, #32
 8005ea6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	2220      	movs	r2, #32
 8005eae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8005eba:	2303      	movs	r3, #3
 8005ebc:	e045      	b.n	8005f4a <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f003 0304 	and.w	r3, r3, #4
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d02e      	beq.n	8005f2a <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	69db      	ldr	r3, [r3, #28]
 8005ed2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ed6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005eda:	d126      	bne.n	8005f2a <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005ee4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	681a      	ldr	r2, [r3, #0]
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005ef4:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	689a      	ldr	r2, [r3, #8]
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f022 0201 	bic.w	r2, r2, #1
 8005f04:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	2220      	movs	r2, #32
 8005f0a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	2220      	movs	r2, #32
 8005f12:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	2220      	movs	r2, #32
 8005f1a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	2200      	movs	r2, #0
 8005f22:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8005f26:	2303      	movs	r3, #3
 8005f28:	e00f      	b.n	8005f4a <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	69da      	ldr	r2, [r3, #28]
 8005f30:	68bb      	ldr	r3, [r7, #8]
 8005f32:	4013      	ands	r3, r2
 8005f34:	68ba      	ldr	r2, [r7, #8]
 8005f36:	429a      	cmp	r2, r3
 8005f38:	bf0c      	ite	eq
 8005f3a:	2301      	moveq	r3, #1
 8005f3c:	2300      	movne	r3, #0
 8005f3e:	b2db      	uxtb	r3, r3
 8005f40:	461a      	mov	r2, r3
 8005f42:	79fb      	ldrb	r3, [r7, #7]
 8005f44:	429a      	cmp	r2, r3
 8005f46:	d08d      	beq.n	8005e64 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005f48:	2300      	movs	r3, #0
}
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	3710      	adds	r7, #16
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	bd80      	pop	{r7, pc}

08005f52 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005f52:	b480      	push	{r7}
 8005f54:	b083      	sub	sp, #12
 8005f56:	af00      	add	r7, sp, #0
 8005f58:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	681a      	ldr	r2, [r3, #0]
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8005f68:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	689a      	ldr	r2, [r3, #8]
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8005f78:	609a      	str	r2, [r3, #8]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	2220      	movs	r2, #32
 8005f7e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 8005f82:	bf00      	nop
 8005f84:	370c      	adds	r7, #12
 8005f86:	46bd      	mov	sp, r7
 8005f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8c:	4770      	bx	lr

08005f8e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005f8e:	b480      	push	{r7}
 8005f90:	b083      	sub	sp, #12
 8005f92:	af00      	add	r7, sp, #0
 8005f94:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	681a      	ldr	r2, [r3, #0]
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005fa4:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	689b      	ldr	r3, [r3, #8]
 8005fac:	687a      	ldr	r2, [r7, #4]
 8005fae:	6812      	ldr	r2, [r2, #0]
 8005fb0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005fb4:	f023 0301 	bic.w	r3, r3, #1
 8005fb8:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005fbe:	2b01      	cmp	r3, #1
 8005fc0:	d107      	bne.n	8005fd2 <UART_EndRxTransfer+0x44>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	681a      	ldr	r2, [r3, #0]
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f022 0210 	bic.w	r2, r2, #16
 8005fd0:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2220      	movs	r2, #32
 8005fd6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2200      	movs	r2, #0
 8005fde:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	671a      	str	r2, [r3, #112]	; 0x70
}
 8005fe6:	bf00      	nop
 8005fe8:	370c      	adds	r7, #12
 8005fea:	46bd      	mov	sp, r7
 8005fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff0:	4770      	bx	lr

08005ff2 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005ff2:	b580      	push	{r7, lr}
 8005ff4:	b084      	sub	sp, #16
 8005ff6:	af00      	add	r7, sp, #0
 8005ff8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ffe:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f003 0320 	and.w	r3, r3, #32
 800600a:	2b00      	cmp	r3, #0
 800600c:	d114      	bne.n	8006038 <UART_DMATransmitCplt+0x46>
  {
    huart->TxXferCount = 0U;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	2200      	movs	r2, #0
 8006012:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	689a      	ldr	r2, [r3, #8]
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006024:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	681a      	ldr	r2, [r3, #0]
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006034:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006036:	e002      	b.n	800603e <UART_DMATransmitCplt+0x4c>
    HAL_UART_TxCpltCallback(huart);
 8006038:	68f8      	ldr	r0, [r7, #12]
 800603a:	f7fb f80d 	bl	8001058 <HAL_UART_TxCpltCallback>
}
 800603e:	bf00      	nop
 8006040:	3710      	adds	r7, #16
 8006042:	46bd      	mov	sp, r7
 8006044:	bd80      	pop	{r7, pc}

08006046 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006046:	b580      	push	{r7, lr}
 8006048:	b084      	sub	sp, #16
 800604a:	af00      	add	r7, sp, #0
 800604c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006052:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006054:	68f8      	ldr	r0, [r7, #12]
 8006056:	f7ff fb51 	bl	80056fc <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800605a:	bf00      	nop
 800605c:	3710      	adds	r7, #16
 800605e:	46bd      	mov	sp, r7
 8006060:	bd80      	pop	{r7, pc}

08006062 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006062:	b580      	push	{r7, lr}
 8006064:	b086      	sub	sp, #24
 8006066:	af00      	add	r7, sp, #0
 8006068:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800606e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006070:	697b      	ldr	r3, [r7, #20]
 8006072:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006076:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8006078:	697b      	ldr	r3, [r7, #20]
 800607a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800607e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006080:	697b      	ldr	r3, [r7, #20]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	689b      	ldr	r3, [r3, #8]
 8006086:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800608a:	2b80      	cmp	r3, #128	; 0x80
 800608c:	d109      	bne.n	80060a2 <UART_DMAError+0x40>
 800608e:	693b      	ldr	r3, [r7, #16]
 8006090:	2b21      	cmp	r3, #33	; 0x21
 8006092:	d106      	bne.n	80060a2 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8006094:	697b      	ldr	r3, [r7, #20]
 8006096:	2200      	movs	r2, #0
 8006098:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 800609c:	6978      	ldr	r0, [r7, #20]
 800609e:	f7ff ff58 	bl	8005f52 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80060a2:	697b      	ldr	r3, [r7, #20]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	689b      	ldr	r3, [r3, #8]
 80060a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060ac:	2b40      	cmp	r3, #64	; 0x40
 80060ae:	d109      	bne.n	80060c4 <UART_DMAError+0x62>
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	2b22      	cmp	r3, #34	; 0x22
 80060b4:	d106      	bne.n	80060c4 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80060b6:	697b      	ldr	r3, [r7, #20]
 80060b8:	2200      	movs	r2, #0
 80060ba:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 80060be:	6978      	ldr	r0, [r7, #20]
 80060c0:	f7ff ff65 	bl	8005f8e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80060c4:	697b      	ldr	r3, [r7, #20]
 80060c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80060ca:	f043 0210 	orr.w	r2, r3, #16
 80060ce:	697b      	ldr	r3, [r7, #20]
 80060d0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80060d4:	6978      	ldr	r0, [r7, #20]
 80060d6:	f7ff fb1b 	bl	8005710 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80060da:	bf00      	nop
 80060dc:	3718      	adds	r7, #24
 80060de:	46bd      	mov	sp, r7
 80060e0:	bd80      	pop	{r7, pc}

080060e2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80060e2:	b580      	push	{r7, lr}
 80060e4:	b084      	sub	sp, #16
 80060e6:	af00      	add	r7, sp, #0
 80060e8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060ee:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	2200      	movs	r2, #0
 80060f4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	2200      	movs	r2, #0
 80060fc:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006100:	68f8      	ldr	r0, [r7, #12]
 8006102:	f7ff fb05 	bl	8005710 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006106:	bf00      	nop
 8006108:	3710      	adds	r7, #16
 800610a:	46bd      	mov	sp, r7
 800610c:	bd80      	pop	{r7, pc}

0800610e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800610e:	b580      	push	{r7, lr}
 8006110:	b082      	sub	sp, #8
 8006112:	af00      	add	r7, sp, #0
 8006114:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	681a      	ldr	r2, [r3, #0]
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006124:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	2220      	movs	r2, #32
 800612a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	2200      	movs	r2, #0
 8006132:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006134:	6878      	ldr	r0, [r7, #4]
 8006136:	f7fa ff8f 	bl	8001058 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800613a:	bf00      	nop
 800613c:	3708      	adds	r7, #8
 800613e:	46bd      	mov	sp, r7
 8006140:	bd80      	pop	{r7, pc}

08006142 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006142:	b480      	push	{r7}
 8006144:	b083      	sub	sp, #12
 8006146:	af00      	add	r7, sp, #0
 8006148:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800614a:	bf00      	nop
 800614c:	370c      	adds	r7, #12
 800614e:	46bd      	mov	sp, r7
 8006150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006154:	4770      	bx	lr

08006156 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8006156:	b480      	push	{r7}
 8006158:	b083      	sub	sp, #12
 800615a:	af00      	add	r7, sp, #0
 800615c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800615e:	bf00      	nop
 8006160:	370c      	adds	r7, #12
 8006162:	46bd      	mov	sp, r7
 8006164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006168:	4770      	bx	lr

0800616a <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800616a:	b480      	push	{r7}
 800616c:	b083      	sub	sp, #12
 800616e:	af00      	add	r7, sp, #0
 8006170:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8006172:	bf00      	nop
 8006174:	370c      	adds	r7, #12
 8006176:	46bd      	mov	sp, r7
 8006178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617c:	4770      	bx	lr

0800617e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800617e:	b480      	push	{r7}
 8006180:	b085      	sub	sp, #20
 8006182:	af00      	add	r7, sp, #0
 8006184:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800618c:	2b01      	cmp	r3, #1
 800618e:	d101      	bne.n	8006194 <HAL_UARTEx_DisableFifoMode+0x16>
 8006190:	2302      	movs	r3, #2
 8006192:	e027      	b.n	80061e4 <HAL_UARTEx_DisableFifoMode+0x66>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2201      	movs	r2, #1
 8006198:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2224      	movs	r2, #36	; 0x24
 80061a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	681a      	ldr	r2, [r3, #0]
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f022 0201 	bic.w	r2, r2, #1
 80061ba:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80061c2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2200      	movs	r2, #0
 80061c8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	68fa      	ldr	r2, [r7, #12]
 80061d0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2220      	movs	r2, #32
 80061d6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2200      	movs	r2, #0
 80061de:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80061e2:	2300      	movs	r3, #0
}
 80061e4:	4618      	mov	r0, r3
 80061e6:	3714      	adds	r7, #20
 80061e8:	46bd      	mov	sp, r7
 80061ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ee:	4770      	bx	lr

080061f0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b084      	sub	sp, #16
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
 80061f8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006200:	2b01      	cmp	r3, #1
 8006202:	d101      	bne.n	8006208 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006204:	2302      	movs	r3, #2
 8006206:	e02d      	b.n	8006264 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2201      	movs	r2, #1
 800620c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2224      	movs	r2, #36	; 0x24
 8006214:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	681a      	ldr	r2, [r3, #0]
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f022 0201 	bic.w	r2, r2, #1
 800622e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	689b      	ldr	r3, [r3, #8]
 8006236:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	683a      	ldr	r2, [r7, #0]
 8006240:	430a      	orrs	r2, r1
 8006242:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006244:	6878      	ldr	r0, [r7, #4]
 8006246:	f000 f84f 	bl	80062e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	68fa      	ldr	r2, [r7, #12]
 8006250:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	2220      	movs	r2, #32
 8006256:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2200      	movs	r2, #0
 800625e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006262:	2300      	movs	r3, #0
}
 8006264:	4618      	mov	r0, r3
 8006266:	3710      	adds	r7, #16
 8006268:	46bd      	mov	sp, r7
 800626a:	bd80      	pop	{r7, pc}

0800626c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800626c:	b580      	push	{r7, lr}
 800626e:	b084      	sub	sp, #16
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
 8006274:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800627c:	2b01      	cmp	r3, #1
 800627e:	d101      	bne.n	8006284 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006280:	2302      	movs	r3, #2
 8006282:	e02d      	b.n	80062e0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2201      	movs	r2, #1
 8006288:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2224      	movs	r2, #36	; 0x24
 8006290:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	681a      	ldr	r2, [r3, #0]
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f022 0201 	bic.w	r2, r2, #1
 80062aa:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	689b      	ldr	r3, [r3, #8]
 80062b2:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	683a      	ldr	r2, [r7, #0]
 80062bc:	430a      	orrs	r2, r1
 80062be:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80062c0:	6878      	ldr	r0, [r7, #4]
 80062c2:	f000 f811 	bl	80062e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	68fa      	ldr	r2, [r7, #12]
 80062cc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	2220      	movs	r2, #32
 80062d2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	2200      	movs	r2, #0
 80062da:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80062de:	2300      	movs	r3, #0
}
 80062e0:	4618      	mov	r0, r3
 80062e2:	3710      	adds	r7, #16
 80062e4:	46bd      	mov	sp, r7
 80062e6:	bd80      	pop	{r7, pc}

080062e8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80062e8:	b480      	push	{r7}
 80062ea:	b085      	sub	sp, #20
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d108      	bne.n	800630a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2201      	movs	r2, #1
 80062fc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2201      	movs	r2, #1
 8006304:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006308:	e031      	b.n	800636e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800630a:	2308      	movs	r3, #8
 800630c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800630e:	2308      	movs	r3, #8
 8006310:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	689b      	ldr	r3, [r3, #8]
 8006318:	0e5b      	lsrs	r3, r3, #25
 800631a:	b2db      	uxtb	r3, r3
 800631c:	f003 0307 	and.w	r3, r3, #7
 8006320:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	689b      	ldr	r3, [r3, #8]
 8006328:	0f5b      	lsrs	r3, r3, #29
 800632a:	b2db      	uxtb	r3, r3
 800632c:	f003 0307 	and.w	r3, r3, #7
 8006330:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006332:	7bbb      	ldrb	r3, [r7, #14]
 8006334:	7b3a      	ldrb	r2, [r7, #12]
 8006336:	4911      	ldr	r1, [pc, #68]	; (800637c <UARTEx_SetNbDataToProcess+0x94>)
 8006338:	5c8a      	ldrb	r2, [r1, r2]
 800633a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800633e:	7b3a      	ldrb	r2, [r7, #12]
 8006340:	490f      	ldr	r1, [pc, #60]	; (8006380 <UARTEx_SetNbDataToProcess+0x98>)
 8006342:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006344:	fb93 f3f2 	sdiv	r3, r3, r2
 8006348:	b29a      	uxth	r2, r3
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006350:	7bfb      	ldrb	r3, [r7, #15]
 8006352:	7b7a      	ldrb	r2, [r7, #13]
 8006354:	4909      	ldr	r1, [pc, #36]	; (800637c <UARTEx_SetNbDataToProcess+0x94>)
 8006356:	5c8a      	ldrb	r2, [r1, r2]
 8006358:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800635c:	7b7a      	ldrb	r2, [r7, #13]
 800635e:	4908      	ldr	r1, [pc, #32]	; (8006380 <UARTEx_SetNbDataToProcess+0x98>)
 8006360:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006362:	fb93 f3f2 	sdiv	r3, r3, r2
 8006366:	b29a      	uxth	r2, r3
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800636e:	bf00      	nop
 8006370:	3714      	adds	r7, #20
 8006372:	46bd      	mov	sp, r7
 8006374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006378:	4770      	bx	lr
 800637a:	bf00      	nop
 800637c:	08009180 	.word	0x08009180
 8006380:	08009188 	.word	0x08009188

08006384 <__errno>:
 8006384:	4b01      	ldr	r3, [pc, #4]	; (800638c <__errno+0x8>)
 8006386:	6818      	ldr	r0, [r3, #0]
 8006388:	4770      	bx	lr
 800638a:	bf00      	nop
 800638c:	20000278 	.word	0x20000278

08006390 <__libc_init_array>:
 8006390:	b570      	push	{r4, r5, r6, lr}
 8006392:	4d0d      	ldr	r5, [pc, #52]	; (80063c8 <__libc_init_array+0x38>)
 8006394:	4c0d      	ldr	r4, [pc, #52]	; (80063cc <__libc_init_array+0x3c>)
 8006396:	1b64      	subs	r4, r4, r5
 8006398:	10a4      	asrs	r4, r4, #2
 800639a:	2600      	movs	r6, #0
 800639c:	42a6      	cmp	r6, r4
 800639e:	d109      	bne.n	80063b4 <__libc_init_array+0x24>
 80063a0:	4d0b      	ldr	r5, [pc, #44]	; (80063d0 <__libc_init_array+0x40>)
 80063a2:	4c0c      	ldr	r4, [pc, #48]	; (80063d4 <__libc_init_array+0x44>)
 80063a4:	f002 fddc 	bl	8008f60 <_init>
 80063a8:	1b64      	subs	r4, r4, r5
 80063aa:	10a4      	asrs	r4, r4, #2
 80063ac:	2600      	movs	r6, #0
 80063ae:	42a6      	cmp	r6, r4
 80063b0:	d105      	bne.n	80063be <__libc_init_array+0x2e>
 80063b2:	bd70      	pop	{r4, r5, r6, pc}
 80063b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80063b8:	4798      	blx	r3
 80063ba:	3601      	adds	r6, #1
 80063bc:	e7ee      	b.n	800639c <__libc_init_array+0xc>
 80063be:	f855 3b04 	ldr.w	r3, [r5], #4
 80063c2:	4798      	blx	r3
 80063c4:	3601      	adds	r6, #1
 80063c6:	e7f2      	b.n	80063ae <__libc_init_array+0x1e>
 80063c8:	0800957c 	.word	0x0800957c
 80063cc:	0800957c 	.word	0x0800957c
 80063d0:	0800957c 	.word	0x0800957c
 80063d4:	08009580 	.word	0x08009580

080063d8 <malloc>:
 80063d8:	4b02      	ldr	r3, [pc, #8]	; (80063e4 <malloc+0xc>)
 80063da:	4601      	mov	r1, r0
 80063dc:	6818      	ldr	r0, [r3, #0]
 80063de:	f000 b869 	b.w	80064b4 <_malloc_r>
 80063e2:	bf00      	nop
 80063e4:	20000278 	.word	0x20000278

080063e8 <memcpy>:
 80063e8:	440a      	add	r2, r1
 80063ea:	4291      	cmp	r1, r2
 80063ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80063f0:	d100      	bne.n	80063f4 <memcpy+0xc>
 80063f2:	4770      	bx	lr
 80063f4:	b510      	push	{r4, lr}
 80063f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80063fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80063fe:	4291      	cmp	r1, r2
 8006400:	d1f9      	bne.n	80063f6 <memcpy+0xe>
 8006402:	bd10      	pop	{r4, pc}

08006404 <memset>:
 8006404:	4402      	add	r2, r0
 8006406:	4603      	mov	r3, r0
 8006408:	4293      	cmp	r3, r2
 800640a:	d100      	bne.n	800640e <memset+0xa>
 800640c:	4770      	bx	lr
 800640e:	f803 1b01 	strb.w	r1, [r3], #1
 8006412:	e7f9      	b.n	8006408 <memset+0x4>

08006414 <_free_r>:
 8006414:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006416:	2900      	cmp	r1, #0
 8006418:	d048      	beq.n	80064ac <_free_r+0x98>
 800641a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800641e:	9001      	str	r0, [sp, #4]
 8006420:	2b00      	cmp	r3, #0
 8006422:	f1a1 0404 	sub.w	r4, r1, #4
 8006426:	bfb8      	it	lt
 8006428:	18e4      	addlt	r4, r4, r3
 800642a:	f001 ff19 	bl	8008260 <__malloc_lock>
 800642e:	4a20      	ldr	r2, [pc, #128]	; (80064b0 <_free_r+0x9c>)
 8006430:	9801      	ldr	r0, [sp, #4]
 8006432:	6813      	ldr	r3, [r2, #0]
 8006434:	4615      	mov	r5, r2
 8006436:	b933      	cbnz	r3, 8006446 <_free_r+0x32>
 8006438:	6063      	str	r3, [r4, #4]
 800643a:	6014      	str	r4, [r2, #0]
 800643c:	b003      	add	sp, #12
 800643e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006442:	f001 bf13 	b.w	800826c <__malloc_unlock>
 8006446:	42a3      	cmp	r3, r4
 8006448:	d90b      	bls.n	8006462 <_free_r+0x4e>
 800644a:	6821      	ldr	r1, [r4, #0]
 800644c:	1862      	adds	r2, r4, r1
 800644e:	4293      	cmp	r3, r2
 8006450:	bf04      	itt	eq
 8006452:	681a      	ldreq	r2, [r3, #0]
 8006454:	685b      	ldreq	r3, [r3, #4]
 8006456:	6063      	str	r3, [r4, #4]
 8006458:	bf04      	itt	eq
 800645a:	1852      	addeq	r2, r2, r1
 800645c:	6022      	streq	r2, [r4, #0]
 800645e:	602c      	str	r4, [r5, #0]
 8006460:	e7ec      	b.n	800643c <_free_r+0x28>
 8006462:	461a      	mov	r2, r3
 8006464:	685b      	ldr	r3, [r3, #4]
 8006466:	b10b      	cbz	r3, 800646c <_free_r+0x58>
 8006468:	42a3      	cmp	r3, r4
 800646a:	d9fa      	bls.n	8006462 <_free_r+0x4e>
 800646c:	6811      	ldr	r1, [r2, #0]
 800646e:	1855      	adds	r5, r2, r1
 8006470:	42a5      	cmp	r5, r4
 8006472:	d10b      	bne.n	800648c <_free_r+0x78>
 8006474:	6824      	ldr	r4, [r4, #0]
 8006476:	4421      	add	r1, r4
 8006478:	1854      	adds	r4, r2, r1
 800647a:	42a3      	cmp	r3, r4
 800647c:	6011      	str	r1, [r2, #0]
 800647e:	d1dd      	bne.n	800643c <_free_r+0x28>
 8006480:	681c      	ldr	r4, [r3, #0]
 8006482:	685b      	ldr	r3, [r3, #4]
 8006484:	6053      	str	r3, [r2, #4]
 8006486:	4421      	add	r1, r4
 8006488:	6011      	str	r1, [r2, #0]
 800648a:	e7d7      	b.n	800643c <_free_r+0x28>
 800648c:	d902      	bls.n	8006494 <_free_r+0x80>
 800648e:	230c      	movs	r3, #12
 8006490:	6003      	str	r3, [r0, #0]
 8006492:	e7d3      	b.n	800643c <_free_r+0x28>
 8006494:	6825      	ldr	r5, [r4, #0]
 8006496:	1961      	adds	r1, r4, r5
 8006498:	428b      	cmp	r3, r1
 800649a:	bf04      	itt	eq
 800649c:	6819      	ldreq	r1, [r3, #0]
 800649e:	685b      	ldreq	r3, [r3, #4]
 80064a0:	6063      	str	r3, [r4, #4]
 80064a2:	bf04      	itt	eq
 80064a4:	1949      	addeq	r1, r1, r5
 80064a6:	6021      	streq	r1, [r4, #0]
 80064a8:	6054      	str	r4, [r2, #4]
 80064aa:	e7c7      	b.n	800643c <_free_r+0x28>
 80064ac:	b003      	add	sp, #12
 80064ae:	bd30      	pop	{r4, r5, pc}
 80064b0:	20000864 	.word	0x20000864

080064b4 <_malloc_r>:
 80064b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064b6:	1ccd      	adds	r5, r1, #3
 80064b8:	f025 0503 	bic.w	r5, r5, #3
 80064bc:	3508      	adds	r5, #8
 80064be:	2d0c      	cmp	r5, #12
 80064c0:	bf38      	it	cc
 80064c2:	250c      	movcc	r5, #12
 80064c4:	2d00      	cmp	r5, #0
 80064c6:	4606      	mov	r6, r0
 80064c8:	db01      	blt.n	80064ce <_malloc_r+0x1a>
 80064ca:	42a9      	cmp	r1, r5
 80064cc:	d903      	bls.n	80064d6 <_malloc_r+0x22>
 80064ce:	230c      	movs	r3, #12
 80064d0:	6033      	str	r3, [r6, #0]
 80064d2:	2000      	movs	r0, #0
 80064d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80064d6:	f001 fec3 	bl	8008260 <__malloc_lock>
 80064da:	4921      	ldr	r1, [pc, #132]	; (8006560 <_malloc_r+0xac>)
 80064dc:	680a      	ldr	r2, [r1, #0]
 80064de:	4614      	mov	r4, r2
 80064e0:	b99c      	cbnz	r4, 800650a <_malloc_r+0x56>
 80064e2:	4f20      	ldr	r7, [pc, #128]	; (8006564 <_malloc_r+0xb0>)
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	b923      	cbnz	r3, 80064f2 <_malloc_r+0x3e>
 80064e8:	4621      	mov	r1, r4
 80064ea:	4630      	mov	r0, r6
 80064ec:	f000 fd4a 	bl	8006f84 <_sbrk_r>
 80064f0:	6038      	str	r0, [r7, #0]
 80064f2:	4629      	mov	r1, r5
 80064f4:	4630      	mov	r0, r6
 80064f6:	f000 fd45 	bl	8006f84 <_sbrk_r>
 80064fa:	1c43      	adds	r3, r0, #1
 80064fc:	d123      	bne.n	8006546 <_malloc_r+0x92>
 80064fe:	230c      	movs	r3, #12
 8006500:	6033      	str	r3, [r6, #0]
 8006502:	4630      	mov	r0, r6
 8006504:	f001 feb2 	bl	800826c <__malloc_unlock>
 8006508:	e7e3      	b.n	80064d2 <_malloc_r+0x1e>
 800650a:	6823      	ldr	r3, [r4, #0]
 800650c:	1b5b      	subs	r3, r3, r5
 800650e:	d417      	bmi.n	8006540 <_malloc_r+0x8c>
 8006510:	2b0b      	cmp	r3, #11
 8006512:	d903      	bls.n	800651c <_malloc_r+0x68>
 8006514:	6023      	str	r3, [r4, #0]
 8006516:	441c      	add	r4, r3
 8006518:	6025      	str	r5, [r4, #0]
 800651a:	e004      	b.n	8006526 <_malloc_r+0x72>
 800651c:	6863      	ldr	r3, [r4, #4]
 800651e:	42a2      	cmp	r2, r4
 8006520:	bf0c      	ite	eq
 8006522:	600b      	streq	r3, [r1, #0]
 8006524:	6053      	strne	r3, [r2, #4]
 8006526:	4630      	mov	r0, r6
 8006528:	f001 fea0 	bl	800826c <__malloc_unlock>
 800652c:	f104 000b 	add.w	r0, r4, #11
 8006530:	1d23      	adds	r3, r4, #4
 8006532:	f020 0007 	bic.w	r0, r0, #7
 8006536:	1ac2      	subs	r2, r0, r3
 8006538:	d0cc      	beq.n	80064d4 <_malloc_r+0x20>
 800653a:	1a1b      	subs	r3, r3, r0
 800653c:	50a3      	str	r3, [r4, r2]
 800653e:	e7c9      	b.n	80064d4 <_malloc_r+0x20>
 8006540:	4622      	mov	r2, r4
 8006542:	6864      	ldr	r4, [r4, #4]
 8006544:	e7cc      	b.n	80064e0 <_malloc_r+0x2c>
 8006546:	1cc4      	adds	r4, r0, #3
 8006548:	f024 0403 	bic.w	r4, r4, #3
 800654c:	42a0      	cmp	r0, r4
 800654e:	d0e3      	beq.n	8006518 <_malloc_r+0x64>
 8006550:	1a21      	subs	r1, r4, r0
 8006552:	4630      	mov	r0, r6
 8006554:	f000 fd16 	bl	8006f84 <_sbrk_r>
 8006558:	3001      	adds	r0, #1
 800655a:	d1dd      	bne.n	8006518 <_malloc_r+0x64>
 800655c:	e7cf      	b.n	80064fe <_malloc_r+0x4a>
 800655e:	bf00      	nop
 8006560:	20000864 	.word	0x20000864
 8006564:	20000868 	.word	0x20000868

08006568 <__cvt>:
 8006568:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800656c:	ec55 4b10 	vmov	r4, r5, d0
 8006570:	2d00      	cmp	r5, #0
 8006572:	460e      	mov	r6, r1
 8006574:	4619      	mov	r1, r3
 8006576:	462b      	mov	r3, r5
 8006578:	bfbb      	ittet	lt
 800657a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800657e:	461d      	movlt	r5, r3
 8006580:	2300      	movge	r3, #0
 8006582:	232d      	movlt	r3, #45	; 0x2d
 8006584:	700b      	strb	r3, [r1, #0]
 8006586:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006588:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800658c:	4691      	mov	r9, r2
 800658e:	f023 0820 	bic.w	r8, r3, #32
 8006592:	bfbc      	itt	lt
 8006594:	4622      	movlt	r2, r4
 8006596:	4614      	movlt	r4, r2
 8006598:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800659c:	d005      	beq.n	80065aa <__cvt+0x42>
 800659e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80065a2:	d100      	bne.n	80065a6 <__cvt+0x3e>
 80065a4:	3601      	adds	r6, #1
 80065a6:	2102      	movs	r1, #2
 80065a8:	e000      	b.n	80065ac <__cvt+0x44>
 80065aa:	2103      	movs	r1, #3
 80065ac:	ab03      	add	r3, sp, #12
 80065ae:	9301      	str	r3, [sp, #4]
 80065b0:	ab02      	add	r3, sp, #8
 80065b2:	9300      	str	r3, [sp, #0]
 80065b4:	ec45 4b10 	vmov	d0, r4, r5
 80065b8:	4653      	mov	r3, sl
 80065ba:	4632      	mov	r2, r6
 80065bc:	f000 fe40 	bl	8007240 <_dtoa_r>
 80065c0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80065c4:	4607      	mov	r7, r0
 80065c6:	d102      	bne.n	80065ce <__cvt+0x66>
 80065c8:	f019 0f01 	tst.w	r9, #1
 80065cc:	d022      	beq.n	8006614 <__cvt+0xac>
 80065ce:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80065d2:	eb07 0906 	add.w	r9, r7, r6
 80065d6:	d110      	bne.n	80065fa <__cvt+0x92>
 80065d8:	783b      	ldrb	r3, [r7, #0]
 80065da:	2b30      	cmp	r3, #48	; 0x30
 80065dc:	d10a      	bne.n	80065f4 <__cvt+0x8c>
 80065de:	2200      	movs	r2, #0
 80065e0:	2300      	movs	r3, #0
 80065e2:	4620      	mov	r0, r4
 80065e4:	4629      	mov	r1, r5
 80065e6:	f7fa fa97 	bl	8000b18 <__aeabi_dcmpeq>
 80065ea:	b918      	cbnz	r0, 80065f4 <__cvt+0x8c>
 80065ec:	f1c6 0601 	rsb	r6, r6, #1
 80065f0:	f8ca 6000 	str.w	r6, [sl]
 80065f4:	f8da 3000 	ldr.w	r3, [sl]
 80065f8:	4499      	add	r9, r3
 80065fa:	2200      	movs	r2, #0
 80065fc:	2300      	movs	r3, #0
 80065fe:	4620      	mov	r0, r4
 8006600:	4629      	mov	r1, r5
 8006602:	f7fa fa89 	bl	8000b18 <__aeabi_dcmpeq>
 8006606:	b108      	cbz	r0, 800660c <__cvt+0xa4>
 8006608:	f8cd 900c 	str.w	r9, [sp, #12]
 800660c:	2230      	movs	r2, #48	; 0x30
 800660e:	9b03      	ldr	r3, [sp, #12]
 8006610:	454b      	cmp	r3, r9
 8006612:	d307      	bcc.n	8006624 <__cvt+0xbc>
 8006614:	9b03      	ldr	r3, [sp, #12]
 8006616:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006618:	1bdb      	subs	r3, r3, r7
 800661a:	4638      	mov	r0, r7
 800661c:	6013      	str	r3, [r2, #0]
 800661e:	b004      	add	sp, #16
 8006620:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006624:	1c59      	adds	r1, r3, #1
 8006626:	9103      	str	r1, [sp, #12]
 8006628:	701a      	strb	r2, [r3, #0]
 800662a:	e7f0      	b.n	800660e <__cvt+0xa6>

0800662c <__exponent>:
 800662c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800662e:	4603      	mov	r3, r0
 8006630:	2900      	cmp	r1, #0
 8006632:	bfb8      	it	lt
 8006634:	4249      	neglt	r1, r1
 8006636:	f803 2b02 	strb.w	r2, [r3], #2
 800663a:	bfb4      	ite	lt
 800663c:	222d      	movlt	r2, #45	; 0x2d
 800663e:	222b      	movge	r2, #43	; 0x2b
 8006640:	2909      	cmp	r1, #9
 8006642:	7042      	strb	r2, [r0, #1]
 8006644:	dd2a      	ble.n	800669c <__exponent+0x70>
 8006646:	f10d 0407 	add.w	r4, sp, #7
 800664a:	46a4      	mov	ip, r4
 800664c:	270a      	movs	r7, #10
 800664e:	46a6      	mov	lr, r4
 8006650:	460a      	mov	r2, r1
 8006652:	fb91 f6f7 	sdiv	r6, r1, r7
 8006656:	fb07 1516 	mls	r5, r7, r6, r1
 800665a:	3530      	adds	r5, #48	; 0x30
 800665c:	2a63      	cmp	r2, #99	; 0x63
 800665e:	f104 34ff 	add.w	r4, r4, #4294967295
 8006662:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006666:	4631      	mov	r1, r6
 8006668:	dcf1      	bgt.n	800664e <__exponent+0x22>
 800666a:	3130      	adds	r1, #48	; 0x30
 800666c:	f1ae 0502 	sub.w	r5, lr, #2
 8006670:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006674:	1c44      	adds	r4, r0, #1
 8006676:	4629      	mov	r1, r5
 8006678:	4561      	cmp	r1, ip
 800667a:	d30a      	bcc.n	8006692 <__exponent+0x66>
 800667c:	f10d 0209 	add.w	r2, sp, #9
 8006680:	eba2 020e 	sub.w	r2, r2, lr
 8006684:	4565      	cmp	r5, ip
 8006686:	bf88      	it	hi
 8006688:	2200      	movhi	r2, #0
 800668a:	4413      	add	r3, r2
 800668c:	1a18      	subs	r0, r3, r0
 800668e:	b003      	add	sp, #12
 8006690:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006692:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006696:	f804 2f01 	strb.w	r2, [r4, #1]!
 800669a:	e7ed      	b.n	8006678 <__exponent+0x4c>
 800669c:	2330      	movs	r3, #48	; 0x30
 800669e:	3130      	adds	r1, #48	; 0x30
 80066a0:	7083      	strb	r3, [r0, #2]
 80066a2:	70c1      	strb	r1, [r0, #3]
 80066a4:	1d03      	adds	r3, r0, #4
 80066a6:	e7f1      	b.n	800668c <__exponent+0x60>

080066a8 <_printf_float>:
 80066a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066ac:	ed2d 8b02 	vpush	{d8}
 80066b0:	b08d      	sub	sp, #52	; 0x34
 80066b2:	460c      	mov	r4, r1
 80066b4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80066b8:	4616      	mov	r6, r2
 80066ba:	461f      	mov	r7, r3
 80066bc:	4605      	mov	r5, r0
 80066be:	f001 fd63 	bl	8008188 <_localeconv_r>
 80066c2:	f8d0 a000 	ldr.w	sl, [r0]
 80066c6:	4650      	mov	r0, sl
 80066c8:	f7f9 fdaa 	bl	8000220 <strlen>
 80066cc:	2300      	movs	r3, #0
 80066ce:	930a      	str	r3, [sp, #40]	; 0x28
 80066d0:	6823      	ldr	r3, [r4, #0]
 80066d2:	9305      	str	r3, [sp, #20]
 80066d4:	f8d8 3000 	ldr.w	r3, [r8]
 80066d8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80066dc:	3307      	adds	r3, #7
 80066de:	f023 0307 	bic.w	r3, r3, #7
 80066e2:	f103 0208 	add.w	r2, r3, #8
 80066e6:	f8c8 2000 	str.w	r2, [r8]
 80066ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066ee:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80066f2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80066f6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80066fa:	9307      	str	r3, [sp, #28]
 80066fc:	f8cd 8018 	str.w	r8, [sp, #24]
 8006700:	ee08 0a10 	vmov	s16, r0
 8006704:	4b9f      	ldr	r3, [pc, #636]	; (8006984 <_printf_float+0x2dc>)
 8006706:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800670a:	f04f 32ff 	mov.w	r2, #4294967295
 800670e:	f7fa fa35 	bl	8000b7c <__aeabi_dcmpun>
 8006712:	bb88      	cbnz	r0, 8006778 <_printf_float+0xd0>
 8006714:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006718:	4b9a      	ldr	r3, [pc, #616]	; (8006984 <_printf_float+0x2dc>)
 800671a:	f04f 32ff 	mov.w	r2, #4294967295
 800671e:	f7fa fa0f 	bl	8000b40 <__aeabi_dcmple>
 8006722:	bb48      	cbnz	r0, 8006778 <_printf_float+0xd0>
 8006724:	2200      	movs	r2, #0
 8006726:	2300      	movs	r3, #0
 8006728:	4640      	mov	r0, r8
 800672a:	4649      	mov	r1, r9
 800672c:	f7fa f9fe 	bl	8000b2c <__aeabi_dcmplt>
 8006730:	b110      	cbz	r0, 8006738 <_printf_float+0x90>
 8006732:	232d      	movs	r3, #45	; 0x2d
 8006734:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006738:	4b93      	ldr	r3, [pc, #588]	; (8006988 <_printf_float+0x2e0>)
 800673a:	4894      	ldr	r0, [pc, #592]	; (800698c <_printf_float+0x2e4>)
 800673c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006740:	bf94      	ite	ls
 8006742:	4698      	movls	r8, r3
 8006744:	4680      	movhi	r8, r0
 8006746:	2303      	movs	r3, #3
 8006748:	6123      	str	r3, [r4, #16]
 800674a:	9b05      	ldr	r3, [sp, #20]
 800674c:	f023 0204 	bic.w	r2, r3, #4
 8006750:	6022      	str	r2, [r4, #0]
 8006752:	f04f 0900 	mov.w	r9, #0
 8006756:	9700      	str	r7, [sp, #0]
 8006758:	4633      	mov	r3, r6
 800675a:	aa0b      	add	r2, sp, #44	; 0x2c
 800675c:	4621      	mov	r1, r4
 800675e:	4628      	mov	r0, r5
 8006760:	f000 f9d8 	bl	8006b14 <_printf_common>
 8006764:	3001      	adds	r0, #1
 8006766:	f040 8090 	bne.w	800688a <_printf_float+0x1e2>
 800676a:	f04f 30ff 	mov.w	r0, #4294967295
 800676e:	b00d      	add	sp, #52	; 0x34
 8006770:	ecbd 8b02 	vpop	{d8}
 8006774:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006778:	4642      	mov	r2, r8
 800677a:	464b      	mov	r3, r9
 800677c:	4640      	mov	r0, r8
 800677e:	4649      	mov	r1, r9
 8006780:	f7fa f9fc 	bl	8000b7c <__aeabi_dcmpun>
 8006784:	b140      	cbz	r0, 8006798 <_printf_float+0xf0>
 8006786:	464b      	mov	r3, r9
 8006788:	2b00      	cmp	r3, #0
 800678a:	bfbc      	itt	lt
 800678c:	232d      	movlt	r3, #45	; 0x2d
 800678e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006792:	487f      	ldr	r0, [pc, #508]	; (8006990 <_printf_float+0x2e8>)
 8006794:	4b7f      	ldr	r3, [pc, #508]	; (8006994 <_printf_float+0x2ec>)
 8006796:	e7d1      	b.n	800673c <_printf_float+0x94>
 8006798:	6863      	ldr	r3, [r4, #4]
 800679a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800679e:	9206      	str	r2, [sp, #24]
 80067a0:	1c5a      	adds	r2, r3, #1
 80067a2:	d13f      	bne.n	8006824 <_printf_float+0x17c>
 80067a4:	2306      	movs	r3, #6
 80067a6:	6063      	str	r3, [r4, #4]
 80067a8:	9b05      	ldr	r3, [sp, #20]
 80067aa:	6861      	ldr	r1, [r4, #4]
 80067ac:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80067b0:	2300      	movs	r3, #0
 80067b2:	9303      	str	r3, [sp, #12]
 80067b4:	ab0a      	add	r3, sp, #40	; 0x28
 80067b6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80067ba:	ab09      	add	r3, sp, #36	; 0x24
 80067bc:	ec49 8b10 	vmov	d0, r8, r9
 80067c0:	9300      	str	r3, [sp, #0]
 80067c2:	6022      	str	r2, [r4, #0]
 80067c4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80067c8:	4628      	mov	r0, r5
 80067ca:	f7ff fecd 	bl	8006568 <__cvt>
 80067ce:	9b06      	ldr	r3, [sp, #24]
 80067d0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80067d2:	2b47      	cmp	r3, #71	; 0x47
 80067d4:	4680      	mov	r8, r0
 80067d6:	d108      	bne.n	80067ea <_printf_float+0x142>
 80067d8:	1cc8      	adds	r0, r1, #3
 80067da:	db02      	blt.n	80067e2 <_printf_float+0x13a>
 80067dc:	6863      	ldr	r3, [r4, #4]
 80067de:	4299      	cmp	r1, r3
 80067e0:	dd41      	ble.n	8006866 <_printf_float+0x1be>
 80067e2:	f1ab 0b02 	sub.w	fp, fp, #2
 80067e6:	fa5f fb8b 	uxtb.w	fp, fp
 80067ea:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80067ee:	d820      	bhi.n	8006832 <_printf_float+0x18a>
 80067f0:	3901      	subs	r1, #1
 80067f2:	465a      	mov	r2, fp
 80067f4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80067f8:	9109      	str	r1, [sp, #36]	; 0x24
 80067fa:	f7ff ff17 	bl	800662c <__exponent>
 80067fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006800:	1813      	adds	r3, r2, r0
 8006802:	2a01      	cmp	r2, #1
 8006804:	4681      	mov	r9, r0
 8006806:	6123      	str	r3, [r4, #16]
 8006808:	dc02      	bgt.n	8006810 <_printf_float+0x168>
 800680a:	6822      	ldr	r2, [r4, #0]
 800680c:	07d2      	lsls	r2, r2, #31
 800680e:	d501      	bpl.n	8006814 <_printf_float+0x16c>
 8006810:	3301      	adds	r3, #1
 8006812:	6123      	str	r3, [r4, #16]
 8006814:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006818:	2b00      	cmp	r3, #0
 800681a:	d09c      	beq.n	8006756 <_printf_float+0xae>
 800681c:	232d      	movs	r3, #45	; 0x2d
 800681e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006822:	e798      	b.n	8006756 <_printf_float+0xae>
 8006824:	9a06      	ldr	r2, [sp, #24]
 8006826:	2a47      	cmp	r2, #71	; 0x47
 8006828:	d1be      	bne.n	80067a8 <_printf_float+0x100>
 800682a:	2b00      	cmp	r3, #0
 800682c:	d1bc      	bne.n	80067a8 <_printf_float+0x100>
 800682e:	2301      	movs	r3, #1
 8006830:	e7b9      	b.n	80067a6 <_printf_float+0xfe>
 8006832:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006836:	d118      	bne.n	800686a <_printf_float+0x1c2>
 8006838:	2900      	cmp	r1, #0
 800683a:	6863      	ldr	r3, [r4, #4]
 800683c:	dd0b      	ble.n	8006856 <_printf_float+0x1ae>
 800683e:	6121      	str	r1, [r4, #16]
 8006840:	b913      	cbnz	r3, 8006848 <_printf_float+0x1a0>
 8006842:	6822      	ldr	r2, [r4, #0]
 8006844:	07d0      	lsls	r0, r2, #31
 8006846:	d502      	bpl.n	800684e <_printf_float+0x1a6>
 8006848:	3301      	adds	r3, #1
 800684a:	440b      	add	r3, r1
 800684c:	6123      	str	r3, [r4, #16]
 800684e:	65a1      	str	r1, [r4, #88]	; 0x58
 8006850:	f04f 0900 	mov.w	r9, #0
 8006854:	e7de      	b.n	8006814 <_printf_float+0x16c>
 8006856:	b913      	cbnz	r3, 800685e <_printf_float+0x1b6>
 8006858:	6822      	ldr	r2, [r4, #0]
 800685a:	07d2      	lsls	r2, r2, #31
 800685c:	d501      	bpl.n	8006862 <_printf_float+0x1ba>
 800685e:	3302      	adds	r3, #2
 8006860:	e7f4      	b.n	800684c <_printf_float+0x1a4>
 8006862:	2301      	movs	r3, #1
 8006864:	e7f2      	b.n	800684c <_printf_float+0x1a4>
 8006866:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800686a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800686c:	4299      	cmp	r1, r3
 800686e:	db05      	blt.n	800687c <_printf_float+0x1d4>
 8006870:	6823      	ldr	r3, [r4, #0]
 8006872:	6121      	str	r1, [r4, #16]
 8006874:	07d8      	lsls	r0, r3, #31
 8006876:	d5ea      	bpl.n	800684e <_printf_float+0x1a6>
 8006878:	1c4b      	adds	r3, r1, #1
 800687a:	e7e7      	b.n	800684c <_printf_float+0x1a4>
 800687c:	2900      	cmp	r1, #0
 800687e:	bfd4      	ite	le
 8006880:	f1c1 0202 	rsble	r2, r1, #2
 8006884:	2201      	movgt	r2, #1
 8006886:	4413      	add	r3, r2
 8006888:	e7e0      	b.n	800684c <_printf_float+0x1a4>
 800688a:	6823      	ldr	r3, [r4, #0]
 800688c:	055a      	lsls	r2, r3, #21
 800688e:	d407      	bmi.n	80068a0 <_printf_float+0x1f8>
 8006890:	6923      	ldr	r3, [r4, #16]
 8006892:	4642      	mov	r2, r8
 8006894:	4631      	mov	r1, r6
 8006896:	4628      	mov	r0, r5
 8006898:	47b8      	blx	r7
 800689a:	3001      	adds	r0, #1
 800689c:	d12c      	bne.n	80068f8 <_printf_float+0x250>
 800689e:	e764      	b.n	800676a <_printf_float+0xc2>
 80068a0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80068a4:	f240 80e0 	bls.w	8006a68 <_printf_float+0x3c0>
 80068a8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80068ac:	2200      	movs	r2, #0
 80068ae:	2300      	movs	r3, #0
 80068b0:	f7fa f932 	bl	8000b18 <__aeabi_dcmpeq>
 80068b4:	2800      	cmp	r0, #0
 80068b6:	d034      	beq.n	8006922 <_printf_float+0x27a>
 80068b8:	4a37      	ldr	r2, [pc, #220]	; (8006998 <_printf_float+0x2f0>)
 80068ba:	2301      	movs	r3, #1
 80068bc:	4631      	mov	r1, r6
 80068be:	4628      	mov	r0, r5
 80068c0:	47b8      	blx	r7
 80068c2:	3001      	adds	r0, #1
 80068c4:	f43f af51 	beq.w	800676a <_printf_float+0xc2>
 80068c8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80068cc:	429a      	cmp	r2, r3
 80068ce:	db02      	blt.n	80068d6 <_printf_float+0x22e>
 80068d0:	6823      	ldr	r3, [r4, #0]
 80068d2:	07d8      	lsls	r0, r3, #31
 80068d4:	d510      	bpl.n	80068f8 <_printf_float+0x250>
 80068d6:	ee18 3a10 	vmov	r3, s16
 80068da:	4652      	mov	r2, sl
 80068dc:	4631      	mov	r1, r6
 80068de:	4628      	mov	r0, r5
 80068e0:	47b8      	blx	r7
 80068e2:	3001      	adds	r0, #1
 80068e4:	f43f af41 	beq.w	800676a <_printf_float+0xc2>
 80068e8:	f04f 0800 	mov.w	r8, #0
 80068ec:	f104 091a 	add.w	r9, r4, #26
 80068f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068f2:	3b01      	subs	r3, #1
 80068f4:	4543      	cmp	r3, r8
 80068f6:	dc09      	bgt.n	800690c <_printf_float+0x264>
 80068f8:	6823      	ldr	r3, [r4, #0]
 80068fa:	079b      	lsls	r3, r3, #30
 80068fc:	f100 8105 	bmi.w	8006b0a <_printf_float+0x462>
 8006900:	68e0      	ldr	r0, [r4, #12]
 8006902:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006904:	4298      	cmp	r0, r3
 8006906:	bfb8      	it	lt
 8006908:	4618      	movlt	r0, r3
 800690a:	e730      	b.n	800676e <_printf_float+0xc6>
 800690c:	2301      	movs	r3, #1
 800690e:	464a      	mov	r2, r9
 8006910:	4631      	mov	r1, r6
 8006912:	4628      	mov	r0, r5
 8006914:	47b8      	blx	r7
 8006916:	3001      	adds	r0, #1
 8006918:	f43f af27 	beq.w	800676a <_printf_float+0xc2>
 800691c:	f108 0801 	add.w	r8, r8, #1
 8006920:	e7e6      	b.n	80068f0 <_printf_float+0x248>
 8006922:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006924:	2b00      	cmp	r3, #0
 8006926:	dc39      	bgt.n	800699c <_printf_float+0x2f4>
 8006928:	4a1b      	ldr	r2, [pc, #108]	; (8006998 <_printf_float+0x2f0>)
 800692a:	2301      	movs	r3, #1
 800692c:	4631      	mov	r1, r6
 800692e:	4628      	mov	r0, r5
 8006930:	47b8      	blx	r7
 8006932:	3001      	adds	r0, #1
 8006934:	f43f af19 	beq.w	800676a <_printf_float+0xc2>
 8006938:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800693c:	4313      	orrs	r3, r2
 800693e:	d102      	bne.n	8006946 <_printf_float+0x29e>
 8006940:	6823      	ldr	r3, [r4, #0]
 8006942:	07d9      	lsls	r1, r3, #31
 8006944:	d5d8      	bpl.n	80068f8 <_printf_float+0x250>
 8006946:	ee18 3a10 	vmov	r3, s16
 800694a:	4652      	mov	r2, sl
 800694c:	4631      	mov	r1, r6
 800694e:	4628      	mov	r0, r5
 8006950:	47b8      	blx	r7
 8006952:	3001      	adds	r0, #1
 8006954:	f43f af09 	beq.w	800676a <_printf_float+0xc2>
 8006958:	f04f 0900 	mov.w	r9, #0
 800695c:	f104 0a1a 	add.w	sl, r4, #26
 8006960:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006962:	425b      	negs	r3, r3
 8006964:	454b      	cmp	r3, r9
 8006966:	dc01      	bgt.n	800696c <_printf_float+0x2c4>
 8006968:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800696a:	e792      	b.n	8006892 <_printf_float+0x1ea>
 800696c:	2301      	movs	r3, #1
 800696e:	4652      	mov	r2, sl
 8006970:	4631      	mov	r1, r6
 8006972:	4628      	mov	r0, r5
 8006974:	47b8      	blx	r7
 8006976:	3001      	adds	r0, #1
 8006978:	f43f aef7 	beq.w	800676a <_printf_float+0xc2>
 800697c:	f109 0901 	add.w	r9, r9, #1
 8006980:	e7ee      	b.n	8006960 <_printf_float+0x2b8>
 8006982:	bf00      	nop
 8006984:	7fefffff 	.word	0x7fefffff
 8006988:	08009194 	.word	0x08009194
 800698c:	08009198 	.word	0x08009198
 8006990:	080091a0 	.word	0x080091a0
 8006994:	0800919c 	.word	0x0800919c
 8006998:	080091a4 	.word	0x080091a4
 800699c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800699e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80069a0:	429a      	cmp	r2, r3
 80069a2:	bfa8      	it	ge
 80069a4:	461a      	movge	r2, r3
 80069a6:	2a00      	cmp	r2, #0
 80069a8:	4691      	mov	r9, r2
 80069aa:	dc37      	bgt.n	8006a1c <_printf_float+0x374>
 80069ac:	f04f 0b00 	mov.w	fp, #0
 80069b0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80069b4:	f104 021a 	add.w	r2, r4, #26
 80069b8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80069ba:	9305      	str	r3, [sp, #20]
 80069bc:	eba3 0309 	sub.w	r3, r3, r9
 80069c0:	455b      	cmp	r3, fp
 80069c2:	dc33      	bgt.n	8006a2c <_printf_float+0x384>
 80069c4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80069c8:	429a      	cmp	r2, r3
 80069ca:	db3b      	blt.n	8006a44 <_printf_float+0x39c>
 80069cc:	6823      	ldr	r3, [r4, #0]
 80069ce:	07da      	lsls	r2, r3, #31
 80069d0:	d438      	bmi.n	8006a44 <_printf_float+0x39c>
 80069d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80069d4:	9b05      	ldr	r3, [sp, #20]
 80069d6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80069d8:	1ad3      	subs	r3, r2, r3
 80069da:	eba2 0901 	sub.w	r9, r2, r1
 80069de:	4599      	cmp	r9, r3
 80069e0:	bfa8      	it	ge
 80069e2:	4699      	movge	r9, r3
 80069e4:	f1b9 0f00 	cmp.w	r9, #0
 80069e8:	dc35      	bgt.n	8006a56 <_printf_float+0x3ae>
 80069ea:	f04f 0800 	mov.w	r8, #0
 80069ee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80069f2:	f104 0a1a 	add.w	sl, r4, #26
 80069f6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80069fa:	1a9b      	subs	r3, r3, r2
 80069fc:	eba3 0309 	sub.w	r3, r3, r9
 8006a00:	4543      	cmp	r3, r8
 8006a02:	f77f af79 	ble.w	80068f8 <_printf_float+0x250>
 8006a06:	2301      	movs	r3, #1
 8006a08:	4652      	mov	r2, sl
 8006a0a:	4631      	mov	r1, r6
 8006a0c:	4628      	mov	r0, r5
 8006a0e:	47b8      	blx	r7
 8006a10:	3001      	adds	r0, #1
 8006a12:	f43f aeaa 	beq.w	800676a <_printf_float+0xc2>
 8006a16:	f108 0801 	add.w	r8, r8, #1
 8006a1a:	e7ec      	b.n	80069f6 <_printf_float+0x34e>
 8006a1c:	4613      	mov	r3, r2
 8006a1e:	4631      	mov	r1, r6
 8006a20:	4642      	mov	r2, r8
 8006a22:	4628      	mov	r0, r5
 8006a24:	47b8      	blx	r7
 8006a26:	3001      	adds	r0, #1
 8006a28:	d1c0      	bne.n	80069ac <_printf_float+0x304>
 8006a2a:	e69e      	b.n	800676a <_printf_float+0xc2>
 8006a2c:	2301      	movs	r3, #1
 8006a2e:	4631      	mov	r1, r6
 8006a30:	4628      	mov	r0, r5
 8006a32:	9205      	str	r2, [sp, #20]
 8006a34:	47b8      	blx	r7
 8006a36:	3001      	adds	r0, #1
 8006a38:	f43f ae97 	beq.w	800676a <_printf_float+0xc2>
 8006a3c:	9a05      	ldr	r2, [sp, #20]
 8006a3e:	f10b 0b01 	add.w	fp, fp, #1
 8006a42:	e7b9      	b.n	80069b8 <_printf_float+0x310>
 8006a44:	ee18 3a10 	vmov	r3, s16
 8006a48:	4652      	mov	r2, sl
 8006a4a:	4631      	mov	r1, r6
 8006a4c:	4628      	mov	r0, r5
 8006a4e:	47b8      	blx	r7
 8006a50:	3001      	adds	r0, #1
 8006a52:	d1be      	bne.n	80069d2 <_printf_float+0x32a>
 8006a54:	e689      	b.n	800676a <_printf_float+0xc2>
 8006a56:	9a05      	ldr	r2, [sp, #20]
 8006a58:	464b      	mov	r3, r9
 8006a5a:	4442      	add	r2, r8
 8006a5c:	4631      	mov	r1, r6
 8006a5e:	4628      	mov	r0, r5
 8006a60:	47b8      	blx	r7
 8006a62:	3001      	adds	r0, #1
 8006a64:	d1c1      	bne.n	80069ea <_printf_float+0x342>
 8006a66:	e680      	b.n	800676a <_printf_float+0xc2>
 8006a68:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006a6a:	2a01      	cmp	r2, #1
 8006a6c:	dc01      	bgt.n	8006a72 <_printf_float+0x3ca>
 8006a6e:	07db      	lsls	r3, r3, #31
 8006a70:	d538      	bpl.n	8006ae4 <_printf_float+0x43c>
 8006a72:	2301      	movs	r3, #1
 8006a74:	4642      	mov	r2, r8
 8006a76:	4631      	mov	r1, r6
 8006a78:	4628      	mov	r0, r5
 8006a7a:	47b8      	blx	r7
 8006a7c:	3001      	adds	r0, #1
 8006a7e:	f43f ae74 	beq.w	800676a <_printf_float+0xc2>
 8006a82:	ee18 3a10 	vmov	r3, s16
 8006a86:	4652      	mov	r2, sl
 8006a88:	4631      	mov	r1, r6
 8006a8a:	4628      	mov	r0, r5
 8006a8c:	47b8      	blx	r7
 8006a8e:	3001      	adds	r0, #1
 8006a90:	f43f ae6b 	beq.w	800676a <_printf_float+0xc2>
 8006a94:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006a98:	2200      	movs	r2, #0
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	f7fa f83c 	bl	8000b18 <__aeabi_dcmpeq>
 8006aa0:	b9d8      	cbnz	r0, 8006ada <_printf_float+0x432>
 8006aa2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006aa4:	f108 0201 	add.w	r2, r8, #1
 8006aa8:	3b01      	subs	r3, #1
 8006aaa:	4631      	mov	r1, r6
 8006aac:	4628      	mov	r0, r5
 8006aae:	47b8      	blx	r7
 8006ab0:	3001      	adds	r0, #1
 8006ab2:	d10e      	bne.n	8006ad2 <_printf_float+0x42a>
 8006ab4:	e659      	b.n	800676a <_printf_float+0xc2>
 8006ab6:	2301      	movs	r3, #1
 8006ab8:	4652      	mov	r2, sl
 8006aba:	4631      	mov	r1, r6
 8006abc:	4628      	mov	r0, r5
 8006abe:	47b8      	blx	r7
 8006ac0:	3001      	adds	r0, #1
 8006ac2:	f43f ae52 	beq.w	800676a <_printf_float+0xc2>
 8006ac6:	f108 0801 	add.w	r8, r8, #1
 8006aca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006acc:	3b01      	subs	r3, #1
 8006ace:	4543      	cmp	r3, r8
 8006ad0:	dcf1      	bgt.n	8006ab6 <_printf_float+0x40e>
 8006ad2:	464b      	mov	r3, r9
 8006ad4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006ad8:	e6dc      	b.n	8006894 <_printf_float+0x1ec>
 8006ada:	f04f 0800 	mov.w	r8, #0
 8006ade:	f104 0a1a 	add.w	sl, r4, #26
 8006ae2:	e7f2      	b.n	8006aca <_printf_float+0x422>
 8006ae4:	2301      	movs	r3, #1
 8006ae6:	4642      	mov	r2, r8
 8006ae8:	e7df      	b.n	8006aaa <_printf_float+0x402>
 8006aea:	2301      	movs	r3, #1
 8006aec:	464a      	mov	r2, r9
 8006aee:	4631      	mov	r1, r6
 8006af0:	4628      	mov	r0, r5
 8006af2:	47b8      	blx	r7
 8006af4:	3001      	adds	r0, #1
 8006af6:	f43f ae38 	beq.w	800676a <_printf_float+0xc2>
 8006afa:	f108 0801 	add.w	r8, r8, #1
 8006afe:	68e3      	ldr	r3, [r4, #12]
 8006b00:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006b02:	1a5b      	subs	r3, r3, r1
 8006b04:	4543      	cmp	r3, r8
 8006b06:	dcf0      	bgt.n	8006aea <_printf_float+0x442>
 8006b08:	e6fa      	b.n	8006900 <_printf_float+0x258>
 8006b0a:	f04f 0800 	mov.w	r8, #0
 8006b0e:	f104 0919 	add.w	r9, r4, #25
 8006b12:	e7f4      	b.n	8006afe <_printf_float+0x456>

08006b14 <_printf_common>:
 8006b14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b18:	4616      	mov	r6, r2
 8006b1a:	4699      	mov	r9, r3
 8006b1c:	688a      	ldr	r2, [r1, #8]
 8006b1e:	690b      	ldr	r3, [r1, #16]
 8006b20:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006b24:	4293      	cmp	r3, r2
 8006b26:	bfb8      	it	lt
 8006b28:	4613      	movlt	r3, r2
 8006b2a:	6033      	str	r3, [r6, #0]
 8006b2c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006b30:	4607      	mov	r7, r0
 8006b32:	460c      	mov	r4, r1
 8006b34:	b10a      	cbz	r2, 8006b3a <_printf_common+0x26>
 8006b36:	3301      	adds	r3, #1
 8006b38:	6033      	str	r3, [r6, #0]
 8006b3a:	6823      	ldr	r3, [r4, #0]
 8006b3c:	0699      	lsls	r1, r3, #26
 8006b3e:	bf42      	ittt	mi
 8006b40:	6833      	ldrmi	r3, [r6, #0]
 8006b42:	3302      	addmi	r3, #2
 8006b44:	6033      	strmi	r3, [r6, #0]
 8006b46:	6825      	ldr	r5, [r4, #0]
 8006b48:	f015 0506 	ands.w	r5, r5, #6
 8006b4c:	d106      	bne.n	8006b5c <_printf_common+0x48>
 8006b4e:	f104 0a19 	add.w	sl, r4, #25
 8006b52:	68e3      	ldr	r3, [r4, #12]
 8006b54:	6832      	ldr	r2, [r6, #0]
 8006b56:	1a9b      	subs	r3, r3, r2
 8006b58:	42ab      	cmp	r3, r5
 8006b5a:	dc26      	bgt.n	8006baa <_printf_common+0x96>
 8006b5c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006b60:	1e13      	subs	r3, r2, #0
 8006b62:	6822      	ldr	r2, [r4, #0]
 8006b64:	bf18      	it	ne
 8006b66:	2301      	movne	r3, #1
 8006b68:	0692      	lsls	r2, r2, #26
 8006b6a:	d42b      	bmi.n	8006bc4 <_printf_common+0xb0>
 8006b6c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006b70:	4649      	mov	r1, r9
 8006b72:	4638      	mov	r0, r7
 8006b74:	47c0      	blx	r8
 8006b76:	3001      	adds	r0, #1
 8006b78:	d01e      	beq.n	8006bb8 <_printf_common+0xa4>
 8006b7a:	6823      	ldr	r3, [r4, #0]
 8006b7c:	68e5      	ldr	r5, [r4, #12]
 8006b7e:	6832      	ldr	r2, [r6, #0]
 8006b80:	f003 0306 	and.w	r3, r3, #6
 8006b84:	2b04      	cmp	r3, #4
 8006b86:	bf08      	it	eq
 8006b88:	1aad      	subeq	r5, r5, r2
 8006b8a:	68a3      	ldr	r3, [r4, #8]
 8006b8c:	6922      	ldr	r2, [r4, #16]
 8006b8e:	bf0c      	ite	eq
 8006b90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006b94:	2500      	movne	r5, #0
 8006b96:	4293      	cmp	r3, r2
 8006b98:	bfc4      	itt	gt
 8006b9a:	1a9b      	subgt	r3, r3, r2
 8006b9c:	18ed      	addgt	r5, r5, r3
 8006b9e:	2600      	movs	r6, #0
 8006ba0:	341a      	adds	r4, #26
 8006ba2:	42b5      	cmp	r5, r6
 8006ba4:	d11a      	bne.n	8006bdc <_printf_common+0xc8>
 8006ba6:	2000      	movs	r0, #0
 8006ba8:	e008      	b.n	8006bbc <_printf_common+0xa8>
 8006baa:	2301      	movs	r3, #1
 8006bac:	4652      	mov	r2, sl
 8006bae:	4649      	mov	r1, r9
 8006bb0:	4638      	mov	r0, r7
 8006bb2:	47c0      	blx	r8
 8006bb4:	3001      	adds	r0, #1
 8006bb6:	d103      	bne.n	8006bc0 <_printf_common+0xac>
 8006bb8:	f04f 30ff 	mov.w	r0, #4294967295
 8006bbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bc0:	3501      	adds	r5, #1
 8006bc2:	e7c6      	b.n	8006b52 <_printf_common+0x3e>
 8006bc4:	18e1      	adds	r1, r4, r3
 8006bc6:	1c5a      	adds	r2, r3, #1
 8006bc8:	2030      	movs	r0, #48	; 0x30
 8006bca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006bce:	4422      	add	r2, r4
 8006bd0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006bd4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006bd8:	3302      	adds	r3, #2
 8006bda:	e7c7      	b.n	8006b6c <_printf_common+0x58>
 8006bdc:	2301      	movs	r3, #1
 8006bde:	4622      	mov	r2, r4
 8006be0:	4649      	mov	r1, r9
 8006be2:	4638      	mov	r0, r7
 8006be4:	47c0      	blx	r8
 8006be6:	3001      	adds	r0, #1
 8006be8:	d0e6      	beq.n	8006bb8 <_printf_common+0xa4>
 8006bea:	3601      	adds	r6, #1
 8006bec:	e7d9      	b.n	8006ba2 <_printf_common+0x8e>
	...

08006bf0 <_printf_i>:
 8006bf0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006bf4:	460c      	mov	r4, r1
 8006bf6:	4691      	mov	r9, r2
 8006bf8:	7e27      	ldrb	r7, [r4, #24]
 8006bfa:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006bfc:	2f78      	cmp	r7, #120	; 0x78
 8006bfe:	4680      	mov	r8, r0
 8006c00:	469a      	mov	sl, r3
 8006c02:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006c06:	d807      	bhi.n	8006c18 <_printf_i+0x28>
 8006c08:	2f62      	cmp	r7, #98	; 0x62
 8006c0a:	d80a      	bhi.n	8006c22 <_printf_i+0x32>
 8006c0c:	2f00      	cmp	r7, #0
 8006c0e:	f000 80d8 	beq.w	8006dc2 <_printf_i+0x1d2>
 8006c12:	2f58      	cmp	r7, #88	; 0x58
 8006c14:	f000 80a3 	beq.w	8006d5e <_printf_i+0x16e>
 8006c18:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006c1c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006c20:	e03a      	b.n	8006c98 <_printf_i+0xa8>
 8006c22:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006c26:	2b15      	cmp	r3, #21
 8006c28:	d8f6      	bhi.n	8006c18 <_printf_i+0x28>
 8006c2a:	a001      	add	r0, pc, #4	; (adr r0, 8006c30 <_printf_i+0x40>)
 8006c2c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006c30:	08006c89 	.word	0x08006c89
 8006c34:	08006c9d 	.word	0x08006c9d
 8006c38:	08006c19 	.word	0x08006c19
 8006c3c:	08006c19 	.word	0x08006c19
 8006c40:	08006c19 	.word	0x08006c19
 8006c44:	08006c19 	.word	0x08006c19
 8006c48:	08006c9d 	.word	0x08006c9d
 8006c4c:	08006c19 	.word	0x08006c19
 8006c50:	08006c19 	.word	0x08006c19
 8006c54:	08006c19 	.word	0x08006c19
 8006c58:	08006c19 	.word	0x08006c19
 8006c5c:	08006da9 	.word	0x08006da9
 8006c60:	08006ccd 	.word	0x08006ccd
 8006c64:	08006d8b 	.word	0x08006d8b
 8006c68:	08006c19 	.word	0x08006c19
 8006c6c:	08006c19 	.word	0x08006c19
 8006c70:	08006dcb 	.word	0x08006dcb
 8006c74:	08006c19 	.word	0x08006c19
 8006c78:	08006ccd 	.word	0x08006ccd
 8006c7c:	08006c19 	.word	0x08006c19
 8006c80:	08006c19 	.word	0x08006c19
 8006c84:	08006d93 	.word	0x08006d93
 8006c88:	680b      	ldr	r3, [r1, #0]
 8006c8a:	1d1a      	adds	r2, r3, #4
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	600a      	str	r2, [r1, #0]
 8006c90:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006c94:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006c98:	2301      	movs	r3, #1
 8006c9a:	e0a3      	b.n	8006de4 <_printf_i+0x1f4>
 8006c9c:	6825      	ldr	r5, [r4, #0]
 8006c9e:	6808      	ldr	r0, [r1, #0]
 8006ca0:	062e      	lsls	r6, r5, #24
 8006ca2:	f100 0304 	add.w	r3, r0, #4
 8006ca6:	d50a      	bpl.n	8006cbe <_printf_i+0xce>
 8006ca8:	6805      	ldr	r5, [r0, #0]
 8006caa:	600b      	str	r3, [r1, #0]
 8006cac:	2d00      	cmp	r5, #0
 8006cae:	da03      	bge.n	8006cb8 <_printf_i+0xc8>
 8006cb0:	232d      	movs	r3, #45	; 0x2d
 8006cb2:	426d      	negs	r5, r5
 8006cb4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006cb8:	485e      	ldr	r0, [pc, #376]	; (8006e34 <_printf_i+0x244>)
 8006cba:	230a      	movs	r3, #10
 8006cbc:	e019      	b.n	8006cf2 <_printf_i+0x102>
 8006cbe:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006cc2:	6805      	ldr	r5, [r0, #0]
 8006cc4:	600b      	str	r3, [r1, #0]
 8006cc6:	bf18      	it	ne
 8006cc8:	b22d      	sxthne	r5, r5
 8006cca:	e7ef      	b.n	8006cac <_printf_i+0xbc>
 8006ccc:	680b      	ldr	r3, [r1, #0]
 8006cce:	6825      	ldr	r5, [r4, #0]
 8006cd0:	1d18      	adds	r0, r3, #4
 8006cd2:	6008      	str	r0, [r1, #0]
 8006cd4:	0628      	lsls	r0, r5, #24
 8006cd6:	d501      	bpl.n	8006cdc <_printf_i+0xec>
 8006cd8:	681d      	ldr	r5, [r3, #0]
 8006cda:	e002      	b.n	8006ce2 <_printf_i+0xf2>
 8006cdc:	0669      	lsls	r1, r5, #25
 8006cde:	d5fb      	bpl.n	8006cd8 <_printf_i+0xe8>
 8006ce0:	881d      	ldrh	r5, [r3, #0]
 8006ce2:	4854      	ldr	r0, [pc, #336]	; (8006e34 <_printf_i+0x244>)
 8006ce4:	2f6f      	cmp	r7, #111	; 0x6f
 8006ce6:	bf0c      	ite	eq
 8006ce8:	2308      	moveq	r3, #8
 8006cea:	230a      	movne	r3, #10
 8006cec:	2100      	movs	r1, #0
 8006cee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006cf2:	6866      	ldr	r6, [r4, #4]
 8006cf4:	60a6      	str	r6, [r4, #8]
 8006cf6:	2e00      	cmp	r6, #0
 8006cf8:	bfa2      	ittt	ge
 8006cfa:	6821      	ldrge	r1, [r4, #0]
 8006cfc:	f021 0104 	bicge.w	r1, r1, #4
 8006d00:	6021      	strge	r1, [r4, #0]
 8006d02:	b90d      	cbnz	r5, 8006d08 <_printf_i+0x118>
 8006d04:	2e00      	cmp	r6, #0
 8006d06:	d04d      	beq.n	8006da4 <_printf_i+0x1b4>
 8006d08:	4616      	mov	r6, r2
 8006d0a:	fbb5 f1f3 	udiv	r1, r5, r3
 8006d0e:	fb03 5711 	mls	r7, r3, r1, r5
 8006d12:	5dc7      	ldrb	r7, [r0, r7]
 8006d14:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006d18:	462f      	mov	r7, r5
 8006d1a:	42bb      	cmp	r3, r7
 8006d1c:	460d      	mov	r5, r1
 8006d1e:	d9f4      	bls.n	8006d0a <_printf_i+0x11a>
 8006d20:	2b08      	cmp	r3, #8
 8006d22:	d10b      	bne.n	8006d3c <_printf_i+0x14c>
 8006d24:	6823      	ldr	r3, [r4, #0]
 8006d26:	07df      	lsls	r7, r3, #31
 8006d28:	d508      	bpl.n	8006d3c <_printf_i+0x14c>
 8006d2a:	6923      	ldr	r3, [r4, #16]
 8006d2c:	6861      	ldr	r1, [r4, #4]
 8006d2e:	4299      	cmp	r1, r3
 8006d30:	bfde      	ittt	le
 8006d32:	2330      	movle	r3, #48	; 0x30
 8006d34:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006d38:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006d3c:	1b92      	subs	r2, r2, r6
 8006d3e:	6122      	str	r2, [r4, #16]
 8006d40:	f8cd a000 	str.w	sl, [sp]
 8006d44:	464b      	mov	r3, r9
 8006d46:	aa03      	add	r2, sp, #12
 8006d48:	4621      	mov	r1, r4
 8006d4a:	4640      	mov	r0, r8
 8006d4c:	f7ff fee2 	bl	8006b14 <_printf_common>
 8006d50:	3001      	adds	r0, #1
 8006d52:	d14c      	bne.n	8006dee <_printf_i+0x1fe>
 8006d54:	f04f 30ff 	mov.w	r0, #4294967295
 8006d58:	b004      	add	sp, #16
 8006d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d5e:	4835      	ldr	r0, [pc, #212]	; (8006e34 <_printf_i+0x244>)
 8006d60:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006d64:	6823      	ldr	r3, [r4, #0]
 8006d66:	680e      	ldr	r6, [r1, #0]
 8006d68:	061f      	lsls	r7, r3, #24
 8006d6a:	f856 5b04 	ldr.w	r5, [r6], #4
 8006d6e:	600e      	str	r6, [r1, #0]
 8006d70:	d514      	bpl.n	8006d9c <_printf_i+0x1ac>
 8006d72:	07d9      	lsls	r1, r3, #31
 8006d74:	bf44      	itt	mi
 8006d76:	f043 0320 	orrmi.w	r3, r3, #32
 8006d7a:	6023      	strmi	r3, [r4, #0]
 8006d7c:	b91d      	cbnz	r5, 8006d86 <_printf_i+0x196>
 8006d7e:	6823      	ldr	r3, [r4, #0]
 8006d80:	f023 0320 	bic.w	r3, r3, #32
 8006d84:	6023      	str	r3, [r4, #0]
 8006d86:	2310      	movs	r3, #16
 8006d88:	e7b0      	b.n	8006cec <_printf_i+0xfc>
 8006d8a:	6823      	ldr	r3, [r4, #0]
 8006d8c:	f043 0320 	orr.w	r3, r3, #32
 8006d90:	6023      	str	r3, [r4, #0]
 8006d92:	2378      	movs	r3, #120	; 0x78
 8006d94:	4828      	ldr	r0, [pc, #160]	; (8006e38 <_printf_i+0x248>)
 8006d96:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006d9a:	e7e3      	b.n	8006d64 <_printf_i+0x174>
 8006d9c:	065e      	lsls	r6, r3, #25
 8006d9e:	bf48      	it	mi
 8006da0:	b2ad      	uxthmi	r5, r5
 8006da2:	e7e6      	b.n	8006d72 <_printf_i+0x182>
 8006da4:	4616      	mov	r6, r2
 8006da6:	e7bb      	b.n	8006d20 <_printf_i+0x130>
 8006da8:	680b      	ldr	r3, [r1, #0]
 8006daa:	6826      	ldr	r6, [r4, #0]
 8006dac:	6960      	ldr	r0, [r4, #20]
 8006dae:	1d1d      	adds	r5, r3, #4
 8006db0:	600d      	str	r5, [r1, #0]
 8006db2:	0635      	lsls	r5, r6, #24
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	d501      	bpl.n	8006dbc <_printf_i+0x1cc>
 8006db8:	6018      	str	r0, [r3, #0]
 8006dba:	e002      	b.n	8006dc2 <_printf_i+0x1d2>
 8006dbc:	0671      	lsls	r1, r6, #25
 8006dbe:	d5fb      	bpl.n	8006db8 <_printf_i+0x1c8>
 8006dc0:	8018      	strh	r0, [r3, #0]
 8006dc2:	2300      	movs	r3, #0
 8006dc4:	6123      	str	r3, [r4, #16]
 8006dc6:	4616      	mov	r6, r2
 8006dc8:	e7ba      	b.n	8006d40 <_printf_i+0x150>
 8006dca:	680b      	ldr	r3, [r1, #0]
 8006dcc:	1d1a      	adds	r2, r3, #4
 8006dce:	600a      	str	r2, [r1, #0]
 8006dd0:	681e      	ldr	r6, [r3, #0]
 8006dd2:	6862      	ldr	r2, [r4, #4]
 8006dd4:	2100      	movs	r1, #0
 8006dd6:	4630      	mov	r0, r6
 8006dd8:	f7f9 fa2a 	bl	8000230 <memchr>
 8006ddc:	b108      	cbz	r0, 8006de2 <_printf_i+0x1f2>
 8006dde:	1b80      	subs	r0, r0, r6
 8006de0:	6060      	str	r0, [r4, #4]
 8006de2:	6863      	ldr	r3, [r4, #4]
 8006de4:	6123      	str	r3, [r4, #16]
 8006de6:	2300      	movs	r3, #0
 8006de8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006dec:	e7a8      	b.n	8006d40 <_printf_i+0x150>
 8006dee:	6923      	ldr	r3, [r4, #16]
 8006df0:	4632      	mov	r2, r6
 8006df2:	4649      	mov	r1, r9
 8006df4:	4640      	mov	r0, r8
 8006df6:	47d0      	blx	sl
 8006df8:	3001      	adds	r0, #1
 8006dfa:	d0ab      	beq.n	8006d54 <_printf_i+0x164>
 8006dfc:	6823      	ldr	r3, [r4, #0]
 8006dfe:	079b      	lsls	r3, r3, #30
 8006e00:	d413      	bmi.n	8006e2a <_printf_i+0x23a>
 8006e02:	68e0      	ldr	r0, [r4, #12]
 8006e04:	9b03      	ldr	r3, [sp, #12]
 8006e06:	4298      	cmp	r0, r3
 8006e08:	bfb8      	it	lt
 8006e0a:	4618      	movlt	r0, r3
 8006e0c:	e7a4      	b.n	8006d58 <_printf_i+0x168>
 8006e0e:	2301      	movs	r3, #1
 8006e10:	4632      	mov	r2, r6
 8006e12:	4649      	mov	r1, r9
 8006e14:	4640      	mov	r0, r8
 8006e16:	47d0      	blx	sl
 8006e18:	3001      	adds	r0, #1
 8006e1a:	d09b      	beq.n	8006d54 <_printf_i+0x164>
 8006e1c:	3501      	adds	r5, #1
 8006e1e:	68e3      	ldr	r3, [r4, #12]
 8006e20:	9903      	ldr	r1, [sp, #12]
 8006e22:	1a5b      	subs	r3, r3, r1
 8006e24:	42ab      	cmp	r3, r5
 8006e26:	dcf2      	bgt.n	8006e0e <_printf_i+0x21e>
 8006e28:	e7eb      	b.n	8006e02 <_printf_i+0x212>
 8006e2a:	2500      	movs	r5, #0
 8006e2c:	f104 0619 	add.w	r6, r4, #25
 8006e30:	e7f5      	b.n	8006e1e <_printf_i+0x22e>
 8006e32:	bf00      	nop
 8006e34:	080091a6 	.word	0x080091a6
 8006e38:	080091b7 	.word	0x080091b7

08006e3c <iprintf>:
 8006e3c:	b40f      	push	{r0, r1, r2, r3}
 8006e3e:	4b0a      	ldr	r3, [pc, #40]	; (8006e68 <iprintf+0x2c>)
 8006e40:	b513      	push	{r0, r1, r4, lr}
 8006e42:	681c      	ldr	r4, [r3, #0]
 8006e44:	b124      	cbz	r4, 8006e50 <iprintf+0x14>
 8006e46:	69a3      	ldr	r3, [r4, #24]
 8006e48:	b913      	cbnz	r3, 8006e50 <iprintf+0x14>
 8006e4a:	4620      	mov	r0, r4
 8006e4c:	f001 f8fe 	bl	800804c <__sinit>
 8006e50:	ab05      	add	r3, sp, #20
 8006e52:	9a04      	ldr	r2, [sp, #16]
 8006e54:	68a1      	ldr	r1, [r4, #8]
 8006e56:	9301      	str	r3, [sp, #4]
 8006e58:	4620      	mov	r0, r4
 8006e5a:	f001 fdc3 	bl	80089e4 <_vfiprintf_r>
 8006e5e:	b002      	add	sp, #8
 8006e60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e64:	b004      	add	sp, #16
 8006e66:	4770      	bx	lr
 8006e68:	20000278 	.word	0x20000278

08006e6c <putchar>:
 8006e6c:	4b09      	ldr	r3, [pc, #36]	; (8006e94 <putchar+0x28>)
 8006e6e:	b513      	push	{r0, r1, r4, lr}
 8006e70:	681c      	ldr	r4, [r3, #0]
 8006e72:	4601      	mov	r1, r0
 8006e74:	b134      	cbz	r4, 8006e84 <putchar+0x18>
 8006e76:	69a3      	ldr	r3, [r4, #24]
 8006e78:	b923      	cbnz	r3, 8006e84 <putchar+0x18>
 8006e7a:	9001      	str	r0, [sp, #4]
 8006e7c:	4620      	mov	r0, r4
 8006e7e:	f001 f8e5 	bl	800804c <__sinit>
 8006e82:	9901      	ldr	r1, [sp, #4]
 8006e84:	68a2      	ldr	r2, [r4, #8]
 8006e86:	4620      	mov	r0, r4
 8006e88:	b002      	add	sp, #8
 8006e8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e8e:	f001 bed9 	b.w	8008c44 <_putc_r>
 8006e92:	bf00      	nop
 8006e94:	20000278 	.word	0x20000278

08006e98 <_puts_r>:
 8006e98:	b570      	push	{r4, r5, r6, lr}
 8006e9a:	460e      	mov	r6, r1
 8006e9c:	4605      	mov	r5, r0
 8006e9e:	b118      	cbz	r0, 8006ea8 <_puts_r+0x10>
 8006ea0:	6983      	ldr	r3, [r0, #24]
 8006ea2:	b90b      	cbnz	r3, 8006ea8 <_puts_r+0x10>
 8006ea4:	f001 f8d2 	bl	800804c <__sinit>
 8006ea8:	69ab      	ldr	r3, [r5, #24]
 8006eaa:	68ac      	ldr	r4, [r5, #8]
 8006eac:	b913      	cbnz	r3, 8006eb4 <_puts_r+0x1c>
 8006eae:	4628      	mov	r0, r5
 8006eb0:	f001 f8cc 	bl	800804c <__sinit>
 8006eb4:	4b2c      	ldr	r3, [pc, #176]	; (8006f68 <_puts_r+0xd0>)
 8006eb6:	429c      	cmp	r4, r3
 8006eb8:	d120      	bne.n	8006efc <_puts_r+0x64>
 8006eba:	686c      	ldr	r4, [r5, #4]
 8006ebc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006ebe:	07db      	lsls	r3, r3, #31
 8006ec0:	d405      	bmi.n	8006ece <_puts_r+0x36>
 8006ec2:	89a3      	ldrh	r3, [r4, #12]
 8006ec4:	0598      	lsls	r0, r3, #22
 8006ec6:	d402      	bmi.n	8006ece <_puts_r+0x36>
 8006ec8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006eca:	f001 f962 	bl	8008192 <__retarget_lock_acquire_recursive>
 8006ece:	89a3      	ldrh	r3, [r4, #12]
 8006ed0:	0719      	lsls	r1, r3, #28
 8006ed2:	d51d      	bpl.n	8006f10 <_puts_r+0x78>
 8006ed4:	6923      	ldr	r3, [r4, #16]
 8006ed6:	b1db      	cbz	r3, 8006f10 <_puts_r+0x78>
 8006ed8:	3e01      	subs	r6, #1
 8006eda:	68a3      	ldr	r3, [r4, #8]
 8006edc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006ee0:	3b01      	subs	r3, #1
 8006ee2:	60a3      	str	r3, [r4, #8]
 8006ee4:	bb39      	cbnz	r1, 8006f36 <_puts_r+0x9e>
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	da38      	bge.n	8006f5c <_puts_r+0xc4>
 8006eea:	4622      	mov	r2, r4
 8006eec:	210a      	movs	r1, #10
 8006eee:	4628      	mov	r0, r5
 8006ef0:	f000 f858 	bl	8006fa4 <__swbuf_r>
 8006ef4:	3001      	adds	r0, #1
 8006ef6:	d011      	beq.n	8006f1c <_puts_r+0x84>
 8006ef8:	250a      	movs	r5, #10
 8006efa:	e011      	b.n	8006f20 <_puts_r+0x88>
 8006efc:	4b1b      	ldr	r3, [pc, #108]	; (8006f6c <_puts_r+0xd4>)
 8006efe:	429c      	cmp	r4, r3
 8006f00:	d101      	bne.n	8006f06 <_puts_r+0x6e>
 8006f02:	68ac      	ldr	r4, [r5, #8]
 8006f04:	e7da      	b.n	8006ebc <_puts_r+0x24>
 8006f06:	4b1a      	ldr	r3, [pc, #104]	; (8006f70 <_puts_r+0xd8>)
 8006f08:	429c      	cmp	r4, r3
 8006f0a:	bf08      	it	eq
 8006f0c:	68ec      	ldreq	r4, [r5, #12]
 8006f0e:	e7d5      	b.n	8006ebc <_puts_r+0x24>
 8006f10:	4621      	mov	r1, r4
 8006f12:	4628      	mov	r0, r5
 8006f14:	f000 f898 	bl	8007048 <__swsetup_r>
 8006f18:	2800      	cmp	r0, #0
 8006f1a:	d0dd      	beq.n	8006ed8 <_puts_r+0x40>
 8006f1c:	f04f 35ff 	mov.w	r5, #4294967295
 8006f20:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006f22:	07da      	lsls	r2, r3, #31
 8006f24:	d405      	bmi.n	8006f32 <_puts_r+0x9a>
 8006f26:	89a3      	ldrh	r3, [r4, #12]
 8006f28:	059b      	lsls	r3, r3, #22
 8006f2a:	d402      	bmi.n	8006f32 <_puts_r+0x9a>
 8006f2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006f2e:	f001 f931 	bl	8008194 <__retarget_lock_release_recursive>
 8006f32:	4628      	mov	r0, r5
 8006f34:	bd70      	pop	{r4, r5, r6, pc}
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	da04      	bge.n	8006f44 <_puts_r+0xac>
 8006f3a:	69a2      	ldr	r2, [r4, #24]
 8006f3c:	429a      	cmp	r2, r3
 8006f3e:	dc06      	bgt.n	8006f4e <_puts_r+0xb6>
 8006f40:	290a      	cmp	r1, #10
 8006f42:	d004      	beq.n	8006f4e <_puts_r+0xb6>
 8006f44:	6823      	ldr	r3, [r4, #0]
 8006f46:	1c5a      	adds	r2, r3, #1
 8006f48:	6022      	str	r2, [r4, #0]
 8006f4a:	7019      	strb	r1, [r3, #0]
 8006f4c:	e7c5      	b.n	8006eda <_puts_r+0x42>
 8006f4e:	4622      	mov	r2, r4
 8006f50:	4628      	mov	r0, r5
 8006f52:	f000 f827 	bl	8006fa4 <__swbuf_r>
 8006f56:	3001      	adds	r0, #1
 8006f58:	d1bf      	bne.n	8006eda <_puts_r+0x42>
 8006f5a:	e7df      	b.n	8006f1c <_puts_r+0x84>
 8006f5c:	6823      	ldr	r3, [r4, #0]
 8006f5e:	250a      	movs	r5, #10
 8006f60:	1c5a      	adds	r2, r3, #1
 8006f62:	6022      	str	r2, [r4, #0]
 8006f64:	701d      	strb	r5, [r3, #0]
 8006f66:	e7db      	b.n	8006f20 <_puts_r+0x88>
 8006f68:	0800927c 	.word	0x0800927c
 8006f6c:	0800929c 	.word	0x0800929c
 8006f70:	0800925c 	.word	0x0800925c

08006f74 <puts>:
 8006f74:	4b02      	ldr	r3, [pc, #8]	; (8006f80 <puts+0xc>)
 8006f76:	4601      	mov	r1, r0
 8006f78:	6818      	ldr	r0, [r3, #0]
 8006f7a:	f7ff bf8d 	b.w	8006e98 <_puts_r>
 8006f7e:	bf00      	nop
 8006f80:	20000278 	.word	0x20000278

08006f84 <_sbrk_r>:
 8006f84:	b538      	push	{r3, r4, r5, lr}
 8006f86:	4d06      	ldr	r5, [pc, #24]	; (8006fa0 <_sbrk_r+0x1c>)
 8006f88:	2300      	movs	r3, #0
 8006f8a:	4604      	mov	r4, r0
 8006f8c:	4608      	mov	r0, r1
 8006f8e:	602b      	str	r3, [r5, #0]
 8006f90:	f7fb f874 	bl	800207c <_sbrk>
 8006f94:	1c43      	adds	r3, r0, #1
 8006f96:	d102      	bne.n	8006f9e <_sbrk_r+0x1a>
 8006f98:	682b      	ldr	r3, [r5, #0]
 8006f9a:	b103      	cbz	r3, 8006f9e <_sbrk_r+0x1a>
 8006f9c:	6023      	str	r3, [r4, #0]
 8006f9e:	bd38      	pop	{r3, r4, r5, pc}
 8006fa0:	20000a78 	.word	0x20000a78

08006fa4 <__swbuf_r>:
 8006fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fa6:	460e      	mov	r6, r1
 8006fa8:	4614      	mov	r4, r2
 8006faa:	4605      	mov	r5, r0
 8006fac:	b118      	cbz	r0, 8006fb6 <__swbuf_r+0x12>
 8006fae:	6983      	ldr	r3, [r0, #24]
 8006fb0:	b90b      	cbnz	r3, 8006fb6 <__swbuf_r+0x12>
 8006fb2:	f001 f84b 	bl	800804c <__sinit>
 8006fb6:	4b21      	ldr	r3, [pc, #132]	; (800703c <__swbuf_r+0x98>)
 8006fb8:	429c      	cmp	r4, r3
 8006fba:	d12b      	bne.n	8007014 <__swbuf_r+0x70>
 8006fbc:	686c      	ldr	r4, [r5, #4]
 8006fbe:	69a3      	ldr	r3, [r4, #24]
 8006fc0:	60a3      	str	r3, [r4, #8]
 8006fc2:	89a3      	ldrh	r3, [r4, #12]
 8006fc4:	071a      	lsls	r2, r3, #28
 8006fc6:	d52f      	bpl.n	8007028 <__swbuf_r+0x84>
 8006fc8:	6923      	ldr	r3, [r4, #16]
 8006fca:	b36b      	cbz	r3, 8007028 <__swbuf_r+0x84>
 8006fcc:	6923      	ldr	r3, [r4, #16]
 8006fce:	6820      	ldr	r0, [r4, #0]
 8006fd0:	1ac0      	subs	r0, r0, r3
 8006fd2:	6963      	ldr	r3, [r4, #20]
 8006fd4:	b2f6      	uxtb	r6, r6
 8006fd6:	4283      	cmp	r3, r0
 8006fd8:	4637      	mov	r7, r6
 8006fda:	dc04      	bgt.n	8006fe6 <__swbuf_r+0x42>
 8006fdc:	4621      	mov	r1, r4
 8006fde:	4628      	mov	r0, r5
 8006fe0:	f000 ffa0 	bl	8007f24 <_fflush_r>
 8006fe4:	bb30      	cbnz	r0, 8007034 <__swbuf_r+0x90>
 8006fe6:	68a3      	ldr	r3, [r4, #8]
 8006fe8:	3b01      	subs	r3, #1
 8006fea:	60a3      	str	r3, [r4, #8]
 8006fec:	6823      	ldr	r3, [r4, #0]
 8006fee:	1c5a      	adds	r2, r3, #1
 8006ff0:	6022      	str	r2, [r4, #0]
 8006ff2:	701e      	strb	r6, [r3, #0]
 8006ff4:	6963      	ldr	r3, [r4, #20]
 8006ff6:	3001      	adds	r0, #1
 8006ff8:	4283      	cmp	r3, r0
 8006ffa:	d004      	beq.n	8007006 <__swbuf_r+0x62>
 8006ffc:	89a3      	ldrh	r3, [r4, #12]
 8006ffe:	07db      	lsls	r3, r3, #31
 8007000:	d506      	bpl.n	8007010 <__swbuf_r+0x6c>
 8007002:	2e0a      	cmp	r6, #10
 8007004:	d104      	bne.n	8007010 <__swbuf_r+0x6c>
 8007006:	4621      	mov	r1, r4
 8007008:	4628      	mov	r0, r5
 800700a:	f000 ff8b 	bl	8007f24 <_fflush_r>
 800700e:	b988      	cbnz	r0, 8007034 <__swbuf_r+0x90>
 8007010:	4638      	mov	r0, r7
 8007012:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007014:	4b0a      	ldr	r3, [pc, #40]	; (8007040 <__swbuf_r+0x9c>)
 8007016:	429c      	cmp	r4, r3
 8007018:	d101      	bne.n	800701e <__swbuf_r+0x7a>
 800701a:	68ac      	ldr	r4, [r5, #8]
 800701c:	e7cf      	b.n	8006fbe <__swbuf_r+0x1a>
 800701e:	4b09      	ldr	r3, [pc, #36]	; (8007044 <__swbuf_r+0xa0>)
 8007020:	429c      	cmp	r4, r3
 8007022:	bf08      	it	eq
 8007024:	68ec      	ldreq	r4, [r5, #12]
 8007026:	e7ca      	b.n	8006fbe <__swbuf_r+0x1a>
 8007028:	4621      	mov	r1, r4
 800702a:	4628      	mov	r0, r5
 800702c:	f000 f80c 	bl	8007048 <__swsetup_r>
 8007030:	2800      	cmp	r0, #0
 8007032:	d0cb      	beq.n	8006fcc <__swbuf_r+0x28>
 8007034:	f04f 37ff 	mov.w	r7, #4294967295
 8007038:	e7ea      	b.n	8007010 <__swbuf_r+0x6c>
 800703a:	bf00      	nop
 800703c:	0800927c 	.word	0x0800927c
 8007040:	0800929c 	.word	0x0800929c
 8007044:	0800925c 	.word	0x0800925c

08007048 <__swsetup_r>:
 8007048:	4b32      	ldr	r3, [pc, #200]	; (8007114 <__swsetup_r+0xcc>)
 800704a:	b570      	push	{r4, r5, r6, lr}
 800704c:	681d      	ldr	r5, [r3, #0]
 800704e:	4606      	mov	r6, r0
 8007050:	460c      	mov	r4, r1
 8007052:	b125      	cbz	r5, 800705e <__swsetup_r+0x16>
 8007054:	69ab      	ldr	r3, [r5, #24]
 8007056:	b913      	cbnz	r3, 800705e <__swsetup_r+0x16>
 8007058:	4628      	mov	r0, r5
 800705a:	f000 fff7 	bl	800804c <__sinit>
 800705e:	4b2e      	ldr	r3, [pc, #184]	; (8007118 <__swsetup_r+0xd0>)
 8007060:	429c      	cmp	r4, r3
 8007062:	d10f      	bne.n	8007084 <__swsetup_r+0x3c>
 8007064:	686c      	ldr	r4, [r5, #4]
 8007066:	89a3      	ldrh	r3, [r4, #12]
 8007068:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800706c:	0719      	lsls	r1, r3, #28
 800706e:	d42c      	bmi.n	80070ca <__swsetup_r+0x82>
 8007070:	06dd      	lsls	r5, r3, #27
 8007072:	d411      	bmi.n	8007098 <__swsetup_r+0x50>
 8007074:	2309      	movs	r3, #9
 8007076:	6033      	str	r3, [r6, #0]
 8007078:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800707c:	81a3      	strh	r3, [r4, #12]
 800707e:	f04f 30ff 	mov.w	r0, #4294967295
 8007082:	e03e      	b.n	8007102 <__swsetup_r+0xba>
 8007084:	4b25      	ldr	r3, [pc, #148]	; (800711c <__swsetup_r+0xd4>)
 8007086:	429c      	cmp	r4, r3
 8007088:	d101      	bne.n	800708e <__swsetup_r+0x46>
 800708a:	68ac      	ldr	r4, [r5, #8]
 800708c:	e7eb      	b.n	8007066 <__swsetup_r+0x1e>
 800708e:	4b24      	ldr	r3, [pc, #144]	; (8007120 <__swsetup_r+0xd8>)
 8007090:	429c      	cmp	r4, r3
 8007092:	bf08      	it	eq
 8007094:	68ec      	ldreq	r4, [r5, #12]
 8007096:	e7e6      	b.n	8007066 <__swsetup_r+0x1e>
 8007098:	0758      	lsls	r0, r3, #29
 800709a:	d512      	bpl.n	80070c2 <__swsetup_r+0x7a>
 800709c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800709e:	b141      	cbz	r1, 80070b2 <__swsetup_r+0x6a>
 80070a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80070a4:	4299      	cmp	r1, r3
 80070a6:	d002      	beq.n	80070ae <__swsetup_r+0x66>
 80070a8:	4630      	mov	r0, r6
 80070aa:	f7ff f9b3 	bl	8006414 <_free_r>
 80070ae:	2300      	movs	r3, #0
 80070b0:	6363      	str	r3, [r4, #52]	; 0x34
 80070b2:	89a3      	ldrh	r3, [r4, #12]
 80070b4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80070b8:	81a3      	strh	r3, [r4, #12]
 80070ba:	2300      	movs	r3, #0
 80070bc:	6063      	str	r3, [r4, #4]
 80070be:	6923      	ldr	r3, [r4, #16]
 80070c0:	6023      	str	r3, [r4, #0]
 80070c2:	89a3      	ldrh	r3, [r4, #12]
 80070c4:	f043 0308 	orr.w	r3, r3, #8
 80070c8:	81a3      	strh	r3, [r4, #12]
 80070ca:	6923      	ldr	r3, [r4, #16]
 80070cc:	b94b      	cbnz	r3, 80070e2 <__swsetup_r+0x9a>
 80070ce:	89a3      	ldrh	r3, [r4, #12]
 80070d0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80070d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80070d8:	d003      	beq.n	80070e2 <__swsetup_r+0x9a>
 80070da:	4621      	mov	r1, r4
 80070dc:	4630      	mov	r0, r6
 80070de:	f001 f87f 	bl	80081e0 <__smakebuf_r>
 80070e2:	89a0      	ldrh	r0, [r4, #12]
 80070e4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80070e8:	f010 0301 	ands.w	r3, r0, #1
 80070ec:	d00a      	beq.n	8007104 <__swsetup_r+0xbc>
 80070ee:	2300      	movs	r3, #0
 80070f0:	60a3      	str	r3, [r4, #8]
 80070f2:	6963      	ldr	r3, [r4, #20]
 80070f4:	425b      	negs	r3, r3
 80070f6:	61a3      	str	r3, [r4, #24]
 80070f8:	6923      	ldr	r3, [r4, #16]
 80070fa:	b943      	cbnz	r3, 800710e <__swsetup_r+0xc6>
 80070fc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007100:	d1ba      	bne.n	8007078 <__swsetup_r+0x30>
 8007102:	bd70      	pop	{r4, r5, r6, pc}
 8007104:	0781      	lsls	r1, r0, #30
 8007106:	bf58      	it	pl
 8007108:	6963      	ldrpl	r3, [r4, #20]
 800710a:	60a3      	str	r3, [r4, #8]
 800710c:	e7f4      	b.n	80070f8 <__swsetup_r+0xb0>
 800710e:	2000      	movs	r0, #0
 8007110:	e7f7      	b.n	8007102 <__swsetup_r+0xba>
 8007112:	bf00      	nop
 8007114:	20000278 	.word	0x20000278
 8007118:	0800927c 	.word	0x0800927c
 800711c:	0800929c 	.word	0x0800929c
 8007120:	0800925c 	.word	0x0800925c

08007124 <quorem>:
 8007124:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007128:	6903      	ldr	r3, [r0, #16]
 800712a:	690c      	ldr	r4, [r1, #16]
 800712c:	42a3      	cmp	r3, r4
 800712e:	4607      	mov	r7, r0
 8007130:	f2c0 8081 	blt.w	8007236 <quorem+0x112>
 8007134:	3c01      	subs	r4, #1
 8007136:	f101 0814 	add.w	r8, r1, #20
 800713a:	f100 0514 	add.w	r5, r0, #20
 800713e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007142:	9301      	str	r3, [sp, #4]
 8007144:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007148:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800714c:	3301      	adds	r3, #1
 800714e:	429a      	cmp	r2, r3
 8007150:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007154:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007158:	fbb2 f6f3 	udiv	r6, r2, r3
 800715c:	d331      	bcc.n	80071c2 <quorem+0x9e>
 800715e:	f04f 0e00 	mov.w	lr, #0
 8007162:	4640      	mov	r0, r8
 8007164:	46ac      	mov	ip, r5
 8007166:	46f2      	mov	sl, lr
 8007168:	f850 2b04 	ldr.w	r2, [r0], #4
 800716c:	b293      	uxth	r3, r2
 800716e:	fb06 e303 	mla	r3, r6, r3, lr
 8007172:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007176:	b29b      	uxth	r3, r3
 8007178:	ebaa 0303 	sub.w	r3, sl, r3
 800717c:	0c12      	lsrs	r2, r2, #16
 800717e:	f8dc a000 	ldr.w	sl, [ip]
 8007182:	fb06 e202 	mla	r2, r6, r2, lr
 8007186:	fa13 f38a 	uxtah	r3, r3, sl
 800718a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800718e:	fa1f fa82 	uxth.w	sl, r2
 8007192:	f8dc 2000 	ldr.w	r2, [ip]
 8007196:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800719a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800719e:	b29b      	uxth	r3, r3
 80071a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80071a4:	4581      	cmp	r9, r0
 80071a6:	f84c 3b04 	str.w	r3, [ip], #4
 80071aa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80071ae:	d2db      	bcs.n	8007168 <quorem+0x44>
 80071b0:	f855 300b 	ldr.w	r3, [r5, fp]
 80071b4:	b92b      	cbnz	r3, 80071c2 <quorem+0x9e>
 80071b6:	9b01      	ldr	r3, [sp, #4]
 80071b8:	3b04      	subs	r3, #4
 80071ba:	429d      	cmp	r5, r3
 80071bc:	461a      	mov	r2, r3
 80071be:	d32e      	bcc.n	800721e <quorem+0xfa>
 80071c0:	613c      	str	r4, [r7, #16]
 80071c2:	4638      	mov	r0, r7
 80071c4:	f001 fad6 	bl	8008774 <__mcmp>
 80071c8:	2800      	cmp	r0, #0
 80071ca:	db24      	blt.n	8007216 <quorem+0xf2>
 80071cc:	3601      	adds	r6, #1
 80071ce:	4628      	mov	r0, r5
 80071d0:	f04f 0c00 	mov.w	ip, #0
 80071d4:	f858 2b04 	ldr.w	r2, [r8], #4
 80071d8:	f8d0 e000 	ldr.w	lr, [r0]
 80071dc:	b293      	uxth	r3, r2
 80071de:	ebac 0303 	sub.w	r3, ip, r3
 80071e2:	0c12      	lsrs	r2, r2, #16
 80071e4:	fa13 f38e 	uxtah	r3, r3, lr
 80071e8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80071ec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80071f0:	b29b      	uxth	r3, r3
 80071f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80071f6:	45c1      	cmp	r9, r8
 80071f8:	f840 3b04 	str.w	r3, [r0], #4
 80071fc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007200:	d2e8      	bcs.n	80071d4 <quorem+0xb0>
 8007202:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007206:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800720a:	b922      	cbnz	r2, 8007216 <quorem+0xf2>
 800720c:	3b04      	subs	r3, #4
 800720e:	429d      	cmp	r5, r3
 8007210:	461a      	mov	r2, r3
 8007212:	d30a      	bcc.n	800722a <quorem+0x106>
 8007214:	613c      	str	r4, [r7, #16]
 8007216:	4630      	mov	r0, r6
 8007218:	b003      	add	sp, #12
 800721a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800721e:	6812      	ldr	r2, [r2, #0]
 8007220:	3b04      	subs	r3, #4
 8007222:	2a00      	cmp	r2, #0
 8007224:	d1cc      	bne.n	80071c0 <quorem+0x9c>
 8007226:	3c01      	subs	r4, #1
 8007228:	e7c7      	b.n	80071ba <quorem+0x96>
 800722a:	6812      	ldr	r2, [r2, #0]
 800722c:	3b04      	subs	r3, #4
 800722e:	2a00      	cmp	r2, #0
 8007230:	d1f0      	bne.n	8007214 <quorem+0xf0>
 8007232:	3c01      	subs	r4, #1
 8007234:	e7eb      	b.n	800720e <quorem+0xea>
 8007236:	2000      	movs	r0, #0
 8007238:	e7ee      	b.n	8007218 <quorem+0xf4>
 800723a:	0000      	movs	r0, r0
 800723c:	0000      	movs	r0, r0
	...

08007240 <_dtoa_r>:
 8007240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007244:	ed2d 8b02 	vpush	{d8}
 8007248:	ec57 6b10 	vmov	r6, r7, d0
 800724c:	b095      	sub	sp, #84	; 0x54
 800724e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007250:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007254:	9105      	str	r1, [sp, #20]
 8007256:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800725a:	4604      	mov	r4, r0
 800725c:	9209      	str	r2, [sp, #36]	; 0x24
 800725e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007260:	b975      	cbnz	r5, 8007280 <_dtoa_r+0x40>
 8007262:	2010      	movs	r0, #16
 8007264:	f7ff f8b8 	bl	80063d8 <malloc>
 8007268:	4602      	mov	r2, r0
 800726a:	6260      	str	r0, [r4, #36]	; 0x24
 800726c:	b920      	cbnz	r0, 8007278 <_dtoa_r+0x38>
 800726e:	4bb2      	ldr	r3, [pc, #712]	; (8007538 <_dtoa_r+0x2f8>)
 8007270:	21ea      	movs	r1, #234	; 0xea
 8007272:	48b2      	ldr	r0, [pc, #712]	; (800753c <_dtoa_r+0x2fc>)
 8007274:	f001 fd84 	bl	8008d80 <__assert_func>
 8007278:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800727c:	6005      	str	r5, [r0, #0]
 800727e:	60c5      	str	r5, [r0, #12]
 8007280:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007282:	6819      	ldr	r1, [r3, #0]
 8007284:	b151      	cbz	r1, 800729c <_dtoa_r+0x5c>
 8007286:	685a      	ldr	r2, [r3, #4]
 8007288:	604a      	str	r2, [r1, #4]
 800728a:	2301      	movs	r3, #1
 800728c:	4093      	lsls	r3, r2
 800728e:	608b      	str	r3, [r1, #8]
 8007290:	4620      	mov	r0, r4
 8007292:	f001 f831 	bl	80082f8 <_Bfree>
 8007296:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007298:	2200      	movs	r2, #0
 800729a:	601a      	str	r2, [r3, #0]
 800729c:	1e3b      	subs	r3, r7, #0
 800729e:	bfb9      	ittee	lt
 80072a0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80072a4:	9303      	strlt	r3, [sp, #12]
 80072a6:	2300      	movge	r3, #0
 80072a8:	f8c8 3000 	strge.w	r3, [r8]
 80072ac:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80072b0:	4ba3      	ldr	r3, [pc, #652]	; (8007540 <_dtoa_r+0x300>)
 80072b2:	bfbc      	itt	lt
 80072b4:	2201      	movlt	r2, #1
 80072b6:	f8c8 2000 	strlt.w	r2, [r8]
 80072ba:	ea33 0309 	bics.w	r3, r3, r9
 80072be:	d11b      	bne.n	80072f8 <_dtoa_r+0xb8>
 80072c0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80072c2:	f242 730f 	movw	r3, #9999	; 0x270f
 80072c6:	6013      	str	r3, [r2, #0]
 80072c8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80072cc:	4333      	orrs	r3, r6
 80072ce:	f000 857a 	beq.w	8007dc6 <_dtoa_r+0xb86>
 80072d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80072d4:	b963      	cbnz	r3, 80072f0 <_dtoa_r+0xb0>
 80072d6:	4b9b      	ldr	r3, [pc, #620]	; (8007544 <_dtoa_r+0x304>)
 80072d8:	e024      	b.n	8007324 <_dtoa_r+0xe4>
 80072da:	4b9b      	ldr	r3, [pc, #620]	; (8007548 <_dtoa_r+0x308>)
 80072dc:	9300      	str	r3, [sp, #0]
 80072de:	3308      	adds	r3, #8
 80072e0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80072e2:	6013      	str	r3, [r2, #0]
 80072e4:	9800      	ldr	r0, [sp, #0]
 80072e6:	b015      	add	sp, #84	; 0x54
 80072e8:	ecbd 8b02 	vpop	{d8}
 80072ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072f0:	4b94      	ldr	r3, [pc, #592]	; (8007544 <_dtoa_r+0x304>)
 80072f2:	9300      	str	r3, [sp, #0]
 80072f4:	3303      	adds	r3, #3
 80072f6:	e7f3      	b.n	80072e0 <_dtoa_r+0xa0>
 80072f8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80072fc:	2200      	movs	r2, #0
 80072fe:	ec51 0b17 	vmov	r0, r1, d7
 8007302:	2300      	movs	r3, #0
 8007304:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007308:	f7f9 fc06 	bl	8000b18 <__aeabi_dcmpeq>
 800730c:	4680      	mov	r8, r0
 800730e:	b158      	cbz	r0, 8007328 <_dtoa_r+0xe8>
 8007310:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007312:	2301      	movs	r3, #1
 8007314:	6013      	str	r3, [r2, #0]
 8007316:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007318:	2b00      	cmp	r3, #0
 800731a:	f000 8551 	beq.w	8007dc0 <_dtoa_r+0xb80>
 800731e:	488b      	ldr	r0, [pc, #556]	; (800754c <_dtoa_r+0x30c>)
 8007320:	6018      	str	r0, [r3, #0]
 8007322:	1e43      	subs	r3, r0, #1
 8007324:	9300      	str	r3, [sp, #0]
 8007326:	e7dd      	b.n	80072e4 <_dtoa_r+0xa4>
 8007328:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800732c:	aa12      	add	r2, sp, #72	; 0x48
 800732e:	a913      	add	r1, sp, #76	; 0x4c
 8007330:	4620      	mov	r0, r4
 8007332:	f001 fac3 	bl	80088bc <__d2b>
 8007336:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800733a:	4683      	mov	fp, r0
 800733c:	2d00      	cmp	r5, #0
 800733e:	d07c      	beq.n	800743a <_dtoa_r+0x1fa>
 8007340:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007342:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8007346:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800734a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800734e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007352:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007356:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800735a:	4b7d      	ldr	r3, [pc, #500]	; (8007550 <_dtoa_r+0x310>)
 800735c:	2200      	movs	r2, #0
 800735e:	4630      	mov	r0, r6
 8007360:	4639      	mov	r1, r7
 8007362:	f7f8 ffb9 	bl	80002d8 <__aeabi_dsub>
 8007366:	a36e      	add	r3, pc, #440	; (adr r3, 8007520 <_dtoa_r+0x2e0>)
 8007368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800736c:	f7f9 f96c 	bl	8000648 <__aeabi_dmul>
 8007370:	a36d      	add	r3, pc, #436	; (adr r3, 8007528 <_dtoa_r+0x2e8>)
 8007372:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007376:	f7f8 ffb1 	bl	80002dc <__adddf3>
 800737a:	4606      	mov	r6, r0
 800737c:	4628      	mov	r0, r5
 800737e:	460f      	mov	r7, r1
 8007380:	f7f9 f8f8 	bl	8000574 <__aeabi_i2d>
 8007384:	a36a      	add	r3, pc, #424	; (adr r3, 8007530 <_dtoa_r+0x2f0>)
 8007386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800738a:	f7f9 f95d 	bl	8000648 <__aeabi_dmul>
 800738e:	4602      	mov	r2, r0
 8007390:	460b      	mov	r3, r1
 8007392:	4630      	mov	r0, r6
 8007394:	4639      	mov	r1, r7
 8007396:	f7f8 ffa1 	bl	80002dc <__adddf3>
 800739a:	4606      	mov	r6, r0
 800739c:	460f      	mov	r7, r1
 800739e:	f7f9 fc03 	bl	8000ba8 <__aeabi_d2iz>
 80073a2:	2200      	movs	r2, #0
 80073a4:	4682      	mov	sl, r0
 80073a6:	2300      	movs	r3, #0
 80073a8:	4630      	mov	r0, r6
 80073aa:	4639      	mov	r1, r7
 80073ac:	f7f9 fbbe 	bl	8000b2c <__aeabi_dcmplt>
 80073b0:	b148      	cbz	r0, 80073c6 <_dtoa_r+0x186>
 80073b2:	4650      	mov	r0, sl
 80073b4:	f7f9 f8de 	bl	8000574 <__aeabi_i2d>
 80073b8:	4632      	mov	r2, r6
 80073ba:	463b      	mov	r3, r7
 80073bc:	f7f9 fbac 	bl	8000b18 <__aeabi_dcmpeq>
 80073c0:	b908      	cbnz	r0, 80073c6 <_dtoa_r+0x186>
 80073c2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80073c6:	f1ba 0f16 	cmp.w	sl, #22
 80073ca:	d854      	bhi.n	8007476 <_dtoa_r+0x236>
 80073cc:	4b61      	ldr	r3, [pc, #388]	; (8007554 <_dtoa_r+0x314>)
 80073ce:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80073d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073d6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80073da:	f7f9 fba7 	bl	8000b2c <__aeabi_dcmplt>
 80073de:	2800      	cmp	r0, #0
 80073e0:	d04b      	beq.n	800747a <_dtoa_r+0x23a>
 80073e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80073e6:	2300      	movs	r3, #0
 80073e8:	930e      	str	r3, [sp, #56]	; 0x38
 80073ea:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80073ec:	1b5d      	subs	r5, r3, r5
 80073ee:	1e6b      	subs	r3, r5, #1
 80073f0:	9304      	str	r3, [sp, #16]
 80073f2:	bf43      	ittte	mi
 80073f4:	2300      	movmi	r3, #0
 80073f6:	f1c5 0801 	rsbmi	r8, r5, #1
 80073fa:	9304      	strmi	r3, [sp, #16]
 80073fc:	f04f 0800 	movpl.w	r8, #0
 8007400:	f1ba 0f00 	cmp.w	sl, #0
 8007404:	db3b      	blt.n	800747e <_dtoa_r+0x23e>
 8007406:	9b04      	ldr	r3, [sp, #16]
 8007408:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800740c:	4453      	add	r3, sl
 800740e:	9304      	str	r3, [sp, #16]
 8007410:	2300      	movs	r3, #0
 8007412:	9306      	str	r3, [sp, #24]
 8007414:	9b05      	ldr	r3, [sp, #20]
 8007416:	2b09      	cmp	r3, #9
 8007418:	d869      	bhi.n	80074ee <_dtoa_r+0x2ae>
 800741a:	2b05      	cmp	r3, #5
 800741c:	bfc4      	itt	gt
 800741e:	3b04      	subgt	r3, #4
 8007420:	9305      	strgt	r3, [sp, #20]
 8007422:	9b05      	ldr	r3, [sp, #20]
 8007424:	f1a3 0302 	sub.w	r3, r3, #2
 8007428:	bfcc      	ite	gt
 800742a:	2500      	movgt	r5, #0
 800742c:	2501      	movle	r5, #1
 800742e:	2b03      	cmp	r3, #3
 8007430:	d869      	bhi.n	8007506 <_dtoa_r+0x2c6>
 8007432:	e8df f003 	tbb	[pc, r3]
 8007436:	4e2c      	.short	0x4e2c
 8007438:	5a4c      	.short	0x5a4c
 800743a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800743e:	441d      	add	r5, r3
 8007440:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007444:	2b20      	cmp	r3, #32
 8007446:	bfc1      	itttt	gt
 8007448:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800744c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007450:	fa09 f303 	lslgt.w	r3, r9, r3
 8007454:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007458:	bfda      	itte	le
 800745a:	f1c3 0320 	rsble	r3, r3, #32
 800745e:	fa06 f003 	lslle.w	r0, r6, r3
 8007462:	4318      	orrgt	r0, r3
 8007464:	f7f9 f876 	bl	8000554 <__aeabi_ui2d>
 8007468:	2301      	movs	r3, #1
 800746a:	4606      	mov	r6, r0
 800746c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007470:	3d01      	subs	r5, #1
 8007472:	9310      	str	r3, [sp, #64]	; 0x40
 8007474:	e771      	b.n	800735a <_dtoa_r+0x11a>
 8007476:	2301      	movs	r3, #1
 8007478:	e7b6      	b.n	80073e8 <_dtoa_r+0x1a8>
 800747a:	900e      	str	r0, [sp, #56]	; 0x38
 800747c:	e7b5      	b.n	80073ea <_dtoa_r+0x1aa>
 800747e:	f1ca 0300 	rsb	r3, sl, #0
 8007482:	9306      	str	r3, [sp, #24]
 8007484:	2300      	movs	r3, #0
 8007486:	eba8 080a 	sub.w	r8, r8, sl
 800748a:	930d      	str	r3, [sp, #52]	; 0x34
 800748c:	e7c2      	b.n	8007414 <_dtoa_r+0x1d4>
 800748e:	2300      	movs	r3, #0
 8007490:	9308      	str	r3, [sp, #32]
 8007492:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007494:	2b00      	cmp	r3, #0
 8007496:	dc39      	bgt.n	800750c <_dtoa_r+0x2cc>
 8007498:	f04f 0901 	mov.w	r9, #1
 800749c:	f8cd 9004 	str.w	r9, [sp, #4]
 80074a0:	464b      	mov	r3, r9
 80074a2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80074a6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80074a8:	2200      	movs	r2, #0
 80074aa:	6042      	str	r2, [r0, #4]
 80074ac:	2204      	movs	r2, #4
 80074ae:	f102 0614 	add.w	r6, r2, #20
 80074b2:	429e      	cmp	r6, r3
 80074b4:	6841      	ldr	r1, [r0, #4]
 80074b6:	d92f      	bls.n	8007518 <_dtoa_r+0x2d8>
 80074b8:	4620      	mov	r0, r4
 80074ba:	f000 fedd 	bl	8008278 <_Balloc>
 80074be:	9000      	str	r0, [sp, #0]
 80074c0:	2800      	cmp	r0, #0
 80074c2:	d14b      	bne.n	800755c <_dtoa_r+0x31c>
 80074c4:	4b24      	ldr	r3, [pc, #144]	; (8007558 <_dtoa_r+0x318>)
 80074c6:	4602      	mov	r2, r0
 80074c8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80074cc:	e6d1      	b.n	8007272 <_dtoa_r+0x32>
 80074ce:	2301      	movs	r3, #1
 80074d0:	e7de      	b.n	8007490 <_dtoa_r+0x250>
 80074d2:	2300      	movs	r3, #0
 80074d4:	9308      	str	r3, [sp, #32]
 80074d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074d8:	eb0a 0903 	add.w	r9, sl, r3
 80074dc:	f109 0301 	add.w	r3, r9, #1
 80074e0:	2b01      	cmp	r3, #1
 80074e2:	9301      	str	r3, [sp, #4]
 80074e4:	bfb8      	it	lt
 80074e6:	2301      	movlt	r3, #1
 80074e8:	e7dd      	b.n	80074a6 <_dtoa_r+0x266>
 80074ea:	2301      	movs	r3, #1
 80074ec:	e7f2      	b.n	80074d4 <_dtoa_r+0x294>
 80074ee:	2501      	movs	r5, #1
 80074f0:	2300      	movs	r3, #0
 80074f2:	9305      	str	r3, [sp, #20]
 80074f4:	9508      	str	r5, [sp, #32]
 80074f6:	f04f 39ff 	mov.w	r9, #4294967295
 80074fa:	2200      	movs	r2, #0
 80074fc:	f8cd 9004 	str.w	r9, [sp, #4]
 8007500:	2312      	movs	r3, #18
 8007502:	9209      	str	r2, [sp, #36]	; 0x24
 8007504:	e7cf      	b.n	80074a6 <_dtoa_r+0x266>
 8007506:	2301      	movs	r3, #1
 8007508:	9308      	str	r3, [sp, #32]
 800750a:	e7f4      	b.n	80074f6 <_dtoa_r+0x2b6>
 800750c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007510:	f8cd 9004 	str.w	r9, [sp, #4]
 8007514:	464b      	mov	r3, r9
 8007516:	e7c6      	b.n	80074a6 <_dtoa_r+0x266>
 8007518:	3101      	adds	r1, #1
 800751a:	6041      	str	r1, [r0, #4]
 800751c:	0052      	lsls	r2, r2, #1
 800751e:	e7c6      	b.n	80074ae <_dtoa_r+0x26e>
 8007520:	636f4361 	.word	0x636f4361
 8007524:	3fd287a7 	.word	0x3fd287a7
 8007528:	8b60c8b3 	.word	0x8b60c8b3
 800752c:	3fc68a28 	.word	0x3fc68a28
 8007530:	509f79fb 	.word	0x509f79fb
 8007534:	3fd34413 	.word	0x3fd34413
 8007538:	080091d5 	.word	0x080091d5
 800753c:	080091ec 	.word	0x080091ec
 8007540:	7ff00000 	.word	0x7ff00000
 8007544:	080091d1 	.word	0x080091d1
 8007548:	080091c8 	.word	0x080091c8
 800754c:	080091a5 	.word	0x080091a5
 8007550:	3ff80000 	.word	0x3ff80000
 8007554:	08009348 	.word	0x08009348
 8007558:	0800924b 	.word	0x0800924b
 800755c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800755e:	9a00      	ldr	r2, [sp, #0]
 8007560:	601a      	str	r2, [r3, #0]
 8007562:	9b01      	ldr	r3, [sp, #4]
 8007564:	2b0e      	cmp	r3, #14
 8007566:	f200 80ad 	bhi.w	80076c4 <_dtoa_r+0x484>
 800756a:	2d00      	cmp	r5, #0
 800756c:	f000 80aa 	beq.w	80076c4 <_dtoa_r+0x484>
 8007570:	f1ba 0f00 	cmp.w	sl, #0
 8007574:	dd36      	ble.n	80075e4 <_dtoa_r+0x3a4>
 8007576:	4ac3      	ldr	r2, [pc, #780]	; (8007884 <_dtoa_r+0x644>)
 8007578:	f00a 030f 	and.w	r3, sl, #15
 800757c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007580:	ed93 7b00 	vldr	d7, [r3]
 8007584:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007588:	ea4f 172a 	mov.w	r7, sl, asr #4
 800758c:	eeb0 8a47 	vmov.f32	s16, s14
 8007590:	eef0 8a67 	vmov.f32	s17, s15
 8007594:	d016      	beq.n	80075c4 <_dtoa_r+0x384>
 8007596:	4bbc      	ldr	r3, [pc, #752]	; (8007888 <_dtoa_r+0x648>)
 8007598:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800759c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80075a0:	f7f9 f97c 	bl	800089c <__aeabi_ddiv>
 80075a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80075a8:	f007 070f 	and.w	r7, r7, #15
 80075ac:	2503      	movs	r5, #3
 80075ae:	4eb6      	ldr	r6, [pc, #728]	; (8007888 <_dtoa_r+0x648>)
 80075b0:	b957      	cbnz	r7, 80075c8 <_dtoa_r+0x388>
 80075b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80075b6:	ec53 2b18 	vmov	r2, r3, d8
 80075ba:	f7f9 f96f 	bl	800089c <__aeabi_ddiv>
 80075be:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80075c2:	e029      	b.n	8007618 <_dtoa_r+0x3d8>
 80075c4:	2502      	movs	r5, #2
 80075c6:	e7f2      	b.n	80075ae <_dtoa_r+0x36e>
 80075c8:	07f9      	lsls	r1, r7, #31
 80075ca:	d508      	bpl.n	80075de <_dtoa_r+0x39e>
 80075cc:	ec51 0b18 	vmov	r0, r1, d8
 80075d0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80075d4:	f7f9 f838 	bl	8000648 <__aeabi_dmul>
 80075d8:	ec41 0b18 	vmov	d8, r0, r1
 80075dc:	3501      	adds	r5, #1
 80075de:	107f      	asrs	r7, r7, #1
 80075e0:	3608      	adds	r6, #8
 80075e2:	e7e5      	b.n	80075b0 <_dtoa_r+0x370>
 80075e4:	f000 80a6 	beq.w	8007734 <_dtoa_r+0x4f4>
 80075e8:	f1ca 0600 	rsb	r6, sl, #0
 80075ec:	4ba5      	ldr	r3, [pc, #660]	; (8007884 <_dtoa_r+0x644>)
 80075ee:	4fa6      	ldr	r7, [pc, #664]	; (8007888 <_dtoa_r+0x648>)
 80075f0:	f006 020f 	and.w	r2, r6, #15
 80075f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80075f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075fc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007600:	f7f9 f822 	bl	8000648 <__aeabi_dmul>
 8007604:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007608:	1136      	asrs	r6, r6, #4
 800760a:	2300      	movs	r3, #0
 800760c:	2502      	movs	r5, #2
 800760e:	2e00      	cmp	r6, #0
 8007610:	f040 8085 	bne.w	800771e <_dtoa_r+0x4de>
 8007614:	2b00      	cmp	r3, #0
 8007616:	d1d2      	bne.n	80075be <_dtoa_r+0x37e>
 8007618:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800761a:	2b00      	cmp	r3, #0
 800761c:	f000 808c 	beq.w	8007738 <_dtoa_r+0x4f8>
 8007620:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007624:	4b99      	ldr	r3, [pc, #612]	; (800788c <_dtoa_r+0x64c>)
 8007626:	2200      	movs	r2, #0
 8007628:	4630      	mov	r0, r6
 800762a:	4639      	mov	r1, r7
 800762c:	f7f9 fa7e 	bl	8000b2c <__aeabi_dcmplt>
 8007630:	2800      	cmp	r0, #0
 8007632:	f000 8081 	beq.w	8007738 <_dtoa_r+0x4f8>
 8007636:	9b01      	ldr	r3, [sp, #4]
 8007638:	2b00      	cmp	r3, #0
 800763a:	d07d      	beq.n	8007738 <_dtoa_r+0x4f8>
 800763c:	f1b9 0f00 	cmp.w	r9, #0
 8007640:	dd3c      	ble.n	80076bc <_dtoa_r+0x47c>
 8007642:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007646:	9307      	str	r3, [sp, #28]
 8007648:	2200      	movs	r2, #0
 800764a:	4b91      	ldr	r3, [pc, #580]	; (8007890 <_dtoa_r+0x650>)
 800764c:	4630      	mov	r0, r6
 800764e:	4639      	mov	r1, r7
 8007650:	f7f8 fffa 	bl	8000648 <__aeabi_dmul>
 8007654:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007658:	3501      	adds	r5, #1
 800765a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800765e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007662:	4628      	mov	r0, r5
 8007664:	f7f8 ff86 	bl	8000574 <__aeabi_i2d>
 8007668:	4632      	mov	r2, r6
 800766a:	463b      	mov	r3, r7
 800766c:	f7f8 ffec 	bl	8000648 <__aeabi_dmul>
 8007670:	4b88      	ldr	r3, [pc, #544]	; (8007894 <_dtoa_r+0x654>)
 8007672:	2200      	movs	r2, #0
 8007674:	f7f8 fe32 	bl	80002dc <__adddf3>
 8007678:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800767c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007680:	9303      	str	r3, [sp, #12]
 8007682:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007684:	2b00      	cmp	r3, #0
 8007686:	d15c      	bne.n	8007742 <_dtoa_r+0x502>
 8007688:	4b83      	ldr	r3, [pc, #524]	; (8007898 <_dtoa_r+0x658>)
 800768a:	2200      	movs	r2, #0
 800768c:	4630      	mov	r0, r6
 800768e:	4639      	mov	r1, r7
 8007690:	f7f8 fe22 	bl	80002d8 <__aeabi_dsub>
 8007694:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007698:	4606      	mov	r6, r0
 800769a:	460f      	mov	r7, r1
 800769c:	f7f9 fa64 	bl	8000b68 <__aeabi_dcmpgt>
 80076a0:	2800      	cmp	r0, #0
 80076a2:	f040 8296 	bne.w	8007bd2 <_dtoa_r+0x992>
 80076a6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80076aa:	4630      	mov	r0, r6
 80076ac:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80076b0:	4639      	mov	r1, r7
 80076b2:	f7f9 fa3b 	bl	8000b2c <__aeabi_dcmplt>
 80076b6:	2800      	cmp	r0, #0
 80076b8:	f040 8288 	bne.w	8007bcc <_dtoa_r+0x98c>
 80076bc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80076c0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80076c4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	f2c0 8158 	blt.w	800797c <_dtoa_r+0x73c>
 80076cc:	f1ba 0f0e 	cmp.w	sl, #14
 80076d0:	f300 8154 	bgt.w	800797c <_dtoa_r+0x73c>
 80076d4:	4b6b      	ldr	r3, [pc, #428]	; (8007884 <_dtoa_r+0x644>)
 80076d6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80076da:	e9d3 8900 	ldrd	r8, r9, [r3]
 80076de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	f280 80e3 	bge.w	80078ac <_dtoa_r+0x66c>
 80076e6:	9b01      	ldr	r3, [sp, #4]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	f300 80df 	bgt.w	80078ac <_dtoa_r+0x66c>
 80076ee:	f040 826d 	bne.w	8007bcc <_dtoa_r+0x98c>
 80076f2:	4b69      	ldr	r3, [pc, #420]	; (8007898 <_dtoa_r+0x658>)
 80076f4:	2200      	movs	r2, #0
 80076f6:	4640      	mov	r0, r8
 80076f8:	4649      	mov	r1, r9
 80076fa:	f7f8 ffa5 	bl	8000648 <__aeabi_dmul>
 80076fe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007702:	f7f9 fa27 	bl	8000b54 <__aeabi_dcmpge>
 8007706:	9e01      	ldr	r6, [sp, #4]
 8007708:	4637      	mov	r7, r6
 800770a:	2800      	cmp	r0, #0
 800770c:	f040 8243 	bne.w	8007b96 <_dtoa_r+0x956>
 8007710:	9d00      	ldr	r5, [sp, #0]
 8007712:	2331      	movs	r3, #49	; 0x31
 8007714:	f805 3b01 	strb.w	r3, [r5], #1
 8007718:	f10a 0a01 	add.w	sl, sl, #1
 800771c:	e23f      	b.n	8007b9e <_dtoa_r+0x95e>
 800771e:	07f2      	lsls	r2, r6, #31
 8007720:	d505      	bpl.n	800772e <_dtoa_r+0x4ee>
 8007722:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007726:	f7f8 ff8f 	bl	8000648 <__aeabi_dmul>
 800772a:	3501      	adds	r5, #1
 800772c:	2301      	movs	r3, #1
 800772e:	1076      	asrs	r6, r6, #1
 8007730:	3708      	adds	r7, #8
 8007732:	e76c      	b.n	800760e <_dtoa_r+0x3ce>
 8007734:	2502      	movs	r5, #2
 8007736:	e76f      	b.n	8007618 <_dtoa_r+0x3d8>
 8007738:	9b01      	ldr	r3, [sp, #4]
 800773a:	f8cd a01c 	str.w	sl, [sp, #28]
 800773e:	930c      	str	r3, [sp, #48]	; 0x30
 8007740:	e78d      	b.n	800765e <_dtoa_r+0x41e>
 8007742:	9900      	ldr	r1, [sp, #0]
 8007744:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007746:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007748:	4b4e      	ldr	r3, [pc, #312]	; (8007884 <_dtoa_r+0x644>)
 800774a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800774e:	4401      	add	r1, r0
 8007750:	9102      	str	r1, [sp, #8]
 8007752:	9908      	ldr	r1, [sp, #32]
 8007754:	eeb0 8a47 	vmov.f32	s16, s14
 8007758:	eef0 8a67 	vmov.f32	s17, s15
 800775c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007760:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007764:	2900      	cmp	r1, #0
 8007766:	d045      	beq.n	80077f4 <_dtoa_r+0x5b4>
 8007768:	494c      	ldr	r1, [pc, #304]	; (800789c <_dtoa_r+0x65c>)
 800776a:	2000      	movs	r0, #0
 800776c:	f7f9 f896 	bl	800089c <__aeabi_ddiv>
 8007770:	ec53 2b18 	vmov	r2, r3, d8
 8007774:	f7f8 fdb0 	bl	80002d8 <__aeabi_dsub>
 8007778:	9d00      	ldr	r5, [sp, #0]
 800777a:	ec41 0b18 	vmov	d8, r0, r1
 800777e:	4639      	mov	r1, r7
 8007780:	4630      	mov	r0, r6
 8007782:	f7f9 fa11 	bl	8000ba8 <__aeabi_d2iz>
 8007786:	900c      	str	r0, [sp, #48]	; 0x30
 8007788:	f7f8 fef4 	bl	8000574 <__aeabi_i2d>
 800778c:	4602      	mov	r2, r0
 800778e:	460b      	mov	r3, r1
 8007790:	4630      	mov	r0, r6
 8007792:	4639      	mov	r1, r7
 8007794:	f7f8 fda0 	bl	80002d8 <__aeabi_dsub>
 8007798:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800779a:	3330      	adds	r3, #48	; 0x30
 800779c:	f805 3b01 	strb.w	r3, [r5], #1
 80077a0:	ec53 2b18 	vmov	r2, r3, d8
 80077a4:	4606      	mov	r6, r0
 80077a6:	460f      	mov	r7, r1
 80077a8:	f7f9 f9c0 	bl	8000b2c <__aeabi_dcmplt>
 80077ac:	2800      	cmp	r0, #0
 80077ae:	d165      	bne.n	800787c <_dtoa_r+0x63c>
 80077b0:	4632      	mov	r2, r6
 80077b2:	463b      	mov	r3, r7
 80077b4:	4935      	ldr	r1, [pc, #212]	; (800788c <_dtoa_r+0x64c>)
 80077b6:	2000      	movs	r0, #0
 80077b8:	f7f8 fd8e 	bl	80002d8 <__aeabi_dsub>
 80077bc:	ec53 2b18 	vmov	r2, r3, d8
 80077c0:	f7f9 f9b4 	bl	8000b2c <__aeabi_dcmplt>
 80077c4:	2800      	cmp	r0, #0
 80077c6:	f040 80b9 	bne.w	800793c <_dtoa_r+0x6fc>
 80077ca:	9b02      	ldr	r3, [sp, #8]
 80077cc:	429d      	cmp	r5, r3
 80077ce:	f43f af75 	beq.w	80076bc <_dtoa_r+0x47c>
 80077d2:	4b2f      	ldr	r3, [pc, #188]	; (8007890 <_dtoa_r+0x650>)
 80077d4:	ec51 0b18 	vmov	r0, r1, d8
 80077d8:	2200      	movs	r2, #0
 80077da:	f7f8 ff35 	bl	8000648 <__aeabi_dmul>
 80077de:	4b2c      	ldr	r3, [pc, #176]	; (8007890 <_dtoa_r+0x650>)
 80077e0:	ec41 0b18 	vmov	d8, r0, r1
 80077e4:	2200      	movs	r2, #0
 80077e6:	4630      	mov	r0, r6
 80077e8:	4639      	mov	r1, r7
 80077ea:	f7f8 ff2d 	bl	8000648 <__aeabi_dmul>
 80077ee:	4606      	mov	r6, r0
 80077f0:	460f      	mov	r7, r1
 80077f2:	e7c4      	b.n	800777e <_dtoa_r+0x53e>
 80077f4:	ec51 0b17 	vmov	r0, r1, d7
 80077f8:	f7f8 ff26 	bl	8000648 <__aeabi_dmul>
 80077fc:	9b02      	ldr	r3, [sp, #8]
 80077fe:	9d00      	ldr	r5, [sp, #0]
 8007800:	930c      	str	r3, [sp, #48]	; 0x30
 8007802:	ec41 0b18 	vmov	d8, r0, r1
 8007806:	4639      	mov	r1, r7
 8007808:	4630      	mov	r0, r6
 800780a:	f7f9 f9cd 	bl	8000ba8 <__aeabi_d2iz>
 800780e:	9011      	str	r0, [sp, #68]	; 0x44
 8007810:	f7f8 feb0 	bl	8000574 <__aeabi_i2d>
 8007814:	4602      	mov	r2, r0
 8007816:	460b      	mov	r3, r1
 8007818:	4630      	mov	r0, r6
 800781a:	4639      	mov	r1, r7
 800781c:	f7f8 fd5c 	bl	80002d8 <__aeabi_dsub>
 8007820:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007822:	3330      	adds	r3, #48	; 0x30
 8007824:	f805 3b01 	strb.w	r3, [r5], #1
 8007828:	9b02      	ldr	r3, [sp, #8]
 800782a:	429d      	cmp	r5, r3
 800782c:	4606      	mov	r6, r0
 800782e:	460f      	mov	r7, r1
 8007830:	f04f 0200 	mov.w	r2, #0
 8007834:	d134      	bne.n	80078a0 <_dtoa_r+0x660>
 8007836:	4b19      	ldr	r3, [pc, #100]	; (800789c <_dtoa_r+0x65c>)
 8007838:	ec51 0b18 	vmov	r0, r1, d8
 800783c:	f7f8 fd4e 	bl	80002dc <__adddf3>
 8007840:	4602      	mov	r2, r0
 8007842:	460b      	mov	r3, r1
 8007844:	4630      	mov	r0, r6
 8007846:	4639      	mov	r1, r7
 8007848:	f7f9 f98e 	bl	8000b68 <__aeabi_dcmpgt>
 800784c:	2800      	cmp	r0, #0
 800784e:	d175      	bne.n	800793c <_dtoa_r+0x6fc>
 8007850:	ec53 2b18 	vmov	r2, r3, d8
 8007854:	4911      	ldr	r1, [pc, #68]	; (800789c <_dtoa_r+0x65c>)
 8007856:	2000      	movs	r0, #0
 8007858:	f7f8 fd3e 	bl	80002d8 <__aeabi_dsub>
 800785c:	4602      	mov	r2, r0
 800785e:	460b      	mov	r3, r1
 8007860:	4630      	mov	r0, r6
 8007862:	4639      	mov	r1, r7
 8007864:	f7f9 f962 	bl	8000b2c <__aeabi_dcmplt>
 8007868:	2800      	cmp	r0, #0
 800786a:	f43f af27 	beq.w	80076bc <_dtoa_r+0x47c>
 800786e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007870:	1e6b      	subs	r3, r5, #1
 8007872:	930c      	str	r3, [sp, #48]	; 0x30
 8007874:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007878:	2b30      	cmp	r3, #48	; 0x30
 800787a:	d0f8      	beq.n	800786e <_dtoa_r+0x62e>
 800787c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007880:	e04a      	b.n	8007918 <_dtoa_r+0x6d8>
 8007882:	bf00      	nop
 8007884:	08009348 	.word	0x08009348
 8007888:	08009320 	.word	0x08009320
 800788c:	3ff00000 	.word	0x3ff00000
 8007890:	40240000 	.word	0x40240000
 8007894:	401c0000 	.word	0x401c0000
 8007898:	40140000 	.word	0x40140000
 800789c:	3fe00000 	.word	0x3fe00000
 80078a0:	4baf      	ldr	r3, [pc, #700]	; (8007b60 <_dtoa_r+0x920>)
 80078a2:	f7f8 fed1 	bl	8000648 <__aeabi_dmul>
 80078a6:	4606      	mov	r6, r0
 80078a8:	460f      	mov	r7, r1
 80078aa:	e7ac      	b.n	8007806 <_dtoa_r+0x5c6>
 80078ac:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80078b0:	9d00      	ldr	r5, [sp, #0]
 80078b2:	4642      	mov	r2, r8
 80078b4:	464b      	mov	r3, r9
 80078b6:	4630      	mov	r0, r6
 80078b8:	4639      	mov	r1, r7
 80078ba:	f7f8 ffef 	bl	800089c <__aeabi_ddiv>
 80078be:	f7f9 f973 	bl	8000ba8 <__aeabi_d2iz>
 80078c2:	9002      	str	r0, [sp, #8]
 80078c4:	f7f8 fe56 	bl	8000574 <__aeabi_i2d>
 80078c8:	4642      	mov	r2, r8
 80078ca:	464b      	mov	r3, r9
 80078cc:	f7f8 febc 	bl	8000648 <__aeabi_dmul>
 80078d0:	4602      	mov	r2, r0
 80078d2:	460b      	mov	r3, r1
 80078d4:	4630      	mov	r0, r6
 80078d6:	4639      	mov	r1, r7
 80078d8:	f7f8 fcfe 	bl	80002d8 <__aeabi_dsub>
 80078dc:	9e02      	ldr	r6, [sp, #8]
 80078de:	9f01      	ldr	r7, [sp, #4]
 80078e0:	3630      	adds	r6, #48	; 0x30
 80078e2:	f805 6b01 	strb.w	r6, [r5], #1
 80078e6:	9e00      	ldr	r6, [sp, #0]
 80078e8:	1bae      	subs	r6, r5, r6
 80078ea:	42b7      	cmp	r7, r6
 80078ec:	4602      	mov	r2, r0
 80078ee:	460b      	mov	r3, r1
 80078f0:	d137      	bne.n	8007962 <_dtoa_r+0x722>
 80078f2:	f7f8 fcf3 	bl	80002dc <__adddf3>
 80078f6:	4642      	mov	r2, r8
 80078f8:	464b      	mov	r3, r9
 80078fa:	4606      	mov	r6, r0
 80078fc:	460f      	mov	r7, r1
 80078fe:	f7f9 f933 	bl	8000b68 <__aeabi_dcmpgt>
 8007902:	b9c8      	cbnz	r0, 8007938 <_dtoa_r+0x6f8>
 8007904:	4642      	mov	r2, r8
 8007906:	464b      	mov	r3, r9
 8007908:	4630      	mov	r0, r6
 800790a:	4639      	mov	r1, r7
 800790c:	f7f9 f904 	bl	8000b18 <__aeabi_dcmpeq>
 8007910:	b110      	cbz	r0, 8007918 <_dtoa_r+0x6d8>
 8007912:	9b02      	ldr	r3, [sp, #8]
 8007914:	07d9      	lsls	r1, r3, #31
 8007916:	d40f      	bmi.n	8007938 <_dtoa_r+0x6f8>
 8007918:	4620      	mov	r0, r4
 800791a:	4659      	mov	r1, fp
 800791c:	f000 fcec 	bl	80082f8 <_Bfree>
 8007920:	2300      	movs	r3, #0
 8007922:	702b      	strb	r3, [r5, #0]
 8007924:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007926:	f10a 0001 	add.w	r0, sl, #1
 800792a:	6018      	str	r0, [r3, #0]
 800792c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800792e:	2b00      	cmp	r3, #0
 8007930:	f43f acd8 	beq.w	80072e4 <_dtoa_r+0xa4>
 8007934:	601d      	str	r5, [r3, #0]
 8007936:	e4d5      	b.n	80072e4 <_dtoa_r+0xa4>
 8007938:	f8cd a01c 	str.w	sl, [sp, #28]
 800793c:	462b      	mov	r3, r5
 800793e:	461d      	mov	r5, r3
 8007940:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007944:	2a39      	cmp	r2, #57	; 0x39
 8007946:	d108      	bne.n	800795a <_dtoa_r+0x71a>
 8007948:	9a00      	ldr	r2, [sp, #0]
 800794a:	429a      	cmp	r2, r3
 800794c:	d1f7      	bne.n	800793e <_dtoa_r+0x6fe>
 800794e:	9a07      	ldr	r2, [sp, #28]
 8007950:	9900      	ldr	r1, [sp, #0]
 8007952:	3201      	adds	r2, #1
 8007954:	9207      	str	r2, [sp, #28]
 8007956:	2230      	movs	r2, #48	; 0x30
 8007958:	700a      	strb	r2, [r1, #0]
 800795a:	781a      	ldrb	r2, [r3, #0]
 800795c:	3201      	adds	r2, #1
 800795e:	701a      	strb	r2, [r3, #0]
 8007960:	e78c      	b.n	800787c <_dtoa_r+0x63c>
 8007962:	4b7f      	ldr	r3, [pc, #508]	; (8007b60 <_dtoa_r+0x920>)
 8007964:	2200      	movs	r2, #0
 8007966:	f7f8 fe6f 	bl	8000648 <__aeabi_dmul>
 800796a:	2200      	movs	r2, #0
 800796c:	2300      	movs	r3, #0
 800796e:	4606      	mov	r6, r0
 8007970:	460f      	mov	r7, r1
 8007972:	f7f9 f8d1 	bl	8000b18 <__aeabi_dcmpeq>
 8007976:	2800      	cmp	r0, #0
 8007978:	d09b      	beq.n	80078b2 <_dtoa_r+0x672>
 800797a:	e7cd      	b.n	8007918 <_dtoa_r+0x6d8>
 800797c:	9a08      	ldr	r2, [sp, #32]
 800797e:	2a00      	cmp	r2, #0
 8007980:	f000 80c4 	beq.w	8007b0c <_dtoa_r+0x8cc>
 8007984:	9a05      	ldr	r2, [sp, #20]
 8007986:	2a01      	cmp	r2, #1
 8007988:	f300 80a8 	bgt.w	8007adc <_dtoa_r+0x89c>
 800798c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800798e:	2a00      	cmp	r2, #0
 8007990:	f000 80a0 	beq.w	8007ad4 <_dtoa_r+0x894>
 8007994:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007998:	9e06      	ldr	r6, [sp, #24]
 800799a:	4645      	mov	r5, r8
 800799c:	9a04      	ldr	r2, [sp, #16]
 800799e:	2101      	movs	r1, #1
 80079a0:	441a      	add	r2, r3
 80079a2:	4620      	mov	r0, r4
 80079a4:	4498      	add	r8, r3
 80079a6:	9204      	str	r2, [sp, #16]
 80079a8:	f000 fd62 	bl	8008470 <__i2b>
 80079ac:	4607      	mov	r7, r0
 80079ae:	2d00      	cmp	r5, #0
 80079b0:	dd0b      	ble.n	80079ca <_dtoa_r+0x78a>
 80079b2:	9b04      	ldr	r3, [sp, #16]
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	dd08      	ble.n	80079ca <_dtoa_r+0x78a>
 80079b8:	42ab      	cmp	r3, r5
 80079ba:	9a04      	ldr	r2, [sp, #16]
 80079bc:	bfa8      	it	ge
 80079be:	462b      	movge	r3, r5
 80079c0:	eba8 0803 	sub.w	r8, r8, r3
 80079c4:	1aed      	subs	r5, r5, r3
 80079c6:	1ad3      	subs	r3, r2, r3
 80079c8:	9304      	str	r3, [sp, #16]
 80079ca:	9b06      	ldr	r3, [sp, #24]
 80079cc:	b1fb      	cbz	r3, 8007a0e <_dtoa_r+0x7ce>
 80079ce:	9b08      	ldr	r3, [sp, #32]
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	f000 809f 	beq.w	8007b14 <_dtoa_r+0x8d4>
 80079d6:	2e00      	cmp	r6, #0
 80079d8:	dd11      	ble.n	80079fe <_dtoa_r+0x7be>
 80079da:	4639      	mov	r1, r7
 80079dc:	4632      	mov	r2, r6
 80079de:	4620      	mov	r0, r4
 80079e0:	f000 fe02 	bl	80085e8 <__pow5mult>
 80079e4:	465a      	mov	r2, fp
 80079e6:	4601      	mov	r1, r0
 80079e8:	4607      	mov	r7, r0
 80079ea:	4620      	mov	r0, r4
 80079ec:	f000 fd56 	bl	800849c <__multiply>
 80079f0:	4659      	mov	r1, fp
 80079f2:	9007      	str	r0, [sp, #28]
 80079f4:	4620      	mov	r0, r4
 80079f6:	f000 fc7f 	bl	80082f8 <_Bfree>
 80079fa:	9b07      	ldr	r3, [sp, #28]
 80079fc:	469b      	mov	fp, r3
 80079fe:	9b06      	ldr	r3, [sp, #24]
 8007a00:	1b9a      	subs	r2, r3, r6
 8007a02:	d004      	beq.n	8007a0e <_dtoa_r+0x7ce>
 8007a04:	4659      	mov	r1, fp
 8007a06:	4620      	mov	r0, r4
 8007a08:	f000 fdee 	bl	80085e8 <__pow5mult>
 8007a0c:	4683      	mov	fp, r0
 8007a0e:	2101      	movs	r1, #1
 8007a10:	4620      	mov	r0, r4
 8007a12:	f000 fd2d 	bl	8008470 <__i2b>
 8007a16:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	4606      	mov	r6, r0
 8007a1c:	dd7c      	ble.n	8007b18 <_dtoa_r+0x8d8>
 8007a1e:	461a      	mov	r2, r3
 8007a20:	4601      	mov	r1, r0
 8007a22:	4620      	mov	r0, r4
 8007a24:	f000 fde0 	bl	80085e8 <__pow5mult>
 8007a28:	9b05      	ldr	r3, [sp, #20]
 8007a2a:	2b01      	cmp	r3, #1
 8007a2c:	4606      	mov	r6, r0
 8007a2e:	dd76      	ble.n	8007b1e <_dtoa_r+0x8de>
 8007a30:	2300      	movs	r3, #0
 8007a32:	9306      	str	r3, [sp, #24]
 8007a34:	6933      	ldr	r3, [r6, #16]
 8007a36:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007a3a:	6918      	ldr	r0, [r3, #16]
 8007a3c:	f000 fcc8 	bl	80083d0 <__hi0bits>
 8007a40:	f1c0 0020 	rsb	r0, r0, #32
 8007a44:	9b04      	ldr	r3, [sp, #16]
 8007a46:	4418      	add	r0, r3
 8007a48:	f010 001f 	ands.w	r0, r0, #31
 8007a4c:	f000 8086 	beq.w	8007b5c <_dtoa_r+0x91c>
 8007a50:	f1c0 0320 	rsb	r3, r0, #32
 8007a54:	2b04      	cmp	r3, #4
 8007a56:	dd7f      	ble.n	8007b58 <_dtoa_r+0x918>
 8007a58:	f1c0 001c 	rsb	r0, r0, #28
 8007a5c:	9b04      	ldr	r3, [sp, #16]
 8007a5e:	4403      	add	r3, r0
 8007a60:	4480      	add	r8, r0
 8007a62:	4405      	add	r5, r0
 8007a64:	9304      	str	r3, [sp, #16]
 8007a66:	f1b8 0f00 	cmp.w	r8, #0
 8007a6a:	dd05      	ble.n	8007a78 <_dtoa_r+0x838>
 8007a6c:	4659      	mov	r1, fp
 8007a6e:	4642      	mov	r2, r8
 8007a70:	4620      	mov	r0, r4
 8007a72:	f000 fe13 	bl	800869c <__lshift>
 8007a76:	4683      	mov	fp, r0
 8007a78:	9b04      	ldr	r3, [sp, #16]
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	dd05      	ble.n	8007a8a <_dtoa_r+0x84a>
 8007a7e:	4631      	mov	r1, r6
 8007a80:	461a      	mov	r2, r3
 8007a82:	4620      	mov	r0, r4
 8007a84:	f000 fe0a 	bl	800869c <__lshift>
 8007a88:	4606      	mov	r6, r0
 8007a8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d069      	beq.n	8007b64 <_dtoa_r+0x924>
 8007a90:	4631      	mov	r1, r6
 8007a92:	4658      	mov	r0, fp
 8007a94:	f000 fe6e 	bl	8008774 <__mcmp>
 8007a98:	2800      	cmp	r0, #0
 8007a9a:	da63      	bge.n	8007b64 <_dtoa_r+0x924>
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	4659      	mov	r1, fp
 8007aa0:	220a      	movs	r2, #10
 8007aa2:	4620      	mov	r0, r4
 8007aa4:	f000 fc4a 	bl	800833c <__multadd>
 8007aa8:	9b08      	ldr	r3, [sp, #32]
 8007aaa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007aae:	4683      	mov	fp, r0
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	f000 818f 	beq.w	8007dd4 <_dtoa_r+0xb94>
 8007ab6:	4639      	mov	r1, r7
 8007ab8:	2300      	movs	r3, #0
 8007aba:	220a      	movs	r2, #10
 8007abc:	4620      	mov	r0, r4
 8007abe:	f000 fc3d 	bl	800833c <__multadd>
 8007ac2:	f1b9 0f00 	cmp.w	r9, #0
 8007ac6:	4607      	mov	r7, r0
 8007ac8:	f300 808e 	bgt.w	8007be8 <_dtoa_r+0x9a8>
 8007acc:	9b05      	ldr	r3, [sp, #20]
 8007ace:	2b02      	cmp	r3, #2
 8007ad0:	dc50      	bgt.n	8007b74 <_dtoa_r+0x934>
 8007ad2:	e089      	b.n	8007be8 <_dtoa_r+0x9a8>
 8007ad4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007ad6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007ada:	e75d      	b.n	8007998 <_dtoa_r+0x758>
 8007adc:	9b01      	ldr	r3, [sp, #4]
 8007ade:	1e5e      	subs	r6, r3, #1
 8007ae0:	9b06      	ldr	r3, [sp, #24]
 8007ae2:	42b3      	cmp	r3, r6
 8007ae4:	bfbf      	itttt	lt
 8007ae6:	9b06      	ldrlt	r3, [sp, #24]
 8007ae8:	9606      	strlt	r6, [sp, #24]
 8007aea:	1af2      	sublt	r2, r6, r3
 8007aec:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8007aee:	bfb6      	itet	lt
 8007af0:	189b      	addlt	r3, r3, r2
 8007af2:	1b9e      	subge	r6, r3, r6
 8007af4:	930d      	strlt	r3, [sp, #52]	; 0x34
 8007af6:	9b01      	ldr	r3, [sp, #4]
 8007af8:	bfb8      	it	lt
 8007afa:	2600      	movlt	r6, #0
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	bfb5      	itete	lt
 8007b00:	eba8 0503 	sublt.w	r5, r8, r3
 8007b04:	9b01      	ldrge	r3, [sp, #4]
 8007b06:	2300      	movlt	r3, #0
 8007b08:	4645      	movge	r5, r8
 8007b0a:	e747      	b.n	800799c <_dtoa_r+0x75c>
 8007b0c:	9e06      	ldr	r6, [sp, #24]
 8007b0e:	9f08      	ldr	r7, [sp, #32]
 8007b10:	4645      	mov	r5, r8
 8007b12:	e74c      	b.n	80079ae <_dtoa_r+0x76e>
 8007b14:	9a06      	ldr	r2, [sp, #24]
 8007b16:	e775      	b.n	8007a04 <_dtoa_r+0x7c4>
 8007b18:	9b05      	ldr	r3, [sp, #20]
 8007b1a:	2b01      	cmp	r3, #1
 8007b1c:	dc18      	bgt.n	8007b50 <_dtoa_r+0x910>
 8007b1e:	9b02      	ldr	r3, [sp, #8]
 8007b20:	b9b3      	cbnz	r3, 8007b50 <_dtoa_r+0x910>
 8007b22:	9b03      	ldr	r3, [sp, #12]
 8007b24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007b28:	b9a3      	cbnz	r3, 8007b54 <_dtoa_r+0x914>
 8007b2a:	9b03      	ldr	r3, [sp, #12]
 8007b2c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007b30:	0d1b      	lsrs	r3, r3, #20
 8007b32:	051b      	lsls	r3, r3, #20
 8007b34:	b12b      	cbz	r3, 8007b42 <_dtoa_r+0x902>
 8007b36:	9b04      	ldr	r3, [sp, #16]
 8007b38:	3301      	adds	r3, #1
 8007b3a:	9304      	str	r3, [sp, #16]
 8007b3c:	f108 0801 	add.w	r8, r8, #1
 8007b40:	2301      	movs	r3, #1
 8007b42:	9306      	str	r3, [sp, #24]
 8007b44:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	f47f af74 	bne.w	8007a34 <_dtoa_r+0x7f4>
 8007b4c:	2001      	movs	r0, #1
 8007b4e:	e779      	b.n	8007a44 <_dtoa_r+0x804>
 8007b50:	2300      	movs	r3, #0
 8007b52:	e7f6      	b.n	8007b42 <_dtoa_r+0x902>
 8007b54:	9b02      	ldr	r3, [sp, #8]
 8007b56:	e7f4      	b.n	8007b42 <_dtoa_r+0x902>
 8007b58:	d085      	beq.n	8007a66 <_dtoa_r+0x826>
 8007b5a:	4618      	mov	r0, r3
 8007b5c:	301c      	adds	r0, #28
 8007b5e:	e77d      	b.n	8007a5c <_dtoa_r+0x81c>
 8007b60:	40240000 	.word	0x40240000
 8007b64:	9b01      	ldr	r3, [sp, #4]
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	dc38      	bgt.n	8007bdc <_dtoa_r+0x99c>
 8007b6a:	9b05      	ldr	r3, [sp, #20]
 8007b6c:	2b02      	cmp	r3, #2
 8007b6e:	dd35      	ble.n	8007bdc <_dtoa_r+0x99c>
 8007b70:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007b74:	f1b9 0f00 	cmp.w	r9, #0
 8007b78:	d10d      	bne.n	8007b96 <_dtoa_r+0x956>
 8007b7a:	4631      	mov	r1, r6
 8007b7c:	464b      	mov	r3, r9
 8007b7e:	2205      	movs	r2, #5
 8007b80:	4620      	mov	r0, r4
 8007b82:	f000 fbdb 	bl	800833c <__multadd>
 8007b86:	4601      	mov	r1, r0
 8007b88:	4606      	mov	r6, r0
 8007b8a:	4658      	mov	r0, fp
 8007b8c:	f000 fdf2 	bl	8008774 <__mcmp>
 8007b90:	2800      	cmp	r0, #0
 8007b92:	f73f adbd 	bgt.w	8007710 <_dtoa_r+0x4d0>
 8007b96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b98:	9d00      	ldr	r5, [sp, #0]
 8007b9a:	ea6f 0a03 	mvn.w	sl, r3
 8007b9e:	f04f 0800 	mov.w	r8, #0
 8007ba2:	4631      	mov	r1, r6
 8007ba4:	4620      	mov	r0, r4
 8007ba6:	f000 fba7 	bl	80082f8 <_Bfree>
 8007baa:	2f00      	cmp	r7, #0
 8007bac:	f43f aeb4 	beq.w	8007918 <_dtoa_r+0x6d8>
 8007bb0:	f1b8 0f00 	cmp.w	r8, #0
 8007bb4:	d005      	beq.n	8007bc2 <_dtoa_r+0x982>
 8007bb6:	45b8      	cmp	r8, r7
 8007bb8:	d003      	beq.n	8007bc2 <_dtoa_r+0x982>
 8007bba:	4641      	mov	r1, r8
 8007bbc:	4620      	mov	r0, r4
 8007bbe:	f000 fb9b 	bl	80082f8 <_Bfree>
 8007bc2:	4639      	mov	r1, r7
 8007bc4:	4620      	mov	r0, r4
 8007bc6:	f000 fb97 	bl	80082f8 <_Bfree>
 8007bca:	e6a5      	b.n	8007918 <_dtoa_r+0x6d8>
 8007bcc:	2600      	movs	r6, #0
 8007bce:	4637      	mov	r7, r6
 8007bd0:	e7e1      	b.n	8007b96 <_dtoa_r+0x956>
 8007bd2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8007bd4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007bd8:	4637      	mov	r7, r6
 8007bda:	e599      	b.n	8007710 <_dtoa_r+0x4d0>
 8007bdc:	9b08      	ldr	r3, [sp, #32]
 8007bde:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	f000 80fd 	beq.w	8007de2 <_dtoa_r+0xba2>
 8007be8:	2d00      	cmp	r5, #0
 8007bea:	dd05      	ble.n	8007bf8 <_dtoa_r+0x9b8>
 8007bec:	4639      	mov	r1, r7
 8007bee:	462a      	mov	r2, r5
 8007bf0:	4620      	mov	r0, r4
 8007bf2:	f000 fd53 	bl	800869c <__lshift>
 8007bf6:	4607      	mov	r7, r0
 8007bf8:	9b06      	ldr	r3, [sp, #24]
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d05c      	beq.n	8007cb8 <_dtoa_r+0xa78>
 8007bfe:	6879      	ldr	r1, [r7, #4]
 8007c00:	4620      	mov	r0, r4
 8007c02:	f000 fb39 	bl	8008278 <_Balloc>
 8007c06:	4605      	mov	r5, r0
 8007c08:	b928      	cbnz	r0, 8007c16 <_dtoa_r+0x9d6>
 8007c0a:	4b80      	ldr	r3, [pc, #512]	; (8007e0c <_dtoa_r+0xbcc>)
 8007c0c:	4602      	mov	r2, r0
 8007c0e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007c12:	f7ff bb2e 	b.w	8007272 <_dtoa_r+0x32>
 8007c16:	693a      	ldr	r2, [r7, #16]
 8007c18:	3202      	adds	r2, #2
 8007c1a:	0092      	lsls	r2, r2, #2
 8007c1c:	f107 010c 	add.w	r1, r7, #12
 8007c20:	300c      	adds	r0, #12
 8007c22:	f7fe fbe1 	bl	80063e8 <memcpy>
 8007c26:	2201      	movs	r2, #1
 8007c28:	4629      	mov	r1, r5
 8007c2a:	4620      	mov	r0, r4
 8007c2c:	f000 fd36 	bl	800869c <__lshift>
 8007c30:	9b00      	ldr	r3, [sp, #0]
 8007c32:	3301      	adds	r3, #1
 8007c34:	9301      	str	r3, [sp, #4]
 8007c36:	9b00      	ldr	r3, [sp, #0]
 8007c38:	444b      	add	r3, r9
 8007c3a:	9307      	str	r3, [sp, #28]
 8007c3c:	9b02      	ldr	r3, [sp, #8]
 8007c3e:	f003 0301 	and.w	r3, r3, #1
 8007c42:	46b8      	mov	r8, r7
 8007c44:	9306      	str	r3, [sp, #24]
 8007c46:	4607      	mov	r7, r0
 8007c48:	9b01      	ldr	r3, [sp, #4]
 8007c4a:	4631      	mov	r1, r6
 8007c4c:	3b01      	subs	r3, #1
 8007c4e:	4658      	mov	r0, fp
 8007c50:	9302      	str	r3, [sp, #8]
 8007c52:	f7ff fa67 	bl	8007124 <quorem>
 8007c56:	4603      	mov	r3, r0
 8007c58:	3330      	adds	r3, #48	; 0x30
 8007c5a:	9004      	str	r0, [sp, #16]
 8007c5c:	4641      	mov	r1, r8
 8007c5e:	4658      	mov	r0, fp
 8007c60:	9308      	str	r3, [sp, #32]
 8007c62:	f000 fd87 	bl	8008774 <__mcmp>
 8007c66:	463a      	mov	r2, r7
 8007c68:	4681      	mov	r9, r0
 8007c6a:	4631      	mov	r1, r6
 8007c6c:	4620      	mov	r0, r4
 8007c6e:	f000 fd9d 	bl	80087ac <__mdiff>
 8007c72:	68c2      	ldr	r2, [r0, #12]
 8007c74:	9b08      	ldr	r3, [sp, #32]
 8007c76:	4605      	mov	r5, r0
 8007c78:	bb02      	cbnz	r2, 8007cbc <_dtoa_r+0xa7c>
 8007c7a:	4601      	mov	r1, r0
 8007c7c:	4658      	mov	r0, fp
 8007c7e:	f000 fd79 	bl	8008774 <__mcmp>
 8007c82:	9b08      	ldr	r3, [sp, #32]
 8007c84:	4602      	mov	r2, r0
 8007c86:	4629      	mov	r1, r5
 8007c88:	4620      	mov	r0, r4
 8007c8a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8007c8e:	f000 fb33 	bl	80082f8 <_Bfree>
 8007c92:	9b05      	ldr	r3, [sp, #20]
 8007c94:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007c96:	9d01      	ldr	r5, [sp, #4]
 8007c98:	ea43 0102 	orr.w	r1, r3, r2
 8007c9c:	9b06      	ldr	r3, [sp, #24]
 8007c9e:	430b      	orrs	r3, r1
 8007ca0:	9b08      	ldr	r3, [sp, #32]
 8007ca2:	d10d      	bne.n	8007cc0 <_dtoa_r+0xa80>
 8007ca4:	2b39      	cmp	r3, #57	; 0x39
 8007ca6:	d029      	beq.n	8007cfc <_dtoa_r+0xabc>
 8007ca8:	f1b9 0f00 	cmp.w	r9, #0
 8007cac:	dd01      	ble.n	8007cb2 <_dtoa_r+0xa72>
 8007cae:	9b04      	ldr	r3, [sp, #16]
 8007cb0:	3331      	adds	r3, #49	; 0x31
 8007cb2:	9a02      	ldr	r2, [sp, #8]
 8007cb4:	7013      	strb	r3, [r2, #0]
 8007cb6:	e774      	b.n	8007ba2 <_dtoa_r+0x962>
 8007cb8:	4638      	mov	r0, r7
 8007cba:	e7b9      	b.n	8007c30 <_dtoa_r+0x9f0>
 8007cbc:	2201      	movs	r2, #1
 8007cbe:	e7e2      	b.n	8007c86 <_dtoa_r+0xa46>
 8007cc0:	f1b9 0f00 	cmp.w	r9, #0
 8007cc4:	db06      	blt.n	8007cd4 <_dtoa_r+0xa94>
 8007cc6:	9905      	ldr	r1, [sp, #20]
 8007cc8:	ea41 0909 	orr.w	r9, r1, r9
 8007ccc:	9906      	ldr	r1, [sp, #24]
 8007cce:	ea59 0101 	orrs.w	r1, r9, r1
 8007cd2:	d120      	bne.n	8007d16 <_dtoa_r+0xad6>
 8007cd4:	2a00      	cmp	r2, #0
 8007cd6:	ddec      	ble.n	8007cb2 <_dtoa_r+0xa72>
 8007cd8:	4659      	mov	r1, fp
 8007cda:	2201      	movs	r2, #1
 8007cdc:	4620      	mov	r0, r4
 8007cde:	9301      	str	r3, [sp, #4]
 8007ce0:	f000 fcdc 	bl	800869c <__lshift>
 8007ce4:	4631      	mov	r1, r6
 8007ce6:	4683      	mov	fp, r0
 8007ce8:	f000 fd44 	bl	8008774 <__mcmp>
 8007cec:	2800      	cmp	r0, #0
 8007cee:	9b01      	ldr	r3, [sp, #4]
 8007cf0:	dc02      	bgt.n	8007cf8 <_dtoa_r+0xab8>
 8007cf2:	d1de      	bne.n	8007cb2 <_dtoa_r+0xa72>
 8007cf4:	07da      	lsls	r2, r3, #31
 8007cf6:	d5dc      	bpl.n	8007cb2 <_dtoa_r+0xa72>
 8007cf8:	2b39      	cmp	r3, #57	; 0x39
 8007cfa:	d1d8      	bne.n	8007cae <_dtoa_r+0xa6e>
 8007cfc:	9a02      	ldr	r2, [sp, #8]
 8007cfe:	2339      	movs	r3, #57	; 0x39
 8007d00:	7013      	strb	r3, [r2, #0]
 8007d02:	462b      	mov	r3, r5
 8007d04:	461d      	mov	r5, r3
 8007d06:	3b01      	subs	r3, #1
 8007d08:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007d0c:	2a39      	cmp	r2, #57	; 0x39
 8007d0e:	d050      	beq.n	8007db2 <_dtoa_r+0xb72>
 8007d10:	3201      	adds	r2, #1
 8007d12:	701a      	strb	r2, [r3, #0]
 8007d14:	e745      	b.n	8007ba2 <_dtoa_r+0x962>
 8007d16:	2a00      	cmp	r2, #0
 8007d18:	dd03      	ble.n	8007d22 <_dtoa_r+0xae2>
 8007d1a:	2b39      	cmp	r3, #57	; 0x39
 8007d1c:	d0ee      	beq.n	8007cfc <_dtoa_r+0xabc>
 8007d1e:	3301      	adds	r3, #1
 8007d20:	e7c7      	b.n	8007cb2 <_dtoa_r+0xa72>
 8007d22:	9a01      	ldr	r2, [sp, #4]
 8007d24:	9907      	ldr	r1, [sp, #28]
 8007d26:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007d2a:	428a      	cmp	r2, r1
 8007d2c:	d02a      	beq.n	8007d84 <_dtoa_r+0xb44>
 8007d2e:	4659      	mov	r1, fp
 8007d30:	2300      	movs	r3, #0
 8007d32:	220a      	movs	r2, #10
 8007d34:	4620      	mov	r0, r4
 8007d36:	f000 fb01 	bl	800833c <__multadd>
 8007d3a:	45b8      	cmp	r8, r7
 8007d3c:	4683      	mov	fp, r0
 8007d3e:	f04f 0300 	mov.w	r3, #0
 8007d42:	f04f 020a 	mov.w	r2, #10
 8007d46:	4641      	mov	r1, r8
 8007d48:	4620      	mov	r0, r4
 8007d4a:	d107      	bne.n	8007d5c <_dtoa_r+0xb1c>
 8007d4c:	f000 faf6 	bl	800833c <__multadd>
 8007d50:	4680      	mov	r8, r0
 8007d52:	4607      	mov	r7, r0
 8007d54:	9b01      	ldr	r3, [sp, #4]
 8007d56:	3301      	adds	r3, #1
 8007d58:	9301      	str	r3, [sp, #4]
 8007d5a:	e775      	b.n	8007c48 <_dtoa_r+0xa08>
 8007d5c:	f000 faee 	bl	800833c <__multadd>
 8007d60:	4639      	mov	r1, r7
 8007d62:	4680      	mov	r8, r0
 8007d64:	2300      	movs	r3, #0
 8007d66:	220a      	movs	r2, #10
 8007d68:	4620      	mov	r0, r4
 8007d6a:	f000 fae7 	bl	800833c <__multadd>
 8007d6e:	4607      	mov	r7, r0
 8007d70:	e7f0      	b.n	8007d54 <_dtoa_r+0xb14>
 8007d72:	f1b9 0f00 	cmp.w	r9, #0
 8007d76:	9a00      	ldr	r2, [sp, #0]
 8007d78:	bfcc      	ite	gt
 8007d7a:	464d      	movgt	r5, r9
 8007d7c:	2501      	movle	r5, #1
 8007d7e:	4415      	add	r5, r2
 8007d80:	f04f 0800 	mov.w	r8, #0
 8007d84:	4659      	mov	r1, fp
 8007d86:	2201      	movs	r2, #1
 8007d88:	4620      	mov	r0, r4
 8007d8a:	9301      	str	r3, [sp, #4]
 8007d8c:	f000 fc86 	bl	800869c <__lshift>
 8007d90:	4631      	mov	r1, r6
 8007d92:	4683      	mov	fp, r0
 8007d94:	f000 fcee 	bl	8008774 <__mcmp>
 8007d98:	2800      	cmp	r0, #0
 8007d9a:	dcb2      	bgt.n	8007d02 <_dtoa_r+0xac2>
 8007d9c:	d102      	bne.n	8007da4 <_dtoa_r+0xb64>
 8007d9e:	9b01      	ldr	r3, [sp, #4]
 8007da0:	07db      	lsls	r3, r3, #31
 8007da2:	d4ae      	bmi.n	8007d02 <_dtoa_r+0xac2>
 8007da4:	462b      	mov	r3, r5
 8007da6:	461d      	mov	r5, r3
 8007da8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007dac:	2a30      	cmp	r2, #48	; 0x30
 8007dae:	d0fa      	beq.n	8007da6 <_dtoa_r+0xb66>
 8007db0:	e6f7      	b.n	8007ba2 <_dtoa_r+0x962>
 8007db2:	9a00      	ldr	r2, [sp, #0]
 8007db4:	429a      	cmp	r2, r3
 8007db6:	d1a5      	bne.n	8007d04 <_dtoa_r+0xac4>
 8007db8:	f10a 0a01 	add.w	sl, sl, #1
 8007dbc:	2331      	movs	r3, #49	; 0x31
 8007dbe:	e779      	b.n	8007cb4 <_dtoa_r+0xa74>
 8007dc0:	4b13      	ldr	r3, [pc, #76]	; (8007e10 <_dtoa_r+0xbd0>)
 8007dc2:	f7ff baaf 	b.w	8007324 <_dtoa_r+0xe4>
 8007dc6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	f47f aa86 	bne.w	80072da <_dtoa_r+0x9a>
 8007dce:	4b11      	ldr	r3, [pc, #68]	; (8007e14 <_dtoa_r+0xbd4>)
 8007dd0:	f7ff baa8 	b.w	8007324 <_dtoa_r+0xe4>
 8007dd4:	f1b9 0f00 	cmp.w	r9, #0
 8007dd8:	dc03      	bgt.n	8007de2 <_dtoa_r+0xba2>
 8007dda:	9b05      	ldr	r3, [sp, #20]
 8007ddc:	2b02      	cmp	r3, #2
 8007dde:	f73f aec9 	bgt.w	8007b74 <_dtoa_r+0x934>
 8007de2:	9d00      	ldr	r5, [sp, #0]
 8007de4:	4631      	mov	r1, r6
 8007de6:	4658      	mov	r0, fp
 8007de8:	f7ff f99c 	bl	8007124 <quorem>
 8007dec:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8007df0:	f805 3b01 	strb.w	r3, [r5], #1
 8007df4:	9a00      	ldr	r2, [sp, #0]
 8007df6:	1aaa      	subs	r2, r5, r2
 8007df8:	4591      	cmp	r9, r2
 8007dfa:	ddba      	ble.n	8007d72 <_dtoa_r+0xb32>
 8007dfc:	4659      	mov	r1, fp
 8007dfe:	2300      	movs	r3, #0
 8007e00:	220a      	movs	r2, #10
 8007e02:	4620      	mov	r0, r4
 8007e04:	f000 fa9a 	bl	800833c <__multadd>
 8007e08:	4683      	mov	fp, r0
 8007e0a:	e7eb      	b.n	8007de4 <_dtoa_r+0xba4>
 8007e0c:	0800924b 	.word	0x0800924b
 8007e10:	080091a4 	.word	0x080091a4
 8007e14:	080091c8 	.word	0x080091c8

08007e18 <__sflush_r>:
 8007e18:	898a      	ldrh	r2, [r1, #12]
 8007e1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e1e:	4605      	mov	r5, r0
 8007e20:	0710      	lsls	r0, r2, #28
 8007e22:	460c      	mov	r4, r1
 8007e24:	d458      	bmi.n	8007ed8 <__sflush_r+0xc0>
 8007e26:	684b      	ldr	r3, [r1, #4]
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	dc05      	bgt.n	8007e38 <__sflush_r+0x20>
 8007e2c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	dc02      	bgt.n	8007e38 <__sflush_r+0x20>
 8007e32:	2000      	movs	r0, #0
 8007e34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e38:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007e3a:	2e00      	cmp	r6, #0
 8007e3c:	d0f9      	beq.n	8007e32 <__sflush_r+0x1a>
 8007e3e:	2300      	movs	r3, #0
 8007e40:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007e44:	682f      	ldr	r7, [r5, #0]
 8007e46:	602b      	str	r3, [r5, #0]
 8007e48:	d032      	beq.n	8007eb0 <__sflush_r+0x98>
 8007e4a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007e4c:	89a3      	ldrh	r3, [r4, #12]
 8007e4e:	075a      	lsls	r2, r3, #29
 8007e50:	d505      	bpl.n	8007e5e <__sflush_r+0x46>
 8007e52:	6863      	ldr	r3, [r4, #4]
 8007e54:	1ac0      	subs	r0, r0, r3
 8007e56:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007e58:	b10b      	cbz	r3, 8007e5e <__sflush_r+0x46>
 8007e5a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007e5c:	1ac0      	subs	r0, r0, r3
 8007e5e:	2300      	movs	r3, #0
 8007e60:	4602      	mov	r2, r0
 8007e62:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007e64:	6a21      	ldr	r1, [r4, #32]
 8007e66:	4628      	mov	r0, r5
 8007e68:	47b0      	blx	r6
 8007e6a:	1c43      	adds	r3, r0, #1
 8007e6c:	89a3      	ldrh	r3, [r4, #12]
 8007e6e:	d106      	bne.n	8007e7e <__sflush_r+0x66>
 8007e70:	6829      	ldr	r1, [r5, #0]
 8007e72:	291d      	cmp	r1, #29
 8007e74:	d82c      	bhi.n	8007ed0 <__sflush_r+0xb8>
 8007e76:	4a2a      	ldr	r2, [pc, #168]	; (8007f20 <__sflush_r+0x108>)
 8007e78:	40ca      	lsrs	r2, r1
 8007e7a:	07d6      	lsls	r6, r2, #31
 8007e7c:	d528      	bpl.n	8007ed0 <__sflush_r+0xb8>
 8007e7e:	2200      	movs	r2, #0
 8007e80:	6062      	str	r2, [r4, #4]
 8007e82:	04d9      	lsls	r1, r3, #19
 8007e84:	6922      	ldr	r2, [r4, #16]
 8007e86:	6022      	str	r2, [r4, #0]
 8007e88:	d504      	bpl.n	8007e94 <__sflush_r+0x7c>
 8007e8a:	1c42      	adds	r2, r0, #1
 8007e8c:	d101      	bne.n	8007e92 <__sflush_r+0x7a>
 8007e8e:	682b      	ldr	r3, [r5, #0]
 8007e90:	b903      	cbnz	r3, 8007e94 <__sflush_r+0x7c>
 8007e92:	6560      	str	r0, [r4, #84]	; 0x54
 8007e94:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007e96:	602f      	str	r7, [r5, #0]
 8007e98:	2900      	cmp	r1, #0
 8007e9a:	d0ca      	beq.n	8007e32 <__sflush_r+0x1a>
 8007e9c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007ea0:	4299      	cmp	r1, r3
 8007ea2:	d002      	beq.n	8007eaa <__sflush_r+0x92>
 8007ea4:	4628      	mov	r0, r5
 8007ea6:	f7fe fab5 	bl	8006414 <_free_r>
 8007eaa:	2000      	movs	r0, #0
 8007eac:	6360      	str	r0, [r4, #52]	; 0x34
 8007eae:	e7c1      	b.n	8007e34 <__sflush_r+0x1c>
 8007eb0:	6a21      	ldr	r1, [r4, #32]
 8007eb2:	2301      	movs	r3, #1
 8007eb4:	4628      	mov	r0, r5
 8007eb6:	47b0      	blx	r6
 8007eb8:	1c41      	adds	r1, r0, #1
 8007eba:	d1c7      	bne.n	8007e4c <__sflush_r+0x34>
 8007ebc:	682b      	ldr	r3, [r5, #0]
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d0c4      	beq.n	8007e4c <__sflush_r+0x34>
 8007ec2:	2b1d      	cmp	r3, #29
 8007ec4:	d001      	beq.n	8007eca <__sflush_r+0xb2>
 8007ec6:	2b16      	cmp	r3, #22
 8007ec8:	d101      	bne.n	8007ece <__sflush_r+0xb6>
 8007eca:	602f      	str	r7, [r5, #0]
 8007ecc:	e7b1      	b.n	8007e32 <__sflush_r+0x1a>
 8007ece:	89a3      	ldrh	r3, [r4, #12]
 8007ed0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ed4:	81a3      	strh	r3, [r4, #12]
 8007ed6:	e7ad      	b.n	8007e34 <__sflush_r+0x1c>
 8007ed8:	690f      	ldr	r7, [r1, #16]
 8007eda:	2f00      	cmp	r7, #0
 8007edc:	d0a9      	beq.n	8007e32 <__sflush_r+0x1a>
 8007ede:	0793      	lsls	r3, r2, #30
 8007ee0:	680e      	ldr	r6, [r1, #0]
 8007ee2:	bf08      	it	eq
 8007ee4:	694b      	ldreq	r3, [r1, #20]
 8007ee6:	600f      	str	r7, [r1, #0]
 8007ee8:	bf18      	it	ne
 8007eea:	2300      	movne	r3, #0
 8007eec:	eba6 0807 	sub.w	r8, r6, r7
 8007ef0:	608b      	str	r3, [r1, #8]
 8007ef2:	f1b8 0f00 	cmp.w	r8, #0
 8007ef6:	dd9c      	ble.n	8007e32 <__sflush_r+0x1a>
 8007ef8:	6a21      	ldr	r1, [r4, #32]
 8007efa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007efc:	4643      	mov	r3, r8
 8007efe:	463a      	mov	r2, r7
 8007f00:	4628      	mov	r0, r5
 8007f02:	47b0      	blx	r6
 8007f04:	2800      	cmp	r0, #0
 8007f06:	dc06      	bgt.n	8007f16 <__sflush_r+0xfe>
 8007f08:	89a3      	ldrh	r3, [r4, #12]
 8007f0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f0e:	81a3      	strh	r3, [r4, #12]
 8007f10:	f04f 30ff 	mov.w	r0, #4294967295
 8007f14:	e78e      	b.n	8007e34 <__sflush_r+0x1c>
 8007f16:	4407      	add	r7, r0
 8007f18:	eba8 0800 	sub.w	r8, r8, r0
 8007f1c:	e7e9      	b.n	8007ef2 <__sflush_r+0xda>
 8007f1e:	bf00      	nop
 8007f20:	20400001 	.word	0x20400001

08007f24 <_fflush_r>:
 8007f24:	b538      	push	{r3, r4, r5, lr}
 8007f26:	690b      	ldr	r3, [r1, #16]
 8007f28:	4605      	mov	r5, r0
 8007f2a:	460c      	mov	r4, r1
 8007f2c:	b913      	cbnz	r3, 8007f34 <_fflush_r+0x10>
 8007f2e:	2500      	movs	r5, #0
 8007f30:	4628      	mov	r0, r5
 8007f32:	bd38      	pop	{r3, r4, r5, pc}
 8007f34:	b118      	cbz	r0, 8007f3e <_fflush_r+0x1a>
 8007f36:	6983      	ldr	r3, [r0, #24]
 8007f38:	b90b      	cbnz	r3, 8007f3e <_fflush_r+0x1a>
 8007f3a:	f000 f887 	bl	800804c <__sinit>
 8007f3e:	4b14      	ldr	r3, [pc, #80]	; (8007f90 <_fflush_r+0x6c>)
 8007f40:	429c      	cmp	r4, r3
 8007f42:	d11b      	bne.n	8007f7c <_fflush_r+0x58>
 8007f44:	686c      	ldr	r4, [r5, #4]
 8007f46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d0ef      	beq.n	8007f2e <_fflush_r+0xa>
 8007f4e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007f50:	07d0      	lsls	r0, r2, #31
 8007f52:	d404      	bmi.n	8007f5e <_fflush_r+0x3a>
 8007f54:	0599      	lsls	r1, r3, #22
 8007f56:	d402      	bmi.n	8007f5e <_fflush_r+0x3a>
 8007f58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007f5a:	f000 f91a 	bl	8008192 <__retarget_lock_acquire_recursive>
 8007f5e:	4628      	mov	r0, r5
 8007f60:	4621      	mov	r1, r4
 8007f62:	f7ff ff59 	bl	8007e18 <__sflush_r>
 8007f66:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007f68:	07da      	lsls	r2, r3, #31
 8007f6a:	4605      	mov	r5, r0
 8007f6c:	d4e0      	bmi.n	8007f30 <_fflush_r+0xc>
 8007f6e:	89a3      	ldrh	r3, [r4, #12]
 8007f70:	059b      	lsls	r3, r3, #22
 8007f72:	d4dd      	bmi.n	8007f30 <_fflush_r+0xc>
 8007f74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007f76:	f000 f90d 	bl	8008194 <__retarget_lock_release_recursive>
 8007f7a:	e7d9      	b.n	8007f30 <_fflush_r+0xc>
 8007f7c:	4b05      	ldr	r3, [pc, #20]	; (8007f94 <_fflush_r+0x70>)
 8007f7e:	429c      	cmp	r4, r3
 8007f80:	d101      	bne.n	8007f86 <_fflush_r+0x62>
 8007f82:	68ac      	ldr	r4, [r5, #8]
 8007f84:	e7df      	b.n	8007f46 <_fflush_r+0x22>
 8007f86:	4b04      	ldr	r3, [pc, #16]	; (8007f98 <_fflush_r+0x74>)
 8007f88:	429c      	cmp	r4, r3
 8007f8a:	bf08      	it	eq
 8007f8c:	68ec      	ldreq	r4, [r5, #12]
 8007f8e:	e7da      	b.n	8007f46 <_fflush_r+0x22>
 8007f90:	0800927c 	.word	0x0800927c
 8007f94:	0800929c 	.word	0x0800929c
 8007f98:	0800925c 	.word	0x0800925c

08007f9c <std>:
 8007f9c:	2300      	movs	r3, #0
 8007f9e:	b510      	push	{r4, lr}
 8007fa0:	4604      	mov	r4, r0
 8007fa2:	e9c0 3300 	strd	r3, r3, [r0]
 8007fa6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007faa:	6083      	str	r3, [r0, #8]
 8007fac:	8181      	strh	r1, [r0, #12]
 8007fae:	6643      	str	r3, [r0, #100]	; 0x64
 8007fb0:	81c2      	strh	r2, [r0, #14]
 8007fb2:	6183      	str	r3, [r0, #24]
 8007fb4:	4619      	mov	r1, r3
 8007fb6:	2208      	movs	r2, #8
 8007fb8:	305c      	adds	r0, #92	; 0x5c
 8007fba:	f7fe fa23 	bl	8006404 <memset>
 8007fbe:	4b05      	ldr	r3, [pc, #20]	; (8007fd4 <std+0x38>)
 8007fc0:	6263      	str	r3, [r4, #36]	; 0x24
 8007fc2:	4b05      	ldr	r3, [pc, #20]	; (8007fd8 <std+0x3c>)
 8007fc4:	62a3      	str	r3, [r4, #40]	; 0x28
 8007fc6:	4b05      	ldr	r3, [pc, #20]	; (8007fdc <std+0x40>)
 8007fc8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007fca:	4b05      	ldr	r3, [pc, #20]	; (8007fe0 <std+0x44>)
 8007fcc:	6224      	str	r4, [r4, #32]
 8007fce:	6323      	str	r3, [r4, #48]	; 0x30
 8007fd0:	bd10      	pop	{r4, pc}
 8007fd2:	bf00      	nop
 8007fd4:	08008cd5 	.word	0x08008cd5
 8007fd8:	08008cf7 	.word	0x08008cf7
 8007fdc:	08008d2f 	.word	0x08008d2f
 8007fe0:	08008d53 	.word	0x08008d53

08007fe4 <_cleanup_r>:
 8007fe4:	4901      	ldr	r1, [pc, #4]	; (8007fec <_cleanup_r+0x8>)
 8007fe6:	f000 b8af 	b.w	8008148 <_fwalk_reent>
 8007fea:	bf00      	nop
 8007fec:	08007f25 	.word	0x08007f25

08007ff0 <__sfmoreglue>:
 8007ff0:	b570      	push	{r4, r5, r6, lr}
 8007ff2:	1e4a      	subs	r2, r1, #1
 8007ff4:	2568      	movs	r5, #104	; 0x68
 8007ff6:	4355      	muls	r5, r2
 8007ff8:	460e      	mov	r6, r1
 8007ffa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007ffe:	f7fe fa59 	bl	80064b4 <_malloc_r>
 8008002:	4604      	mov	r4, r0
 8008004:	b140      	cbz	r0, 8008018 <__sfmoreglue+0x28>
 8008006:	2100      	movs	r1, #0
 8008008:	e9c0 1600 	strd	r1, r6, [r0]
 800800c:	300c      	adds	r0, #12
 800800e:	60a0      	str	r0, [r4, #8]
 8008010:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008014:	f7fe f9f6 	bl	8006404 <memset>
 8008018:	4620      	mov	r0, r4
 800801a:	bd70      	pop	{r4, r5, r6, pc}

0800801c <__sfp_lock_acquire>:
 800801c:	4801      	ldr	r0, [pc, #4]	; (8008024 <__sfp_lock_acquire+0x8>)
 800801e:	f000 b8b8 	b.w	8008192 <__retarget_lock_acquire_recursive>
 8008022:	bf00      	nop
 8008024:	20000a74 	.word	0x20000a74

08008028 <__sfp_lock_release>:
 8008028:	4801      	ldr	r0, [pc, #4]	; (8008030 <__sfp_lock_release+0x8>)
 800802a:	f000 b8b3 	b.w	8008194 <__retarget_lock_release_recursive>
 800802e:	bf00      	nop
 8008030:	20000a74 	.word	0x20000a74

08008034 <__sinit_lock_acquire>:
 8008034:	4801      	ldr	r0, [pc, #4]	; (800803c <__sinit_lock_acquire+0x8>)
 8008036:	f000 b8ac 	b.w	8008192 <__retarget_lock_acquire_recursive>
 800803a:	bf00      	nop
 800803c:	20000a6f 	.word	0x20000a6f

08008040 <__sinit_lock_release>:
 8008040:	4801      	ldr	r0, [pc, #4]	; (8008048 <__sinit_lock_release+0x8>)
 8008042:	f000 b8a7 	b.w	8008194 <__retarget_lock_release_recursive>
 8008046:	bf00      	nop
 8008048:	20000a6f 	.word	0x20000a6f

0800804c <__sinit>:
 800804c:	b510      	push	{r4, lr}
 800804e:	4604      	mov	r4, r0
 8008050:	f7ff fff0 	bl	8008034 <__sinit_lock_acquire>
 8008054:	69a3      	ldr	r3, [r4, #24]
 8008056:	b11b      	cbz	r3, 8008060 <__sinit+0x14>
 8008058:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800805c:	f7ff bff0 	b.w	8008040 <__sinit_lock_release>
 8008060:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008064:	6523      	str	r3, [r4, #80]	; 0x50
 8008066:	4b13      	ldr	r3, [pc, #76]	; (80080b4 <__sinit+0x68>)
 8008068:	4a13      	ldr	r2, [pc, #76]	; (80080b8 <__sinit+0x6c>)
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	62a2      	str	r2, [r4, #40]	; 0x28
 800806e:	42a3      	cmp	r3, r4
 8008070:	bf04      	itt	eq
 8008072:	2301      	moveq	r3, #1
 8008074:	61a3      	streq	r3, [r4, #24]
 8008076:	4620      	mov	r0, r4
 8008078:	f000 f820 	bl	80080bc <__sfp>
 800807c:	6060      	str	r0, [r4, #4]
 800807e:	4620      	mov	r0, r4
 8008080:	f000 f81c 	bl	80080bc <__sfp>
 8008084:	60a0      	str	r0, [r4, #8]
 8008086:	4620      	mov	r0, r4
 8008088:	f000 f818 	bl	80080bc <__sfp>
 800808c:	2200      	movs	r2, #0
 800808e:	60e0      	str	r0, [r4, #12]
 8008090:	2104      	movs	r1, #4
 8008092:	6860      	ldr	r0, [r4, #4]
 8008094:	f7ff ff82 	bl	8007f9c <std>
 8008098:	68a0      	ldr	r0, [r4, #8]
 800809a:	2201      	movs	r2, #1
 800809c:	2109      	movs	r1, #9
 800809e:	f7ff ff7d 	bl	8007f9c <std>
 80080a2:	68e0      	ldr	r0, [r4, #12]
 80080a4:	2202      	movs	r2, #2
 80080a6:	2112      	movs	r1, #18
 80080a8:	f7ff ff78 	bl	8007f9c <std>
 80080ac:	2301      	movs	r3, #1
 80080ae:	61a3      	str	r3, [r4, #24]
 80080b0:	e7d2      	b.n	8008058 <__sinit+0xc>
 80080b2:	bf00      	nop
 80080b4:	08009190 	.word	0x08009190
 80080b8:	08007fe5 	.word	0x08007fe5

080080bc <__sfp>:
 80080bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080be:	4607      	mov	r7, r0
 80080c0:	f7ff ffac 	bl	800801c <__sfp_lock_acquire>
 80080c4:	4b1e      	ldr	r3, [pc, #120]	; (8008140 <__sfp+0x84>)
 80080c6:	681e      	ldr	r6, [r3, #0]
 80080c8:	69b3      	ldr	r3, [r6, #24]
 80080ca:	b913      	cbnz	r3, 80080d2 <__sfp+0x16>
 80080cc:	4630      	mov	r0, r6
 80080ce:	f7ff ffbd 	bl	800804c <__sinit>
 80080d2:	3648      	adds	r6, #72	; 0x48
 80080d4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80080d8:	3b01      	subs	r3, #1
 80080da:	d503      	bpl.n	80080e4 <__sfp+0x28>
 80080dc:	6833      	ldr	r3, [r6, #0]
 80080de:	b30b      	cbz	r3, 8008124 <__sfp+0x68>
 80080e0:	6836      	ldr	r6, [r6, #0]
 80080e2:	e7f7      	b.n	80080d4 <__sfp+0x18>
 80080e4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80080e8:	b9d5      	cbnz	r5, 8008120 <__sfp+0x64>
 80080ea:	4b16      	ldr	r3, [pc, #88]	; (8008144 <__sfp+0x88>)
 80080ec:	60e3      	str	r3, [r4, #12]
 80080ee:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80080f2:	6665      	str	r5, [r4, #100]	; 0x64
 80080f4:	f000 f84c 	bl	8008190 <__retarget_lock_init_recursive>
 80080f8:	f7ff ff96 	bl	8008028 <__sfp_lock_release>
 80080fc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008100:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008104:	6025      	str	r5, [r4, #0]
 8008106:	61a5      	str	r5, [r4, #24]
 8008108:	2208      	movs	r2, #8
 800810a:	4629      	mov	r1, r5
 800810c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008110:	f7fe f978 	bl	8006404 <memset>
 8008114:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008118:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800811c:	4620      	mov	r0, r4
 800811e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008120:	3468      	adds	r4, #104	; 0x68
 8008122:	e7d9      	b.n	80080d8 <__sfp+0x1c>
 8008124:	2104      	movs	r1, #4
 8008126:	4638      	mov	r0, r7
 8008128:	f7ff ff62 	bl	8007ff0 <__sfmoreglue>
 800812c:	4604      	mov	r4, r0
 800812e:	6030      	str	r0, [r6, #0]
 8008130:	2800      	cmp	r0, #0
 8008132:	d1d5      	bne.n	80080e0 <__sfp+0x24>
 8008134:	f7ff ff78 	bl	8008028 <__sfp_lock_release>
 8008138:	230c      	movs	r3, #12
 800813a:	603b      	str	r3, [r7, #0]
 800813c:	e7ee      	b.n	800811c <__sfp+0x60>
 800813e:	bf00      	nop
 8008140:	08009190 	.word	0x08009190
 8008144:	ffff0001 	.word	0xffff0001

08008148 <_fwalk_reent>:
 8008148:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800814c:	4606      	mov	r6, r0
 800814e:	4688      	mov	r8, r1
 8008150:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008154:	2700      	movs	r7, #0
 8008156:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800815a:	f1b9 0901 	subs.w	r9, r9, #1
 800815e:	d505      	bpl.n	800816c <_fwalk_reent+0x24>
 8008160:	6824      	ldr	r4, [r4, #0]
 8008162:	2c00      	cmp	r4, #0
 8008164:	d1f7      	bne.n	8008156 <_fwalk_reent+0xe>
 8008166:	4638      	mov	r0, r7
 8008168:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800816c:	89ab      	ldrh	r3, [r5, #12]
 800816e:	2b01      	cmp	r3, #1
 8008170:	d907      	bls.n	8008182 <_fwalk_reent+0x3a>
 8008172:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008176:	3301      	adds	r3, #1
 8008178:	d003      	beq.n	8008182 <_fwalk_reent+0x3a>
 800817a:	4629      	mov	r1, r5
 800817c:	4630      	mov	r0, r6
 800817e:	47c0      	blx	r8
 8008180:	4307      	orrs	r7, r0
 8008182:	3568      	adds	r5, #104	; 0x68
 8008184:	e7e9      	b.n	800815a <_fwalk_reent+0x12>
	...

08008188 <_localeconv_r>:
 8008188:	4800      	ldr	r0, [pc, #0]	; (800818c <_localeconv_r+0x4>)
 800818a:	4770      	bx	lr
 800818c:	200003cc 	.word	0x200003cc

08008190 <__retarget_lock_init_recursive>:
 8008190:	4770      	bx	lr

08008192 <__retarget_lock_acquire_recursive>:
 8008192:	4770      	bx	lr

08008194 <__retarget_lock_release_recursive>:
 8008194:	4770      	bx	lr

08008196 <__swhatbuf_r>:
 8008196:	b570      	push	{r4, r5, r6, lr}
 8008198:	460e      	mov	r6, r1
 800819a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800819e:	2900      	cmp	r1, #0
 80081a0:	b096      	sub	sp, #88	; 0x58
 80081a2:	4614      	mov	r4, r2
 80081a4:	461d      	mov	r5, r3
 80081a6:	da07      	bge.n	80081b8 <__swhatbuf_r+0x22>
 80081a8:	2300      	movs	r3, #0
 80081aa:	602b      	str	r3, [r5, #0]
 80081ac:	89b3      	ldrh	r3, [r6, #12]
 80081ae:	061a      	lsls	r2, r3, #24
 80081b0:	d410      	bmi.n	80081d4 <__swhatbuf_r+0x3e>
 80081b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80081b6:	e00e      	b.n	80081d6 <__swhatbuf_r+0x40>
 80081b8:	466a      	mov	r2, sp
 80081ba:	f000 fe21 	bl	8008e00 <_fstat_r>
 80081be:	2800      	cmp	r0, #0
 80081c0:	dbf2      	blt.n	80081a8 <__swhatbuf_r+0x12>
 80081c2:	9a01      	ldr	r2, [sp, #4]
 80081c4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80081c8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80081cc:	425a      	negs	r2, r3
 80081ce:	415a      	adcs	r2, r3
 80081d0:	602a      	str	r2, [r5, #0]
 80081d2:	e7ee      	b.n	80081b2 <__swhatbuf_r+0x1c>
 80081d4:	2340      	movs	r3, #64	; 0x40
 80081d6:	2000      	movs	r0, #0
 80081d8:	6023      	str	r3, [r4, #0]
 80081da:	b016      	add	sp, #88	; 0x58
 80081dc:	bd70      	pop	{r4, r5, r6, pc}
	...

080081e0 <__smakebuf_r>:
 80081e0:	898b      	ldrh	r3, [r1, #12]
 80081e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80081e4:	079d      	lsls	r5, r3, #30
 80081e6:	4606      	mov	r6, r0
 80081e8:	460c      	mov	r4, r1
 80081ea:	d507      	bpl.n	80081fc <__smakebuf_r+0x1c>
 80081ec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80081f0:	6023      	str	r3, [r4, #0]
 80081f2:	6123      	str	r3, [r4, #16]
 80081f4:	2301      	movs	r3, #1
 80081f6:	6163      	str	r3, [r4, #20]
 80081f8:	b002      	add	sp, #8
 80081fa:	bd70      	pop	{r4, r5, r6, pc}
 80081fc:	ab01      	add	r3, sp, #4
 80081fe:	466a      	mov	r2, sp
 8008200:	f7ff ffc9 	bl	8008196 <__swhatbuf_r>
 8008204:	9900      	ldr	r1, [sp, #0]
 8008206:	4605      	mov	r5, r0
 8008208:	4630      	mov	r0, r6
 800820a:	f7fe f953 	bl	80064b4 <_malloc_r>
 800820e:	b948      	cbnz	r0, 8008224 <__smakebuf_r+0x44>
 8008210:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008214:	059a      	lsls	r2, r3, #22
 8008216:	d4ef      	bmi.n	80081f8 <__smakebuf_r+0x18>
 8008218:	f023 0303 	bic.w	r3, r3, #3
 800821c:	f043 0302 	orr.w	r3, r3, #2
 8008220:	81a3      	strh	r3, [r4, #12]
 8008222:	e7e3      	b.n	80081ec <__smakebuf_r+0xc>
 8008224:	4b0d      	ldr	r3, [pc, #52]	; (800825c <__smakebuf_r+0x7c>)
 8008226:	62b3      	str	r3, [r6, #40]	; 0x28
 8008228:	89a3      	ldrh	r3, [r4, #12]
 800822a:	6020      	str	r0, [r4, #0]
 800822c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008230:	81a3      	strh	r3, [r4, #12]
 8008232:	9b00      	ldr	r3, [sp, #0]
 8008234:	6163      	str	r3, [r4, #20]
 8008236:	9b01      	ldr	r3, [sp, #4]
 8008238:	6120      	str	r0, [r4, #16]
 800823a:	b15b      	cbz	r3, 8008254 <__smakebuf_r+0x74>
 800823c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008240:	4630      	mov	r0, r6
 8008242:	f000 fdef 	bl	8008e24 <_isatty_r>
 8008246:	b128      	cbz	r0, 8008254 <__smakebuf_r+0x74>
 8008248:	89a3      	ldrh	r3, [r4, #12]
 800824a:	f023 0303 	bic.w	r3, r3, #3
 800824e:	f043 0301 	orr.w	r3, r3, #1
 8008252:	81a3      	strh	r3, [r4, #12]
 8008254:	89a0      	ldrh	r0, [r4, #12]
 8008256:	4305      	orrs	r5, r0
 8008258:	81a5      	strh	r5, [r4, #12]
 800825a:	e7cd      	b.n	80081f8 <__smakebuf_r+0x18>
 800825c:	08007fe5 	.word	0x08007fe5

08008260 <__malloc_lock>:
 8008260:	4801      	ldr	r0, [pc, #4]	; (8008268 <__malloc_lock+0x8>)
 8008262:	f7ff bf96 	b.w	8008192 <__retarget_lock_acquire_recursive>
 8008266:	bf00      	nop
 8008268:	20000a70 	.word	0x20000a70

0800826c <__malloc_unlock>:
 800826c:	4801      	ldr	r0, [pc, #4]	; (8008274 <__malloc_unlock+0x8>)
 800826e:	f7ff bf91 	b.w	8008194 <__retarget_lock_release_recursive>
 8008272:	bf00      	nop
 8008274:	20000a70 	.word	0x20000a70

08008278 <_Balloc>:
 8008278:	b570      	push	{r4, r5, r6, lr}
 800827a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800827c:	4604      	mov	r4, r0
 800827e:	460d      	mov	r5, r1
 8008280:	b976      	cbnz	r6, 80082a0 <_Balloc+0x28>
 8008282:	2010      	movs	r0, #16
 8008284:	f7fe f8a8 	bl	80063d8 <malloc>
 8008288:	4602      	mov	r2, r0
 800828a:	6260      	str	r0, [r4, #36]	; 0x24
 800828c:	b920      	cbnz	r0, 8008298 <_Balloc+0x20>
 800828e:	4b18      	ldr	r3, [pc, #96]	; (80082f0 <_Balloc+0x78>)
 8008290:	4818      	ldr	r0, [pc, #96]	; (80082f4 <_Balloc+0x7c>)
 8008292:	2166      	movs	r1, #102	; 0x66
 8008294:	f000 fd74 	bl	8008d80 <__assert_func>
 8008298:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800829c:	6006      	str	r6, [r0, #0]
 800829e:	60c6      	str	r6, [r0, #12]
 80082a0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80082a2:	68f3      	ldr	r3, [r6, #12]
 80082a4:	b183      	cbz	r3, 80082c8 <_Balloc+0x50>
 80082a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80082a8:	68db      	ldr	r3, [r3, #12]
 80082aa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80082ae:	b9b8      	cbnz	r0, 80082e0 <_Balloc+0x68>
 80082b0:	2101      	movs	r1, #1
 80082b2:	fa01 f605 	lsl.w	r6, r1, r5
 80082b6:	1d72      	adds	r2, r6, #5
 80082b8:	0092      	lsls	r2, r2, #2
 80082ba:	4620      	mov	r0, r4
 80082bc:	f000 fb5a 	bl	8008974 <_calloc_r>
 80082c0:	b160      	cbz	r0, 80082dc <_Balloc+0x64>
 80082c2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80082c6:	e00e      	b.n	80082e6 <_Balloc+0x6e>
 80082c8:	2221      	movs	r2, #33	; 0x21
 80082ca:	2104      	movs	r1, #4
 80082cc:	4620      	mov	r0, r4
 80082ce:	f000 fb51 	bl	8008974 <_calloc_r>
 80082d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80082d4:	60f0      	str	r0, [r6, #12]
 80082d6:	68db      	ldr	r3, [r3, #12]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d1e4      	bne.n	80082a6 <_Balloc+0x2e>
 80082dc:	2000      	movs	r0, #0
 80082de:	bd70      	pop	{r4, r5, r6, pc}
 80082e0:	6802      	ldr	r2, [r0, #0]
 80082e2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80082e6:	2300      	movs	r3, #0
 80082e8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80082ec:	e7f7      	b.n	80082de <_Balloc+0x66>
 80082ee:	bf00      	nop
 80082f0:	080091d5 	.word	0x080091d5
 80082f4:	080092bc 	.word	0x080092bc

080082f8 <_Bfree>:
 80082f8:	b570      	push	{r4, r5, r6, lr}
 80082fa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80082fc:	4605      	mov	r5, r0
 80082fe:	460c      	mov	r4, r1
 8008300:	b976      	cbnz	r6, 8008320 <_Bfree+0x28>
 8008302:	2010      	movs	r0, #16
 8008304:	f7fe f868 	bl	80063d8 <malloc>
 8008308:	4602      	mov	r2, r0
 800830a:	6268      	str	r0, [r5, #36]	; 0x24
 800830c:	b920      	cbnz	r0, 8008318 <_Bfree+0x20>
 800830e:	4b09      	ldr	r3, [pc, #36]	; (8008334 <_Bfree+0x3c>)
 8008310:	4809      	ldr	r0, [pc, #36]	; (8008338 <_Bfree+0x40>)
 8008312:	218a      	movs	r1, #138	; 0x8a
 8008314:	f000 fd34 	bl	8008d80 <__assert_func>
 8008318:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800831c:	6006      	str	r6, [r0, #0]
 800831e:	60c6      	str	r6, [r0, #12]
 8008320:	b13c      	cbz	r4, 8008332 <_Bfree+0x3a>
 8008322:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008324:	6862      	ldr	r2, [r4, #4]
 8008326:	68db      	ldr	r3, [r3, #12]
 8008328:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800832c:	6021      	str	r1, [r4, #0]
 800832e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008332:	bd70      	pop	{r4, r5, r6, pc}
 8008334:	080091d5 	.word	0x080091d5
 8008338:	080092bc 	.word	0x080092bc

0800833c <__multadd>:
 800833c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008340:	690e      	ldr	r6, [r1, #16]
 8008342:	4607      	mov	r7, r0
 8008344:	4698      	mov	r8, r3
 8008346:	460c      	mov	r4, r1
 8008348:	f101 0014 	add.w	r0, r1, #20
 800834c:	2300      	movs	r3, #0
 800834e:	6805      	ldr	r5, [r0, #0]
 8008350:	b2a9      	uxth	r1, r5
 8008352:	fb02 8101 	mla	r1, r2, r1, r8
 8008356:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800835a:	0c2d      	lsrs	r5, r5, #16
 800835c:	fb02 c505 	mla	r5, r2, r5, ip
 8008360:	b289      	uxth	r1, r1
 8008362:	3301      	adds	r3, #1
 8008364:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8008368:	429e      	cmp	r6, r3
 800836a:	f840 1b04 	str.w	r1, [r0], #4
 800836e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8008372:	dcec      	bgt.n	800834e <__multadd+0x12>
 8008374:	f1b8 0f00 	cmp.w	r8, #0
 8008378:	d022      	beq.n	80083c0 <__multadd+0x84>
 800837a:	68a3      	ldr	r3, [r4, #8]
 800837c:	42b3      	cmp	r3, r6
 800837e:	dc19      	bgt.n	80083b4 <__multadd+0x78>
 8008380:	6861      	ldr	r1, [r4, #4]
 8008382:	4638      	mov	r0, r7
 8008384:	3101      	adds	r1, #1
 8008386:	f7ff ff77 	bl	8008278 <_Balloc>
 800838a:	4605      	mov	r5, r0
 800838c:	b928      	cbnz	r0, 800839a <__multadd+0x5e>
 800838e:	4602      	mov	r2, r0
 8008390:	4b0d      	ldr	r3, [pc, #52]	; (80083c8 <__multadd+0x8c>)
 8008392:	480e      	ldr	r0, [pc, #56]	; (80083cc <__multadd+0x90>)
 8008394:	21b5      	movs	r1, #181	; 0xb5
 8008396:	f000 fcf3 	bl	8008d80 <__assert_func>
 800839a:	6922      	ldr	r2, [r4, #16]
 800839c:	3202      	adds	r2, #2
 800839e:	f104 010c 	add.w	r1, r4, #12
 80083a2:	0092      	lsls	r2, r2, #2
 80083a4:	300c      	adds	r0, #12
 80083a6:	f7fe f81f 	bl	80063e8 <memcpy>
 80083aa:	4621      	mov	r1, r4
 80083ac:	4638      	mov	r0, r7
 80083ae:	f7ff ffa3 	bl	80082f8 <_Bfree>
 80083b2:	462c      	mov	r4, r5
 80083b4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80083b8:	3601      	adds	r6, #1
 80083ba:	f8c3 8014 	str.w	r8, [r3, #20]
 80083be:	6126      	str	r6, [r4, #16]
 80083c0:	4620      	mov	r0, r4
 80083c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083c6:	bf00      	nop
 80083c8:	0800924b 	.word	0x0800924b
 80083cc:	080092bc 	.word	0x080092bc

080083d0 <__hi0bits>:
 80083d0:	0c03      	lsrs	r3, r0, #16
 80083d2:	041b      	lsls	r3, r3, #16
 80083d4:	b9d3      	cbnz	r3, 800840c <__hi0bits+0x3c>
 80083d6:	0400      	lsls	r0, r0, #16
 80083d8:	2310      	movs	r3, #16
 80083da:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80083de:	bf04      	itt	eq
 80083e0:	0200      	lsleq	r0, r0, #8
 80083e2:	3308      	addeq	r3, #8
 80083e4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80083e8:	bf04      	itt	eq
 80083ea:	0100      	lsleq	r0, r0, #4
 80083ec:	3304      	addeq	r3, #4
 80083ee:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80083f2:	bf04      	itt	eq
 80083f4:	0080      	lsleq	r0, r0, #2
 80083f6:	3302      	addeq	r3, #2
 80083f8:	2800      	cmp	r0, #0
 80083fa:	db05      	blt.n	8008408 <__hi0bits+0x38>
 80083fc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008400:	f103 0301 	add.w	r3, r3, #1
 8008404:	bf08      	it	eq
 8008406:	2320      	moveq	r3, #32
 8008408:	4618      	mov	r0, r3
 800840a:	4770      	bx	lr
 800840c:	2300      	movs	r3, #0
 800840e:	e7e4      	b.n	80083da <__hi0bits+0xa>

08008410 <__lo0bits>:
 8008410:	6803      	ldr	r3, [r0, #0]
 8008412:	f013 0207 	ands.w	r2, r3, #7
 8008416:	4601      	mov	r1, r0
 8008418:	d00b      	beq.n	8008432 <__lo0bits+0x22>
 800841a:	07da      	lsls	r2, r3, #31
 800841c:	d424      	bmi.n	8008468 <__lo0bits+0x58>
 800841e:	0798      	lsls	r0, r3, #30
 8008420:	bf49      	itett	mi
 8008422:	085b      	lsrmi	r3, r3, #1
 8008424:	089b      	lsrpl	r3, r3, #2
 8008426:	2001      	movmi	r0, #1
 8008428:	600b      	strmi	r3, [r1, #0]
 800842a:	bf5c      	itt	pl
 800842c:	600b      	strpl	r3, [r1, #0]
 800842e:	2002      	movpl	r0, #2
 8008430:	4770      	bx	lr
 8008432:	b298      	uxth	r0, r3
 8008434:	b9b0      	cbnz	r0, 8008464 <__lo0bits+0x54>
 8008436:	0c1b      	lsrs	r3, r3, #16
 8008438:	2010      	movs	r0, #16
 800843a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800843e:	bf04      	itt	eq
 8008440:	0a1b      	lsreq	r3, r3, #8
 8008442:	3008      	addeq	r0, #8
 8008444:	071a      	lsls	r2, r3, #28
 8008446:	bf04      	itt	eq
 8008448:	091b      	lsreq	r3, r3, #4
 800844a:	3004      	addeq	r0, #4
 800844c:	079a      	lsls	r2, r3, #30
 800844e:	bf04      	itt	eq
 8008450:	089b      	lsreq	r3, r3, #2
 8008452:	3002      	addeq	r0, #2
 8008454:	07da      	lsls	r2, r3, #31
 8008456:	d403      	bmi.n	8008460 <__lo0bits+0x50>
 8008458:	085b      	lsrs	r3, r3, #1
 800845a:	f100 0001 	add.w	r0, r0, #1
 800845e:	d005      	beq.n	800846c <__lo0bits+0x5c>
 8008460:	600b      	str	r3, [r1, #0]
 8008462:	4770      	bx	lr
 8008464:	4610      	mov	r0, r2
 8008466:	e7e8      	b.n	800843a <__lo0bits+0x2a>
 8008468:	2000      	movs	r0, #0
 800846a:	4770      	bx	lr
 800846c:	2020      	movs	r0, #32
 800846e:	4770      	bx	lr

08008470 <__i2b>:
 8008470:	b510      	push	{r4, lr}
 8008472:	460c      	mov	r4, r1
 8008474:	2101      	movs	r1, #1
 8008476:	f7ff feff 	bl	8008278 <_Balloc>
 800847a:	4602      	mov	r2, r0
 800847c:	b928      	cbnz	r0, 800848a <__i2b+0x1a>
 800847e:	4b05      	ldr	r3, [pc, #20]	; (8008494 <__i2b+0x24>)
 8008480:	4805      	ldr	r0, [pc, #20]	; (8008498 <__i2b+0x28>)
 8008482:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008486:	f000 fc7b 	bl	8008d80 <__assert_func>
 800848a:	2301      	movs	r3, #1
 800848c:	6144      	str	r4, [r0, #20]
 800848e:	6103      	str	r3, [r0, #16]
 8008490:	bd10      	pop	{r4, pc}
 8008492:	bf00      	nop
 8008494:	0800924b 	.word	0x0800924b
 8008498:	080092bc 	.word	0x080092bc

0800849c <__multiply>:
 800849c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084a0:	4614      	mov	r4, r2
 80084a2:	690a      	ldr	r2, [r1, #16]
 80084a4:	6923      	ldr	r3, [r4, #16]
 80084a6:	429a      	cmp	r2, r3
 80084a8:	bfb8      	it	lt
 80084aa:	460b      	movlt	r3, r1
 80084ac:	460d      	mov	r5, r1
 80084ae:	bfbc      	itt	lt
 80084b0:	4625      	movlt	r5, r4
 80084b2:	461c      	movlt	r4, r3
 80084b4:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80084b8:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80084bc:	68ab      	ldr	r3, [r5, #8]
 80084be:	6869      	ldr	r1, [r5, #4]
 80084c0:	eb0a 0709 	add.w	r7, sl, r9
 80084c4:	42bb      	cmp	r3, r7
 80084c6:	b085      	sub	sp, #20
 80084c8:	bfb8      	it	lt
 80084ca:	3101      	addlt	r1, #1
 80084cc:	f7ff fed4 	bl	8008278 <_Balloc>
 80084d0:	b930      	cbnz	r0, 80084e0 <__multiply+0x44>
 80084d2:	4602      	mov	r2, r0
 80084d4:	4b42      	ldr	r3, [pc, #264]	; (80085e0 <__multiply+0x144>)
 80084d6:	4843      	ldr	r0, [pc, #268]	; (80085e4 <__multiply+0x148>)
 80084d8:	f240 115d 	movw	r1, #349	; 0x15d
 80084dc:	f000 fc50 	bl	8008d80 <__assert_func>
 80084e0:	f100 0614 	add.w	r6, r0, #20
 80084e4:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80084e8:	4633      	mov	r3, r6
 80084ea:	2200      	movs	r2, #0
 80084ec:	4543      	cmp	r3, r8
 80084ee:	d31e      	bcc.n	800852e <__multiply+0x92>
 80084f0:	f105 0c14 	add.w	ip, r5, #20
 80084f4:	f104 0314 	add.w	r3, r4, #20
 80084f8:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80084fc:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8008500:	9202      	str	r2, [sp, #8]
 8008502:	ebac 0205 	sub.w	r2, ip, r5
 8008506:	3a15      	subs	r2, #21
 8008508:	f022 0203 	bic.w	r2, r2, #3
 800850c:	3204      	adds	r2, #4
 800850e:	f105 0115 	add.w	r1, r5, #21
 8008512:	458c      	cmp	ip, r1
 8008514:	bf38      	it	cc
 8008516:	2204      	movcc	r2, #4
 8008518:	9201      	str	r2, [sp, #4]
 800851a:	9a02      	ldr	r2, [sp, #8]
 800851c:	9303      	str	r3, [sp, #12]
 800851e:	429a      	cmp	r2, r3
 8008520:	d808      	bhi.n	8008534 <__multiply+0x98>
 8008522:	2f00      	cmp	r7, #0
 8008524:	dc55      	bgt.n	80085d2 <__multiply+0x136>
 8008526:	6107      	str	r7, [r0, #16]
 8008528:	b005      	add	sp, #20
 800852a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800852e:	f843 2b04 	str.w	r2, [r3], #4
 8008532:	e7db      	b.n	80084ec <__multiply+0x50>
 8008534:	f8b3 a000 	ldrh.w	sl, [r3]
 8008538:	f1ba 0f00 	cmp.w	sl, #0
 800853c:	d020      	beq.n	8008580 <__multiply+0xe4>
 800853e:	f105 0e14 	add.w	lr, r5, #20
 8008542:	46b1      	mov	r9, r6
 8008544:	2200      	movs	r2, #0
 8008546:	f85e 4b04 	ldr.w	r4, [lr], #4
 800854a:	f8d9 b000 	ldr.w	fp, [r9]
 800854e:	b2a1      	uxth	r1, r4
 8008550:	fa1f fb8b 	uxth.w	fp, fp
 8008554:	fb0a b101 	mla	r1, sl, r1, fp
 8008558:	4411      	add	r1, r2
 800855a:	f8d9 2000 	ldr.w	r2, [r9]
 800855e:	0c24      	lsrs	r4, r4, #16
 8008560:	0c12      	lsrs	r2, r2, #16
 8008562:	fb0a 2404 	mla	r4, sl, r4, r2
 8008566:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800856a:	b289      	uxth	r1, r1
 800856c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008570:	45f4      	cmp	ip, lr
 8008572:	f849 1b04 	str.w	r1, [r9], #4
 8008576:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800857a:	d8e4      	bhi.n	8008546 <__multiply+0xaa>
 800857c:	9901      	ldr	r1, [sp, #4]
 800857e:	5072      	str	r2, [r6, r1]
 8008580:	9a03      	ldr	r2, [sp, #12]
 8008582:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008586:	3304      	adds	r3, #4
 8008588:	f1b9 0f00 	cmp.w	r9, #0
 800858c:	d01f      	beq.n	80085ce <__multiply+0x132>
 800858e:	6834      	ldr	r4, [r6, #0]
 8008590:	f105 0114 	add.w	r1, r5, #20
 8008594:	46b6      	mov	lr, r6
 8008596:	f04f 0a00 	mov.w	sl, #0
 800859a:	880a      	ldrh	r2, [r1, #0]
 800859c:	f8be b002 	ldrh.w	fp, [lr, #2]
 80085a0:	fb09 b202 	mla	r2, r9, r2, fp
 80085a4:	4492      	add	sl, r2
 80085a6:	b2a4      	uxth	r4, r4
 80085a8:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80085ac:	f84e 4b04 	str.w	r4, [lr], #4
 80085b0:	f851 4b04 	ldr.w	r4, [r1], #4
 80085b4:	f8be 2000 	ldrh.w	r2, [lr]
 80085b8:	0c24      	lsrs	r4, r4, #16
 80085ba:	fb09 2404 	mla	r4, r9, r4, r2
 80085be:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80085c2:	458c      	cmp	ip, r1
 80085c4:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80085c8:	d8e7      	bhi.n	800859a <__multiply+0xfe>
 80085ca:	9a01      	ldr	r2, [sp, #4]
 80085cc:	50b4      	str	r4, [r6, r2]
 80085ce:	3604      	adds	r6, #4
 80085d0:	e7a3      	b.n	800851a <__multiply+0x7e>
 80085d2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d1a5      	bne.n	8008526 <__multiply+0x8a>
 80085da:	3f01      	subs	r7, #1
 80085dc:	e7a1      	b.n	8008522 <__multiply+0x86>
 80085de:	bf00      	nop
 80085e0:	0800924b 	.word	0x0800924b
 80085e4:	080092bc 	.word	0x080092bc

080085e8 <__pow5mult>:
 80085e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80085ec:	4615      	mov	r5, r2
 80085ee:	f012 0203 	ands.w	r2, r2, #3
 80085f2:	4606      	mov	r6, r0
 80085f4:	460f      	mov	r7, r1
 80085f6:	d007      	beq.n	8008608 <__pow5mult+0x20>
 80085f8:	4c25      	ldr	r4, [pc, #148]	; (8008690 <__pow5mult+0xa8>)
 80085fa:	3a01      	subs	r2, #1
 80085fc:	2300      	movs	r3, #0
 80085fe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008602:	f7ff fe9b 	bl	800833c <__multadd>
 8008606:	4607      	mov	r7, r0
 8008608:	10ad      	asrs	r5, r5, #2
 800860a:	d03d      	beq.n	8008688 <__pow5mult+0xa0>
 800860c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800860e:	b97c      	cbnz	r4, 8008630 <__pow5mult+0x48>
 8008610:	2010      	movs	r0, #16
 8008612:	f7fd fee1 	bl	80063d8 <malloc>
 8008616:	4602      	mov	r2, r0
 8008618:	6270      	str	r0, [r6, #36]	; 0x24
 800861a:	b928      	cbnz	r0, 8008628 <__pow5mult+0x40>
 800861c:	4b1d      	ldr	r3, [pc, #116]	; (8008694 <__pow5mult+0xac>)
 800861e:	481e      	ldr	r0, [pc, #120]	; (8008698 <__pow5mult+0xb0>)
 8008620:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008624:	f000 fbac 	bl	8008d80 <__assert_func>
 8008628:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800862c:	6004      	str	r4, [r0, #0]
 800862e:	60c4      	str	r4, [r0, #12]
 8008630:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008634:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008638:	b94c      	cbnz	r4, 800864e <__pow5mult+0x66>
 800863a:	f240 2171 	movw	r1, #625	; 0x271
 800863e:	4630      	mov	r0, r6
 8008640:	f7ff ff16 	bl	8008470 <__i2b>
 8008644:	2300      	movs	r3, #0
 8008646:	f8c8 0008 	str.w	r0, [r8, #8]
 800864a:	4604      	mov	r4, r0
 800864c:	6003      	str	r3, [r0, #0]
 800864e:	f04f 0900 	mov.w	r9, #0
 8008652:	07eb      	lsls	r3, r5, #31
 8008654:	d50a      	bpl.n	800866c <__pow5mult+0x84>
 8008656:	4639      	mov	r1, r7
 8008658:	4622      	mov	r2, r4
 800865a:	4630      	mov	r0, r6
 800865c:	f7ff ff1e 	bl	800849c <__multiply>
 8008660:	4639      	mov	r1, r7
 8008662:	4680      	mov	r8, r0
 8008664:	4630      	mov	r0, r6
 8008666:	f7ff fe47 	bl	80082f8 <_Bfree>
 800866a:	4647      	mov	r7, r8
 800866c:	106d      	asrs	r5, r5, #1
 800866e:	d00b      	beq.n	8008688 <__pow5mult+0xa0>
 8008670:	6820      	ldr	r0, [r4, #0]
 8008672:	b938      	cbnz	r0, 8008684 <__pow5mult+0x9c>
 8008674:	4622      	mov	r2, r4
 8008676:	4621      	mov	r1, r4
 8008678:	4630      	mov	r0, r6
 800867a:	f7ff ff0f 	bl	800849c <__multiply>
 800867e:	6020      	str	r0, [r4, #0]
 8008680:	f8c0 9000 	str.w	r9, [r0]
 8008684:	4604      	mov	r4, r0
 8008686:	e7e4      	b.n	8008652 <__pow5mult+0x6a>
 8008688:	4638      	mov	r0, r7
 800868a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800868e:	bf00      	nop
 8008690:	08009410 	.word	0x08009410
 8008694:	080091d5 	.word	0x080091d5
 8008698:	080092bc 	.word	0x080092bc

0800869c <__lshift>:
 800869c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80086a0:	460c      	mov	r4, r1
 80086a2:	6849      	ldr	r1, [r1, #4]
 80086a4:	6923      	ldr	r3, [r4, #16]
 80086a6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80086aa:	68a3      	ldr	r3, [r4, #8]
 80086ac:	4607      	mov	r7, r0
 80086ae:	4691      	mov	r9, r2
 80086b0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80086b4:	f108 0601 	add.w	r6, r8, #1
 80086b8:	42b3      	cmp	r3, r6
 80086ba:	db0b      	blt.n	80086d4 <__lshift+0x38>
 80086bc:	4638      	mov	r0, r7
 80086be:	f7ff fddb 	bl	8008278 <_Balloc>
 80086c2:	4605      	mov	r5, r0
 80086c4:	b948      	cbnz	r0, 80086da <__lshift+0x3e>
 80086c6:	4602      	mov	r2, r0
 80086c8:	4b28      	ldr	r3, [pc, #160]	; (800876c <__lshift+0xd0>)
 80086ca:	4829      	ldr	r0, [pc, #164]	; (8008770 <__lshift+0xd4>)
 80086cc:	f240 11d9 	movw	r1, #473	; 0x1d9
 80086d0:	f000 fb56 	bl	8008d80 <__assert_func>
 80086d4:	3101      	adds	r1, #1
 80086d6:	005b      	lsls	r3, r3, #1
 80086d8:	e7ee      	b.n	80086b8 <__lshift+0x1c>
 80086da:	2300      	movs	r3, #0
 80086dc:	f100 0114 	add.w	r1, r0, #20
 80086e0:	f100 0210 	add.w	r2, r0, #16
 80086e4:	4618      	mov	r0, r3
 80086e6:	4553      	cmp	r3, sl
 80086e8:	db33      	blt.n	8008752 <__lshift+0xb6>
 80086ea:	6920      	ldr	r0, [r4, #16]
 80086ec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80086f0:	f104 0314 	add.w	r3, r4, #20
 80086f4:	f019 091f 	ands.w	r9, r9, #31
 80086f8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80086fc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008700:	d02b      	beq.n	800875a <__lshift+0xbe>
 8008702:	f1c9 0e20 	rsb	lr, r9, #32
 8008706:	468a      	mov	sl, r1
 8008708:	2200      	movs	r2, #0
 800870a:	6818      	ldr	r0, [r3, #0]
 800870c:	fa00 f009 	lsl.w	r0, r0, r9
 8008710:	4302      	orrs	r2, r0
 8008712:	f84a 2b04 	str.w	r2, [sl], #4
 8008716:	f853 2b04 	ldr.w	r2, [r3], #4
 800871a:	459c      	cmp	ip, r3
 800871c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008720:	d8f3      	bhi.n	800870a <__lshift+0x6e>
 8008722:	ebac 0304 	sub.w	r3, ip, r4
 8008726:	3b15      	subs	r3, #21
 8008728:	f023 0303 	bic.w	r3, r3, #3
 800872c:	3304      	adds	r3, #4
 800872e:	f104 0015 	add.w	r0, r4, #21
 8008732:	4584      	cmp	ip, r0
 8008734:	bf38      	it	cc
 8008736:	2304      	movcc	r3, #4
 8008738:	50ca      	str	r2, [r1, r3]
 800873a:	b10a      	cbz	r2, 8008740 <__lshift+0xa4>
 800873c:	f108 0602 	add.w	r6, r8, #2
 8008740:	3e01      	subs	r6, #1
 8008742:	4638      	mov	r0, r7
 8008744:	612e      	str	r6, [r5, #16]
 8008746:	4621      	mov	r1, r4
 8008748:	f7ff fdd6 	bl	80082f8 <_Bfree>
 800874c:	4628      	mov	r0, r5
 800874e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008752:	f842 0f04 	str.w	r0, [r2, #4]!
 8008756:	3301      	adds	r3, #1
 8008758:	e7c5      	b.n	80086e6 <__lshift+0x4a>
 800875a:	3904      	subs	r1, #4
 800875c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008760:	f841 2f04 	str.w	r2, [r1, #4]!
 8008764:	459c      	cmp	ip, r3
 8008766:	d8f9      	bhi.n	800875c <__lshift+0xc0>
 8008768:	e7ea      	b.n	8008740 <__lshift+0xa4>
 800876a:	bf00      	nop
 800876c:	0800924b 	.word	0x0800924b
 8008770:	080092bc 	.word	0x080092bc

08008774 <__mcmp>:
 8008774:	b530      	push	{r4, r5, lr}
 8008776:	6902      	ldr	r2, [r0, #16]
 8008778:	690c      	ldr	r4, [r1, #16]
 800877a:	1b12      	subs	r2, r2, r4
 800877c:	d10e      	bne.n	800879c <__mcmp+0x28>
 800877e:	f100 0314 	add.w	r3, r0, #20
 8008782:	3114      	adds	r1, #20
 8008784:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008788:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800878c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008790:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008794:	42a5      	cmp	r5, r4
 8008796:	d003      	beq.n	80087a0 <__mcmp+0x2c>
 8008798:	d305      	bcc.n	80087a6 <__mcmp+0x32>
 800879a:	2201      	movs	r2, #1
 800879c:	4610      	mov	r0, r2
 800879e:	bd30      	pop	{r4, r5, pc}
 80087a0:	4283      	cmp	r3, r0
 80087a2:	d3f3      	bcc.n	800878c <__mcmp+0x18>
 80087a4:	e7fa      	b.n	800879c <__mcmp+0x28>
 80087a6:	f04f 32ff 	mov.w	r2, #4294967295
 80087aa:	e7f7      	b.n	800879c <__mcmp+0x28>

080087ac <__mdiff>:
 80087ac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087b0:	460c      	mov	r4, r1
 80087b2:	4606      	mov	r6, r0
 80087b4:	4611      	mov	r1, r2
 80087b6:	4620      	mov	r0, r4
 80087b8:	4617      	mov	r7, r2
 80087ba:	f7ff ffdb 	bl	8008774 <__mcmp>
 80087be:	1e05      	subs	r5, r0, #0
 80087c0:	d110      	bne.n	80087e4 <__mdiff+0x38>
 80087c2:	4629      	mov	r1, r5
 80087c4:	4630      	mov	r0, r6
 80087c6:	f7ff fd57 	bl	8008278 <_Balloc>
 80087ca:	b930      	cbnz	r0, 80087da <__mdiff+0x2e>
 80087cc:	4b39      	ldr	r3, [pc, #228]	; (80088b4 <__mdiff+0x108>)
 80087ce:	4602      	mov	r2, r0
 80087d0:	f240 2132 	movw	r1, #562	; 0x232
 80087d4:	4838      	ldr	r0, [pc, #224]	; (80088b8 <__mdiff+0x10c>)
 80087d6:	f000 fad3 	bl	8008d80 <__assert_func>
 80087da:	2301      	movs	r3, #1
 80087dc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80087e0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087e4:	bfa4      	itt	ge
 80087e6:	463b      	movge	r3, r7
 80087e8:	4627      	movge	r7, r4
 80087ea:	4630      	mov	r0, r6
 80087ec:	6879      	ldr	r1, [r7, #4]
 80087ee:	bfa6      	itte	ge
 80087f0:	461c      	movge	r4, r3
 80087f2:	2500      	movge	r5, #0
 80087f4:	2501      	movlt	r5, #1
 80087f6:	f7ff fd3f 	bl	8008278 <_Balloc>
 80087fa:	b920      	cbnz	r0, 8008806 <__mdiff+0x5a>
 80087fc:	4b2d      	ldr	r3, [pc, #180]	; (80088b4 <__mdiff+0x108>)
 80087fe:	4602      	mov	r2, r0
 8008800:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008804:	e7e6      	b.n	80087d4 <__mdiff+0x28>
 8008806:	693e      	ldr	r6, [r7, #16]
 8008808:	60c5      	str	r5, [r0, #12]
 800880a:	6925      	ldr	r5, [r4, #16]
 800880c:	f107 0114 	add.w	r1, r7, #20
 8008810:	f104 0914 	add.w	r9, r4, #20
 8008814:	f100 0e14 	add.w	lr, r0, #20
 8008818:	f107 0210 	add.w	r2, r7, #16
 800881c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8008820:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8008824:	46f2      	mov	sl, lr
 8008826:	2700      	movs	r7, #0
 8008828:	f859 3b04 	ldr.w	r3, [r9], #4
 800882c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008830:	fa1f f883 	uxth.w	r8, r3
 8008834:	fa17 f78b 	uxtah	r7, r7, fp
 8008838:	0c1b      	lsrs	r3, r3, #16
 800883a:	eba7 0808 	sub.w	r8, r7, r8
 800883e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008842:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008846:	fa1f f888 	uxth.w	r8, r8
 800884a:	141f      	asrs	r7, r3, #16
 800884c:	454d      	cmp	r5, r9
 800884e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008852:	f84a 3b04 	str.w	r3, [sl], #4
 8008856:	d8e7      	bhi.n	8008828 <__mdiff+0x7c>
 8008858:	1b2b      	subs	r3, r5, r4
 800885a:	3b15      	subs	r3, #21
 800885c:	f023 0303 	bic.w	r3, r3, #3
 8008860:	3304      	adds	r3, #4
 8008862:	3415      	adds	r4, #21
 8008864:	42a5      	cmp	r5, r4
 8008866:	bf38      	it	cc
 8008868:	2304      	movcc	r3, #4
 800886a:	4419      	add	r1, r3
 800886c:	4473      	add	r3, lr
 800886e:	469e      	mov	lr, r3
 8008870:	460d      	mov	r5, r1
 8008872:	4565      	cmp	r5, ip
 8008874:	d30e      	bcc.n	8008894 <__mdiff+0xe8>
 8008876:	f10c 0203 	add.w	r2, ip, #3
 800887a:	1a52      	subs	r2, r2, r1
 800887c:	f022 0203 	bic.w	r2, r2, #3
 8008880:	3903      	subs	r1, #3
 8008882:	458c      	cmp	ip, r1
 8008884:	bf38      	it	cc
 8008886:	2200      	movcc	r2, #0
 8008888:	441a      	add	r2, r3
 800888a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800888e:	b17b      	cbz	r3, 80088b0 <__mdiff+0x104>
 8008890:	6106      	str	r6, [r0, #16]
 8008892:	e7a5      	b.n	80087e0 <__mdiff+0x34>
 8008894:	f855 8b04 	ldr.w	r8, [r5], #4
 8008898:	fa17 f488 	uxtah	r4, r7, r8
 800889c:	1422      	asrs	r2, r4, #16
 800889e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80088a2:	b2a4      	uxth	r4, r4
 80088a4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80088a8:	f84e 4b04 	str.w	r4, [lr], #4
 80088ac:	1417      	asrs	r7, r2, #16
 80088ae:	e7e0      	b.n	8008872 <__mdiff+0xc6>
 80088b0:	3e01      	subs	r6, #1
 80088b2:	e7ea      	b.n	800888a <__mdiff+0xde>
 80088b4:	0800924b 	.word	0x0800924b
 80088b8:	080092bc 	.word	0x080092bc

080088bc <__d2b>:
 80088bc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80088c0:	4689      	mov	r9, r1
 80088c2:	2101      	movs	r1, #1
 80088c4:	ec57 6b10 	vmov	r6, r7, d0
 80088c8:	4690      	mov	r8, r2
 80088ca:	f7ff fcd5 	bl	8008278 <_Balloc>
 80088ce:	4604      	mov	r4, r0
 80088d0:	b930      	cbnz	r0, 80088e0 <__d2b+0x24>
 80088d2:	4602      	mov	r2, r0
 80088d4:	4b25      	ldr	r3, [pc, #148]	; (800896c <__d2b+0xb0>)
 80088d6:	4826      	ldr	r0, [pc, #152]	; (8008970 <__d2b+0xb4>)
 80088d8:	f240 310a 	movw	r1, #778	; 0x30a
 80088dc:	f000 fa50 	bl	8008d80 <__assert_func>
 80088e0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80088e4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80088e8:	bb35      	cbnz	r5, 8008938 <__d2b+0x7c>
 80088ea:	2e00      	cmp	r6, #0
 80088ec:	9301      	str	r3, [sp, #4]
 80088ee:	d028      	beq.n	8008942 <__d2b+0x86>
 80088f0:	4668      	mov	r0, sp
 80088f2:	9600      	str	r6, [sp, #0]
 80088f4:	f7ff fd8c 	bl	8008410 <__lo0bits>
 80088f8:	9900      	ldr	r1, [sp, #0]
 80088fa:	b300      	cbz	r0, 800893e <__d2b+0x82>
 80088fc:	9a01      	ldr	r2, [sp, #4]
 80088fe:	f1c0 0320 	rsb	r3, r0, #32
 8008902:	fa02 f303 	lsl.w	r3, r2, r3
 8008906:	430b      	orrs	r3, r1
 8008908:	40c2      	lsrs	r2, r0
 800890a:	6163      	str	r3, [r4, #20]
 800890c:	9201      	str	r2, [sp, #4]
 800890e:	9b01      	ldr	r3, [sp, #4]
 8008910:	61a3      	str	r3, [r4, #24]
 8008912:	2b00      	cmp	r3, #0
 8008914:	bf14      	ite	ne
 8008916:	2202      	movne	r2, #2
 8008918:	2201      	moveq	r2, #1
 800891a:	6122      	str	r2, [r4, #16]
 800891c:	b1d5      	cbz	r5, 8008954 <__d2b+0x98>
 800891e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008922:	4405      	add	r5, r0
 8008924:	f8c9 5000 	str.w	r5, [r9]
 8008928:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800892c:	f8c8 0000 	str.w	r0, [r8]
 8008930:	4620      	mov	r0, r4
 8008932:	b003      	add	sp, #12
 8008934:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008938:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800893c:	e7d5      	b.n	80088ea <__d2b+0x2e>
 800893e:	6161      	str	r1, [r4, #20]
 8008940:	e7e5      	b.n	800890e <__d2b+0x52>
 8008942:	a801      	add	r0, sp, #4
 8008944:	f7ff fd64 	bl	8008410 <__lo0bits>
 8008948:	9b01      	ldr	r3, [sp, #4]
 800894a:	6163      	str	r3, [r4, #20]
 800894c:	2201      	movs	r2, #1
 800894e:	6122      	str	r2, [r4, #16]
 8008950:	3020      	adds	r0, #32
 8008952:	e7e3      	b.n	800891c <__d2b+0x60>
 8008954:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008958:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800895c:	f8c9 0000 	str.w	r0, [r9]
 8008960:	6918      	ldr	r0, [r3, #16]
 8008962:	f7ff fd35 	bl	80083d0 <__hi0bits>
 8008966:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800896a:	e7df      	b.n	800892c <__d2b+0x70>
 800896c:	0800924b 	.word	0x0800924b
 8008970:	080092bc 	.word	0x080092bc

08008974 <_calloc_r>:
 8008974:	b513      	push	{r0, r1, r4, lr}
 8008976:	434a      	muls	r2, r1
 8008978:	4611      	mov	r1, r2
 800897a:	9201      	str	r2, [sp, #4]
 800897c:	f7fd fd9a 	bl	80064b4 <_malloc_r>
 8008980:	4604      	mov	r4, r0
 8008982:	b118      	cbz	r0, 800898c <_calloc_r+0x18>
 8008984:	9a01      	ldr	r2, [sp, #4]
 8008986:	2100      	movs	r1, #0
 8008988:	f7fd fd3c 	bl	8006404 <memset>
 800898c:	4620      	mov	r0, r4
 800898e:	b002      	add	sp, #8
 8008990:	bd10      	pop	{r4, pc}

08008992 <__sfputc_r>:
 8008992:	6893      	ldr	r3, [r2, #8]
 8008994:	3b01      	subs	r3, #1
 8008996:	2b00      	cmp	r3, #0
 8008998:	b410      	push	{r4}
 800899a:	6093      	str	r3, [r2, #8]
 800899c:	da08      	bge.n	80089b0 <__sfputc_r+0x1e>
 800899e:	6994      	ldr	r4, [r2, #24]
 80089a0:	42a3      	cmp	r3, r4
 80089a2:	db01      	blt.n	80089a8 <__sfputc_r+0x16>
 80089a4:	290a      	cmp	r1, #10
 80089a6:	d103      	bne.n	80089b0 <__sfputc_r+0x1e>
 80089a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80089ac:	f7fe bafa 	b.w	8006fa4 <__swbuf_r>
 80089b0:	6813      	ldr	r3, [r2, #0]
 80089b2:	1c58      	adds	r0, r3, #1
 80089b4:	6010      	str	r0, [r2, #0]
 80089b6:	7019      	strb	r1, [r3, #0]
 80089b8:	4608      	mov	r0, r1
 80089ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 80089be:	4770      	bx	lr

080089c0 <__sfputs_r>:
 80089c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089c2:	4606      	mov	r6, r0
 80089c4:	460f      	mov	r7, r1
 80089c6:	4614      	mov	r4, r2
 80089c8:	18d5      	adds	r5, r2, r3
 80089ca:	42ac      	cmp	r4, r5
 80089cc:	d101      	bne.n	80089d2 <__sfputs_r+0x12>
 80089ce:	2000      	movs	r0, #0
 80089d0:	e007      	b.n	80089e2 <__sfputs_r+0x22>
 80089d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089d6:	463a      	mov	r2, r7
 80089d8:	4630      	mov	r0, r6
 80089da:	f7ff ffda 	bl	8008992 <__sfputc_r>
 80089de:	1c43      	adds	r3, r0, #1
 80089e0:	d1f3      	bne.n	80089ca <__sfputs_r+0xa>
 80089e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080089e4 <_vfiprintf_r>:
 80089e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089e8:	460d      	mov	r5, r1
 80089ea:	b09d      	sub	sp, #116	; 0x74
 80089ec:	4614      	mov	r4, r2
 80089ee:	4698      	mov	r8, r3
 80089f0:	4606      	mov	r6, r0
 80089f2:	b118      	cbz	r0, 80089fc <_vfiprintf_r+0x18>
 80089f4:	6983      	ldr	r3, [r0, #24]
 80089f6:	b90b      	cbnz	r3, 80089fc <_vfiprintf_r+0x18>
 80089f8:	f7ff fb28 	bl	800804c <__sinit>
 80089fc:	4b89      	ldr	r3, [pc, #548]	; (8008c24 <_vfiprintf_r+0x240>)
 80089fe:	429d      	cmp	r5, r3
 8008a00:	d11b      	bne.n	8008a3a <_vfiprintf_r+0x56>
 8008a02:	6875      	ldr	r5, [r6, #4]
 8008a04:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008a06:	07d9      	lsls	r1, r3, #31
 8008a08:	d405      	bmi.n	8008a16 <_vfiprintf_r+0x32>
 8008a0a:	89ab      	ldrh	r3, [r5, #12]
 8008a0c:	059a      	lsls	r2, r3, #22
 8008a0e:	d402      	bmi.n	8008a16 <_vfiprintf_r+0x32>
 8008a10:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008a12:	f7ff fbbe 	bl	8008192 <__retarget_lock_acquire_recursive>
 8008a16:	89ab      	ldrh	r3, [r5, #12]
 8008a18:	071b      	lsls	r3, r3, #28
 8008a1a:	d501      	bpl.n	8008a20 <_vfiprintf_r+0x3c>
 8008a1c:	692b      	ldr	r3, [r5, #16]
 8008a1e:	b9eb      	cbnz	r3, 8008a5c <_vfiprintf_r+0x78>
 8008a20:	4629      	mov	r1, r5
 8008a22:	4630      	mov	r0, r6
 8008a24:	f7fe fb10 	bl	8007048 <__swsetup_r>
 8008a28:	b1c0      	cbz	r0, 8008a5c <_vfiprintf_r+0x78>
 8008a2a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008a2c:	07dc      	lsls	r4, r3, #31
 8008a2e:	d50e      	bpl.n	8008a4e <_vfiprintf_r+0x6a>
 8008a30:	f04f 30ff 	mov.w	r0, #4294967295
 8008a34:	b01d      	add	sp, #116	; 0x74
 8008a36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a3a:	4b7b      	ldr	r3, [pc, #492]	; (8008c28 <_vfiprintf_r+0x244>)
 8008a3c:	429d      	cmp	r5, r3
 8008a3e:	d101      	bne.n	8008a44 <_vfiprintf_r+0x60>
 8008a40:	68b5      	ldr	r5, [r6, #8]
 8008a42:	e7df      	b.n	8008a04 <_vfiprintf_r+0x20>
 8008a44:	4b79      	ldr	r3, [pc, #484]	; (8008c2c <_vfiprintf_r+0x248>)
 8008a46:	429d      	cmp	r5, r3
 8008a48:	bf08      	it	eq
 8008a4a:	68f5      	ldreq	r5, [r6, #12]
 8008a4c:	e7da      	b.n	8008a04 <_vfiprintf_r+0x20>
 8008a4e:	89ab      	ldrh	r3, [r5, #12]
 8008a50:	0598      	lsls	r0, r3, #22
 8008a52:	d4ed      	bmi.n	8008a30 <_vfiprintf_r+0x4c>
 8008a54:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008a56:	f7ff fb9d 	bl	8008194 <__retarget_lock_release_recursive>
 8008a5a:	e7e9      	b.n	8008a30 <_vfiprintf_r+0x4c>
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	9309      	str	r3, [sp, #36]	; 0x24
 8008a60:	2320      	movs	r3, #32
 8008a62:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008a66:	f8cd 800c 	str.w	r8, [sp, #12]
 8008a6a:	2330      	movs	r3, #48	; 0x30
 8008a6c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008c30 <_vfiprintf_r+0x24c>
 8008a70:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008a74:	f04f 0901 	mov.w	r9, #1
 8008a78:	4623      	mov	r3, r4
 8008a7a:	469a      	mov	sl, r3
 8008a7c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a80:	b10a      	cbz	r2, 8008a86 <_vfiprintf_r+0xa2>
 8008a82:	2a25      	cmp	r2, #37	; 0x25
 8008a84:	d1f9      	bne.n	8008a7a <_vfiprintf_r+0x96>
 8008a86:	ebba 0b04 	subs.w	fp, sl, r4
 8008a8a:	d00b      	beq.n	8008aa4 <_vfiprintf_r+0xc0>
 8008a8c:	465b      	mov	r3, fp
 8008a8e:	4622      	mov	r2, r4
 8008a90:	4629      	mov	r1, r5
 8008a92:	4630      	mov	r0, r6
 8008a94:	f7ff ff94 	bl	80089c0 <__sfputs_r>
 8008a98:	3001      	adds	r0, #1
 8008a9a:	f000 80aa 	beq.w	8008bf2 <_vfiprintf_r+0x20e>
 8008a9e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008aa0:	445a      	add	r2, fp
 8008aa2:	9209      	str	r2, [sp, #36]	; 0x24
 8008aa4:	f89a 3000 	ldrb.w	r3, [sl]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	f000 80a2 	beq.w	8008bf2 <_vfiprintf_r+0x20e>
 8008aae:	2300      	movs	r3, #0
 8008ab0:	f04f 32ff 	mov.w	r2, #4294967295
 8008ab4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008ab8:	f10a 0a01 	add.w	sl, sl, #1
 8008abc:	9304      	str	r3, [sp, #16]
 8008abe:	9307      	str	r3, [sp, #28]
 8008ac0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008ac4:	931a      	str	r3, [sp, #104]	; 0x68
 8008ac6:	4654      	mov	r4, sl
 8008ac8:	2205      	movs	r2, #5
 8008aca:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ace:	4858      	ldr	r0, [pc, #352]	; (8008c30 <_vfiprintf_r+0x24c>)
 8008ad0:	f7f7 fbae 	bl	8000230 <memchr>
 8008ad4:	9a04      	ldr	r2, [sp, #16]
 8008ad6:	b9d8      	cbnz	r0, 8008b10 <_vfiprintf_r+0x12c>
 8008ad8:	06d1      	lsls	r1, r2, #27
 8008ada:	bf44      	itt	mi
 8008adc:	2320      	movmi	r3, #32
 8008ade:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008ae2:	0713      	lsls	r3, r2, #28
 8008ae4:	bf44      	itt	mi
 8008ae6:	232b      	movmi	r3, #43	; 0x2b
 8008ae8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008aec:	f89a 3000 	ldrb.w	r3, [sl]
 8008af0:	2b2a      	cmp	r3, #42	; 0x2a
 8008af2:	d015      	beq.n	8008b20 <_vfiprintf_r+0x13c>
 8008af4:	9a07      	ldr	r2, [sp, #28]
 8008af6:	4654      	mov	r4, sl
 8008af8:	2000      	movs	r0, #0
 8008afa:	f04f 0c0a 	mov.w	ip, #10
 8008afe:	4621      	mov	r1, r4
 8008b00:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008b04:	3b30      	subs	r3, #48	; 0x30
 8008b06:	2b09      	cmp	r3, #9
 8008b08:	d94e      	bls.n	8008ba8 <_vfiprintf_r+0x1c4>
 8008b0a:	b1b0      	cbz	r0, 8008b3a <_vfiprintf_r+0x156>
 8008b0c:	9207      	str	r2, [sp, #28]
 8008b0e:	e014      	b.n	8008b3a <_vfiprintf_r+0x156>
 8008b10:	eba0 0308 	sub.w	r3, r0, r8
 8008b14:	fa09 f303 	lsl.w	r3, r9, r3
 8008b18:	4313      	orrs	r3, r2
 8008b1a:	9304      	str	r3, [sp, #16]
 8008b1c:	46a2      	mov	sl, r4
 8008b1e:	e7d2      	b.n	8008ac6 <_vfiprintf_r+0xe2>
 8008b20:	9b03      	ldr	r3, [sp, #12]
 8008b22:	1d19      	adds	r1, r3, #4
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	9103      	str	r1, [sp, #12]
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	bfbb      	ittet	lt
 8008b2c:	425b      	neglt	r3, r3
 8008b2e:	f042 0202 	orrlt.w	r2, r2, #2
 8008b32:	9307      	strge	r3, [sp, #28]
 8008b34:	9307      	strlt	r3, [sp, #28]
 8008b36:	bfb8      	it	lt
 8008b38:	9204      	strlt	r2, [sp, #16]
 8008b3a:	7823      	ldrb	r3, [r4, #0]
 8008b3c:	2b2e      	cmp	r3, #46	; 0x2e
 8008b3e:	d10c      	bne.n	8008b5a <_vfiprintf_r+0x176>
 8008b40:	7863      	ldrb	r3, [r4, #1]
 8008b42:	2b2a      	cmp	r3, #42	; 0x2a
 8008b44:	d135      	bne.n	8008bb2 <_vfiprintf_r+0x1ce>
 8008b46:	9b03      	ldr	r3, [sp, #12]
 8008b48:	1d1a      	adds	r2, r3, #4
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	9203      	str	r2, [sp, #12]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	bfb8      	it	lt
 8008b52:	f04f 33ff 	movlt.w	r3, #4294967295
 8008b56:	3402      	adds	r4, #2
 8008b58:	9305      	str	r3, [sp, #20]
 8008b5a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008c40 <_vfiprintf_r+0x25c>
 8008b5e:	7821      	ldrb	r1, [r4, #0]
 8008b60:	2203      	movs	r2, #3
 8008b62:	4650      	mov	r0, sl
 8008b64:	f7f7 fb64 	bl	8000230 <memchr>
 8008b68:	b140      	cbz	r0, 8008b7c <_vfiprintf_r+0x198>
 8008b6a:	2340      	movs	r3, #64	; 0x40
 8008b6c:	eba0 000a 	sub.w	r0, r0, sl
 8008b70:	fa03 f000 	lsl.w	r0, r3, r0
 8008b74:	9b04      	ldr	r3, [sp, #16]
 8008b76:	4303      	orrs	r3, r0
 8008b78:	3401      	adds	r4, #1
 8008b7a:	9304      	str	r3, [sp, #16]
 8008b7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b80:	482c      	ldr	r0, [pc, #176]	; (8008c34 <_vfiprintf_r+0x250>)
 8008b82:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008b86:	2206      	movs	r2, #6
 8008b88:	f7f7 fb52 	bl	8000230 <memchr>
 8008b8c:	2800      	cmp	r0, #0
 8008b8e:	d03f      	beq.n	8008c10 <_vfiprintf_r+0x22c>
 8008b90:	4b29      	ldr	r3, [pc, #164]	; (8008c38 <_vfiprintf_r+0x254>)
 8008b92:	bb1b      	cbnz	r3, 8008bdc <_vfiprintf_r+0x1f8>
 8008b94:	9b03      	ldr	r3, [sp, #12]
 8008b96:	3307      	adds	r3, #7
 8008b98:	f023 0307 	bic.w	r3, r3, #7
 8008b9c:	3308      	adds	r3, #8
 8008b9e:	9303      	str	r3, [sp, #12]
 8008ba0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ba2:	443b      	add	r3, r7
 8008ba4:	9309      	str	r3, [sp, #36]	; 0x24
 8008ba6:	e767      	b.n	8008a78 <_vfiprintf_r+0x94>
 8008ba8:	fb0c 3202 	mla	r2, ip, r2, r3
 8008bac:	460c      	mov	r4, r1
 8008bae:	2001      	movs	r0, #1
 8008bb0:	e7a5      	b.n	8008afe <_vfiprintf_r+0x11a>
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	3401      	adds	r4, #1
 8008bb6:	9305      	str	r3, [sp, #20]
 8008bb8:	4619      	mov	r1, r3
 8008bba:	f04f 0c0a 	mov.w	ip, #10
 8008bbe:	4620      	mov	r0, r4
 8008bc0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008bc4:	3a30      	subs	r2, #48	; 0x30
 8008bc6:	2a09      	cmp	r2, #9
 8008bc8:	d903      	bls.n	8008bd2 <_vfiprintf_r+0x1ee>
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d0c5      	beq.n	8008b5a <_vfiprintf_r+0x176>
 8008bce:	9105      	str	r1, [sp, #20]
 8008bd0:	e7c3      	b.n	8008b5a <_vfiprintf_r+0x176>
 8008bd2:	fb0c 2101 	mla	r1, ip, r1, r2
 8008bd6:	4604      	mov	r4, r0
 8008bd8:	2301      	movs	r3, #1
 8008bda:	e7f0      	b.n	8008bbe <_vfiprintf_r+0x1da>
 8008bdc:	ab03      	add	r3, sp, #12
 8008bde:	9300      	str	r3, [sp, #0]
 8008be0:	462a      	mov	r2, r5
 8008be2:	4b16      	ldr	r3, [pc, #88]	; (8008c3c <_vfiprintf_r+0x258>)
 8008be4:	a904      	add	r1, sp, #16
 8008be6:	4630      	mov	r0, r6
 8008be8:	f7fd fd5e 	bl	80066a8 <_printf_float>
 8008bec:	4607      	mov	r7, r0
 8008bee:	1c78      	adds	r0, r7, #1
 8008bf0:	d1d6      	bne.n	8008ba0 <_vfiprintf_r+0x1bc>
 8008bf2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008bf4:	07d9      	lsls	r1, r3, #31
 8008bf6:	d405      	bmi.n	8008c04 <_vfiprintf_r+0x220>
 8008bf8:	89ab      	ldrh	r3, [r5, #12]
 8008bfa:	059a      	lsls	r2, r3, #22
 8008bfc:	d402      	bmi.n	8008c04 <_vfiprintf_r+0x220>
 8008bfe:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008c00:	f7ff fac8 	bl	8008194 <__retarget_lock_release_recursive>
 8008c04:	89ab      	ldrh	r3, [r5, #12]
 8008c06:	065b      	lsls	r3, r3, #25
 8008c08:	f53f af12 	bmi.w	8008a30 <_vfiprintf_r+0x4c>
 8008c0c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008c0e:	e711      	b.n	8008a34 <_vfiprintf_r+0x50>
 8008c10:	ab03      	add	r3, sp, #12
 8008c12:	9300      	str	r3, [sp, #0]
 8008c14:	462a      	mov	r2, r5
 8008c16:	4b09      	ldr	r3, [pc, #36]	; (8008c3c <_vfiprintf_r+0x258>)
 8008c18:	a904      	add	r1, sp, #16
 8008c1a:	4630      	mov	r0, r6
 8008c1c:	f7fd ffe8 	bl	8006bf0 <_printf_i>
 8008c20:	e7e4      	b.n	8008bec <_vfiprintf_r+0x208>
 8008c22:	bf00      	nop
 8008c24:	0800927c 	.word	0x0800927c
 8008c28:	0800929c 	.word	0x0800929c
 8008c2c:	0800925c 	.word	0x0800925c
 8008c30:	0800941c 	.word	0x0800941c
 8008c34:	08009426 	.word	0x08009426
 8008c38:	080066a9 	.word	0x080066a9
 8008c3c:	080089c1 	.word	0x080089c1
 8008c40:	08009422 	.word	0x08009422

08008c44 <_putc_r>:
 8008c44:	b570      	push	{r4, r5, r6, lr}
 8008c46:	460d      	mov	r5, r1
 8008c48:	4614      	mov	r4, r2
 8008c4a:	4606      	mov	r6, r0
 8008c4c:	b118      	cbz	r0, 8008c56 <_putc_r+0x12>
 8008c4e:	6983      	ldr	r3, [r0, #24]
 8008c50:	b90b      	cbnz	r3, 8008c56 <_putc_r+0x12>
 8008c52:	f7ff f9fb 	bl	800804c <__sinit>
 8008c56:	4b1c      	ldr	r3, [pc, #112]	; (8008cc8 <_putc_r+0x84>)
 8008c58:	429c      	cmp	r4, r3
 8008c5a:	d124      	bne.n	8008ca6 <_putc_r+0x62>
 8008c5c:	6874      	ldr	r4, [r6, #4]
 8008c5e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008c60:	07d8      	lsls	r0, r3, #31
 8008c62:	d405      	bmi.n	8008c70 <_putc_r+0x2c>
 8008c64:	89a3      	ldrh	r3, [r4, #12]
 8008c66:	0599      	lsls	r1, r3, #22
 8008c68:	d402      	bmi.n	8008c70 <_putc_r+0x2c>
 8008c6a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008c6c:	f7ff fa91 	bl	8008192 <__retarget_lock_acquire_recursive>
 8008c70:	68a3      	ldr	r3, [r4, #8]
 8008c72:	3b01      	subs	r3, #1
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	60a3      	str	r3, [r4, #8]
 8008c78:	da05      	bge.n	8008c86 <_putc_r+0x42>
 8008c7a:	69a2      	ldr	r2, [r4, #24]
 8008c7c:	4293      	cmp	r3, r2
 8008c7e:	db1c      	blt.n	8008cba <_putc_r+0x76>
 8008c80:	b2eb      	uxtb	r3, r5
 8008c82:	2b0a      	cmp	r3, #10
 8008c84:	d019      	beq.n	8008cba <_putc_r+0x76>
 8008c86:	6823      	ldr	r3, [r4, #0]
 8008c88:	1c5a      	adds	r2, r3, #1
 8008c8a:	6022      	str	r2, [r4, #0]
 8008c8c:	701d      	strb	r5, [r3, #0]
 8008c8e:	b2ed      	uxtb	r5, r5
 8008c90:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008c92:	07da      	lsls	r2, r3, #31
 8008c94:	d405      	bmi.n	8008ca2 <_putc_r+0x5e>
 8008c96:	89a3      	ldrh	r3, [r4, #12]
 8008c98:	059b      	lsls	r3, r3, #22
 8008c9a:	d402      	bmi.n	8008ca2 <_putc_r+0x5e>
 8008c9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008c9e:	f7ff fa79 	bl	8008194 <__retarget_lock_release_recursive>
 8008ca2:	4628      	mov	r0, r5
 8008ca4:	bd70      	pop	{r4, r5, r6, pc}
 8008ca6:	4b09      	ldr	r3, [pc, #36]	; (8008ccc <_putc_r+0x88>)
 8008ca8:	429c      	cmp	r4, r3
 8008caa:	d101      	bne.n	8008cb0 <_putc_r+0x6c>
 8008cac:	68b4      	ldr	r4, [r6, #8]
 8008cae:	e7d6      	b.n	8008c5e <_putc_r+0x1a>
 8008cb0:	4b07      	ldr	r3, [pc, #28]	; (8008cd0 <_putc_r+0x8c>)
 8008cb2:	429c      	cmp	r4, r3
 8008cb4:	bf08      	it	eq
 8008cb6:	68f4      	ldreq	r4, [r6, #12]
 8008cb8:	e7d1      	b.n	8008c5e <_putc_r+0x1a>
 8008cba:	4629      	mov	r1, r5
 8008cbc:	4622      	mov	r2, r4
 8008cbe:	4630      	mov	r0, r6
 8008cc0:	f7fe f970 	bl	8006fa4 <__swbuf_r>
 8008cc4:	4605      	mov	r5, r0
 8008cc6:	e7e3      	b.n	8008c90 <_putc_r+0x4c>
 8008cc8:	0800927c 	.word	0x0800927c
 8008ccc:	0800929c 	.word	0x0800929c
 8008cd0:	0800925c 	.word	0x0800925c

08008cd4 <__sread>:
 8008cd4:	b510      	push	{r4, lr}
 8008cd6:	460c      	mov	r4, r1
 8008cd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008cdc:	f000 f8d6 	bl	8008e8c <_read_r>
 8008ce0:	2800      	cmp	r0, #0
 8008ce2:	bfab      	itete	ge
 8008ce4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008ce6:	89a3      	ldrhlt	r3, [r4, #12]
 8008ce8:	181b      	addge	r3, r3, r0
 8008cea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008cee:	bfac      	ite	ge
 8008cf0:	6563      	strge	r3, [r4, #84]	; 0x54
 8008cf2:	81a3      	strhlt	r3, [r4, #12]
 8008cf4:	bd10      	pop	{r4, pc}

08008cf6 <__swrite>:
 8008cf6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008cfa:	461f      	mov	r7, r3
 8008cfc:	898b      	ldrh	r3, [r1, #12]
 8008cfe:	05db      	lsls	r3, r3, #23
 8008d00:	4605      	mov	r5, r0
 8008d02:	460c      	mov	r4, r1
 8008d04:	4616      	mov	r6, r2
 8008d06:	d505      	bpl.n	8008d14 <__swrite+0x1e>
 8008d08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d0c:	2302      	movs	r3, #2
 8008d0e:	2200      	movs	r2, #0
 8008d10:	f000 f898 	bl	8008e44 <_lseek_r>
 8008d14:	89a3      	ldrh	r3, [r4, #12]
 8008d16:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008d1a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008d1e:	81a3      	strh	r3, [r4, #12]
 8008d20:	4632      	mov	r2, r6
 8008d22:	463b      	mov	r3, r7
 8008d24:	4628      	mov	r0, r5
 8008d26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008d2a:	f000 b817 	b.w	8008d5c <_write_r>

08008d2e <__sseek>:
 8008d2e:	b510      	push	{r4, lr}
 8008d30:	460c      	mov	r4, r1
 8008d32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d36:	f000 f885 	bl	8008e44 <_lseek_r>
 8008d3a:	1c43      	adds	r3, r0, #1
 8008d3c:	89a3      	ldrh	r3, [r4, #12]
 8008d3e:	bf15      	itete	ne
 8008d40:	6560      	strne	r0, [r4, #84]	; 0x54
 8008d42:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008d46:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008d4a:	81a3      	strheq	r3, [r4, #12]
 8008d4c:	bf18      	it	ne
 8008d4e:	81a3      	strhne	r3, [r4, #12]
 8008d50:	bd10      	pop	{r4, pc}

08008d52 <__sclose>:
 8008d52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d56:	f000 b831 	b.w	8008dbc <_close_r>
	...

08008d5c <_write_r>:
 8008d5c:	b538      	push	{r3, r4, r5, lr}
 8008d5e:	4d07      	ldr	r5, [pc, #28]	; (8008d7c <_write_r+0x20>)
 8008d60:	4604      	mov	r4, r0
 8008d62:	4608      	mov	r0, r1
 8008d64:	4611      	mov	r1, r2
 8008d66:	2200      	movs	r2, #0
 8008d68:	602a      	str	r2, [r5, #0]
 8008d6a:	461a      	mov	r2, r3
 8008d6c:	f7f8 fc9e 	bl	80016ac <_write>
 8008d70:	1c43      	adds	r3, r0, #1
 8008d72:	d102      	bne.n	8008d7a <_write_r+0x1e>
 8008d74:	682b      	ldr	r3, [r5, #0]
 8008d76:	b103      	cbz	r3, 8008d7a <_write_r+0x1e>
 8008d78:	6023      	str	r3, [r4, #0]
 8008d7a:	bd38      	pop	{r3, r4, r5, pc}
 8008d7c:	20000a78 	.word	0x20000a78

08008d80 <__assert_func>:
 8008d80:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008d82:	4614      	mov	r4, r2
 8008d84:	461a      	mov	r2, r3
 8008d86:	4b09      	ldr	r3, [pc, #36]	; (8008dac <__assert_func+0x2c>)
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	4605      	mov	r5, r0
 8008d8c:	68d8      	ldr	r0, [r3, #12]
 8008d8e:	b14c      	cbz	r4, 8008da4 <__assert_func+0x24>
 8008d90:	4b07      	ldr	r3, [pc, #28]	; (8008db0 <__assert_func+0x30>)
 8008d92:	9100      	str	r1, [sp, #0]
 8008d94:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008d98:	4906      	ldr	r1, [pc, #24]	; (8008db4 <__assert_func+0x34>)
 8008d9a:	462b      	mov	r3, r5
 8008d9c:	f000 f81e 	bl	8008ddc <fiprintf>
 8008da0:	f000 f893 	bl	8008eca <abort>
 8008da4:	4b04      	ldr	r3, [pc, #16]	; (8008db8 <__assert_func+0x38>)
 8008da6:	461c      	mov	r4, r3
 8008da8:	e7f3      	b.n	8008d92 <__assert_func+0x12>
 8008daa:	bf00      	nop
 8008dac:	20000278 	.word	0x20000278
 8008db0:	0800942d 	.word	0x0800942d
 8008db4:	0800943a 	.word	0x0800943a
 8008db8:	08009468 	.word	0x08009468

08008dbc <_close_r>:
 8008dbc:	b538      	push	{r3, r4, r5, lr}
 8008dbe:	4d06      	ldr	r5, [pc, #24]	; (8008dd8 <_close_r+0x1c>)
 8008dc0:	2300      	movs	r3, #0
 8008dc2:	4604      	mov	r4, r0
 8008dc4:	4608      	mov	r0, r1
 8008dc6:	602b      	str	r3, [r5, #0]
 8008dc8:	f7f9 f923 	bl	8002012 <_close>
 8008dcc:	1c43      	adds	r3, r0, #1
 8008dce:	d102      	bne.n	8008dd6 <_close_r+0x1a>
 8008dd0:	682b      	ldr	r3, [r5, #0]
 8008dd2:	b103      	cbz	r3, 8008dd6 <_close_r+0x1a>
 8008dd4:	6023      	str	r3, [r4, #0]
 8008dd6:	bd38      	pop	{r3, r4, r5, pc}
 8008dd8:	20000a78 	.word	0x20000a78

08008ddc <fiprintf>:
 8008ddc:	b40e      	push	{r1, r2, r3}
 8008dde:	b503      	push	{r0, r1, lr}
 8008de0:	4601      	mov	r1, r0
 8008de2:	ab03      	add	r3, sp, #12
 8008de4:	4805      	ldr	r0, [pc, #20]	; (8008dfc <fiprintf+0x20>)
 8008de6:	f853 2b04 	ldr.w	r2, [r3], #4
 8008dea:	6800      	ldr	r0, [r0, #0]
 8008dec:	9301      	str	r3, [sp, #4]
 8008dee:	f7ff fdf9 	bl	80089e4 <_vfiprintf_r>
 8008df2:	b002      	add	sp, #8
 8008df4:	f85d eb04 	ldr.w	lr, [sp], #4
 8008df8:	b003      	add	sp, #12
 8008dfa:	4770      	bx	lr
 8008dfc:	20000278 	.word	0x20000278

08008e00 <_fstat_r>:
 8008e00:	b538      	push	{r3, r4, r5, lr}
 8008e02:	4d07      	ldr	r5, [pc, #28]	; (8008e20 <_fstat_r+0x20>)
 8008e04:	2300      	movs	r3, #0
 8008e06:	4604      	mov	r4, r0
 8008e08:	4608      	mov	r0, r1
 8008e0a:	4611      	mov	r1, r2
 8008e0c:	602b      	str	r3, [r5, #0]
 8008e0e:	f7f9 f90c 	bl	800202a <_fstat>
 8008e12:	1c43      	adds	r3, r0, #1
 8008e14:	d102      	bne.n	8008e1c <_fstat_r+0x1c>
 8008e16:	682b      	ldr	r3, [r5, #0]
 8008e18:	b103      	cbz	r3, 8008e1c <_fstat_r+0x1c>
 8008e1a:	6023      	str	r3, [r4, #0]
 8008e1c:	bd38      	pop	{r3, r4, r5, pc}
 8008e1e:	bf00      	nop
 8008e20:	20000a78 	.word	0x20000a78

08008e24 <_isatty_r>:
 8008e24:	b538      	push	{r3, r4, r5, lr}
 8008e26:	4d06      	ldr	r5, [pc, #24]	; (8008e40 <_isatty_r+0x1c>)
 8008e28:	2300      	movs	r3, #0
 8008e2a:	4604      	mov	r4, r0
 8008e2c:	4608      	mov	r0, r1
 8008e2e:	602b      	str	r3, [r5, #0]
 8008e30:	f7f9 f90b 	bl	800204a <_isatty>
 8008e34:	1c43      	adds	r3, r0, #1
 8008e36:	d102      	bne.n	8008e3e <_isatty_r+0x1a>
 8008e38:	682b      	ldr	r3, [r5, #0]
 8008e3a:	b103      	cbz	r3, 8008e3e <_isatty_r+0x1a>
 8008e3c:	6023      	str	r3, [r4, #0]
 8008e3e:	bd38      	pop	{r3, r4, r5, pc}
 8008e40:	20000a78 	.word	0x20000a78

08008e44 <_lseek_r>:
 8008e44:	b538      	push	{r3, r4, r5, lr}
 8008e46:	4d07      	ldr	r5, [pc, #28]	; (8008e64 <_lseek_r+0x20>)
 8008e48:	4604      	mov	r4, r0
 8008e4a:	4608      	mov	r0, r1
 8008e4c:	4611      	mov	r1, r2
 8008e4e:	2200      	movs	r2, #0
 8008e50:	602a      	str	r2, [r5, #0]
 8008e52:	461a      	mov	r2, r3
 8008e54:	f7f9 f904 	bl	8002060 <_lseek>
 8008e58:	1c43      	adds	r3, r0, #1
 8008e5a:	d102      	bne.n	8008e62 <_lseek_r+0x1e>
 8008e5c:	682b      	ldr	r3, [r5, #0]
 8008e5e:	b103      	cbz	r3, 8008e62 <_lseek_r+0x1e>
 8008e60:	6023      	str	r3, [r4, #0]
 8008e62:	bd38      	pop	{r3, r4, r5, pc}
 8008e64:	20000a78 	.word	0x20000a78

08008e68 <__ascii_mbtowc>:
 8008e68:	b082      	sub	sp, #8
 8008e6a:	b901      	cbnz	r1, 8008e6e <__ascii_mbtowc+0x6>
 8008e6c:	a901      	add	r1, sp, #4
 8008e6e:	b142      	cbz	r2, 8008e82 <__ascii_mbtowc+0x1a>
 8008e70:	b14b      	cbz	r3, 8008e86 <__ascii_mbtowc+0x1e>
 8008e72:	7813      	ldrb	r3, [r2, #0]
 8008e74:	600b      	str	r3, [r1, #0]
 8008e76:	7812      	ldrb	r2, [r2, #0]
 8008e78:	1e10      	subs	r0, r2, #0
 8008e7a:	bf18      	it	ne
 8008e7c:	2001      	movne	r0, #1
 8008e7e:	b002      	add	sp, #8
 8008e80:	4770      	bx	lr
 8008e82:	4610      	mov	r0, r2
 8008e84:	e7fb      	b.n	8008e7e <__ascii_mbtowc+0x16>
 8008e86:	f06f 0001 	mvn.w	r0, #1
 8008e8a:	e7f8      	b.n	8008e7e <__ascii_mbtowc+0x16>

08008e8c <_read_r>:
 8008e8c:	b538      	push	{r3, r4, r5, lr}
 8008e8e:	4d07      	ldr	r5, [pc, #28]	; (8008eac <_read_r+0x20>)
 8008e90:	4604      	mov	r4, r0
 8008e92:	4608      	mov	r0, r1
 8008e94:	4611      	mov	r1, r2
 8008e96:	2200      	movs	r2, #0
 8008e98:	602a      	str	r2, [r5, #0]
 8008e9a:	461a      	mov	r2, r3
 8008e9c:	f7f9 f89c 	bl	8001fd8 <_read>
 8008ea0:	1c43      	adds	r3, r0, #1
 8008ea2:	d102      	bne.n	8008eaa <_read_r+0x1e>
 8008ea4:	682b      	ldr	r3, [r5, #0]
 8008ea6:	b103      	cbz	r3, 8008eaa <_read_r+0x1e>
 8008ea8:	6023      	str	r3, [r4, #0]
 8008eaa:	bd38      	pop	{r3, r4, r5, pc}
 8008eac:	20000a78 	.word	0x20000a78

08008eb0 <__ascii_wctomb>:
 8008eb0:	b149      	cbz	r1, 8008ec6 <__ascii_wctomb+0x16>
 8008eb2:	2aff      	cmp	r2, #255	; 0xff
 8008eb4:	bf85      	ittet	hi
 8008eb6:	238a      	movhi	r3, #138	; 0x8a
 8008eb8:	6003      	strhi	r3, [r0, #0]
 8008eba:	700a      	strbls	r2, [r1, #0]
 8008ebc:	f04f 30ff 	movhi.w	r0, #4294967295
 8008ec0:	bf98      	it	ls
 8008ec2:	2001      	movls	r0, #1
 8008ec4:	4770      	bx	lr
 8008ec6:	4608      	mov	r0, r1
 8008ec8:	4770      	bx	lr

08008eca <abort>:
 8008eca:	b508      	push	{r3, lr}
 8008ecc:	2006      	movs	r0, #6
 8008ece:	f000 f82b 	bl	8008f28 <raise>
 8008ed2:	2001      	movs	r0, #1
 8008ed4:	f7f9 f876 	bl	8001fc4 <_exit>

08008ed8 <_raise_r>:
 8008ed8:	291f      	cmp	r1, #31
 8008eda:	b538      	push	{r3, r4, r5, lr}
 8008edc:	4604      	mov	r4, r0
 8008ede:	460d      	mov	r5, r1
 8008ee0:	d904      	bls.n	8008eec <_raise_r+0x14>
 8008ee2:	2316      	movs	r3, #22
 8008ee4:	6003      	str	r3, [r0, #0]
 8008ee6:	f04f 30ff 	mov.w	r0, #4294967295
 8008eea:	bd38      	pop	{r3, r4, r5, pc}
 8008eec:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008eee:	b112      	cbz	r2, 8008ef6 <_raise_r+0x1e>
 8008ef0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008ef4:	b94b      	cbnz	r3, 8008f0a <_raise_r+0x32>
 8008ef6:	4620      	mov	r0, r4
 8008ef8:	f000 f830 	bl	8008f5c <_getpid_r>
 8008efc:	462a      	mov	r2, r5
 8008efe:	4601      	mov	r1, r0
 8008f00:	4620      	mov	r0, r4
 8008f02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f06:	f000 b817 	b.w	8008f38 <_kill_r>
 8008f0a:	2b01      	cmp	r3, #1
 8008f0c:	d00a      	beq.n	8008f24 <_raise_r+0x4c>
 8008f0e:	1c59      	adds	r1, r3, #1
 8008f10:	d103      	bne.n	8008f1a <_raise_r+0x42>
 8008f12:	2316      	movs	r3, #22
 8008f14:	6003      	str	r3, [r0, #0]
 8008f16:	2001      	movs	r0, #1
 8008f18:	e7e7      	b.n	8008eea <_raise_r+0x12>
 8008f1a:	2400      	movs	r4, #0
 8008f1c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008f20:	4628      	mov	r0, r5
 8008f22:	4798      	blx	r3
 8008f24:	2000      	movs	r0, #0
 8008f26:	e7e0      	b.n	8008eea <_raise_r+0x12>

08008f28 <raise>:
 8008f28:	4b02      	ldr	r3, [pc, #8]	; (8008f34 <raise+0xc>)
 8008f2a:	4601      	mov	r1, r0
 8008f2c:	6818      	ldr	r0, [r3, #0]
 8008f2e:	f7ff bfd3 	b.w	8008ed8 <_raise_r>
 8008f32:	bf00      	nop
 8008f34:	20000278 	.word	0x20000278

08008f38 <_kill_r>:
 8008f38:	b538      	push	{r3, r4, r5, lr}
 8008f3a:	4d07      	ldr	r5, [pc, #28]	; (8008f58 <_kill_r+0x20>)
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	4604      	mov	r4, r0
 8008f40:	4608      	mov	r0, r1
 8008f42:	4611      	mov	r1, r2
 8008f44:	602b      	str	r3, [r5, #0]
 8008f46:	f7f9 f82d 	bl	8001fa4 <_kill>
 8008f4a:	1c43      	adds	r3, r0, #1
 8008f4c:	d102      	bne.n	8008f54 <_kill_r+0x1c>
 8008f4e:	682b      	ldr	r3, [r5, #0]
 8008f50:	b103      	cbz	r3, 8008f54 <_kill_r+0x1c>
 8008f52:	6023      	str	r3, [r4, #0]
 8008f54:	bd38      	pop	{r3, r4, r5, pc}
 8008f56:	bf00      	nop
 8008f58:	20000a78 	.word	0x20000a78

08008f5c <_getpid_r>:
 8008f5c:	f7f9 b81a 	b.w	8001f94 <_getpid>

08008f60 <_init>:
 8008f60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f62:	bf00      	nop
 8008f64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f66:	bc08      	pop	{r3}
 8008f68:	469e      	mov	lr, r3
 8008f6a:	4770      	bx	lr

08008f6c <_fini>:
 8008f6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f6e:	bf00      	nop
 8008f70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f72:	bc08      	pop	{r3}
 8008f74:	469e      	mov	lr, r3
 8008f76:	4770      	bx	lr
