/*
This file is part of CCDExamp and ECLSCDLL.

CCDExamp and ECLSCDLL are free software : you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation, either version 3 of the License, or
(at your option) any later version.

CCDExamp and ECLSCDLL are distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.See the
GNU General Public License for more details.

You should have received a copy of the GNU General Public License
along with Foobar.If not, see < http://www.gnu.org/licenses/>.

Copyright 2020 Entwicklungsbuero Stresing (http://www.stresing.de/)
*/

#include "Board.h"

//try different methodes - only one can be TRUE!

//for jungo projects
#define KER_MODE FALSE
#define KERNEL_64BIT	

//jungodriver specific variables
WD_PCI_CARD_INFO deviceInfo[MAXPCIECARDS];
//Buffer of WDC_DMAContigBufLock function = one DMA sub block - will be copied to the big pDMABigBuf later
USHORT* pDMASubBuf[MAXPCIECARDS] = { NULL, NULL, NULL, NULL, NULL };
WD_DMA *pDMASubBufInfos[MAXPCIECARDS] = { NULL, NULL, NULL, NULL, NULL }; //there will be saved the neccesary parameters for the dma buffer
DWORD64 IsrCounter = 0;
BYTE SubBufCounter[MAXPCIECARDS] = { 0, 0, 0, 0, 0 };
DWORD DMA_bufsizeinbytes = 0;
WDC_PCI_SCAN_RESULT scanResult;
//priority globals
ULONG NEWPRICLASS = 0;
ULONG NEWPRILEVEL = 0;
ULONG READTHREADPriority =  15;
ULONG OLDTHREADLEVEL = 0;
ULONG OLDPRICLASS = 0;
HANDLE hPROCESS = 0;
HANDLE hTHREAD = 0;
//general switch to suppress ErrorMsg windows , global in BOARD
BOOL _SHOW_MSG = TRUE;
__int64 TPS = 0;				// ticks per second; is set in InitHRCounter
ULONG NO_TLPS;//0x12; //was 0x11-> x-offset			//0x11=17*128  = 2176 Bytes  = 1088 WORDS
ULONG TLPSIZE = 0x20; //default = 0x20 A.M. Dec'20 //with0x21: crash
ULONG BDATA = 0;
volatile UINT16* pBigBufIndex[MAXPCIECARDS] = { NULL, NULL, NULL, NULL, NULL };

// extern global variables
int newDLL = 0;
UINT8 number_of_boards = 0;
int Nob = 1;
int tmp_Nosbp = 1000;
int* Nospb = &tmp_Nosbp;
ULONG tmp_aCAMCNT[MAXPCIECARDS] = { 1, 1, 1, 1, 1 };	// cameras parallel
ULONG* aCAMCNT = tmp_aCAMCNT;	// cameras parallel
BOOL escape_readffloop = FALSE;
BOOL CONTFFLOOP = FALSE;
UINT32 CONTPAUSE = 1;  // delay between loops in continous mode
UINT16* temp_pBigBufBase[MAXPCIECARDS] = { NULL, NULL, NULL, NULL, NULL };
UINT16** pBigBufBase= temp_pBigBufBase;
ULONG tmp_aPIXEL[MAXPCIECARDS] = { 0, 0, 0, 0, 0 };
ULONG* aPIXEL = tmp_aPIXEL;
BOOL Running = FALSE;
UINT32 BOARD_SEL = 1;

// ***********     functions    ********************** 

/**
\brief Switch on error message boxes. Default is On.
\return none
*/
void ErrMsgBoxOn( void )
{
	_SHOW_MSG = TRUE;
}

/**
\brief Disable error message boxes.
\return none
*/
void ErrMsgBoxOff( void )
{
	_SHOW_MSG = FALSE;
}

/**
\brief Display error message.
\param ErrMsg Message. Buffer size: 100.
\return none
*/
void ErrorMsg( char ErrMsg[100] )
{
	if (_SHOW_MSG)
	{
		if (MessageBox( GetActiveWindow(), ErrMsg, "ERROR", MB_OK | MB_ICONEXCLAMATION ) == IDOK) {};
	}
};

void ValMsg( UINT64 val )
{
	char AString[60];
	if (_SHOW_MSG)
	{
		sprintf_s( AString, 60, "%s%d 0x%I64x", "val= ", val, val );
		if (MessageBox( GetActiveWindow(), AString, "ERROR", MB_OK | MB_ICONEXCLAMATION ) == IDOK) {};
	}
};

/**
\brief Regs des Contig DMA Buf.
*/
void AboutDMARegs( UINT32 drv )
{
	HWND hWnd = GetActiveWindow();
	int j = 0;
#define s_size 1000
	char fn[s_size];
	PUCHAR pmaxaddr = NULL;

	if (!pDMASubBufInfos[drv]) { j = sprintf_s( fn, s_size, " pBufInfo = 0x%p \n", pDMASubBufInfos[drv] ); }
	else
	{
		j = 0;
		if (DMA_SGBUF) 		j = sprintf_s( fn, s_size, " SG version \n\n" );
		if (DMA_CONTIGBUF) 		j = sprintf_s( fn, s_size, " Contig Buf version \n\n" );

		if (j == 0)
		{
			ErrorMsg( "not SG and not Contig" );
			return;
		}
		for (int i = 1; i < 3; i++)
		{
			pmaxaddr = pDMASubBufInfos[i]->pUserAddr;// calc the upper addr
			pmaxaddr += pDMASubBufInfos[i]->dwBytes;
			j += sprintf_s( fn + j, s_size, " pBufInfo = 0x%p \n", pDMASubBufInfos[i] );
			j += sprintf_s( fn + j, s_size, " hDMA = 0x%I32x \n", pDMASubBufInfos[i]->hDma );
			j += sprintf_s( fn + j, s_size, " pUserAddr = 0x%p \n", pDMASubBufInfos[i]->pUserAddr );
			j += sprintf_s( fn + j, s_size, " pMAXUserAddr = 0x%p \n", pmaxaddr );
			j += sprintf_s( fn + j, s_size, " pKernelAddr = 0x%p \n", pDMASubBufInfos[i]->pKernelAddr );
			j += sprintf_s( fn + j, s_size, " dwBytes = 0x%I32x = %d\n", pDMASubBufInfos[i]->dwBytes, pDMASubBufInfos[i]->dwBytes );
			j += sprintf_s( fn + j, s_size, " dwOptions = 0x%I32x \n", pDMASubBufInfos[i]->dwOptions );
			j += sprintf_s( fn + j, s_size, " dwPages = 0x%I32x \n", pDMASubBufInfos[i]->dwPages );
			j += sprintf_s( fn + j, s_size, " hCard = 0x%I32x \n", pDMASubBufInfos[i]->hCard );
			j += sprintf_s( fn + j, s_size, " physAddr(page0) = 0x%p \n", pDMASubBufInfos[i]->Page[0].pPhysicalAddr );
			j += sprintf_s( fn + j, s_size, " MAXphysAddr(page0) = 0x%p \n", pDMASubBufInfos[i]->Page[0].pPhysicalAddr + pDMASubBufInfos[i]->dwBytes );
			j += sprintf_s( fn + j, s_size, " pagesize(page0) = 0x%I32x \n", pDMASubBufInfos[i]->Page[0].dwBytes );
			j += sprintf_s( fn + j, s_size, " physAddr(page1) = 0x%p \n", pDMASubBufInfos[i]->Page[1].pPhysicalAddr );
			j += sprintf_s( fn + j, s_size, " pagesize(page1) = 0x%I32x \n", pDMASubBufInfos[i]->Page[1].dwBytes );
		}
	}
	if (MessageBox( hWnd, fn, " DMA Buf Regs ", MB_OK | MB_ICONEXCLAMATION ) == IDOK) {};

}

void AboutTLPs( UINT32 drvno )
{
	ULONG BData = 0;
	ULONG j = 0;
	char fn[600];
	ULONG actpayload = 0;

	j += sprintf( fn + j, "PAY_LOAD values : 0 = 128 bytes, 1 = 256 bytes, 2 = 512 bytes\n" );
	ReadLongIOPort( drvno, &BData, PCIeAddr_devCap );//0x4c		
	j += sprintf( fn + j, "PAY_LOAD Supported : 0x%x\n", BData & 0x7 );

	//		WriteLongIOPort(DRV,0x2840,0x60);  not working  !! destroys PC? !!
	ReadLongIOPort( drvno, &BData, PCIeAddr_devStatCtrl );
	actpayload = (BData >> 5) & 0x7;
	j += sprintf( fn + j, "PAY_LOAD : 0x%x\n", actpayload );



	ReadLongIOPort( drvno, &BData, PCIeAddr_devStatCtrl );
	j += sprintf( fn + j, "MAX_READ_REQUEST_SIZE : 0x%x\n\n", (BData >> 12) & 0x7 );

	//BData &= 0xFFFF8FFF;//set from 256 to 128 max read request size
	//BData |= 0x00001000;//set from 128 to 256 
	//WriteLongIOPort(DRV, BData, PCIeAddr_devStatCtrl);

	//ReadLongIOPort(DRV, &BData, PCIeAddr_devStatCtrl);
	//j += sprintf(fn + j, "MAX_READ_REQUEST_SIZE after : 0x%x\n\n", (BData >> 12) & 0x7);

	BData = aPIXEL[drvno];
	j += sprintf( fn + j, "pixel: %d \n", BData );

	switch (actpayload)
	{
	case 0: BData = 0x20;		break;
	case 1: BData = 0x40;		break;
	case 2: BData = 0x80;		break;
	case 3: BData = 0x100;		break;
	}

	j += sprintf( fn + j, "TLP_SIZE is: %d DWORDs = %d BYTEs\n", BData, BData * 4 );

	ReadLongDMA( drvno, &BData, DmaAddr_WDMATLPS );
	j += sprintf( fn + j, "TLPS in DMAReg is: %d \n", BData );
	if (LEGACY_202_14_TLPCNT) // A.M. Dec'20
		BData = (aPIXEL[drvno] - 1) / (BData * 2) + 1 + 1;
	else
		BData = (aPIXEL[drvno] - 1) / (BData * 2) + 1;
	j += sprintf( fn + j, "number of TLPs should be: %d\n", BData );
	ReadLongDMA( drvno, &BData, DmaAddr_WDMATLPC );
	j += sprintf( fn + j, "number of TLPs is: %d \n", BData );

	MessageBox( GetActiveWindow(), fn, "DMA transfer payloads", MB_OK | MB_DEFBUTTON2 );

}//AboutTLPs

/**
\brief Read registers of space0. Space0 are the control registers of the PCIe board.
\param drvno PCIe board identifier
\return none
*/
void AboutS0( UINT32 drvno )
{
	#define entries  41		//32 
	int i, j = 0;
	int numberOfBars = 0;
	char fn[entries*40];
	UINT32 S0Data = 0;
	ULONG length = 0;
	HWND hWnd;
	char LUTS0Reg[entries][40] = {
		"DBR \t",
		"CTRLA \t",
		"XCKLL \t",
		"XCKCNTLL",
		"PIXREG \t",
		"FIFOCNT \t",
		"VCLKCTRL",
		"'EBST' \t",
		"SDAT \t",
		"SEC \t",
		"TOR \t",
		"ARREG \t",
		"GIOREG \t",
		"nc\t ",
		"IRQREG \t",
		"PCI board version",
		"R0 PCIEFLAGS",
		"R1 NOS\t",
		"R2 SCANINDEX",
		"R3 DMABUFSIZE",
		"R4 DMASPERINTR",
		"R5 BLOCKS",
		"R6 BLOCKINDEX",
		"R7 CAMCNT",
		"R8 GPX Ctrl",
		"R9 GPX Data",
		"R10 ROI 0 \t",
		"R11 ROI 1 \t",
		"R12 ROI 2\t",
		"R13 XCKDLY",
		"R14 ADSC ",
		"R15 LDSC\t",
		"R16 BTimer",
		"R17 BDAT\t",
		"R18 BEC\t",
		"R19 BFLAGS",
		"R20 TR1\t",
		"R21 TR2\t",
		"R22 TR3\t",
		"R23 TR4\t",
		"R24 TR5\t"
	}; //Look-Up-Table for the S0 Registers

	hWnd = GetActiveWindow();

	j = sprintf( fn, "S0- registers   \n" );

	//Hier werden alle 6 Adressen der BARs in Hex abgefragt
	//WriteLongS0( 1, 0xADDAFEED, 32 );
	for (i = 0; i <= entries-1; i++)
	{
		ReadLongS0( drvno, &S0Data, i * 4 );
		j += sprintf( fn + j, "%s \t: 0x%I32x\n", LUTS0Reg[i], S0Data );
	}

	MessageBox( hWnd, fn, "S0 regs", MB_OK );

	AboutTLPs( drvno );
	return;
}//AboutS0

/**
\return true if driver was found
*/
BOOL CCDDrvInit( void )
{
	//WDC_Err(drvno);
	//depends on os, how big a buffer can be
	BOOL fResult = FALSE;
	char AString[80] = "";
	HANDLE hccddrv = INVALID_HANDLE_VALUE;
	//PWDC_DEVICE pDev = (PWDC_DEVICE)hDev;
	volatile DWORD dwStatus = 0;
	PLSCPCIEJ_DEV_CTX pDevCtx = NULL;

#if KER_MODE
	LSCPCIEJ_DEV_ADDR_DESC devAddrDesc;
#endif

#if defined(WD_DRIVER_NAME_CHANGE)
	/* Set the driver name */

	if (!WD_DriverName( LSCPCIEJ_STRESING_DRIVER_NAME ))
	{
		ErrLog( "Failed to set the driver name for WDC library.\n" );
		return WD_SYSTEM_INTERNAL_ERROR;
	}

#endif

	/* Initialize the LSCPCIEJ library
	dwStatus = LSCPCIEJ_LibInit();
	if (WD_STATUS_SUCCESS != dwStatus)
	{
	LSCPCIEJ_ERR("lscpciej_diag: Failed to initialize the LSCPCIEJ library: %s",
	LSCPCIEJ_GetLastErr());
	return dwStatus;
	}*/

	/* Set WDC library's debug options (default: level TRACE, output to Debug Monitor) */
#if defined(_DEBUG)		
	dwStatus = WDC_SetDebugOptions( WDC_DBG_DEFAULT, NULL );
#else				
	dwStatus = WDC_SetDebugOptions( WDC_DBG_NONE, NULL );
#endif	
	if (WD_STATUS_SUCCESS != dwStatus)
	{
		ErrLog( "Failed to initialize debug options for WDC library.\n"
			"Error 0x%lx - %s\n", dwStatus, Stat2Str( dwStatus ) );
		WDC_Err( "%s", LSCPCIEJ_GetLastErr() );
		ErrorMsg( "Failed to initialize debug options for WDC library.\n"
			"Error 0x%lx - %s\n", dwStatus, Stat2Str( dwStatus ) );
		WDC_DriverClose();
		ErrorMsg( "driver closed.\n" );
		return FALSE;
	}
	//ErrorMsg("CCDDrvInit start of %x \n", drvno);
	/* Open a handle to the driver and initialize the WDC library */

***REMOVED***	if (WD_STATUS_SUCCESS != dwStatus)
	{
		ErrLog( "Failed to initialize the WDC library. Error 0x%lx - %s\n",
			dwStatus, Stat2Str( dwStatus ) );
		//doesnt work at this moment before debugsetup
		WDC_Err( "%s", LSCPCIEJ_GetLastErr() );
		ErrorMsg( "Failed to initialize the WDC library. Maybe the driver was not unloaded correctly.\n" );
		WDC_DriverClose();
		ErrorMsg( "driver closed.\n" );
		return FALSE;
	}


	BZERO( scanResult );
	dwStatus = WDC_PciScanDevices( LSCPCIEJ_DEFAULT_VENDOR_ID, LSCPCIEJ_DEFAULT_DEVICE_ID, &scanResult ); //VendorID, DeviceID
	if (WD_STATUS_SUCCESS != dwStatus)
	{

		ErrLog( "DeviceFind: Failed scanning the PCI bus.\n"
			"Error: 0x%lx - %s\n", dwStatus, Stat2Str( dwStatus ) );
		WDC_Err( "%s", LSCPCIEJ_GetLastErr() );
		ErrorMsg( "Device not found" );
		WDC_DriverClose();
		ErrorMsg( "driver closed.\n" );
		return FALSE;
	}
	number_of_boards = (UINT8) scanResult.dwNumDevices;

	TPS = InitHRCounter();//for ticks function

	return TRUE;	  // no Error, driver found

}; //CCDDrvInit

/**
\brief Frees handle and memory -> exit driver.
\param drvno board number (=1 if one PCI board)
\return none
*/
void CCDDrvExit( UINT32 drvno )
{
	WDC_Err( "drvexit\n" );
	if (WDC_IntIsEnabled( hDev[drvno] ))
	{
		WDC_Err( "cleanup dma\n" );
		CleanupPCIE_DMA( drvno );
	}
	WDC_DriverClose();
	WDC_PciDeviceClose( hDev[drvno] );
	WDC_Err( "Driver closed and PciDeviceClosed \n" );
	//if (ahCCDDRV[drvno]!=INVALID_HANDLE_VALUE)
	//CloseHandle(ahCCDDRV[drvno]);	   // close driver
};

BOOL InitBoard( UINT32 drvno )
{
	if ((drvno < 1) || (drvno > 2)) return FALSE;
	//PWDC_DEVICE pDev = (PWDC_DEVICE)hDev;
	volatile DWORD dwStatus = 0;
	WDC_Err( "Info: scan result: a board found:%lx , dev=%lx, ven=%lx \n",
		scanResult.dwNumDevices, scanResult.deviceId[drvno - 1].dwDeviceId, scanResult.deviceId[drvno - 1].dwVendorId );
	//gives the information received from PciScanDevices to PciGetDeviceInfo
	BZERO( deviceInfo[drvno] );
	memcpy( &deviceInfo[drvno].pciSlot, &scanResult.deviceSlot[drvno - 1], sizeof( deviceInfo[drvno].pciSlot ) );

	/* Retrieve the device's resources information */

	dwStatus = WDC_PciGetDeviceInfo( &deviceInfo[drvno] );
	if (WD_STATUS_SUCCESS != dwStatus)
	{
		ErrLog( "DeviceOpen: Failed retrieving the device's resources information.\n"
			"Error 0x%lx - %s\n", dwStatus, Stat2Str( dwStatus ) );
		WDC_Err( "%s", LSCPCIEJ_GetLastErr() );
		ErrorMsg( "WDC_PciGetDeviceInfo failed" );
		WDC_DriverClose();
		ErrorMsg( "driver closed.\n" );
		return FALSE;
	}

	WDC_Err( "Info: device info: bus:%lx , slot=%lx, func=%lx \n", deviceInfo[drvno].pciSlot.dwBus, deviceInfo[drvno].pciSlot.dwSlot, deviceInfo[drvno].pciSlot.dwFunction );
	WDC_Err( "Info: device info: items:%lx , item[0]=%lx \n", deviceInfo[drvno].Card.dwItems, deviceInfo[drvno].Card.Item[0] );
	
	hDev[drvno] = LSCPCIEJ_DeviceOpen( &deviceInfo[drvno] );
	if (!hDev[drvno])
	{
		printf( "DeviceOpen: Failed opening a handle to the device: %s\n", LSCPCIEJ_GetLastErr() );
		ErrorMsg( "DeviceOpen failed\n" );
		WDC_Err( "DeviceOpen failed %s\n", LSCPCIEJ_GetLastErr() );
		WDC_DriverClose();
		ErrorMsg( "driver closed.\n" );
		return NULL;
	}


	PWDC_DEVICE pDev = ((PWDC_DEVICE)hDev[drvno]);
	WDC_Err( "DRVInit hDev id % x, hDev pci slot %x, hDev pci bus %x, hDev pci function %x, hDevNumAddrSp %x \n"
		, pDev->id, pDev->slot.dwSlot, pDev->slot.dwBus, pDev->slot.dwFunction, pDev->dwNumAddrSpaces );
	/*
	//for testing
	KP_LSCPCIEJ_VERSION Data;
	KP_LSCPCIEJ_VERSION *pData;
	pData = &Data;
	DWORD dwResult;
	PDWORD	pdwResult = &dwResult;

	WDC_CallKerPlug(hDev, KP_LSCPCIEJ_MSG_VERSION, pData, pdwResult);
	if (*pdwResult != KP_LSCPCIEJ_STATUS_OK)
	{
	ErrLog("KP_CALL failed!!!.\n"
	"Error 0x%lx - %s\n", dwStatus, Stat2Str(dwStatus));
	WDC_Err("%s", LSCPCIEJ_GetLastErr());
	return FALSE;
	}
	WDC_Err("KPCALL: Version: %u \n", Data.dwVer);
	*/
	if (!SetupPCIE_DMA( drvno )) ErrorMsg( "Error in SetupPCIE_DMA" );
	return TRUE;

};  // InitBoard

//**************  new for PCIE   *******************************

BOOL SetDMAReg( ULONG Data, ULONG Bitmask, ULONG Address, UINT32 drvno )
{//the bitmask have "1" on the data dates like Bitmask: 1110 Data:1010 
	ULONG OldRegisterValues;
	ULONG NewRegisterValues;
	//read the old Register Values in the DMA Address Reg
	if (!ReadLongDMA( drvno, &OldRegisterValues, Address ))
	{
		ErrLog( "ReadLong DMA Failed in SetDMAReg \n" );
		WDC_Err( "%s", LSCPCIEJ_GetLastErr() );
		return FALSE;
	}
	//save the bits, which shall not changed
	OldRegisterValues = OldRegisterValues & ~Bitmask; //delete the bits, which are "1" in the bitmask
	Data = Data & Bitmask; //to make sure that there are no bits, where the bitmask isnt set

	NewRegisterValues = Data | OldRegisterValues;
	//write the data to the DMA controller
	if (!WriteLongDMA( drvno, NewRegisterValues, Address ))
	{
		ErrLog( "WriteLong DMA Failed in SetDMAReg \n" );
		WDC_Err( "%s", LSCPCIEJ_GetLastErr() );
		return FALSE;
	}
	return TRUE;
}




BOOL SetDMAAddrTlpRegs( UINT64 PhysAddrDMABuf64, ULONG tlpSize, ULONG no_tlps, UINT32 drvno )
{
	UINT64 PhysAddrDMABuf;
	ULONG RegisterValues;
	ULONG wr_addr_64bit_en = 0x1 << 19; //bit 19 is for 64bit enable
	ULONG BitMask;
	//proof the physical address for the max. size of the DMA Controller
	/*this error never happens. I think there is no need for this check
	if (PhysAddrDMABuf64 > 0x3fffffffff){
	ErrLog("Physical DMA buffer address is more than 5bytes: 0x%016x \n",
	PhysAddrDMABuf64);
	WDC_Err("%s", LSCPCIEJ_GetLastErr());
	return FALSE;
	}*/



	//WDMATLPA (Reg name): write the lower part (bit 02:31) of the DMA adress to the DMA controller
	//WDC_Err("64 bit Address 0x%llx\n", PhysAddrDMABuf64);
	RegisterValues = (ULONG)PhysAddrDMABuf64;
	BitMask = 0xFFFFFFFC;
	//WDC_Err("lower part of 64 bit Address 0x%x\n", RegisterValues);
	if (!SetDMAReg( RegisterValues, BitMask, DmaAddr_WDMATLPA, drvno ))
	{
		WDC_Err( "Set the lower part of the DMA Address failed" );
		return FALSE;
	}

	//	ErrorMsg("vor Addr 1te SetDMAReg");  //hier gehts noch

	//WDMATLPS: write the upper part (bit 32:39) of the address	
	PhysAddrDMABuf = ((UINT64)PhysAddrDMABuf64 >> 32);

	//WDC_Err("upper part of 64 bit Address 0x%x\n", PhysAddrDMABuf);
	//PhysAddrDMABuf >> 32;	//shift to the upper part 
	PhysAddrDMABuf = PhysAddrDMABuf << 24;		//shift to prepare for the Register
	BitMask = 0xFF081FFF;
	RegisterValues = (ULONG)PhysAddrDMABuf;
	RegisterValues |= tlpSize;

	//64bit address enable
	if (DMA_64BIT_EN)
	{
		RegisterValues |= wr_addr_64bit_en;
	}

	if (!SetDMAReg( RegisterValues, BitMask, DmaAddr_WDMATLPS, drvno ))
	{
		WDC_Err( "Set the upper part of the DMA Address and the TLPsize failed" );
		return FALSE;
	}


	//WDMATLPC: Set the number of DMA transfer count
	BitMask = 0xFFFF;
	if (!SetDMAReg( no_tlps, BitMask, DmaAddr_WDMATLPC, drvno ))
	{
		WDC_Err( "Set the number of DMA transfer count failed" );
		return FALSE;
	}
	return TRUE;
}//SetDMAAddrTlpRegs

BOOL SetDMAAddrTlp( UINT32 drvno )
{
	WD_DMA **ppDma = &pDMASubBufInfos[drvno];
	UINT64 PhysAddrDMABuf64;
	ULONG BitMask;
	//ULONG BData = 0; //-> ersetzt durch globale variable BDATA
	int tlpmode = 0;


	ReadLongIOPort( drvno, &BDATA, PCIeAddr_devCap );
	tlpmode = BDATA & 0x7;//0xE0 ;
	//tlpmode = tlpmode >> 5;
	if (_FORCETLPS128) tlpmode = 0;

	BDATA &= 0xFFFFFF1F;//delete the old values
	BDATA |= (0x2 << 12);//set maxreadrequestsize
	switch (tlpmode)
	{
	case 0:
		BDATA |= 0x00;//set to 128 bytes = 32 DWORDS 
		//BData |= 0x00000020;//set from 128 to 256 
		//WriteLongIOPort( drvno, BData, PCIeAddr_devStatCtrl );
		//NO_TLPS setup now in setboardvars
		TLPSIZE = 0x20;
		break;
	case 1:
		BDATA |= 0x20;//set to 256 bytes = 64 DWORDS 
		//BData |= 0x00000020;//set to 256 
		//WriteLongIOPort( drvno, BData, PCIeAddr_devStatCtrl );
		//NO_TLPS = 0x9;//x9 was before. 0x10 is calculated in aboutlp and 0x7 is working;
		TLPSIZE = 0x40;
		break;
	case 2:
		BDATA |= 0x40;//set to 512 bytes = 128 DWORDS 
		//BData |= 0x00000020;//set to 512 
		//WriteLongIOPort( drvno, BData, PCIeAddr_devStatCtrl );
		//NO_TLPS = 0x5;
		TLPSIZE = 0x80;
		break;
	}
	//ValMsg( BData ); //TESTPOINT

	if (MANUAL_OVERRIDE_TLP)
		SetManualTLP_vars();

	WriteLongIOPort( drvno, BDATA, PCIeAddr_devStatCtrl );
	PhysAddrDMABuf64 = (*ppDma)->Page[0].pPhysicalAddr;
	if (!SetDMAAddrTlpRegs( PhysAddrDMABuf64, TLPSIZE, NO_TLPS, drvno ))  //here the tlp counts are set by global NO_TLPS via SetBoardVars
		return FALSE;
	return TRUE;
}

void SetManualTLP_vars(void)
{
	BDATA |= 0x00;
	TLPSIZE = 0x20;
	NO_TLPS = 0x11;
}

BOOL SetDMABufRegs( UINT32 drvno, ULONG nos, ULONG nob, ULONG camcnt )
{
	//set DMA_BUFSIZEINSCANS
	//set DMA_DMASPERINTR
	//set NOS
	//here: make one big buffer for nos scans
	BOOL error = FALSE;

	if (!SetS0Reg( DMA_BUFSIZEINSCANS, 0xffffffff, DmaAddr_DmaBufSizeInScans, drvno ))//DMABufSizeInScans - use 1 block
		error = TRUE;

	//scans per intr must be 2x per DMA_BUFSIZEINSCANS to copy hi/lo part
	//aCAMCNT: double the INTR if 2 cams
	if (!SetS0Reg( DMA_DMASPERINTR, 0xffffffff, DmaAddr_DMAsPerIntr, drvno ))
		error = TRUE;
	WDC_Err( "spi/camcnt: %x \n", DMA_DMASPERINTR / camcnt );

	if (!SetS0Reg( nos, 0xffffffff, DmaAddr_NOS, drvno ))
		error = TRUE;

	if (!SetS0Reg( nob, 0xffffffff, DmaAddr_NOB, drvno ))
		error = TRUE;

	if (!SetS0Reg( camcnt, 0xffffffff, DmaAddr_CAMCNT, drvno ))
		error = TRUE;

	if (error)
	{
		ErrorMsg( "SetDMABufRegs failed" );
		return FALSE;
	}
	//ReadLongS0(DRV, &reg, DmaAddr_DMAsPerIntr);
	//WDC_Err("readreg DMASPERINTR: %x \n", reg);
	return TRUE;
}

void SetDMAReset( UINT32 drvno )
{
	ULONG BitMask;
	ULONG RegisterValues;
	BitMask = 0x1;
	RegisterValues = 0x1;
	if (!SetDMAReg( RegisterValues, BitMask, DmaAddr_DCSR, drvno ))
	{
		ErrorMsg( "switch on the Initiator Reset for the DMA failed" );
		return;
	}
	// DCSR: reset the Iniator Reset 
	RegisterValues = 0x0;
	if (!SetDMAReg( RegisterValues, BitMask, DmaAddr_DCSR, drvno ))
	{
		ErrorMsg( "switch off the Initiator Reset for the DMA failed" );
		return;
	}
}

void SetDMAStart( UINT32 drvno )
{
	ULONG BitMask;
	ULONG RegisterValues;
	BitMask = 0x1;
	RegisterValues = 0x1;
	if (!SetDMAReg( RegisterValues, BitMask, DmaAddr_DDMACR, drvno ))
	{
		ErrorMsg( "Set the Start Command for th DMA failed" );
		return;
	}
}

//BOOL SendDMAInfoToKP(void){
//
//	DWORD hDma;
//	DWORD dwOptions;
//	PVOID pData;
//	DWORD dwResult;
//	PDWORD	pdwResult = &dwResult;
//
//
//	WDC_Err("WDC:  hDma %u\n", pDMASubBufInfos->hDma);
//	WDC_Err("WDC:  pUserAddr %u\n", pDMASubBufInfos->pUserAddr);
//	WDC_Err("WDC:  pKernelAddr %u\n", pDMASubBufInfos->pKernelAddr);
//	WDC_Err("WDC:  dwBytes %u\n", pDMASubBufInfos->dwBytes);
//	WDC_Err("WDC:  dwOptions %u\n", pDMASubBufInfos->dwOptions);
//	WDC_Err("WDC:  dwPages %u\n", pDMASubBufInfos->dwPages);
//	WDC_Err("WDC:  hCard %u\n", pDMASubBufInfos->hCard);
//
//	/*for WDK Flush
//
//	WDC_CallKerPlug(hDev, KP_LSCPCIEJ_MSG_BUFSIZE, pData, pdwResult);
//	if (*pdwResult != KP_LSCPCIEJ_STATUS_OK)
//	{
//	WDC_Err("sendDMAInfoToKP dwDMASubBufSize send failed\n");
//	return FALSE;
//	}
//	*/
//	//for JUNGO Flush, complete WD_DMA struct
//	/*
//	pData = pDMASubBufInfos;
//	WDC_CallKerPlug(hDev, KP_LSCPCIEJ_MSG_WDDMA, pData, pdwResult);
//	if (*pdwResult != KP_LSCPCIEJ_STATUS_OK)
//	{
//	WDC_Err("sendDMAInfoToKP WD_DMA send failed\n");
//	return FALSE;
//	}
//	*/
//	//for Testfkt to write to the Regs
//	/*
//	pData = &hDev;// &deviceInfo.Card;//
//	WDC_Err("deviceInfo.Card.Item[0].I.Mem.pTransAddr : 0x %x\n", deviceInfo.Card.Item[0].I.Mem.pTransAddr);
//	WDC_CallKerPlug(hDev, KP_LSCPCIEJ_MSG_TESTSIGNALPREP, pData, pdwResult);
//	if (*pdwResult != KP_LSCPCIEJ_STATUS_OK)
//	{
//	WDC_Err("sendDMAInfoToKP hDev send failed\n");
//	return FALSE;
//	}
//	*/
//	/*
//	//for JUNGO Flush , fragmented WD_DMA struct
//	dwOptions = pDMASubBufInfos->dwPages; //Im using dwPages instead of dwOptions
//
//	pData = &dwOptions;
//	WDC_CallKerPlug(hDev, KP_LSCPCIEJ_MSG_DWOPT, pData, pdwResult);
//	if (*pdwResult != KP_LSCPCIEJ_STATUS_OK)
//	{
//	WDC_Err("sendDMAInfoToKP dwOptions send failed\n");
//	return FALSE;
//	}
//
//	//send hDma of WD_DMA struct to KP
//	hDma = pDMASubBufInfos->dwBytes;	 //Im using pUserAddr instead of hDma
//	//because the structure is mixed. I think it is a bug.
//	//Jungo says our dll or h files are mixed up
//	pData = &hDma;
//	WDC_CallKerPlug(hDev, KP_LSCPCIEJ_MSG_HDMA, pData, pdwResult);
//	if (*pdwResult != KP_LSCPCIEJ_STATUS_OK)
//	{
//	WDC_Err("sendDMAInfoToKP hDma send failed\n");
//	return FALSE;
//	}
//	return TRUE;
//}


ULONG GetScanindex( UINT32 drvno )
{
	UINT32 ldata = 0;
	if (!ReadLongS0( drvno, &ldata, DmaAddr_ScanIndex ))
	{
		ErrorMsg( "Error GetScanindex" );
		return 0;
	}
	return ldata;
}

/**
\brief For the rest part of the buffer.
*/
void GetLastBufPart( UINT32 drvno )
{
	//return;
	//get the rest if buffer is not multiple of 500 (BUFSIZEINSCANS/2)
	//also if nos is < BUFSIZEINSCANS/2 - here: no intr occurs
	UINT32 nos = 0;
	UINT32 nob = 0;
	UINT32 spi = 0;
	UINT32 halfbufsize = 0;
	UINT32 camcnt = 0;
	//size_t rest_in_bytes = 0;

	ReadLongS0( drvno, &nob, DmaAddr_NOB );
	ReadLongS0( drvno, &nos, DmaAddr_NOS );
	ReadLongS0( drvno, &spi, DmaAddr_DMAsPerIntr ); //get scans per intr
	ReadLongS0( drvno, &camcnt, DmaAddr_CAMCNT );
	//!! aCAMCNT  lÃ¶schen !

	//halfbufize is 500 with default values
	halfbufsize = DMA_BUFSIZEINSCANS / DMA_HW_BUFPARTS;
	UINT32 scans_all_cams = nos * nob *camcnt;
	UINT32 rest_overall = scans_all_cams % halfbufsize;
	size_t rest_in_bytes;
	rest_in_bytes = rest_overall * aPIXEL[drvno] * sizeof( USHORT );

	WDC_Err( "*GetLastBufPart():\n" );
	WDC_Err( "nos: 0x%x, nob: 0x%x, spi: 0x%x, camcnt: 0x%x\n", nos, nob, spi, camcnt );
	WDC_Err( "scans_all_cams: 0x%x \n", scans_all_cams );
	WDC_Err( "rest_overall: 0x%x, rest_in_bytes: 0x%x\n", rest_overall, rest_in_bytes );
	WDC_Err( "DMA_bufsizeinbytes: 0x%x \n", DMA_bufsizeinbytes );

	if (rest_overall)
	{ // if (rest_per_block)
		WDC_Err( "has rest_overall:\n" );
		INT_PTR pDMASubBuf_index = pDMASubBuf[drvno];
		pDMASubBuf_index += SubBufCounter[drvno] * DMA_bufsizeinbytes / DMA_HW_BUFPARTS;

		memcpy( pBigBufIndex[drvno], pDMASubBuf_index, rest_in_bytes );
		//memset(pBigBufIndex[drvno], 0x0101, rest_in_bytes ); //  0xAAAA=43690 , 0101= 257

		//if (nos < spi)  // do not use INTR, but GetLastBufPart instead if nos is small enough
		//	{pBigBufIndex[drvno] += rest_summary; } // may only be added here if no isr
	}
	//GS do not reset counter before ready with isr or last block is wrong!!
	//SubBufCounter[drvno] = 0; //reset for next block

}//GetLastBufPart

/**
\brief This call comes every DMASPERINTR=500 here a DMASubBuf could be copied to the DMABigBuf.
the size of a drivers continous memory is limited, so we must copy it via this small buf to the big buf
The INTR occurs every DMASPERINTR and copies this block of scans in lower/upper half blocks.
*/
void isr( UINT drvno, PVOID pData )
{
	volatile UINT32 val, val2 = 0;
	WDC_Err( "*isr(): 0x%x\n", IsrCounter );
	WDC_Err( "DMA_bufsizeinbytes: 0x%x \n", DMA_bufsizeinbytes );
	SetS0Bit( IRQFLAGS_bitindex_INTRSR, S0Addr_IRQREG, drvno );//set INTRSR flag for TRIGO
	//! be sure not to stop run before last isr is ready - or last part is truncated

	UINT32 nos = 0;
	//ULONG nob = 0;
	UINT32 blocks = 0;
	UINT32 spi = 0;//scans_per_intr
	size_t subbuflengthinbytes = DMA_bufsizeinbytes / DMA_HW_BUFPARTS; //1088000 bytes
	//usually DMA_bufsizeinbytes = 1000scans 
	//subbuflengthinbytes = 1000 * pixel *2 -> /2 = 500 scans = 1088000 bytes
	// that means one 500 scan copy block has 1088000 bytes

	ULONG dma_subbufinscans = DMA_BUFSIZEINSCANS / DMA_HW_BUFPARTS; //500

	ReadLongS0(drvno, &nos, DmaAddr_NOS);
	ReadLongS0(drvno, &blocks, DmaAddr_NOB);

	USHORT* pdmasubbuf_base_lo = pDMASubBuf[drvno];
	USHORT* pdmasubbuf_base_hi = pDMASubBuf[drvno] + subbuflengthinbytes / sizeof(USHORT);
	USHORT* pdmasubbuf_base = pdmasubbuf_base_lo;
	ULONG introverall;


	if (BOARD_SEL > 2)//! >2 oder?
		introverall = blocks * nos * aCAMCNT[drvno] * number_of_boards / dma_subbufinscans - 2;//- 2 because intr counter starts with 0
	else
		introverall = blocks * nos * aCAMCNT[drvno] / dma_subbufinscans - 1;//- 1 because intr counter starts with 0
	//!GS sometimes (all 10 minutes) one INTR more occurs -> just do not serve it and return
	// Fehler wenn zu viele ISRs -> memcpy out of range

	WDC_Err( "introverall: 0x%x \n", introverall );
	WDC_Err( "ISR Counter : 0x%x \n", IsrCounter );
	if (IsrCounter > introverall)
	{
		WDC_Err( "introverall: 0x%x \n", introverall );
		WDC_Err( "ISR Counter overflow: 0x%x \n", IsrCounter );
		ResetS0Bit( IRQFLAGS_bitindex_INTRSR, S0Addr_IRQREG, drvno );//reset INTRSR flag for TRIGO
		return;
	}


	ReadLongS0( drvno, &spi, DmaAddr_DMAsPerIntr ); //get scans per intr = 500
	//WDC_Err("DmaAddr_DMAsPerIntr: 0x%x \n", val);
	WDC_Err( "in isr -- nos: 0x%x, nob: 0x%x, spi: 0x%x, blocks: 0x%x\n", nos, Nob, spi, blocks );
	//if (rest < spi) return without interrupt; // do not use INTR, but GetLastBufPart instead if rest is small enough
	/*if ((nos*blocks * aCAMCNT[drvno]) < spi)
	{
		WDC_Err( "must get rest: 0x%x \n", nos*blocks * aCAMCNT[drvno] % spi );
		GetLastBufPart( drvno );
		ResetS0Bit( 3, DmaAddr_PCIEFLAGS, drvno );//reset INTRSR flag for TRIGO
		return;
	}*/

	//pdmasubbuf_base += SubBufCounter[drvno] * subbuflengthinbytes / sizeof(USHORT);  // cnt in USHORT
	if (SubBufCounter[drvno] == 0)
		{pdmasubbuf_base = pdmasubbuf_base_lo;}
	else
		{ pdmasubbuf_base = pdmasubbuf_base_hi;}

	/*
	UINT64 DMAbigbufsize = nos * blocks *_PIXEL;// +subbuflengthinbytes / sizeof(USHORT);  //in USHORT
	if ((pBigBufIndex[drvno] > pBigBufBase[drvno] + DMAbigbufsize) || (pBigBufIndex[drvno] < pBigBufBase[drvno]))
	{
		WDC_Err("subbuflengthinbytes: 0x%x \n", subbuflengthinbytes);
		WDC_Err("pBigBufBase: 0x%x \n", pBigBufBase[drvno]);
		WDC_Err("DMAbigbufsize: 0x%x \n", DMAbigbufsize);
		WDC_Err("pBigBufIndex: 0x%x \n", pBigBufIndex[drvno]);
		pBigBufIndex[drvno] = pBigBufBase[drvno]; //wrap if error - but now all is mixed up!
	}
	*/


	//WDC_Err("pBigBufIndex: 0x%x \n", pBigBufIndex[drvno]);

	//here  the copyprocess happens
	memcpy_s( pBigBufIndex[drvno], subbuflengthinbytes, pdmasubbuf_base, subbuflengthinbytes );//DMA_bufsizeinbytes/10
	// A.M. 08.Jan.2018 subbuflengthinbytes/ aCAMCNT[drvno]
	//memset(pBigBufIndex[drvno], IsrCounter, subbuflengthinbytes  ); //  0xAAAA=43690 , 0101= 257
	WDC_Err( "pBigBufIndex: 0x%x \n", pBigBufIndex[drvno] );
	WDC_Err( "pDMABigBuf Content: 0x%x \n", *(pBigBufIndex[drvno] + 200) );

	SubBufCounter[drvno]++;
	if (SubBufCounter[drvno] >= DMA_HW_BUFPARTS)		//number of ISR per dmaBuf - 1
		SubBufCounter[drvno] = 0;						//SubBufCounter is 0 or 1 for buffer devided in 2 parts



	pBigBufIndex[drvno] += subbuflengthinbytes / sizeof( USHORT ); //!!GS  calc for USHORT

	//error prevention...not needed if counter counts correct
	//ReadLongS0(drvno, &blocks, DmaAddr_NOB);

	//!!GS  //add space for last val and reset base if error
	//UINT64 pDMAbigbufsize = nos * blocks *_PIXEL;// +subbuflengthinbytes / sizeof(USHORT);  //in USHORT
/*	if ((pBigBufIndex[drvno] > pBigBufBase[drvno] + pDMAbigbufsize) || (pBigBufIndex[drvno] < pBigBufBase[drvno]))
	{
		ErrorMsg("ISR: buffer overrun !");

		WDC_Err("pBigBufBase: 0x%x \n", pBigBufBase[drvno]);
		WDC_Err("pDMAbigbufsize: 0x%x \n", pDMAbigbufsize);
		WDC_Err("pBigBufIndex: 0x%x \n", pBigBufIndex[drvno]);
		pBigBufIndex[drvno] = pBigBufBase[drvno]; //wrap if error - but now all is mixed up!
	}
*/
	ResetS0Bit( IRQFLAGS_bitindex_INTRSR, S0Addr_IRQREG, drvno );//reset INTRSR flag for TRIGO
	IsrCounter++;

	//WDC_Err("ISR: pix42 of ReturnFrame: 0x%d \n", *(USHORT*)(pBigBufBase[drvno] + 420));

}//DLLCALLCONV interrupt_handler

VOID DLLCALLCONV interrupt_handler1( PVOID pData ) { isr( 1, pData ); }

VOID DLLCALLCONV interrupt_handler2( PVOID pData ) { isr( 2, pData ); }

/**
\brief Alloc DMA buffer - should only be called once.
Gets address of DMASubBuf from driver and copy it later to our pDMABigBuf.
*/
BOOL SetupPCIE_DMA( UINT32 drvno )
{
	DWORD dwStatus;
	PUSHORT tempBuf;
	ULONG mask = 0;
	ULONG data = 0;// 0x40000000;
	WDC_Err( "entered SetupPCIE_DMA\n" );


	//tempBuf = (PUSHORT)pBigBufBase[drvno] + 500 * sizeof(USHORT);
	//WDC_Err("setupdma: bigbuf Pixel500: %i\n", *tempBuf);

	DMA_bufsizeinbytes = DMA_BUFSIZEINSCANS * aPIXEL[drvno] * sizeof( USHORT );

	DWORD dwOptions = DMA_FROM_DEVICE | DMA_KERNEL_BUFFER_ALLOC;// | DMA_ALLOW_64BIT_ADDRESS;// DMA_ALLOW_CACHE ;
	if (DMA_64BIT_EN)
		dwOptions |= DMA_ALLOW_64BIT_ADDRESS;

#if (DMA_SGBUF)
	if (!pDMABigBuf)
	{
		ErrLog( "Failed: buf pointer not valid.\n" );
		WDC_Err( "%s", "Failed: buf pointer not valid.\n" );
		ErrorMsg( "DMA buffer addr is not valid" );
		return FALSE;
	}
	// pDMABigBuf is the big space which is passed to this function = input - must be global
	dwStatus = WDC_DMASGBufLock( hDev[drvno], pDMABigBuf, dwOptions, DMA_bufsizeinbytes, &pDMASubBufInfos ); //size in Bytes
#endif

#if (DMA_CONTIGBUF)		//usually we use contig buf: here we get the buffer address from labview.
	// pDMASubBuf is the space which is allocated by this function = output - must be global
	dwStatus = WDC_DMAContigBufLock( hDev[drvno], &pDMASubBuf[drvno], dwOptions, DMA_bufsizeinbytes, &pDMASubBufInfos[drvno] ); //size in Bytes
	if (WD_STATUS_SUCCESS != dwStatus)
	{
		ErrLog( "Failed locking a contiguous DMA buffer. Error 0x%lx - %s\n", dwStatus, Stat2Str( dwStatus ) );
		WDC_Err( "%s", LSCPCIEJ_GetLastErr() );
		ErrorMsg( "DMA buffer not sufficient" );
		return FALSE;
	}
	// data must be copied afterwards to user Buffer 
#endif

	pBigBufIndex[drvno] = pBigBufBase[drvno];	//reset destination buffer to start value
	IsrCounter = 0;
	WD_DMA **ppDma = &pDMASubBufInfos[drvno];

	//WDC_Err("RAM Adresses for DMA Buf: %x ,DMA Buf Size: %x\n", (*ppDma)->Page[0].pPhysicalAddr, (*ppDma)->dwBytes);
	//WDC_Err("RAM Adresses for BigBufBase: %x ,DMA BufSizeinbytes: %x\n", pBigBufBase[drvno], DMA_bufsizeinbytes);

	//	ErrorMsg("nach WDC_DMAContigBufLock");
	//	AboutDMARegs();

	//for KP
	//if (HWDREQ_EN)
	//if(!SendDMAInfoToKP())
	//WDC_Err("sendDMAInfoToKP failed");
	//for KP
	//if (HWDREQ_EN)
	//if(!SendDMAInfoToKP())
	//WDC_Err("sendDMAInfoToKP failed");
	//
	//for KP
	//if (HWDREQ_EN)
	//if(!SendDMAInfoToKP())
	//WDC_Err("sendDMAInfoToKP failed");
	//
	//

	//set Init Regs
	if (!SetDMAAddrTlp( drvno ))
	{
		ErrLog( "DMARegisterInit for TLP and Addr failed \n" );
		WDC_Err( "%s", LSCPCIEJ_GetLastErr() );
		ErrorMsg( "DMARegisterInit for TLP and Addr failed" );
		return FALSE;
	}
	// DREQ: every XCK h->l starts DMA by hardware
	//set hardware start des dma  via DREQ withe data = 0x4000000
	mask = 0x40000000;
	data = 0;// 0x40000000;
	if (HWDREQ_EN)
		data = 0x40000000;
	SetS0Reg( data, mask, S0Addr_IRQREG, drvno );

	// Enable DMA interrupts (if not polling)
	// INTR should copy DMA buffer to user buf: 
	if (INTR_EN)
	{
		switch (drvno)
		{
		case 1:
			dwStatus = LSCPCIEJ_IntEnable( hDev[drvno], interrupt_handler1 );
			if (WD_STATUS_SUCCESS != dwStatus)
			{
				WDC_Err( "Failed to enable the Interrupts1. Error 0x%lx - %s\n",
					dwStatus, Stat2Str( dwStatus ) );
				//(ErrorMsg("Failed to enable the Interrupts");
				return FALSE;
			}
			break;

		case 2:
			dwStatus = LSCPCIEJ_IntEnable( hDev[drvno], interrupt_handler2 );
			if (WD_STATUS_SUCCESS != dwStatus)
			{
				WDC_Err( "Failed to enable the Interrupts2. Error 0x%lx - %s\n",
					dwStatus, Stat2Str( dwStatus ) );
				//ErrorMsg("Failed to enable the Interrupts");
				return FALSE;
			}
			break;
		}
	}
	WDC_Err( "finished SetupDMA\n" );
	return TRUE;
}//SetupPCIE_DMA

/**
\brief Starts transfer from PCIe board to PCs main RAM
*/
void StartPCIE_DMAWrite( UINT32 drvno )
{
	if (!HWDREQ_EN)
	{

		// DCSR: set the Iniator Reset 
		SetDMAReset( drvno );

		/* Flush the I/O caches (see documentation of WDC_DMASyncIo()) */
		//WDC_DMASyncIo(pDMASubBufInfos);
		/****DMA Transfer start***/
		/* Flush the CPU caches (see documentation of WDC_DMASyncCpu()) */
		//WDC_DMASyncCpu(pDMASubBufInfos);

		//SetDMADataPattern();
		/* DDMACR: Start DMA - write to the device to initiate the DMA transfer */
		SetDMAStart( drvno );
	}
}

void CleanupPCIE_DMA( UINT32 drvno )
{
	DWORD dwStatus;
	/* Disable DMA interrupts */
	WDC_IntDisable( hDev[drvno] );
	/* Unlock and free the DMA buffer */
	dwStatus = WDC_DMABufUnlock( pDMASubBufInfos[drvno] );
	if (WD_STATUS_SUCCESS != dwStatus)
	{
		ErrLog( "Failed UNlocking a contiguous DMA buffer. Error 0x%lx - %s\n",
			dwStatus, Stat2Str( dwStatus ) );
		WDC_Err( "%s", LSCPCIEJ_GetLastErr() );
		return FALSE;
	}
#ifndef _CCDEXAMP
	if (newDLL == 1)
	{//checks if a new instance called the programm and the buffer is initialized in the dll
		WDC_Err( "free in CleanupPCIE_DMA\n" );
		//TODO: Why is the user buffer freeed in a functino called CleanupPCIE_DMA?
		free( pBigBufBase[drvno] );
	}
#endif
	WDC_Err( "Unlock DMABuf Succesfull\n" );
}

int GetNumofProcessors()
{
	SYSTEM_INFO siSysInfo;
	GetSystemInfo( &siSysInfo );
	return siSysInfo.dwNumberOfProcessors;
}//GetNumofProcessors

/**
\brief Set global variables camcnt, pixel and TLP size depending on pixel. Best call before doing anything else.
\param camcnt camera count
\param pixel pixel count
\return TRUE for success, otherwise FALSE
*/
BOOL SetGlobalVariables( UINT32 drvno, UINT32 camcnt, UINT32 pixel )
{
	/*Pixelsize with matching TLP Count (TLPC).
	Pixelsize = TLPS * TLPC - 1*TLPS
	(TLPS TLP size = 64)
	TLPC 0x Pixelsize
		2	64
		3	128
		4	192
		5	256
		6	320
		7	384
		8	448
		9	512
		a	576
		b	640
		c	704
		d	768
		e	832
		f	896
		10	960
		11	1024
		12	1088
		13	1152
		14	1216
		15	1280
		16	1344
		17	1408
		18	1472
		19	1536
		1a	1600
		1b	1664
		1c	1728
		1d	1792
		1e	1856
		1f	1920
		20	1984
		21	2048
		22	2112
		23  2176
		...
		41  4096
		42  4160
		...
		82  8256
		*/
	switch (pixel)
	{
	case 128:
		NO_TLPS = 0x2;//3
		break;
	case 192:
		NO_TLPS = 0x3;//4
		break;
	case 320:
		NO_TLPS = 0x5;//6
		break;
	case 576:
		NO_TLPS = 0x9;//a
		break;
	case 1088:
		NO_TLPS = 0x11;
		break;
	case 2112:
		NO_TLPS = 0x21;//22
		break;
	case 4160:
		NO_TLPS = 0x41;//42
		break;
	case 8256:
		NO_TLPS = 0x81;//82
		break;
	default:
		return FALSE;
	}
	if (LEGACY_202_14_TLPCNT) NO_TLPS = NO_TLPS + 1;
	aPIXEL[drvno] = pixel;
	aCAMCNT[drvno] = camcnt;
	return TRUE;
}

/**
\brief Initiates board registers.
\param flag816 =1 for 16 bit (also 14 or 12bit), =2 for 8bit
\return TRUE if success. otherwise FALSE
*/
BOOL SetBoardVars( UINT32 drvno )
{
	if (hDev[drvno] == INVALID_HANDLE_VALUE)
	{
		WDC_Err( "Handle is invalid of drvno: %i", drvno );
		return FALSE;
	}
	//set startval for CTRLA Reg  +slope, IFC=h, VON=1 
	if (!WriteByteS0( drvno, 0x23, S0Addr_CTRLA )) return FALSE;  //write CTRLA reg in S0
	//if (_COOLER) ActCooling(drvno, FALSE); //deactivate cooler
	if (!WriteByteS0( drvno, 0, S0Addr_CTRLB )) return FALSE;;  //write CTRLB reg in S0
	if (!WriteByteS0( drvno, 0, S0Addr_CTRLC )) return FALSE;;  //write CTRLC reg in S0
	//write pixel to PIXREG  & stop timer & int trig
	if (!SetS0Reg( aPIXEL[drvno], 0xFFFF, S0Addr_PIXREGlow, drvno )) return FALSE;;
	if (!SetS0Reg( aCAMCNT[drvno], 0xF, DmaAddr_CAMCNT, drvno )) return FALSE;
	WDC_Err( "*** SetBoardVars done.\n" );
	return TRUE; //no error
};  // SetBoardVars

BOOL allocateUserMemory( UINT drvno )
{
	UINT64 memory_all = 0;
	UINT64 memory_free = 0;
	FreeMemInfo( &memory_all, &memory_free );
	INT64 memory_free_mb = memory_free / (1024 * 1024);
	INT64 needed_mem = (INT64)aCAMCNT[drvno] * (INT64)Nob * (INT64)*Nospb * (INT64)aPIXEL[drvno] * (INT64)sizeof( USHORT );
	INT64 needed_mem_mb = needed_mem / (1024 * 1024);
	WDC_Err( "available memory:%lld MB\n \tmemory needed: %lld MB\n", memory_free_mb, needed_mem_mb );
	//check if enough space is available in the physical ram
	if (memory_free > (UINT64)needed_mem)
	{
		// sometimes it makes one ISR more, so better to allocate nos+1 thaT IN THIS CASE THE ADDRESS pDMAIndex is valid
		//B! "2 *" because the buffer is just 2/3 of the needed size. +1 oder *2 weil sonst absturz im continuous mode
		USHORT* pDMABigBufBase_temp = calloc( aCAMCNT[drvno] * (*Nospb)*Nob * aPIXEL[drvno], sizeof( USHORT ) );
		if (pDMABigBufBase_temp != 0)
		{
			pBigBufBase[drvno] = pDMABigBufBase_temp;
			return TRUE;
		}
		else
		{
			WDC_Err( "Allocating user memory failed.\n" );
			return FALSE;
		}
	}
	else
	{
		ErrorMsg( "Not enough physical RAM available!" );
		WDC_Err( "ERROR for buffer %d: available memory: %lld MB \n \tmemory needed: %lld MB\n", number_of_boards, memory_free_mb, needed_mem_mb );
		return FALSE;
	}
}

/**
\brief Clears DAT and EC.
\param drv PCIe board identifier.
*/
void ClearAllUserRegs(UINT32 drv)
{
	WriteLongS0( drv, 0, 0x84 );// BDAT
	WriteLongS0( drv, 0, 0x88 );// BEC
	WriteLongS0( drv, 0, 0x20 );// SDAT
	WriteLongS0( drv, 0, 0x24 );// SEC
	return;
} //ClearAllUserRegs


/**
\brief Return infos about the PCIe board.
	Shows 5 info messages. Can be used to test the communication with the PCI board.
	Is called automatically for 2 boards.

- win1 : version of driver
- win2 : ID = 53xx
- win3 : length of space0 BAR =0x3f
- win4 : vendor ID = EBST
- win5 : PCI board version (same as label on PCI board)
\param drvno board number (=1 if one PCI board)
\return none
*/
void AboutDrv( UINT32 drvno )
{
	USHORT version = 0;
	UINT32 S0Data = 0;
	UCHAR udata1, udata2, udata3, udata4 = 0;
	BOOL fResult = FALSE;
	ULONG PortNumber = 0;		// must be 0
	DWORD   ReturnedLength = 0;  // Number of bytes returned
	char pstring[80] = "";
	char wstring[16] = "";
	char astring[3] = "";
	HWND hWnd = GetActiveWindow();
	HDC aDC = GetDC( hWnd );

	/*
	fResult = DeviceIoControl(ahCCDDRV[drvno], IOCTL_GetVersion,
	&PortNumber,        // Buffer to driver.
	4, &version, sizeof(version), &ReturnedLength, NULL);
	if (fResult)
	{ // read driver version via DevIoCtl
	sprintf_s(wstring, 17, "Driver LSCPCI%d", drvno);
	sprintf_s(pstring, 81, " version: 0x%x", version);
	if (MessageBox(hWnd, pstring, wstring, MB_OK | MB_ICONEXCLAMATION) == IDOK) {};
	}
	else
	{
	ErrorMsg("About DeviceIo failed");
	};
	*/

	// read ISA Id from S0Base+7
	ReadLongS0( drvno, &S0Data, S0Addr_CTRLA ); // Board ID =5053
	S0Data = S0Data >> 16;

	//or
	//S0Data = (UCHAR)ReadByteS0(8); // ID=53
	sprintf_s( pstring, 80, " Board #%i    ID = 0x%I32x", drvno, S0Data );
	if (MessageBox( hWnd, pstring, " Board ID=53 ", MB_OK | MB_ICONEXCLAMATION ) == IDOK) {};

	//ReadLongIOPort(drvno, &S0Data, 0); //read LCR0 for check length 0xffffffco
	//S0Data = ~S0Data; //length is inverted
	//GS
	S0Data = 0x07FF;

	if (S0Data == 0) { ErrorMsg( "Board #%i  no Space0!", drvno ); return; }

	sprintf_s( pstring, 80, "Board #%i     length = 0x%I32x", drvno, S0Data );
	if (MessageBox( hWnd, pstring, "  PCI space0 length=", MB_OK | MB_ICONEXCLAMATION ) == IDOK) {};

	if (S0Data >= 0x1F)
	{//if WE -> has space 0x20
		ReadByteS0( drvno, &udata1, 0x1C );
		ReadByteS0( drvno, &udata2, 0x1D );
		ReadByteS0( drvno, &udata3, 0x1E );
		ReadByteS0( drvno, &udata4, 0x1F );
		sprintf_s( pstring, 80, "Board #%i  ven ID = %c%c%c%c", drvno, udata1, udata2, udata3, udata4 );
		if (MessageBox( hWnd, pstring, " Board vendor=EBST ", MB_OK | MB_ICONEXCLAMATION ) == IDOK) {};
	}

	if (S0Data >= 0x3F)
	{//if 9056 -> has space 0x40
		ReadLongS0( drvno, &S0Data, S0Addr_PCI );
		sprintf_s( pstring, 80, "Board #%i   board version = 0x%I32x", drvno, S0Data );
		if (MessageBox( hWnd, pstring, "Board version ", MB_OK | MB_ICONEXCLAMATION ) == IDOK) {};
	}

	ReleaseDC( hWnd, aDC );
};

/* functions for managing controlbits in CtrlA register

the bits of CtrlA register have these functions:

DB5		DB4		  DB3			DB2		DB1		DB0
Slope	BothSlope TrigOut		XCK		IFC		V_ON
1: pos	1: on     1: high		1: high	1: high	1: high	V=1
0: neg	0: off    0: low		0: low	0: low	0: low	V=VFAK

D6, D7 have only read function

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
*/

/**
\brief Set the external trigger slope to low (PCI Reg CrtlA:D5 -> manual).
\param drvno board number (=1 if one PCI board)
\return none
*/
void LowSlope( UINT32 drvno )
{// clear bit D5
	BYTE CtrlA;

	NotBothSlope( drvno );
	ReadByteS0( drvno, &CtrlA, S0Addr_CTRLA );
	CtrlA &= 0x0df;
	WriteByteS0( drvno, CtrlA, S0Addr_CTRLA );
}; //LowSlope

/**
\brief Functions for managing controlbits in CtrlA register. Set input Trigger slope high.
\param drvno board number (=1 if one PCI board)
*/
void HighSlope( UINT32 drvno )
{// set bit D5
	BYTE CtrlA;

	NotBothSlope( drvno );
	ReadByteS0( drvno, &CtrlA, S0Addr_CTRLA );
	CtrlA |= 0x20;
	WriteByteS0( drvno, CtrlA, S0Addr_CTRLA );
}; //HighSlope

/**
\brief Set trigger input to pos. & neg. slope.
\param drvno board number (=1 if one PCI board)
\return none
*/
void BothSlope( UINT32 drvno )
{// set bit D4
	BYTE CtrlA;

	HighSlope( drvno );
	ReadByteS0( drvno, &CtrlA, S0Addr_CTRLA );
	CtrlA |= 0x10;
	WriteByteS0( drvno, CtrlA, S0Addr_CTRLA );
}; //BothSlope

void NotBothSlope( UINT32 drvno )
{// set bit D4
	BYTE CtrlA;
	ReadByteS0( drvno, &CtrlA, S0Addr_CTRLA );
	CtrlA &= 0xEF;
	WriteByteS0( drvno, CtrlA, S0Addr_CTRLA );
}; //NotBothSlope

/*+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++*/
/* Ausgabe eines High-Signals an Pin 17                                      */
/*+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++*/

/**
\brief Reset trigger out(Reg CtrlA:D3) of PCI board. Can be used to control timing issues in software.

The Reg TOR:D31 must have been set to 1 and D30:D27 to zero to see the signal -> see manual.
Functions is not optimized for 2 cams.
\param drvno board number (=1 if one PCI board)
\return none
*/
void OutTrigLow( UINT32 drvno )
{
	BYTE CtrlA;
	ReadByteS0( drvno, &CtrlA, S0Addr_CTRLA );
	CtrlA &= 0xf7;
	WriteByteS0( drvno, CtrlA, S0Addr_CTRLA );
};						//OutTrigLow

/*---------------------------------------------------------------------------*/
/*+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++*/
/* Ausgabe eines Low-Signals an Pin 17                                       */
/*+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++*/

/**
\brief Set trigger out(Reg CtrlA:D3) of PCIe board. Can be used to control timing issues in software.

The Reg TOR:D31 must have been set to 1 and D30:D27 to zero to see the signal -> see manual.
Functions is not optimized for 2 cams.
\param drvno board number (=1 if one PCI board)
\return none
*/
void OutTrigHigh( UINT32 drvno )
{
	BYTE CtrlA;
	ReadByteS0( drvno, &CtrlA, S0Addr_CTRLA );
	CtrlA |= 0x08;
	WriteByteS0( drvno, CtrlA, S0Addr_CTRLA );
}; //OutTrigHigh

/*+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++*/
/* Ausgabe eines PulseWidth breiten Rechteckpulses an Pin 17                 */
/*+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++*/

/**
\brief Pulses trigger out(Reg CtrlA:D3) of PCI board. Can be used to control timing issues in software.

The Reg TOR:D31 must have been set to 1 and D30:D27 to zero to see the signal -> see manual
\param drvno board number (=1 if one PCI board)
\param PulseWidth duration of pulse in ms
\return none
*/
void OutTrigPulse( UINT32 drvno, ULONG PulseWidth )
{
	OutTrigHigh( drvno );
	Sleep( PulseWidth );
	OutTrigLow( drvno );
};

/**
\brief Returns if trigger or key.

Wait for raising edge of Pin #17 SubD = D6 in CtrlA register
ReturnKey is 0 if trigger, else keycode (except space )
if keycode is space, the loop is not canceled

D6 depends on Slope (D5)
HighSlope = TRUE  : pos. edge
HighSlope = FALSE : neg. edge

\param drvno PCIe board identifier
\param ExtTrigFlag =FALSE: this function is used to get the keyboard input
*/
void WaitTrigger( UINT32 drvno, BOOL ExtTrigFlag, BOOL *SpaceKey, BOOL *AbrKey )
{
	BOOL FirstLo = FALSE;
	BOOL HiEdge = FALSE;
	BOOL Abbr = FALSE;
	BOOL Space = FALSE;
	UCHAR ReturnKey = 0;
	BYTE ReadTrigPin = 0;

	do
	{
		if (ExtTrigFlag)
		{
			ReadByteS0( drvno, &ReadTrigPin, S0Addr_CTRLA );
			ReadTrigPin &= 0x040;
			if (ReadTrigPin == 0) FirstLo = TRUE; //first look for lo
			if (FirstLo) { if (ReadTrigPin > 0) HiEdge = TRUE; }; // then look for hi
		}
		else HiEdge = TRUE;
		if (GetAsyncKeyState( VK_ESCAPE ))
			Abbr = TRUE;
		if (GetAsyncKeyState( VK_SPACE ))  Space = TRUE;
	}
	while ((!HiEdge) && (!Abbr));
	if (Abbr) *AbrKey = TRUE;	//stops immediately
	if (Space) *SpaceKey = TRUE;	//stops after next trigger
};// WaitTrigger

/*++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++*/

/**
\brief Sets the IFC Bit of Interface for sensors with shutter function. IFC=low
\param drvno board number (=1 if one PCI board)
\return none
*/
void CloseShutter( UINT32 drvno )   // ehemals IFC = low, in CTRLA
{
	UCHAR CtrlB;
	ReadByteS0( drvno, &CtrlB, S0Addr_CTRLB );
	CtrlB &= ~0x08; // clr bit D3 (MSHT) in CtrlB, ehemals 0x0fd;	/* $FD = 1111 1101 */
	WriteByteS0( drvno, CtrlB, S0Addr_CTRLB );
	return;
}; //CloseShutter

/*+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++*/

/**
\brief Open shutter for sensors with EC (exposure control) / sets IFC signal = high.
\param drvno board number (=1 if one PCI board)
\return none
*/
void OpenShutter( UINT32 drvno )   // ehemals IFC = low, in CTRLA
{
	UCHAR CtrlB;
	ReadByteS0( drvno, &CtrlB, S0Addr_CTRLB );
	CtrlB |= 0x08; // set bit D3 (MSUT) in CtrlB
	WriteByteS0( drvno, CtrlB, S0Addr_CTRLB );
	return;
}; //OpenShutter

BOOL GetShutterState( UINT32 drvno )
{
	UCHAR CtrlB;
	ReadByteS0( drvno, &CtrlB, S0Addr_CTRLB );
	CtrlB &= 0x08; // read bit D3 (MSUT) in CtrlB
	if (CtrlB == 0) return FALSE;
	return TRUE;
}

/**
\brief Sets delay after trigger hardware register.
\param drvno PCIe board identifier.
\param datin100ns Time in 100 ns steps.
\return none
*/
void SetSDAT( UINT32 drvno, UINT32 datin100ns )
{
	datin100ns |= 0x80000000; // enable delay
	WriteLongS0( drvno, datin100ns, S0Addr_SDAT );
}; //SetDAT

/**
\brief Resets delay after trigger hardware register.
\param drvno PCIe board identifier.
\return none
*/
void ResetSDAT( UINT32 drvno )
{
	WriteLongS0( drvno, 0, S0Addr_SDAT );
}; //RSDAT

/**
\brief Sets delay after trigger hardware register.
\param drvno PCIe board identifier.
\param datin100ns Time in 100 ns steps.
\return none
*/
void SetBDAT( UINT32 drvno, UINT32 datin100ns )
{
	datin100ns |= 0x80000000; // enable delay
	WriteLongS0( drvno, datin100ns, S0Addr_BDAT );
}; //SetDAT

/**
\brief Resets delay after trigger hardware register.
\param drvno PCIe board identifier.
\return none
*/
void ResetBDAT( UINT32 drvno )
{
	WriteLongS0( drvno, 0, S0Addr_BDAT );
}; //RSDAT

/**
\brief Exposure control (EC) signal is used for mechanical shutter or sensors with EC function.
Starts after delay after trigger (DAT) signal and is active for ecin100ns.
\param drvno PCIe board identifier
\param ecin100ns Time in 100 ns steps.
\return none
*/
void SetSEC( UINT32 drvno, UINT32 ecin100ns )
{
	//ULONG data = 0;
	//ReadLongS0(drvno, &data, S0Addr_EC);
	//ecin100ns |= data;
	ecin100ns |= 0x80000000; // enable delay
	WriteLongS0( drvno, ecin100ns, S0Addr_SEC );
}; //SetEC

/**
\brief Resets additional delay after trigger hardware register.
\param drvno PCIe board identifier
\return none
*/
void ResetSEC( UINT32 drvno )
{
	WriteLongS0( drvno, 0, S0Addr_SEC );
	return;
}; //ResetEC

/**
\brief Exposure control (EC) signal is used for mechanical shutter or sensors with EC function.
Starts after delay after trigger (DAT) signal and is active for ecin100ns.
\param drvno PCIe board identifier
\param ecin100ns Time in 100 ns steps.
\return none
*/
void SetBEC( UINT32 drvno, UINT32 ecin100ns )
{
	//ULONG data = 0;
	//ReadLongS0(drvno, &data, S0Addr_EC);
	//ecin100ns |= data;
	ecin100ns |= 0x80000000; // enable delay
	WriteLongS0( drvno, ecin100ns, S0Addr_BEC );
}; //SetEC

/**
\brief Resets additional delay after trigger hardware register.
\param drvno PCIe board identifier
\return none
*/
void ResetBEC( UINT32 drvno )
{
	WriteLongS0( drvno, 0, S0Addr_BEC );
	return;
}; //ResetEC

/**
\brief Set signal of output port of PCIe card.
\param drvno PCIe board identifier
\param fkt select output signal
	- 0  XCK
	- 1  REG -> OutTrig
	- 2  VON
	- 3  DMA_ACT
	- 4  ASLS
	- 5  STIMER
	- 6  BTIMER
	- 7  ISR_ACT
	- 8  S1
	- 9  S2
	- 10 BON
	- 11 MEASUREON
	- 12 SDAT
	- 13 BDAT
	- 14 SSHUT
	- 15 BSHUT
\return none
*/
void SetTORReg( UINT32 drvno, BYTE fkt )
{
	BYTE val = 0; //defaut XCK= high during read
	BYTE read_val = 0;
	if (fkt == 0) val = 0x00; // set to XCK
	if (fkt == 1) val = 0x10; // set to REG -> OutTrig
	if (fkt == 2) val = 0x20; // set to VON
	if (fkt == 3) val = 0x30; // set to DMA_ACT
	if (fkt == 4) val = 0x40; // set to ASLS
	if (fkt == 5) val = 0x50; // set to STIMER
	if (fkt == 6) val = 0x60; // set to BTIMER 
	if (fkt == 7) val = 0x70; // set to ISR_ACT 
	if (fkt == 8) val = 0x80; // set to S1 
	if (fkt == 9) val = 0x90; // set to S2 
	if (fkt == 10) val = 0xa0; // set to BON 
	if (fkt == 11) val = 0xb0; // set to MEASUREON
	if (fkt == 12) val = 0xc0; // set to SDAT
	if (fkt == 13) val = 0xd0; // set to BDAT
	if (fkt == 14) val = 0xe0; // set to SSHUT
	if (fkt == 15) val = 0xf0; // set to BSHUT

	ReadByteS0( drvno, &read_val, S0Addr_TOR + 3 );
	read_val &= 0x0f; //dont disturb lower bits
	val |= read_val;
	WriteByteS0( drvno, val, S0Addr_TOR + 3 );
	return;
}//SetTORReg

/**
\brief Set/reset bit for PDA sensor timing(set Reg TOR:D25 -> manual).
\param drvno board number (=1 if one PCI board)
\param set if set is true (not 0)-> bit is set, reset else
\return none
*/
void SetISPDA( UINT32 drvno, BOOL set )
{//set bit if PDA sensor - used for EC and IFC
	BYTE val = 0;
	ReadByteS0( drvno, &val, S0Addr_TOR + 3 );
	if (set)
	{
		val |= 0x02;
		OpenShutter( drvno );
	}
	else val &= 0xfd;
	WriteByteS0( drvno, val, S0Addr_TOR + 3 );
	return;
}//SetISPDA

/**
\brief Set/reset bit for FFT sensor timing(set Reg TOR:D24 -> manual).
\param drvno board number (=1 if one PCI board)
\param set if set is true (not 0)-> bit is set, reset else
\return none
*/
void SetISFFT( UINT32 drvno, BOOL set )
{//set bit if FFT sensor - used for vclks and IFC
	BYTE val = 0;
	ReadByteS0( drvno, &val, S0Addr_TOR + 3 );
	if (set) val |= 0x01;
	else val &= 0xfe;
	WriteByteS0( drvno, val, S0Addr_TOR + 3 );
	return;
}//SetISFFT

/**
\brief Sets PDA sensor timing(set Reg TOR:D25 -> manual) or FFT.
\param drvno board number (=1 if one PCI board)
\param sensor_type Determines sensor type.
	- 0: FFT
	- 1: PDA
\return none
*/
void SetSensorType( UINT32 drvno, UINT8 sensor_type )
{
	switch (sensor_type)
	{
	default:
	case 0:
		SetISFFT( drvno, TRUE );
		SetISPDA( drvno, FALSE );
		break;
	case 1:
		SetISFFT( drvno, FALSE );
		SetISPDA( drvno, TRUE );
		break;
	}
	return;
}

/**
\brief Reset TOR register. Is used to set the signal of the O-plug of interface board) -> manual.
\param drvno board number (=1 if one PCI board)
\return none
*/
void RsTOREG( UINT32 drvno )
{// reset TOREG
	WriteByteS0( drvno, 0, S0Addr_TOR + 3 );
	return;
}
//FIFO
//  Fifo only Functions


void initReadFFLoop( UINT32 drv, UINT32 * Blocks )
{
	UINT32 val = 0;

	//WDC_Err("entered DLLReadFFLoop of PCIEcard #%i\n", drv);
	if (!DBGNOCAM)
	{
		//Check if Camera there
		if (!FindCam( drv ))
		{
			ErrorMsg( "no Camera found" );
			return;
		}
	}
	//reset the internal block counter and ScanIndex before START
	//set to hw stop of timer hwstop=TRUE
	RS_DMAAllCounter( drv, TRUE );
	//reset intr copy buf function
	SubBufCounter[drv] = 0;
	pBigBufIndex[drv] = pBigBufBase[drv]; // reset buffer index to base we got from InitDMA
	WDC_Err( "RESET BIGBUF to%x\n", pBigBufIndex[drv] );
	IsrCounter = 0;
	SetExtFFTrig( drv );
	ReadLongS0( drv, &val, DmaAddr_NOB ); //get the needed Blocks
	*Blocks = val;
	//set MeasureOn Bit
	setMeasureOn( drv );
	return;
}

void allBlocksOnSingleTrigger( UINT32 board_sel, UINT8 btrig_ch, BOOL* StartByTrig )
{ // A.M. 22.Okt.19

	while (!(*StartByTrig))
	{
		if (keyCheckForBlockTrigger( board_sel ))
		{
			*StartByTrig = TRUE;
		}
		if (!BlockTrig( 1, btrig_ch ))
		{
			*StartByTrig = TRUE;
		}
	}
}

/*
\brief wait in loop until trigger occurs
if hi,return
if lo, wait for hi
check only PCIE board no 1
*/
void oneTriggerPerBlock( UINT32 board_sel, UINT8 btrig_ch )
{ // G.S. 22.Okt.20

	if (btrig_ch == 0) return; //dont wait if internal trig

	//ifr lo wait for hi
	if (!BlockTrig( 1, btrig_ch ))
	{ // if trigger is Lo
		while (!BlockTrig( 1, btrig_ch ))
		{ // wait for Hi
			if (keyCheckForBlockTrigger( board_sel ))
			{
				return;
			}
		} // leave (and scan)
	}
	
	else		// do not use lo/hi for (btrig_ch == 5)-> is now made in hardware Sheet50 (V202.14)
	if (btrig_ch != 5) 
	{ // if trigger is Hi
		while (BlockTrig( 1, btrig_ch ))
		{ // wait for Lo
			if (keyCheckForBlockTrigger( board_sel ))
			{
				return;
			}
			//if (btrig_ch == 5) return; //don't wait for lo if already hi
		}
		while (!BlockTrig( 1, btrig_ch ))
		{ // wait for Hi
			if (keyCheckForBlockTrigger( board_sel ))
			{
				return;
			}
		} // leave (and scan)
	}
}

/**
\brief Check escape key and stop measurement if pressed or start block on space
*/
int keyCheckForBlockTrigger( UINT32 board_sel )
{ // A.M. 22.Okt.19
	if (GetAsyncKeyState( VK_ESCAPE ))
	{ //stop if ESC was pressed
		if (board_sel == 1 || board_sel == 3)
		{
			StopSTimer( 1 );
			//SetIntFFTrig(drv);//disable ext input
			SetDMAReset( 1 );	//Initiator reset
		}
		if (number_of_boards == 2 && (board_sel == 2 || board_sel == 3))
		{
			StopSTimer( 2 );
			//SetIntFFTrig(drv);//disable ext input
			SetDMAReset( 2 );	//Initiator reset
		}
		return 1;
	}

	if (GetAsyncKeyState( VK_SPACE ))
	{ //start if Space was pressed
		while (GetAsyncKeyState( VK_SPACE ) & 0x8000 == 0x8000) {}; //wait for release
		return 2;
	}
	return 0;
}

/**
\brief Const burst loop with DMA initiated by hardware DREQ. Read nos lines from FIFO. this is the main loop
\param board_sel sets interface board
\return none
*/
void ReadFFLoop( UINT32 board_sel )
{
	ULONG	Blocks;

	if (board_sel == 1 || board_sel == 3)
		initReadFFLoop( 1, &Blocks );
	if (number_of_boards == 2 && (board_sel == 2 || board_sel == 3))
		initReadFFLoop( 2, &Blocks );

	//WDC_Err("ReadFFLoop: Block Trigger is set to%d\n", blocktrigger);
	//SetThreadPriority()
	for (int blk_cnt = 0; blk_cnt < Blocks; blk_cnt++)
	{//block read function
		//just checking Esc for Escape in Cont mode
		oneTriggerPerBlock( board_sel, 5 ); // new 10/2020 with PCIe 202.14: switch trigger by hardware
		//switch (blocktrigger)
		//{
		//default:
		//case 0:
		//	//don't wait for block trigger
		//	oneTriggerPerBlock( board_sel, 0 ); // A.M. 22.Okt.19
		//	break;
		//case 1:
		//	//wait for one trigger for all blocks
		//	allBlocksOnSingleTrigger( board_sel, btrig_ch, &StartByTrig ); // A.M. 22.Okt.19
		//	break;
		//case 2:
		//	//wait for each block for one trigger
		//	//oneTriggerPerBlock( board_sel, btrig_ch ); // A.M. 22.Okt.19
		//	break;
		//}
		if (board_sel == 1 || board_sel == 3)
		{
			countBlocksByHardware( 1 );
			if (board_sel != 3)
			{
				setBlockOn( 1 );
				StartSTimer( 1 );
				SWTrig( 1 ); //start scan for first read
			}
		}
		if (number_of_boards == 2 && (board_sel == 2 || board_sel == 3))
		{
			countBlocksByHardware( 2 );
			if (board_sel != 3)
			{
				setBlockOn( 2 );
				StartSTimer( 2 );
				SWTrig( 2 ); //start scan for first read
			}
		}
		//for synchronising the both cams
		if (board_sel == 3)
		{					 //start Timer !!!
			//StartFFTimer(1, exptus);
			//StartFFTimer(2, exptus);

			UINT32 data1 = 0;
			UINT32 data2 = 0;

			ReadLongS0( 1, &data1, S0Addr_XCKLL ); //reset	
			data1 &= 0xF0000000;
			data1 |= 0x40000000;			//set timer on

			ReadLongS0( 2, &data2, S0Addr_XCKLL ); //reset	
			data2 &= 0xF0000000;
			data2 |= 0x40000000;			//set timer on

			UINT32	PortOffset = S0Addr_XCKLL + 0x80;

			//faster
			WDC_WriteAddr32( hDev[1], 0, PortOffset, data1 );
			WDC_WriteAddr32( hDev[2], 0, PortOffset, data2 );
		}
		//WDC_Err("before scan loop start\n");
		//main read loop - wait here until nos is reached or ESC key
		//if nos is reached the flag RegXCKMSB:b30 = TimerOn is reset by hardware if flag HWDREQ_EN is TRUE
		//extended to Timer_routine for all variants of one and  two boards
		if (board_sel == 1)
		{
			while (IsTimerOn( 1 ))
			{
				if (GetAsyncKeyState( VK_ESCAPE ) | !FindCam( 1 ) | escape_readffloop) // check for kill ?
				{ //stop if ESC was pressed
					StopSTimer( 1 );
					resetBlockOn( 1 );
					resetMeasureOn( 1 );	//reset MeasureOn bit
					SetDMAReset( 1 );
					return;
				}
			}
		}
		if (number_of_boards == 2 && board_sel == 2)
		{
			while (IsTimerOn( 2 ))
			{
				if (GetAsyncKeyState( VK_ESCAPE ) | !FindCam( 2 ) | escape_readffloop) // check for kill ?
				{ //stop if ESC was pressed
					StopSTimer( 2 );
					//SetIntFFTrig( 2 );//disable ext input
					resetBlockOn( 2 );
					resetMeasureOn( 2 );
					SetDMAReset( 2 );
					return;
				}
			}
		}
		if (number_of_boards == 2 && board_sel == 3)
		{
			while (IsTimerOn( 1 ) || IsTimerOn( 2 ))
			{
				BOOL return_flag_1 = FALSE;
				BOOL return_flag_2 = FALSE;

				if (!return_flag_1)
				{
					if (GetAsyncKeyState( VK_ESCAPE ) | !FindCam( 1 ) | escape_readffloop) // check for kill ?
					{ //stop if ESC was pressed
						StopSTimer( 1 );
						SetIntFFTrig( 1 );//disable ext input
						resetBlockOn( 1 );
						resetMeasureOn( 1 );
						SetDMAReset( 1 );
						return_flag_1 = TRUE;
					}
				}
				if (!return_flag_2)
				{
					if (GetAsyncKeyState( VK_ESCAPE ) | !FindCam( 2 ) | escape_readffloop) // check for kill ?
					{ //stop if ESC was pressed
						StopSTimer( 2 );
						resetBlockOn( 2 );
						resetMeasureOn( 2 );
						SetDMAReset( 2 );
						return_flag_2 = TRUE;
					}
				}
				if (return_flag_1 && return_flag_2) return;
			}
		}
		if (board_sel == 1 || board_sel == 3)
		{
			resetBlockOn( 1 );
		}
		if (number_of_boards == 2 && (board_sel == 2 || board_sel == 3))
		{
			resetBlockOn( 2 );
		}
	}//block cnt read function
	if (board_sel == 1 || board_sel == 3)
	{
		StopSTimer( 1 );
	}
	if (number_of_boards == 2 && (board_sel == 2 || board_sel == 3))
	{
		StopSTimer( 2 );
	}
	if (board_sel == 1 || board_sel == 3)
	{
		GetLastBufPart( 1 );
	}
	if (number_of_boards == 2 && (board_sel == 2 || board_sel == 3))
	{
		GetLastBufPart( 2 );
	}
	// This sleep is here to prevent the measurement beeing interrupted too early. When operating with 2 cameras the last scan could be cut off without the sleep. This is only a workaround. The problem is that the software is waiting for RSTIMER beeing reset by the hardware before setting measure on and block on to low, but the last DMA is done after RSTIMER beeing reset. BLOCKON and MEASUREON should be reset after all DMAs are done.
	// RSTIMER --------________
	// DMAWRACT _______-----___
	// BLOCKON ---------_______
	// MEASUREON ---------_____
	WaitforTelapsed(100);
	if (board_sel == 1 || board_sel == 3)
	{
		resetMeasureOn(1);
	}
	if (number_of_boards == 2 && (board_sel == 2 || board_sel == 3))
	{
		resetMeasureOn(2);
	}
	return;
}

/**
\brief Sends signal to hardware to count blocks
\param drvno PCIe board identifier
\return none
*/
void countBlocksByHardware( UINT32 drvno )
{
	UINT32 val = 0x0;
	//make signal on trig out plug via PCIEFLAGS:D4 - needed to count Blocks
	ReadLongS0( drvno, &val, DmaAddr_PCIEFLAGS ); //set TrigStart flag for TRIGO signal to monitor the signal
	val |= PCIEFLAGS_bit_BLOCKTRIG;
	WriteLongS0( drvno, val, DmaAddr_PCIEFLAGS ); //make pulse for BlockTrigger
	val &= 0xffffffef;  //set R1(4)
	WriteLongS0( drvno, val, DmaAddr_PCIEFLAGS ); //reset signal
	RS_ScanCounter( drvno ); //reset scan counter for next block - or timer is disabled
	return;
}

/**
\brief Const burst loop with DMA initiated by hardware DREQ.
Read nos lines from FIFO
*/
unsigned int __stdcall ReadFFLoopThread( void *parg )//threadex
{
	//struct has to be volatile, if not readffloop is always called with drv=1
	volatile struct ffloopparams *par;
	par = parg;
	UINT32 board_sel = par->board_sel;
	BOARD_SEL = board_sel;
	//local declarations
	SetPriority( READTHREADPriority );  //run ReadFFLoop in higher priority
	escape_readffloop = FALSE;
	IsrCounter = 0;
	Running = TRUE;
	if (CONTFFLOOP) //run continiously
	{
		do
		{
			if (GetAsyncKeyState( VK_ESCAPE ))
			{ //stop if ESC was pressed
				if (board_sel == 1 || board_sel == 3)
				{
					StopSTimer( 1 );
					//SetIntFFTrig(drv);//disable ext input
					SetDMAReset( 1 );	//Initiator reset
				}
				if (number_of_boards == 2 && (board_sel == 2 || board_sel == 3))
				{
					StopSTimer( 2 );
					//SetIntFFTrig(drv);//disable ext input
					SetDMAReset( 2 );	//Initiator reset
				}
				Running = FALSE;
				return 1;
			}
			ReadFFLoop( board_sel );
			Sleep( CONTPAUSE); // wait or next block is too early and scrambles last XCK, GST20
		}
		while (1);
	}
	else
	{
		ReadFFLoop( board_sel );
	}
	Running = FALSE;
	//_endthread();//thread
	return 1;//endthreadex is called automatically when this returns
}

/**
\brief Reads the binary state of an ext. trigger input.
	direct read of inputs for polling
\param drv board number
\param btrig_ch specify input channel
			- btrig_ch=0 not used
			- btrig_ch=1 is pcie trig in I
			- btrig_ch=2 is S1
			- btrig_ch=3 is S2
			- btrig_ch=4 is S1&S2
			- btrig_ch=5 is TSTART (GTI - DAT - EC)
\return =0 when low, otherwise != 0
*/
BOOL BlockTrig( UINT32 drv, UINT8 btrig_ch )
{
	BYTE data = 0;
	BOOL state = FALSE;
	volatile UCHAR val = 0;
	volatile UCHAR val2 = 0;

	switch (btrig_ch)
	{
	case 0: return TRUE;
		break;
	case 1: //I
		ReadByteS0( drv, &val, S0Addr_CTRLA );
		if ((val & 0x40) > 0) return TRUE;
		break;
	case 2: //S1
		ReadByteS0( drv, &val, S0Addr_CTRLC );
		if ((val & 0x02) > 0) return TRUE;
		break;
	case 3: //S2
		ReadByteS0( drv, &val, S0Addr_CTRLC );
		if ((val & 0x04) > 0) return TRUE;
		break;
	case 4: // S1&S2
		ReadByteS0( drv, &val, S0Addr_CTRLC );
		if ((val & 0x02) == 0) return FALSE;
		ReadByteS0( drv, &val, S0Addr_CTRLC );
		if ((val & 0x04) == 0) return FALSE;
		return TRUE;
		break;
	case 5: // TSTART
		ReadByteS0( drv, &val, S0Addr_CTRLA );
		//and TSTART with MeasureOn
//		ReadByteS0( drv, &val2, S0Addr_PCIEFLAGS );
//		if (((val & 0x80) > 0) & ((val2 & PCIEFLAGS_bit_MEASUREON) > 0)) return TRUE;
		if ((val & 0x80) > 0) return TRUE;
		break;
	}
	return FALSE;
}

/**
\brief Sets Scan Timer on.
\param drvno board number (=1 if one PCI board)
\param exptime in microsec
\return none
*/
void StartSTimer( UINT32 drvno )
{
	UINT32 data = 0;
	ReadLongS0( drvno, &data, S0Addr_XCKLL );
	data |= 0x40000000;	//set timer on
	WriteLongS0( drvno, data, S0Addr_XCKLL );
	return;
}

// clear Bit30 of XCK-Reg: 0= timer off
void StopSTimer( UINT32 drvno )
{
	BYTE data = 0;
	ReadByteS0( drvno, &data, S0Addr_XCKMSB );
	data &= 0xBF;
	WriteByteS0( drvno, data, S0Addr_XCKMSB );
	return;
}

/**
\brief Sets time for scan timer.
\param drvno board number (=1 if one PCI board)
\param stime_in_microseconds Scan time in microseconds.
*/
BOOL SetSTimer( UINT32 drvno, UINT32 stime_in_microseconds )
{
	UINT32 data = 0;
	ReadLongS0( drvno, &data, S0Addr_XCKLL ); //reset
	data &= 0xF0000000;
	data |= stime_in_microseconds & 0x0FFFFFFF;
	return WriteLongS0( drvno, data, S0Addr_XCKLL );
}

/**
\brief Sets time for block timer.
\param drvno board number (=1 if one PCI board)
\param btime_in_microseconds Block time in microseconds.
\return ==0 if error, TRUE if success
*/
BOOL SetBTimer( UINT32 drvno, UINT32 btime_in_microseconds )
{
	if (btime_in_microseconds)
	{
		UINT32 data = btime_in_microseconds | 0x80000000;
		return WriteLongS0( drvno, data, S0Addr_BTIMER );
	}
	else
		return WriteLongS0( drvno, 0, S0Addr_BTIMER );
}

/**
\brief Sets slope for block trigger.
\param drvno board number (=1 if one PCI board)
\param slope 1 for positive slope
\return ==0 if error, TRUE if success
*/
BOOL SetBSlope( UINT32 drvno, UINT32 slope )
{
	return WriteLongS0( drvno, slope, S0Addr_BSLOPE );
}

/**
\brief Triggers one camera read by calling this function.
\param drvno board number (=1 if one PCI board)
\return none
*/
void SWTrig( UINT32 drvno )
{
	UCHAR reg = 0;
	//	ReadByteS0(drvno,&reg,11);  //enable timer
	//	reg |= 0x40;  
	//	WriteByteS0(drvno,reg,11);	
	ReadByteS0( drvno, &reg, S0Addr_BTRIGREG );
	reg |= 0x40;
	WriteByteS0( drvno, reg, S0Addr_BTRIGREG ); //set Trigger
	reg &= 0xBF;
	WriteByteS0( drvno, reg, S0Addr_BTRIGREG ); //reset
	return;
}

/**
\brief Check if timer is active.
\param drvno board number (=1 if one PCI board)
\check Bit30 of XCK-Reg: 1= timer on
*/
BOOL IsTimerOn( UINT32 drvno )
{
	BYTE data = 0;
	ReadByteS0( drvno, &data, S0Addr_XCKMSB );
	data &= 0x40;
	if (data != 0) return TRUE;
	else return FALSE;
}

/**
\brief Checks content of FIFO.
\param drvno board number (=1 if one PCI board)
\return Is true (not 0) if FIFO keeps >= 1 complete lines (linecounter>0).
*/
BOOL FFValid( UINT32 drvno )
{	// not empty & XCK = low -> true
	WDC_Err( "FFValid\n" );
	BYTE data = 0;
	ReadByteS0( drvno, &data, S0Addr_FF_FLAGS );
	data &= 0x80;
	if (data > 0) return TRUE;
	return FALSE;
}

/**
\brief Fifo is full
*/
BOOL FFFull( UINT32 drvno )
{
	WDC_Err( "FFFull\n" );
	BYTE data = 0;
	ReadByteS0( drvno, &data, S0Addr_FF_FLAGS );
	data &= 0x20;
	if (data > 0) return TRUE; //empty
	return FALSE;
}

/**
\brief Check ovl flag (overflow of FIFO).
	If occured stays active until a call of FFRS.
\param drvno board number (=1 if one PCI board)
\return Is true (not 0) if overflow occured (linecounter>0).
*/
BOOL FFOvl( UINT32 drvno )
{
	WDC_Err( "FFOvl\n" );
	BYTE data = 0;
	ReadByteS0( drvno, &data, S0Addr_FF_FLAGS );
	data &= 0x08; //0x20; if not saved
	if (data > 0) return TRUE; //empty
	return FALSE;
}

/**
\brief reset FIFO and FFcounter
\param drvno PCIe board identifier.
*/
void RSFifo( UINT32 drvno )
{
	BYTE data = 0;
	ReadByteS0( drvno, &data, S0Addr_BTRIGREG );
	data |= 0x80;
	WriteByteS0( drvno, data, S0Addr_BTRIGREG );
	data &= 0x7F;
	WriteByteS0( drvno, data, S0Addr_BTRIGREG );
	return;
}

/**
\brief Set trigger to extern.
\param drvno board number (=1 if one PCI board)
\return none
*/
void SetExtFFTrig( UINT32 drvno )
{
	BYTE data = 0;
	ReadByteS0( drvno, &data, S0Addr_XCKMSB );
	data |= 0x80;
	WriteByteS0( drvno, data, S0Addr_XCKMSB );
	return;
}//SetExtFFTrig

/**
\brief Set trigger to intern.
\param drvno board number (=1 if one PCI board)
\return none
*/
void SetIntFFTrig( UINT32 drvno ) // set internal Trigger
{
	BYTE data = 0;
	ReadByteS0( drvno, &data, S0Addr_XCKMSB );
	data &= 0x7F;
	WriteByteS0( drvno, data, S0Addr_XCKMSB );
}//SetIntFFTrig

/**
\brief Set REG VCLKCTRL for FFT sensors.
\param drvno board number (=1 if one PCI board)
\param lines number of vertical lines
\param vfreq vertical clk frequency
\return True for success.
*/
BOOL SetupVCLKReg( UINT32 drvno, ULONG lines, UCHAR vfreq )
{
	BOOL success = WriteLongS0( drvno, lines * 2, S0Addr_VCLKCTRL );// write no of vclks=2*lines
	success &= WriteByteS0( drvno, vfreq, S0Addr_VCLKFREQ );//  write v freq
	return success;
}//SetupVCLKReg

/**
\brief sets Vertical Partial Binning in registers R10,R11 and and R12. Only for FFT sensors.
\param drvno PCIe board identifier
\param range specifies R 1..5
\param lines number of vertical clks for next read
\param keep TRUE if scan should be written to FIFO
\return True for success
*/
BOOL SetupVPB( UINT32 drvno, UINT32 range, UINT32 lines, BOOL keep )
{
	WDC_Err( "entered SetupVPB with range: 0x%x , lines: 0x%x and keep: %x\n", range, lines, keep );
	ULONG adr = 0;
	lines *= 2; //vclks=lines*2
	switch (range)
	{
	case 1:
		adr = 0x68;//0x40;
		break;
	case 2:
		adr = 0x6A;//0x42;
		break;
	case 3:
		adr = 0x6C;//0x44;
		break;
	case 4:
		adr = 0x6E;//0x46;
		break;
	case 5:
		adr = 0x70;//0x48;
		break;
	case 6:
		adr = 0x72;//0x4A;
		break;
	case 7:
		adr = 0x74;//0x4C;
		break;
	case 8:
		adr = 0x76;//0x4E;
		break;
	}
	if (keep) { lines |= 0x8000; }
	else { lines &= 0x7fff; }
	//TODO make function write word or split in writebytes
	//WriteWordS0(drvno, lines, adr);// write range
	BOOL success = WriteByteS0( drvno, (BYTE)lines, adr );
	success &= WriteByteS0( drvno, (BYTE)(lines >> 8), adr + 1 );
	return success;
}// SetupVPB

// thread priority stuff

/**
\brief Converts threadp value (1..31) to process priority class and thread priority level.
*/
BOOL ThreadToPriClass( ULONG threadp, DWORD *priclass, DWORD *prilevel )
{
	DWORD propriclass[31] = { IDLE_PRIORITY_CLASS, IDLE_PRIORITY_CLASS, IDLE_PRIORITY_CLASS, IDLE_PRIORITY_CLASS, IDLE_PRIORITY_CLASS, IDLE_PRIORITY_CLASS,
		NORMAL_PRIORITY_CLASS, NORMAL_PRIORITY_CLASS, NORMAL_PRIORITY_CLASS, NORMAL_PRIORITY_CLASS, NORMAL_PRIORITY_CLASS,
		HIGH_PRIORITY_CLASS, HIGH_PRIORITY_CLASS, HIGH_PRIORITY_CLASS, HIGH_PRIORITY_CLASS,
		REALTIME_PRIORITY_CLASS, REALTIME_PRIORITY_CLASS, REALTIME_PRIORITY_CLASS, REALTIME_PRIORITY_CLASS, REALTIME_PRIORITY_CLASS,
		REALTIME_PRIORITY_CLASS, REALTIME_PRIORITY_CLASS, REALTIME_PRIORITY_CLASS, REALTIME_PRIORITY_CLASS, REALTIME_PRIORITY_CLASS,
		REALTIME_PRIORITY_CLASS, REALTIME_PRIORITY_CLASS, REALTIME_PRIORITY_CLASS, REALTIME_PRIORITY_CLASS, REALTIME_PRIORITY_CLASS,
		REALTIME_PRIORITY_CLASS };

	DWORD threprilevel[31] = { THREAD_PRIORITY_IDLE, THREAD_PRIORITY_LOWEST, THREAD_PRIORITY_BELOW_NORMAL, THREAD_PRIORITY_NORMAL, THREAD_PRIORITY_ABOVE_NORMAL,
		THREAD_PRIORITY_HIGHEST, THREAD_PRIORITY_LOWEST, THREAD_PRIORITY_BELOW_NORMAL, THREAD_PRIORITY_NORMAL, THREAD_PRIORITY_ABOVE_NORMAL,
		THREAD_PRIORITY_HIGHEST, THREAD_PRIORITY_BELOW_NORMAL, THREAD_PRIORITY_NORMAL, THREAD_PRIORITY_ABOVE_NORMAL, THREAD_PRIORITY_HIGHEST,
		THREAD_PRIORITY_IDLE, THREAD_PRIORITY_IDLE, THREAD_PRIORITY_IDLE, THREAD_PRIORITY_IDLE, THREAD_PRIORITY_IDLE, THREAD_PRIORITY_IDLE,
		THREAD_PRIORITY_LOWEST, THREAD_PRIORITY_BELOW_NORMAL, THREAD_PRIORITY_NORMAL, THREAD_PRIORITY_ABOVE_NORMAL, THREAD_PRIORITY_HIGHEST,
		THREAD_PRIORITY_HIGHEST, THREAD_PRIORITY_HIGHEST, THREAD_PRIORITY_HIGHEST, THREAD_PRIORITY_HIGHEST, THREAD_PRIORITY_TIME_CRITICAL };
	// range check
	if ((0 < threadp) && (threadp < 32))
	{
		threadp -= 1; //array index from 0..30
		*priclass = propriclass[threadp];
		*prilevel = threprilevel[threadp];
		return TRUE;
	}
	else
	{
		return FALSE;
	}
}

// set thread to new priority level
// keep old level in global OLDPRICLASS and OLDTHREADLEVEL
// threadp 1..31 is split in class and level
BOOL SetPriority( ULONG threadp )
{
	//Thread on
	if (!ThreadToPriClass( threadp, &NEWPRICLASS, &NEWPRILEVEL ))
	{
		ErrorMsg( " threadp off range " );
		return FALSE;
	}

	hPROCESS = GetCurrentProcess();
	OLDPRICLASS = GetPriorityClass( hPROCESS );

	if (!SetPriorityClass( hPROCESS, NEWPRICLASS ))
	{
		ErrorMsg( " No Class set " );
		return FALSE;
	}

	hTHREAD = GetCurrentThread();
	OLDTHREADLEVEL = GetThreadPriority( hTHREAD );

	if (!SetThreadPriority( hTHREAD, NEWPRILEVEL ))
	{
		ErrorMsg( " No Thread set " );
		return FALSE;
	}
	return TRUE;
}//SetPriority

// System Timer in Ticks
/**
\brief Converts Large to Int64.
*/
UINT64 LargeToInt( LARGE_INTEGER li )
{
	UINT64 res = 0;
	res = li.HighPart;
	res = res << 32;
	res = res + li.LowPart;
	return res;
} //LargeToInt

/**
\brief Init high resolution counter.
\return TPS ticks per sec
*/
LONGLONG InitHRCounter()
{
	BOOL ifcounter;
	UINT64 tps = 0;
	LARGE_INTEGER freq;
	freq.LowPart = 0;
	freq.HighPart = 2;

	//tps:: ticks per second = freq
	ifcounter = QueryPerformanceFrequency( &freq );
	tps = LargeToInt( freq ); //ticks per second

	if (tps == 0) ErrorMsg( " System Timer Error " );
	WDC_Err( "TPS: %lld\n", tps );

	return tps;
} // InitHRCounter

/**
\brief Reads system timer: read 2x ticks and calculate the difference between the calls
	in microsec with DLLTickstous, init timer by calling DLLInitSysTimer before use.
\return act ticks
*/
LONGLONG ticksTimestamp()
{
	LARGE_INTEGER PERFORMANCECOUNTERVAL = { 0, 0 };

	QueryPerformanceCounter( &PERFORMANCECOUNTERVAL );
	return PERFORMANCECOUNTERVAL.QuadPart;

}//ticksTimestamp

/**
\brief Calc delay in ticks from us. Init high resolution counter and calcs DELAYTICKS from m_belPars.m_belDelayMsec.
*/
UINT64 ustoTicks( ULONG us )
{
	BOOL ifcounter;
	UINT64 delaytks = 0;
	UINT64 tps = 0; //ticks per second
	LARGE_INTEGER freq;
	freq.LowPart = 0;
	freq.HighPart = 0;

	//get tps: ticks per second
	ifcounter = QueryPerformanceFrequency( &freq );
	tps = LargeToInt( freq ); //ticks per second

	if (tps == 0) return FALSE; // no counter available

	delaytks = us;
	delaytks = delaytks * tps;
	delaytks = delaytks / 1000000;
	return delaytks;
} // ustoTicks

/**
\brief Init high resolution counter.
\return ms
*/
UINT32 Tickstous( UINT64 tks )
{
	BOOL ifcounter;
	UINT64 delay = 0;
	UINT64 tps = 0; //ticks per second
	LARGE_INTEGER freq;
	freq.LowPart = 0;
	freq.HighPart = 0;

	//get tps: ticks per second
	ifcounter = QueryPerformanceFrequency( &freq );
	tps = LargeToInt( freq ); //ticks per second

	if (tps == 0) return 0; // no counter available

	delay = tks * 1000000;
	delay = delay / tps;
	return (UINT32)delay;
} // Tickstous

/**
\brief Reads EOI Signal = D4 CTRLC.
*/
BOOL TempGood( UINT32 drvno, UINT32 ch )
{
	BYTE CtrlC = 0;
	ReadByteS0( drvno, &CtrlC, 6 );

	if (ch == 1)
	{
		if ((CtrlC & 0x10) == 0x10)
		{
			return FALSE;
		}
		else return TRUE;
	}
	if (ch == 2)
	{
		if ((CtrlC & 0x20) == 0x20)
		{
			return FALSE;
		}
		else return TRUE;
	}
	if (ch == 3)
	{
		if ((CtrlC & 0x40) == 0x40)
		{
			return FALSE;
		}
		else return TRUE;
	}
	if (ch == 4)
	{
		if ((CtrlC & 0x80) == 0x80)
		{
			return FALSE;
		}
		else return TRUE;
	}

	return FALSE;
}//TempGood

/**
\brief Set temperature level for cooled cameras.
\param drvno board number (=1 if one PCI board)
\param level level 0..7 / 0=off, 7=min -> see cooling manual
\return none
*/
void SetTemp( UINT32 drvno, UINT8 level )
{
	if (level >= 8) level = 0;
	SendFLCAM( drvno, maddr_cam, cam_adaddr_coolTemp, level );
	return;
}

// *****   new HS CAM stuff
/**
\brief RS scan counter. Is read only - but highest bit=reset.
*/
void RS_ScanCounter( UINT32 drv )
{
	UINT32 dwdata = 0;
	dwdata = 0x80000000; //set
	WriteLongS0( drv, dwdata, DmaAddr_ScanIndex );
	dwdata &= 0x7fffffff; //reset
	WriteLongS0( drv, dwdata, DmaAddr_ScanIndex );
}//RS_ScanCounter

/**
\brief Iis read only - but highest bit=reset.
*/
void RS_BlockCounter( UINT32 drv )
{
	UINT32 dwdata = 0;
	dwdata = 0x80000000; //set
	WriteLongS0( drv, dwdata, DmaAddr_BLOCKINDEX );
	dwdata &= 0x7fffffff; //reset
	WriteLongS0( drv, dwdata, DmaAddr_BLOCKINDEX );
}//RS_BlockCounter

/**
\brief Reset the internal intr collect counter.
\param drv board number
\param hwstop timer is stopped by hardware if nos is reached
\return none
*/
void RS_DMAAllCounter( UINT32 drv, BOOL hwstop )
{
	UINT32 dwdata32 = 0;
	BYTE dwdata8 = 0;
	//Problem: erste scan lÃ¶st INTR aus
	//aber ohne: erste Block ist 1 zu wenig!0, -> in hardware RS to 0x1

	ReadLongS0( drv, &dwdata32, DmaAddr_DMAsPerIntr );
	dwdata32 |= 0x80000000;
	WriteLongS0( drv, dwdata32, DmaAddr_DMAsPerIntr );
	dwdata32 &= 0x7fffffff;
	WriteLongS0( drv, dwdata32, DmaAddr_DMAsPerIntr );

	//reset the internal block counter - is not BLOCKINDEX!
	ReadLongS0( drv, &dwdata32, DmaAddr_DmaBufSizeInScans );
	dwdata32 |= 0x80000000;
	WriteLongS0( drv, dwdata32, DmaAddr_DmaBufSizeInScans );
	dwdata32 &= 0x7fffffff;
	WriteLongS0( drv, dwdata32, DmaAddr_DmaBufSizeInScans );

	//reset the scan counter
	RS_ScanCounter( drv );
	RS_BlockCounter( drv );

	if (hwstop)
	{
		//set Block end stops timer:
		//when SCANINDEX reaches NOS, the timer is stopped by hardware.
		ReadByteS0( drv, &dwdata8, DmaAddr_PCIEFLAGS );
		dwdata8 |= PCIEFLAGS_bit_ENRSTIMERHW; //set bit2 for
		WriteByteS0( drv, dwdata8, DmaAddr_PCIEFLAGS );
	}
	else
	{
		//stop only with write to RS_Timer Reg
		ReadByteS0( drv, &dwdata8, DmaAddr_PCIEFLAGS );
		dwdata8 &= 0xFB; //bit2
		WriteByteS0( drv, dwdata8, DmaAddr_PCIEFLAGS );
	}
}//RS_DMAAllCounter

/**
\brief Test if SFP module is there and fiber is linked up.
\param drv PCIe board identifier.
\return True if cam found.
*/
BOOL FindCam( UINT32 drv )
{
	UINT32 dwdata = 0;
	ReadLongS0( drv, &dwdata, 0x40 );  // read in PCIEFLAGS register
	if ((dwdata & 0x80000000) > 0)
	{ //SFP error
		ErrorMsg( "Fiber or Camera error" );
		return FALSE;
	}
	/*
	if ((dwdata & 0x40000000) == 0)
	{
		ErrorMsg( "Fiber connection error" );
		return FALSE;
	}
	*/
	return TRUE;
}//FindCam

/**
\brief Set gain for ADS5294.

fkt =0 reset to db=0, fkt=1 set to g1..g8
\param drvno PCIe board identifier.
\param g1 channel 1
\param g2 channel 2
\param g3 channel 3
\param g4 channel 4
\param g5 channel 5
\param g6 channel 6
\param g7 channel 7
\param g8 channel 8
\return none
*/
void SetADGain( UINT32 drvno, UINT8 fkt, UINT8 g1, UINT8 g2, UINT8 g3, UINT8 g4, UINT8 g5, UINT8 g6, UINT8 g7, UINT8 g8 )
{
	UINT16 data = 0;
	BYTE a, b, c, d, e, f, g, h;

	a = 0;
	b = 0;
	c = 0;
	d = 0;
	e = 0;
	f = 0;
	g = 0;
	h = 0;

	if (fkt != 0)
	{
		a = g1;  //values 0..f
		b = g2;
		c = g3;
		d = g4;
		e = g5;
		f = g6;
		g = g7;
		h = g8;
	}

	data = a;
	data = data << 4;
	data |= e;
	data = data << 4;
	data |= b;
	data = data << 4;
	data |= f;
	SendFLCAM( drvno, maddr_adc, adc_ads5294_regaddr_gain_1_to_4, data );	//gain1..4
	data = h;
	data = data << 4;
	data |= d;
	data = data << 4;
	data |= g;
	data = data << 4;
	data |= c;
	SendFLCAM( drvno, maddr_adc, adc_ads5294_regaddr_gain_5_to_8, data );	//gain7..8
}//SetGain

/**
\brief Sends data via fibre link to DAC8568. Mapping of bits in DAC8568: 4 prefix, 4 control, 4 address, 16 data, 4 feature.
\param drvno board number (=1 if one PCI board)
\param ctrl 4 control bits
\param addr 4 address bits
\param data 16 data bits
\param feature 4 feature bits
\return none
*/
void SendFLCAM_DAC( UINT32 drvno, UINT8 ctrl, UINT8 addr, UINT16 data, UINT8 feature )
{
	UINT16	hi_bytes = 0,
		lo_bytes = 0;
	BYTE	maddr_DAC = 0b11,
		hi_byte_addr = 0x01,
		lo_byte_addr = 0x02;

	if (ctrl & 0x10) //4 ctrl bits => only lower 4 bits allowed
	{
		ErrorMsg( "SendFLCAM_DAC: Only values between 0 and 15 are allowed for control bits." );
		return;
	}
	if (addr & 0x10) //4 addr bits => only lower 4 bits allowed
	{
		ErrorMsg( "SendFLCAM_DAC: Only values between 0 and 15 are allowed for address bits." );
		return;
	}
	if (feature & 0x10) //4 ctrl bits => only lower 4 bits allowed
	{
		ErrorMsg( "SendFLCAM_DAC: Only values between 0 and 15 are allowed for feature bits." );
		return;
	}

	hi_bytes |= 0x0;	//4 prefix bits, first bit always 0 (0xxx)
	hi_bytes <<= 4;
	hi_bytes |= ctrl & 0x0F;	//4 control bits
	hi_bytes <<= 4;
	hi_bytes |= addr & 0x0F;	//4 address bits
	hi_bytes <<= 4;
	hi_bytes |= data >> 12; //4 data bits (upper 4 bits of 16 bits data)

	lo_bytes |= data & 0x0FFF; //12 data bits (lower 12 bits of 16 bit data)
	lo_bytes <<= 4;
	lo_bytes |= feature;	//4 feature bits

	SendFLCAM( drvno, maddr_DAC, hi_byte_addr, hi_bytes );
	SendFLCAM( drvno, maddr_DAC, lo_byte_addr, lo_bytes );
	return;
}

/**
\brief Sets the output of the DAC8568 on PCB 2189-7.
\param drvno pcie board identifier
\param channel select one of eight output channel (0 ... 7)
\param output output value that will be converted to analog voltage (0 ... 0xFFFF)
\return void
*/
void DAC_setOutput( UINT32 drvno, UINT8 channel, UINT16 output )
{
	//ctrl 3: write and update DAC register
	SendFLCAM_DAC( drvno, 3, channel, output, 0 );
	return;
}

/**
\brief Get the free and installed memory info.
\param pmemory_all how much is installed
\param pmemory_free how much is free
\return none
*/
void FreeMemInfo( UINT64 *pmemory_all, UINT64 *pmemory_free )
{
	// Use to convert bytes to KB
#define DIV 1024
	// Specify the width of the field in which to print the numbers. 
	// The asterisk in the format specifier "%*I64d" takes an integer 
	// argument and uses it to pad and right justify the number.
#define WIDTH 7
	MEMORYSTATUSEX statex;
	statex.dwLength = sizeof( statex );
	GlobalMemoryStatusEx( &statex );
	//_tprintf(TEXT("There is  %*ld percent of memory in use.\n"),
	//	WIDTH, statex.dwMemoryLoad);
	//_tprintf(TEXT("There are %*I64d total KB of physical memory.\n"),
	//	WIDTH, 
	*pmemory_all = statex.ullTotalPhys;
	// DIV);
	//_tprintf(TEXT("There are %*I64d free  KB of physical memory.\n"),
	//WIDTH, 
	*pmemory_free = statex.ullAvailPhys;
	// DIV);
	//_tprintf(TEXT("There are %*I64d total KB of paging file.\n"),
	//	WIDTH, statex.ullTotalPageFile / DIV);
	//_tprintf(TEXT("There are %*I64d free  KB of paging file.\n"),
	//	WIDTH, statex.ullAvailPageFile / DIV);
	//_tprintf(TEXT("There are %*I64d total KB of virtual memory.\n"),
	//	WIDTH, statex.ullTotalVirtual / DIV);
	//_tprintf(TEXT("There are %*I64d free  KB of virtual memory.\n"),
	//	WIDTH, statex.ullAvailVirtual / DIV);
	// Show the amount of extended memory available.
	//_tprintf(TEXT("There are %*I64d free  KB of extended memory.\n"),
	//	WIDTH, statex.ullAvailExtendedVirtual / DIV);
	return;
}

void GetRmsVal( UINT32 nos, UINT16 *TRMSVals, double *mwf, double *trms )
{
	*trms = 0.0;
	*mwf = 0.0;
	double sumvar = 0.0;

	for (UINT32 i = 0; i < nos; i++)
	{//get mean val
		*mwf += TRMSVals[i];//for C-Noobs: this is the same like *(TRMSVals+1)
	}
	*mwf /= nos;
	for (UINT32 i = 0; i < nos; i++)
	{// get varianz
		*trms = TRMSVals[i];
		*trms = *trms - *mwf;
		*trms *= *trms;
		sumvar += *trms;
	}
	*trms = sumvar / (nos + 1);
	*trms = sqrt( *trms );
	return;
}//GetRmsVal

/**
\brief Online calc TRMS noise val of pix. First 10 scans are omitted. May break when nos is smaller than 10.
\param drvno indentifier of PCIe card
\param nos number of samples
\param TRMS_pixel pixel for calculating noise (0...1087)
\param CAMpos index for camcount (0...CAMCNT)
\param mwf pointer for mean value
\param trms pointer for noise
\return none
 */
void CalcTrms( UINT32 drvno, UINT32 nos, UINT32 TRMS_pixel, UINT16 CAMpos, double *mwf, double *trms )
{
	UINT16 *TRMS_pixels;
	const int offset = 10;

	TRMS_pixels = calloc( nos - offset, sizeof( UINT16 ) );

	//storing the values of one pix for the rms analysis
	for (int scan = 0; scan < nos-offset; scan++)
	{
		int TRMSpix_of_current_scan = GetIndexOfPixel( drvno, TRMS_pixel, scan+offset, 0, CAMpos );
		TRMS_pixels[scan] = pBigBufBase[drvno][TRMSpix_of_current_scan];
	}

	//rms analysis
	GetRmsVal( nos-offset, TRMS_pixels, mwf, trms );
	return;
}//CalcTrms

/**
\brief Returns the index of a pixel located in pBigBufBase.
\param drvno indentifier of PCIe card
\param pixel position in one scan (0...(PIXEL-1))
\param sample position in samples (0...(nos-1))
\param block position in blocks (0...(nob-1))
\param CAM position in camera count (0...(CAMCNT-1)
*/
UINT32 GetIndexOfPixel( UINT32 drvno, UINT16 pixel, UINT16 sample, UINT16 block, UINT16 CAM )
{
	//init index with base position of pixel
	UINT32 index = pixel;
	//position of index at CAM position
	index += CAM * (aPIXEL[drvno] + 4);  //GS! offset of 4 pixel via pipelining from CAM1 to CAM2
	//position of index at sample
	index += sample * aCAMCNT[drvno] * aPIXEL[drvno];
	//position of index at block
	index += block * (*Nospb) * aCAMCNT[drvno] * aPIXEL[drvno];

	return index;
}

/**
\brief Returns the address of a pixel located in pBigBufBase.
\param drvno indentifier of PCIe card
\param pixel position in one scan (0...(PIXEL-1))
\param sample position in samples (0...(nos-1))
\param block position in blocks (0...(nob-1))
\param CAM position in camera count (0...(CAMCNT-1))
*/
void* GetAddressOfPixel( UINT32 drvno, UINT16 pixel, UINT16 sample, UINT16 block, UINT16 CAM )
{
	return &pBigBufBase[drvno][GetIndexOfPixel( drvno, pixel, sample, block, CAM )];
}

/**
\brief This functions returns after a time given in microseconds. The time is measured in CPU ticks. The function is escable by pressing ESC.
\param musec Time to wait in microseconds.
\return 1 when success, 0 when aborted by ESC or failure
*/
UINT8 WaitforTelapsed( LONGLONG musec )
{
	LONGLONG ticks_to_wait = musec * TPS / 1000000;
	LONGLONG start_timestamp = ticksTimestamp();
	LONGLONG destination_timestamp = start_timestamp + ticks_to_wait;
	//WDC_Err("Startzeit: %lld\n", start_timestamp);
	// detect overflow
	if (destination_timestamp < start_timestamp) return 0;
	// wait until time elapsed
	while (destination_timestamp > ticksTimestamp())
	{
		if (GetAsyncKeyState( VK_ESCAPE ) | !FindCam( 1 ) | escape_readffloop) return 0; // check for kill ?
	}
	//WDC_Err("Endzeit:  %lld\n", ticksTimestamp());
	return 1;
}//WaitforTelapsed

/**
\brief Init routine for Camera System 3001.
	Sets register in camera.
\param drvno selects PCIe board
\param pixel pixel count of camera
\param trigger_input for CC: selects trigger input. 0 - XCK, 1 - EXTTRIG, 2 - DAT
\param IS_FFT =1 vclk on, =0 vclk off
\param IS_AREA =1 area mode on, =0 area mode off
\return void
*/
void InitCamera3001( UINT32 drvno, UINT16 pixel, UINT16 trigger_input, UINT16 IS_FFT, UINT16 IS_AREA )
{
	//set camera pixel register
	SendFLCAM( drvno, maddr_cam, cam_adaddr_pixel, pixel );
	//set trigger input
	SendFLCAM( drvno, maddr_cam, cam_adaddr_trig_in, trigger_input );
	//select vclk and Area mode on
	IS_AREA <<= 15;
	SendFLCAM( drvno, maddr_cam, cam_adaddr_vclk, IS_FFT | IS_AREA );
	return;
}

/**
\brief Init routine for Camera System 3010.
	Sets registers in camera and ADC LTC2271.
	FL3010 is intended for sensor S12198 !
	with frame rate 8kHz = min. 125Âµs exp time
\param drvno selects PCIe board
\param pixel pixel amount of camera
\param trigger_input selects trigger input. 0 - XCK, 1 - EXTTRIG, 2 - DAT
\param adc_mode 0: normal mode, 2: custom pattern
\param custom_pattern fixed output for testmode, ignored when testmode FALSE
\param led_on 1 led on, 0 led off
\param gain_high 1 gain on, 0 gain off
\return void
*/
void InitCamera3010( UINT32 drvno, UINT16 pixel, UINT16 trigger_input, UINT8 adc_mode, UINT16 custom_pattern, UINT16 led_on, UINT16 gain_high )
{
	Cam3010_ADC_reset( drvno );
	Cam3010_ADC_setMode( drvno, adc_mode, custom_pattern );
	//set camera pixel register
	SendFLCAM( drvno, maddr_cam, cam_adaddr_pixel, pixel );
	//set gain and led
	SendFLCAM( drvno, maddr_cam, cam_adaddr_gain_led, led_on << 4 & gain_high );
	//set trigger input
	SendFLCAM( drvno, maddr_cam, cam_adaddr_trig_in, trigger_input );
	return;
}

/**
\brief ADC reset routine for Camera System 3010.
	ADC LTC2271 neets a reset via SPI first. Bit D7
	of the resetregister A0 with address 00h is set to 1.
	D6:D0 are don't care. So address is 00h and data is
	80h = 10000000b for e.g.
	This has to be done after every startup.
	Then the ADC can be programmed further via SPI in the next frames.
	Called by InitCamera3010
\param drvno selects PCIe board
\return void
*/
void Cam3010_ADC_reset( UINT32 drvno )
{
	SendFLCAM( drvno, maddr_adc, adc_ltc2271_regaddr_reset, adc_ltc2271_msg_reset );
	return;
}

/**
\brief ADC mode set (normal or pattern) for Camera System 3010.
	Lets ADC send sample data or a custom pattern (value).
	Output Mode Register A2, address 02h:
	LVDS output current bits (D7:D5) = 000, (3.5 mA)
	Internal terminator bit D4 = 0, (off)
	Output enable bit D3 = 0, (enabled)
	Output test pattern bit D2 = 1, (on/off)
	Number of output lanes bits (D1:D0) = 01, (4 lanes)
	Address = 02h;
	Data = 1h: ADC sends sample data
	Data = 5h: ADC sends test pattern (a contant defined
	in frames 3 and 4)
	Called by InitCamera3010.
\param drvno selects PCIe board
\param adc_mode 0: normal, 2: custom pattern
\param custom_pattern (only used when adc_mode = 2)
\return void
*/
void Cam3010_ADC_setMode( UINT32 drvno, UINT8 adc_mode, UINT16 custom_pattern )
{
	switch (adc_mode)
	{
	case 2:
		SendFLCAM( drvno, maddr_adc, adc_ltc2271_regaddr_outmode, adc_ltc2271_msg_custompattern );
		//Test pattern MSB regsiter A3 (TP15:TP8) Address = 03h, Data = custom (8 bit)
		SendFLCAM( drvno, maddr_adc, adc_ltc2271_regaddr_custompattern_msb, custom_pattern >> 8 );
		//Test pattern LSB regsiter A4 (TP7:TP0)	Address = 04h, Data = custom (8 bit)
		SendFLCAM( drvno, maddr_adc, adc_ltc2271_regaddr_custompattern_lsb, custom_pattern & 0x00FF );
		break;
	case 0:
	default:
		SendFLCAM( drvno, maddr_adc, adc_ltc2271_regaddr_outmode, adc_ltc2271_msg_normal_mode );
		break;
	}
	return;
}

/**
\brief Init routine for Camera System 3030.
	Sets registers in ADC ADS5294.
\param drvno selects PCIe board
\param adc_mode 0: normal mode, 1: ramp, 2: custom pattern
\param custom_pattern only used when adc_mode = 2, lower 14 bits are used as output of ADC
\param gain in ADC
\return void
*/
void InitCamera3030( UINT32 drvno, UINT8 adc_mode, UINT16 custom_pattern, UINT8 gain )
{
	Cam3030_ADC_reset( drvno );
	Cam3030_ADC_twoWireModeEN( drvno ); //two wire mode output interface for pal versions P209_2 and above
	Cam3030_ADC_SetGain( drvno, gain );
	if (adc_mode)
		Cam3030_ADC_RampOrPattern( drvno, adc_mode, custom_pattern );
	return;
}

/**
\brief ADC reset routine for Camera System 3030.
	Resets register of ADC ADS5294 to default state (output interface is 1 wire!).
	Called by InitCamera3030
\param drvno selects PCIe board
\return void
*/
void Cam3030_ADC_reset( UINT32 drvno )
{
	SendFLCAM( drvno, maddr_adc, adc_ads5294_regaddr_reset, adc_ads5294_msg_reset );
	return;
}

/**
\brief ADC output interface config routine for Camera System 3030.
	Enables two wire LVDS data transfer mode of ADC ADS5294.
	Only works with PAL versions P209_2 and above.
	Called by InitCamera3030 - comment for older versions and rebuild
	or use on e-lab test computer desktop LabView folder lv64hs (bool switch in 3030 init tab)
\param drvno selects PCIe board
\return void
*/
void Cam3030_ADC_twoWireModeEN( UINT32 drvno )
{
	SendFLCAM( drvno, maddr_adc, adc_ads5294_regaddr_2wireMode, adc_ads5294_msg_2wireMode );
	SendFLCAM( drvno, maddr_adc, adc_ads5294_regaddr_wordWiseOutput, adc_ads5294_msg_wordWiseOutput );
	SendFLCAM( drvno, maddr_adc, adc_ads5294_regaddr_ddrClkAlign, adc_ads5294_msg_ddrClkAlign );
	return;
}

/**
\brief ADC gain config routine for Camera System 3030.
	Sets gain of ADC ADS5294 0...15 by callig SetADGain() subroutine.
	Called by InitCamera3030
\param drvno selects PCIe board
\param gain of ADC
\return void
*/
void Cam3030_ADC_SetGain( UINT32 drvno, UINT8 gain )
{
	SetADGain( drvno, 1, gain, gain, gain, gain, gain, gain, gain, gain );
	return;
}

/**
\brief ADC debug mode for Camera System 3030.
	Lets ADC send a ramp or a custom pattern (value) instead of ADC sample data.
	Called by InitCamera3030 when adc_mode > 0.
\param drvno selects PCIe board
\param adc_mode 1: ramp, 2: custom pattern
\param custom_pattern (only used when adc_mode = 2)
\return void
*/
void Cam3030_ADC_RampOrPattern( UINT32 drvno, UINT8 adc_mode, UINT16 custom_pattern )
{
	switch (adc_mode)
	{
	case 1: //ramp
		SendFLCAM( drvno, maddr_adc, adc_ads5294_regaddr_mode, adc_ads5294_msg_ramp );
		break;
	case 2: //custom pattern
		//to activate custom pattern the following messages are necessary: d - data
		//at addr 0x25 (mode and higher bits): 0b00000000000100dd
		SendFLCAM( drvno, maddr_adc, adc_ads5294_regaddr_mode, adc_ads5294_msg_custompattern | ((custom_pattern >> 12) & 0x3) );
		//at addr 0x26 (lower bits): 0bdddddddddddd0000
		SendFLCAM( drvno, maddr_adc, adc_ads5294_regaddr_custompattern, custom_pattern << 4 );
		break;
	default:
		break;
	}
	return;
}


/**
\brief Set GPXCtrl register.
\param drvno select PCIe board
\param GPXAddress address to access
\param GPXData data to write
\return bool: true - success, false - read/write error
*/
BOOL SetGPXCtrl( UINT32 drvno, UINT8 GPXAddress, UINT32 GPXData )
{
	UINT32 regData = 0,
		tempData = 0;
	//Read old data of ctrl gpx reg
	if (!ReadLongS0( drvno, &regData, S0Addr_TDCCtrl )) return FALSE;
	//shift gpx addr to the right place for the gpx ctrl reg
	tempData = GPXAddress << 28;
	//set CSexpand bit: reset CS Bit
	tempData &= 0xF0000000;
	//hold the other bits of the ctrl gpx reg
	regData &= 0x07FFFFFF;
	//combine the old ctrl bits with the new address
	regData |= tempData;
	//write to the gpxctrl reg
	if (!WriteLongS0( drvno, regData, S0Addr_TDCCtrl )) return FALSE;
	WriteLongS0( drvno, GPXData, S0Addr_TDCData );
	return TRUE;
}

/**
\brief Read GPXCtrl register.
\param drvno select PCIe board
\param GPXAddress address to access
\param GPXData pointer where read data is written to
\return bool: true - success, false - read/write error
*/
BOOL ReadGPXCtrl( UINT32 drvno, UINT8 GPXAddress, UINT32* GPXData )
{
	UINT32 regData = 0,
		tempData = 0;
	//Read old data of ctrl gpx reg
	if (!ReadLongS0( drvno, &regData, S0Addr_TDCCtrl )) return FALSE;
	//shift gpx addr to the right place for the gpx ctrl reg
	tempData = GPXAddress << 28;
	//set CSexpand bit set CS Bit
	tempData |= 0x08000000;
	//hold the other bits of the ctrl gpx reg
	regData &= 0x07FFFFFF;
	//combine the old ctrl bits with the new address
	regData |= tempData;
	//write to the gpxctrl reg
	if (!WriteLongS0( drvno, regData, S0Addr_TDCCtrl )) return FALSE;
	ReadLongS0( drvno, GPXData, S0Addr_TDCData );
	return TRUE;
}

/**
\brief Initialize the TDC-GPX chip. TDC: time delay counter option.
\param drvno PCIe board identifier.
\param delay GPX offset is used to increase accuracy. A counter value can be added, usually 1000.
\return
*/
void InitGPX( UINT32 drvno, UINT32 delay )
{
	HWND hWnd;
	char pstring[80] = "";
	int i, j = 0;
	char fn[1000];
	UINT32 regData, regNumber, tempData, err_cnt = 0;
	BOOL space, abbr, irf, empty;
	UINT32 mask = 0x3FFFF;
	delay &= mask;
	UINT32 regVal = 0x08200000 | delay;
	UINT32 RegData[12][2] = {
		{ 0, 0x000000AB },	// write to reg0: 0x80    disable inputs
	{ 1, 0x0620620 },	// write to reg1: 0x0620620 channel adjust
	{ 2, 0x00062FFC },	// write to reg2: 62E04  R-mode, disable all CH
	{ 3, 0x00000000 },	// write to reg3: 0 set to ecl
	{ 4, 0x02000000 },	// write to reg4: 0x02000000 EF flag=on
	{ 6, 0x08000001 },	// write to reg6: ecl + FILL=1
	{ 7, 0x00001FB4 },	// write to reg7: res= 27ps 
	{ 11, 0x07ff0000 },	// write to reg11: 7ff all error flags (layout flag is not connected)
	{ 12, 0x00000000 },	// write to reg12: no ir flags - is used anyway when 1 hit
	{ 14, 0x0 },
	//scharf setzen
	{ 4, 0x02400000 },	// write to reg4: master reset
	{ 2, 0x00062004 }	// write to reg2: 62E04  R-mode, en CH0..5 (3 werte
	};
	// setupo GPX chip for mode M
	//reset GPX  Â´bit0 in GPXCTRL reg
	ReadLongS0( drvno, &regData, S0Addr_TDCCtrl );
	regData |= 0x01;
	WriteLongS0( drvno, regData, S0Addr_TDCCtrl );
	regData &= 0xFFFFFFFE;
	WriteLongS0( drvno, regData, S0Addr_TDCCtrl ); //reset bit
	//setup R mode -> time between start and stop
	SetGPXCtrl( drvno, 5, regVal ); // write to reg5: 82000000 retrigger, disable after start-> reduce to 1 val
	for (int write_reg = 0; write_reg < 12; write_reg++)
	{
		SetGPXCtrl( drvno, RegData[write_reg][0], RegData[write_reg][1] );//write
		ReadGPXCtrl( drvno, RegData[write_reg][0], &regData );//read
		if (RegData[write_reg][1] != regData) err_cnt++;//compare write data with readdata
	}
	return;
}

/**
\brief Reads registers 0 to 12 of TDC-GPX chip. Time delay counter option.
\param drvno PCIe board identifier
\return none
*/
void AboutGPX( UINT32 drvno )
{
	HWND hWnd;
	char pstring[80] = "";
	int i, j = 0;
	char fn[1000];
	ULONG regData, regNumber, tempData;
	BOOL space, abbr, irf, empty;
	char LUTS0Reg[16][30] = {
		"Reg0 \t",
		"Reg1 \t",
		"Reg2\t",
		"Reg3\t",
		"Reg4 \t",
		"Reg5\t",
		"Reg6 \t",
		"Reg7\t",
		"Reg8\t",
		"Reg9 \t",
		"Reg10\t",
		"Reg11 \t",
		"Reg12 \t",
		"Reg13\t ",
		"Reg14 \t",
		"Reg15\t"
	}; //Look-Up-Table for the S0 Registers

	hWnd = GetActiveWindow();

	j = sprintf( fn, "GPX- registers   \n" );

	for (i = 0; i < 8; i++)
	{
		ReadGPXCtrl( drvno, i, &regData );
		j += sprintf( fn + j, "%s \t: 0x%I32x\n", LUTS0Reg[i], regData );
	}

	for (i = 11; i < 13; i++)
	{
		ReadGPXCtrl( drvno, i, &regData );
		j += sprintf( fn + j, "%s \t: 0x%I32x\n", LUTS0Reg[i], regData );
	}
	MessageBox( hWnd, fn, "GPX regs", MB_OK );
	j = sprintf( fn, "delay- registers   \n" );
	i = 0;
	abbr = FALSE;
	empty = FALSE;
	while (!abbr)
	{
		//master reset - 
//		SetGPXCtrl(drvno, 4, 0); // write to reg4
//		WriteLongS0(drvno, 0x02800000, 0x5C);
		WaitTrigger( 1, FALSE, &space, &abbr );
		irf = FALSE;
		//		while (!irf & !abbr)
		{	//wait for IR
//			ReadLongS0(drvno, &regData, 0x58);
//			if ((regData & 0x02) > 0) { irf = TRUE; }; //02=IR , 04=LF, 08=empty
//			WaitTrigger(1, FALSE, &space, &abbr);
		}
		i = 0;
		j = sprintf( fn, "read- regs   \n" );
		//		while (!abbr & i < 1)
		{	//read 2 vals
			i += 1;
			//		ReadLongS0(drvno, &regData, 0x58);
			//		if (regData &= 0x08 != 0) { empty = TRUE; };
			ReadGPXCtrl( drvno, 8, &regData ); //lege addr 8 an bus !!!!
			j += sprintf( fn + j, "%d \t: 0x%I32x\n", i, regData );

			i += 1;
			//		ReadLongS0(drvno, &regData, 0x58);
			//		if (regData &= 0x08 != 0) { empty = TRUE; };
			ReadGPXCtrl( drvno, 9, &regData ); //lege addr 9 an bus !!!!
			j += sprintf( fn + j, "%d \t: 0x%I32x\n", i, regData );
		}
		MessageBox( hWnd, fn, "GPX regs", MB_OK );
	}
	ReadGPXCtrl( drvno, 11, &regData );
	j += sprintf( fn + j, "%s \t: 0x%I32x\n", " stop hits", regData );
	ReadGPXCtrl( drvno, 12, &regData );
	j += sprintf( fn + j, "%s \t: 0x%I32x\n", " flags", regData );
	MessageBox( hWnd, fn, "GPX regs", MB_OK );
	ReadGPXCtrl( drvno, 8, &regData ); //read access follows                 set addr 8 to bus !!!!
	//master reset
//	SetGPXCtrl(drvno, 4, 0); // write to reg4
//	WriteLongS0(drvno, 0x06400300, 0x5C);
	return;
}

/**
\brief Calculate needed RAM in MB for given nos and nob.
\param nos number of samples
\param nob number of blocks
\return RAM in MB
*/
double CalcRamUsageInMB( UINT32 nos, UINT32 nob )
{
	double ramUsage = 0;
	for (int i = 0; i < number_of_boards; i++)
		ramUsage += nos * nob * aPIXEL[i + 1] * aCAMCNT[i + 1] * sizeof( UINT16 );
	ramUsage = ramUsage / 1048576;
	WDC_Err( "ram usage: %f", ramUsage );
	return ramUsage;
}

/**
\brief Calculate the theoretical time needed for one measurement.
\param nos number of samples
\param nob number of blocks
\param exposure_time_in_ms exposure time in ms
\return time in seconds
*/
double CalcMeasureTimeInSeconds( UINT32 nos, UINT32 nob, double exposure_time_in_ms )
{
	double measureTime = (double)nos * (double)nob * exposure_time_in_ms / 1000;
	return measureTime;
}


/**
\brief For FFTs: Setup full binning.
\param drvno PCIe board identifier.
\param lines Lines in camera.
\param vfreq Frequency for vertical clock.
\return True for success.
*/
BOOL SetupFullBinning( UINT32 drvno, UINT32 lines, UINT8 vfreq )
{
	BOOL success = SetupVCLKReg( drvno, lines, vfreq );
	success &= ResetPartialBinning( drvno );
	return success;
}

/**
\brief Turn partial binning on or off.
\param drvno PCIe board identifier.
\param number_of_regions =0 to turn partial binning off. !=0 to turn on.
\return True for success.
*/
BOOL SetPartialBinning( UINT32 drvno, UINT16 number_of_regions )
{
	BOOL success = SetS0Bit( 15, S0Addr_ARREG, drvno );//this turns ARREG on and therefore partial binning too
	success &= WriteLongS0( drvno, number_of_regions, S0Addr_ARREG );
	return success;
}

BOOL ResetPartialBinning( UINT32 drvno )
{
	return ResetS0Bit( 15, S0Addr_ARREG, drvno );//this turns ARREG off and therefore partial binning too
}

/**
\brief Turn autostart for xck for lines on.
\param drvno PCIe board identifier.
\return True for success.
*/
BOOL AutostartXckForLines( UINT32 drvno )
{
	WDC_Err("AUTOSTART CALL");
	return SetS0Bit( 0, S0Addr_CTRLB, drvno );
}

/**
\brief Turn autostart for xck for lines on.
\param drvno PCIe board identifier.
\return True for success.
*/
BOOL ResetAutostartXck( UINT32 drvno )
{
	BOOL success = ResetS0Bit( 0, S0Addr_CTRLB, drvno );
	success &= ResetS0Bit( 1, S0Addr_CTRLB, drvno );
	success &= ResetS0Bit( 2, S0Addr_CTRLB, drvno );
	return success;
}

/**
\brief Initializes the pro DLL. Call this before using it. While initialization global variables are set in pro dll.
\return void
*/
void InitProDLL()
{
	struct global_vars g;
	g.pBigBufBase = pBigBufBase;
	g.hDev = hDev;
	g.aPIXEL = aPIXEL;
	g.aCAMCNT = aCAMCNT;
	g.Nospb = Nospb;
	DLLInitGlobals( g );
	return;
}

/**
\brief Checks if the dam routine was already called.
\param drvno PCIe board identifier.
\return True when DMA is set.
*/
BOOL isDmaSet( UINT32 drvno )
{
	return WDC_IntIsEnabled( hDev[drvno] );
}

/**
\brief Check if measure on bit is set.
\param drvno PCIe board identifier.
\return True when measureon bit is set.
*/
BOOL isMeasureOn( UINT32 drvno )
{
	UINT32 data = 0;
	BOOL success = ReadLongS0( drvno, &data, DmaAddr_PCIEFLAGS );
	//Check for successful read and measure on bit
	if (success && (PCIEFLAGS_bit_MEASUREON & data))
		return TRUE;
	else
		return FALSE;
}

/**
\brief Check if blockon bit is set.
\param drvno PCIe board identifier.
\return True when blockon bit is set.
*/
BOOL isBlockOn( UINT32 drvno )
{
	UINT32 data = 0;
	BOOL success = ReadLongS0( drvno, &data, DmaAddr_PCIEFLAGS );
	//Check for successful read and measure on bit
	if (success && (PCIEFLAGS_bit_BLOCKON & data))
		return TRUE;
	else
		return FALSE;
}

/**
\brief Returns when measure on bit is 0.
\param drvno PCIe board identifier.
\return none
*/
void waitForMeasureReady( UINT32 drvno )
{
	while (isMeasureOn( drvno ));
	return;
}

/**
\brief Returns when block on bit is 0.
\param drvno PCIe board identifier.
\return none
*/
void waitForBlockReady( UINT32 drvno )
{
	while (isBlockOn( drvno ));
	return;
}

/**
\brief Sets BlockOn bit in PCIEFLAGS.
\param drvno PCIe board identifier.
\return TRUE when success, otherwise FALSE
*/
BOOL setBlockOn( UINT32 drvno )
{
	return SetS0Bit( PCIEFLAGS_bitindex_BLOCKON, DmaAddr_PCIEFLAGS, drvno );
}

/**
\brief Resets BlockOn bit in PCIEFLAGS.
\param drvno PCIe board identifier.
\return TRUE when success, otherwise FALSE
*/
BOOL resetBlockOn( UINT32 drvno )
{
	return ResetS0Bit( PCIEFLAGS_bitindex_BLOCKON, DmaAddr_PCIEFLAGS, drvno );
}

/**
\brief Sets setMeasureOn bit in PCIEFLAGS.
\param drvno PCIe board identifier.
\return TRUE when success, otherwise FALSE
*/
BOOL setMeasureOn( UINT32 drvno )
{
	return SetS0Bit( PCIEFLAGS_bitindex_MEASUREON, DmaAddr_PCIEFLAGS, drvno );
}

/**
\brief Resets setMeasureOn bit in PCIEFLAGS.
\param drvno PCIe board identifier.
\return TRUE when success, otherwise FALSE
*/
BOOL resetMeasureOn( UINT32 drvno )
{
	return ResetS0Bit( PCIEFLAGS_bitindex_MEASUREON, DmaAddr_PCIEFLAGS, drvno );
}

/**
\brief Chooses trigger input for block trigger input (BTI)
\param drvno PCIe board identifier.
\param bti_mode Defines the input mode for BTI.
	- 0: I
	- 1: S1
	- 2: S2
	- 3: S1&s2
	- 4: BTIMER
\return TRUE when success, otherwise FALSE
*/
BOOL SetBTI( UINT32 drvno, UINT8 bti_mode )
{
	return SetS0Reg( bti_mode << CTRLB_bitindex_BTI0, CTRLB_bit_BTI0 | CTRLB_bit_BTI1 | CTRLB_bit_BTI2, S0Addr_CTRLB, drvno );
}

/**
\brief Chooses trigger input for scan trigger input (STI)
\param drvno PCIe board identifier.
\param sti_mode Defines the input mode for STI.
	- 0: I
	- 1: S1
	- 2: S2
	- 3: unused
	- 4: S Timer
	- 5: ASL
\return TRUE when success, otherwise FALSE
*/
BOOL SetSTI( UINT32 drvno, UINT8 sti_mode )
{
	return SetS0Reg( sti_mode, CTRLB_bit_STI0 | CTRLB_bit_STI1 | CTRLB_bit_STI2, S0Addr_CTRLB, drvno );
}