#ifndef SCR_AURIX_TC3x_h_
#define SCR_AURIX_TC3x_h_

#include <stdint.h>

extern uint8_t scr_xram[779];

#define OFFSET_scr_xram    (0) /*(0x0) */
#define SIZE_scr_xram      (779) /*(0x30b) */

#define LABEL_scr_xram___sdcc_init_data      (278) /*(0x116) */
#define LABEL_scr_xram__main_retunr_value_65536_101      (7424) /*(0x1d00) */
#define LABEL_scr_xram__main_cnt_65536_101      (7426) /*(0x1d02) */
#define LABEL_scr_xram__main_ADC_Stat_65536_101      (7428) /*(0x1d04) */
#define LABEL_scr_xram__main_Capture_Value_sum_65536_101      (7429) /*(0x1d05) */
#define LABEL_scr_xram__main_temp_65536_101      (7433) /*(0x1d09) */
#define LABEL_scr_xram__main_Duty_Cycle_65536_101      (7437) /*(0x1d0d) */
#define LABEL_scr_xram__00110      (612) /*(0x264) */
#define LABEL_scr_xram__00134      (625) /*(0x271) */
#define LABEL_scr_xram__00135      (627) /*(0x273) */
#define LABEL_scr_xram__00102      (630) /*(0x276) */
#define LABEL_scr_xram__00136      (640) /*(0x280) */
#define LABEL_scr_xram__00137      (642) /*(0x282) */
#define LABEL_scr_xram__00104      (645) /*(0x285) */
#define LABEL_scr_xram__00138      (655) /*(0x28f) */
#define LABEL_scr_xram__00139      (657) /*(0x291) */
#define LABEL_scr_xram__00106      (660) /*(0x294) */
#define LABEL_scr_xram__00140      (670) /*(0x29e) */
#define LABEL_scr_xram__00141      (672) /*(0x2a0) */
#define LABEL_scr_xram__00112      (692) /*(0x2b4) */
#define LABEL_scr_xram__00169      (693) /*(0x2b5) */
#define LABEL_scr_xram__00171      (712) /*(0x2c8) */
#define LABEL_scr_xram__00181      (740) /*(0x2e4) */
#define LABEL_scr_xram__00174      (748) /*(0x2ec) */
#define LABEL_scr_xram__00182      (742) /*(0x2e6) */
#define LABEL_scr_xram__00175      (754) /*(0x2f2) */
#define LABEL_scr_xram___xinit__Duty_Cycle_Calculator      (773) /*(0x305) */
#define LABEL_scr_xram___xinit__edge_counter      (774) /*(0x306) */
#define LABEL_scr_xram___xinit__Check_Pin_Stat      (775) /*(0x307) */
#define LABEL_scr_xram___xinit__Read_Capture_Register      (776) /*(0x308) */
#define LABEL_scr_xram___xinit__rising_edge      (777) /*(0x309) */
#define LABEL_scr_xram___xinit__falling_edge      (778) /*(0x30a) */
#define LABEL_scr_xram___sdcc_init_xstack      (265) /*(0x109) */
#define LABEL_scr_xram___mcs51_genXINIT      (281) /*(0x119) */
#define LABEL_scr_xram_L00003      (315) /*(0x13b) */
#define LABEL_scr_xram_L00001      (298) /*(0x12a) */
#define LABEL_scr_xram_L00002      (308) /*(0x134) */
#define LABEL_scr_xram___mcs51_genRAMCLEAR      (318) /*(0x13e) */
#define LABEL_scr_xram_L00004      (321) /*(0x141) */
#define LABEL_scr_xram___mcs51_genXRAMCLEAR      (327) /*(0x147) */
#define LABEL_scr_xram_L00006      (344) /*(0x158) */
#define LABEL_scr_xram_L00008      (363) /*(0x16b) */
#define LABEL_scr_xram_L00007      (357) /*(0x165) */
#define LABEL_scr_xram__00101      (380) /*(0x17c) */
#define LABEL_scr_xram__00101      (402) /*(0x192) */
#define LABEL_scr_xram__00101      (417) /*(0x1a1) */
#define LABEL_scr_xram__00101      (454) /*(0x1c6) */
#define LABEL_scr_xram__00101      (474) /*(0x1da) */
#define LABEL_scr_xram__00103      (518) /*(0x206) */
#define LABEL_scr_xram__00105      (525) /*(0x20d) */
#define LABEL_scr_xram__00101      (532) /*(0x214) */
#define LABEL_scr_xram___xinit__Capture_Value_1      (765) /*(0x2fd) */
#define LABEL_scr_xram___xinit__Capture_Value_2      (767) /*(0x2ff) */
#define LABEL_scr_xram___xinit__duty_cycle      (769) /*(0x301) */
#define LABEL_scr_xram___xinit__pending_bit_status      (771) /*(0x303) */
#define LABEL_scr_xram___xinit__pending_bit_status_1      (772) /*(0x304) */
#define LABEL_scr_xram___xstack_start      (7169) /*(0x1c01) */
#define LABEL_scr_xram___sdcc_gsinit3_start      (281) /*(0x119) */
#define LABEL_scr_xram__resetvec      (0) /*(0x0) */
#define LABEL_scr_xram___xdatac_end      (7438) /*(0x1d0e) */
#define LABEL_scr_xram___xdatac_start      (7424) /*(0x1d00) */
#define LABEL_scr_xram__SCR_CCU_Capture_Mode_0      (403) /*(0x193) */
#define LABEL_scr_xram__etext      (765) /*(0x2fd) */
#define LABEL_scr_xram_s_PSEG      (7169) /*(0x1c01) */
#define LABEL_scr_xram__rising_edge      (7450) /*(0x1d1a) */
#define LABEL_scr_xram__SCR_IR_Select_External_Interrupt_Line      (455) /*(0x1c7) */
#define LABEL_scr_xram__Capture_Value_1      (7438) /*(0x1d0e) */
#define LABEL_scr_xram__pending_bit_status_1      (7445) /*(0x1d15) */
#define LABEL_scr_xram__Capture_Value_2      (7440) /*(0x1d10) */
#define LABEL_scr_xram__SCR_IR_Select_Edge_Mode      (475) /*(0x1db) */
#define LABEL_scr_xram__EXINT5IS_interrupt      (693) /*(0x2b5) */
#define LABEL_scr_xram___roxdata_end      (779) /*(0x30b) */
#define LABEL_scr_xram___sdcc_program_startup      (369) /*(0x171) */
#define LABEL_scr_xram___stack_start      (8) /*(0x8) */
#define LABEL_scr_xram___ddata_end      (8) /*(0x8) */
#define LABEL_scr_xram___sdcc_gsinit5_start      (366) /*(0x16e) */
#define LABEL_scr_xram__EXINT8IS_interrupt      (694) /*(0x2b6) */
#define LABEL_scr_xram___sdcc_gsinit4B_start      (327) /*(0x147) */
#define LABEL_scr_xram___xdatai_end      (7452) /*(0x1d1c) */
#define LABEL_scr_xram__edge_counter      (7447) /*(0x1d17) */
#define LABEL_scr_xram___sdcc_gsinit1_start      (265) /*(0x109) */
#define LABEL_scr_xram___xdatai_start      (7438) /*(0x1d0e) */
#define LABEL_scr_xram_s_XSEG      (7424) /*(0x1d00) */
#define LABEL_scr_xram___pdata_end      (7169) /*(0x1c01) */
#define LABEL_scr_xram__pending_bit_status      (7444) /*(0x1d14) */
#define LABEL_scr_xram__SCR_IR_Enable_Interrupt_Node      (519) /*(0x207) */
#define LABEL_scr_xram__duty_cycle      (7442) /*(0x1d12) */
#define LABEL_scr_xram__SCR_CCT_Timer_Basic_Operation      (381) /*(0x17d) */
#define LABEL_scr_xram__Duty_Cycle_Calculator      (7446) /*(0x1d16) */
#define LABEL_scr_xram__Read_Capture_Register      (7449) /*(0x1d19) */
#define LABEL_scr_xram___roxdata_start      (765) /*(0x2fd) */
#define LABEL_scr_xram_s_XINIT      (765) /*(0x2fd) */
#define LABEL_scr_xram___sdcc_external_startup      (377) /*(0x179) */
#define LABEL_scr_xram___sdcc_gsinit2_start      (268) /*(0x10c) */
#define LABEL_scr_xram__EXINT9IS_interrupt      (719) /*(0x2cf) */
#define LABEL_scr_xram___sdcc_gsinit4_start      (318) /*(0x13e) */
#define LABEL_scr_xram___pdata_start      (7169) /*(0x1c01) */
#define LABEL_scr_xram__gpio_init      (418) /*(0x1a2) */
#define LABEL_scr_xram__Check_Pin_Stat      (7448) /*(0x1d18) */
#define LABEL_scr_xram___init_table      (256) /*(0x100) */
#define LABEL_scr_xram_s_XISEG      (7438) /*(0x1d0e) */
#define LABEL_scr_xram__SCR_Select_Interrupt_Priority      (526) /*(0x20e) */
#define LABEL_scr_xram__main      (533) /*(0x215) */
#define LABEL_scr_xram___sdcc_gsinit_startup      (259) /*(0x103) */
#define LABEL_scr_xram__falling_edge      (7451) /*(0x1d1b) */

#endif
