module DDS(
	input logic clk,
	input logic reset,
	input logic en,
	input logic [31:0] phase_inc,
	output logic [11:0] sin_out,
	output logic [11:0] cos_out,
	output logic [11:0] squ_out,
	output logic [11:0] saw_out
);
endmodule