C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Lcu_Ip_Hw_Access.c:586:13:HwAcc_Lcu_AsyncGetLogicInput	0	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Lcu_Ip_Hw_Access.c:592:13:HwAcc_Lcu_AsyncGetSwOverrideInput	0	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Lcu_Ip_Hw_Access.c:598:13:HwAcc_Lcu_AsyncGetLogicOutput	0	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Lcu_Ip_Hw_Access.c:604:13:HwAcc_Lcu_AsyncGetForceOutput	0	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Lcu_Ip_Hw_Access.c:609:13:HwAcc_Lcu_AsyncGetForceStatus	0	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Lcu_Ip_Hw_Access.c:615:13:HwAcc_Lcu_AsyncGetCombineForce	4	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Lcu_Ip_Hw_Access.c:629:13:HwAcc_Lcu_AsyncGetLutStatus	0	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Lcu_Ip_Hw_Access.c:158:6:HwAcc_Lcu_AsyncSetInputMuxSelect	0	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Lcu_Ip_Hw_Access.c:164:6:HwAcc_Lcu_AsyncSetInputSwOverrideValue	4	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Lcu_Ip_Hw_Access.c:175:6:HwAcc_Lcu_AsyncSetInputSwSyncMode	0	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Lcu_Ip_Hw_Access.c:189:6:HwAcc_Lcu_AsyncSetInputSwOverrideEnable	4	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Lcu_Ip_Hw_Access.c:202:9:HwAcc_Lcu_AsyncSetOutputEnable	8	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Lcu_Ip_Hw_Access.c:216:9:HwAcc_Lcu_AsyncSetOutputDebugMode	4	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Lcu_Ip_Hw_Access.c:229:9:HwAcc_Lcu_AsyncSetOutputForceInputSensitivity	4	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Lcu_Ip_Hw_Access.c:244:9:HwAcc_Lcu_AsyncSetOutputForceClearingMode	4	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Lcu_Ip_Hw_Access.c:259:9:HwAcc_Lcu_AsyncSetOutputForceSyncSelect	4	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Lcu_Ip_Hw_Access.c:274:9:HwAcc_Lcu_AsyncSetOutputPolarity	4	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Lcu_Ip_Hw_Access.c:289:9:HwAcc_Lcu_AsyncClearOutputForceEvent	0	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Lcu_Ip_Hw_Access.c:301:9:HwAcc_Lcu_AsyncSetOutputForceDma	0	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Lcu_Ip_Hw_Access.c:316:9:HwAcc_Lcu_AsyncSetOutputForceInt	8	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Lcu_Ip_Hw_Access.c:341:9:HwAcc_Lcu_AsyncSetOutputLutDma	0	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Lcu_Ip_Hw_Access.c:356:9:HwAcc_Lcu_AsyncSetOutputLutInt	8	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Lcu_Ip_Hw_Access.c:381:9:HwAcc_Lcu_AsyncSetOutputFallFilter	4	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Lcu_Ip_Hw_Access.c:396:9:HwAcc_Lcu_AsyncSetOutputRiseFilter	4	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Lcu_Ip_Hw_Access.c:411:9:HwAcc_Lcu_AsyncSetOutputLutControl	0	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Lcu_Ip_Hw_Access.c:423:7:HwAcc_Lcu_AsyncGetCombineForceInput	0	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Lcu_Ip_Hw_Access.c:437:6:HwAcc_Lcu_SetForceFilter	0	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Lcu_Ip_Hw_Access.c:448:6:HwAcc_Lcu_SetForcePolarity	0	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Lcu_Ip_Hw_Access.c:459:6:HwAcc_Lcu_SetCombineEnable	0	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Lcu_Ip_Hw_Access.c:470:6:HwAcc_Lcu_SetSwSyncSelect	0	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Lcu_Ip_Hw_Access.c:481:6:HwAcc_Lcu_SetWriteProtect	0	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Lcu_Ip_Hw_Access.c:489:19:HwAcc_Lcu_GetWriteProtect	0	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Lcu_Ip_Hw_Access.c:542:6:HwAcc_Lcu_SetHwOutputSetState	4	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Lcu_Ip_Hw_Access.c:550:6:HwAcc_Lcu_SetHwOutputCallbackState	4	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Lcu_Ip_Hw_Access.c:559:28:HwAcc_Lcu_GetHwOutputStatePointer	0	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Lcu_Ip_Hw_Access.c:566:6:HwAcc_Lcu_AsyncClearAllForceEvent	0	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Lcu_Ip_Hw_Access.c:576:6:HwAcc_Lcu_AsyncClearAllLutEvent	0	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Lcu_Ip_Hw_Access.c:638:6:HwAcc_Lcu_AsynGetInputInfo	4	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Lcu_Ip_Hw_Access.c:649:6:HwAcc_Lcu_AsynGetOutputInfo	4	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Lcu_Ip_Hw_Access.c:663:6:HwAcc_Lcu_SetInstanceOperationMode	0	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Lcu_Ip_Hw_Access.c:672:6:HwAcc_Lcu_SetLcForceControl	8	static
