{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759803717162 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759803717163 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 06 23:21:57 2025 " "Processing started: Mon Oct 06 23:21:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759803717163 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1759803717163 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rca -c rca --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off rca -c rca --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1759803717163 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1759803717476 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1759803717476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rca_and-gate_and " "Found design unit 1: rca_and-gate_and" {  } { { "and.vhd" "" { Text "C:/Users/Miguel/Documents/VHDL/4rca/and.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759803726101 ""} { "Info" "ISGN_ENTITY_NAME" "1 rca_and " "Found entity 1: rca_and" {  } { { "and.vhd" "" { Text "C:/Users/Miguel/Documents/VHDL/4rca/and.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759803726101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759803726101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rca_or-gate_or " "Found design unit 1: rca_or-gate_or" {  } { { "or.vhd" "" { Text "C:/Users/Miguel/Documents/VHDL/4rca/or.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759803726102 ""} { "Info" "ISGN_ENTITY_NAME" "1 rca_or " "Found entity 1: rca_or" {  } { { "or.vhd" "" { Text "C:/Users/Miguel/Documents/VHDL/4rca/or.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759803726102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759803726102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fa-full_adder " "Found design unit 1: fa-full_adder" {  } { { "fa.vhd" "" { Text "C:/Users/Miguel/Documents/VHDL/4rca/fa.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759803726103 ""} { "Info" "ISGN_ENTITY_NAME" "1 fa " "Found entity 1: fa" {  } { { "fa.vhd" "" { Text "C:/Users/Miguel/Documents/VHDL/4rca/fa.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759803726103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759803726103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rca_xor-gate_xor " "Found design unit 1: rca_xor-gate_xor" {  } { { "xor.vhd" "" { Text "C:/Users/Miguel/Documents/VHDL/4rca/xor.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759803726105 ""} { "Info" "ISGN_ENTITY_NAME" "1 rca_xor " "Found entity 1: rca_xor" {  } { { "xor.vhd" "" { Text "C:/Users/Miguel/Documents/VHDL/4rca/xor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759803726105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759803726105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rca.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rca-fa_4 " "Found design unit 1: rca-fa_4" {  } { { "rca.vhd" "" { Text "C:/Users/Miguel/Documents/VHDL/4rca/rca.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759803726106 ""} { "Info" "ISGN_ENTITY_NAME" "1 rca " "Found entity 1: rca" {  } { { "rca.vhd" "" { Text "C:/Users/Miguel/Documents/VHDL/4rca/rca.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759803726106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759803726106 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rca " "Elaborating entity \"rca\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1759803726134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa fa:full_adder_1 " "Elaborating entity \"fa\" for hierarchy \"fa:full_adder_1\"" {  } { { "rca.vhd" "full_adder_1" { Text "C:/Users/Miguel/Documents/VHDL/4rca/rca.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759803726139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rca_xor fa:full_adder_1\|rca_xor:xor1 " "Elaborating entity \"rca_xor\" for hierarchy \"fa:full_adder_1\|rca_xor:xor1\"" {  } { { "fa.vhd" "xor1" { Text "C:/Users/Miguel/Documents/VHDL/4rca/fa.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759803726143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rca_and fa:full_adder_1\|rca_and:and1 " "Elaborating entity \"rca_and\" for hierarchy \"fa:full_adder_1\|rca_and:and1\"" {  } { { "fa.vhd" "and1" { Text "C:/Users/Miguel/Documents/VHDL/4rca/fa.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759803726145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rca_or fa:full_adder_1\|rca_or:or1 " "Elaborating entity \"rca_or\" for hierarchy \"fa:full_adder_1\|rca_or:or1\"" {  } { { "fa.vhd" "or1" { Text "C:/Users/Miguel/Documents/VHDL/4rca/fa.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759803726148 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759803726258 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 06 23:22:06 2025 " "Processing ended: Mon Oct 06 23:22:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759803726258 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759803726258 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759803726258 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1759803726258 ""}
