// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _padding2d_fix16_HH_
#define _padding2d_fix16_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct padding2d_fix16 : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<7> > input_depth;
    sc_in< sc_lv<6> > input_height;
    sc_in< sc_lv<6> > input_width;
    sc_out< sc_lv<14> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<16> > input_r_q0;
    sc_out< sc_lv<14> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<16> > output_r_d0;


    // Module declarations
    padding2d_fix16(sc_module_name name);
    SC_HAS_PROCESS(padding2d_fix16);

    ~padding2d_fix16();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<15> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<14> > o_count_3_reg_299;
    sc_signal< sc_lv<14> > o_count_3_reg_299_pp1_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state10_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state11_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state12_pp1_stage0_iter2;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<14> > i_count_2_reg_310;
    sc_signal< sc_lv<5> > trunc_ln13_fu_339_p1;
    sc_signal< sc_lv<5> > trunc_ln13_reg_685;
    sc_signal< sc_lv<5> > add_ln13_fu_343_p2;
    sc_signal< sc_lv<5> > add_ln13_reg_692;
    sc_signal< sc_lv<7> > sext_ln5_1_fu_349_p1;
    sc_signal< sc_lv<7> > sext_ln5_1_reg_698;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<12> > mul_ln13_1_fu_360_p2;
    sc_signal< sc_lv<12> > mul_ln13_1_reg_703;
    sc_signal< sc_lv<10> > empty_fu_366_p1;
    sc_signal< sc_lv<10> > empty_reg_708;
    sc_signal< sc_lv<5> > empty_34_fu_370_p2;
    sc_signal< sc_lv<5> > empty_34_reg_714;
    sc_signal< sc_lv<5> > trunc_ln13_1_fu_375_p1;
    sc_signal< sc_lv<5> > trunc_ln13_1_reg_724;
    sc_signal< sc_lv<5> > empty_36_fu_379_p1;
    sc_signal< sc_lv<5> > empty_36_reg_729;
    sc_signal< sc_lv<5> > add_ln13_5_fu_383_p2;
    sc_signal< sc_lv<5> > add_ln13_5_reg_734;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<5> > empty_35_fu_390_p2;
    sc_signal< sc_lv<5> > empty_35_reg_740;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<6> > add_ln13_3_fu_395_p2;
    sc_signal< sc_lv<6> > add_ln13_3_reg_747;
    sc_signal< sc_lv<6> > shl_ln13_fu_400_p2;
    sc_signal< sc_lv<6> > shl_ln13_reg_752;
    sc_signal< sc_lv<6> > add_ln13_4_fu_405_p2;
    sc_signal< sc_lv<6> > add_ln13_4_reg_757;
    sc_signal< sc_lv<5> > add_ln13_12_fu_415_p2;
    sc_signal< sc_lv<5> > add_ln13_12_reg_762;
    sc_signal< sc_lv<14> > zext_ln13_fu_424_p1;
    sc_signal< sc_lv<14> > zext_ln13_reg_767;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<14> > zext_ln13_2_fu_427_p1;
    sc_signal< sc_lv<14> > zext_ln13_2_reg_774;
    sc_signal< sc_lv<14> > mul_ln13_fu_434_p2;
    sc_signal< sc_lv<14> > mul_ln13_reg_779;
    sc_signal< sc_lv<16> > zext_ln13_5_fu_440_p1;
    sc_signal< sc_lv<16> > zext_ln13_5_reg_784;
    sc_signal< sc_lv<16> > p_cast9_fu_443_p1;
    sc_signal< sc_lv<16> > p_cast9_reg_789;
    sc_signal< sc_lv<14> > p_cast6_fu_449_p1;
    sc_signal< sc_lv<16> > p_cast5_fu_452_p1;
    sc_signal< sc_lv<16> > p_cast5_reg_799;
    sc_signal< sc_lv<14> > zext_ln13_6_fu_469_p1;
    sc_signal< sc_lv<14> > zext_ln13_6_reg_804;
    sc_signal< sc_lv<14> > zext_ln13_7_fu_473_p1;
    sc_signal< sc_lv<14> > zext_ln13_9_fu_479_p1;
    sc_signal< sc_lv<5> > add_ln13_13_fu_482_p2;
    sc_signal< sc_lv<5> > add_ln13_13_reg_820;
    sc_signal< sc_lv<5> > empty_37_fu_486_p1;
    sc_signal< sc_lv<5> > empty_37_reg_826;
    sc_signal< sc_lv<14> > zext_ln13_10_fu_501_p1;
    sc_signal< sc_lv<14> > zext_ln13_10_reg_831;
    sc_signal< sc_lv<1> > icmp_ln13_fu_505_p2;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<5> > depth_fu_510_p2;
    sc_signal< sc_lv<5> > depth_reg_840;
    sc_signal< sc_lv<16> > add_ln20_fu_531_p2;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<1> > icmp_ln15_fu_520_p2;
    sc_signal< sc_lv<14> > i_count_fu_537_p2;
    sc_signal< sc_lv<14> > i_count_reg_853;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<16> > add_ln23_1_fu_547_p2;
    sc_signal< sc_lv<16> > add_ln23_1_reg_858;
    sc_signal< sc_lv<1> > icmp_ln23_fu_552_p2;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<5> > height_fu_557_p2;
    sc_signal< sc_lv<5> > height_reg_868;
    sc_signal< sc_lv<14> > add_ln30_fu_563_p2;
    sc_signal< sc_lv<14> > add_ln30_reg_873;
    sc_signal< sc_lv<16> > add_ln20_1_fu_568_p2;
    sc_signal< sc_lv<16> > add_ln20_1_reg_878;
    sc_signal< sc_lv<1> > icmp_ln25_fu_572_p2;
    sc_signal< sc_lv<1> > icmp_ln25_reg_883;
    sc_signal< sc_lv<1> > icmp_ln25_reg_883_pp1_iter1_reg;
    sc_signal< sc_lv<14> > add_ln30_1_fu_583_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<14> > o_count_7_fu_589_p2;
    sc_signal< sc_lv<14> > o_count_7_reg_897;
    sc_signal< sc_lv<16> > input_load_reg_902;
    sc_signal< sc_lv<14> > add_ln20_2_fu_600_p2;
    sc_signal< sc_lv<14> > add_ln20_2_reg_907;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<14> > o_count_8_fu_616_p2;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<1> > icmp_ln34_fu_605_p2;
    sc_signal< sc_lv<14> > add_ln23_3_fu_622_p2;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<14> > add_ln23_4_fu_627_p2;
    sc_signal< sc_lv<16> > o_count_6_fu_647_p2;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<1> > icmp_ln43_fu_636_p2;
    sc_signal< sc_lv<14> > add_ln13_6_fu_653_p2;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<14> > add_ln13_7_fu_658_p2;
    sc_signal< sc_lv<14> > add_ln13_10_fu_663_p2;
    sc_signal< sc_lv<5> > add_ln13_15_fu_668_p2;
    sc_signal< sc_lv<5> > add_ln13_16_fu_673_p2;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state10;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_lv<5> > indvars_iv2_reg_149;
    sc_signal< sc_lv<5> > indvars_iv_reg_159;
    sc_signal< sc_lv<14> > indvars_iv1_reg_169;
    sc_signal< sc_lv<14> > phi_ln13_reg_179;
    sc_signal< sc_lv<14> > indvars_iv10_reg_189;
    sc_signal< sc_lv<16> > o_count_0_reg_199;
    sc_signal< sc_lv<14> > i_count_0_reg_211;
    sc_signal< sc_lv<5> > depth_0_reg_223;
    sc_signal< sc_lv<16> > o_count_1_reg_234;
    sc_signal< sc_lv<14> > phi_ln13_1_reg_244;
    sc_signal< sc_lv<14> > o_count_reg_255;
    sc_signal< sc_lv<14> > o_count_2_reg_266;
    sc_signal< sc_lv<14> > i_count_1_reg_277;
    sc_signal< sc_lv<5> > height_0_reg_288;
    sc_signal< sc_lv<14> > ap_phi_mux_o_count_3_phi_fu_302_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<14> > o_count_4_reg_320;
    sc_signal< sc_lv<16> > o_count_5_reg_330;
    sc_signal< sc_lv<64> > zext_ln19_fu_526_p1;
    sc_signal< sc_lv<64> > zext_ln29_fu_578_p1;
    sc_signal< sc_lv<64> > zext_ln29_1_fu_595_p1;
    sc_signal< sc_lv<64> > zext_ln38_fu_611_p1;
    sc_signal< sc_lv<64> > zext_ln47_fu_642_p1;
    sc_signal< sc_lv<6> > trunc_ln13_fu_339_p0;
    sc_signal< sc_lv<6> > sext_ln5_1_fu_349_p0;
    sc_signal< sc_lv<5> > mul_ln13_1_fu_360_p0;
    sc_signal< sc_lv<7> > mul_ln13_1_fu_360_p1;
    sc_signal< sc_lv<6> > empty_36_fu_379_p0;
    sc_signal< sc_lv<6> > p_cast8_fu_387_p1;
    sc_signal< sc_lv<6> > add_ln13_3_fu_395_p1;
    sc_signal< sc_lv<6> > shl_ln13_fu_400_p0;
    sc_signal< sc_lv<5> > add_ln13_11_fu_411_p2;
    sc_signal< sc_lv<6> > sext_ln5_fu_421_p0;
    sc_signal< sc_lv<7> > sext_ln5_fu_421_p1;
    sc_signal< sc_lv<7> > mul_ln13_fu_434_p0;
    sc_signal< sc_lv<7> > mul_ln13_fu_434_p1;
    sc_signal< sc_lv<10> > p_cast7_fu_446_p1;
    sc_signal< sc_lv<10> > add_ln13_1_fu_458_p2;
    sc_signal< sc_lv<10> > p_cast4_fu_455_p1;
    sc_signal< sc_lv<10> > add_ln13_2_fu_463_p2;
    sc_signal< sc_lv<10> > zext_ln13_8_fu_476_p1;
    sc_signal< sc_lv<10> > add_ln13_8_fu_490_p2;
    sc_signal< sc_lv<10> > add_ln13_9_fu_495_p2;
    sc_signal< sc_lv<5> > trunc_ln15_fu_516_p1;
    sc_signal< sc_lv<16> > add_ln23_fu_542_p2;
    sc_signal< sc_lv<5> > trunc_ln43_fu_632_p1;
    sc_signal< sc_lv<15> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_lv<12> > mul_ln13_1_fu_360_p00;
    sc_signal< sc_lv<12> > mul_ln13_1_fu_360_p10;
    sc_signal< sc_lv<14> > mul_ln13_fu_434_p00;
    sc_signal< sc_lv<14> > mul_ln13_fu_434_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<15> ap_ST_fsm_state1;
    static const sc_lv<15> ap_ST_fsm_state2;
    static const sc_lv<15> ap_ST_fsm_state3;
    static const sc_lv<15> ap_ST_fsm_state4;
    static const sc_lv<15> ap_ST_fsm_state5;
    static const sc_lv<15> ap_ST_fsm_state6;
    static const sc_lv<15> ap_ST_fsm_state7;
    static const sc_lv<15> ap_ST_fsm_state8;
    static const sc_lv<15> ap_ST_fsm_state9;
    static const sc_lv<15> ap_ST_fsm_pp1_stage0;
    static const sc_lv<15> ap_ST_fsm_state13;
    static const sc_lv<15> ap_ST_fsm_state14;
    static const sc_lv<15> ap_ST_fsm_state15;
    static const sc_lv<15> ap_ST_fsm_state16;
    static const sc_lv<15> ap_ST_fsm_state17;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<6> ap_const_lv6_5;
    static const sc_lv<10> ap_const_lv10_4;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<14> ap_const_lv14_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln13_10_fu_663_p2();
    void thread_add_ln13_11_fu_411_p2();
    void thread_add_ln13_12_fu_415_p2();
    void thread_add_ln13_13_fu_482_p2();
    void thread_add_ln13_15_fu_668_p2();
    void thread_add_ln13_16_fu_673_p2();
    void thread_add_ln13_1_fu_458_p2();
    void thread_add_ln13_2_fu_463_p2();
    void thread_add_ln13_3_fu_395_p1();
    void thread_add_ln13_3_fu_395_p2();
    void thread_add_ln13_4_fu_405_p2();
    void thread_add_ln13_5_fu_383_p2();
    void thread_add_ln13_6_fu_653_p2();
    void thread_add_ln13_7_fu_658_p2();
    void thread_add_ln13_8_fu_490_p2();
    void thread_add_ln13_9_fu_495_p2();
    void thread_add_ln13_fu_343_p2();
    void thread_add_ln20_1_fu_568_p2();
    void thread_add_ln20_2_fu_600_p2();
    void thread_add_ln20_fu_531_p2();
    void thread_add_ln23_1_fu_547_p2();
    void thread_add_ln23_3_fu_622_p2();
    void thread_add_ln23_4_fu_627_p2();
    void thread_add_ln23_fu_542_p2();
    void thread_add_ln30_1_fu_583_p2();
    void thread_add_ln30_fu_563_p2();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_state10_pp1_stage0_iter0();
    void thread_ap_block_state11_pp1_stage0_iter1();
    void thread_ap_block_state12_pp1_stage0_iter2();
    void thread_ap_condition_pp1_exit_iter0_state10();
    void thread_ap_done();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_o_count_3_phi_fu_302_p4();
    void thread_ap_ready();
    void thread_depth_fu_510_p2();
    void thread_empty_34_fu_370_p2();
    void thread_empty_35_fu_390_p2();
    void thread_empty_36_fu_379_p0();
    void thread_empty_36_fu_379_p1();
    void thread_empty_37_fu_486_p1();
    void thread_empty_fu_366_p1();
    void thread_height_fu_557_p2();
    void thread_i_count_fu_537_p2();
    void thread_icmp_ln13_fu_505_p2();
    void thread_icmp_ln15_fu_520_p2();
    void thread_icmp_ln23_fu_552_p2();
    void thread_icmp_ln25_fu_572_p2();
    void thread_icmp_ln34_fu_605_p2();
    void thread_icmp_ln43_fu_636_p2();
    void thread_input_r_address0();
    void thread_input_r_ce0();
    void thread_mul_ln13_1_fu_360_p0();
    void thread_mul_ln13_1_fu_360_p00();
    void thread_mul_ln13_1_fu_360_p1();
    void thread_mul_ln13_1_fu_360_p10();
    void thread_mul_ln13_1_fu_360_p2();
    void thread_mul_ln13_fu_434_p0();
    void thread_mul_ln13_fu_434_p00();
    void thread_mul_ln13_fu_434_p1();
    void thread_mul_ln13_fu_434_p10();
    void thread_mul_ln13_fu_434_p2();
    void thread_o_count_6_fu_647_p2();
    void thread_o_count_7_fu_589_p2();
    void thread_o_count_8_fu_616_p2();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_p_cast4_fu_455_p1();
    void thread_p_cast5_fu_452_p1();
    void thread_p_cast6_fu_449_p1();
    void thread_p_cast7_fu_446_p1();
    void thread_p_cast8_fu_387_p1();
    void thread_p_cast9_fu_443_p1();
    void thread_sext_ln5_1_fu_349_p0();
    void thread_sext_ln5_1_fu_349_p1();
    void thread_sext_ln5_fu_421_p0();
    void thread_sext_ln5_fu_421_p1();
    void thread_shl_ln13_fu_400_p0();
    void thread_shl_ln13_fu_400_p2();
    void thread_trunc_ln13_1_fu_375_p1();
    void thread_trunc_ln13_fu_339_p0();
    void thread_trunc_ln13_fu_339_p1();
    void thread_trunc_ln15_fu_516_p1();
    void thread_trunc_ln43_fu_632_p1();
    void thread_zext_ln13_10_fu_501_p1();
    void thread_zext_ln13_2_fu_427_p1();
    void thread_zext_ln13_5_fu_440_p1();
    void thread_zext_ln13_6_fu_469_p1();
    void thread_zext_ln13_7_fu_473_p1();
    void thread_zext_ln13_8_fu_476_p1();
    void thread_zext_ln13_9_fu_479_p1();
    void thread_zext_ln13_fu_424_p1();
    void thread_zext_ln19_fu_526_p1();
    void thread_zext_ln29_1_fu_595_p1();
    void thread_zext_ln29_fu_578_p1();
    void thread_zext_ln38_fu_611_p1();
    void thread_zext_ln47_fu_642_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
