0.7
2020.2
Nov  8 2024
22:36:55
/home/umer-javed/Pictures/upload/project_simulation/project_simulation.gen/sources_1/ip/floating_point_0/sim/floating_point_0.v,1748833672,verilog,,/home/umer-javed/Pictures/upload/project_simulation/project_simulation.srcs/sources_1/new/axi_dpe.v,,floating_point_0,,uvm,,,,,,
/home/umer-javed/Pictures/upload/project_simulation/project_simulation.gen/sources_1/ip/floating_point_1/sim/floating_point_1.v,1748833673,verilog,,/home/umer-javed/Pictures/upload/project_simulation/project_simulation.gen/sources_1/ip/floating_point_3/sim/floating_point_3.v,,floating_point_1,,uvm,,,,,,
/home/umer-javed/Pictures/upload/project_simulation/project_simulation.gen/sources_1/ip/floating_point_2/sim/floating_point_2.v,1748833673,verilog,,/home/umer-javed/Pictures/upload/project_simulation/project_simulation.gen/sources_1/ip/floating_point_1/sim/floating_point_1.v,,floating_point_2,,uvm,,,,,,
/home/umer-javed/Pictures/upload/project_simulation/project_simulation.gen/sources_1/ip/floating_point_3/sim/floating_point_3.v,1748833673,verilog,,/home/umer-javed/Pictures/upload/project_simulation/project_simulation.gen/sources_1/ip/floating_point_0/sim/floating_point_0.v,,floating_point_3,,uvm,,,,,,
/home/umer-javed/Pictures/upload/project_simulation/project_simulation.sim/sim_1/behav/xsim/glbl.v,1748833629,verilog,,,,glbl,,uvm,,,,,,
/home/umer-javed/Pictures/upload/project_simulation/project_simulation.srcs/sim_1/new/tb_top_axi_dpe_wrapper.sv,1749577958,systemVerilog,,,,tb_top_axi_dpe_wrapper,,uvm,,,,,,
/home/umer-javed/Pictures/upload/project_simulation/project_simulation.srcs/sources_1/new/axi_dpe.v,1749571076,verilog,,,,axi_dpe,,uvm,,,,,,
/home/umer-javed/Pictures/upload/project_simulation/project_simulation.srcs/sources_1/new/block_ram.sv,1748833630,systemVerilog,,/home/umer-javed/Pictures/upload/project_simulation/project_simulation.srcs/sources_1/new/dot_product_engine.sv,,block_ram,,uvm,,,,,,
/home/umer-javed/Pictures/upload/project_simulation/project_simulation.srcs/sources_1/new/dot_product_engine.sv,1748991511,systemVerilog,,/home/umer-javed/Pictures/upload/project_simulation/project_simulation.srcs/sources_1/new/intN_to_fp32_wrapper.sv,,dot_product_engine,,uvm,,,,,,
/home/umer-javed/Pictures/upload/project_simulation/project_simulation.srcs/sources_1/new/intN_to_fp32_wrapper.sv,1748833630,systemVerilog,,/home/umer-javed/Pictures/upload/project_simulation/project_simulation.srcs/sources_1/new/top_axi_dpe_wrapper.sv,,intN_to_fp32_wrapper,,uvm,,,,,,
/home/umer-javed/Pictures/upload/project_simulation/project_simulation.srcs/sources_1/new/top_axi_dpe_wrapper.sv,1749571076,systemVerilog,,/home/umer-javed/Pictures/upload/project_simulation/project_simulation.srcs/sources_1/new/top_dot_product_engine.sv,,top_axi_dpe_wrapper,,uvm,,,,,,
/home/umer-javed/Pictures/upload/project_simulation/project_simulation.srcs/sources_1/new/top_dot_product_engine.sv,1749571076,systemVerilog,,/home/umer-javed/Pictures/upload/project_simulation/project_simulation.srcs/sim_1/new/tb_top_axi_dpe_wrapper.sv,,top_dot_product_engine,,uvm,,,,,,
