[
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.662681",
        "publicationYear": "1997",
        "publicationDate": "Oct. 1997",
        "articleNumber": "662681",
        "articleTitle": "Symbolic analysis of switched-capacitor networks using compacted nodal analysis in the s-domain",
        "volume": "16",
        "issue": "10",
        "startPage": "1196",
        "endPage": "1199",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37621613600,
                "preferredName": "H. Floberg",
                "firstName": "H.",
                "lastName": "Floberg"
            },
            {
                "id": 37265020200,
                "preferredName": "S. Mattisson",
                "firstName": "S.",
                "lastName": "Mattisson"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.662671",
        "publicationYear": "1997",
        "publicationDate": "Oct. 1997",
        "articleNumber": "662671",
        "articleTitle": "Efficient approximation of symbolic network functions using matroid intersection algorithms",
        "volume": "16",
        "issue": "10",
        "startPage": "1073",
        "endPage": "1081",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087432678,
                "preferredName": "Qicheng Yu",
                "firstName": null,
                "lastName": "Qicheng Yu"
            },
            {
                "id": 37268611900,
                "preferredName": "C. Sechen",
                "firstName": "C.",
                "lastName": "Sechen"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.640623",
        "publicationYear": "1997",
        "publicationDate": "June 1997",
        "articleNumber": "640623",
        "articleTitle": "Planar topological routing",
        "volume": "16",
        "issue": "6",
        "startPage": "651",
        "endPage": "656",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37065011200,
                "preferredName": "A. Lim",
                "firstName": "A.",
                "lastName": "Lim"
            },
            {
                "id": 37348304600,
                "preferredName": "V. Thanvantri",
                "firstName": "V.",
                "lastName": "Thanvantri"
            },
            {
                "id": 37272304600,
                "preferredName": "S. Sahni",
                "firstName": "S.",
                "lastName": "Sahni"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.640624",
        "publicationYear": "1997",
        "publicationDate": "June 1997",
        "articleNumber": "640624",
        "articleTitle": "Comments on \"FPAD: a fuzzy nonlinear programming approach to analog circuit design\"",
        "volume": "16",
        "issue": "6",
        "startPage": "656",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37297593400,
                "preferredName": "P.C. Maulik",
                "firstName": "P.C.",
                "lastName": "Maulik"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.662670",
        "publicationYear": "1997",
        "publicationDate": "Oct. 1997",
        "articleNumber": "662670",
        "articleTitle": "A precorrected-FFT method for electrostatic analysis of complicated 3-D structures",
        "volume": "16",
        "issue": "10",
        "startPage": "1059",
        "endPage": "1072",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37279023900,
                "preferredName": "J.R. Phillips",
                "firstName": "J.R.",
                "lastName": "Phillips"
            },
            {
                "id": 37274428400,
                "preferredName": "J.K. White",
                "firstName": "J.K.",
                "lastName": "White"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.658562",
        "publicationYear": "1997",
        "publicationDate": "Sept. 1997",
        "articleNumber": "658562",
        "articleTitle": "SIMON-A simulator for single-electron tunnel devices and circuits",
        "volume": "16",
        "issue": "9",
        "startPage": "937",
        "endPage": "944",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37272726700,
                "preferredName": "C. Wasshuber",
                "firstName": "C.",
                "lastName": "Wasshuber"
            },
            {
                "id": 37268804700,
                "preferredName": "H. Kosina",
                "firstName": "H.",
                "lastName": "Kosina"
            },
            {
                "id": 38543793800,
                "preferredName": "S. Selberherr",
                "firstName": "S.",
                "lastName": "Selberherr"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.594834",
        "publicationYear": "1997",
        "publicationDate": "March 1997",
        "articleNumber": "594834",
        "articleTitle": "Crosstalk reduction for VLSI",
        "volume": "16",
        "issue": "3",
        "startPage": "290",
        "endPage": "298",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 38275558700,
                "preferredName": "A. Vittal",
                "firstName": "A.",
                "lastName": "Vittal"
            },
            {
                "id": 37274844200,
                "preferredName": "M. Marek-Sadowska",
                "firstName": "M.",
                "lastName": "Marek-Sadowska"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.664231",
        "publicationYear": "1997",
        "publicationDate": "Dec. 1997",
        "articleNumber": "664231",
        "articleTitle": "An analytical delay model for RLC interconnects",
        "volume": "16",
        "issue": "12",
        "startPage": "1507",
        "endPage": "1514",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37273666400,
                "preferredName": "A.B. Kahng",
                "firstName": "A.B.",
                "lastName": "Kahng"
            },
            {
                "id": 37344254500,
                "preferredName": "S. Muddu",
                "firstName": "S.",
                "lastName": "Muddu"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.559334",
        "publicationYear": "1997",
        "publicationDate": "Jan. 1997",
        "articleNumber": "559334",
        "articleTitle": "The Elmore delay as a bound for RC trees with generalized input signals",
        "volume": "16",
        "issue": "1",
        "startPage": "95",
        "endPage": "104",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37345523100,
                "preferredName": "R. Gupta",
                "firstName": "R.",
                "lastName": "Gupta"
            },
            {
                "id": 37087573627,
                "preferredName": "B. Tutuianu",
                "firstName": "B.",
                "lastName": "Tutuianu"
            },
            {
                "id": 37273687500,
                "preferredName": "L.T. Pileggi",
                "firstName": "L.T.",
                "lastName": "Pileggi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.644035",
        "publicationYear": "1997",
        "publicationDate": "July 1997",
        "articleNumber": "644035",
        "articleTitle": "Testing analog and mixed-signal integrated circuits using oscillation-test method",
        "volume": "16",
        "issue": "7",
        "startPage": "745",
        "endPage": "753",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37266713900,
                "preferredName": "K. Arabi",
                "firstName": "K.",
                "lastName": "Arabi"
            },
            {
                "id": 37299691100,
                "preferredName": "B. Kaminska",
                "firstName": "B.",
                "lastName": "Kaminska"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.644041",
        "publicationYear": "1997",
        "publicationDate": "July 1997",
        "articleNumber": "644041",
        "articleTitle": "Logic synthesis of multilevel circuits with concurrent error detection",
        "volume": "16",
        "issue": "7",
        "startPage": "783",
        "endPage": "789",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37273765700,
                "preferredName": "N.A. Touba",
                "firstName": "N.A.",
                "lastName": "Touba"
            },
            {
                "id": 37273983300,
                "preferredName": "E.J. McCluskey",
                "firstName": "E.J.",
                "lastName": "McCluskey"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.664229",
        "publicationYear": "1997",
        "publicationDate": "Dec. 1997",
        "articleNumber": "664229",
        "articleTitle": "Performance analysis of embedded software using implicit path enumeration",
        "volume": "16",
        "issue": "12",
        "startPage": "1477",
        "endPage": "1487",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 38257128300,
                "preferredName": "Y.-T.S. Li",
                "firstName": "Y.-T.S.",
                "lastName": "Li"
            },
            {
                "id": 37267339800,
                "preferredName": "S. Malik",
                "firstName": "S.",
                "lastName": "Malik"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.644613",
        "publicationYear": "1997",
        "publicationDate": "Aug. 1997",
        "articleNumber": "644613",
        "articleTitle": "iTEM: a temperature-dependent electromigration reliability diagnosis tool",
        "volume": "16",
        "issue": "8",
        "startPage": "882",
        "endPage": "893",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087164324,
                "preferredName": "Chin-Chi Teng",
                "firstName": null,
                "lastName": "Chin-Chi Teng"
            },
            {
                "id": 37087285128,
                "preferredName": "Yi-Kan Cheng",
                "firstName": null,
                "lastName": "Yi-Kan Cheng"
            },
            {
                "id": 37274772700,
                "preferredName": "E. Rosenbaum",
                "firstName": "E.",
                "lastName": "Rosenbaum"
            },
            {
                "id": 37087165235,
                "preferredName": "Sung-Mo Kang",
                "firstName": null,
                "lastName": "Sung-Mo Kang"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.602470",
        "publicationYear": "1997",
        "publicationDate": "April 1997",
        "articleNumber": "602470",
        "articleTitle": "Minimal buffer insertion in clock trees with skew and slew rate constraints",
        "volume": "16",
        "issue": "4",
        "startPage": "333",
        "endPage": "342",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37352366000,
                "preferredName": "G.E. Tellez",
                "firstName": "G.E.",
                "lastName": "Tellez"
            },
            {
                "id": 37278987300,
                "preferredName": "M. Sarrafzadeh",
                "firstName": "M.",
                "lastName": "Sarrafzadeh"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.644620",
        "publicationYear": "1997",
        "publicationDate": "Aug. 1997",
        "articleNumber": "644620",
        "articleTitle": "Compact test sets for high defect coverage",
        "volume": "16",
        "issue": "8",
        "startPage": "923",
        "endPage": "930",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37276068300,
                "preferredName": "S.M. Reddy",
                "firstName": "S.M.",
                "lastName": "Reddy"
            },
            {
                "id": 37276072700,
                "preferredName": "I. Pomeranz",
                "firstName": "I.",
                "lastName": "Pomeranz"
            },
            {
                "id": 37273586300,
                "preferredName": "S. Kajihara",
                "firstName": "S.",
                "lastName": "Kajihara"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.644033",
        "publicationYear": "1997",
        "publicationDate": "July 1997",
        "articleNumber": "644033",
        "articleTitle": "Analytical estimation of signal transition activity from word-level statistics",
        "volume": "16",
        "issue": "7",
        "startPage": "718",
        "endPage": "733",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37371252700,
                "preferredName": "S. Ramprasad",
                "firstName": "S.",
                "lastName": "Ramprasad"
            },
            {
                "id": 37086998495,
                "preferredName": "N.R. Shanbha",
                "firstName": "N.R.",
                "lastName": "Shanbha"
            },
            {
                "id": 37276038600,
                "preferredName": "I.N. Hajj",
                "firstName": "I.N.",
                "lastName": "Hajj"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.559336",
        "publicationYear": "1997",
        "publicationDate": "Jan. 1997",
        "articleNumber": "559336",
        "articleTitle": "Estimation of average switching activity in combinational logic circuits using symbolic simulation",
        "volume": "16",
        "issue": "1",
        "startPage": "121",
        "endPage": "127",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37270010900,
                "preferredName": "J. Monteiro",
                "firstName": "J.",
                "lastName": "Monteiro"
            },
            {
                "id": 37283553100,
                "preferredName": "S. Devadas",
                "firstName": "S.",
                "lastName": "Devadas"
            },
            {
                "id": 37350250700,
                "preferredName": "A. Ghosh",
                "firstName": "A.",
                "lastName": "Ghosh"
            },
            {
                "id": 37267034900,
                "preferredName": "K. Keutzer",
                "firstName": "K.",
                "lastName": "Keutzer"
            },
            {
                "id": 37274428400,
                "preferredName": "J. White",
                "firstName": "J.",
                "lastName": "White"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.662684",
        "publicationYear": "1997",
        "publicationDate": "Oct. 1997",
        "articleNumber": "662684",
        "articleTitle": "On the reconfiguration of degradable VLSI/WSI arrays",
        "volume": "16",
        "issue": "10",
        "startPage": "1213",
        "endPage": "1221",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37269016800,
                "preferredName": "C.P. Low",
                "firstName": "C.P.",
                "lastName": "Low"
            },
            {
                "id": 37267272400,
                "preferredName": "H.W. Leong",
                "firstName": "H.W.",
                "lastName": "Leong"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.631207",
        "publicationYear": "1997",
        "publicationDate": "May 1997",
        "articleNumber": "631207",
        "articleTitle": "A small-signal MOSFET model for radio frequency IC applications",
        "volume": "16",
        "issue": "5",
        "startPage": "437",
        "endPage": "447",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 38276150800,
                "preferredName": "E. Abou-Allam",
                "firstName": "E.",
                "lastName": "Abou-Allam"
            },
            {
                "id": 37283923900,
                "preferredName": "T. Manku",
                "firstName": "T.",
                "lastName": "Manku"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.644605",
        "publicationYear": "1997",
        "publicationDate": "Aug. 1997",
        "articleNumber": "644605",
        "articleTitle": "Logic decomposition during technology mapping",
        "volume": "16",
        "issue": "8",
        "startPage": "813",
        "endPage": "834",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37370559100,
                "preferredName": "E. Lehman",
                "firstName": "E.",
                "lastName": "Lehman"
            },
            {
                "id": 37089096334,
                "preferredName": "Y. Watanabe",
                "firstName": "Y.",
                "lastName": "Watanabe"
            },
            {
                "id": 37370246400,
                "preferredName": "J. Grodstein",
                "firstName": "J.",
                "lastName": "Grodstein"
            },
            {
                "id": 37623460900,
                "preferredName": "H. Harkness",
                "firstName": "H.",
                "lastName": "Harkness"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.644609",
        "publicationYear": "1997",
        "publicationDate": "Aug. 1997",
        "articleNumber": "644609",
        "articleTitle": "An evaluation of bipartitioning techniques",
        "volume": "16",
        "issue": "8",
        "startPage": "849",
        "endPage": "866",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37265522000,
                "preferredName": "S. Hauck",
                "firstName": "S.",
                "lastName": "Hauck"
            },
            {
                "id": 37283164000,
                "preferredName": "G. Borriello",
                "firstName": "G.",
                "lastName": "Borriello"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.658565",
        "publicationYear": "1997",
        "publicationDate": "Sept. 1997",
        "articleNumber": "658565",
        "articleTitle": "Low-power buffered clock tree design",
        "volume": "16",
        "issue": "9",
        "startPage": "965",
        "endPage": "975",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 38275558700,
                "preferredName": "A. Vittal",
                "firstName": "A.",
                "lastName": "Vittal"
            },
            {
                "id": 37274844200,
                "preferredName": "M. Marek-Sadowska",
                "firstName": "M.",
                "lastName": "Marek-Sadowska"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.662678",
        "publicationYear": "1997",
        "publicationDate": "Oct. 1997",
        "articleNumber": "662678",
        "articleTitle": "Pseudorandom testing for mixed-signal circuits",
        "volume": "16",
        "issue": "10",
        "startPage": "1173",
        "endPage": "1185",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087180090,
                "preferredName": "Chen-Yang Pan",
                "firstName": null,
                "lastName": "Chen-Yang Pan"
            },
            {
                "id": 37087149426,
                "preferredName": "Kwang-Ting Cheng",
                "firstName": null,
                "lastName": "Kwang-Ting Cheng"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.663823",
        "publicationYear": "1997",
        "publicationDate": "Nov. 1997",
        "articleNumber": "663823",
        "articleTitle": "A delay budgeting algorithm ensuring maximum flexibility in placement",
        "volume": "16",
        "issue": "11",
        "startPage": "1332",
        "endPage": "1341",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37278987300,
                "preferredName": "M. Sarrafzadeh",
                "firstName": "M.",
                "lastName": "Sarrafzadeh"
            },
            {
                "id": 37352365900,
                "preferredName": "D.A. Knol",
                "firstName": "D.A.",
                "lastName": "Knol"
            },
            {
                "id": 37352366000,
                "preferredName": "G.E. Tellez",
                "firstName": "G.E.",
                "lastName": "Tellez"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.602476",
        "publicationYear": "1997",
        "publicationDate": "April 1997",
        "articleNumber": "602476",
        "articleTitle": "An evaluation of parallel simulated annealing strategies with application to standard cell placement",
        "volume": "16",
        "issue": "4",
        "startPage": "398",
        "endPage": "410",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37265493600,
                "preferredName": "J.A. Chandy",
                "firstName": "J.A.",
                "lastName": "Chandy"
            },
            {
                "id": 37087339435,
                "preferredName": "Sungho Kim",
                "firstName": null,
                "lastName": "Sungho Kim"
            },
            {
                "id": 37295878900,
                "preferredName": "B. Ramkumar",
                "firstName": "B.",
                "lastName": "Ramkumar"
            },
            {
                "id": 37063253900,
                "preferredName": "S. Parkes",
                "firstName": "S.",
                "lastName": "Parkes"
            },
            {
                "id": 37272513800,
                "preferredName": "P. Banerjee",
                "firstName": "P.",
                "lastName": "Banerjee"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.658566",
        "publicationYear": "1997",
        "publicationDate": "Sept. 1997",
        "articleNumber": "658566",
        "articleTitle": "Circuit clustering for delay minimization under area and pin constraints",
        "volume": "16",
        "issue": "9",
        "startPage": "976",
        "endPage": "986",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37278140400,
                "preferredName": "H.H. Yang",
                "firstName": "H.H.",
                "lastName": "Yang"
            },
            {
                "id": 37279776500,
                "preferredName": "D.F. Wong",
                "firstName": "D.F.",
                "lastName": "Wong"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.644030",
        "publicationYear": "1997",
        "publicationDate": "July 1997",
        "articleNumber": "644030",
        "articleTitle": "Explicit and implicit algorithms for binate covering problems",
        "volume": "16",
        "issue": "7",
        "startPage": "677",
        "endPage": "691",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37320616000,
                "preferredName": "T. Villa",
                "firstName": "T.",
                "lastName": "Villa"
            },
            {
                "id": 37327364100,
                "preferredName": "T. Kam",
                "firstName": "T.",
                "lastName": "Kam"
            },
            {
                "id": 37275814500,
                "preferredName": "R.K. Brayton",
                "firstName": "R.K.",
                "lastName": "Brayton"
            },
            {
                "id": 37086974085,
                "preferredName": "A.L. Sangiovanni-Vincenteili",
                "firstName": "A.L.",
                "lastName": "Sangiovanni-Vincenteili"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.664226",
        "publicationYear": "1997",
        "publicationDate": "Dec. 1997",
        "articleNumber": "664226",
        "articleTitle": "An error indicator and automatic adaptive meshing for electrostatic boundary element simulations",
        "volume": "16",
        "issue": "12",
        "startPage": "1439",
        "endPage": "1446",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37354507200,
                "preferredName": "M. Bachtold",
                "firstName": "M.",
                "lastName": "Bachtold"
            },
            {
                "id": 37398327600,
                "preferredName": "M. Emmenegger",
                "firstName": "M.",
                "lastName": "Emmenegger"
            },
            {
                "id": 37271471200,
                "preferredName": "J.G. Korvink",
                "firstName": "J.G.",
                "lastName": "Korvink"
            },
            {
                "id": 37274215600,
                "preferredName": "H. Baltes",
                "firstName": "H.",
                "lastName": "Baltes"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.644039",
        "publicationYear": "1997",
        "publicationDate": "July 1997",
        "articleNumber": "644039",
        "articleTitle": "On-line detection of bridging and delay faults in functional blocks of CMOS self-checking circuits",
        "volume": "16",
        "issue": "7",
        "startPage": "770",
        "endPage": "776",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37279994900,
                "preferredName": "C. Metra",
                "firstName": "C.",
                "lastName": "Metra"
            },
            {
                "id": 37273990600,
                "preferredName": "M. Favalli",
                "firstName": "M.",
                "lastName": "Favalli"
            },
            {
                "id": 37282751100,
                "preferredName": "P. Olivo",
                "firstName": "P.",
                "lastName": "Olivo"
            },
            {
                "id": 37284292900,
                "preferredName": "B. Ricco",
                "firstName": "B.",
                "lastName": "Ricco"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.594836",
        "publicationYear": "1997",
        "publicationDate": "March 1997",
        "articleNumber": "594836",
        "articleTitle": "Improved nonenumerative path-delay fault-coverage estimation based on optimal polynomial-time algorithms",
        "volume": "16",
        "issue": "3",
        "startPage": "309",
        "endPage": "315",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37282592800,
                "preferredName": "D. Kagaris",
                "firstName": "D.",
                "lastName": "Kagaris"
            },
            {
                "id": 37265505900,
                "preferredName": "S. Tragoudas",
                "firstName": "S.",
                "lastName": "Tragoudas"
            },
            {
                "id": 37347501000,
                "preferredName": "D. Karayiannis",
                "firstName": "D.",
                "lastName": "Karayiannis"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.559330",
        "publicationYear": "1997",
        "publicationDate": "Jan. 1997",
        "articleNumber": "559330",
        "articleTitle": "Algorithms for an FPGA switch module routing problem with application to global routing",
        "volume": "16",
        "issue": "1",
        "startPage": "32",
        "endPage": "46",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37283965800,
                "preferredName": "S. Thakur",
                "firstName": "S.",
                "lastName": "Thakur"
            },
            {
                "id": 37087162652,
                "preferredName": "Yao-Wen Chang",
                "firstName": null,
                "lastName": "Yao-Wen Chang"
            },
            {
                "id": 37279776500,
                "preferredName": "D.F. Wong",
                "firstName": "D.F.",
                "lastName": "Wong"
            },
            {
                "id": 37276444800,
                "preferredName": "S. Muthukrishnan",
                "firstName": "S.",
                "lastName": "Muthukrishnan"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.663828",
        "publicationYear": "1997",
        "publicationDate": "Nov. 1997",
        "articleNumber": "663828",
        "articleTitle": "Process variation effects on circuit performance: TCAD simulation of 256-Mbit technology [DRAMs]",
        "volume": "16",
        "issue": "11",
        "startPage": "1383",
        "endPage": "1389",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37265095900,
                "preferredName": "C.S. Murthy",
                "firstName": "C.S.",
                "lastName": "Murthy"
            },
            {
                "id": 37618278100,
                "preferredName": "M. Gall",
                "firstName": "M.",
                "lastName": "Gall"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.662672",
        "publicationYear": "1997",
        "publicationDate": "Oct. 1997",
        "articleNumber": "662672",
        "articleTitle": "Optimized terminal current calculation for Monte Carlo device simulation",
        "volume": "16",
        "issue": "10",
        "startPage": "1082",
        "endPage": "1087",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37318601600,
                "preferredName": "P.D. Yoder",
                "firstName": "P.D.",
                "lastName": "Yoder"
            },
            {
                "id": 37544906900,
                "preferredName": "K. Gartner",
                "firstName": "K.",
                "lastName": "Gartner"
            },
            {
                "id": 37322030700,
                "preferredName": "U. Krumbein",
                "firstName": "U.",
                "lastName": "Krumbein"
            },
            {
                "id": 37273721400,
                "preferredName": "W. Fichtner",
                "firstName": "W.",
                "lastName": "Fichtner"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.559328",
        "publicationYear": "1997",
        "publicationDate": "Jan. 1997",
        "articleNumber": "559328",
        "articleTitle": "Transmission line synthesis via constrained multivariable optimization",
        "volume": "16",
        "issue": "1",
        "startPage": "6",
        "endPage": "19",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37345523100,
                "preferredName": "R. Gupta",
                "firstName": "R.",
                "lastName": "Gupta"
            },
            {
                "id": 37295566300,
                "preferredName": "B. Krauter",
                "firstName": "B.",
                "lastName": "Krauter"
            },
            {
                "id": 37273687500,
                "preferredName": "L.T. Pileggi",
                "firstName": "L.T.",
                "lastName": "Pileggi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.662682",
        "publicationYear": "1997",
        "publicationDate": "Oct. 1997",
        "articleNumber": "662682",
        "articleTitle": "On implementation choices for iterative improvement partitioning algorithms",
        "volume": "16",
        "issue": "10",
        "startPage": "1199",
        "endPage": "1205",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37348345000,
                "preferredName": "L.W. Hagen",
                "firstName": "L.W.",
                "lastName": "Hagen"
            },
            {
                "id": 37275608200,
                "preferredName": "D.J.-H. Huang",
                "firstName": "D.J.-H.",
                "lastName": "Huang"
            },
            {
                "id": 37273666400,
                "preferredName": "A.B. Kahng",
                "firstName": "A.B.",
                "lastName": "Kahng"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.631209",
        "publicationYear": "1997",
        "publicationDate": "May 1997",
        "articleNumber": "631209",
        "articleTitle": "A unified lower bound estimation technique for high-level synthesis",
        "volume": "16",
        "issue": "5",
        "startPage": "458",
        "endPage": "472",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087183115,
                "preferredName": "Seong Yong Ohm",
                "firstName": null,
                "lastName": "Seong Yong Ohm"
            },
            {
                "id": 37267909800,
                "preferredName": "F.J. Kurdahi",
                "firstName": "F.J.",
                "lastName": "Kurdahi"
            },
            {
                "id": 37265889400,
                "preferredName": "N.D. Dutt",
                "firstName": "N.D.",
                "lastName": "Dutt"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.573836",
        "publicationYear": "1997",
        "publicationDate": "Feb. 1997",
        "articleNumber": "573836",
        "articleTitle": "Moment-sensitivity-based wire sizing for skew reduction in on-chip clock nets",
        "volume": "16",
        "issue": "2",
        "startPage": "210",
        "endPage": "215",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37351779100,
                "preferredName": "S. Pullela",
                "firstName": "S.",
                "lastName": "Pullela"
            },
            {
                "id": 37282522300,
                "preferredName": "N. Menezes",
                "firstName": "N.",
                "lastName": "Menezes"
            },
            {
                "id": 37273687500,
                "preferredName": "L.T. Pileggi",
                "firstName": "L.T.",
                "lastName": "Pileggi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.640621",
        "publicationYear": "1997",
        "publicationDate": "June 1997",
        "articleNumber": "640621",
        "articleTitle": "Newton-Raphson iteration speed-up algorithm for the solution of nonlinear circuit equations in general-purpose CAD programs",
        "volume": "16",
        "issue": "6",
        "startPage": "638",
        "endPage": "644",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37299417400,
                "preferredName": "E. Ngoya",
                "firstName": "E.",
                "lastName": "Ngoya"
            },
            {
                "id": 37298242300,
                "preferredName": "J. Rousset",
                "firstName": "J.",
                "lastName": "Rousset"
            },
            {
                "id": 37300882500,
                "preferredName": "J.J. Obregon",
                "firstName": "J.J.",
                "lastName": "Obregon"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.644037",
        "publicationYear": "1997",
        "publicationDate": "July 1997",
        "articleNumber": "644037",
        "articleTitle": "Improving a nonenumerative method to estimate path delay fault coverage",
        "volume": "16",
        "issue": "7",
        "startPage": "759",
        "endPage": "762",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37350606800,
                "preferredName": "K. Heragu",
                "firstName": "K.",
                "lastName": "Heragu"
            },
            {
                "id": 37285278500,
                "preferredName": "V.D. Agrawal",
                "firstName": "V.D.",
                "lastName": "Agrawal"
            },
            {
                "id": 37330540600,
                "preferredName": "M.L. Bushnell",
                "firstName": "M.L.",
                "lastName": "Bushnell"
            },
            {
                "id": 37273471900,
                "preferredName": "J.H. Patel",
                "firstName": "J.H.",
                "lastName": "Patel"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.602471",
        "publicationYear": "1997",
        "publicationDate": "April 1997",
        "articleNumber": "602471",
        "articleTitle": "A three-parameters-only MOSFET subthreshold current CAD model considering back-gate bias and process variation",
        "volume": "16",
        "issue": "4",
        "startPage": "343",
        "endPage": "352",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087161086,
                "preferredName": "Ming-Jer Chen",
                "firstName": null,
                "lastName": "Ming-Jer Chen"
            },
            {
                "id": 37087505820,
                "preferredName": "Jib-Shin Ho",
                "firstName": null,
                "lastName": "Jib-Shin Ho"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.602474",
        "publicationYear": "1997",
        "publicationDate": "April 1997",
        "articleNumber": "602474",
        "articleTitle": "Clock skew minimization during FPGA placement",
        "volume": "16",
        "issue": "4",
        "startPage": "376",
        "endPage": "385",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087209519,
                "preferredName": "Kai Zhu",
                "firstName": null,
                "lastName": "Kai Zhu"
            },
            {
                "id": 37279776500,
                "preferredName": "D.F. Wong",
                "firstName": "D.F.",
                "lastName": "Wong"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.573828",
        "publicationYear": "1997",
        "publicationDate": "Feb. 1997",
        "articleNumber": "573828",
        "articleTitle": "Practical solutions for counting scalars and dependences in ATOMIUM-a memory management system for multidimensional signal processing",
        "volume": "16",
        "issue": "2",
        "startPage": "133",
        "endPage": "145",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37275282900,
                "preferredName": "F. Balasa",
                "firstName": "F.",
                "lastName": "Balasa"
            },
            {
                "id": 37275971400,
                "preferredName": "F. Catthoor",
                "firstName": "F.",
                "lastName": "Catthoor"
            },
            {
                "id": 37275981200,
                "preferredName": "H.J. De Man",
                "firstName": "H.J.",
                "lastName": "De Man"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.644615",
        "publicationYear": "1997",
        "publicationDate": "Aug. 1997",
        "articleNumber": "644615",
        "articleTitle": "On the nature and inadequacies of transport timing delay constructs in VHDL descriptions",
        "volume": "16",
        "issue": "8",
        "startPage": "894",
        "endPage": "915",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37341268600,
                "preferredName": "P.A. Walker",
                "firstName": "P.A.",
                "lastName": "Walker"
            },
            {
                "id": 37288557900,
                "preferredName": "S. Ghosh",
                "firstName": "S.",
                "lastName": "Ghosh"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.662683",
        "publicationYear": "1997",
        "publicationDate": "Oct. 1997",
        "articleNumber": "662683",
        "articleTitle": "Delay abstraction in combinational logic circuits",
        "volume": "16",
        "issue": "10",
        "startPage": "1205",
        "endPage": "1212",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37615863800,
                "preferredName": "N. Kobayashi",
                "firstName": "N.",
                "lastName": "Kobayashi"
            },
            {
                "id": 37267339800,
                "preferredName": "S. Malik",
                "firstName": "S.",
                "lastName": "Malik"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.664225",
        "publicationYear": "1997",
        "publicationDate": "Dec. 1997",
        "articleNumber": "664225",
        "articleTitle": "Rigorous three-dimensional photoresist exposure and development simulation over nonplanar topography",
        "volume": "16",
        "issue": "12",
        "startPage": "1431",
        "endPage": "1438",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37392738000,
                "preferredName": "H. Kirchauer",
                "firstName": "H.",
                "lastName": "Kirchauer"
            },
            {
                "id": 38543793800,
                "preferredName": "S. Selberherr",
                "firstName": "S.",
                "lastName": "Selberherr"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.663820",
        "publicationYear": "1997",
        "publicationDate": "Nov. 1997",
        "articleNumber": "663820",
        "articleTitle": "Theory and algorithms for state minimization of nondeterministic FSMs",
        "volume": "16",
        "issue": "11",
        "startPage": "1311",
        "endPage": "1322",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37327364100,
                "preferredName": "T. Kam",
                "firstName": "T.",
                "lastName": "Kam"
            },
            {
                "id": 37320616000,
                "preferredName": "T. Villa",
                "firstName": "T.",
                "lastName": "Villa"
            },
            {
                "id": 37275814500,
                "preferredName": "R.K. Brayton",
                "firstName": "R.K.",
                "lastName": "Brayton"
            },
            {
                "id": 38271978500,
                "preferredName": "A.L. Sangiovanni-Vincentelli",
                "firstName": "A.L.",
                "lastName": "Sangiovanni-Vincentelli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.664232",
        "publicationYear": "1997",
        "publicationDate": "Dec. 1997",
        "articleNumber": "664232",
        "articleTitle": "Synthesis of asynchronous circuits for stuck-at and robust path delay fault testability",
        "volume": "16",
        "issue": "12",
        "startPage": "1514",
        "endPage": "1521",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37278359300,
                "preferredName": "S.M. Nowick",
                "firstName": "S.M.",
                "lastName": "Nowick"
            },
            {
                "id": 37278972600,
                "preferredName": "N.K. Jha",
                "firstName": "N.K.",
                "lastName": "Jha"
            },
            {
                "id": 37087770784,
                "preferredName": "F.-C. Cheng",
                "firstName": "F.-C.",
                "lastName": "Cheng"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.594838",
        "publicationYear": "1997",
        "publicationDate": "March 1997",
        "articleNumber": "594838",
        "articleTitle": "Pitfalls in delay fault testing",
        "volume": "16",
        "issue": "3",
        "startPage": "321",
        "endPage": "329",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37348101300,
                "preferredName": "A. Pierzynska",
                "firstName": "A.",
                "lastName": "Pierzynska"
            },
            {
                "id": 37282449200,
                "preferredName": "S. Pilarski",
                "firstName": "S.",
                "lastName": "Pilarski"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.644618",
        "publicationYear": "1997",
        "publicationDate": "Aug. 1997",
        "articleNumber": "644618",
        "articleTitle": "On the quality of accumulator-based compaction of test responses",
        "volume": "16",
        "issue": "8",
        "startPage": "916",
        "endPage": "922",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37273459000,
                "preferredName": "K. Chakrabarty",
                "firstName": "K.",
                "lastName": "Chakrabarty"
            },
            {
                "id": 37275743400,
                "preferredName": "J.P. Hayes",
                "firstName": "J.P.",
                "lastName": "Hayes"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.602475",
        "publicationYear": "1997",
        "publicationDate": "April 1997",
        "articleNumber": "602475",
        "articleTitle": "A high-speed 2-D topography simulator based on a pixel model",
        "volume": "16",
        "issue": "4",
        "startPage": "386",
        "endPage": "397",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37322550400,
                "preferredName": "S. Tazawa",
                "firstName": "S.",
                "lastName": "Tazawa"
            },
            {
                "id": 37085491505,
                "preferredName": "K. Ochiai",
                "firstName": "K.",
                "lastName": "Ochiai"
            },
            {
                "id": 37270545800,
                "preferredName": "S. Matsuo",
                "firstName": "S.",
                "lastName": "Matsuo"
            },
            {
                "id": 37335205100,
                "preferredName": "S. Nakajima",
                "firstName": "S.",
                "lastName": "Nakajima"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.631214",
        "publicationYear": "1997",
        "publicationDate": "May 1997",
        "articleNumber": "631214",
        "articleTitle": "On designing universal logic blocks and their application to FPGA design",
        "volume": "16",
        "issue": "5",
        "startPage": "519",
        "endPage": "527",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087177441,
                "preferredName": "Chih-Chang Lin",
                "firstName": null,
                "lastName": "Chih-Chang Lin"
            },
            {
                "id": 37274844200,
                "preferredName": "M. Marek-Sadowska",
                "firstName": "M.",
                "lastName": "Marek-Sadowska"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.573835",
        "publicationYear": "1997",
        "publicationDate": "Feb. 1997",
        "articleNumber": "573835",
        "articleTitle": "Synchronous emulation of asynchronous circuits",
        "volume": "16",
        "issue": "2",
        "startPage": "205",
        "endPage": "209",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37349705900,
                "preferredName": "J. O'Leary",
                "firstName": "J.",
                "lastName": "O'Leary"
            },
            {
                "id": 37349141900,
                "preferredName": "G. Brown",
                "firstName": "G.",
                "lastName": "Brown"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.594833",
        "publicationYear": "1997",
        "publicationDate": "March 1997",
        "articleNumber": "594833",
        "articleTitle": "On optimal board-level routing for FPGA-based logic emulation",
        "volume": "16",
        "issue": "3",
        "startPage": "282",
        "endPage": "289",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087313267,
                "preferredName": "Wai-Kei Mak",
                "firstName": null,
                "lastName": "Wai-Kei Mak"
            },
            {
                "id": 37279776500,
                "preferredName": "D.F. Wong",
                "firstName": "D.F.",
                "lastName": "Wong"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.594837",
        "publicationYear": "1997",
        "publicationDate": "March 1997",
        "articleNumber": "594837",
        "articleTitle": "Net assignment for the FPGA-based logic emulation system in the folded-Clos network structure",
        "volume": "16",
        "issue": "3",
        "startPage": "316",
        "endPage": "320",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087420679,
                "preferredName": "Shiuann-Shiuh Lin",
                "firstName": null,
                "lastName": "Shiuann-Shiuh Lin"
            },
            {
                "id": 37087420912,
                "preferredName": "Yuh-Ju Lin",
                "firstName": null,
                "lastName": "Yuh-Ju Lin"
            },
            {
                "id": 37087195449,
                "preferredName": "TingTing Hwang",
                "firstName": null,
                "lastName": "TingTing Hwang"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.573834",
        "publicationYear": "1997",
        "publicationDate": "Feb. 1997",
        "articleNumber": "573834",
        "articleTitle": "Optimization of advanced MOS technologies for narrow distribution of circuit performance",
        "volume": "16",
        "issue": "2",
        "startPage": "199",
        "endPage": "204",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37283562300,
                "preferredName": "H. Hoenigschmid",
                "firstName": "H.",
                "lastName": "Hoenigschmid"
            },
            {
                "id": 37086991370,
                "preferredName": "M. Miura-Manausch",
                "firstName": "M.",
                "lastName": "Miura-Manausch"
            },
            {
                "id": 37352626600,
                "preferredName": "O. Prigge",
                "firstName": "O.",
                "lastName": "Prigge"
            },
            {
                "id": 38272026500,
                "preferredName": "A. Rahm",
                "firstName": "A.",
                "lastName": "Rahm"
            },
            {
                "id": 38272068000,
                "preferredName": "D. Savignac",
                "firstName": "D.",
                "lastName": "Savignac"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.559327",
        "publicationYear": "1997",
        "publicationDate": "Jan. 1997",
        "articleNumber": "559327",
        "articleTitle": "Sympathy: fast exact minimization of fixed polarity Reed-Muller expressions for symmetric functions",
        "volume": "16",
        "issue": "1",
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37276502700,
                "preferredName": "R. Drechsler",
                "firstName": "R.",
                "lastName": "Drechsler"
            },
            {
                "id": 37273427200,
                "preferredName": "B. Becker",
                "firstName": "B.",
                "lastName": "Becker"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.559329",
        "publicationYear": "1997",
        "publicationDate": "Jan. 1997",
        "articleNumber": "559329",
        "articleTitle": "Routing for symmetric FPGAs and FPICs",
        "volume": "16",
        "issue": "1",
        "startPage": "20",
        "endPage": "31",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087217227,
                "preferredName": "Yachyang Sun",
                "firstName": null,
                "lastName": "Yachyang Sun"
            },
            {
                "id": 37087265152,
                "preferredName": "Ting-Chi Wang",
                "firstName": null,
                "lastName": "Ting-Chi Wang"
            },
            {
                "id": 37280665100,
                "preferredName": "C.K. Wong",
                "firstName": "C.K.",
                "lastName": "Wong"
            },
            {
                "id": 37280619500,
                "preferredName": "C.L. Liu",
                "firstName": "C.L.",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.663816",
        "publicationYear": "1997",
        "publicationDate": "Nov. 1997",
        "articleNumber": "663816",
        "articleTitle": "Parameter extraction for statistical IC modeling based on recursive inverse approximation",
        "volume": "16",
        "issue": "11",
        "startPage": "1250",
        "endPage": "1259",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087168340,
                "preferredName": "Ming Qu",
                "firstName": null,
                "lastName": "Ming Qu"
            },
            {
                "id": 37344541600,
                "preferredName": "M.A. Styblinski",
                "firstName": "M.A.",
                "lastName": "Styblinski"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.663824",
        "publicationYear": "1997",
        "publicationDate": "Nov. 1997",
        "articleNumber": "663824",
        "articleTitle": "A parallel standard cell placement algorithm",
        "volume": "16",
        "issue": "11",
        "startPage": "1342",
        "endPage": "1357",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087251147,
                "preferredName": "Wern-Jieh Sun",
                "firstName": null,
                "lastName": "Wern-Jieh Sun"
            },
            {
                "id": 37268611900,
                "preferredName": "C. Sechen",
                "firstName": "C.",
                "lastName": "Sechen"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.644036",
        "publicationYear": "1997",
        "publicationDate": "July 1997",
        "articleNumber": "644036",
        "articleTitle": "A fast algorithm for minimizing the Elmore delay to identified critical sinks",
        "volume": "16",
        "issue": "7",
        "startPage": "753",
        "endPage": "759",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37294072600,
                "preferredName": "M. Borah",
                "firstName": "M.",
                "lastName": "Borah"
            },
            {
                "id": 37357925500,
                "preferredName": "R.M. Owens",
                "firstName": "R.M.",
                "lastName": "Owens"
            },
            {
                "id": 37274590200,
                "preferredName": "M.J. Irwin",
                "firstName": "M.J.",
                "lastName": "Irwin"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.644040",
        "publicationYear": "1997",
        "publicationDate": "July 1997",
        "articleNumber": "644040",
        "articleTitle": "A phase assignment method for virtual-wire-based hardware emulation",
        "volume": "16",
        "issue": "7",
        "startPage": "776",
        "endPage": "783",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087145061,
                "preferredName": "Hsiao-Pin Su",
                "firstName": null,
                "lastName": "Hsiao-Pin Su"
            },
            {
                "id": 37087146652,
                "preferredName": "Youn-Long Lin",
                "firstName": null,
                "lastName": "Youn-Long Lin"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.573830",
        "publicationYear": "1997",
        "publicationDate": "Feb. 1997",
        "articleNumber": "573830",
        "articleTitle": "Boolean matching for incompletely specified functions",
        "volume": "16",
        "issue": "2",
        "startPage": "160",
        "endPage": "168",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087195575,
                "preferredName": "Kuo-Hua Wang",
                "firstName": null,
                "lastName": "Kuo-Hua Wang"
            },
            {
                "id": 37087195449,
                "preferredName": "TingTing Hwang",
                "firstName": null,
                "lastName": "TingTing Hwang"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.663826",
        "publicationYear": "1997",
        "publicationDate": "Nov. 1997",
        "articleNumber": "663826",
        "articleTitle": "Redundancy removal and test generation for circuits with non-Boolean primitives",
        "volume": "16",
        "issue": "11",
        "startPage": "1370",
        "endPage": "1377",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37284518600,
                "preferredName": "S.T. Chakradhar",
                "firstName": "S.T.",
                "lastName": "Chakradhar"
            },
            {
                "id": 37086990744,
                "preferredName": "S.G. Rotherweiler",
                "firstName": "S.G.",
                "lastName": "Rotherweiler"
            },
            {
                "id": 37285278500,
                "preferredName": "V.D. Agrawal",
                "firstName": "V.D.",
                "lastName": "Agrawal"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.662685",
        "publicationYear": "1997",
        "publicationDate": "Oct. 1997",
        "articleNumber": "662685",
        "articleTitle": "Minimum replication min-cut partitioning",
        "volume": "16",
        "issue": "10",
        "startPage": "1221",
        "endPage": "1227",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087313267,
                "preferredName": "Wai-Kei Mak",
                "firstName": null,
                "lastName": "Wai-Kei Mak"
            },
            {
                "id": 37279776500,
                "preferredName": "D.F. Wong",
                "firstName": "D.F.",
                "lastName": "Wong"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.573833",
        "publicationYear": "1997",
        "publicationDate": "Feb. 1997",
        "articleNumber": "573833",
        "articleTitle": "Corner stitching for simple rectilinear shapes [VLSI layouts]",
        "volume": "16",
        "issue": "2",
        "startPage": "186",
        "endPage": "198",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37089109044,
                "preferredName": "D.P. Mehta",
                "firstName": "D.P.",
                "lastName": "Mehta"
            },
            {
                "id": 37389829900,
                "preferredName": "G. Blust",
                "firstName": "G.",
                "lastName": "Blust"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.663827",
        "publicationYear": "1997",
        "publicationDate": "Nov. 1997",
        "articleNumber": "663827",
        "articleTitle": "Design of minimum and uniform bipartites for optimum connection blocks of FPGA",
        "volume": "16",
        "issue": "11",
        "startPage": "1377",
        "endPage": "1383",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37086991092,
                "preferredName": "K. Fujiyoschi",
                "firstName": "K.",
                "lastName": "Fujiyoschi"
            },
            {
                "id": 37265748600,
                "preferredName": "Y. Kajitani",
                "firstName": "Y.",
                "lastName": "Kajitani"
            },
            {
                "id": 37612086400,
                "preferredName": "H. Niitsu",
                "firstName": "H.",
                "lastName": "Niitsu"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.602473",
        "publicationYear": "1997",
        "publicationDate": "April 1997",
        "articleNumber": "602473",
        "articleTitle": "Verification of Tempura specification of sequential circuits",
        "volume": "16",
        "issue": "4",
        "startPage": "362",
        "endPage": "375",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37088184886,
                "preferredName": "M. Hira",
                "firstName": "M.",
                "lastName": "Hira"
            },
            {
                "id": 37265747200,
                "preferredName": "D. Sarkar",
                "firstName": "D.",
                "lastName": "Sarkar"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.602477",
        "publicationYear": "1997",
        "publicationDate": "April 1997",
        "articleNumber": "602477",
        "articleTitle": "Performance-driven routing with multiple sources",
        "volume": "16",
        "issue": "4",
        "startPage": "410",
        "endPage": "419",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37276009100,
                "preferredName": "J. Cong",
                "firstName": "J.",
                "lastName": "Cong"
            },
            {
                "id": 37265964600,
                "preferredName": "P.H. Madden",
                "firstName": "P.H.",
                "lastName": "Madden"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.664223",
        "publicationYear": "1997",
        "publicationDate": "Dec. 1997",
        "articleNumber": "664223",
        "articleTitle": "Analytical modeling of dual-gate HFET's",
        "volume": "16",
        "issue": "12",
        "startPage": "1409",
        "endPage": "1417",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37375656500,
                "preferredName": "W. Long",
                "firstName": "W.",
                "lastName": "Long"
            },
            {
                "id": 37345156600,
                "preferredName": "L.-H. Lee",
                "firstName": "L.-H.",
                "lastName": "Lee"
            },
            {
                "id": 37275743100,
                "preferredName": "E. Kohn",
                "firstName": "E.",
                "lastName": "Kohn"
            },
            {
                "id": 37353876900,
                "preferredName": "K.K. Chin",
                "firstName": "K.K.",
                "lastName": "Chin"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.662680",
        "publicationYear": "1997",
        "publicationDate": "Oct. 1997",
        "articleNumber": "662680",
        "articleTitle": "A hierarchical functional structuring and partitioning approach for multiple-FPGA implementations",
        "volume": "16",
        "issue": "10",
        "startPage": "1188",
        "endPage": "1195",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087435980,
                "preferredName": "Wen-Jong Fang",
                "firstName": null,
                "lastName": "Wen-Jong Fang"
            },
            {
                "id": 37287873500,
                "preferredName": "A.C.-H. Wu",
                "firstName": "A.C.-H.",
                "lastName": "Wu"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.644623",
        "publicationYear": "1997",
        "publicationDate": "Aug. 1997",
        "articleNumber": "644623",
        "articleTitle": "Diagnosis of CMOS op-amps with gate oxide short faults using multilayer perceptrons",
        "volume": "16",
        "issue": "8",
        "startPage": "930",
        "endPage": "935",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37615703600,
                "preferredName": "S. Yu",
                "firstName": "S.",
                "lastName": "Yu"
            },
            {
                "id": 37264925400,
                "preferredName": "B.W. Jervis",
                "firstName": "B.W.",
                "lastName": "Jervis"
            },
            {
                "id": 37344258000,
                "preferredName": "K.R. Eckersall",
                "firstName": "K.R.",
                "lastName": "Eckersall"
            },
            {
                "id": 37344258200,
                "preferredName": "I.M. Bell",
                "firstName": "I.M.",
                "lastName": "Bell"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.631212",
        "publicationYear": "1997",
        "publicationDate": "May 1997",
        "articleNumber": "631212",
        "articleTitle": "Interface finite-state machines: definition, minimization, and decomposition",
        "volume": "16",
        "issue": "5",
        "startPage": "497",
        "endPage": "505",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37327186100,
                "preferredName": "A.J. Daga",
                "firstName": "A.J.",
                "lastName": "Daga"
            },
            {
                "id": 37349579500,
                "preferredName": "W.P. Birmingham",
                "firstName": "W.P.",
                "lastName": "Birmingham"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.664227",
        "publicationYear": "1997",
        "publicationDate": "Dec. 1997",
        "articleNumber": "664227",
        "articleTitle": "Transient analysis of diode switching circuits using asymptotic waveform evaluation",
        "volume": "16",
        "issue": "12",
        "startPage": "1447",
        "endPage": "1453",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37284655700,
                "preferredName": "W.T. Beyene",
                "firstName": "W.T.",
                "lastName": "Beyene"
            },
            {
                "id": 38277904500,
                "preferredName": "J.E. Schutt-Aine",
                "firstName": "J.E.",
                "lastName": "Schutt-Aine"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.662676",
        "publicationYear": "1997",
        "publicationDate": "Oct. 1997",
        "articleNumber": "662676",
        "articleTitle": "Formal verification of digital systems by automatic reduction of data paths",
        "volume": "16",
        "issue": "10",
        "startPage": "1136",
        "endPage": "1156",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37267985100,
                "preferredName": "E. Macii",
                "firstName": "E.",
                "lastName": "Macii"
            },
            {
                "id": 37354425300,
                "preferredName": "B. Plessier",
                "firstName": "B.",
                "lastName": "Plessier"
            },
            {
                "id": 37274843600,
                "preferredName": "F. Somenzi",
                "firstName": "F.",
                "lastName": "Somenzi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.662686",
        "publicationYear": "1997",
        "publicationDate": "Oct. 1997",
        "articleNumber": "662686",
        "articleTitle": "A mapped Scharfetter-Gummel formulation for the efficient simulation of semiconductor device models",
        "volume": "16",
        "issue": "10",
        "startPage": "1227",
        "endPage": "1233",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37611707200,
                "preferredName": "A.L. Pardhanani",
                "firstName": "A.L.",
                "lastName": "Pardhanani"
            },
            {
                "id": 37375946000,
                "preferredName": "G.F. Carey",
                "firstName": "G.F.",
                "lastName": "Carey"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.662679",
        "publicationYear": "1997",
        "publicationDate": "Oct. 1997",
        "articleNumber": "662679",
        "articleTitle": "A method for increasing the I/sub DDQ/ testability",
        "volume": "16",
        "issue": "10",
        "startPage": "1186",
        "endPage": "1188",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37329180200,
                "preferredName": "M. Dalpasso",
                "firstName": "M.",
                "lastName": "Dalpasso"
            },
            {
                "id": 37273990600,
                "preferredName": "M. Favalli",
                "firstName": "M.",
                "lastName": "Favalli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.602478",
        "publicationYear": "1997",
        "publicationDate": "April 1997",
        "articleNumber": "602478",
        "articleTitle": "A smoothed boundary condition for reducing nonphysical field effects",
        "volume": "16",
        "issue": "4",
        "startPage": "420",
        "endPage": "423",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37309363700,
                "preferredName": "A.W. Smith",
                "firstName": "A.W.",
                "lastName": "Smith"
            },
            {
                "id": 37315149600,
                "preferredName": "J.W. Parks",
                "firstName": "J.W.",
                "lastName": "Parks"
            },
            {
                "id": 37321166600,
                "preferredName": "J.N. Haralson",
                "firstName": "J.N.",
                "lastName": "Haralson"
            },
            {
                "id": 37315147300,
                "preferredName": "K.F. Brennan",
                "firstName": "K.F.",
                "lastName": "Brennan"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.640622",
        "publicationYear": "1997",
        "publicationDate": "June 1997",
        "articleNumber": "640622",
        "articleTitle": "Module implementation selection and its application to transistor placement",
        "volume": "16",
        "issue": "6",
        "startPage": "645",
        "endPage": "651",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 38137006500,
                "preferredName": "T.W. Her",
                "firstName": "T.W.",
                "lastName": "Her"
            },
            {
                "id": 37279776500,
                "preferredName": "D.F. Wong",
                "firstName": "D.F.",
                "lastName": "Wong"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.640619",
        "publicationYear": "1997",
        "publicationDate": "June 1997",
        "articleNumber": "640619",
        "articleTitle": "Logic emulation with virtual wires",
        "volume": "16",
        "issue": "6",
        "startPage": "609",
        "endPage": "626",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37283819100,
                "preferredName": "J. Babb",
                "firstName": "J.",
                "lastName": "Babb"
            },
            {
                "id": 37272879000,
                "preferredName": "R. Tessier",
                "firstName": "R.",
                "lastName": "Tessier"
            },
            {
                "id": 37283818700,
                "preferredName": "M. Dahl",
                "firstName": "M.",
                "lastName": "Dahl"
            },
            {
                "id": 37374224600,
                "preferredName": "S.Z. Hanono",
                "firstName": "S.Z.",
                "lastName": "Hanono"
            },
            {
                "id": 37622065000,
                "preferredName": "D.M. Hoki",
                "firstName": "D.M.",
                "lastName": "Hoki"
            },
            {
                "id": 37273299600,
                "preferredName": "A. Agarwal",
                "firstName": "A.",
                "lastName": "Agarwal"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.644034",
        "publicationYear": "1997",
        "publicationDate": "July 1997",
        "articleNumber": "644034",
        "articleTitle": "Stable and efficient reduction of large, multiport RC networks by pole analysis via congruence transformations",
        "volume": "16",
        "issue": "7",
        "startPage": "734",
        "endPage": "744",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37350910300,
                "preferredName": "K.J. Kerns",
                "firstName": "K.J.",
                "lastName": "Kerns"
            },
            {
                "id": 37345771400,
                "preferredName": "A.T. Yang",
                "firstName": "A.T.",
                "lastName": "Yang"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.594829",
        "publicationYear": "1997",
        "publicationDate": "March 1997",
        "articleNumber": "594829",
        "articleTitle": "Rotation scheduling: a loop pipelining algorithm",
        "volume": "16",
        "issue": "3",
        "startPage": "229",
        "endPage": "239",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087158700,
                "preferredName": "Liang-Fang Chao",
                "firstName": null,
                "lastName": "Liang-Fang Chao"
            },
            {
                "id": 37389694400,
                "preferredName": "A.S. LaPaugh",
                "firstName": "A.S.",
                "lastName": "LaPaugh"
            },
            {
                "id": 37266664300,
                "preferredName": "E.H.-M. Sha",
                "firstName": "E.H.-M.",
                "lastName": "Sha"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.658571",
        "publicationYear": "1997",
        "publicationDate": "Sept. 1997",
        "articleNumber": "658571",
        "articleTitle": "A genetic algorithm framework for test generation",
        "volume": "16",
        "issue": "9",
        "startPage": "1034",
        "endPage": "1044",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37281607700,
                "preferredName": "E.M. Rudnick",
                "firstName": "E.M.",
                "lastName": "Rudnick"
            },
            {
                "id": 37273471900,
                "preferredName": "J.H. Patel",
                "firstName": "J.H.",
                "lastName": "Patel"
            },
            {
                "id": 37374246500,
                "preferredName": "G.S. Greenstein",
                "firstName": "G.S.",
                "lastName": "Greenstein"
            },
            {
                "id": 37377718500,
                "preferredName": "T.M. Niermann",
                "firstName": "T.M.",
                "lastName": "Niermann"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.631211",
        "publicationYear": "1997",
        "publicationDate": "May 1997",
        "articleNumber": "631211",
        "articleTitle": "Simulation of multiconductor transmission lines using Krylov subspace order-reduction techniques",
        "volume": "16",
        "issue": "5",
        "startPage": "485",
        "endPage": "496",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37302319000,
                "preferredName": "M. Celik",
                "firstName": "M.",
                "lastName": "Celik"
            },
            {
                "id": 37277821400,
                "preferredName": "A.C. Cangellaris",
                "firstName": "A.C.",
                "lastName": "Cangellaris"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.664224",
        "publicationYear": "1997",
        "publicationDate": "Dec. 1997",
        "articleNumber": "664224",
        "articleTitle": "Post global routing crosstalk synthesis",
        "volume": "16",
        "issue": "12",
        "startPage": "1418",
        "endPage": "1430",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37356219400,
                "preferredName": "T. Xue",
                "firstName": "T.",
                "lastName": "Xue"
            },
            {
                "id": 37294004400,
                "preferredName": "E.S. Kuh",
                "firstName": "E.S.",
                "lastName": "Kuh"
            },
            {
                "id": 37089073675,
                "preferredName": "D. Wang",
                "firstName": "D.",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.663817",
        "publicationYear": "1997",
        "publicationDate": "Nov. 1997",
        "articleNumber": "663817",
        "articleTitle": "SCALP: an iterative-improvement-based low-power data path synthesis system",
        "volume": "16",
        "issue": "11",
        "startPage": "1260",
        "endPage": "1277",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37275475300,
                "preferredName": "A. Raghunathan",
                "firstName": "A.",
                "lastName": "Raghunathan"
            },
            {
                "id": 37278972600,
                "preferredName": "N.K. Jha",
                "firstName": "N.K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.640617",
        "publicationYear": "1997",
        "publicationDate": "June 1997",
        "articleNumber": "640617",
        "articleTitle": "Postlayout logic restructuring using alternative wires",
        "volume": "16",
        "issue": "6",
        "startPage": "587",
        "endPage": "596",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087163529,
                "preferredName": "Shih-Chieh Chang",
                "firstName": null,
                "lastName": "Shih-Chieh Chang"
            },
            {
                "id": 37087149426,
                "preferredName": "Kwang-Ting Cheng",
                "firstName": null,
                "lastName": "Kwang-Ting Cheng"
            },
            {
                "id": 37087144400,
                "preferredName": "Nam-Sung Woo",
                "firstName": null,
                "lastName": "Nam-Sung Woo"
            },
            {
                "id": 37274844200,
                "preferredName": "M. Marek-Sadowska",
                "firstName": "M.",
                "lastName": "Marek-Sadowska"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.644602",
        "publicationYear": "1997",
        "publicationDate": "Aug. 1997",
        "articleNumber": "644602",
        "articleTitle": "A region-based theory for state assignment in speed-independent circuits",
        "volume": "16",
        "issue": "8",
        "startPage": "793",
        "endPage": "812",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37274480900,
                "preferredName": "J. Cortadella",
                "firstName": "J.",
                "lastName": "Cortadella"
            },
            {
                "id": 37282143100,
                "preferredName": "M. Kishinevsky",
                "firstName": "M.",
                "lastName": "Kishinevsky"
            },
            {
                "id": 37274500300,
                "preferredName": "A. Kondratyev",
                "firstName": "A.",
                "lastName": "Kondratyev"
            },
            {
                "id": 37274501100,
                "preferredName": "L. Lavagno",
                "firstName": "L.",
                "lastName": "Lavagno"
            },
            {
                "id": 37281350900,
                "preferredName": "A. Yakovlev",
                "firstName": "A.",
                "lastName": "Yakovlev"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.559335",
        "publicationYear": "1997",
        "publicationDate": "Jan. 1997",
        "articleNumber": "559335",
        "articleTitle": "Incorporating interconnect, register, and clock distribution delays into the retiming process",
        "volume": "16",
        "issue": "1",
        "startPage": "105",
        "endPage": "120",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37089053282,
                "preferredName": "T. Soyata",
                "firstName": "T.",
                "lastName": "Soyata"
            },
            {
                "id": 37271493500,
                "preferredName": "E.G. Friedman",
                "firstName": "E.G.",
                "lastName": "Friedman"
            },
            {
                "id": 37343553400,
                "preferredName": "J.H. Mulligan",
                "firstName": "J.H.",
                "lastName": "Mulligan"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.559332",
        "publicationYear": "1997",
        "publicationDate": "Jan. 1997",
        "articleNumber": "559332",
        "articleTitle": "Optimal testing of VLSI analog circuits",
        "volume": "16",
        "issue": "1",
        "startPage": "58",
        "endPage": "77",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087551882,
                "preferredName": "Chieh-Yuan Chao",
                "firstName": null,
                "lastName": "Chieh-Yuan Chao"
            },
            {
                "id": 37087354278,
                "preferredName": "Hung-Jen Lin",
                "firstName": null,
                "lastName": "Hung-Jen Lin"
            },
            {
                "id": 37086976904,
                "preferredName": "L. Miler",
                "firstName": "L.",
                "lastName": "Miler"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.594832",
        "publicationYear": "1997",
        "publicationDate": "March 1997",
        "articleNumber": "594832",
        "articleTitle": "Logic optimization and equivalence checking by implication analysis",
        "volume": "16",
        "issue": "3",
        "startPage": "266",
        "endPage": "281",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37274539900,
                "preferredName": "W. Kunz",
                "firstName": "W.",
                "lastName": "Kunz"
            },
            {
                "id": 37274533500,
                "preferredName": "D. Stoffel",
                "firstName": "D.",
                "lastName": "Stoffel"
            },
            {
                "id": 37356261600,
                "preferredName": "P.R. Menon",
                "firstName": "P.R.",
                "lastName": "Menon"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.663825",
        "publicationYear": "1997",
        "publicationDate": "Nov. 1997",
        "articleNumber": "663825",
        "articleTitle": "Arithmetic built-in self-test for DSP cores",
        "volume": "16",
        "issue": "11",
        "startPage": "1358",
        "endPage": "1369",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37274683300,
                "preferredName": "K. Radecka",
                "firstName": "K.",
                "lastName": "Radecka"
            },
            {
                "id": 37273805300,
                "preferredName": "J. Rajski",
                "firstName": "J.",
                "lastName": "Rajski"
            },
            {
                "id": 37086987437,
                "preferredName": "J. Tyszser",
                "firstName": "J.",
                "lastName": "Tyszser"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.658568",
        "publicationYear": "1997",
        "publicationDate": "Sept. 1997",
        "articleNumber": "658568",
        "articleTitle": "Design for hierarchical testability of RTL circuits obtained by behavioral synthesis",
        "volume": "16",
        "issue": "9",
        "startPage": "1001",
        "endPage": "1014",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37313880800,
                "preferredName": "I. Ghosh",
                "firstName": "I.",
                "lastName": "Ghosh"
            },
            {
                "id": 37275475300,
                "preferredName": "A. Raghunathan",
                "firstName": "A.",
                "lastName": "Raghunathan"
            },
            {
                "id": 37278972600,
                "preferredName": "N.K. Jha",
                "firstName": "N.K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.573831",
        "publicationYear": "1997",
        "publicationDate": "Feb. 1997",
        "articleNumber": "573831",
        "articleTitle": "Two novel multiway circuit partitioning algorithms using relaxed locking",
        "volume": "16",
        "issue": "2",
        "startPage": "169",
        "endPage": "178",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37298460300,
                "preferredName": "A. Dasdan",
                "firstName": "A.",
                "lastName": "Dasdan"
            },
            {
                "id": 37350566500,
                "preferredName": "C. Aykanat",
                "firstName": "C.",
                "lastName": "Aykanat"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.663822",
        "publicationYear": "1997",
        "publicationDate": "Nov. 1997",
        "articleNumber": "663822",
        "articleTitle": "TIGER: an efficient timing-driven global router for gate array and standard cell layout design",
        "volume": "16",
        "issue": "11",
        "startPage": "1323",
        "endPage": "1331",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087065988,
                "preferredName": "Xianlong Hong",
                "firstName": null,
                "lastName": "Xianlong Hong"
            },
            {
                "id": 37087145171,
                "preferredName": "Tianxiong Xue",
                "firstName": null,
                "lastName": "Tianxiong Xue"
            },
            {
                "id": 37087312105,
                "preferredName": "Jin Huang",
                "firstName": null,
                "lastName": "Jin Huang"
            },
            {
                "id": 37087149838,
                "preferredName": "Chung-Kuan Cheng",
                "firstName": null,
                "lastName": "Chung-Kuan Cheng"
            },
            {
                "id": 37294004400,
                "preferredName": "E.S. Kuh",
                "firstName": "E.S.",
                "lastName": "Kuh"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.559333",
        "publicationYear": "1997",
        "publicationDate": "Jan. 1997",
        "articleNumber": "559333",
        "articleTitle": "On the fault coverage of gate delay fault detecting tests",
        "volume": "16",
        "issue": "1",
        "startPage": "78",
        "endPage": "94",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37272745800,
                "preferredName": "A.K. Pramanick",
                "firstName": "A.K.",
                "lastName": "Pramanick"
            },
            {
                "id": 37276068300,
                "preferredName": "S.M. Reddy",
                "firstName": "S.M.",
                "lastName": "Reddy"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.644032",
        "publicationYear": "1997",
        "publicationDate": "July 1997",
        "articleNumber": "644032",
        "articleTitle": "Combining problem reduction and adaptive multistart: a new technique for superior iterative partitioning",
        "volume": "16",
        "issue": "7",
        "startPage": "709",
        "endPage": "717",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37348345000,
                "preferredName": "L.W. Hagen",
                "firstName": "L.W.",
                "lastName": "Hagen"
            },
            {
                "id": 37273666400,
                "preferredName": "A.B. Kahng",
                "firstName": "A.B.",
                "lastName": "Kahng"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.631217",
        "publicationYear": "1997",
        "publicationDate": "May 1997",
        "articleNumber": "631217",
        "articleTitle": "Behavior and testability preservation under the retiming transformation",
        "volume": "16",
        "issue": "5",
        "startPage": "528",
        "endPage": "543",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 38276302700,
                "preferredName": "A. El-Maleh",
                "firstName": "A.",
                "lastName": "El-Maleh"
            },
            {
                "id": 37347358100,
                "preferredName": "T.E. Marchok",
                "firstName": "T.E.",
                "lastName": "Marchok"
            },
            {
                "id": 37273805300,
                "preferredName": "J. Rajski",
                "firstName": "J.",
                "lastName": "Rajski"
            },
            {
                "id": 37284393300,
                "preferredName": "W. Maly",
                "firstName": "W.",
                "lastName": "Maly"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.662677",
        "publicationYear": "1997",
        "publicationDate": "Oct. 1997",
        "articleNumber": "662677",
        "articleTitle": "Bottleneck removal algorithm for dynamic compaction in sequential circuits",
        "volume": "16",
        "issue": "10",
        "startPage": "1157",
        "endPage": "1172",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37284518600,
                "preferredName": "S.T. Chakradhar",
                "firstName": "S.T.",
                "lastName": "Chakradhar"
            },
            {
                "id": 37275475300,
                "preferredName": "A. Raghunathan",
                "firstName": "A.",
                "lastName": "Raghunathan"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.640616",
        "publicationYear": "1997",
        "publicationDate": "June 1997",
        "articleNumber": "640616",
        "articleTitle": "Microarchitectural synthesis for rapid BIST testing",
        "volume": "16",
        "issue": "6",
        "startPage": "573",
        "endPage": "586",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37278223400,
                "preferredName": "A. Orailoglu",
                "firstName": "A.",
                "lastName": "Orailoglu"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.658569",
        "publicationYear": "1997",
        "publicationDate": "Sept. 1997",
        "articleNumber": "658569",
        "articleTitle": "Gauss-elimination-based generation of multiple seed-polynomial pairs for LFSR",
        "volume": "16",
        "issue": "9",
        "startPage": "1015",
        "endPage": "1024",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087073917,
                "preferredName": "Li-Ren Huang",
                "firstName": null,
                "lastName": "Li-Ren Huang"
            },
            {
                "id": 37087151704,
                "preferredName": "Jing-Yang Jou",
                "firstName": null,
                "lastName": "Jing-Yang Jou"
            },
            {
                "id": 37087156708,
                "preferredName": "Sy-Yen Kuo",
                "firstName": null,
                "lastName": "Sy-Yen Kuo"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.644031",
        "publicationYear": "1997",
        "publicationDate": "July 1997",
        "articleNumber": "644031",
        "articleTitle": "Symbolic two-level minimization",
        "volume": "16",
        "issue": "7",
        "startPage": "692",
        "endPage": "708",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37320616000,
                "preferredName": "T. Villa",
                "firstName": "T.",
                "lastName": "Villa"
            },
            {
                "id": 37345080700,
                "preferredName": "A. Saldanha",
                "firstName": "A.",
                "lastName": "Saldanha"
            },
            {
                "id": 37275814500,
                "preferredName": "R.K. Brayton",
                "firstName": "R.K.",
                "lastName": "Brayton"
            },
            {
                "id": 38271978500,
                "preferredName": "A.L. Sangiovanni-Vincentelli",
                "firstName": "A.L.",
                "lastName": "Sangiovanni-Vincentelli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.662675",
        "publicationYear": "1997",
        "publicationDate": "Oct. 1997",
        "articleNumber": "662675",
        "articleTitle": "Algorithm-driven synthesis of data conversion architectures",
        "volume": "16",
        "issue": "10",
        "startPage": "1116",
        "endPage": "1135",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37269370800,
                "preferredName": "N.C. Horta",
                "firstName": "N.C.",
                "lastName": "Horta"
            },
            {
                "id": 37332644200,
                "preferredName": "J.E. Franca",
                "firstName": "J.E.",
                "lastName": "Franca"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.663815",
        "publicationYear": "1997",
        "publicationDate": "Nov. 1997",
        "articleNumber": "663815",
        "articleTitle": "On variable clock methods for path delay testing of sequential circuits",
        "volume": "16",
        "issue": "11",
        "startPage": "1237",
        "endPage": "1249",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37298693600,
                "preferredName": "T.J. Chakraborty",
                "firstName": "T.J.",
                "lastName": "Chakraborty"
            },
            {
                "id": 37285278500,
                "preferredName": "V.D. Agrawal",
                "firstName": "V.D.",
                "lastName": "Agrawal"
            },
            {
                "id": 37330540600,
                "preferredName": "M.L. Bushnell",
                "firstName": "M.L.",
                "lastName": "Bushnell"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.631213",
        "publicationYear": "1997",
        "publicationDate": "May 1997",
        "articleNumber": "631213",
        "articleTitle": "Routing for array-type FPGA's",
        "volume": "16",
        "issue": "5",
        "startPage": "506",
        "endPage": "518",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37089069402,
                "preferredName": "Y.-L.D. Wu",
                "firstName": "Y.-L.D.",
                "lastName": "Wu"
            },
            {
                "id": 37274844200,
                "preferredName": "M. Marek-Sadowska",
                "firstName": "M.",
                "lastName": "Marek-Sadowska"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.594830",
        "publicationYear": "1997",
        "publicationDate": "March 1997",
        "articleNumber": "594830",
        "articleTitle": "Specification and analysis of timing constraints for embedded systems",
        "volume": "16",
        "issue": "3",
        "startPage": "240",
        "endPage": "256",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37272679300,
                "preferredName": "R.K. Gupta",
                "firstName": "R.K.",
                "lastName": "Gupta"
            },
            {
                "id": 37274174300,
                "preferredName": "G. De Micheli",
                "firstName": "G.",
                "lastName": "De Micheli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.594828",
        "publicationYear": "1997",
        "publicationDate": "March 1997",
        "articleNumber": "594828",
        "articleTitle": "Automatic verification of implementations of large circuits against HDL specifications",
        "volume": "16",
        "issue": "3",
        "startPage": "217",
        "endPage": "228",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37285024900,
                "preferredName": "Y.V. Hoskote",
                "firstName": "Y.V.",
                "lastName": "Hoskote"
            },
            {
                "id": 37276152300,
                "preferredName": "J.A. Abraham",
                "firstName": "J.A.",
                "lastName": "Abraham"
            },
            {
                "id": 37300594200,
                "preferredName": "D.S. Fussell",
                "firstName": "D.S.",
                "lastName": "Fussell"
            },
            {
                "id": 37284401000,
                "preferredName": "J. Moondanos",
                "firstName": "J.",
                "lastName": "Moondanos"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.602472",
        "publicationYear": "1997",
        "publicationDate": "April 1997",
        "articleNumber": "602472",
        "articleTitle": "An efficient solution scheme for the spherical-harmonics expansion of the Boltzmann transport equation [MOS transistors]",
        "volume": "16",
        "issue": "4",
        "startPage": "353",
        "endPage": "361",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37374764900,
                "preferredName": "M.C. Vecchi",
                "firstName": "M.C.",
                "lastName": "Vecchi"
            },
            {
                "id": 37087846519,
                "preferredName": "J. Mohring",
                "firstName": "J.",
                "lastName": "Mohring"
            },
            {
                "id": 37268259800,
                "preferredName": "M. Rudan",
                "firstName": "M.",
                "lastName": "Rudan"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.644611",
        "publicationYear": "1997",
        "publicationDate": "Aug. 1997",
        "articleNumber": "644611",
        "articleTitle": "A sequential quadratic programming approach to concurrent gate and wire sizing",
        "volume": "16",
        "issue": "8",
        "startPage": "867",
        "endPage": "881",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37282522300,
                "preferredName": "N. Menezes",
                "firstName": "N.",
                "lastName": "Menezes"
            },
            {
                "id": 37272303600,
                "preferredName": "R. Baldick",
                "firstName": "R.",
                "lastName": "Baldick"
            },
            {
                "id": 37273687500,
                "preferredName": "L.T. Pileggi",
                "firstName": "L.T.",
                "lastName": "Pileggi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.658564",
        "publicationYear": "1997",
        "publicationDate": "Sept. 1997",
        "articleNumber": "658564",
        "articleTitle": "Pin assignment for multi-FPGA systems",
        "volume": "16",
        "issue": "9",
        "startPage": "956",
        "endPage": "964",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37265522000,
                "preferredName": "S. Hauck",
                "firstName": "S.",
                "lastName": "Hauck"
            },
            {
                "id": 37283164000,
                "preferredName": "G. Borriello",
                "firstName": "G.",
                "lastName": "Borriello"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.644038",
        "publicationYear": "1997",
        "publicationDate": "July 1997",
        "articleNumber": "644038",
        "articleTitle": "The inversion algorithm for digital simulation",
        "volume": "16",
        "issue": "7",
        "startPage": "762",
        "endPage": "769",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37354707600,
                "preferredName": "P.M. Maurer",
                "firstName": "P.M.",
                "lastName": "Maurer"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.658563",
        "publicationYear": "1997",
        "publicationDate": "Sept. 1997",
        "articleNumber": "658563",
        "articleTitle": "Optimal algorithms for recovery point insertion in recoverable microarchitectures",
        "volume": "16",
        "issue": "9",
        "startPage": "945",
        "endPage": "955",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37273088000,
                "preferredName": "D.M. Blough",
                "firstName": "D.M.",
                "lastName": "Blough"
            },
            {
                "id": 37267909800,
                "preferredName": "F.J. Kurdahi",
                "firstName": "F.J.",
                "lastName": "Kurdahi"
            },
            {
                "id": 37354297300,
                "preferredName": "S.Y. Ohm",
                "firstName": "S.Y.",
                "lastName": "Ohm"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.664230",
        "publicationYear": "1997",
        "publicationDate": "Dec. 1997",
        "articleNumber": "664230",
        "articleTitle": "Nonscan design-for-testability techniques using RT-level design information",
        "volume": "16",
        "issue": "12",
        "startPage": "1488",
        "endPage": "1506",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37278573500,
                "preferredName": "S. Dey",
                "firstName": "S.",
                "lastName": "Dey"
            },
            {
                "id": 37279233100,
                "preferredName": "M. Potkonjak",
                "firstName": "M.",
                "lastName": "Potkonjak"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.664228",
        "publicationYear": "1997",
        "publicationDate": "Dec. 1997",
        "articleNumber": "664228",
        "articleTitle": "Efficient formulation and model-order reduction for the transient simulation of three-dimensional VLSI interconnect",
        "volume": "16",
        "issue": "12",
        "startPage": "1454",
        "endPage": "1476",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37357632500,
                "preferredName": "M. Chou",
                "firstName": "M.",
                "lastName": "Chou"
            },
            {
                "id": 37274428400,
                "preferredName": "J.K. White",
                "firstName": "J.K.",
                "lastName": "White"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.559331",
        "publicationYear": "1997",
        "publicationDate": "Jan. 1997",
        "articleNumber": "559331",
        "articleTitle": "On-line testing of statically and dynamically scheduled synthesized systems",
        "volume": "16",
        "issue": "1",
        "startPage": "47",
        "endPage": "57",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37277557300,
                "preferredName": "A.D. Brown",
                "firstName": "A.D.",
                "lastName": "Brown"
            },
            {
                "id": 37613763400,
                "preferredName": "K.R. Baker",
                "firstName": "K.R.",
                "lastName": "Baker"
            },
            {
                "id": 37087574115,
                "preferredName": "A.J.C. Williams",
                "firstName": "A.J.C.",
                "lastName": "Williams"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.594831",
        "publicationYear": "1997",
        "publicationDate": "March 1997",
        "articleNumber": "594831",
        "articleTitle": "KGPMIN: an efficient multilevel multioutput AND-OR-XOR minimizer",
        "volume": "16",
        "issue": "3",
        "startPage": "257",
        "endPage": "265",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37277128800,
                "preferredName": "S. Chattopadhyay",
                "firstName": "S.",
                "lastName": "Chattopadhyay"
            },
            {
                "id": 37381917300,
                "preferredName": "S. Roy",
                "firstName": "S.",
                "lastName": "Roy"
            },
            {
                "id": 37275963900,
                "preferredName": "P.P. Chaudhuri",
                "firstName": "P.P.",
                "lastName": "Chaudhuri"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.644029",
        "publicationYear": "1997",
        "publicationDate": "July 1997",
        "articleNumber": "644029",
        "articleTitle": "Implicit computation of compatible sets for state minimization of ISFSMs",
        "volume": "16",
        "issue": "7",
        "startPage": "657",
        "endPage": "676",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37327364100,
                "preferredName": "T. Kam",
                "firstName": "T.",
                "lastName": "Kam"
            },
            {
                "id": 37320616000,
                "preferredName": "T. Villa",
                "firstName": "T.",
                "lastName": "Villa"
            },
            {
                "id": 37275814500,
                "preferredName": "R.K. Brayton",
                "firstName": "R.K.",
                "lastName": "Brayton"
            },
            {
                "id": 37087768617,
                "preferredName": "A.L. Angiovanni-Vincentelli",
                "firstName": "A.L.",
                "lastName": "Angiovanni-Vincentelli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.573832",
        "publicationYear": "1997",
        "publicationDate": "Feb. 1997",
        "articleNumber": "573832",
        "articleTitle": "A performance and routability-driven router for FPGAs considering path delays",
        "volume": "16",
        "issue": "2",
        "startPage": "179",
        "endPage": "185",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087250657,
                "preferredName": "Yuh-Sheng Lee",
                "firstName": null,
                "lastName": "Yuh-Sheng Lee"
            },
            {
                "id": 37287873500,
                "preferredName": "A.C.-H. Wu",
                "firstName": "A.C.-H.",
                "lastName": "Wu"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.631210",
        "publicationYear": "1997",
        "publicationDate": "May 1997",
        "articleNumber": "631210",
        "articleTitle": "Performance analysis and optimization of mixed asynchronous synchronous systems",
        "volume": "16",
        "issue": "5",
        "startPage": "473",
        "endPage": "484",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37276355800,
                "preferredName": "J. Teich",
                "firstName": "J.",
                "lastName": "Teich"
            },
            {
                "id": 37274921100,
                "preferredName": "L. Thiele",
                "firstName": "L.",
                "lastName": "Thiele"
            },
            {
                "id": 37324756000,
                "preferredName": "S. Sriram",
                "firstName": "S.",
                "lastName": "Sriram"
            },
            {
                "id": 37614625300,
                "preferredName": "M. Martin",
                "firstName": "M.",
                "lastName": "Martin"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.662673",
        "publicationYear": "1997",
        "publicationDate": "Oct. 1997",
        "articleNumber": "662673",
        "articleTitle": "On error correction in macro-based circuits",
        "volume": "16",
        "issue": "10",
        "startPage": "1088",
        "endPage": "1100",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "I. Pomeranz",
                "firstName": "I.",
                "lastName": "Pomeranz"
            },
            {
                "id": 37276068300,
                "preferredName": "S.M. Reddy",
                "firstName": "S.M.",
                "lastName": "Reddy"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.631218",
        "publicationYear": "1997",
        "publicationDate": "May 1997",
        "articleNumber": "631218",
        "articleTitle": "LOCSTEP: a logic-simulation-based test generation procedure",
        "volume": "16",
        "issue": "5",
        "startPage": "544",
        "endPage": "554",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "I. Pomeranz",
                "firstName": "I.",
                "lastName": "Pomeranz"
            },
            {
                "id": 37276068300,
                "preferredName": "S.M. Reddy",
                "firstName": "S.M.",
                "lastName": "Reddy"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.658570",
        "publicationYear": "1997",
        "publicationDate": "Sept. 1997",
        "articleNumber": "658570",
        "articleTitle": "Identifying invalid states for sequential circuit test generation",
        "volume": "16",
        "issue": "9",
        "startPage": "1025",
        "endPage": "1033",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087299602,
                "preferredName": "Hsing-Chung Liang",
                "firstName": null,
                "lastName": "Hsing-Chung Liang"
            },
            {
                "id": 37087148896,
                "preferredName": "Chung Len Lee",
                "firstName": null,
                "lastName": "Chung Len Lee"
            },
            {
                "id": 37280670600,
                "preferredName": "J.E. Chen",
                "firstName": "J.E.",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.664222",
        "publicationYear": "1997",
        "publicationDate": "Dec. 1997",
        "articleNumber": "664222",
        "articleTitle": "Retiming edge-triggered circuits under general delay models",
        "volume": "16",
        "issue": "12",
        "startPage": "1393",
        "endPage": "1408",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37351757600,
                "preferredName": "K.N. Lalgudi",
                "firstName": "K.N.",
                "lastName": "Lalgudi"
            },
            {
                "id": 37275945500,
                "preferredName": "M.C. Papaefthymiou",
                "firstName": "M.C.",
                "lastName": "Papaefthymiou"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.631206",
        "publicationYear": "1997",
        "publicationDate": "May 1997",
        "articleNumber": "631206",
        "articleTitle": "The transition matrix for linear circuits",
        "volume": "16",
        "issue": "5",
        "startPage": "427",
        "endPage": "436",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37271585300,
                "preferredName": "A. Opal",
                "firstName": "A.",
                "lastName": "Opal"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.663818",
        "publicationYear": "1997",
        "publicationDate": "Nov. 1997",
        "articleNumber": "663818",
        "articleTitle": "The state reduction of nondeterministic finite-state machines",
        "volume": "16",
        "issue": "11",
        "startPage": "1278",
        "endPage": "1291",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37346812600,
                "preferredName": "M. Damiani",
                "firstName": "M.",
                "lastName": "Damiani"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.631208",
        "publicationYear": "1997",
        "publicationDate": "May 1997",
        "articleNumber": "631208",
        "articleTitle": "Symbolic FSM traversals based on the transition relation",
        "volume": "16",
        "issue": "5",
        "startPage": "448",
        "endPage": "457",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37295811500,
                "preferredName": "G. Cabodi",
                "firstName": "G.",
                "lastName": "Cabodi"
            },
            {
                "id": 37327263900,
                "preferredName": "P. Camurati",
                "firstName": "P.",
                "lastName": "Camurati"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.662674",
        "publicationYear": "1997",
        "publicationDate": "Oct. 1997",
        "articleNumber": "662674",
        "articleTitle": "Symbolic timing analysis and resynthesis for low power of combinational circuits containing false paths",
        "volume": "16",
        "issue": "10",
        "startPage": "1101",
        "endPage": "1115",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 38556836200,
                "preferredName": "R.I. Bahar",
                "firstName": "R.I.",
                "lastName": "Bahar"
            },
            {
                "id": 37087360839,
                "preferredName": "Hyunwoo Cho",
                "firstName": null,
                "lastName": "Hyunwoo Cho"
            },
            {
                "id": 37274843000,
                "preferredName": "G.D. Hachtel",
                "firstName": "G.D.",
                "lastName": "Hachtel"
            },
            {
                "id": 37267985100,
                "preferredName": "E. Macii",
                "firstName": "E.",
                "lastName": "Macii"
            },
            {
                "id": 37274843600,
                "preferredName": "F. Somenzi",
                "firstName": "F.",
                "lastName": "Somenzi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.640620",
        "publicationYear": "1997",
        "publicationDate": "June 1997",
        "articleNumber": "640620",
        "articleTitle": "Micromachined polysilicon power dissipation: simulation and experiment",
        "volume": "16",
        "issue": "6",
        "startPage": "627",
        "endPage": "637",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37352920400,
                "preferredName": "W. Allegretto",
                "firstName": "W.",
                "lastName": "Allegretto"
            },
            {
                "id": 37087510044,
                "preferredName": "Bing Shen",
                "firstName": null,
                "lastName": "Bing Shen"
            },
            {
                "id": 37281532500,
                "preferredName": "T. Kleckner",
                "firstName": "T.",
                "lastName": "Kleckner"
            },
            {
                "id": 37306988800,
                "preferredName": "A.M. Robinson",
                "firstName": "A.M.",
                "lastName": "Robinson"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.594835",
        "publicationYear": "1997",
        "publicationDate": "March 1997",
        "articleNumber": "594835",
        "articleTitle": "Diagnostic fault simulation for synchronous sequential circuits",
        "volume": "16",
        "issue": "3",
        "startPage": "299",
        "endPage": "308",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087384322,
                "preferredName": "Shung-Chih Chen",
                "firstName": null,
                "lastName": "Shung-Chih Chen"
            },
            {
                "id": 37087179403,
                "preferredName": "Jer Min Jou",
                "firstName": null,
                "lastName": "Jer Min Jou"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.658572",
        "publicationYear": "1997",
        "publicationDate": "Sept. 1997",
        "articleNumber": "658572",
        "articleTitle": "On-line and off-line testing with shared resources: a new BIST approach",
        "volume": "16",
        "issue": "9",
        "startPage": "1045",
        "endPage": "1056",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087163931,
                "preferredName": "Xiaoling Sun",
                "firstName": null,
                "lastName": "Xiaoling Sun"
            },
            {
                "id": 37280659300,
                "preferredName": "M. Serra",
                "firstName": "M.",
                "lastName": "Serra"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.573829",
        "publicationYear": "1997",
        "publicationDate": "Feb. 1997",
        "articleNumber": "573829",
        "articleTitle": "Multidimensional interleaving for synchronous circuit design optimization",
        "volume": "16",
        "issue": "2",
        "startPage": "146",
        "endPage": "159",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37295940900,
                "preferredName": "N.L. Passos",
                "firstName": "N.L.",
                "lastName": "Passos"
            },
            {
                "id": 37266664300,
                "preferredName": "E.H.-M.S. Sha",
                "firstName": "E.H.-M.S.",
                "lastName": "Sha"
            },
            {
                "id": 37087158700,
                "preferredName": "Liang-Fang Chao",
                "firstName": null,
                "lastName": "Liang-Fang Chao"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.644607",
        "publicationYear": "1997",
        "publicationDate": "Aug. 1997",
        "articleNumber": "644607",
        "articleTitle": "Externally hazard-free implementations of asynchronous control circuits",
        "volume": "16",
        "issue": "8",
        "startPage": "835",
        "endPage": "848",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087505201,
                "preferredName": "M.H. Sawasaki",
                "firstName": "M.H.",
                "lastName": "Sawasaki"
            },
            {
                "id": 38277322000,
                "preferredName": "C. Ykman-Couvreur",
                "firstName": "C.",
                "lastName": "Ykman-Couvreur"
            },
            {
                "id": 37276211100,
                "preferredName": "B. Lin",
                "firstName": "B.",
                "lastName": "Lin"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.663819",
        "publicationYear": "1997",
        "publicationDate": "Nov. 1997",
        "articleNumber": "663819",
        "articleTitle": "Partitioning and analysis of static digital CMOS circuits",
        "volume": "16",
        "issue": "11",
        "startPage": "1292",
        "endPage": "1310",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37352369700,
                "preferredName": "U. Hubner",
                "firstName": "U.",
                "lastName": "Hubner"
            },
            {
                "id": 37267110200,
                "preferredName": "H.T. Vierhaus",
                "firstName": "H.T.",
                "lastName": "Vierhaus"
            },
            {
                "id": 37265246900,
                "preferredName": "R. Camposano",
                "firstName": "R.",
                "lastName": "Camposano"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.640618",
        "publicationYear": "1997",
        "publicationDate": "June 1997",
        "articleNumber": "640618",
        "articleTitle": "Timing-driven placement for regular architectures",
        "volume": "16",
        "issue": "6",
        "startPage": "597",
        "endPage": "608",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37089121981,
                "preferredName": "A. Mathur",
                "firstName": "A.",
                "lastName": "Mathur"
            },
            {
                "id": 37280619500,
                "preferredName": "C.L. Liu",
                "firstName": "C.L.",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.631220",
        "publicationYear": "1997",
        "publicationDate": "May 1997",
        "articleNumber": "631220",
        "articleTitle": "ProperTEST: a portable parallel test generator for sequential circuits",
        "volume": "16",
        "issue": "5",
        "startPage": "555",
        "endPage": "569",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37295878900,
                "preferredName": "B. Ramkumar",
                "firstName": "B.",
                "lastName": "Ramkumar"
            },
            {
                "id": 37272513800,
                "preferredName": "P. Banerjee",
                "firstName": "P.",
                "lastName": "Banerjee"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.658567",
        "publicationYear": "1997",
        "publicationDate": "Sept. 1997",
        "articleNumber": "658567",
        "articleTitle": "New fault models and efficient BIST algorithms for dual-port memories",
        "volume": "16",
        "issue": "9",
        "startPage": "987",
        "endPage": "1000",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37267350300,
                "preferredName": "A.A. Amin",
                "firstName": "A.A.",
                "lastName": "Amin"
            },
            {
                "id": 37345263300,
                "preferredName": "M.Y. Osman",
                "firstName": "M.Y.",
                "lastName": "Osman"
            },
            {
                "id": 38274016900,
                "preferredName": "R.E. Abdel-Aal",
                "firstName": "R.E.",
                "lastName": "Abdel-Aal"
            },
            {
                "id": 37089052734,
                "preferredName": "H. Al-Muhtaseb",
                "firstName": "H.",
                "lastName": "Al-Muhtaseb"
            }
        ]
    }
]