/**
 * Copyright (c) 2026 Huawei Technologies Co., Ltd.
 * This program is free software, you can redistribute it and/or modify it under the terms and conditions of
 * CANN Open Software License Agreement Version 2.0 (the "License").
 * Please refer to the License for details. You may not use this file except in compliance with the License.
 * THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER EXPRESS OR IMPLIED,
 * INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
 * See LICENSE in the root of the software repository for the full text of the License.
 */

/*!
 * \file kernel_matmul_streamk.h
 * \brief
 */

#pragma once

#include "kernel_basic_intf.h"
#include "blaze/epilogue/block/block_epilogue_matmul_streamk.h"
#include "blaze/gemm/block/block_mmad_matmul_streamk.h"
#include "blaze/gemm/utils/common_utils.h"
#include "kernel_universal.h"
#include "tensor_api/tensor.h"

namespace Blaze {
namespace Gemm {
namespace Kernel {

template <class ProblemShape_, class BlockMmad_, class BlockEpilogue_, class BlockScheduler_>
class GemmUniversal<
    ProblemShape_, BlockMmad_, BlockEpilogue_, BlockScheduler_,
    AscendC::Std::enable_if_t<
        AscendC::Std::is_same_v<KernelMultiBlockStreamK, typename BlockMmad_::DispatchPolicy::ScheduleType> &&
        AscendC::Std::is_same_v<KernelMultiBlockStreamK, typename BlockEpilogue_::DispatchPolicy::ScheduleType>>> {
public:
    __aicore__ inline GemmUniversal()
    {}
    __aicore__ inline ~GemmUniversal()
    {}

    using BlockMmad = BlockMmad_;
    using ProblemShape = ProblemShape_;
    using BlockScheduler = BlockScheduler_;
    using BlockEpilogue = BlockEpilogue_;

    using BlockMmadParams = typename BlockMmad::Params;
    using BlockEpilogueParams = typename BlockEpilogue::Params;
    using BlockSchedulerParams = typename BlockScheduler::Params;
    using AType = typename BlockMmad::AType;
    using BType = typename BlockMmad::BType;
    using CType = typename BlockMmad::CType;
    using BiasType = typename BlockMmad::BiasType;
    using LayoutA = typename BlockMmad::LayoutA;
    using LayoutB = typename BlockMmad::LayoutB;
    using LayoutC = typename BlockMmad::LayoutC;
    using LayoutBias = typename BlockMmad::LayoutBias;
    using BlockShape = AscendC::Te::Shape<int64_t, int64_t, int64_t, int64_t>;
    using MakeLayoutA = AscendC::Te::FrameLayoutFormat<LayoutA, AscendC::Te::LayoutTraitDefault<AType>>;
    using MakeLayoutB = AscendC::Te::FrameLayoutFormat<LayoutB, AscendC::Te::LayoutTraitDefault<BType>>;
    using MakeLayoutC = AscendC::Te::FrameLayoutFormat<LayoutC, AscendC::Te::LayoutTraitDefault<CType>>;
    using MakeLayoutBias = AscendC::Te::FrameLayoutFormat<LayoutBias, AscendC::Te::LayoutTraitDefault<BiasType>>;

    struct Params {
        ProblemShape problemShape;
        BlockMmadParams mmadParams;
        BlockEpilogueParams epilogueParams;
        BlockSchedulerParams schParams;
        Params() = default;
    };

    __aicore__ inline void operator()(Params const& params)
    {
        Init(params);

        if (params.schParams.usedCoreNum <= 0) {
            return;
        }

        BlockScheduler bs(params.problemShape, params.schParams);
        // L1 & L0 & singlecore, per core use L1 once in stream k
        mL1_ = params.schParams.baseM;
        nL1_ = params.schParams.baseN;
        // 直接计算M N K方向上分块数
        mBlockNums_ = Blaze::Gemm::CeilDiv(m_, mL1_);
        nBlockNums_ = Blaze::Gemm::CeilDiv(n_, nL1_);
        skBlockNums_ = Blaze::Gemm::CeilDiv(k_, params.schParams.singleCoreK);

        if ASCEND_IS_AIC {
            ProcessOnAic(params, bs);
        }

        if ASCEND_IS_AIV {
            ProcessOnAiv(params, bs);
        }
    }

private:
    __aicore__ inline void ProcessOnAic(Params const& params, BlockScheduler& bs)
    {
        BlockMmad blockMmad;
        int64_t curBlockIdx = AscendC::GetBlockIdx();

        if (curBlockIdx >= bs.GetCoreNums()) {
            AscendC::CrossCoreSetFlag<AIC_SYNC_AIV_MODE_4, PIPE_FIX>(AIC_SYNC_AIV_FLAG);
            AscendC::CrossCoreSetFlag<AIC_SYNC_AIV_MODE_4, PIPE_FIX>(AIC_SYNC_AIV_FLAG + FLAG_ID_MAX);
            return;
        }

        if (params.schParams.isHf32) {
            AscendC::SetHF32Mode(1);
            AscendC::SetHF32TransMode(1);
        }

        blockMmad.Init(params.mmadParams);

        int64_t totalBlockNums = bs.GetBlockNums();
        int64_t usedCoreNum = params.schParams.usedCoreNum;
        int64_t tailSKTotalBlockNums = static_cast<int64_t>(((mBlockNums_ * nBlockNums_) % usedCoreNum) * skBlockNums_);

        auto layoutA = MakeLayoutA{}(m_, k_);
        auto layoutB = MakeLayoutB{}(k_, n_);
        auto layoutC = MakeLayoutC{}(m_, n_);
        auto layoutBias = MakeLayoutBias{}(1L, n_);
        auto gmA = AscendC::Te::MakeTensor(AscendC::Te::MakeMemPtr<AscendC::Te::Location::GM>(aGmAddr_), layoutA);
        auto gmB = AscendC::Te::MakeTensor(AscendC::Te::MakeMemPtr<AscendC::Te::Location::GM>(bGmAddr_), layoutB);
        auto gmC = AscendC::Te::MakeTensor(AscendC::Te::MakeMemPtr<AscendC::Te::Location::GM>(cGmAddr_), layoutC);
        auto gmBias =
            AscendC::Te::MakeTensor(AscendC::Te::MakeMemPtr<AscendC::Te::Location::GM>(biasGmAddr_), layoutBias);

        for (int64_t blockIdx = curBlockIdx; blockIdx < totalBlockNums; blockIdx += usedCoreNum) {
            int64_t tmpBlockIdx = blockIdx;
            if (!bs.CheckIsSkScene(0)) { // SK Preload in DP+SK
                if (blockIdx % usedCoreNum < tailSKTotalBlockNums &&
                    (Blaze::Gemm::CeilDiv(blockIdx + 1, usedCoreNum) ==
                     (Blaze::Gemm::CeilDiv(totalBlockNums, usedCoreNum) - 1))) {
                    tmpBlockIdx = blockIdx + usedCoreNum;
                } else if (
                    blockIdx % usedCoreNum < tailSKTotalBlockNums &&
                    (Blaze::Gemm::CeilDiv(blockIdx + 1, usedCoreNum) ==
                     Blaze::Gemm::CeilDiv(totalBlockNums, usedCoreNum))) {
                    tmpBlockIdx = blockIdx - usedCoreNum;
                }
            }
            BlockShape singleCoreShape = bs.GetBlockShape(tmpBlockIdx);
            BlockShape singleCoreCoord = bs.GetBlockCoord(tmpBlockIdx);
            // 切K场景使用blockSchedulerParams的singleCoreK
            int64_t kSingleCore = bs.CheckIsSkScene(tmpBlockIdx) ? params.schParams.singleCoreK : k_;
            int64_t offsetWorkspace = (((tmpBlockIdx % usedCoreNum) / skBlockNums_) * skBlockNums_ +
                                       AscendC::Te::Get<MNK_K>(singleCoreCoord)) *
                                      BLOCK_BASE_M * BLOCK_BASE_N;
            // when fixpipe 1v2, dstStride should align to 32
            auto workspaceStrideColumn0 =
                BlockMmad::DispatchPolicy::FIXP_OPTI == MatMulL0C2Out::ND_FIXPIPE_1_2 ?
                    Blaze::Gemm::CeilAlign(
                        AscendC::Te::Get<MNK_N>(singleCoreShape), static_cast<int64_t>(BLOCK_BYTE_SIZE)) :
                    AscendC::Te::Get<MNK_N>(singleCoreShape);
            auto workspaceShape = AscendC::Te::MakeShape(
                AscendC::Te::MakeShape(AscendC::Te::_1{}, AscendC::Te::Get<MNK_M>(singleCoreShape)),
                AscendC::Te::MakeShape(AscendC::Te::_1{}, AscendC::Te::Get<MNK_N>(singleCoreShape)));
            auto workspaceStride = AscendC::Te::MakeStride(
                AscendC::Te::MakeStride(AscendC::Te::_0{}, workspaceStrideColumn0),
                AscendC::Te::MakeStride(AscendC::Te::_0{}, AscendC::Te::_1{}));
            auto layoutWorkspace =
                AscendC::Te::MakePatternLayout<AscendC::Te::NDExtLayoutPtn, AscendC::Te::LayoutTraitDefault<float>>(
                    workspaceShape, workspaceStride);
            // workspace use 1 dim expression, make tensor each calculate
            auto gmWorkSpace = AscendC::Te::MakeTensor(
                AscendC::Te::MakeMemPtr<AscendC::Te::Location::GM>(workspaceGmAddr_ + offsetWorkspace),
                layoutWorkspace);

            // split tensor from gm which needed by current calculate
            auto gmBlockA = gmA.Slice(
                AscendC::Te::MakeCoord(
                    AscendC::Te::Get<MNK_M>(singleCoreCoord) * mL1_,
                    AscendC::Te::Get<MNK_K>(singleCoreCoord) * kSingleCore),
                AscendC::Te::MakeShape(
                    AscendC::Te::Get<MNK_M>(singleCoreShape), AscendC::Te::Get<MNK_K>(singleCoreShape)));
            auto gmBlockB = gmB.Slice(
                AscendC::Te::MakeCoord(
                    AscendC::Te::Get<MNK_K>(singleCoreCoord) * kSingleCore,
                    AscendC::Te::Get<MNK_N>(singleCoreCoord) * nL1_),
                AscendC::Te::MakeShape(
                    AscendC::Te::Get<MNK_K>(singleCoreShape), AscendC::Te::Get<MNK_N>(singleCoreShape)));
            auto gmBlockC = gmC.Slice(
                AscendC::Te::MakeCoord(
                    AscendC::Te::Get<MNK_M>(singleCoreCoord) * mL1_, AscendC::Te::Get<MNK_N>(singleCoreCoord) * nL1_),
                AscendC::Te::MakeShape(
                    AscendC::Te::Get<MNK_M>(singleCoreShape), AscendC::Te::Get<MNK_N>(singleCoreShape)));
            auto gmBlockBias = gmBias.Slice(
                AscendC::Te::MakeCoord(0L, AscendC::Te::Get<MNK_N>(singleCoreCoord) * nL1_),
                AscendC::Te::MakeShape(1L, AscendC::Te::Get<MNK_N>(singleCoreShape)));

            blockMmad(
                gmBlockA, gmBlockB, gmBlockBias, gmBlockC, gmWorkSpace, singleCoreShape,
                AscendC::Te::Get<MNK_K>(singleCoreCoord), bs.CheckIsSkScene(tmpBlockIdx));

            if (tmpBlockIdx + usedCoreNum >= totalBlockNums) {
                AscendC::CrossCoreSetFlag<AIC_SYNC_AIV_MODE_4, PIPE_FIX>(AIC_SYNC_AIV_FLAG);
                AscendC::CrossCoreSetFlag<AIC_SYNC_AIV_MODE_4, PIPE_FIX>(AIC_SYNC_AIV_FLAG + FLAG_ID_MAX);
            }
        }

        if (params.schParams.isHf32) {
            AscendC::SetHF32Mode(0);
        }
    }

    __aicore__ inline void ProcessOnAiv(Params const& params, BlockScheduler& bs)
    {
        int64_t usedCoreNum = params.schParams.usedCoreNum;
        uint64_t lastLoopTotalCnt = (mBlockNums_ * nBlockNums_ % usedCoreNum) * skBlockNums_;
        uint64_t curBlockIdxInAiv = AscendC::GetBlockIdx();
        if (curBlockIdxInAiv >= lastLoopTotalCnt * AscendC::GetTaskRation()) {
            AscendC::CrossCoreWaitFlag<AIC_SYNC_AIV_MODE_4, PIPE_MTE3>(AIC_SYNC_AIV_FLAG);
            AscendC::SyncAll();
            return;
        }

        AscendC::CrossCoreWaitFlag<AIC_SYNC_AIV_MODE_4, PIPE_MTE3>(AIC_SYNC_AIV_FLAG);
        AscendC::SyncAll();
        BlockEpilogue epilogueOp;
        // size of m in L1 & L0 & singlecore, per core use L1 once in stream k
        BlockShape l1Block = {params.schParams.baseM, params.schParams.baseN, params.schParams.kL1, 1};
        epilogueOp.Init(
            params.epilogueParams, params.problemShape, l1Block, {mBlockNums_, nBlockNums_, skBlockNums_, 1},
            usedCoreNum, bs.CheckIsSkScene(0));
        epilogueOp();
    }

private:
    __aicore__ inline void Init(Params const& params)
    {
        auto blockMmadParams = params.mmadParams;
        m_ = static_cast<uint64_t>(AscendC::Te::Get<MNK_M>(params.problemShape));
        n_ = static_cast<uint64_t>(AscendC::Te::Get<MNK_N>(params.problemShape));
        k_ = static_cast<uint64_t>(AscendC::Te::Get<MNK_K>(params.problemShape));
        aGmAddr_ = reinterpret_cast<__gm__ AType*>(blockMmadParams.aGmAddr);
        bGmAddr_ = reinterpret_cast<__gm__ BType*>(blockMmadParams.bGmAddr);
        cGmAddr_ = reinterpret_cast<__gm__ CType*>(blockMmadParams.cGmAddr);
        workspaceGmAddr_ = reinterpret_cast<__gm__ float*>(blockMmadParams.workspaceGmAddr);
        biasGmAddr_ = reinterpret_cast<__gm__ BiasType*>(blockMmadParams.biasGmAddr);
    }

    template <typename TensorA, typename TensorB>
    __aicore__ inline void SetL2Cache(TensorA& gmA, TensorB& gmB, uint32_t l2CacheMode)
    {
        if (l2CacheMode == ALL_L2_CACHE_DISABLE || l2CacheMode == B_L2_CACHE_DISABLE) {
            gmB.SetL2CacheHint(AscendC::Te::CacheMode::CACHE_MODE_DISABLE);
        }
        if (l2CacheMode == ALL_L2_CACHE_DISABLE || l2CacheMode == A_L2_CACHE_DISABLE) {
            gmA.SetL2CacheHint(AscendC::Te::CacheMode::CACHE_MODE_DISABLE);
        }
    }

private:
    static constexpr uint16_t NUM_TWO = 2;
    static constexpr uint16_t AIC_SYNC_AIV_MODE_4 = 4;
    static constexpr uint16_t AIV_SYNC_AIC_FLAG = 6;
    static constexpr uint16_t AIC_SYNC_AIV_FLAG = 8;
    static constexpr uint16_t FLAG_ID_MAX = 16;
    static constexpr uint16_t BLOCK_BASE_M = 256;
    static constexpr uint16_t BLOCK_BASE_N = 256;

    __gm__ AType* aGmAddr_;
    __gm__ BType* bGmAddr_;
    __gm__ CType* cGmAddr_;
    __gm__ BiasType* biasGmAddr_ = nullptr;
    __gm__ float* workspaceGmAddr_;

    int64_t m_{1};
    int64_t n_{1};
    int64_t k_{1};
    int64_t mL1_{0};
    int64_t nL1_{0};
    int64_t mBlockNums_{0};
    int64_t nBlockNums_{0};
    int64_t skBlockNums_{0};
};

} // namespace Kernel
} // namespace Gemm
} // namespace Blaze