/*****************************************************************************
* Filename:          C:\Users\superman\Desktop\pegasus_427\lab8\lab6hw/drivers/dma_magic_v1_00_a/src/dma_magic.c
* Version:           1.00.a
* Description:       dma_magic Driver Source File
* Date:              Tue Dec 06 17:42:58 2016 (by Create and Import Peripheral Wizard)
*****************************************************************************/


/***************************** Include Files *******************************/

#include "dma_magic.h"

/************************** Function Definitions ***************************/


/**
 *
 * User logic master module to send/receive word to/from remote system memory.
 * While sending, one word is read from user logic local FIFO and written to remote system memory.
 * While receiving, one word is read from remote system memory and written to user logic local FIFO.
 *
 * @param   BaseAddress is the base address of the DMA_MAGIC device.
 * @param   Src/DstAddress is the destination system memory address from/to which the data will be fetched/stored.
 *
 * @return  None.
 *
 * @note    None.
 *
 */


void DMA_MAGIC_MasterSendWord(Xuint32 BaseAddress, Xuint32 DstAddress)
{
  /*
   * Set user logic master control register for write transfer.
   */
  Xil_Out8(BaseAddress+DMA_MAGIC_MST_CNTL_REG_OFFSET, MST_SGWR);

  /*
   * Set user logic master address register to drive IP2Bus_Mst_Addr signal.
   */
  Xil_Out32(BaseAddress+DMA_MAGIC_MST_ADDR_REG_OFFSET, DstAddress);

  /*
   * Set user logic master byte enable register to drive IP2Bus_Mst_BE signal.
   */
  Xil_Out16(BaseAddress+DMA_MAGIC_MST_BE_REG_OFFSET, 0xFFFF);

  /*
   * Start user logic master write transfer by writting special pattern to its go port.
   */
  Xil_Out8(BaseAddress+DMA_MAGIC_MST_GO_PORT_OFFSET, MST_START);
}

void DMA_MAGIC_MasterRecvWord(Xuint32 BaseAddress, Xuint32 SrcAddress)
{
  /*
   * Set user logic master control register for read transfer.
   */
  Xil_Out8(BaseAddress+DMA_MAGIC_MST_CNTL_REG_OFFSET, MST_SGRD);

  /*
   * Set user logic master address register to drive IP2Bus_Mst_Addr signal.
   */
  Xil_Out32(BaseAddress+DMA_MAGIC_MST_ADDR_REG_OFFSET, SrcAddress);

  /*
   * Set user logic master byte enable register to drive IP2Bus_Mst_BE signal.
   */
  Xil_Out16(BaseAddress+DMA_MAGIC_MST_BE_REG_OFFSET, 0xFFFF);

  /*
   * Start user logic master read transfer by writting special pattern to its go port.
   */
  Xil_Out8(BaseAddress+DMA_MAGIC_MST_GO_PORT_OFFSET, MST_START);
}

void DMA_MAGIC_MasterFill(Xuint32 BaseAddress, Xuint32 SrcAddress, Xuint32 DestAddress, uint32_t length) {
	DMA_MAGIC_mWriteSlaveReg0(XPAR_DMA_MAGIC_0_BASEADDR, DMA_MAGIC_SLV_REG0_OFFSET,length );
	DMA_MAGIC_mWriteSlaveReg1(XPAR_DMA_MAGIC_0_BASEADDR, DMA_MAGIC_SLV_REG1_OFFSET,SrcAddress );
	DMA_MAGIC_mWriteSlaveReg2(XPAR_DMA_MAGIC_0_BASEADDR, DMA_MAGIC_SLV_REG2_OFFSET,DestAddress );
	/*
	   * Set user logic master control register for write transfer.
	   */
	  Xil_Out8(BaseAddress+DMA_MAGIC_MST_CNTL_REG_OFFSET, MST_BRRD);
	  /*
	   * Set user logic master byte enable register to drive IP2Bus_Mst_BE signal.
	   */
	  Xil_Out16(BaseAddress+DMA_MAGIC_MST_BE_REG_OFFSET, 0xFFFF);
	  /*
	   * Start user logic master read transfer by writting special pattern to its go port.
	   */
	  Xil_Out8(BaseAddress+DMA_MAGIC_MST_GO_PORT_OFFSET, MST_START);
}

