                   SYNTHESIS REPORT
====================Information====================
commit date: Tue_Oct_19_15:52:06_2021_+0800
top_name: ysyx_210313
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
Warnings
****** Message Summary: 0 Error(s), 0 Warning(s) ******
#========================================================================
# Area
#========================================================================
total     std       mem  ipio  sub_harden
236800.5  236800.5  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total  std    mem  ipio  sub_harden
22215  22215  0    0     0 
#========================================================================
f=100MHz PASS!!!
======================AREA REPORT======================
 
****************************************
Report : area
Design : ysyx_210313
Date   : Sat Oct 23 08:00:04 2021
****************************************
    
Number of ports:                         7319
Number of nets:                         28862
Number of cells:                        22770
Number of combinational cells:          18339
Number of sequential cells:              3876
Number of macros/black boxes:               0
Number of buf/inv:                       4260
Number of references:                      17
Combinational area:             137761.311554
Buf/Inv area:                    19712.078333
Noncombinational area:           99039.144157
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)
Total cell area:                236800.455711
Total area:                 undefined
Hierarchical area distribution
------------------------------
                                  Global cell area              Local cell area
                                  --------------------  ------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-   Black-
                                  Total        Total    national     national    boxes   Design
--------------------------------  -----------  -------  -----------  ----------  ------  --------------------------------
ysyx_210313                       236800.4557    100.0     860.6720      0.0000  0.0000  ysyx_210313
ysyx_210313_CSR                    33673.7925     14.2   16502.0407  17171.7518  0.0000  ysyx_210313_CSR_0
ysyx_210313_Execute                21218.2544      9.0   21218.2544      0.0000  0.0000  ysyx_210313_EX_Stage_0
ysyx_210313_Forwarding              4167.5352      1.8    4167.5352      0.0000  0.0000  ysyx_210313_Forwarding_0
ysyx_210313_Hazard_Detection         353.6824      0.1     353.6824      0.0000  0.0000  ysyx_210313_Hazard_Detection_0
ysyx_210313_Instruction_Decode      4517.1832      1.9    4517.1832      0.0000  0.0000  ysyx_210313_ID_Stage_0
ysyx_210313_Instruction_Fetch       2530.9136      1.1    1687.7240    843.1896  0.0000  ysyx_210313_IF_Stage_0
ysyx_210313_Memory                  2595.4640      1.1    2595.4640      0.0000  0.0000  ysyx_210313_MEM_Stage_0
ysyx_210313_Write_Back              1393.2128      0.6    1393.2128      0.0000  0.0000  ysyx_210313_WB_Stage_0
ysyx_210313_axi_interconnect        4593.8368      1.9    4542.7344     51.1024  0.0000  ysyx_210313_axi_interconnect_0
ysyx_210313_clint                  18458.7250      7.8   10844.4672   7614.2579  0.0000  ysyx_210313_clint_0
ysyx_210313_if_axi_rw               3394.2752      1.4    2295.5736   1098.7016  0.0000  ysyx_210313_axi_rw_if_AXI_ID0_0
ysyx_210313_mem_axi_rw             12011.7537      5.1    7872.4592   4139.2945  0.0000  ysyx_210313_axi_rw_mem_AXI_ID1_0
ysyx_210313_pipeline_regs          25810.7470     10.9    8383.4832  17427.2638  0.0000  ysyx_210313_pipeline_regs_0
ysyx_210313_regfile               101220.4079     42.7   50526.8254  50693.5825  0.0000  ysyx_210313_regfile_0
--------------------------------  -----------  -------  -----------  ----------  ------  --------------------------------
Total                                                   137761.3116  99039.1442  0.0000
=====================TIMING REPORT====================
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 3
        -transition_time
Design : ysyx_210313
Date   : Sat Oct 23 08:00:02 2021
****************************************
 # A fanout number of 1000 was used for high fanout net computations.
 scc011ums_hd_lvt_ss_v1p08_125c_ccs
  Startpoint: ysyx_210313_pipeline_regs/i_ALU_oprend_A_src_ex_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: ysyx_210313_pipeline_regs/i_regbus_A_ex_reg_0_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  ysyx_210313_pipeline_regs/i_ALU_oprend_A_src_ex_reg_1_/CK (LVT_DQHDV1)
                                                        0.0000    0.0000 #   0.0000 r
  ysyx_210313_pipeline_regs/i_ALU_oprend_A_src_ex_reg_1_/Q (LVT_DQHDV1)
                                                        0.1302    0.2743     0.2743 r
  ysyx_210313_pipeline_regs/i_ALU_oprend_A_src_ex[1] (net)
                                                4                 0.0000     0.2743 r
  ysyx_210313_pipeline_regs/i_ALU_oprend_A_src_ex[1] (ysyx_210313_pipeline_regs_0)
                                                                  0.0000     0.2743 r
  i_ALU_oprend_A_src_ex[1] (net)                                  0.0000     0.2743 r
  ysyx_210313_Execute/ALU_oprend_A_src[1] (ysyx_210313_EX_Stage_0)
                                                                  0.0000     0.2743 r
  ysyx_210313_Execute/ALU_oprend_A_src[1] (net)                   0.0000     0.2743 r
  ysyx_210313_Execute/U581/I (LVT_INHDV1)               0.1302    0.0000     0.2743 r
  ysyx_210313_Execute/U581/ZN (LVT_INHDV1)              0.0716    0.0619     0.3362 f
  ysyx_210313_Execute/n31 (net)                 1                 0.0000     0.3362 f
  ysyx_210313_Execute/U553/A2 (LVT_NAND2HDV4)           0.0716    0.0000     0.3362 f
  ysyx_210313_Execute/U553/ZN (LVT_NAND2HDV4)           0.3692    0.2190     0.5552 r
  ysyx_210313_Execute/n123 (net)               17                 0.0000     0.5552 r
  ysyx_210313_Execute/U582/I (LVT_BUFHDV3)              0.3692    0.0000     0.5552 r
  ysyx_210313_Execute/U582/Z (LVT_BUFHDV3)              0.4829    0.3677     0.9229 r
  ysyx_210313_Execute/n162 (net)               16                 0.0000     0.9229 r
  ysyx_210313_Execute/U550/S (LVT_MUX2HDV1)             0.4829    0.0000     0.9229 r
  ysyx_210313_Execute/U550/Z (LVT_MUX2HDV1)             0.0886    0.2412     1.1641 f
  ysyx_210313_Execute/n2806 (net)               2                 0.0000     1.1641 f
  ysyx_210313_Execute/U551/I (LVT_INHDV1)               0.0886    0.0000     1.1641 f
  ysyx_210313_Execute/U551/ZN (LVT_INHDV1)              0.2683    0.1703     1.3344 r
  ysyx_210313_Execute/n15 (net)                10                 0.0000     1.3344 r
  ysyx_210313_Execute/U601/A2 (LVT_NAND2HDV1)           0.2683    0.0000     1.3344 r
  ysyx_210313_Execute/U601/ZN (LVT_NAND2HDV1)           0.1335    0.1100     1.4444 f
  ysyx_210313_Execute/n1246 (net)               3                 0.0000     1.4444 f
  ysyx_210313_Execute/U603/A2 (LVT_OAI21HDV1)           0.1335    0.0000     1.4444 f
  ysyx_210313_Execute/U603/ZN (LVT_OAI21HDV1)           0.1535    0.1208     1.5652 r
  ysyx_210313_Execute/n42 (net)                 1                 0.0000     1.5652 r
  ysyx_210313_Execute/U604/B (LVT_AOI21HDV1)            0.1535    0.0000     1.5652 r
  ysyx_210313_Execute/U604/ZN (LVT_AOI21HDV1)           0.1152    0.0625     1.6277 f
  ysyx_210313_Execute/n844 (net)                2                 0.0000     1.6277 f
  ysyx_210313_Execute/U638/A1 (LVT_OAI21HDV1)           0.1152    0.0000     1.6277 f
  ysyx_210313_Execute/U638/ZN (LVT_OAI21HDV1)           0.2065    0.1465     1.7742 r
  ysyx_210313_Execute/n905 (net)                2                 0.0000     1.7742 r
  ysyx_210313_Execute/U713/A1 (LVT_AOI21HDV2)           0.2065    0.0000     1.7742 r
  ysyx_210313_Execute/U713/ZN (LVT_AOI21HDV2)           0.1107    0.0979     1.8720 f
  ysyx_210313_Execute/n575 (net)                2                 0.0000     1.8720 f
  ysyx_210313_Execute/U861/A1 (LVT_OAI21HDV2)           0.1107    0.0000     1.8720 f
  ysyx_210313_Execute/U861/ZN (LVT_OAI21HDV2)           0.1681    0.1237     1.9957 r
  ysyx_210313_Execute/n521 (net)                2                 0.0000     1.9957 r
  ysyx_210313_Execute/U942/A1 (LVT_AOI21HDV2)           0.1681    0.0000     1.9957 r
  ysyx_210313_Execute/U942/ZN (LVT_AOI21HDV2)           0.1253    0.1104     2.1060 f
  ysyx_210313_Execute/n2016 (net)               2                 0.0000     2.1060 f
  ysyx_210313_Execute/U948/A1 (LVT_OAI21HDV4)           0.1253    0.0000     2.1060 f
  ysyx_210313_Execute/U948/ZN (LVT_OAI21HDV4)           0.1354    0.1074     2.2135 r
  ysyx_210313_Execute/n1922 (net)               2                 0.0000     2.2135 r
  ysyx_210313_Execute/U38/A1 (LVT_AOI21HDV2)            0.1354    0.0000     2.2135 r
  ysyx_210313_Execute/U38/ZN (LVT_AOI21HDV2)            0.1039    0.0903     2.3037 f
  ysyx_210313_Execute/n1896 (net)               2                 0.0000     2.3037 f
  ysyx_210313_Execute/U549/A1 (LVT_OAI21HDV2)           0.1039    0.0000     2.3037 f
  ysyx_210313_Execute/U549/ZN (LVT_OAI21HDV2)           0.1835    0.1308     2.4345 r
  ysyx_210313_Execute/n1789 (net)               2                 0.0000     2.4345 r
  ysyx_210313_Execute/U37/A1 (LVT_AOI21HDV2)            0.1835    0.0000     2.4345 r
  ysyx_210313_Execute/U37/ZN (LVT_AOI21HDV2)            0.1126    0.1007     2.5352 f
  ysyx_210313_Execute/n1819 (net)               2                 0.0000     2.5352 f
  ysyx_210313_Execute/U548/A1 (LVT_OAI21HDV2)           0.1126    0.0000     2.5352 f
  ysyx_210313_Execute/U548/ZN (LVT_OAI21HDV2)           0.1841    0.1331     2.6683 r
  ysyx_210313_Execute/n1959 (net)               2                 0.0000     2.6683 r
  ysyx_210313_Execute/U35/A1 (LVT_AOI21HDV2)            0.1841    0.0000     2.6683 r
  ysyx_210313_Execute/U35/ZN (LVT_AOI21HDV2)            0.1127    0.1008     2.7691 f
  ysyx_210313_Execute/n1855 (net)               2                 0.0000     2.7691 f
  ysyx_210313_Execute/U547/A1 (LVT_OAI21HDV2)           0.1127    0.0000     2.7691 f
  ysyx_210313_Execute/U547/ZN (LVT_OAI21HDV2)           0.2221    0.1544     2.9235 r
  ysyx_210313_Execute/n1987 (net)               2                 0.0000     2.9235 r
  ysyx_210313_Execute/U955/A1 (LVT_AOI21HDV4)           0.2221    0.0000     2.9235 r
  ysyx_210313_Execute/U955/ZN (LVT_AOI21HDV4)           0.1059    0.0924     3.0159 f
  ysyx_210313_Execute/n2408 (net)               2                 0.0000     3.0159 f
  ysyx_210313_Execute/U956/A1 (LVT_OAI21HDV4)           0.1059    0.0000     3.0159 f
  ysyx_210313_Execute/U956/ZN (LVT_OAI21HDV4)           0.1534    0.1133     3.1291 r
  ysyx_210313_Execute/n2325 (net)               2                 0.0000     3.1291 r
  ysyx_210313_Execute/U957/A1 (LVT_AOI21HDV4)           0.1534    0.0000     3.1291 r
  ysyx_210313_Execute/U957/ZN (LVT_AOI21HDV4)           0.0924    0.0822     3.2114 f
  ysyx_210313_Execute/n2433 (net)               2                 0.0000     3.2114 f
  ysyx_210313_Execute/U958/A1 (LVT_OAI21HDV4)           0.0924    0.0000     3.2114 f
  ysyx_210313_Execute/U958/ZN (LVT_OAI21HDV4)           0.1345    0.0991     3.3104 r
  ysyx_210313_Execute/n2351 (net)               2                 0.0000     3.3104 r
  ysyx_210313_Execute/U14/A1 (LVT_AOI21HDV2)            0.1345    0.0000     3.3104 r
  ysyx_210313_Execute/U14/ZN (LVT_AOI21HDV2)            0.1037    0.0901     3.4005 f
  ysyx_210313_Execute/n2376 (net)               2                 0.0000     3.4005 f
  ysyx_210313_Execute/U13/A1 (LVT_OAI21HDV2)            0.1037    0.0000     3.4005 f
  ysyx_210313_Execute/U13/ZN (LVT_OAI21HDV2)            0.1735    0.1252     3.5257 r
  ysyx_210313_Execute/n2041 (net)               2                 0.0000     3.5257 r
  ysyx_210313_Execute/U959/A1 (LVT_AOI21HDV1)           0.1735    0.0000     3.5257 r
  ysyx_210313_Execute/U959/ZN (LVT_AOI21HDV1)           0.1326    0.1160     3.6418 f
  ysyx_210313_Execute/n2073 (net)               2                 0.0000     3.6418 f
  ysyx_210313_Execute/U558/A1 (LVT_OAI21HDV2)           0.1326    0.0000     3.6418 f
  ysyx_210313_Execute/U558/ZN (LVT_OAI21HDV2)           0.1761    0.1328     3.7745 r
  ysyx_210313_Execute/n2457 (net)               2                 0.0000     3.7745 r
  ysyx_210313_Execute/U960/A1 (LVT_AOI21HDV1)           0.1761    0.0000     3.7745 r
  ysyx_210313_Execute/U960/ZN (LVT_AOI21HDV1)           0.1330    0.1167     3.8912 f
  ysyx_210313_Execute/n2485 (net)               2                 0.0000     3.8912 f
  ysyx_210313_Execute/U15/A1 (LVT_OAI21HDV2)            0.1330    0.0000     3.8912 f
  ysyx_210313_Execute/U15/ZN (LVT_OAI21HDV2)            0.1761    0.1328     4.0241 r
  ysyx_210313_Execute/n2516 (net)               2                 0.0000     4.0241 r
  ysyx_210313_Execute/U961/A1 (LVT_AOI21HDV1)           0.1761    0.0000     4.0241 r
  ysyx_210313_Execute/U961/ZN (LVT_AOI21HDV1)           0.1330    0.1167     4.1407 f
  ysyx_210313_Execute/n2545 (net)               2                 0.0000     4.1407 f
  ysyx_210313_Execute/U32/A1 (LVT_OAI21HDV2)            0.1330    0.0000     4.1407 f
  ysyx_210313_Execute/U32/ZN (LVT_OAI21HDV2)            0.1712    0.1300     4.2707 r
  ysyx_210313_Execute/n2578 (net)               2                 0.0000     4.2707 r
  ysyx_210313_Execute/U545/A1 (LVT_AO21HDV2)            0.1712    0.0000     4.2707 r
  ysyx_210313_Execute/U545/Z (LVT_AO21HDV2)             0.0670    0.1615     4.4323 r
  ysyx_210313_Execute/n14 (net)                 1                 0.0000     4.4323 r
  ysyx_210313_Execute/U2981/CI (LVT_AD1HDV1)            0.0670    0.0000     4.4323 r
  ysyx_210313_Execute/U2981/CO (LVT_AD1HDV1)            0.1234    0.1849     4.6172 r
  ysyx_210313_Execute/n2647 (net)               1                 0.0000     4.6172 r
  ysyx_210313_Execute/U3000/CI (LVT_AD1HDV1)            0.1234    0.0000     4.6172 r
  ysyx_210313_Execute/U3000/CO (LVT_AD1HDV1)            0.1234    0.1966     4.8138 r
  ysyx_210313_Execute/n2684 (net)               1                 0.0000     4.8138 r
  ysyx_210313_Execute/U3017/CI (LVT_AD1HDV1)            0.1234    0.0000     4.8138 r
  ysyx_210313_Execute/U3017/CO (LVT_AD1HDV1)            0.1234    0.1966     5.0104 r
  ysyx_210313_Execute/n2725 (net)               1                 0.0000     5.0104 r
  ysyx_210313_Execute/U3032/CI (LVT_AD1HDV1)            0.1234    0.0000     5.0104 r
  ysyx_210313_Execute/U3032/S (LVT_AD1HDV1)             0.1292    0.1938     5.2042 f
  ysyx_210313_Execute/n302 (net)                1                 0.0000     5.2042 f
  ysyx_210313_Execute/U962/A1 (LVT_NAND2HDV1)           0.1292    0.0000     5.2042 f
  ysyx_210313_Execute/U962/ZN (LVT_NAND2HDV1)           0.1056    0.0662     5.2703 r
  ysyx_210313_Execute/n422 (net)                1                 0.0000     5.2703 r
  ysyx_210313_Execute/U1145/A1 (LVT_NAND2HDV2)          0.1056    0.0000     5.2703 r
  ysyx_210313_Execute/U1145/ZN (LVT_NAND2HDV2)          0.0856    0.0680     5.3384 f
  ysyx_210313_Execute/psw_flags[1] (net)        3                 0.0000     5.3384 f
  ysyx_210313_Execute/U3016/I (LVT_INHDV1)              0.0856    0.0000     5.3384 f
  ysyx_210313_Execute/U3016/ZN (LVT_INHDV1)             0.1340    0.0975     5.4359 r
  ysyx_210313_Execute/n3051 (net)               4                 0.0000     5.4359 r
  ysyx_210313_Execute/U18/A1 (LVT_NOR3HDV2)             0.1340    0.0000     5.4359 r
  ysyx_210313_Execute/U18/ZN (LVT_NOR3HDV2)             0.1211    0.0568     5.4927 f
  ysyx_210313_Execute/n3049 (net)               2                 0.0000     5.4927 f
  ysyx_210313_Execute/U3163/C (LVT_AOI211HDV2)          0.1211    0.0000     5.4927 f
  ysyx_210313_Execute/U3163/ZN (LVT_AOI211HDV2)         0.1962    0.1301     5.6228 r
  ysyx_210313_Execute/n3052 (net)               1                 0.0000     5.6228 r
  ysyx_210313_Execute/U3164/B (LVT_AOI21HDV1)           0.1962    0.0000     5.6228 r
  ysyx_210313_Execute/U3164/ZN (LVT_AOI21HDV1)          0.0847    0.0543     5.6771 f
  ysyx_210313_Execute/n3054 (net)               1                 0.0000     5.6771 f
  ysyx_210313_Execute/U3165/I1 (LVT_MUX2NHDV1)          0.0847    0.0000     5.6771 f
  ysyx_210313_Execute/U3165/ZN (LVT_MUX2NHDV1)          0.1865    0.1090     5.7860 r
  ysyx_210313_Execute/ALU_out[0] (net)          2                 0.0000     5.7860 r
  ysyx_210313_Execute/ALU_out[0] (ysyx_210313_EX_Stage_0)         0.0000     5.7860 r
  o_ALU_out_ex[0] (net)                                           0.0000     5.7860 r
  ysyx_210313_Forwarding/csr_w_data_ex[0] (ysyx_210313_Forwarding_0)
                                                                  0.0000     5.7860 r
  ysyx_210313_Forwarding/csr_w_data_ex[0] (net)                   0.0000     5.7860 r
  ysyx_210313_Forwarding/U126/I (LVT_INHDV2)            0.1865    0.0000     5.7860 r
  ysyx_210313_Forwarding/U126/ZN (LVT_INHDV2)           0.0721    0.0604     5.8465 f
  ysyx_210313_Forwarding/n397 (net)             3                 0.0000     5.8465 f
  ysyx_210313_Forwarding/U593/A1 (LVT_OAI21HDV1)        0.0721    0.0000     5.8465 f
  ysyx_210313_Forwarding/U593/ZN (LVT_OAI21HDV1)        0.2305    0.1359     5.9824 r
  ysyx_210313_Forwarding/forward_rs1_data[0] (net)
                                                2                 0.0000     5.9824 r
  ysyx_210313_Forwarding/forward_rs1_data[0] (ysyx_210313_Forwarding_0)
                                                                  0.0000     5.9824 r
  forward_rs1_data[0] (net)                                       0.0000     5.9824 r
  ysyx_210313_Instruction_Decode/forward_rs1_data[0] (ysyx_210313_ID_Stage_0)
                                                                  0.0000     5.9824 r
  ysyx_210313_Instruction_Decode/forward_rs1_data[0] (net)        0.0000     5.9824 r
  ysyx_210313_Instruction_Decode/U556/A1 (LVT_OAI21HDV1)
                                                        0.2305    0.0000     5.9824 r
  ysyx_210313_Instruction_Decode/U556/ZN (LVT_OAI21HDV1)
                                                        0.0892    0.0840     6.0664 f
  ysyx_210313_Instruction_Decode/regbus_A[0] (net)
                                                1                 0.0000     6.0664 f
  ysyx_210313_Instruction_Decode/regbus_A[0] (ysyx_210313_ID_Stage_0)
                                                                  0.0000     6.0664 f
  o_regbus_A_id[0] (net)                                          0.0000     6.0664 f
  ysyx_210313_pipeline_regs/o_regbus_A_id[0] (ysyx_210313_pipeline_regs_0)
                                                                  0.0000     6.0664 f
  ysyx_210313_pipeline_regs/o_regbus_A_id[0] (net)                0.0000     6.0664 f
  ysyx_210313_pipeline_regs/U101/B1 (LVT_AO22HDV4)      0.0892    0.0000     6.0664 f
  ysyx_210313_pipeline_regs/U101/Z (LVT_AO22HDV4)       0.0492    0.1460     6.2125 f
  ysyx_210313_pipeline_regs/n560 (net)          1                 0.0000     6.2125 f
  ysyx_210313_pipeline_regs/i_regbus_A_ex_reg_0_/D (LVT_DQHDV2)
                                                        0.0492    0.0000     6.2125 f
  data arrival time                                                          6.2125
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  ysyx_210313_pipeline_regs/i_regbus_A_ex_reg_0_/CK (LVT_DQHDV2)
                                                                  0.0000     6.3500 r
  library setup time                                             -0.1354     6.2146
  data required time                                                         6.2146
  ------------------------------------------------------------------------------------
  data required time                                                         6.2146
  data arrival time                                                         -6.2125
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0021
  Startpoint: ysyx_210313_pipeline_regs/i_ALU_oprend_A_src_ex_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: ysyx_210313_pipeline_regs/i_regbus_B_ex_reg_0_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  ysyx_210313_pipeline_regs/i_ALU_oprend_A_src_ex_reg_1_/CK (LVT_DQHDV1)
                                                        0.0000    0.0000 #   0.0000 r
  ysyx_210313_pipeline_regs/i_ALU_oprend_A_src_ex_reg_1_/Q (LVT_DQHDV1)
                                                        0.1302    0.2743     0.2743 r
  ysyx_210313_pipeline_regs/i_ALU_oprend_A_src_ex[1] (net)
                                                4                 0.0000     0.2743 r
  ysyx_210313_pipeline_regs/i_ALU_oprend_A_src_ex[1] (ysyx_210313_pipeline_regs_0)
                                                                  0.0000     0.2743 r
  i_ALU_oprend_A_src_ex[1] (net)                                  0.0000     0.2743 r
  ysyx_210313_Execute/ALU_oprend_A_src[1] (ysyx_210313_EX_Stage_0)
                                                                  0.0000     0.2743 r
  ysyx_210313_Execute/ALU_oprend_A_src[1] (net)                   0.0000     0.2743 r
  ysyx_210313_Execute/U581/I (LVT_INHDV1)               0.1302    0.0000     0.2743 r
  ysyx_210313_Execute/U581/ZN (LVT_INHDV1)              0.0716    0.0619     0.3362 f
  ysyx_210313_Execute/n31 (net)                 1                 0.0000     0.3362 f
  ysyx_210313_Execute/U553/A2 (LVT_NAND2HDV4)           0.0716    0.0000     0.3362 f
  ysyx_210313_Execute/U553/ZN (LVT_NAND2HDV4)           0.3692    0.2190     0.5552 r
  ysyx_210313_Execute/n123 (net)               17                 0.0000     0.5552 r
  ysyx_210313_Execute/U582/I (LVT_BUFHDV3)              0.3692    0.0000     0.5552 r
  ysyx_210313_Execute/U582/Z (LVT_BUFHDV3)              0.4829    0.3677     0.9229 r
  ysyx_210313_Execute/n162 (net)               16                 0.0000     0.9229 r
  ysyx_210313_Execute/U550/S (LVT_MUX2HDV1)             0.4829    0.0000     0.9229 r
  ysyx_210313_Execute/U550/Z (LVT_MUX2HDV1)             0.0886    0.2412     1.1641 f
  ysyx_210313_Execute/n2806 (net)               2                 0.0000     1.1641 f
  ysyx_210313_Execute/U551/I (LVT_INHDV1)               0.0886    0.0000     1.1641 f
  ysyx_210313_Execute/U551/ZN (LVT_INHDV1)              0.2683    0.1703     1.3344 r
  ysyx_210313_Execute/n15 (net)                10                 0.0000     1.3344 r
  ysyx_210313_Execute/U601/A2 (LVT_NAND2HDV1)           0.2683    0.0000     1.3344 r
  ysyx_210313_Execute/U601/ZN (LVT_NAND2HDV1)           0.1335    0.1100     1.4444 f
  ysyx_210313_Execute/n1246 (net)               3                 0.0000     1.4444 f
  ysyx_210313_Execute/U603/A2 (LVT_OAI21HDV1)           0.1335    0.0000     1.4444 f
  ysyx_210313_Execute/U603/ZN (LVT_OAI21HDV1)           0.1535    0.1208     1.5652 r
  ysyx_210313_Execute/n42 (net)                 1                 0.0000     1.5652 r
  ysyx_210313_Execute/U604/B (LVT_AOI21HDV1)            0.1535    0.0000     1.5652 r
  ysyx_210313_Execute/U604/ZN (LVT_AOI21HDV1)           0.1152    0.0625     1.6277 f
  ysyx_210313_Execute/n844 (net)                2                 0.0000     1.6277 f
  ysyx_210313_Execute/U638/A1 (LVT_OAI21HDV1)           0.1152    0.0000     1.6277 f
  ysyx_210313_Execute/U638/ZN (LVT_OAI21HDV1)           0.2065    0.1465     1.7742 r
  ysyx_210313_Execute/n905 (net)                2                 0.0000     1.7742 r
  ysyx_210313_Execute/U713/A1 (LVT_AOI21HDV2)           0.2065    0.0000     1.7742 r
  ysyx_210313_Execute/U713/ZN (LVT_AOI21HDV2)           0.1107    0.0979     1.8720 f
  ysyx_210313_Execute/n575 (net)                2                 0.0000     1.8720 f
  ysyx_210313_Execute/U861/A1 (LVT_OAI21HDV2)           0.1107    0.0000     1.8720 f
  ysyx_210313_Execute/U861/ZN (LVT_OAI21HDV2)           0.1681    0.1237     1.9957 r
  ysyx_210313_Execute/n521 (net)                2                 0.0000     1.9957 r
  ysyx_210313_Execute/U942/A1 (LVT_AOI21HDV2)           0.1681    0.0000     1.9957 r
  ysyx_210313_Execute/U942/ZN (LVT_AOI21HDV2)           0.1253    0.1104     2.1060 f
  ysyx_210313_Execute/n2016 (net)               2                 0.0000     2.1060 f
  ysyx_210313_Execute/U948/A1 (LVT_OAI21HDV4)           0.1253    0.0000     2.1060 f
  ysyx_210313_Execute/U948/ZN (LVT_OAI21HDV4)           0.1354    0.1074     2.2135 r
  ysyx_210313_Execute/n1922 (net)               2                 0.0000     2.2135 r
  ysyx_210313_Execute/U38/A1 (LVT_AOI21HDV2)            0.1354    0.0000     2.2135 r
  ysyx_210313_Execute/U38/ZN (LVT_AOI21HDV2)            0.1039    0.0903     2.3037 f
  ysyx_210313_Execute/n1896 (net)               2                 0.0000     2.3037 f
  ysyx_210313_Execute/U549/A1 (LVT_OAI21HDV2)           0.1039    0.0000     2.3037 f
  ysyx_210313_Execute/U549/ZN (LVT_OAI21HDV2)           0.1835    0.1308     2.4345 r
  ysyx_210313_Execute/n1789 (net)               2                 0.0000     2.4345 r
  ysyx_210313_Execute/U37/A1 (LVT_AOI21HDV2)            0.1835    0.0000     2.4345 r
  ysyx_210313_Execute/U37/ZN (LVT_AOI21HDV2)            0.1126    0.1007     2.5352 f
  ysyx_210313_Execute/n1819 (net)               2                 0.0000     2.5352 f
  ysyx_210313_Execute/U548/A1 (LVT_OAI21HDV2)           0.1126    0.0000     2.5352 f
  ysyx_210313_Execute/U548/ZN (LVT_OAI21HDV2)           0.1841    0.1331     2.6683 r
  ysyx_210313_Execute/n1959 (net)               2                 0.0000     2.6683 r
  ysyx_210313_Execute/U35/A1 (LVT_AOI21HDV2)            0.1841    0.0000     2.6683 r
  ysyx_210313_Execute/U35/ZN (LVT_AOI21HDV2)            0.1127    0.1008     2.7691 f
  ysyx_210313_Execute/n1855 (net)               2                 0.0000     2.7691 f
  ysyx_210313_Execute/U547/A1 (LVT_OAI21HDV2)           0.1127    0.0000     2.7691 f
  ysyx_210313_Execute/U547/ZN (LVT_OAI21HDV2)           0.2221    0.1544     2.9235 r
  ysyx_210313_Execute/n1987 (net)               2                 0.0000     2.9235 r
  ysyx_210313_Execute/U955/A1 (LVT_AOI21HDV4)           0.2221    0.0000     2.9235 r
  ysyx_210313_Execute/U955/ZN (LVT_AOI21HDV4)           0.1059    0.0924     3.0159 f
  ysyx_210313_Execute/n2408 (net)               2                 0.0000     3.0159 f
  ysyx_210313_Execute/U956/A1 (LVT_OAI21HDV4)           0.1059    0.0000     3.0159 f
  ysyx_210313_Execute/U956/ZN (LVT_OAI21HDV4)           0.1534    0.1133     3.1291 r
  ysyx_210313_Execute/n2325 (net)               2                 0.0000     3.1291 r
  ysyx_210313_Execute/U957/A1 (LVT_AOI21HDV4)           0.1534    0.0000     3.1291 r
  ysyx_210313_Execute/U957/ZN (LVT_AOI21HDV4)           0.0924    0.0822     3.2114 f
  ysyx_210313_Execute/n2433 (net)               2                 0.0000     3.2114 f
  ysyx_210313_Execute/U958/A1 (LVT_OAI21HDV4)           0.0924    0.0000     3.2114 f
  ysyx_210313_Execute/U958/ZN (LVT_OAI21HDV4)           0.1345    0.0991     3.3104 r
  ysyx_210313_Execute/n2351 (net)               2                 0.0000     3.3104 r
  ysyx_210313_Execute/U14/A1 (LVT_AOI21HDV2)            0.1345    0.0000     3.3104 r
  ysyx_210313_Execute/U14/ZN (LVT_AOI21HDV2)            0.1037    0.0901     3.4005 f
  ysyx_210313_Execute/n2376 (net)               2                 0.0000     3.4005 f
  ysyx_210313_Execute/U13/A1 (LVT_OAI21HDV2)            0.1037    0.0000     3.4005 f
  ysyx_210313_Execute/U13/ZN (LVT_OAI21HDV2)            0.1735    0.1252     3.5257 r
  ysyx_210313_Execute/n2041 (net)               2                 0.0000     3.5257 r
  ysyx_210313_Execute/U959/A1 (LVT_AOI21HDV1)           0.1735    0.0000     3.5257 r
  ysyx_210313_Execute/U959/ZN (LVT_AOI21HDV1)           0.1326    0.1160     3.6418 f
  ysyx_210313_Execute/n2073 (net)               2                 0.0000     3.6418 f
  ysyx_210313_Execute/U558/A1 (LVT_OAI21HDV2)           0.1326    0.0000     3.6418 f
  ysyx_210313_Execute/U558/ZN (LVT_OAI21HDV2)           0.1761    0.1328     3.7745 r
  ysyx_210313_Execute/n2457 (net)               2                 0.0000     3.7745 r
  ysyx_210313_Execute/U960/A1 (LVT_AOI21HDV1)           0.1761    0.0000     3.7745 r
  ysyx_210313_Execute/U960/ZN (LVT_AOI21HDV1)           0.1330    0.1167     3.8912 f
  ysyx_210313_Execute/n2485 (net)               2                 0.0000     3.8912 f
  ysyx_210313_Execute/U15/A1 (LVT_OAI21HDV2)            0.1330    0.0000     3.8912 f
  ysyx_210313_Execute/U15/ZN (LVT_OAI21HDV2)            0.1761    0.1328     4.0241 r
  ysyx_210313_Execute/n2516 (net)               2                 0.0000     4.0241 r
  ysyx_210313_Execute/U961/A1 (LVT_AOI21HDV1)           0.1761    0.0000     4.0241 r
  ysyx_210313_Execute/U961/ZN (LVT_AOI21HDV1)           0.1330    0.1167     4.1407 f
  ysyx_210313_Execute/n2545 (net)               2                 0.0000     4.1407 f
  ysyx_210313_Execute/U32/A1 (LVT_OAI21HDV2)            0.1330    0.0000     4.1407 f
  ysyx_210313_Execute/U32/ZN (LVT_OAI21HDV2)            0.1712    0.1300     4.2707 r
  ysyx_210313_Execute/n2578 (net)               2                 0.0000     4.2707 r
  ysyx_210313_Execute/U545/A1 (LVT_AO21HDV2)            0.1712    0.0000     4.2707 r
  ysyx_210313_Execute/U545/Z (LVT_AO21HDV2)             0.0670    0.1615     4.4323 r
  ysyx_210313_Execute/n14 (net)                 1                 0.0000     4.4323 r
  ysyx_210313_Execute/U2981/CI (LVT_AD1HDV1)            0.0670    0.0000     4.4323 r
  ysyx_210313_Execute/U2981/CO (LVT_AD1HDV1)            0.1234    0.1849     4.6172 r
  ysyx_210313_Execute/n2647 (net)               1                 0.0000     4.6172 r
  ysyx_210313_Execute/U3000/CI (LVT_AD1HDV1)            0.1234    0.0000     4.6172 r
  ysyx_210313_Execute/U3000/CO (LVT_AD1HDV1)            0.1234    0.1966     4.8138 r
  ysyx_210313_Execute/n2684 (net)               1                 0.0000     4.8138 r
  ysyx_210313_Execute/U3017/CI (LVT_AD1HDV1)            0.1234    0.0000     4.8138 r
  ysyx_210313_Execute/U3017/CO (LVT_AD1HDV1)            0.1234    0.1966     5.0104 r
  ysyx_210313_Execute/n2725 (net)               1                 0.0000     5.0104 r
  ysyx_210313_Execute/U3032/CI (LVT_AD1HDV1)            0.1234    0.0000     5.0104 r
  ysyx_210313_Execute/U3032/S (LVT_AD1HDV1)             0.0923    0.1356     5.1460 r
  ysyx_210313_Execute/n302 (net)                1                 0.0000     5.1460 r
  ysyx_210313_Execute/U962/A1 (LVT_NAND2HDV1)           0.0923    0.0000     5.1460 r
  ysyx_210313_Execute/U962/ZN (LVT_NAND2HDV1)           0.1130    0.0613     5.2074 f
  ysyx_210313_Execute/n422 (net)                1                 0.0000     5.2074 f
  ysyx_210313_Execute/U1145/A1 (LVT_NAND2HDV2)          0.1130    0.0000     5.2074 f
  ysyx_210313_Execute/U1145/ZN (LVT_NAND2HDV2)          0.0948    0.0689     5.2763 r
  ysyx_210313_Execute/psw_flags[1] (net)        3                 0.0000     5.2763 r
  ysyx_210313_Execute/U3016/I (LVT_INHDV1)              0.0948    0.0000     5.2763 r
  ysyx_210313_Execute/U3016/ZN (LVT_INHDV1)             0.0861    0.0733     5.3496 f
  ysyx_210313_Execute/n3051 (net)               4                 0.0000     5.3496 f
  ysyx_210313_Execute/U18/A1 (LVT_NOR3HDV2)             0.0861    0.0000     5.3496 f
  ysyx_210313_Execute/U18/ZN (LVT_NOR3HDV2)             0.2614    0.1380     5.4876 r
  ysyx_210313_Execute/n3049 (net)               2                 0.0000     5.4876 r
  ysyx_210313_Execute/U3163/C (LVT_AOI211HDV2)          0.2614    0.0000     5.4876 r
  ysyx_210313_Execute/U3163/ZN (LVT_AOI211HDV2)         0.0929    0.0551     5.5427 f
  ysyx_210313_Execute/n3052 (net)               1                 0.0000     5.5427 f
  ysyx_210313_Execute/U3164/B (LVT_AOI21HDV1)           0.0929    0.0000     5.5427 f
  ysyx_210313_Execute/U3164/ZN (LVT_AOI21HDV1)          0.1337    0.0947     5.6374 r
  ysyx_210313_Execute/n3054 (net)               1                 0.0000     5.6374 r
  ysyx_210313_Execute/U3165/I1 (LVT_MUX2NHDV1)          0.1337    0.0000     5.6374 r
  ysyx_210313_Execute/U3165/ZN (LVT_MUX2NHDV1)          0.1535    0.0945     5.7319 f
  ysyx_210313_Execute/ALU_out[0] (net)          2                 0.0000     5.7319 f
  ysyx_210313_Execute/ALU_out[0] (ysyx_210313_EX_Stage_0)         0.0000     5.7319 f
  o_ALU_out_ex[0] (net)                                           0.0000     5.7319 f
  ysyx_210313_Forwarding/csr_w_data_ex[0] (ysyx_210313_Forwarding_0)
                                                                  0.0000     5.7319 f
  ysyx_210313_Forwarding/csr_w_data_ex[0] (net)                   0.0000     5.7319 f
  ysyx_210313_Forwarding/U126/I (LVT_INHDV2)            0.1535    0.0000     5.7319 f
  ysyx_210313_Forwarding/U126/ZN (LVT_INHDV2)           0.0934    0.0781     5.8100 r
  ysyx_210313_Forwarding/n397 (net)             3                 0.0000     5.8100 r
  ysyx_210313_Forwarding/U125/A1 (LVT_OAI21HDV1)        0.0934    0.0000     5.8100 r
  ysyx_210313_Forwarding/U125/ZN (LVT_OAI21HDV1)        0.1305    0.0655     5.8755 f
  ysyx_210313_Forwarding/forward_rs2_data[0] (net)
                                                1                 0.0000     5.8755 f
  ysyx_210313_Forwarding/forward_rs2_data[0] (ysyx_210313_Forwarding_0)
                                                                  0.0000     5.8755 f
  forward_rs2_data[0] (net)                                       0.0000     5.8755 f
  ysyx_210313_Instruction_Decode/forward_rs2_data[0] (ysyx_210313_ID_Stage_0)
                                                                  0.0000     5.8755 f
  ysyx_210313_Instruction_Decode/forward_rs2_data[0] (net)        0.0000     5.8755 f
  ysyx_210313_Instruction_Decode/U76/A1 (LVT_NAND2HDV1)
                                                        0.1305    0.0000     5.8755 f
  ysyx_210313_Instruction_Decode/U76/ZN (LVT_NAND2HDV1)
                                                        0.1022    0.0604     5.9359 r
  ysyx_210313_Instruction_Decode/n307 (net)     1                 0.0000     5.9359 r
  ysyx_210313_Instruction_Decode/U8/A2 (LVT_NAND3HDV1)
                                                        0.1022    0.0000     5.9359 r
  ysyx_210313_Instruction_Decode/U8/ZN (LVT_NAND3HDV1)
                                                        0.0993    0.0810     6.0169 f
  ysyx_210313_Instruction_Decode/regbus_B[0] (net)
                                                1                 0.0000     6.0169 f
  ysyx_210313_Instruction_Decode/regbus_B[0] (ysyx_210313_ID_Stage_0)
                                                                  0.0000     6.0169 f
  o_regbus_B_id[0] (net)                                          0.0000     6.0169 f
  ysyx_210313_pipeline_regs/o_regbus_B_id[0] (ysyx_210313_pipeline_regs_0)
                                                                  0.0000     6.0169 f
  ysyx_210313_pipeline_regs/o_regbus_B_id[0] (net)                0.0000     6.0169 f
  ysyx_210313_pipeline_regs/U482/B1 (LVT_AO22HDV2)      0.0993    0.0000     6.0169 f
  ysyx_210313_pipeline_regs/U482/Z (LVT_AO22HDV2)       0.0636    0.1763     6.1932 f
  ysyx_210313_pipeline_regs/n496 (net)          1                 0.0000     6.1932 f
  ysyx_210313_pipeline_regs/i_regbus_B_ex_reg_0_/D (LVT_DQHDV2)
                                                        0.0636    0.0000     6.1932 f
  data arrival time                                                          6.1932
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  ysyx_210313_pipeline_regs/i_regbus_B_ex_reg_0_/CK (LVT_DQHDV2)
                                                                  0.0000     6.3500 r
  library setup time                                             -0.1378     6.2122
  data required time                                                         6.2122
  ------------------------------------------------------------------------------------
  data required time                                                         6.2122
  data arrival time                                                         -6.1932
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0190
  Startpoint: ysyx_210313_pipeline_regs/i_ALU_oprend_A_src_ex_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: ysyx_210313_pipeline_regs/i_psw_flags_mem_reg_3_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  ysyx_210313_pipeline_regs/i_ALU_oprend_A_src_ex_reg_1_/CK (LVT_DQHDV1)
                                                        0.0000    0.0000 #   0.0000 r
  ysyx_210313_pipeline_regs/i_ALU_oprend_A_src_ex_reg_1_/Q (LVT_DQHDV1)
                                                        0.1302    0.2743     0.2743 r
  ysyx_210313_pipeline_regs/i_ALU_oprend_A_src_ex[1] (net)
                                                4                 0.0000     0.2743 r
  ysyx_210313_pipeline_regs/i_ALU_oprend_A_src_ex[1] (ysyx_210313_pipeline_regs_0)
                                                                  0.0000     0.2743 r
  i_ALU_oprend_A_src_ex[1] (net)                                  0.0000     0.2743 r
  ysyx_210313_Execute/ALU_oprend_A_src[1] (ysyx_210313_EX_Stage_0)
                                                                  0.0000     0.2743 r
  ysyx_210313_Execute/ALU_oprend_A_src[1] (net)                   0.0000     0.2743 r
  ysyx_210313_Execute/U581/I (LVT_INHDV1)               0.1302    0.0000     0.2743 r
  ysyx_210313_Execute/U581/ZN (LVT_INHDV1)              0.0716    0.0619     0.3362 f
  ysyx_210313_Execute/n31 (net)                 1                 0.0000     0.3362 f
  ysyx_210313_Execute/U553/A2 (LVT_NAND2HDV4)           0.0716    0.0000     0.3362 f
  ysyx_210313_Execute/U553/ZN (LVT_NAND2HDV4)           0.3692    0.2190     0.5552 r
  ysyx_210313_Execute/n123 (net)               17                 0.0000     0.5552 r
  ysyx_210313_Execute/U582/I (LVT_BUFHDV3)              0.3692    0.0000     0.5552 r
  ysyx_210313_Execute/U582/Z (LVT_BUFHDV3)              0.4829    0.3677     0.9229 r
  ysyx_210313_Execute/n162 (net)               16                 0.0000     0.9229 r
  ysyx_210313_Execute/U550/S (LVT_MUX2HDV1)             0.4829    0.0000     0.9229 r
  ysyx_210313_Execute/U550/Z (LVT_MUX2HDV1)             0.0886    0.2412     1.1641 f
  ysyx_210313_Execute/n2806 (net)               2                 0.0000     1.1641 f
  ysyx_210313_Execute/U551/I (LVT_INHDV1)               0.0886    0.0000     1.1641 f
  ysyx_210313_Execute/U551/ZN (LVT_INHDV1)              0.2683    0.1703     1.3344 r
  ysyx_210313_Execute/n15 (net)                10                 0.0000     1.3344 r
  ysyx_210313_Execute/U601/A2 (LVT_NAND2HDV1)           0.2683    0.0000     1.3344 r
  ysyx_210313_Execute/U601/ZN (LVT_NAND2HDV1)           0.1335    0.1100     1.4444 f
  ysyx_210313_Execute/n1246 (net)               3                 0.0000     1.4444 f
  ysyx_210313_Execute/U603/A2 (LVT_OAI21HDV1)           0.1335    0.0000     1.4444 f
  ysyx_210313_Execute/U603/ZN (LVT_OAI21HDV1)           0.1535    0.1208     1.5652 r
  ysyx_210313_Execute/n42 (net)                 1                 0.0000     1.5652 r
  ysyx_210313_Execute/U604/B (LVT_AOI21HDV1)            0.1535    0.0000     1.5652 r
  ysyx_210313_Execute/U604/ZN (LVT_AOI21HDV1)           0.1152    0.0625     1.6277 f
  ysyx_210313_Execute/n844 (net)                2                 0.0000     1.6277 f
  ysyx_210313_Execute/U638/A1 (LVT_OAI21HDV1)           0.1152    0.0000     1.6277 f
  ysyx_210313_Execute/U638/ZN (LVT_OAI21HDV1)           0.2065    0.1465     1.7742 r
  ysyx_210313_Execute/n905 (net)                2                 0.0000     1.7742 r
  ysyx_210313_Execute/U713/A1 (LVT_AOI21HDV2)           0.2065    0.0000     1.7742 r
  ysyx_210313_Execute/U713/ZN (LVT_AOI21HDV2)           0.1107    0.0979     1.8720 f
  ysyx_210313_Execute/n575 (net)                2                 0.0000     1.8720 f
  ysyx_210313_Execute/U861/A1 (LVT_OAI21HDV2)           0.1107    0.0000     1.8720 f
  ysyx_210313_Execute/U861/ZN (LVT_OAI21HDV2)           0.1681    0.1237     1.9957 r
  ysyx_210313_Execute/n521 (net)                2                 0.0000     1.9957 r
  ysyx_210313_Execute/U942/A1 (LVT_AOI21HDV2)           0.1681    0.0000     1.9957 r
  ysyx_210313_Execute/U942/ZN (LVT_AOI21HDV2)           0.1253    0.1104     2.1060 f
  ysyx_210313_Execute/n2016 (net)               2                 0.0000     2.1060 f
  ysyx_210313_Execute/U948/A1 (LVT_OAI21HDV4)           0.1253    0.0000     2.1060 f
  ysyx_210313_Execute/U948/ZN (LVT_OAI21HDV4)           0.1354    0.1074     2.2135 r
  ysyx_210313_Execute/n1922 (net)               2                 0.0000     2.2135 r
  ysyx_210313_Execute/U38/A1 (LVT_AOI21HDV2)            0.1354    0.0000     2.2135 r
  ysyx_210313_Execute/U38/ZN (LVT_AOI21HDV2)            0.1039    0.0903     2.3037 f
  ysyx_210313_Execute/n1896 (net)               2                 0.0000     2.3037 f
  ysyx_210313_Execute/U549/A1 (LVT_OAI21HDV2)           0.1039    0.0000     2.3037 f
  ysyx_210313_Execute/U549/ZN (LVT_OAI21HDV2)           0.1835    0.1308     2.4345 r
  ysyx_210313_Execute/n1789 (net)               2                 0.0000     2.4345 r
  ysyx_210313_Execute/U37/A1 (LVT_AOI21HDV2)            0.1835    0.0000     2.4345 r
  ysyx_210313_Execute/U37/ZN (LVT_AOI21HDV2)            0.1126    0.1007     2.5352 f
  ysyx_210313_Execute/n1819 (net)               2                 0.0000     2.5352 f
  ysyx_210313_Execute/U548/A1 (LVT_OAI21HDV2)           0.1126    0.0000     2.5352 f
  ysyx_210313_Execute/U548/ZN (LVT_OAI21HDV2)           0.1841    0.1331     2.6683 r
  ysyx_210313_Execute/n1959 (net)               2                 0.0000     2.6683 r
  ysyx_210313_Execute/U35/A1 (LVT_AOI21HDV2)            0.1841    0.0000     2.6683 r
  ysyx_210313_Execute/U35/ZN (LVT_AOI21HDV2)            0.1127    0.1008     2.7691 f
  ysyx_210313_Execute/n1855 (net)               2                 0.0000     2.7691 f
  ysyx_210313_Execute/U547/A1 (LVT_OAI21HDV2)           0.1127    0.0000     2.7691 f
  ysyx_210313_Execute/U547/ZN (LVT_OAI21HDV2)           0.2221    0.1544     2.9235 r
  ysyx_210313_Execute/n1987 (net)               2                 0.0000     2.9235 r
  ysyx_210313_Execute/U955/A1 (LVT_AOI21HDV4)           0.2221    0.0000     2.9235 r
  ysyx_210313_Execute/U955/ZN (LVT_AOI21HDV4)           0.1059    0.0924     3.0159 f
  ysyx_210313_Execute/n2408 (net)               2                 0.0000     3.0159 f
  ysyx_210313_Execute/U956/A1 (LVT_OAI21HDV4)           0.1059    0.0000     3.0159 f
  ysyx_210313_Execute/U956/ZN (LVT_OAI21HDV4)           0.1534    0.1133     3.1291 r
  ysyx_210313_Execute/n2325 (net)               2                 0.0000     3.1291 r
  ysyx_210313_Execute/U957/A1 (LVT_AOI21HDV4)           0.1534    0.0000     3.1291 r
  ysyx_210313_Execute/U957/ZN (LVT_AOI21HDV4)           0.0924    0.0822     3.2114 f
  ysyx_210313_Execute/n2433 (net)               2                 0.0000     3.2114 f
  ysyx_210313_Execute/U958/A1 (LVT_OAI21HDV4)           0.0924    0.0000     3.2114 f
  ysyx_210313_Execute/U958/ZN (LVT_OAI21HDV4)           0.1345    0.0991     3.3104 r
  ysyx_210313_Execute/n2351 (net)               2                 0.0000     3.3104 r
  ysyx_210313_Execute/U14/A1 (LVT_AOI21HDV2)            0.1345    0.0000     3.3104 r
  ysyx_210313_Execute/U14/ZN (LVT_AOI21HDV2)            0.1037    0.0901     3.4005 f
  ysyx_210313_Execute/n2376 (net)               2                 0.0000     3.4005 f
  ysyx_210313_Execute/U13/A1 (LVT_OAI21HDV2)            0.1037    0.0000     3.4005 f
  ysyx_210313_Execute/U13/ZN (LVT_OAI21HDV2)            0.1735    0.1252     3.5257 r
  ysyx_210313_Execute/n2041 (net)               2                 0.0000     3.5257 r
  ysyx_210313_Execute/U959/A1 (LVT_AOI21HDV1)           0.1735    0.0000     3.5257 r
  ysyx_210313_Execute/U959/ZN (LVT_AOI21HDV1)           0.1326    0.1160     3.6418 f
  ysyx_210313_Execute/n2073 (net)               2                 0.0000     3.6418 f
  ysyx_210313_Execute/U558/A1 (LVT_OAI21HDV2)           0.1326    0.0000     3.6418 f
  ysyx_210313_Execute/U558/ZN (LVT_OAI21HDV2)           0.1761    0.1328     3.7745 r
  ysyx_210313_Execute/n2457 (net)               2                 0.0000     3.7745 r
  ysyx_210313_Execute/U960/A1 (LVT_AOI21HDV1)           0.1761    0.0000     3.7745 r
  ysyx_210313_Execute/U960/ZN (LVT_AOI21HDV1)           0.1330    0.1167     3.8912 f
  ysyx_210313_Execute/n2485 (net)               2                 0.0000     3.8912 f
  ysyx_210313_Execute/U15/A1 (LVT_OAI21HDV2)            0.1330    0.0000     3.8912 f
  ysyx_210313_Execute/U15/ZN (LVT_OAI21HDV2)            0.1761    0.1328     4.0241 r
  ysyx_210313_Execute/n2516 (net)               2                 0.0000     4.0241 r
  ysyx_210313_Execute/U961/A1 (LVT_AOI21HDV1)           0.1761    0.0000     4.0241 r
  ysyx_210313_Execute/U961/ZN (LVT_AOI21HDV1)           0.1330    0.1167     4.1407 f
  ysyx_210313_Execute/n2545 (net)               2                 0.0000     4.1407 f
  ysyx_210313_Execute/U32/A1 (LVT_OAI21HDV2)            0.1330    0.0000     4.1407 f
  ysyx_210313_Execute/U32/ZN (LVT_OAI21HDV2)            0.1712    0.1300     4.2707 r
  ysyx_210313_Execute/n2578 (net)               2                 0.0000     4.2707 r
  ysyx_210313_Execute/U545/A1 (LVT_AO21HDV2)            0.1712    0.0000     4.2707 r
  ysyx_210313_Execute/U545/Z (LVT_AO21HDV2)             0.0670    0.1615     4.4323 r
  ysyx_210313_Execute/n14 (net)                 1                 0.0000     4.4323 r
  ysyx_210313_Execute/U2981/CI (LVT_AD1HDV1)            0.0670    0.0000     4.4323 r
  ysyx_210313_Execute/U2981/CO (LVT_AD1HDV1)            0.1234    0.1849     4.6172 r
  ysyx_210313_Execute/n2647 (net)               1                 0.0000     4.6172 r
  ysyx_210313_Execute/U3000/CI (LVT_AD1HDV1)            0.1234    0.0000     4.6172 r
  ysyx_210313_Execute/U3000/CO (LVT_AD1HDV1)            0.1234    0.1966     4.8138 r
  ysyx_210313_Execute/n2684 (net)               1                 0.0000     4.8138 r
  ysyx_210313_Execute/U3017/CI (LVT_AD1HDV1)            0.1234    0.0000     4.8138 r
  ysyx_210313_Execute/U3017/CO (LVT_AD1HDV1)            0.1234    0.1966     5.0104 r
  ysyx_210313_Execute/n2725 (net)               1                 0.0000     5.0104 r
  ysyx_210313_Execute/U3032/CI (LVT_AD1HDV1)            0.1234    0.0000     5.0104 r
  ysyx_210313_Execute/U3032/S (LVT_AD1HDV1)             0.1292    0.1938     5.2042 f
  ysyx_210313_Execute/n302 (net)                1                 0.0000     5.2042 f
  ysyx_210313_Execute/U962/A1 (LVT_NAND2HDV1)           0.1292    0.0000     5.2042 f
  ysyx_210313_Execute/U962/ZN (LVT_NAND2HDV1)           0.1056    0.0662     5.2703 r
  ysyx_210313_Execute/n422 (net)                1                 0.0000     5.2703 r
  ysyx_210313_Execute/U1145/A1 (LVT_NAND2HDV2)          0.1056    0.0000     5.2703 r
  ysyx_210313_Execute/U1145/ZN (LVT_NAND2HDV2)          0.0856    0.0680     5.3384 f
  ysyx_210313_Execute/psw_flags[1] (net)        3                 0.0000     5.3384 f
  ysyx_210313_Execute/U3016/I (LVT_INHDV1)              0.0856    0.0000     5.3384 f
  ysyx_210313_Execute/U3016/ZN (LVT_INHDV1)             0.1340    0.0975     5.4359 r
  ysyx_210313_Execute/n3051 (net)               4                 0.0000     5.4359 r
  ysyx_210313_Execute/U101/A1 (LVT_NAND3HDV1)           0.1340    0.0000     5.4359 r
  ysyx_210313_Execute/U101/ZN (LVT_NAND3HDV1)           0.1070    0.0834     5.5193 f
  ysyx_210313_Execute/n2890 (net)               1                 0.0000     5.5193 f
  ysyx_210313_Execute/U100/A1 (LVT_NOR3HDV1)            0.1070    0.0000     5.5193 f
  ysyx_210313_Execute/U100/ZN (LVT_NOR3HDV1)            0.1959    0.1219     5.6412 r
  ysyx_210313_Execute/n2892 (net)               1                 0.0000     5.6412 r
  ysyx_210313_Execute/U3091/A3 (LVT_NAND4HDV1)          0.1959    0.0000     5.6412 r
  ysyx_210313_Execute/U3091/ZN (LVT_NAND4HDV1)          0.1457    0.1275     5.7687 f
  ysyx_210313_Execute/n2895 (net)               1                 0.0000     5.7687 f
  ysyx_210313_Execute/U184/A3 (LVT_NOR3HDV1)            0.1457    0.0000     5.7687 f
  ysyx_210313_Execute/U184/ZN (LVT_NOR3HDV1)            0.1666    0.1375     5.9063 r
  ysyx_210313_Execute/n2931 (net)               1                 0.0000     5.9063 r
  ysyx_210313_Execute/U542/A1 (LVT_AND4HDV1)            0.1666    0.0000     5.9063 r
  ysyx_210313_Execute/U542/Z (LVT_AND4HDV1)             0.0748    0.2012     6.1074 r
  ysyx_210313_Execute/psw_flags[3] (net)        1                 0.0000     6.1074 r
  ysyx_210313_Execute/psw_flags[3] (ysyx_210313_EX_Stage_0)       0.0000     6.1074 r
  o_psw_flags_ex[3] (net)                                         0.0000     6.1074 r
  ysyx_210313_pipeline_regs/o_psw_flags_ex[3] (ysyx_210313_pipeline_regs_0)
                                                                  0.0000     6.1074 r
  ysyx_210313_pipeline_regs/o_psw_flags_ex[3] (net)               0.0000     6.1074 r
  ysyx_210313_pipeline_regs/U33/B1 (LVT_AO22HDV1)       0.0748    0.0000     6.1074 r
  ysyx_210313_pipeline_regs/U33/Z (LVT_AO22HDV1)        0.0729    0.1339     6.2414 r
  ysyx_210313_pipeline_regs/n268 (net)          1                 0.0000     6.2414 r
  ysyx_210313_pipeline_regs/i_psw_flags_mem_reg_3_/D (LVT_DQHDV1)
                                                        0.0729    0.0000     6.2414 r
  data arrival time                                                          6.2414
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  ysyx_210313_pipeline_regs/i_psw_flags_mem_reg_3_/CK (LVT_DQHDV1)
                                                                  0.0000     6.3500 r
  library setup time                                             -0.0822     6.2678
  data required time                                                         6.2678
  ------------------------------------------------------------------------------------
  data required time                                                         6.2678
  data arrival time                                                         -6.2414
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0264
=====================CHECK DESIGN REPORT====================
 
****************************************
****************************************
                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                   1457
    Unconnected ports (LINT-28)                                   205
    Feedthrough (LINT-29)                                         765
    Shorted outputs (LINT-31)                                     355
    Constant outputs (LINT-52)                                    132
Cells                                                              94
    Cells do not drive (LINT-1)                                    30
    Nets connected to multiple pins on same cell (LINT-33)         64
Nets                                                                4
    Unloaded nets (LINT-2)                                          4
--------------------------------------------------------------------------------
Warning: In design 'ysyx_210313_CSR', cell 'C6223' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210313_CSR', cell 'C6240' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210313_CSR', cell 'C6243' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210313_IF_Stage', cell 'B_3' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210313_EX_Stage', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210313_EX_Stage', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210313_EX_Stage', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210313_EX_Stage', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210313_EX_Stage', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210313_clint', cell 'C2619' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210313_clint', cell 'C2666' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210313_clint', cell 'C2709' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', cell 'C989' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', cell 'B_20' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', cell 'C1732' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', cell 'C1745' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', cell 'B_33' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', cell 'B_34' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', cell 'B_35' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', cell 'B_36' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', cell 'B_37' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', cell 'B_38' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', cell 'B_39' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', cell 'B_40' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', cell 'B_41' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', cell 'B_42' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210313', net 'clint_b_id[0]' driven by pin 'ysyx_210313_clint/clint_b_id[0]' has no loads. (LINT-2)
Warning: In design 'ysyx_210313', net 'clint_b_id[1]' driven by pin 'ysyx_210313_clint/clint_b_id[1]' has no loads. (LINT-2)
Warning: In design 'ysyx_210313', net 'clint_b_id[2]' driven by pin 'ysyx_210313_clint/clint_b_id[2]' has no loads. (LINT-2)
Warning: In design 'ysyx_210313', net 'clint_b_id[3]' driven by pin 'ysyx_210313_clint/clint_b_id[3]' has no loads. (LINT-2)
Warning: In design 'ysyx_210313', port 'io_interrupt' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_master_bid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_master_bid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_master_bid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_master_bid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awaddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awaddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awaddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awaddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awaddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awaddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awaddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awaddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awaddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awaddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awaddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awaddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awaddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awaddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awaddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awaddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awaddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awaddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awaddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awaddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awaddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awaddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awaddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awaddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awaddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awaddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awaddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awaddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awaddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awaddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awaddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awaddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_awburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wdata[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wstrb[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wstrb[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wstrb[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wstrb[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wstrb[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wstrb[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wstrb[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wstrb[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_wlast' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_bready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_arvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_araddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_araddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_araddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_araddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_araddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_araddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_araddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_araddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_araddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_araddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_araddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_araddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_araddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_araddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_araddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_araddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_araddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_araddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_araddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_araddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_araddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_araddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_araddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_araddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_araddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_araddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_araddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_araddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_araddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_araddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_araddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_araddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_arid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_arid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_arid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_arid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_arlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_arlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_arlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_arlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_arlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_arlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_arlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_arlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_arsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_arsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_arsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_arburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_arburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313', port 'io_slave_rready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313_CSR', port 'epc_ex[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313_CSR', port 'epc_ex[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313_CSR', port 'epc_mem[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313_CSR', port 'epc_mem[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313_ID_Stage', port 'inst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313_ID_Stage', port 'inst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313_clint', port 'clint_aw_addr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313_clint', port 'clint_aw_addr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313_clint', port 'clint_aw_addr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313_clint', port 'clint_aw_len[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313_clint', port 'clint_aw_len[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313_clint', port 'clint_aw_len[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313_clint', port 'clint_aw_len[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313_clint', port 'clint_aw_len[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313_clint', port 'clint_aw_len[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313_clint', port 'clint_aw_len[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313_clint', port 'clint_aw_len[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313_clint', port 'clint_ar_addr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313_clint', port 'clint_ar_addr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313_clint', port 'clint_ar_addr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313_axi_interconnect', port 'clint_r_id[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313_axi_interconnect', port 'clint_r_id[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313_axi_interconnect', port 'axi_r_id[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313_axi_interconnect', port 'axi_r_id[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210313_ID_Stage', input port 'pc_i[31]' is connected directly to output port 'pc_o[31]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'pc_i[30]' is connected directly to output port 'pc_o[30]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'pc_i[29]' is connected directly to output port 'pc_o[29]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'pc_i[28]' is connected directly to output port 'pc_o[28]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'pc_i[27]' is connected directly to output port 'pc_o[27]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'pc_i[26]' is connected directly to output port 'pc_o[26]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'pc_i[25]' is connected directly to output port 'pc_o[25]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'pc_i[24]' is connected directly to output port 'pc_o[24]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'pc_i[23]' is connected directly to output port 'pc_o[23]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'pc_i[22]' is connected directly to output port 'pc_o[22]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'pc_i[21]' is connected directly to output port 'pc_o[21]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'pc_i[20]' is connected directly to output port 'pc_o[20]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'pc_i[19]' is connected directly to output port 'pc_o[19]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'pc_i[18]' is connected directly to output port 'pc_o[18]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'pc_i[17]' is connected directly to output port 'pc_o[17]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'pc_i[16]' is connected directly to output port 'pc_o[16]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'pc_i[15]' is connected directly to output port 'pc_o[15]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'pc_i[14]' is connected directly to output port 'pc_o[14]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'pc_i[13]' is connected directly to output port 'pc_o[13]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'pc_i[12]' is connected directly to output port 'pc_o[12]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'pc_i[11]' is connected directly to output port 'pc_o[11]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'pc_i[10]' is connected directly to output port 'pc_o[10]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'pc_i[9]' is connected directly to output port 'pc_o[9]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'pc_i[8]' is connected directly to output port 'pc_o[8]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'pc_i[7]' is connected directly to output port 'pc_o[7]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'pc_i[6]' is connected directly to output port 'pc_o[6]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'pc_i[5]' is connected directly to output port 'pc_o[5]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'pc_i[4]' is connected directly to output port 'pc_o[4]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'pc_i[3]' is connected directly to output port 'pc_o[3]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'pc_i[2]' is connected directly to output port 'pc_o[2]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'pc_i[1]' is connected directly to output port 'pc_o[1]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'pc_i[0]' is connected directly to output port 'pc_o[0]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'pc_valid_i' is connected directly to output port 'pc_valid_o'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'inst[31]' is connected directly to output port 'csr_rw_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'inst[30]' is connected directly to output port 'csr_rw_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'inst[29]' is connected directly to output port 'csr_rw_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'inst[28]' is connected directly to output port 'csr_rw_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'inst[27]' is connected directly to output port 'csr_rw_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'inst[26]' is connected directly to output port 'csr_rw_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'inst[25]' is connected directly to output port 'csr_rw_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'inst[24]' is connected directly to output port 'csr_rw_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'inst[24]' is connected directly to output port 'rs2_r_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'inst[23]' is connected directly to output port 'csr_rw_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'inst[23]' is connected directly to output port 'rs2_r_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'inst[22]' is connected directly to output port 'csr_rw_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'inst[22]' is connected directly to output port 'rs2_r_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'inst[21]' is connected directly to output port 'csr_rw_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'inst[21]' is connected directly to output port 'rs2_r_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'inst[20]' is connected directly to output port 'csr_rw_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'inst[20]' is connected directly to output port 'rs2_r_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'inst[19]' is connected directly to output port 'rs1_r_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'inst[18]' is connected directly to output port 'rs1_r_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'inst[17]' is connected directly to output port 'rs1_r_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'inst[16]' is connected directly to output port 'rs1_r_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'inst[15]' is connected directly to output port 'rs1_r_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'inst[13]' is connected directly to output port 'mem_w_size[1]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'inst[12]' is connected directly to output port 'mem_w_size[0]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'inst[12]' is connected directly to output port 'ALU_out_ext_type[1]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'inst[11]' is connected directly to output port 'rd_w_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'inst[10]' is connected directly to output port 'rd_w_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'inst[9]' is connected directly to output port 'rd_w_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'inst[8]' is connected directly to output port 'rd_w_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210313_ID_Stage', input port 'inst[7]' is connected directly to output port 'rd_w_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'pc_valid_i' is connected directly to output port 'pc_valid_o'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[63]' is connected directly to output port 'regbus_B_o[63]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[62]' is connected directly to output port 'regbus_B_o[62]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[61]' is connected directly to output port 'regbus_B_o[61]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[60]' is connected directly to output port 'regbus_B_o[60]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[59]' is connected directly to output port 'regbus_B_o[59]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[58]' is connected directly to output port 'regbus_B_o[58]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[57]' is connected directly to output port 'regbus_B_o[57]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[56]' is connected directly to output port 'regbus_B_o[56]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[55]' is connected directly to output port 'regbus_B_o[55]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[54]' is connected directly to output port 'regbus_B_o[54]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[53]' is connected directly to output port 'regbus_B_o[53]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[52]' is connected directly to output port 'regbus_B_o[52]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[51]' is connected directly to output port 'regbus_B_o[51]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[50]' is connected directly to output port 'regbus_B_o[50]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[49]' is connected directly to output port 'regbus_B_o[49]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[48]' is connected directly to output port 'regbus_B_o[48]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[47]' is connected directly to output port 'regbus_B_o[47]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[46]' is connected directly to output port 'regbus_B_o[46]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[45]' is connected directly to output port 'regbus_B_o[45]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[44]' is connected directly to output port 'regbus_B_o[44]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[43]' is connected directly to output port 'regbus_B_o[43]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[42]' is connected directly to output port 'regbus_B_o[42]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[41]' is connected directly to output port 'regbus_B_o[41]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[40]' is connected directly to output port 'regbus_B_o[40]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[39]' is connected directly to output port 'regbus_B_o[39]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[38]' is connected directly to output port 'regbus_B_o[38]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[37]' is connected directly to output port 'regbus_B_o[37]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[36]' is connected directly to output port 'regbus_B_o[36]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[35]' is connected directly to output port 'regbus_B_o[35]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[34]' is connected directly to output port 'regbus_B_o[34]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[33]' is connected directly to output port 'regbus_B_o[33]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[32]' is connected directly to output port 'regbus_B_o[32]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[31]' is connected directly to output port 'regbus_B_o[31]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[30]' is connected directly to output port 'regbus_B_o[30]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[29]' is connected directly to output port 'regbus_B_o[29]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[28]' is connected directly to output port 'regbus_B_o[28]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[27]' is connected directly to output port 'regbus_B_o[27]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[26]' is connected directly to output port 'regbus_B_o[26]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[25]' is connected directly to output port 'regbus_B_o[25]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[24]' is connected directly to output port 'regbus_B_o[24]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[23]' is connected directly to output port 'regbus_B_o[23]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[22]' is connected directly to output port 'regbus_B_o[22]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[21]' is connected directly to output port 'regbus_B_o[21]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[20]' is connected directly to output port 'regbus_B_o[20]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[19]' is connected directly to output port 'regbus_B_o[19]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[18]' is connected directly to output port 'regbus_B_o[18]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[17]' is connected directly to output port 'regbus_B_o[17]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[16]' is connected directly to output port 'regbus_B_o[16]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[15]' is connected directly to output port 'regbus_B_o[15]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[14]' is connected directly to output port 'regbus_B_o[14]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[13]' is connected directly to output port 'regbus_B_o[13]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[12]' is connected directly to output port 'regbus_B_o[12]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[11]' is connected directly to output port 'regbus_B_o[11]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[10]' is connected directly to output port 'regbus_B_o[10]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[9]' is connected directly to output port 'regbus_B_o[9]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[8]' is connected directly to output port 'regbus_B_o[8]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[7]' is connected directly to output port 'regbus_B_o[7]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[6]' is connected directly to output port 'regbus_B_o[6]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[5]' is connected directly to output port 'regbus_B_o[5]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[4]' is connected directly to output port 'regbus_B_o[4]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[3]' is connected directly to output port 'regbus_B_o[3]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[2]' is connected directly to output port 'regbus_B_o[2]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[1]' is connected directly to output port 'regbus_B_o[1]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'regbus_B[0]' is connected directly to output port 'regbus_B_o[0]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'mem_r_en_i' is connected directly to output port 'mem_r_en_o'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'mem_r_ext_type_i[2]' is connected directly to output port 'mem_r_ext_type_o[2]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'mem_r_ext_type_i[1]' is connected directly to output port 'mem_r_ext_type_o[1]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'mem_r_ext_type_i[0]' is connected directly to output port 'mem_r_ext_type_o[0]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'mem_w_en_i' is connected directly to output port 'mem_w_en_o'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'mem_w_size_i[1]' is connected directly to output port 'mem_w_size_o[1]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'mem_w_size_i[0]' is connected directly to output port 'mem_w_size_o[0]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'rd_w_addr_i[4]' is connected directly to output port 'rd_w_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'rd_w_addr_i[3]' is connected directly to output port 'rd_w_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'rd_w_addr_i[2]' is connected directly to output port 'rd_w_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'rd_w_addr_i[1]' is connected directly to output port 'rd_w_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'rd_w_addr_i[0]' is connected directly to output port 'rd_w_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'rd_w_en_i' is connected directly to output port 'rd_w_en_o'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'rd_w_src_i' is connected directly to output port 'rd_w_src_o'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'csr_w_en_i' is connected directly to output port 'csr_w_en_o'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'csr_w_addr_i[11]' is connected directly to output port 'csr_w_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'csr_w_addr_i[10]' is connected directly to output port 'csr_w_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'csr_w_addr_i[9]' is connected directly to output port 'csr_w_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'csr_w_addr_i[8]' is connected directly to output port 'csr_w_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'csr_w_addr_i[7]' is connected directly to output port 'csr_w_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'csr_w_addr_i[6]' is connected directly to output port 'csr_w_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'csr_w_addr_i[5]' is connected directly to output port 'csr_w_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'csr_w_addr_i[4]' is connected directly to output port 'csr_w_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'csr_w_addr_i[3]' is connected directly to output port 'csr_w_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'csr_w_addr_i[2]' is connected directly to output port 'csr_w_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'csr_w_addr_i[1]' is connected directly to output port 'csr_w_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'csr_w_addr_i[0]' is connected directly to output port 'csr_w_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'inst_jump_i' is connected directly to output port 'inst_jump_o'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'inst_branch_type_i[2]' is connected directly to output port 'inst_branch_type_o[2]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'inst_branch_type_i[1]' is connected directly to output port 'inst_branch_type_o[1]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'inst_branch_type_i[0]' is connected directly to output port 'inst_branch_type_o[0]'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'is_system_inst_i' is connected directly to output port 'is_system_inst_o'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'inst_ecall_i' is connected directly to output port 'inst_ecall_o'. (LINT-29)
Warning: In design 'ysyx_210313_EX_Stage', input port 'inst_mret_i' is connected directly to output port 'inst_mret_o'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'branch_target_pc_i[31]' is connected directly to output port 'branch_target_pc_o[31]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'branch_target_pc_i[30]' is connected directly to output port 'branch_target_pc_o[30]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'branch_target_pc_i[29]' is connected directly to output port 'branch_target_pc_o[29]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'branch_target_pc_i[28]' is connected directly to output port 'branch_target_pc_o[28]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'branch_target_pc_i[27]' is connected directly to output port 'branch_target_pc_o[27]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'branch_target_pc_i[26]' is connected directly to output port 'branch_target_pc_o[26]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'branch_target_pc_i[25]' is connected directly to output port 'branch_target_pc_o[25]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'branch_target_pc_i[24]' is connected directly to output port 'branch_target_pc_o[24]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'branch_target_pc_i[23]' is connected directly to output port 'branch_target_pc_o[23]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'branch_target_pc_i[22]' is connected directly to output port 'branch_target_pc_o[22]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'branch_target_pc_i[21]' is connected directly to output port 'branch_target_pc_o[21]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'branch_target_pc_i[20]' is connected directly to output port 'branch_target_pc_o[20]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'branch_target_pc_i[19]' is connected directly to output port 'branch_target_pc_o[19]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'branch_target_pc_i[18]' is connected directly to output port 'branch_target_pc_o[18]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'branch_target_pc_i[17]' is connected directly to output port 'branch_target_pc_o[17]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'branch_target_pc_i[16]' is connected directly to output port 'branch_target_pc_o[16]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'branch_target_pc_i[15]' is connected directly to output port 'branch_target_pc_o[15]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'branch_target_pc_i[14]' is connected directly to output port 'branch_target_pc_o[14]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'branch_target_pc_i[13]' is connected directly to output port 'branch_target_pc_o[13]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'branch_target_pc_i[12]' is connected directly to output port 'branch_target_pc_o[12]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'branch_target_pc_i[11]' is connected directly to output port 'branch_target_pc_o[11]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'branch_target_pc_i[10]' is connected directly to output port 'branch_target_pc_o[10]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'branch_target_pc_i[9]' is connected directly to output port 'branch_target_pc_o[9]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'branch_target_pc_i[8]' is connected directly to output port 'branch_target_pc_o[8]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'branch_target_pc_i[7]' is connected directly to output port 'branch_target_pc_o[7]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'branch_target_pc_i[6]' is connected directly to output port 'branch_target_pc_o[6]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'branch_target_pc_i[5]' is connected directly to output port 'branch_target_pc_o[5]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'branch_target_pc_i[4]' is connected directly to output port 'branch_target_pc_o[4]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'branch_target_pc_i[3]' is connected directly to output port 'branch_target_pc_o[3]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'branch_target_pc_i[2]' is connected directly to output port 'branch_target_pc_o[2]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'branch_target_pc_i[1]' is connected directly to output port 'branch_target_pc_o[1]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'branch_target_pc_i[0]' is connected directly to output port 'branch_target_pc_o[0]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'rd_w_addr_i[4]' is connected directly to output port 'rd_w_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'rd_w_addr_i[3]' is connected directly to output port 'rd_w_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'rd_w_addr_i[2]' is connected directly to output port 'rd_w_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'rd_w_addr_i[1]' is connected directly to output port 'rd_w_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'rd_w_addr_i[0]' is connected directly to output port 'rd_w_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'rd_w_en_i' is connected directly to output port 'rd_w_en_o'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'rd_w_src_i' is connected directly to output port 'rd_w_src_o'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'csr_w_en_i' is connected directly to output port 'csr_w_en_o'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'csr_w_addr_i[11]' is connected directly to output port 'csr_w_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'csr_w_addr_i[10]' is connected directly to output port 'csr_w_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'csr_w_addr_i[9]' is connected directly to output port 'csr_w_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'csr_w_addr_i[8]' is connected directly to output port 'csr_w_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'csr_w_addr_i[7]' is connected directly to output port 'csr_w_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'csr_w_addr_i[6]' is connected directly to output port 'csr_w_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'csr_w_addr_i[5]' is connected directly to output port 'csr_w_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'csr_w_addr_i[4]' is connected directly to output port 'csr_w_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'csr_w_addr_i[3]' is connected directly to output port 'csr_w_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'csr_w_addr_i[2]' is connected directly to output port 'csr_w_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'csr_w_addr_i[1]' is connected directly to output port 'csr_w_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'csr_w_addr_i[0]' is connected directly to output port 'csr_w_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'mem_r_ext_type_i[2]' is connected directly to output port 'mem_r_ext_type_o[2]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'mem_r_ext_type_i[1]' is connected directly to output port 'mem_r_size[1]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'mem_r_ext_type_i[1]' is connected directly to output port 'mem_r_ext_type_o[1]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'mem_r_ext_type_i[0]' is connected directly to output port 'mem_r_size[0]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'mem_r_ext_type_i[0]' is connected directly to output port 'mem_r_ext_type_o[0]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'mem_w_size_i[1]' is connected directly to output port 'mem_w_size[1]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'mem_w_size_i[0]' is connected directly to output port 'mem_w_size[0]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[31]' is connected directly to output port 'mem_w_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[31]' is connected directly to output port 'mem_r_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[30]' is connected directly to output port 'mem_w_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[30]' is connected directly to output port 'mem_r_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[29]' is connected directly to output port 'mem_w_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[29]' is connected directly to output port 'mem_r_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[28]' is connected directly to output port 'mem_w_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[28]' is connected directly to output port 'mem_r_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[27]' is connected directly to output port 'mem_w_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[27]' is connected directly to output port 'mem_r_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[26]' is connected directly to output port 'mem_w_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[26]' is connected directly to output port 'mem_r_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[25]' is connected directly to output port 'mem_w_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[25]' is connected directly to output port 'mem_r_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[24]' is connected directly to output port 'mem_w_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[24]' is connected directly to output port 'mem_r_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[23]' is connected directly to output port 'mem_w_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[23]' is connected directly to output port 'mem_r_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[22]' is connected directly to output port 'mem_w_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[22]' is connected directly to output port 'mem_r_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[21]' is connected directly to output port 'mem_w_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[21]' is connected directly to output port 'mem_r_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[20]' is connected directly to output port 'mem_w_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[20]' is connected directly to output port 'mem_r_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[19]' is connected directly to output port 'mem_w_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[19]' is connected directly to output port 'mem_r_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[18]' is connected directly to output port 'mem_w_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[18]' is connected directly to output port 'mem_r_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[17]' is connected directly to output port 'mem_w_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[17]' is connected directly to output port 'mem_r_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[16]' is connected directly to output port 'mem_w_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[16]' is connected directly to output port 'mem_r_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[15]' is connected directly to output port 'mem_w_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[15]' is connected directly to output port 'mem_r_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[14]' is connected directly to output port 'mem_w_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[14]' is connected directly to output port 'mem_r_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[13]' is connected directly to output port 'mem_w_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[13]' is connected directly to output port 'mem_r_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[12]' is connected directly to output port 'mem_w_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[12]' is connected directly to output port 'mem_r_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[11]' is connected directly to output port 'mem_w_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[11]' is connected directly to output port 'mem_r_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[10]' is connected directly to output port 'mem_w_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[10]' is connected directly to output port 'mem_r_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[9]' is connected directly to output port 'mem_w_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[9]' is connected directly to output port 'mem_r_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[8]' is connected directly to output port 'mem_w_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[8]' is connected directly to output port 'mem_r_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[7]' is connected directly to output port 'mem_w_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[7]' is connected directly to output port 'mem_r_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[6]' is connected directly to output port 'mem_w_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[6]' is connected directly to output port 'mem_r_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[5]' is connected directly to output port 'mem_w_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[5]' is connected directly to output port 'mem_r_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[4]' is connected directly to output port 'mem_w_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[4]' is connected directly to output port 'mem_r_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[3]' is connected directly to output port 'mem_w_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[3]' is connected directly to output port 'mem_r_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[2]' is connected directly to output port 'mem_w_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[2]' is connected directly to output port 'mem_r_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[1]' is connected directly to output port 'mem_w_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[1]' is connected directly to output port 'mem_r_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[0]' is connected directly to output port 'mem_w_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'ALU_out_i[0]' is connected directly to output port 'mem_r_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[63]' is connected directly to output port 'mem_data_write[63]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[62]' is connected directly to output port 'mem_data_write[62]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[61]' is connected directly to output port 'mem_data_write[61]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[60]' is connected directly to output port 'mem_data_write[60]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[59]' is connected directly to output port 'mem_data_write[59]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[58]' is connected directly to output port 'mem_data_write[58]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[57]' is connected directly to output port 'mem_data_write[57]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[56]' is connected directly to output port 'mem_data_write[56]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[55]' is connected directly to output port 'mem_data_write[55]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[54]' is connected directly to output port 'mem_data_write[54]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[53]' is connected directly to output port 'mem_data_write[53]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[52]' is connected directly to output port 'mem_data_write[52]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[51]' is connected directly to output port 'mem_data_write[51]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[50]' is connected directly to output port 'mem_data_write[50]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[49]' is connected directly to output port 'mem_data_write[49]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[48]' is connected directly to output port 'mem_data_write[48]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[47]' is connected directly to output port 'mem_data_write[47]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[46]' is connected directly to output port 'mem_data_write[46]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[45]' is connected directly to output port 'mem_data_write[45]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[44]' is connected directly to output port 'mem_data_write[44]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[43]' is connected directly to output port 'mem_data_write[43]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[42]' is connected directly to output port 'mem_data_write[42]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[41]' is connected directly to output port 'mem_data_write[41]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[40]' is connected directly to output port 'mem_data_write[40]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[39]' is connected directly to output port 'mem_data_write[39]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[38]' is connected directly to output port 'mem_data_write[38]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[37]' is connected directly to output port 'mem_data_write[37]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[36]' is connected directly to output port 'mem_data_write[36]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[35]' is connected directly to output port 'mem_data_write[35]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[34]' is connected directly to output port 'mem_data_write[34]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[33]' is connected directly to output port 'mem_data_write[33]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[32]' is connected directly to output port 'mem_data_write[32]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[31]' is connected directly to output port 'mem_data_write[31]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[30]' is connected directly to output port 'mem_data_write[30]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[29]' is connected directly to output port 'mem_data_write[29]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[28]' is connected directly to output port 'mem_data_write[28]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[27]' is connected directly to output port 'mem_data_write[27]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[26]' is connected directly to output port 'mem_data_write[26]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[25]' is connected directly to output port 'mem_data_write[25]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[24]' is connected directly to output port 'mem_data_write[24]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[23]' is connected directly to output port 'mem_data_write[23]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[22]' is connected directly to output port 'mem_data_write[22]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[21]' is connected directly to output port 'mem_data_write[21]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[20]' is connected directly to output port 'mem_data_write[20]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[19]' is connected directly to output port 'mem_data_write[19]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[18]' is connected directly to output port 'mem_data_write[18]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[17]' is connected directly to output port 'mem_data_write[17]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[16]' is connected directly to output port 'mem_data_write[16]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[15]' is connected directly to output port 'mem_data_write[15]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[14]' is connected directly to output port 'mem_data_write[14]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[13]' is connected directly to output port 'mem_data_write[13]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[12]' is connected directly to output port 'mem_data_write[12]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[11]' is connected directly to output port 'mem_data_write[11]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[10]' is connected directly to output port 'mem_data_write[10]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[9]' is connected directly to output port 'mem_data_write[9]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[8]' is connected directly to output port 'mem_data_write[8]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[7]' is connected directly to output port 'mem_data_write[7]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[6]' is connected directly to output port 'mem_data_write[6]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[5]' is connected directly to output port 'mem_data_write[5]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[4]' is connected directly to output port 'mem_data_write[4]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[3]' is connected directly to output port 'mem_data_write[3]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[2]' is connected directly to output port 'mem_data_write[2]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[1]' is connected directly to output port 'mem_data_write[1]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'regbus_B_i[0]' is connected directly to output port 'mem_data_write[0]'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'inst_ecall_i' is connected directly to output port 'inst_ecall_o'. (LINT-29)
Warning: In design 'ysyx_210313_MEM_Stage', input port 'inst_mret_i' is connected directly to output port 'inst_mret_o'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[63]' is connected directly to output port 'csr_data[63]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[62]' is connected directly to output port 'csr_data[62]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[61]' is connected directly to output port 'csr_data[61]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[60]' is connected directly to output port 'csr_data[60]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[59]' is connected directly to output port 'csr_data[59]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[58]' is connected directly to output port 'csr_data[58]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[57]' is connected directly to output port 'csr_data[57]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[56]' is connected directly to output port 'csr_data[56]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[55]' is connected directly to output port 'csr_data[55]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[54]' is connected directly to output port 'csr_data[54]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[53]' is connected directly to output port 'csr_data[53]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[52]' is connected directly to output port 'csr_data[52]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[51]' is connected directly to output port 'csr_data[51]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[50]' is connected directly to output port 'csr_data[50]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[49]' is connected directly to output port 'csr_data[49]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[48]' is connected directly to output port 'csr_data[48]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[47]' is connected directly to output port 'csr_data[47]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[46]' is connected directly to output port 'csr_data[46]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[45]' is connected directly to output port 'csr_data[45]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[44]' is connected directly to output port 'csr_data[44]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[43]' is connected directly to output port 'csr_data[43]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[42]' is connected directly to output port 'csr_data[42]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[41]' is connected directly to output port 'csr_data[41]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[40]' is connected directly to output port 'csr_data[40]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[39]' is connected directly to output port 'csr_data[39]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[38]' is connected directly to output port 'csr_data[38]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[37]' is connected directly to output port 'csr_data[37]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[36]' is connected directly to output port 'csr_data[36]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[35]' is connected directly to output port 'csr_data[35]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[34]' is connected directly to output port 'csr_data[34]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[33]' is connected directly to output port 'csr_data[33]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[32]' is connected directly to output port 'csr_data[32]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[31]' is connected directly to output port 'csr_data[31]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[30]' is connected directly to output port 'csr_data[30]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[29]' is connected directly to output port 'csr_data[29]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[28]' is connected directly to output port 'csr_data[28]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[27]' is connected directly to output port 'csr_data[27]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[26]' is connected directly to output port 'csr_data[26]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[25]' is connected directly to output port 'csr_data[25]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[24]' is connected directly to output port 'csr_data[24]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[23]' is connected directly to output port 'csr_data[23]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[22]' is connected directly to output port 'csr_data[22]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[21]' is connected directly to output port 'csr_data[21]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[20]' is connected directly to output port 'csr_data[20]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[19]' is connected directly to output port 'csr_data[19]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[18]' is connected directly to output port 'csr_data[18]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[17]' is connected directly to output port 'csr_data[17]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[16]' is connected directly to output port 'csr_data[16]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[15]' is connected directly to output port 'csr_data[15]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[14]' is connected directly to output port 'csr_data[14]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[13]' is connected directly to output port 'csr_data[13]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[12]' is connected directly to output port 'csr_data[12]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[11]' is connected directly to output port 'csr_data[11]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[10]' is connected directly to output port 'csr_data[10]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[9]' is connected directly to output port 'csr_data[9]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[8]' is connected directly to output port 'csr_data[8]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[7]' is connected directly to output port 'csr_data[7]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[6]' is connected directly to output port 'csr_data[6]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[5]' is connected directly to output port 'csr_data[5]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[4]' is connected directly to output port 'csr_data[4]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[3]' is connected directly to output port 'csr_data[3]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[2]' is connected directly to output port 'csr_data[2]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[1]' is connected directly to output port 'csr_data[1]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'regbus_C[0]' is connected directly to output port 'csr_data[0]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'rd_w_addr_i[4]' is connected directly to output port 'rd_w_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'rd_w_addr_i[3]' is connected directly to output port 'rd_w_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'rd_w_addr_i[2]' is connected directly to output port 'rd_w_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'rd_w_addr_i[1]' is connected directly to output port 'rd_w_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'rd_w_addr_i[0]' is connected directly to output port 'rd_w_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'rd_w_en_i' is connected directly to output port 'rd_w_en_o'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'csr_w_en_i' is connected directly to output port 'csr_w_en_o'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'csr_w_addr_i[11]' is connected directly to output port 'csr_w_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'csr_w_addr_i[10]' is connected directly to output port 'csr_w_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'csr_w_addr_i[9]' is connected directly to output port 'csr_w_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'csr_w_addr_i[8]' is connected directly to output port 'csr_w_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'csr_w_addr_i[7]' is connected directly to output port 'csr_w_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'csr_w_addr_i[6]' is connected directly to output port 'csr_w_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'csr_w_addr_i[5]' is connected directly to output port 'csr_w_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'csr_w_addr_i[4]' is connected directly to output port 'csr_w_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'csr_w_addr_i[3]' is connected directly to output port 'csr_w_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'csr_w_addr_i[2]' is connected directly to output port 'csr_w_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'csr_w_addr_i[1]' is connected directly to output port 'csr_w_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210313_WB_Stage', input port 'csr_w_addr_i[0]' is connected directly to output port 'csr_w_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210313_Hazard_Detection', input port 'mem_stall_req' is connected directly to output port 'stall[1]'. (LINT-29)
Warning: In design 'ysyx_210313_Hazard_Detection', input port 'mem_stall_req' is connected directly to output port 'stall[2]'. (LINT-29)
Warning: In design 'ysyx_210313_Hazard_Detection', input port 'mem_stall_req' is connected directly to output port 'stall[3]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', input port 'r_addr[31]' is connected directly to output port 'axi_ar_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', input port 'r_addr[30]' is connected directly to output port 'axi_ar_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', input port 'r_addr[29]' is connected directly to output port 'axi_ar_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', input port 'r_addr[28]' is connected directly to output port 'axi_ar_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', input port 'r_addr[27]' is connected directly to output port 'axi_ar_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', input port 'r_addr[26]' is connected directly to output port 'axi_ar_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', input port 'r_addr[25]' is connected directly to output port 'axi_ar_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', input port 'r_addr[24]' is connected directly to output port 'axi_ar_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', input port 'r_addr[23]' is connected directly to output port 'axi_ar_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', input port 'r_addr[22]' is connected directly to output port 'axi_ar_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', input port 'r_addr[21]' is connected directly to output port 'axi_ar_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', input port 'r_addr[20]' is connected directly to output port 'axi_ar_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', input port 'r_addr[19]' is connected directly to output port 'axi_ar_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', input port 'r_addr[18]' is connected directly to output port 'axi_ar_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', input port 'r_addr[17]' is connected directly to output port 'axi_ar_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', input port 'r_addr[16]' is connected directly to output port 'axi_ar_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', input port 'r_addr[15]' is connected directly to output port 'axi_ar_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', input port 'r_addr[14]' is connected directly to output port 'axi_ar_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', input port 'r_addr[13]' is connected directly to output port 'axi_ar_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', input port 'r_addr[12]' is connected directly to output port 'axi_ar_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', input port 'r_addr[11]' is connected directly to output port 'axi_ar_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', input port 'r_addr[10]' is connected directly to output port 'axi_ar_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', input port 'r_addr[9]' is connected directly to output port 'axi_ar_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', input port 'r_addr[8]' is connected directly to output port 'axi_ar_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', input port 'r_addr[7]' is connected directly to output port 'axi_ar_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', input port 'r_addr[6]' is connected directly to output port 'axi_ar_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', input port 'r_addr[5]' is connected directly to output port 'axi_ar_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', input port 'r_addr[4]' is connected directly to output port 'axi_ar_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', input port 'r_addr[3]' is connected directly to output port 'axi_ar_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', input port 'r_size[1]' is connected directly to output port 'axi_ar_size_o[1]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', input port 'r_size[0]' is connected directly to output port 'axi_ar_size_o[0]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'r_addr[31]' is connected directly to output port 'axi_ar_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'r_addr[30]' is connected directly to output port 'axi_ar_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'r_addr[29]' is connected directly to output port 'axi_ar_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'r_addr[28]' is connected directly to output port 'axi_ar_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'r_addr[27]' is connected directly to output port 'axi_ar_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'r_addr[26]' is connected directly to output port 'axi_ar_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'r_addr[25]' is connected directly to output port 'axi_ar_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'r_addr[24]' is connected directly to output port 'axi_ar_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'r_addr[23]' is connected directly to output port 'axi_ar_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'r_addr[22]' is connected directly to output port 'axi_ar_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'r_addr[21]' is connected directly to output port 'axi_ar_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'r_addr[20]' is connected directly to output port 'axi_ar_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'r_addr[19]' is connected directly to output port 'axi_ar_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'r_addr[18]' is connected directly to output port 'axi_ar_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'r_addr[17]' is connected directly to output port 'axi_ar_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'r_addr[16]' is connected directly to output port 'axi_ar_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'r_addr[15]' is connected directly to output port 'axi_ar_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'r_addr[14]' is connected directly to output port 'axi_ar_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'r_addr[13]' is connected directly to output port 'axi_ar_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'r_addr[12]' is connected directly to output port 'axi_ar_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'r_addr[11]' is connected directly to output port 'axi_ar_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'r_addr[10]' is connected directly to output port 'axi_ar_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'r_addr[9]' is connected directly to output port 'axi_ar_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'r_addr[8]' is connected directly to output port 'axi_ar_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'r_addr[7]' is connected directly to output port 'axi_ar_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'r_addr[6]' is connected directly to output port 'axi_ar_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'r_addr[5]' is connected directly to output port 'axi_ar_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'r_addr[4]' is connected directly to output port 'axi_ar_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'r_addr[3]' is connected directly to output port 'axi_ar_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'r_size[1]' is connected directly to output port 'axi_ar_size_o[1]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'r_size[0]' is connected directly to output port 'axi_ar_size_o[0]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'w_addr[31]' is connected directly to output port 'axi_aw_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'w_addr[30]' is connected directly to output port 'axi_aw_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'w_addr[29]' is connected directly to output port 'axi_aw_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'w_addr[28]' is connected directly to output port 'axi_aw_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'w_addr[27]' is connected directly to output port 'axi_aw_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'w_addr[26]' is connected directly to output port 'axi_aw_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'w_addr[25]' is connected directly to output port 'axi_aw_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'w_addr[24]' is connected directly to output port 'axi_aw_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'w_addr[23]' is connected directly to output port 'axi_aw_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'w_addr[22]' is connected directly to output port 'axi_aw_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'w_addr[21]' is connected directly to output port 'axi_aw_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'w_addr[20]' is connected directly to output port 'axi_aw_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'w_addr[19]' is connected directly to output port 'axi_aw_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'w_addr[18]' is connected directly to output port 'axi_aw_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'w_addr[17]' is connected directly to output port 'axi_aw_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'w_addr[16]' is connected directly to output port 'axi_aw_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'w_addr[15]' is connected directly to output port 'axi_aw_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'w_addr[14]' is connected directly to output port 'axi_aw_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'w_addr[13]' is connected directly to output port 'axi_aw_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'w_addr[12]' is connected directly to output port 'axi_aw_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'w_addr[11]' is connected directly to output port 'axi_aw_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'w_addr[10]' is connected directly to output port 'axi_aw_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'w_addr[9]' is connected directly to output port 'axi_aw_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'w_addr[8]' is connected directly to output port 'axi_aw_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'w_addr[7]' is connected directly to output port 'axi_aw_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'w_addr[6]' is connected directly to output port 'axi_aw_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'w_addr[5]' is connected directly to output port 'axi_aw_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'w_addr[4]' is connected directly to output port 'axi_aw_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'w_addr[3]' is connected directly to output port 'axi_aw_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'w_size[1]' is connected directly to output port 'axi_aw_size_o[1]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', input port 'w_size[0]' is connected directly to output port 'axi_aw_size_o[0]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[31]' is connected directly to output port 'axi_aw_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[31]' is connected directly to output port 'clint_aw_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[30]' is connected directly to output port 'axi_aw_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[30]' is connected directly to output port 'clint_aw_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[29]' is connected directly to output port 'axi_aw_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[29]' is connected directly to output port 'clint_aw_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[28]' is connected directly to output port 'axi_aw_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[28]' is connected directly to output port 'clint_aw_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[27]' is connected directly to output port 'axi_aw_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[27]' is connected directly to output port 'clint_aw_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[26]' is connected directly to output port 'axi_aw_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[26]' is connected directly to output port 'clint_aw_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[25]' is connected directly to output port 'axi_aw_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[25]' is connected directly to output port 'clint_aw_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[24]' is connected directly to output port 'axi_aw_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[24]' is connected directly to output port 'clint_aw_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[23]' is connected directly to output port 'axi_aw_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[23]' is connected directly to output port 'clint_aw_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[22]' is connected directly to output port 'axi_aw_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[22]' is connected directly to output port 'clint_aw_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[21]' is connected directly to output port 'axi_aw_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[21]' is connected directly to output port 'clint_aw_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[20]' is connected directly to output port 'axi_aw_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[20]' is connected directly to output port 'clint_aw_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[19]' is connected directly to output port 'axi_aw_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[19]' is connected directly to output port 'clint_aw_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[18]' is connected directly to output port 'axi_aw_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[18]' is connected directly to output port 'clint_aw_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[17]' is connected directly to output port 'axi_aw_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[17]' is connected directly to output port 'clint_aw_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[16]' is connected directly to output port 'axi_aw_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[16]' is connected directly to output port 'clint_aw_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[15]' is connected directly to output port 'axi_aw_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[15]' is connected directly to output port 'clint_aw_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[14]' is connected directly to output port 'axi_aw_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[14]' is connected directly to output port 'clint_aw_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[13]' is connected directly to output port 'axi_aw_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[13]' is connected directly to output port 'clint_aw_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[12]' is connected directly to output port 'axi_aw_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[12]' is connected directly to output port 'clint_aw_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[11]' is connected directly to output port 'axi_aw_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[11]' is connected directly to output port 'clint_aw_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[10]' is connected directly to output port 'axi_aw_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[10]' is connected directly to output port 'clint_aw_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[9]' is connected directly to output port 'axi_aw_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[9]' is connected directly to output port 'clint_aw_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[8]' is connected directly to output port 'axi_aw_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[8]' is connected directly to output port 'clint_aw_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[7]' is connected directly to output port 'axi_aw_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[7]' is connected directly to output port 'clint_aw_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[6]' is connected directly to output port 'axi_aw_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[6]' is connected directly to output port 'clint_aw_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[5]' is connected directly to output port 'axi_aw_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[5]' is connected directly to output port 'clint_aw_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[4]' is connected directly to output port 'axi_aw_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[4]' is connected directly to output port 'clint_aw_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[3]' is connected directly to output port 'axi_aw_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[3]' is connected directly to output port 'clint_aw_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[2]' is connected directly to output port 'axi_aw_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[2]' is connected directly to output port 'clint_aw_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[1]' is connected directly to output port 'axi_aw_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[1]' is connected directly to output port 'clint_aw_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[0]' is connected directly to output port 'axi_aw_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_addr[0]' is connected directly to output port 'clint_aw_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_id[1]' is connected directly to output port 'axi_aw_id[1]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_id[1]' is connected directly to output port 'clint_aw_id[1]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_id[0]' is connected directly to output port 'axi_aw_id[0]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_id[0]' is connected directly to output port 'clint_aw_id[0]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_len[7]' is connected directly to output port 'axi_aw_len[7]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_len[7]' is connected directly to output port 'clint_aw_len[7]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_len[6]' is connected directly to output port 'axi_aw_len[6]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_len[6]' is connected directly to output port 'clint_aw_len[6]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_len[5]' is connected directly to output port 'axi_aw_len[5]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_len[5]' is connected directly to output port 'clint_aw_len[5]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_len[4]' is connected directly to output port 'axi_aw_len[4]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_len[4]' is connected directly to output port 'clint_aw_len[4]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_len[3]' is connected directly to output port 'axi_aw_len[3]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_len[3]' is connected directly to output port 'clint_aw_len[3]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_len[2]' is connected directly to output port 'axi_aw_len[2]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_len[2]' is connected directly to output port 'clint_aw_len[2]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_len[1]' is connected directly to output port 'axi_aw_len[1]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_len[1]' is connected directly to output port 'clint_aw_len[1]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_len[0]' is connected directly to output port 'axi_aw_len[0]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_len[0]' is connected directly to output port 'clint_aw_len[0]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_size[2]' is connected directly to output port 'axi_aw_size[2]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_size[1]' is connected directly to output port 'axi_aw_size[1]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_size[0]' is connected directly to output port 'axi_aw_size[0]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_burst[1]' is connected directly to output port 'axi_aw_burst[1]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_aw_burst[0]' is connected directly to output port 'axi_aw_burst[0]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[63]' is connected directly to output port 'axi_w_data[63]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[63]' is connected directly to output port 'clint_w_data[63]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[62]' is connected directly to output port 'axi_w_data[62]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[62]' is connected directly to output port 'clint_w_data[62]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[61]' is connected directly to output port 'axi_w_data[61]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[61]' is connected directly to output port 'clint_w_data[61]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[60]' is connected directly to output port 'axi_w_data[60]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[60]' is connected directly to output port 'clint_w_data[60]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[59]' is connected directly to output port 'axi_w_data[59]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[59]' is connected directly to output port 'clint_w_data[59]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[58]' is connected directly to output port 'axi_w_data[58]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[58]' is connected directly to output port 'clint_w_data[58]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[57]' is connected directly to output port 'axi_w_data[57]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[57]' is connected directly to output port 'clint_w_data[57]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[56]' is connected directly to output port 'axi_w_data[56]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[56]' is connected directly to output port 'clint_w_data[56]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[55]' is connected directly to output port 'axi_w_data[55]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[55]' is connected directly to output port 'clint_w_data[55]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[54]' is connected directly to output port 'axi_w_data[54]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[54]' is connected directly to output port 'clint_w_data[54]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[53]' is connected directly to output port 'axi_w_data[53]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[53]' is connected directly to output port 'clint_w_data[53]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[52]' is connected directly to output port 'axi_w_data[52]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[52]' is connected directly to output port 'clint_w_data[52]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[51]' is connected directly to output port 'axi_w_data[51]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[51]' is connected directly to output port 'clint_w_data[51]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[50]' is connected directly to output port 'axi_w_data[50]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[50]' is connected directly to output port 'clint_w_data[50]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[49]' is connected directly to output port 'axi_w_data[49]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[49]' is connected directly to output port 'clint_w_data[49]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[48]' is connected directly to output port 'axi_w_data[48]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[48]' is connected directly to output port 'clint_w_data[48]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[47]' is connected directly to output port 'axi_w_data[47]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[47]' is connected directly to output port 'clint_w_data[47]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[46]' is connected directly to output port 'axi_w_data[46]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[46]' is connected directly to output port 'clint_w_data[46]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[45]' is connected directly to output port 'axi_w_data[45]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[45]' is connected directly to output port 'clint_w_data[45]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[44]' is connected directly to output port 'axi_w_data[44]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[44]' is connected directly to output port 'clint_w_data[44]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[43]' is connected directly to output port 'axi_w_data[43]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[43]' is connected directly to output port 'clint_w_data[43]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[42]' is connected directly to output port 'axi_w_data[42]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[42]' is connected directly to output port 'clint_w_data[42]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[41]' is connected directly to output port 'axi_w_data[41]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[41]' is connected directly to output port 'clint_w_data[41]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[40]' is connected directly to output port 'axi_w_data[40]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[40]' is connected directly to output port 'clint_w_data[40]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[39]' is connected directly to output port 'axi_w_data[39]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[39]' is connected directly to output port 'clint_w_data[39]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[38]' is connected directly to output port 'axi_w_data[38]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[38]' is connected directly to output port 'clint_w_data[38]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[37]' is connected directly to output port 'axi_w_data[37]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[37]' is connected directly to output port 'clint_w_data[37]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[36]' is connected directly to output port 'axi_w_data[36]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[36]' is connected directly to output port 'clint_w_data[36]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[35]' is connected directly to output port 'axi_w_data[35]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[35]' is connected directly to output port 'clint_w_data[35]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[34]' is connected directly to output port 'axi_w_data[34]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[34]' is connected directly to output port 'clint_w_data[34]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[33]' is connected directly to output port 'axi_w_data[33]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[33]' is connected directly to output port 'clint_w_data[33]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[32]' is connected directly to output port 'axi_w_data[32]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[32]' is connected directly to output port 'clint_w_data[32]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[31]' is connected directly to output port 'axi_w_data[31]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[31]' is connected directly to output port 'clint_w_data[31]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[30]' is connected directly to output port 'axi_w_data[30]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[30]' is connected directly to output port 'clint_w_data[30]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[29]' is connected directly to output port 'axi_w_data[29]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[29]' is connected directly to output port 'clint_w_data[29]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[28]' is connected directly to output port 'axi_w_data[28]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[28]' is connected directly to output port 'clint_w_data[28]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[27]' is connected directly to output port 'axi_w_data[27]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[27]' is connected directly to output port 'clint_w_data[27]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[26]' is connected directly to output port 'axi_w_data[26]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[26]' is connected directly to output port 'clint_w_data[26]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[25]' is connected directly to output port 'axi_w_data[25]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[25]' is connected directly to output port 'clint_w_data[25]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[24]' is connected directly to output port 'axi_w_data[24]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[24]' is connected directly to output port 'clint_w_data[24]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[23]' is connected directly to output port 'axi_w_data[23]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[23]' is connected directly to output port 'clint_w_data[23]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[22]' is connected directly to output port 'axi_w_data[22]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[22]' is connected directly to output port 'clint_w_data[22]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[21]' is connected directly to output port 'axi_w_data[21]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[21]' is connected directly to output port 'clint_w_data[21]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[20]' is connected directly to output port 'axi_w_data[20]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[20]' is connected directly to output port 'clint_w_data[20]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[19]' is connected directly to output port 'axi_w_data[19]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[19]' is connected directly to output port 'clint_w_data[19]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[18]' is connected directly to output port 'axi_w_data[18]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[18]' is connected directly to output port 'clint_w_data[18]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[17]' is connected directly to output port 'axi_w_data[17]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[17]' is connected directly to output port 'clint_w_data[17]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[16]' is connected directly to output port 'axi_w_data[16]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[16]' is connected directly to output port 'clint_w_data[16]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[15]' is connected directly to output port 'axi_w_data[15]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[15]' is connected directly to output port 'clint_w_data[15]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[14]' is connected directly to output port 'axi_w_data[14]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[14]' is connected directly to output port 'clint_w_data[14]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[13]' is connected directly to output port 'axi_w_data[13]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[13]' is connected directly to output port 'clint_w_data[13]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[12]' is connected directly to output port 'axi_w_data[12]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[12]' is connected directly to output port 'clint_w_data[12]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[11]' is connected directly to output port 'axi_w_data[11]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[11]' is connected directly to output port 'clint_w_data[11]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[10]' is connected directly to output port 'axi_w_data[10]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[10]' is connected directly to output port 'clint_w_data[10]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[9]' is connected directly to output port 'axi_w_data[9]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[9]' is connected directly to output port 'clint_w_data[9]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[8]' is connected directly to output port 'axi_w_data[8]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[8]' is connected directly to output port 'clint_w_data[8]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[7]' is connected directly to output port 'axi_w_data[7]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[7]' is connected directly to output port 'clint_w_data[7]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[6]' is connected directly to output port 'axi_w_data[6]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[6]' is connected directly to output port 'clint_w_data[6]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[5]' is connected directly to output port 'axi_w_data[5]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[5]' is connected directly to output port 'clint_w_data[5]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[4]' is connected directly to output port 'axi_w_data[4]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[4]' is connected directly to output port 'clint_w_data[4]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[3]' is connected directly to output port 'axi_w_data[3]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[3]' is connected directly to output port 'clint_w_data[3]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[2]' is connected directly to output port 'axi_w_data[2]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[2]' is connected directly to output port 'clint_w_data[2]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[1]' is connected directly to output port 'axi_w_data[1]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[1]' is connected directly to output port 'clint_w_data[1]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[0]' is connected directly to output port 'axi_w_data[0]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_data[0]' is connected directly to output port 'clint_w_data[0]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_strb[7]' is connected directly to output port 'axi_w_strb[7]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_strb[7]' is connected directly to output port 'clint_w_strb[7]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_strb[6]' is connected directly to output port 'axi_w_strb[6]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_strb[6]' is connected directly to output port 'clint_w_strb[6]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_strb[5]' is connected directly to output port 'axi_w_strb[5]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_strb[5]' is connected directly to output port 'clint_w_strb[5]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_strb[4]' is connected directly to output port 'axi_w_strb[4]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_strb[4]' is connected directly to output port 'clint_w_strb[4]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_strb[3]' is connected directly to output port 'axi_w_strb[3]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_strb[3]' is connected directly to output port 'clint_w_strb[3]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_strb[2]' is connected directly to output port 'axi_w_strb[2]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_strb[2]' is connected directly to output port 'clint_w_strb[2]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_strb[1]' is connected directly to output port 'axi_w_strb[1]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_strb[1]' is connected directly to output port 'clint_w_strb[1]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_strb[0]' is connected directly to output port 'axi_w_strb[0]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_strb[0]' is connected directly to output port 'clint_w_strb[0]'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_last' is connected directly to output port 'axi_w_last'. (LINT-29)
Warning: In design 'ysyx_210313_axi_interconnect', input port 'mem_w_last' is connected directly to output port 'clint_w_last'. (LINT-29)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[0]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[1]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[2]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[3]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rlast'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[0]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[1]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[2]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[3]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[4]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[5]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[6]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[7]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[8]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[9]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[10]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[11]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[12]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[13]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[14]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[15]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[16]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[17]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[18]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[19]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[20]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[21]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[22]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[23]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[24]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[25]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[26]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[27]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[28]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[29]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[30]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[31]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[32]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[33]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[34]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[35]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[36]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[37]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[38]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[39]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[40]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[41]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[42]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[43]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[44]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[45]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[46]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[47]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[48]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[49]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[50]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[51]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[52]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[53]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[54]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[55]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[56]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[57]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[58]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[59]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[60]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[61]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[62]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[63]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rresp[0]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rresp[1]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_rvalid'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_arready'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[0]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[1]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[2]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[3]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_bresp[0]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_bresp[1]'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_bvalid'. (LINT-31)
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to output port 'io_slave_wready'. (LINT-31)
Warning: In design 'ysyx_210313_CSR', output port 'exception_jump_addr[1]' is connected directly to output port 'exception_jump_addr[0]'. (LINT-31)
Warning: In design 'ysyx_210313_IF_Stage', output port 'pc_valid' is connected directly to output port 'if_r_size[1]'. (LINT-31)
Warning: In design 'ysyx_210313_IF_Stage', output port 'pc[31]' is connected directly to output port 'if_r_addr[31]'. (LINT-31)
Warning: In design 'ysyx_210313_IF_Stage', output port 'pc[30]' is connected directly to output port 'if_r_addr[30]'. (LINT-31)
Warning: In design 'ysyx_210313_IF_Stage', output port 'pc[29]' is connected directly to output port 'if_r_addr[29]'. (LINT-31)
Warning: In design 'ysyx_210313_IF_Stage', output port 'pc[28]' is connected directly to output port 'if_r_addr[28]'. (LINT-31)
Warning: In design 'ysyx_210313_IF_Stage', output port 'pc[27]' is connected directly to output port 'if_r_addr[27]'. (LINT-31)
Warning: In design 'ysyx_210313_IF_Stage', output port 'pc[26]' is connected directly to output port 'if_r_addr[26]'. (LINT-31)
Warning: In design 'ysyx_210313_IF_Stage', output port 'pc[25]' is connected directly to output port 'if_r_addr[25]'. (LINT-31)
Warning: In design 'ysyx_210313_IF_Stage', output port 'pc[24]' is connected directly to output port 'if_r_addr[24]'. (LINT-31)
Warning: In design 'ysyx_210313_IF_Stage', output port 'pc[23]' is connected directly to output port 'if_r_addr[23]'. (LINT-31)
Warning: In design 'ysyx_210313_IF_Stage', output port 'pc[22]' is connected directly to output port 'if_r_addr[22]'. (LINT-31)
Warning: In design 'ysyx_210313_IF_Stage', output port 'pc[21]' is connected directly to output port 'if_r_addr[21]'. (LINT-31)
Warning: In design 'ysyx_210313_IF_Stage', output port 'pc[20]' is connected directly to output port 'if_r_addr[20]'. (LINT-31)
Warning: In design 'ysyx_210313_IF_Stage', output port 'pc[19]' is connected directly to output port 'if_r_addr[19]'. (LINT-31)
Warning: In design 'ysyx_210313_IF_Stage', output port 'pc[18]' is connected directly to output port 'if_r_addr[18]'. (LINT-31)
Warning: In design 'ysyx_210313_IF_Stage', output port 'pc[17]' is connected directly to output port 'if_r_addr[17]'. (LINT-31)
Warning: In design 'ysyx_210313_IF_Stage', output port 'pc[16]' is connected directly to output port 'if_r_addr[16]'. (LINT-31)
Warning: In design 'ysyx_210313_IF_Stage', output port 'pc[15]' is connected directly to output port 'if_r_addr[15]'. (LINT-31)
Warning: In design 'ysyx_210313_IF_Stage', output port 'pc[14]' is connected directly to output port 'if_r_addr[14]'. (LINT-31)
Warning: In design 'ysyx_210313_IF_Stage', output port 'pc[13]' is connected directly to output port 'if_r_addr[13]'. (LINT-31)
Warning: In design 'ysyx_210313_IF_Stage', output port 'pc[12]' is connected directly to output port 'if_r_addr[12]'. (LINT-31)
Warning: In design 'ysyx_210313_IF_Stage', output port 'pc[11]' is connected directly to output port 'if_r_addr[11]'. (LINT-31)
Warning: In design 'ysyx_210313_IF_Stage', output port 'pc[10]' is connected directly to output port 'if_r_addr[10]'. (LINT-31)
Warning: In design 'ysyx_210313_IF_Stage', output port 'pc[9]' is connected directly to output port 'if_r_addr[9]'. (LINT-31)
Warning: In design 'ysyx_210313_IF_Stage', output port 'pc[8]' is connected directly to output port 'if_r_addr[8]'. (LINT-31)
Warning: In design 'ysyx_210313_IF_Stage', output port 'pc[7]' is connected directly to output port 'if_r_addr[7]'. (LINT-31)
Warning: In design 'ysyx_210313_IF_Stage', output port 'pc[6]' is connected directly to output port 'if_r_addr[6]'. (LINT-31)
Warning: In design 'ysyx_210313_IF_Stage', output port 'pc[5]' is connected directly to output port 'if_r_addr[5]'. (LINT-31)
Warning: In design 'ysyx_210313_IF_Stage', output port 'pc[4]' is connected directly to output port 'if_r_addr[4]'. (LINT-31)
Warning: In design 'ysyx_210313_IF_Stage', output port 'pc[3]' is connected directly to output port 'if_r_addr[3]'. (LINT-31)
Warning: In design 'ysyx_210313_IF_Stage', output port 'pc[2]' is connected directly to output port 'if_r_addr[2]'. (LINT-31)
Warning: In design 'ysyx_210313_IF_Stage', output port 'pc[1]' is connected directly to output port 'if_r_addr[1]'. (LINT-31)
Warning: In design 'ysyx_210313_IF_Stage', output port 'pc[0]' is connected directly to output port 'if_r_addr[0]'. (LINT-31)
Warning: In design 'ysyx_210313_ID_Stage', output port 'ALU_out_ext_type[1]' is connected directly to output port 'mem_w_size[0]'. (LINT-31)
Warning: In design 'ysyx_210313_ID_Stage', output port 'rs2_r_addr[4]' is connected directly to output port 'csr_rw_addr[4]'. (LINT-31)
Warning: In design 'ysyx_210313_ID_Stage', output port 'rs2_r_addr[3]' is connected directly to output port 'csr_rw_addr[3]'. (LINT-31)
Warning: In design 'ysyx_210313_ID_Stage', output port 'rs2_r_addr[2]' is connected directly to output port 'csr_rw_addr[2]'. (LINT-31)
Warning: In design 'ysyx_210313_ID_Stage', output port 'rs2_r_addr[1]' is connected directly to output port 'csr_rw_addr[1]'. (LINT-31)
Warning: In design 'ysyx_210313_ID_Stage', output port 'rs2_r_addr[0]' is connected directly to output port 'csr_rw_addr[0]'. (LINT-31)
Warning: In design 'ysyx_210313_ID_Stage', output port 'csr_r_en' is connected directly to output port 'is_system_inst'. (LINT-31)
Warning: In design 'ysyx_210313_MEM_Stage', output port 'mem_r_ext_type_o[1]' is connected directly to output port 'mem_r_size[1]'. (LINT-31)
Warning: In design 'ysyx_210313_MEM_Stage', output port 'mem_r_ext_type_o[0]' is connected directly to output port 'mem_r_size[0]'. (LINT-31)
Warning: In design 'ysyx_210313_MEM_Stage', output port 'mem_r_addr[31]' is connected directly to output port 'mem_w_addr[31]'. (LINT-31)
Warning: In design 'ysyx_210313_MEM_Stage', output port 'mem_r_addr[30]' is connected directly to output port 'mem_w_addr[30]'. (LINT-31)
Warning: In design 'ysyx_210313_MEM_Stage', output port 'mem_r_addr[29]' is connected directly to output port 'mem_w_addr[29]'. (LINT-31)
Warning: In design 'ysyx_210313_MEM_Stage', output port 'mem_r_addr[28]' is connected directly to output port 'mem_w_addr[28]'. (LINT-31)
Warning: In design 'ysyx_210313_MEM_Stage', output port 'mem_r_addr[27]' is connected directly to output port 'mem_w_addr[27]'. (LINT-31)
Warning: In design 'ysyx_210313_MEM_Stage', output port 'mem_r_addr[26]' is connected directly to output port 'mem_w_addr[26]'. (LINT-31)
Warning: In design 'ysyx_210313_MEM_Stage', output port 'mem_r_addr[25]' is connected directly to output port 'mem_w_addr[25]'. (LINT-31)
Warning: In design 'ysyx_210313_MEM_Stage', output port 'mem_r_addr[24]' is connected directly to output port 'mem_w_addr[24]'. (LINT-31)
Warning: In design 'ysyx_210313_MEM_Stage', output port 'mem_r_addr[23]' is connected directly to output port 'mem_w_addr[23]'. (LINT-31)
Warning: In design 'ysyx_210313_MEM_Stage', output port 'mem_r_addr[22]' is connected directly to output port 'mem_w_addr[22]'. (LINT-31)
Warning: In design 'ysyx_210313_MEM_Stage', output port 'mem_r_addr[21]' is connected directly to output port 'mem_w_addr[21]'. (LINT-31)
Warning: In design 'ysyx_210313_MEM_Stage', output port 'mem_r_addr[20]' is connected directly to output port 'mem_w_addr[20]'. (LINT-31)
Warning: In design 'ysyx_210313_MEM_Stage', output port 'mem_r_addr[19]' is connected directly to output port 'mem_w_addr[19]'. (LINT-31)
Warning: In design 'ysyx_210313_MEM_Stage', output port 'mem_r_addr[18]' is connected directly to output port 'mem_w_addr[18]'. (LINT-31)
Warning: In design 'ysyx_210313_MEM_Stage', output port 'mem_r_addr[17]' is connected directly to output port 'mem_w_addr[17]'. (LINT-31)
Warning: In design 'ysyx_210313_MEM_Stage', output port 'mem_r_addr[16]' is connected directly to output port 'mem_w_addr[16]'. (LINT-31)
Warning: In design 'ysyx_210313_MEM_Stage', output port 'mem_r_addr[15]' is connected directly to output port 'mem_w_addr[15]'. (LINT-31)
Warning: In design 'ysyx_210313_MEM_Stage', output port 'mem_r_addr[14]' is connected directly to output port 'mem_w_addr[14]'. (LINT-31)
Warning: In design 'ysyx_210313_MEM_Stage', output port 'mem_r_addr[13]' is connected directly to output port 'mem_w_addr[13]'. (LINT-31)
Warning: In design 'ysyx_210313_MEM_Stage', output port 'mem_r_addr[12]' is connected directly to output port 'mem_w_addr[12]'. (LINT-31)
Warning: In design 'ysyx_210313_MEM_Stage', output port 'mem_r_addr[11]' is connected directly to output port 'mem_w_addr[11]'. (LINT-31)
Warning: In design 'ysyx_210313_MEM_Stage', output port 'mem_r_addr[10]' is connected directly to output port 'mem_w_addr[10]'. (LINT-31)
Warning: In design 'ysyx_210313_MEM_Stage', output port 'mem_r_addr[9]' is connected directly to output port 'mem_w_addr[9]'. (LINT-31)
Warning: In design 'ysyx_210313_MEM_Stage', output port 'mem_r_addr[8]' is connected directly to output port 'mem_w_addr[8]'. (LINT-31)
Warning: In design 'ysyx_210313_MEM_Stage', output port 'mem_r_addr[7]' is connected directly to output port 'mem_w_addr[7]'. (LINT-31)
Warning: In design 'ysyx_210313_MEM_Stage', output port 'mem_r_addr[6]' is connected directly to output port 'mem_w_addr[6]'. (LINT-31)
Warning: In design 'ysyx_210313_MEM_Stage', output port 'mem_r_addr[5]' is connected directly to output port 'mem_w_addr[5]'. (LINT-31)
Warning: In design 'ysyx_210313_MEM_Stage', output port 'mem_r_addr[4]' is connected directly to output port 'mem_w_addr[4]'. (LINT-31)
Warning: In design 'ysyx_210313_MEM_Stage', output port 'mem_r_addr[3]' is connected directly to output port 'mem_w_addr[3]'. (LINT-31)
Warning: In design 'ysyx_210313_MEM_Stage', output port 'mem_r_addr[2]' is connected directly to output port 'mem_w_addr[2]'. (LINT-31)
Warning: In design 'ysyx_210313_MEM_Stage', output port 'mem_r_addr[1]' is connected directly to output port 'mem_w_addr[1]'. (LINT-31)
Warning: In design 'ysyx_210313_MEM_Stage', output port 'mem_r_addr[0]' is connected directly to output port 'mem_w_addr[0]'. (LINT-31)
Warning: In design 'ysyx_210313_Hazard_Detection', output port 'stall[3]' is connected directly to output port 'stall[1]'. (LINT-31)
Warning: In design 'ysyx_210313_Hazard_Detection', output port 'stall[3]' is connected directly to output port 'stall[2]'. (LINT-31)
Warning: In design 'ysyx_210313_clint', output port 'clint_b_resp[1]' is connected directly to output port 'clint_r_resp[0]'. (LINT-31)
Warning: In design 'ysyx_210313_clint', output port 'clint_b_resp[1]' is connected directly to output port 'clint_r_resp[1]'. (LINT-31)
Warning: In design 'ysyx_210313_clint', output port 'clint_b_resp[1]' is connected directly to output port 'clint_b_resp[0]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', output port 'axi_ar_id_o[1]' is connected directly to output port 'axi_ar_burst_o[1]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', output port 'axi_ar_id_o[1]' is connected directly to output port 'axi_ar_size_o[2]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', output port 'axi_ar_id_o[1]' is connected directly to output port 'axi_ar_len_o[1]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', output port 'axi_ar_id_o[1]' is connected directly to output port 'axi_ar_len_o[2]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', output port 'axi_ar_id_o[1]' is connected directly to output port 'axi_ar_len_o[3]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', output port 'axi_ar_id_o[1]' is connected directly to output port 'axi_ar_len_o[4]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', output port 'axi_ar_id_o[1]' is connected directly to output port 'axi_ar_len_o[5]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', output port 'axi_ar_id_o[1]' is connected directly to output port 'axi_ar_len_o[6]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', output port 'axi_ar_id_o[1]' is connected directly to output port 'axi_ar_len_o[7]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', output port 'axi_ar_id_o[1]' is connected directly to output port 'axi_ar_id_o[0]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_aw_id_o[1]' is connected directly to output port 'axi_ar_burst_o[1]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_aw_id_o[1]' is connected directly to output port 'axi_ar_size_o[2]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_aw_id_o[1]' is connected directly to output port 'axi_ar_len_o[1]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_aw_id_o[1]' is connected directly to output port 'axi_ar_len_o[2]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_aw_id_o[1]' is connected directly to output port 'axi_ar_len_o[3]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_aw_id_o[1]' is connected directly to output port 'axi_ar_len_o[4]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_aw_id_o[1]' is connected directly to output port 'axi_ar_len_o[5]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_aw_id_o[1]' is connected directly to output port 'axi_ar_len_o[6]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_aw_id_o[1]' is connected directly to output port 'axi_ar_len_o[7]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_aw_id_o[1]' is connected directly to output port 'axi_ar_id_o[1]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_aw_id_o[1]' is connected directly to output port 'axi_aw_burst_o[1]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_aw_id_o[1]' is connected directly to output port 'axi_aw_size_o[2]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_aw_id_o[1]' is connected directly to output port 'axi_aw_len_o[1]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_aw_id_o[1]' is connected directly to output port 'axi_aw_len_o[2]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_aw_id_o[1]' is connected directly to output port 'axi_aw_len_o[3]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_aw_id_o[1]' is connected directly to output port 'axi_aw_len_o[4]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_aw_id_o[1]' is connected directly to output port 'axi_aw_len_o[5]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_aw_id_o[1]' is connected directly to output port 'axi_aw_len_o[6]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_aw_id_o[1]' is connected directly to output port 'axi_aw_len_o[7]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_aw_id_o[0]' is connected directly to output port 'axi_ar_burst_o[0]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_aw_id_o[0]' is connected directly to output port 'axi_ar_id_o[0]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_aw_id_o[0]' is connected directly to output port 'axi_aw_burst_o[0]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_addr[31]' is connected directly to output port 'axi_aw_addr[31]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_addr[30]' is connected directly to output port 'axi_aw_addr[30]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_addr[29]' is connected directly to output port 'axi_aw_addr[29]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_addr[28]' is connected directly to output port 'axi_aw_addr[28]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_addr[27]' is connected directly to output port 'axi_aw_addr[27]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_addr[26]' is connected directly to output port 'axi_aw_addr[26]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_addr[25]' is connected directly to output port 'axi_aw_addr[25]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_addr[24]' is connected directly to output port 'axi_aw_addr[24]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_addr[23]' is connected directly to output port 'axi_aw_addr[23]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_addr[22]' is connected directly to output port 'axi_aw_addr[22]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_addr[21]' is connected directly to output port 'axi_aw_addr[21]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_addr[20]' is connected directly to output port 'axi_aw_addr[20]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_addr[19]' is connected directly to output port 'axi_aw_addr[19]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_addr[18]' is connected directly to output port 'axi_aw_addr[18]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_addr[17]' is connected directly to output port 'axi_aw_addr[17]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_addr[16]' is connected directly to output port 'axi_aw_addr[16]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_addr[15]' is connected directly to output port 'axi_aw_addr[15]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_addr[14]' is connected directly to output port 'axi_aw_addr[14]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_addr[13]' is connected directly to output port 'axi_aw_addr[13]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_addr[12]' is connected directly to output port 'axi_aw_addr[12]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_addr[11]' is connected directly to output port 'axi_aw_addr[11]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_addr[10]' is connected directly to output port 'axi_aw_addr[10]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_addr[9]' is connected directly to output port 'axi_aw_addr[9]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_addr[8]' is connected directly to output port 'axi_aw_addr[8]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_addr[7]' is connected directly to output port 'axi_aw_addr[7]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_addr[6]' is connected directly to output port 'axi_aw_addr[6]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_addr[5]' is connected directly to output port 'axi_aw_addr[5]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_addr[4]' is connected directly to output port 'axi_aw_addr[4]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_addr[3]' is connected directly to output port 'axi_aw_addr[3]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_addr[2]' is connected directly to output port 'axi_aw_addr[2]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_addr[1]' is connected directly to output port 'axi_aw_addr[1]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_addr[0]' is connected directly to output port 'axi_aw_addr[0]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_id[3]' is connected directly to output port 'axi_ar_id[3]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_id[3]' is connected directly to output port 'axi_aw_id[3]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_id[3]' is connected directly to output port 'clint_ar_id[3]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_id[2]' is connected directly to output port 'axi_aw_id[2]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_id[1]' is connected directly to output port 'axi_aw_id[1]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_id[0]' is connected directly to output port 'axi_aw_id[0]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_len[7]' is connected directly to output port 'axi_aw_len[7]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_len[6]' is connected directly to output port 'axi_aw_len[6]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_len[5]' is connected directly to output port 'axi_aw_len[5]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_len[4]' is connected directly to output port 'axi_aw_len[4]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_len[3]' is connected directly to output port 'axi_aw_len[3]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_len[2]' is connected directly to output port 'axi_aw_len[2]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_len[1]' is connected directly to output port 'axi_aw_len[1]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_len[0]' is connected directly to output port 'axi_aw_len[0]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[63]' is connected directly to output port 'axi_w_data[63]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[62]' is connected directly to output port 'axi_w_data[62]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[61]' is connected directly to output port 'axi_w_data[61]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[60]' is connected directly to output port 'axi_w_data[60]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[59]' is connected directly to output port 'axi_w_data[59]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[58]' is connected directly to output port 'axi_w_data[58]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[57]' is connected directly to output port 'axi_w_data[57]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[56]' is connected directly to output port 'axi_w_data[56]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[55]' is connected directly to output port 'axi_w_data[55]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[54]' is connected directly to output port 'axi_w_data[54]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[53]' is connected directly to output port 'axi_w_data[53]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[52]' is connected directly to output port 'axi_w_data[52]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[51]' is connected directly to output port 'axi_w_data[51]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[50]' is connected directly to output port 'axi_w_data[50]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[49]' is connected directly to output port 'axi_w_data[49]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[48]' is connected directly to output port 'axi_w_data[48]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[47]' is connected directly to output port 'axi_w_data[47]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[46]' is connected directly to output port 'axi_w_data[46]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[45]' is connected directly to output port 'axi_w_data[45]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[44]' is connected directly to output port 'axi_w_data[44]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[43]' is connected directly to output port 'axi_w_data[43]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[42]' is connected directly to output port 'axi_w_data[42]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[41]' is connected directly to output port 'axi_w_data[41]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[40]' is connected directly to output port 'axi_w_data[40]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[39]' is connected directly to output port 'axi_w_data[39]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[38]' is connected directly to output port 'axi_w_data[38]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[37]' is connected directly to output port 'axi_w_data[37]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[36]' is connected directly to output port 'axi_w_data[36]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[35]' is connected directly to output port 'axi_w_data[35]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[34]' is connected directly to output port 'axi_w_data[34]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[33]' is connected directly to output port 'axi_w_data[33]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[32]' is connected directly to output port 'axi_w_data[32]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[31]' is connected directly to output port 'axi_w_data[31]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[30]' is connected directly to output port 'axi_w_data[30]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[29]' is connected directly to output port 'axi_w_data[29]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[28]' is connected directly to output port 'axi_w_data[28]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[27]' is connected directly to output port 'axi_w_data[27]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[26]' is connected directly to output port 'axi_w_data[26]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[25]' is connected directly to output port 'axi_w_data[25]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[24]' is connected directly to output port 'axi_w_data[24]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[23]' is connected directly to output port 'axi_w_data[23]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[22]' is connected directly to output port 'axi_w_data[22]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[21]' is connected directly to output port 'axi_w_data[21]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[20]' is connected directly to output port 'axi_w_data[20]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[19]' is connected directly to output port 'axi_w_data[19]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[18]' is connected directly to output port 'axi_w_data[18]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[17]' is connected directly to output port 'axi_w_data[17]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[16]' is connected directly to output port 'axi_w_data[16]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[15]' is connected directly to output port 'axi_w_data[15]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[14]' is connected directly to output port 'axi_w_data[14]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[13]' is connected directly to output port 'axi_w_data[13]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[12]' is connected directly to output port 'axi_w_data[12]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[11]' is connected directly to output port 'axi_w_data[11]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[10]' is connected directly to output port 'axi_w_data[10]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[9]' is connected directly to output port 'axi_w_data[9]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[8]' is connected directly to output port 'axi_w_data[8]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[7]' is connected directly to output port 'axi_w_data[7]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[6]' is connected directly to output port 'axi_w_data[6]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[5]' is connected directly to output port 'axi_w_data[5]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[4]' is connected directly to output port 'axi_w_data[4]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[3]' is connected directly to output port 'axi_w_data[3]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[2]' is connected directly to output port 'axi_w_data[2]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[1]' is connected directly to output port 'axi_w_data[1]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_data[0]' is connected directly to output port 'axi_w_data[0]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_strb[7]' is connected directly to output port 'axi_w_strb[7]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_strb[6]' is connected directly to output port 'axi_w_strb[6]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_strb[5]' is connected directly to output port 'axi_w_strb[5]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_strb[4]' is connected directly to output port 'axi_w_strb[4]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_strb[3]' is connected directly to output port 'axi_w_strb[3]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_strb[2]' is connected directly to output port 'axi_w_strb[2]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_strb[1]' is connected directly to output port 'axi_w_strb[1]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_strb[0]' is connected directly to output port 'axi_w_strb[0]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_w_last' is connected directly to output port 'axi_w_last'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_addr[31]' is connected directly to output port 'axi_ar_addr[31]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_addr[30]' is connected directly to output port 'axi_ar_addr[30]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_addr[29]' is connected directly to output port 'axi_ar_addr[29]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_addr[28]' is connected directly to output port 'axi_ar_addr[28]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_addr[27]' is connected directly to output port 'axi_ar_addr[27]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_addr[26]' is connected directly to output port 'axi_ar_addr[26]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_addr[25]' is connected directly to output port 'axi_ar_addr[25]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_addr[24]' is connected directly to output port 'axi_ar_addr[24]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_addr[23]' is connected directly to output port 'axi_ar_addr[23]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_addr[22]' is connected directly to output port 'axi_ar_addr[22]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_addr[21]' is connected directly to output port 'axi_ar_addr[21]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_addr[20]' is connected directly to output port 'axi_ar_addr[20]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_addr[19]' is connected directly to output port 'axi_ar_addr[19]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_addr[18]' is connected directly to output port 'axi_ar_addr[18]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_addr[17]' is connected directly to output port 'axi_ar_addr[17]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_addr[16]' is connected directly to output port 'axi_ar_addr[16]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_addr[15]' is connected directly to output port 'axi_ar_addr[15]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_addr[14]' is connected directly to output port 'axi_ar_addr[14]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_addr[13]' is connected directly to output port 'axi_ar_addr[13]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_addr[12]' is connected directly to output port 'axi_ar_addr[12]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_addr[11]' is connected directly to output port 'axi_ar_addr[11]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_addr[10]' is connected directly to output port 'axi_ar_addr[10]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_addr[9]' is connected directly to output port 'axi_ar_addr[9]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_addr[8]' is connected directly to output port 'axi_ar_addr[8]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_addr[7]' is connected directly to output port 'axi_ar_addr[7]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_addr[6]' is connected directly to output port 'axi_ar_addr[6]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_addr[5]' is connected directly to output port 'axi_ar_addr[5]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_addr[4]' is connected directly to output port 'axi_ar_addr[4]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_addr[3]' is connected directly to output port 'axi_ar_addr[3]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_addr[2]' is connected directly to output port 'axi_ar_addr[2]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_addr[1]' is connected directly to output port 'axi_ar_addr[1]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_addr[0]' is connected directly to output port 'axi_ar_addr[0]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_id[2]' is connected directly to output port 'axi_ar_id[2]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_id[1]' is connected directly to output port 'axi_ar_id[1]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_id[0]' is connected directly to output port 'axi_ar_id[0]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_len[7]' is connected directly to output port 'axi_ar_len[7]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_len[6]' is connected directly to output port 'axi_ar_len[6]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_len[5]' is connected directly to output port 'axi_ar_len[5]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_len[4]' is connected directly to output port 'axi_ar_len[4]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_len[3]' is connected directly to output port 'axi_ar_len[3]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_len[2]' is connected directly to output port 'axi_ar_len[2]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_len[1]' is connected directly to output port 'axi_ar_len[1]'. (LINT-31)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_len[0]' is connected directly to output port 'axi_ar_len[0]'. (LINT-31)
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[63]' is connected to pins 'rd_w_data_ex[63]', 'csr_w_data_ex[63]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[62]' is connected to pins 'rd_w_data_ex[62]', 'csr_w_data_ex[62]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[61]' is connected to pins 'rd_w_data_ex[61]', 'csr_w_data_ex[61]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[60]' is connected to pins 'rd_w_data_ex[60]', 'csr_w_data_ex[60]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[59]' is connected to pins 'rd_w_data_ex[59]', 'csr_w_data_ex[59]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[58]' is connected to pins 'rd_w_data_ex[58]', 'csr_w_data_ex[58]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[57]' is connected to pins 'rd_w_data_ex[57]', 'csr_w_data_ex[57]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[56]' is connected to pins 'rd_w_data_ex[56]', 'csr_w_data_ex[56]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[55]' is connected to pins 'rd_w_data_ex[55]', 'csr_w_data_ex[55]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[54]' is connected to pins 'rd_w_data_ex[54]', 'csr_w_data_ex[54]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[53]' is connected to pins 'rd_w_data_ex[53]', 'csr_w_data_ex[53]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[52]' is connected to pins 'rd_w_data_ex[52]', 'csr_w_data_ex[52]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[51]' is connected to pins 'rd_w_data_ex[51]', 'csr_w_data_ex[51]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[50]' is connected to pins 'rd_w_data_ex[50]', 'csr_w_data_ex[50]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[49]' is connected to pins 'rd_w_data_ex[49]', 'csr_w_data_ex[49]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[48]' is connected to pins 'rd_w_data_ex[48]', 'csr_w_data_ex[48]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[47]' is connected to pins 'rd_w_data_ex[47]', 'csr_w_data_ex[47]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[46]' is connected to pins 'rd_w_data_ex[46]', 'csr_w_data_ex[46]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[45]' is connected to pins 'rd_w_data_ex[45]', 'csr_w_data_ex[45]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[44]' is connected to pins 'rd_w_data_ex[44]', 'csr_w_data_ex[44]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[43]' is connected to pins 'rd_w_data_ex[43]', 'csr_w_data_ex[43]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[42]' is connected to pins 'rd_w_data_ex[42]', 'csr_w_data_ex[42]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[41]' is connected to pins 'rd_w_data_ex[41]', 'csr_w_data_ex[41]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[40]' is connected to pins 'rd_w_data_ex[40]', 'csr_w_data_ex[40]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[39]' is connected to pins 'rd_w_data_ex[39]', 'csr_w_data_ex[39]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[38]' is connected to pins 'rd_w_data_ex[38]', 'csr_w_data_ex[38]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[37]' is connected to pins 'rd_w_data_ex[37]', 'csr_w_data_ex[37]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[36]' is connected to pins 'rd_w_data_ex[36]', 'csr_w_data_ex[36]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[35]' is connected to pins 'rd_w_data_ex[35]', 'csr_w_data_ex[35]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[34]' is connected to pins 'rd_w_data_ex[34]', 'csr_w_data_ex[34]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[33]' is connected to pins 'rd_w_data_ex[33]', 'csr_w_data_ex[33]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[32]' is connected to pins 'rd_w_data_ex[32]', 'csr_w_data_ex[32]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[31]' is connected to pins 'rd_w_data_ex[31]', 'csr_w_data_ex[31]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[30]' is connected to pins 'rd_w_data_ex[30]', 'csr_w_data_ex[30]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[29]' is connected to pins 'rd_w_data_ex[29]', 'csr_w_data_ex[29]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[28]' is connected to pins 'rd_w_data_ex[28]', 'csr_w_data_ex[28]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[27]' is connected to pins 'rd_w_data_ex[27]', 'csr_w_data_ex[27]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[26]' is connected to pins 'rd_w_data_ex[26]', 'csr_w_data_ex[26]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[25]' is connected to pins 'rd_w_data_ex[25]', 'csr_w_data_ex[25]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[24]' is connected to pins 'rd_w_data_ex[24]', 'csr_w_data_ex[24]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[23]' is connected to pins 'rd_w_data_ex[23]', 'csr_w_data_ex[23]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[22]' is connected to pins 'rd_w_data_ex[22]', 'csr_w_data_ex[22]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[21]' is connected to pins 'rd_w_data_ex[21]', 'csr_w_data_ex[21]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[20]' is connected to pins 'rd_w_data_ex[20]', 'csr_w_data_ex[20]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[19]' is connected to pins 'rd_w_data_ex[19]', 'csr_w_data_ex[19]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[18]' is connected to pins 'rd_w_data_ex[18]', 'csr_w_data_ex[18]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[17]' is connected to pins 'rd_w_data_ex[17]', 'csr_w_data_ex[17]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[16]' is connected to pins 'rd_w_data_ex[16]', 'csr_w_data_ex[16]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[15]' is connected to pins 'rd_w_data_ex[15]', 'csr_w_data_ex[15]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[14]' is connected to pins 'rd_w_data_ex[14]', 'csr_w_data_ex[14]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[13]' is connected to pins 'rd_w_data_ex[13]', 'csr_w_data_ex[13]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[12]' is connected to pins 'rd_w_data_ex[12]', 'csr_w_data_ex[12]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[11]' is connected to pins 'rd_w_data_ex[11]', 'csr_w_data_ex[11]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[10]' is connected to pins 'rd_w_data_ex[10]', 'csr_w_data_ex[10]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[9]' is connected to pins 'rd_w_data_ex[9]', 'csr_w_data_ex[9]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[8]' is connected to pins 'rd_w_data_ex[8]', 'csr_w_data_ex[8]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[7]' is connected to pins 'rd_w_data_ex[7]', 'csr_w_data_ex[7]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[6]' is connected to pins 'rd_w_data_ex[6]', 'csr_w_data_ex[6]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[5]' is connected to pins 'rd_w_data_ex[5]', 'csr_w_data_ex[5]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[4]' is connected to pins 'rd_w_data_ex[4]', 'csr_w_data_ex[4]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[3]' is connected to pins 'rd_w_data_ex[3]', 'csr_w_data_ex[3]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[2]' is connected to pins 'rd_w_data_ex[2]', 'csr_w_data_ex[2]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[1]' is connected to pins 'rd_w_data_ex[1]', 'csr_w_data_ex[1]''.
Warning: In design 'ysyx_210313', the same net is connected to more than one pin on submodule 'ysyx_210313_Forwarding'. (LINT-33)
   Net 'o_ALU_out_ex[0]' is connected to pins 'rd_w_data_ex[0]', 'csr_w_data_ex[0]''.
Warning: In design 'ysyx_210313', output port 'io_slave_awready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_wready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_bvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_bresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_bresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_bid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_bid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_bid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_bid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_arready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rdata[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rlast' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313', output port 'io_slave_rid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313_CSR', output port 'exception_jump_addr[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313_CSR', output port 'exception_jump_addr[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313_IF_Stage', output port 'pc_valid' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210313_IF_Stage', output port 'if_r_size[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210313_clint', output port 'clint_b_resp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313_clint', output port 'clint_b_resp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313_clint', output port 'clint_r_resp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313_clint', output port 'clint_r_resp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', output port 'axi_ar_id_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', output port 'axi_ar_id_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', output port 'axi_ar_len_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', output port 'axi_ar_len_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', output port 'axi_ar_len_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', output port 'axi_ar_len_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', output port 'axi_ar_len_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', output port 'axi_ar_len_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', output port 'axi_ar_len_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', output port 'axi_ar_size_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', output port 'axi_ar_burst_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313_axi_rw_if_AXI_ID0', output port 'axi_ar_burst_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_aw_id_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_aw_id_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_aw_len_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_aw_len_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_aw_len_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_aw_len_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_aw_len_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_aw_len_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_aw_len_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_aw_size_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_aw_burst_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_aw_burst_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_ar_id_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_ar_id_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_ar_len_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_ar_len_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_ar_len_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_ar_len_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_ar_len_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_ar_len_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_ar_len_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_ar_size_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_ar_burst_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313_axi_rw_mem_AXI_ID1', output port 'axi_ar_burst_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_id[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_aw_id[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'clint_ar_id[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'axi_aw_id[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'axi_aw_id[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210313_axi_interconnect', output port 'axi_ar_id[3]' is connected directly to 'logic 0'. (LINT-52)
1
