VDF FPGA Competition Submission Form

To submit your design:
- submit an official team entry form
- fill in the fields below
- create your final commit with git signoff:
    git commit -s -m "round 1 entry"
- email your final repo + commit to hello@vdfalliance.org

Team name: Ruslan
Expected result (avg ns/square): 28.4 nS, 4 cyc @ 141.0 Mhz.
Design documentation (below):
  - Used baseline solution of the second round;
  - Replaced 2-input adders with 3-input adders to reduce LUT utilization and shorten critical path;
  


