/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [15:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [6:0] celloutsig_0_15z;
  reg [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [4:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [12:0] celloutsig_0_22z;
  wire [11:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire [6:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [11:0] celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire celloutsig_0_38z;
  wire [10:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_40z;
  wire [14:0] celloutsig_0_42z;
  wire celloutsig_0_49z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_69z;
  reg [2:0] celloutsig_0_6z;
  reg [3:0] celloutsig_0_70z;
  reg [2:0] celloutsig_0_7z;
  wire [11:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  reg [21:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [8:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [12:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [18:0] celloutsig_1_1z;
  wire [17:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = !(in_data[102] ? celloutsig_1_2z[16] : in_data[151]);
  assign celloutsig_1_11z = !(celloutsig_1_1z[5] ? celloutsig_1_9z : celloutsig_1_6z);
  assign celloutsig_0_11z = !(celloutsig_0_8z[7] ? celloutsig_0_8z[11] : celloutsig_0_2z);
  assign celloutsig_0_24z = !(celloutsig_0_2z ? celloutsig_0_8z[2] : celloutsig_0_20z[3]);
  assign celloutsig_0_27z = !(celloutsig_0_23z[9] ? celloutsig_0_11z : celloutsig_0_18z[2]);
  assign celloutsig_0_33z = celloutsig_0_27z ^ celloutsig_0_12z;
  assign celloutsig_0_38z = celloutsig_0_12z ^ celloutsig_0_19z[0];
  assign celloutsig_0_5z = celloutsig_0_1z ^ in_data[52];
  assign celloutsig_1_9z = celloutsig_1_6z ^ celloutsig_1_1z[1];
  assign celloutsig_0_13z = celloutsig_0_11z ^ celloutsig_0_6z[2];
  assign celloutsig_0_17z = in_data[70] ^ celloutsig_0_8z[6];
  assign celloutsig_0_49z = { celloutsig_0_42z[14:3], celloutsig_0_27z, celloutsig_0_1z } <= { celloutsig_0_17z, celloutsig_0_40z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_5z };
  assign celloutsig_1_18z = celloutsig_1_16z[11:0] && { celloutsig_1_2z[10:1], celloutsig_1_15z, celloutsig_1_6z };
  assign celloutsig_0_1z = { in_data[67:46], celloutsig_0_0z } && in_data[22:0];
  assign celloutsig_0_21z = { celloutsig_0_20z[3:1], celloutsig_0_12z, celloutsig_0_15z } < { celloutsig_0_4z[6:0], celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_11z };
  assign celloutsig_0_29z = { celloutsig_0_22z[12:8], celloutsig_0_12z, celloutsig_0_3z } * { celloutsig_0_16z, celloutsig_0_6z };
  assign celloutsig_1_4z = celloutsig_1_1z[2] ? { celloutsig_1_1z[5:3], 1'h1, celloutsig_1_1z[1] } : { celloutsig_1_0z[5:2], celloutsig_1_3z };
  assign celloutsig_1_5z[2:1] = celloutsig_1_1z[16] ? celloutsig_1_2z[4:3] : celloutsig_1_0z[18:17];
  assign celloutsig_0_9z = celloutsig_0_8z[0] ? celloutsig_0_4z[8:6] : celloutsig_0_8z[8:6];
  assign celloutsig_0_19z = celloutsig_0_0z ? celloutsig_0_4z[8:6] : { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_23z = celloutsig_0_15z[6] ? { celloutsig_0_4z[7:2], celloutsig_0_18z, celloutsig_0_12z } : { in_data[77:71], celloutsig_0_16z, celloutsig_0_2z };
  assign celloutsig_0_30z = celloutsig_0_3z ? { celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_24z, celloutsig_0_13z, celloutsig_0_18z } : celloutsig_0_23z;
  assign celloutsig_0_8z = - { celloutsig_0_6z[1], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_1_13z = - { celloutsig_1_1z[10:3], celloutsig_1_3z };
  assign celloutsig_1_16z = - celloutsig_1_2z[17:5];
  assign celloutsig_1_6z = { celloutsig_1_1z[18:1], celloutsig_1_3z } !== { celloutsig_1_1z[15:3], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_19z = { celloutsig_1_5z[2:1], celloutsig_1_3z } !== celloutsig_1_13z[2:0];
  assign celloutsig_0_39z = { celloutsig_0_15z[0], celloutsig_0_29z, celloutsig_0_38z, celloutsig_0_1z, celloutsig_0_33z } | celloutsig_0_22z[11:1];
  assign celloutsig_0_42z = { celloutsig_0_30z, celloutsig_0_38z, celloutsig_0_12z, celloutsig_0_33z } | { celloutsig_0_23z[11:3], celloutsig_0_20z, celloutsig_0_33z };
  assign celloutsig_0_20z = { celloutsig_0_4z[3:0], celloutsig_0_11z } | { celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_12z = ~^ { in_data[29:14], celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_14z = ~^ celloutsig_0_4z[8:5];
  assign celloutsig_0_0z = ^ in_data[39:35];
  assign celloutsig_0_2z = ^ { in_data[87:67], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_3z = ^ { in_data[79:64], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_4z = { in_data[70:69], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z } >> in_data[51:43];
  assign celloutsig_1_1z = celloutsig_1_0z[18:0] >> in_data[166:148];
  assign celloutsig_1_2z = celloutsig_1_1z[17:0] >> in_data[183:166];
  assign celloutsig_0_22z = { in_data[14:3], celloutsig_0_12z } >> { celloutsig_0_15z[2:1], celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_17z };
  assign celloutsig_0_69z = { celloutsig_0_29z[6:1], celloutsig_0_14z, celloutsig_0_27z, celloutsig_0_2z } >> { celloutsig_0_23z[9:2], celloutsig_0_49z };
  assign celloutsig_0_40z = { celloutsig_0_10z[11:9], celloutsig_0_12z, celloutsig_0_17z } >>> celloutsig_0_39z[7:3];
  assign celloutsig_0_10z = { celloutsig_0_4z[6:2], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z } >>> { celloutsig_0_6z[0], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_1_15z = ~((celloutsig_1_11z & in_data[116]) | celloutsig_1_11z);
  always_latch
    if (!clkin_data[32]) celloutsig_0_6z = 3'h0;
    else if (celloutsig_1_19z) celloutsig_0_6z = in_data[39:37];
  always_latch
    if (clkin_data[32]) celloutsig_0_7z = 3'h0;
    else if (celloutsig_1_19z) celloutsig_0_7z = { celloutsig_0_4z[6:5], celloutsig_0_2z };
  always_latch
    if (clkin_data[32]) celloutsig_0_70z = 4'h0;
    else if (!celloutsig_1_19z) celloutsig_0_70z = celloutsig_0_42z[14:11];
  always_latch
    if (clkin_data[64]) celloutsig_1_0z = 22'h000000;
    else if (!clkin_data[0]) celloutsig_1_0z = in_data[153:132];
  always_latch
    if (!clkin_data[32]) celloutsig_0_15z = 7'h00;
    else if (celloutsig_1_19z) celloutsig_0_15z = in_data[69:63];
  always_latch
    if (!clkin_data[32]) celloutsig_0_16z = 4'h0;
    else if (celloutsig_1_19z) celloutsig_0_16z = celloutsig_0_15z[4:1];
  always_latch
    if (!clkin_data[32]) celloutsig_0_18z = 5'h00;
    else if (!celloutsig_1_19z) celloutsig_0_18z = { celloutsig_0_8z[8:5], celloutsig_0_0z };
  assign celloutsig_1_5z[0] = celloutsig_1_3z;
  assign { out_data[128], out_data[96], out_data[40:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_69z, celloutsig_0_70z };
endmodule
