// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
// Date        : Fri Dec  6 10:36:53 2019
// Host        : kamek running 64-bit CentOS release 6.10 (Final)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_image_filter_0_0_sim_netlist.v
// Design      : design_1_image_filter_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mem2Stream
   (E,
    Mem2Stream_Batch9_U0_m_axi_in_V_ARVALID,
    D,
    \ap_CS_fsm_reg[0]_0 ,
    s_ready_t_reg,
    WEBWE,
    \ap_CS_fsm_reg[1]_0 ,
    \data_p2_reg[28] ,
    \ap_CS_fsm_reg[2]_0 ,
    ap_reg_grp_Mem2Stream_fu_98_ap_start_reg,
    \waddr_reg[0] ,
    \usedw_reg[6] ,
    \usedw_reg[6]_0 ,
    \sum2_reg_150_reg[28]_0 ,
    \q_tmp_reg[63] ,
    ap_clk,
    hostmem_ARREADY,
    Q,
    load_p1_from_p2,
    \ap_CS_fsm_reg[2]_1 ,
    \sum2_reg_150_reg[28]_1 ,
    \ap_CS_fsm_reg[1]_1 ,
    ap_rst_n,
    ap_reg_grp_Mem2Stream_fu_98_ap_start,
    inter0_V_V_full_n,
    \state_reg[0] ,
    \tmp_6_i_i_reg_199_reg[0] ,
    \ap_CS_fsm_reg[2]_2 ,
    \ap_CS_fsm_reg[0]_1 ,
    \ap_CS_fsm_reg[2]_3 ,
    tmp_6_i_i_reg_199,
    \ap_CS_fsm_reg[0]_2 ,
    \ap_CS_fsm_reg[9]_0 ,
    \ap_CS_fsm_reg[1]_2 ,
    \rep_fu_74_reg[0] ,
    \rep_fu_74_reg[25] ,
    \rep_fu_74_reg[10] ,
    \rep_fu_74_reg[18] ,
    \rep_fu_74_reg[2] ,
    s_ready_t_reg_0,
    \rep_fu_74_reg[5] ,
    dout_valid_reg,
    ap_rst_n_inv,
    \tmp_4_reg_203_reg[28] ,
    \in_V_offset1_i_i_reg_190_reg[28] ,
    \data_p1_reg[63] );
  output [0:0]E;
  output Mem2Stream_Batch9_U0_m_axi_in_V_ARVALID;
  output [28:0]D;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output s_ready_t_reg;
  output [0:0]WEBWE;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  output [28:0]\data_p2_reg[28] ;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output ap_reg_grp_Mem2Stream_fu_98_ap_start_reg;
  output [0:0]\waddr_reg[0] ;
  output \usedw_reg[6] ;
  output [0:0]\usedw_reg[6]_0 ;
  output [22:0]\sum2_reg_150_reg[28]_0 ;
  output [63:0]\q_tmp_reg[63] ;
  input ap_clk;
  input hostmem_ARREADY;
  input [28:0]Q;
  input load_p1_from_p2;
  input \ap_CS_fsm_reg[2]_1 ;
  input [28:0]\sum2_reg_150_reg[28]_1 ;
  input \ap_CS_fsm_reg[1]_1 ;
  input ap_rst_n;
  input ap_reg_grp_Mem2Stream_fu_98_ap_start;
  input inter0_V_V_full_n;
  input [0:0]\state_reg[0] ;
  input \tmp_6_i_i_reg_199_reg[0] ;
  input \ap_CS_fsm_reg[2]_2 ;
  input \ap_CS_fsm_reg[0]_1 ;
  input [0:0]\ap_CS_fsm_reg[2]_3 ;
  input tmp_6_i_i_reg_199;
  input \ap_CS_fsm_reg[0]_2 ;
  input [0:0]\ap_CS_fsm_reg[9]_0 ;
  input [0:0]\ap_CS_fsm_reg[1]_2 ;
  input \rep_fu_74_reg[0] ;
  input \rep_fu_74_reg[25] ;
  input \rep_fu_74_reg[10] ;
  input \rep_fu_74_reg[18] ;
  input \rep_fu_74_reg[2] ;
  input s_ready_t_reg_0;
  input \rep_fu_74_reg[5] ;
  input dout_valid_reg;
  input ap_rst_n_inv;
  input [22:0]\tmp_4_reg_203_reg[28] ;
  input [28:0]\in_V_offset1_i_i_reg_190_reg[28] ;
  input [63:0]\data_p1_reg[63] ;

  wire [28:0]D;
  wire [0:0]E;
  wire Mem2Stream_Batch9_U0_m_axi_in_V_ARVALID;
  wire [28:0]Q;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm[1]_i_2__0_n_6 ;
  wire \ap_CS_fsm[8]_i_2_n_6 ;
  wire \ap_CS_fsm[9]_i_2_n_6 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg[0]_2 ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire [0:0]\ap_CS_fsm_reg[1]_2 ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg[2]_2 ;
  wire [0:0]\ap_CS_fsm_reg[2]_3 ;
  wire [0:0]\ap_CS_fsm_reg[9]_0 ;
  wire \ap_CS_fsm_reg_n_6_[0] ;
  wire \ap_CS_fsm_reg_n_6_[2] ;
  wire \ap_CS_fsm_reg_n_6_[3] ;
  wire \ap_CS_fsm_reg_n_6_[4] ;
  wire \ap_CS_fsm_reg_n_6_[5] ;
  wire \ap_CS_fsm_reg_n_6_[6] ;
  wire ap_CS_fsm_state8;
  wire [9:1]ap_NS_fsm;
  wire ap_NS_fsm17_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_6;
  wire ap_enable_reg_pp0_iter0_i_2_n_6;
  wire ap_enable_reg_pp0_iter1_i_1_n_6;
  wire ap_enable_reg_pp0_iter1_i_2_n_6;
  wire ap_enable_reg_pp0_iter1_reg_n_6;
  wire ap_enable_reg_pp0_iter2_i_1_n_6;
  wire ap_enable_reg_pp0_iter2_reg_n_6;
  wire ap_reg_grp_Mem2Stream_fu_98_ap_start;
  wire ap_reg_grp_Mem2Stream_fu_98_ap_start_reg;
  wire ap_reg_pp0_iter1_tmp_reg_161;
  wire \ap_reg_pp0_iter1_tmp_reg_161[0]_i_1_n_6 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [63:0]\data_p1_reg[63] ;
  wire [28:0]\data_p2_reg[28] ;
  wire dout_valid_reg;
  wire e_V_reg_1700;
  wire \e_V_reg_170[63]_i_2_n_6 ;
  wire grp_Mem2Stream_fu_98_ap_ready;
  wire hostmem_ARREADY;
  wire [10:0]i_5_fu_144_p2;
  wire i_reg_103;
  wire i_reg_1030;
  wire \i_reg_103[10]_i_4_n_6 ;
  wire \i_reg_103[10]_i_5_n_6 ;
  wire \i_reg_103[10]_i_6_n_6 ;
  wire \i_reg_103[10]_i_7_n_6 ;
  wire \i_reg_103[10]_i_8_n_6 ;
  wire [10:0]i_reg_103_reg__0;
  wire [28:0]\in_V_offset1_i_i_reg_190_reg[28] ;
  wire inter0_V_V_full_n;
  wire load_p1_from_p2;
  wire mem_reg_i_76__0_n_6;
  wire [63:0]\q_tmp_reg[63] ;
  wire \rep_fu_74_reg[0] ;
  wire \rep_fu_74_reg[10] ;
  wire \rep_fu_74_reg[18] ;
  wire \rep_fu_74_reg[25] ;
  wire \rep_fu_74_reg[2] ;
  wire \rep_fu_74_reg[5] ;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire \state[1]_i_4__0_n_6 ;
  wire [0:0]\state_reg[0] ;
  wire [28:0]sum2_reg_150;
  wire \sum2_reg_150[13]_i_2_n_6 ;
  wire \sum2_reg_150[13]_i_3_n_6 ;
  wire \sum2_reg_150[13]_i_4_n_6 ;
  wire \sum2_reg_150[13]_i_5_n_6 ;
  wire \sum2_reg_150[17]_i_2_n_6 ;
  wire \sum2_reg_150[17]_i_3_n_6 ;
  wire \sum2_reg_150[17]_i_4_n_6 ;
  wire \sum2_reg_150[17]_i_5_n_6 ;
  wire \sum2_reg_150[21]_i_2_n_6 ;
  wire \sum2_reg_150[21]_i_3_n_6 ;
  wire \sum2_reg_150[21]_i_4_n_6 ;
  wire \sum2_reg_150[21]_i_5_n_6 ;
  wire \sum2_reg_150[25]_i_2_n_6 ;
  wire \sum2_reg_150[25]_i_3_n_6 ;
  wire \sum2_reg_150[25]_i_4_n_6 ;
  wire \sum2_reg_150[25]_i_5_n_6 ;
  wire \sum2_reg_150[28]_i_3_n_6 ;
  wire \sum2_reg_150[28]_i_4_n_6 ;
  wire \sum2_reg_150[28]_i_5_n_6 ;
  wire \sum2_reg_150[9]_i_2_n_6 ;
  wire \sum2_reg_150[9]_i_3_n_6 ;
  wire \sum2_reg_150[9]_i_4_n_6 ;
  wire \sum2_reg_150[9]_i_5_n_6 ;
  wire \sum2_reg_150_reg[13]_i_1_n_6 ;
  wire \sum2_reg_150_reg[13]_i_1_n_7 ;
  wire \sum2_reg_150_reg[13]_i_1_n_8 ;
  wire \sum2_reg_150_reg[13]_i_1_n_9 ;
  wire \sum2_reg_150_reg[17]_i_1_n_6 ;
  wire \sum2_reg_150_reg[17]_i_1_n_7 ;
  wire \sum2_reg_150_reg[17]_i_1_n_8 ;
  wire \sum2_reg_150_reg[17]_i_1_n_9 ;
  wire \sum2_reg_150_reg[21]_i_1_n_6 ;
  wire \sum2_reg_150_reg[21]_i_1_n_7 ;
  wire \sum2_reg_150_reg[21]_i_1_n_8 ;
  wire \sum2_reg_150_reg[21]_i_1_n_9 ;
  wire \sum2_reg_150_reg[25]_i_1_n_6 ;
  wire \sum2_reg_150_reg[25]_i_1_n_7 ;
  wire \sum2_reg_150_reg[25]_i_1_n_8 ;
  wire \sum2_reg_150_reg[25]_i_1_n_9 ;
  wire [22:0]\sum2_reg_150_reg[28]_0 ;
  wire [28:0]\sum2_reg_150_reg[28]_1 ;
  wire \sum2_reg_150_reg[28]_i_2_n_8 ;
  wire \sum2_reg_150_reg[28]_i_2_n_9 ;
  wire \sum2_reg_150_reg[9]_i_1_n_6 ;
  wire \sum2_reg_150_reg[9]_i_1_n_7 ;
  wire \sum2_reg_150_reg[9]_i_1_n_8 ;
  wire \sum2_reg_150_reg[9]_i_1_n_9 ;
  wire [22:0]\tmp_4_reg_203_reg[28] ;
  wire tmp_6_i_i_reg_199;
  wire \tmp_6_i_i_reg_199_reg[0] ;
  wire \tmp_reg_161[0]_i_1_n_6 ;
  wire \tmp_reg_161_reg_n_6_[0] ;
  wire \usedw_reg[6] ;
  wire [0:0]\usedw_reg[6]_0 ;
  wire [0:0]\waddr_reg[0] ;
  wire [3:2]\NLW_sum2_reg_150_reg[28]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_sum2_reg_150_reg[28]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_sum2_reg_150_reg[9]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(grp_Mem2Stream_fu_98_ap_ready),
        .I1(\ap_CS_fsm_reg_n_6_[0] ),
        .I2(ap_reg_grp_Mem2Stream_fu_98_ap_start),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hEEAAAEAAEAAAAAAA)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg[0]_1 ),
        .I1(\ap_CS_fsm_reg[2]_3 ),
        .I2(tmp_6_i_i_reg_199),
        .I3(\ap_CS_fsm_reg[0]_2 ),
        .I4(\ap_CS_fsm_reg[0]_0 ),
        .I5(\ap_CS_fsm_reg[9]_0 ),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hA0A0A0ACA0A0A0A0)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_reg_grp_Mem2Stream_fu_98_ap_start),
        .I1(\ap_CS_fsm[1]_i_2__0_n_6 ),
        .I2(\ap_CS_fsm_reg_n_6_[0] ),
        .I3(\ap_CS_fsm_reg_n_6_[2] ),
        .I4(\ap_CS_fsm_reg_n_6_[3] ),
        .I5(s_ready_t_reg_0),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(\ap_CS_fsm_reg_n_6_[6] ),
        .I1(ap_CS_fsm_state8),
        .I2(\ap_CS_fsm_reg_n_6_[4] ),
        .I3(\ap_CS_fsm_reg_n_6_[5] ),
        .I4(grp_Mem2Stream_fu_98_ap_ready),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[1]_i_2__0_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(\ap_CS_fsm_reg[2]_0 ),
        .I1(hostmem_ARREADY),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hFFFFFF4FFF00FF00)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_6),
        .I1(\ap_CS_fsm[9]_i_2_n_6 ),
        .I2(\ap_CS_fsm[8]_i_2_n_6 ),
        .I3(ap_CS_fsm_state8),
        .I4(ap_enable_reg_pp0_iter1_reg_n_6),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[8]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \ap_CS_fsm[8]_i_2 
       (.I0(ap_reg_pp0_iter1_tmp_reg_161),
        .I1(inter0_V_V_full_n),
        .I2(ap_enable_reg_pp0_iter2_reg_n_6),
        .O(\ap_CS_fsm[8]_i_2_n_6 ));
  LUT6 #(
    .INIT(64'h00EE0000000F0000)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(inter0_V_V_full_n),
        .I1(ap_reg_pp0_iter1_tmp_reg_161),
        .I2(\ap_CS_fsm[9]_i_2_n_6 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_6),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter2_reg_n_6),
        .O(ap_NS_fsm[9]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[9]_i_2 
       (.I0(\i_reg_103[10]_i_5_n_6 ),
        .I1(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[9]_i_2_n_6 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[0]_0 ),
        .Q(\ap_CS_fsm_reg_n_6_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg_n_6_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_6_[2] ),
        .Q(\ap_CS_fsm_reg_n_6_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_6_[3] ),
        .Q(\ap_CS_fsm_reg_n_6_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_6_[4] ),
        .Q(\ap_CS_fsm_reg_n_6_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_6_[5] ),
        .Q(\ap_CS_fsm_reg_n_6_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_6_[6] ),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(grp_Mem2Stream_fu_98_ap_ready),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hA8A8A800)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_state8),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\i_reg_103[10]_i_5_n_6 ),
        .I4(ap_enable_reg_pp0_iter0_i_2_n_6),
        .O(ap_enable_reg_pp0_iter0_i_1_n_6));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(\e_V_reg_170[63]_i_2_n_6 ),
        .I1(\state_reg[0] ),
        .I2(\tmp_reg_161_reg_n_6_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_6),
        .O(ap_enable_reg_pp0_iter0_i_2_n_6));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_6),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8888A000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_6),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\i_reg_103[10]_i_5_n_6 ),
        .I4(ap_enable_reg_pp0_iter1_i_2_n_6),
        .O(ap_enable_reg_pp0_iter1_i_1_n_6));
  LUT6 #(
    .INIT(64'h101010101010FF10)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(\state_reg[0] ),
        .I1(\tmp_reg_161_reg_n_6_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_enable_reg_pp0_iter2_reg_n_6),
        .I4(inter0_V_V_full_n),
        .I5(ap_reg_pp0_iter1_tmp_reg_161),
        .O(ap_enable_reg_pp0_iter1_i_2_n_6));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_6),
        .Q(ap_enable_reg_pp0_iter1_reg_n_6),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0088A0A0)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter2_reg_n_6),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_CS_fsm_state8),
        .I4(ap_enable_reg_pp0_iter1_i_2_n_6),
        .O(ap_enable_reg_pp0_iter2_i_1_n_6));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_6),
        .Q(ap_enable_reg_pp0_iter2_reg_n_6),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h5D0C)) 
    ap_reg_grp_Mem2Stream_fu_98_ap_start_i_1
       (.I0(grp_Mem2Stream_fu_98_ap_ready),
        .I1(\rep_fu_74_reg[5] ),
        .I2(\rep_fu_74_reg[2] ),
        .I3(ap_reg_grp_Mem2Stream_fu_98_ap_start),
        .O(ap_reg_grp_Mem2Stream_fu_98_ap_start_reg));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hFFCE00CC)) 
    \ap_reg_pp0_iter1_tmp_reg_161[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_6),
        .I1(\tmp_reg_161_reg_n_6_[0] ),
        .I2(\state_reg[0] ),
        .I3(\e_V_reg_170[63]_i_2_n_6 ),
        .I4(ap_reg_pp0_iter1_tmp_reg_161),
        .O(\ap_reg_pp0_iter1_tmp_reg_161[0]_i_1_n_6 ));
  FDRE \ap_reg_pp0_iter1_tmp_reg_161_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_tmp_reg_161[0]_i_1_n_6 ),
        .Q(ap_reg_pp0_iter1_tmp_reg_161),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \data_p1[0]_i_1__0 
       (.I0(Q[0]),
        .I1(load_p1_from_p2),
        .I2(sum2_reg_150[0]),
        .I3(\ap_CS_fsm_reg[2]_1 ),
        .I4(\sum2_reg_150_reg[28]_1 [0]),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \data_p1[10]_i_1__0 
       (.I0(Q[10]),
        .I1(load_p1_from_p2),
        .I2(sum2_reg_150[10]),
        .I3(\ap_CS_fsm_reg[2]_1 ),
        .I4(\sum2_reg_150_reg[28]_1 [10]),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \data_p1[11]_i_1__0 
       (.I0(Q[11]),
        .I1(load_p1_from_p2),
        .I2(sum2_reg_150[11]),
        .I3(\ap_CS_fsm_reg[2]_1 ),
        .I4(\sum2_reg_150_reg[28]_1 [11]),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \data_p1[12]_i_1__0 
       (.I0(Q[12]),
        .I1(load_p1_from_p2),
        .I2(sum2_reg_150[12]),
        .I3(\ap_CS_fsm_reg[2]_1 ),
        .I4(\sum2_reg_150_reg[28]_1 [12]),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \data_p1[13]_i_1__0 
       (.I0(Q[13]),
        .I1(load_p1_from_p2),
        .I2(sum2_reg_150[13]),
        .I3(\ap_CS_fsm_reg[2]_1 ),
        .I4(\sum2_reg_150_reg[28]_1 [13]),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \data_p1[14]_i_1__0 
       (.I0(Q[14]),
        .I1(load_p1_from_p2),
        .I2(sum2_reg_150[14]),
        .I3(\ap_CS_fsm_reg[2]_1 ),
        .I4(\sum2_reg_150_reg[28]_1 [14]),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \data_p1[15]_i_1__0 
       (.I0(Q[15]),
        .I1(load_p1_from_p2),
        .I2(sum2_reg_150[15]),
        .I3(\ap_CS_fsm_reg[2]_1 ),
        .I4(\sum2_reg_150_reg[28]_1 [15]),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \data_p1[16]_i_1__0 
       (.I0(Q[16]),
        .I1(load_p1_from_p2),
        .I2(sum2_reg_150[16]),
        .I3(\ap_CS_fsm_reg[2]_1 ),
        .I4(\sum2_reg_150_reg[28]_1 [16]),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \data_p1[17]_i_1__0 
       (.I0(Q[17]),
        .I1(load_p1_from_p2),
        .I2(sum2_reg_150[17]),
        .I3(\ap_CS_fsm_reg[2]_1 ),
        .I4(\sum2_reg_150_reg[28]_1 [17]),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \data_p1[18]_i_1__0 
       (.I0(Q[18]),
        .I1(load_p1_from_p2),
        .I2(sum2_reg_150[18]),
        .I3(\ap_CS_fsm_reg[2]_1 ),
        .I4(\sum2_reg_150_reg[28]_1 [18]),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \data_p1[19]_i_1__0 
       (.I0(Q[19]),
        .I1(load_p1_from_p2),
        .I2(sum2_reg_150[19]),
        .I3(\ap_CS_fsm_reg[2]_1 ),
        .I4(\sum2_reg_150_reg[28]_1 [19]),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \data_p1[1]_i_1__0 
       (.I0(Q[1]),
        .I1(load_p1_from_p2),
        .I2(sum2_reg_150[1]),
        .I3(\ap_CS_fsm_reg[2]_1 ),
        .I4(\sum2_reg_150_reg[28]_1 [1]),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \data_p1[20]_i_1__0 
       (.I0(Q[20]),
        .I1(load_p1_from_p2),
        .I2(sum2_reg_150[20]),
        .I3(\ap_CS_fsm_reg[2]_1 ),
        .I4(\sum2_reg_150_reg[28]_1 [20]),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \data_p1[21]_i_1__0 
       (.I0(Q[21]),
        .I1(load_p1_from_p2),
        .I2(sum2_reg_150[21]),
        .I3(\ap_CS_fsm_reg[2]_1 ),
        .I4(\sum2_reg_150_reg[28]_1 [21]),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \data_p1[22]_i_1__0 
       (.I0(Q[22]),
        .I1(load_p1_from_p2),
        .I2(sum2_reg_150[22]),
        .I3(\ap_CS_fsm_reg[2]_1 ),
        .I4(\sum2_reg_150_reg[28]_1 [22]),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \data_p1[23]_i_1__0 
       (.I0(Q[23]),
        .I1(load_p1_from_p2),
        .I2(sum2_reg_150[23]),
        .I3(\ap_CS_fsm_reg[2]_1 ),
        .I4(\sum2_reg_150_reg[28]_1 [23]),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \data_p1[24]_i_1__0 
       (.I0(Q[24]),
        .I1(load_p1_from_p2),
        .I2(sum2_reg_150[24]),
        .I3(\ap_CS_fsm_reg[2]_1 ),
        .I4(\sum2_reg_150_reg[28]_1 [24]),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \data_p1[25]_i_1__0 
       (.I0(Q[25]),
        .I1(load_p1_from_p2),
        .I2(sum2_reg_150[25]),
        .I3(\ap_CS_fsm_reg[2]_1 ),
        .I4(\sum2_reg_150_reg[28]_1 [25]),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \data_p1[26]_i_1__0 
       (.I0(Q[26]),
        .I1(load_p1_from_p2),
        .I2(sum2_reg_150[26]),
        .I3(\ap_CS_fsm_reg[2]_1 ),
        .I4(\sum2_reg_150_reg[28]_1 [26]),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \data_p1[27]_i_1__0 
       (.I0(Q[27]),
        .I1(load_p1_from_p2),
        .I2(sum2_reg_150[27]),
        .I3(\ap_CS_fsm_reg[2]_1 ),
        .I4(\sum2_reg_150_reg[28]_1 [27]),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \data_p1[28]_i_1__0 
       (.I0(Q[28]),
        .I1(load_p1_from_p2),
        .I2(sum2_reg_150[28]),
        .I3(\ap_CS_fsm_reg[2]_1 ),
        .I4(\sum2_reg_150_reg[28]_1 [28]),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \data_p1[2]_i_1__0 
       (.I0(Q[2]),
        .I1(load_p1_from_p2),
        .I2(sum2_reg_150[2]),
        .I3(\ap_CS_fsm_reg[2]_1 ),
        .I4(\sum2_reg_150_reg[28]_1 [2]),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \data_p1[3]_i_1__0 
       (.I0(Q[3]),
        .I1(load_p1_from_p2),
        .I2(sum2_reg_150[3]),
        .I3(\ap_CS_fsm_reg[2]_1 ),
        .I4(\sum2_reg_150_reg[28]_1 [3]),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \data_p1[4]_i_1__0 
       (.I0(Q[4]),
        .I1(load_p1_from_p2),
        .I2(sum2_reg_150[4]),
        .I3(\ap_CS_fsm_reg[2]_1 ),
        .I4(\sum2_reg_150_reg[28]_1 [4]),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \data_p1[5]_i_1__0 
       (.I0(Q[5]),
        .I1(load_p1_from_p2),
        .I2(sum2_reg_150[5]),
        .I3(\ap_CS_fsm_reg[2]_1 ),
        .I4(\sum2_reg_150_reg[28]_1 [5]),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \data_p1[6]_i_1__0 
       (.I0(Q[6]),
        .I1(load_p1_from_p2),
        .I2(sum2_reg_150[6]),
        .I3(\ap_CS_fsm_reg[2]_1 ),
        .I4(\sum2_reg_150_reg[28]_1 [6]),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \data_p1[7]_i_1__0 
       (.I0(Q[7]),
        .I1(load_p1_from_p2),
        .I2(sum2_reg_150[7]),
        .I3(\ap_CS_fsm_reg[2]_1 ),
        .I4(\sum2_reg_150_reg[28]_1 [7]),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \data_p1[8]_i_1__0 
       (.I0(Q[8]),
        .I1(load_p1_from_p2),
        .I2(sum2_reg_150[8]),
        .I3(\ap_CS_fsm_reg[2]_1 ),
        .I4(\sum2_reg_150_reg[28]_1 [8]),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \data_p1[9]_i_1__0 
       (.I0(Q[9]),
        .I1(load_p1_from_p2),
        .I2(sum2_reg_150[9]),
        .I3(\ap_CS_fsm_reg[2]_1 ),
        .I4(\sum2_reg_150_reg[28]_1 [9]),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_p2[0]_i_1 
       (.I0(sum2_reg_150[0]),
        .I1(\ap_CS_fsm_reg[2]_1 ),
        .I2(\sum2_reg_150_reg[28]_1 [0]),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .O(\data_p2_reg[28] [0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_p2[10]_i_1 
       (.I0(sum2_reg_150[10]),
        .I1(\ap_CS_fsm_reg[2]_1 ),
        .I2(\sum2_reg_150_reg[28]_1 [10]),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .O(\data_p2_reg[28] [10]));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_p2[11]_i_1 
       (.I0(sum2_reg_150[11]),
        .I1(\ap_CS_fsm_reg[2]_1 ),
        .I2(\sum2_reg_150_reg[28]_1 [11]),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .O(\data_p2_reg[28] [11]));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_p2[12]_i_1 
       (.I0(sum2_reg_150[12]),
        .I1(\ap_CS_fsm_reg[2]_1 ),
        .I2(\sum2_reg_150_reg[28]_1 [12]),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .O(\data_p2_reg[28] [12]));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_p2[13]_i_1 
       (.I0(sum2_reg_150[13]),
        .I1(\ap_CS_fsm_reg[2]_1 ),
        .I2(\sum2_reg_150_reg[28]_1 [13]),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .O(\data_p2_reg[28] [13]));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_p2[14]_i_1 
       (.I0(sum2_reg_150[14]),
        .I1(\ap_CS_fsm_reg[2]_1 ),
        .I2(\sum2_reg_150_reg[28]_1 [14]),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .O(\data_p2_reg[28] [14]));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_p2[15]_i_1 
       (.I0(sum2_reg_150[15]),
        .I1(\ap_CS_fsm_reg[2]_1 ),
        .I2(\sum2_reg_150_reg[28]_1 [15]),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .O(\data_p2_reg[28] [15]));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_p2[16]_i_1 
       (.I0(sum2_reg_150[16]),
        .I1(\ap_CS_fsm_reg[2]_1 ),
        .I2(\sum2_reg_150_reg[28]_1 [16]),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .O(\data_p2_reg[28] [16]));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_p2[17]_i_1 
       (.I0(sum2_reg_150[17]),
        .I1(\ap_CS_fsm_reg[2]_1 ),
        .I2(\sum2_reg_150_reg[28]_1 [17]),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .O(\data_p2_reg[28] [17]));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_p2[18]_i_1 
       (.I0(sum2_reg_150[18]),
        .I1(\ap_CS_fsm_reg[2]_1 ),
        .I2(\sum2_reg_150_reg[28]_1 [18]),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .O(\data_p2_reg[28] [18]));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_p2[19]_i_1 
       (.I0(sum2_reg_150[19]),
        .I1(\ap_CS_fsm_reg[2]_1 ),
        .I2(\sum2_reg_150_reg[28]_1 [19]),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .O(\data_p2_reg[28] [19]));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_p2[1]_i_1 
       (.I0(sum2_reg_150[1]),
        .I1(\ap_CS_fsm_reg[2]_1 ),
        .I2(\sum2_reg_150_reg[28]_1 [1]),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .O(\data_p2_reg[28] [1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_p2[20]_i_1 
       (.I0(sum2_reg_150[20]),
        .I1(\ap_CS_fsm_reg[2]_1 ),
        .I2(\sum2_reg_150_reg[28]_1 [20]),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .O(\data_p2_reg[28] [20]));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_p2[21]_i_1 
       (.I0(sum2_reg_150[21]),
        .I1(\ap_CS_fsm_reg[2]_1 ),
        .I2(\sum2_reg_150_reg[28]_1 [21]),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .O(\data_p2_reg[28] [21]));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_p2[22]_i_1 
       (.I0(sum2_reg_150[22]),
        .I1(\ap_CS_fsm_reg[2]_1 ),
        .I2(\sum2_reg_150_reg[28]_1 [22]),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .O(\data_p2_reg[28] [22]));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_p2[23]_i_1 
       (.I0(sum2_reg_150[23]),
        .I1(\ap_CS_fsm_reg[2]_1 ),
        .I2(\sum2_reg_150_reg[28]_1 [23]),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .O(\data_p2_reg[28] [23]));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_p2[24]_i_1 
       (.I0(sum2_reg_150[24]),
        .I1(\ap_CS_fsm_reg[2]_1 ),
        .I2(\sum2_reg_150_reg[28]_1 [24]),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .O(\data_p2_reg[28] [24]));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_p2[25]_i_1 
       (.I0(sum2_reg_150[25]),
        .I1(\ap_CS_fsm_reg[2]_1 ),
        .I2(\sum2_reg_150_reg[28]_1 [25]),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .O(\data_p2_reg[28] [25]));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_p2[26]_i_1 
       (.I0(sum2_reg_150[26]),
        .I1(\ap_CS_fsm_reg[2]_1 ),
        .I2(\sum2_reg_150_reg[28]_1 [26]),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .O(\data_p2_reg[28] [26]));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_p2[27]_i_1 
       (.I0(sum2_reg_150[27]),
        .I1(\ap_CS_fsm_reg[2]_1 ),
        .I2(\sum2_reg_150_reg[28]_1 [27]),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .O(\data_p2_reg[28] [27]));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_p2[28]_i_1 
       (.I0(sum2_reg_150[28]),
        .I1(\ap_CS_fsm_reg[2]_1 ),
        .I2(\sum2_reg_150_reg[28]_1 [28]),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .O(\data_p2_reg[28] [28]));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_p2[2]_i_1 
       (.I0(sum2_reg_150[2]),
        .I1(\ap_CS_fsm_reg[2]_1 ),
        .I2(\sum2_reg_150_reg[28]_1 [2]),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .O(\data_p2_reg[28] [2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_p2[3]_i_1 
       (.I0(sum2_reg_150[3]),
        .I1(\ap_CS_fsm_reg[2]_1 ),
        .I2(\sum2_reg_150_reg[28]_1 [3]),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .O(\data_p2_reg[28] [3]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[42]_i_1__0 
       (.I0(Mem2Stream_Batch9_U0_m_axi_in_V_ARVALID),
        .I1(hostmem_ARREADY),
        .O(E));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_p2[4]_i_1 
       (.I0(sum2_reg_150[4]),
        .I1(\ap_CS_fsm_reg[2]_1 ),
        .I2(\sum2_reg_150_reg[28]_1 [4]),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .O(\data_p2_reg[28] [4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_p2[5]_i_1 
       (.I0(sum2_reg_150[5]),
        .I1(\ap_CS_fsm_reg[2]_1 ),
        .I2(\sum2_reg_150_reg[28]_1 [5]),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .O(\data_p2_reg[28] [5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_p2[6]_i_1 
       (.I0(sum2_reg_150[6]),
        .I1(\ap_CS_fsm_reg[2]_1 ),
        .I2(\sum2_reg_150_reg[28]_1 [6]),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .O(\data_p2_reg[28] [6]));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_p2[7]_i_1 
       (.I0(sum2_reg_150[7]),
        .I1(\ap_CS_fsm_reg[2]_1 ),
        .I2(\sum2_reg_150_reg[28]_1 [7]),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .O(\data_p2_reg[28] [7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_p2[8]_i_1 
       (.I0(sum2_reg_150[8]),
        .I1(\ap_CS_fsm_reg[2]_1 ),
        .I2(\sum2_reg_150_reg[28]_1 [8]),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .O(\data_p2_reg[28] [8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_p2[9]_i_1 
       (.I0(sum2_reg_150[9]),
        .I1(\ap_CS_fsm_reg[2]_1 ),
        .I2(\sum2_reg_150_reg[28]_1 [9]),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .O(\data_p2_reg[28] [9]));
  LUT4 #(
    .INIT(16'h0203)) 
    \e_V_reg_170[63]_i_1 
       (.I0(\state_reg[0] ),
        .I1(\e_V_reg_170[63]_i_2_n_6 ),
        .I2(\tmp_reg_161_reg_n_6_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_6),
        .O(e_V_reg_1700));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h02FF)) 
    \e_V_reg_170[63]_i_2 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_6),
        .I1(inter0_V_V_full_n),
        .I2(ap_reg_pp0_iter1_tmp_reg_161),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(\e_V_reg_170[63]_i_2_n_6 ));
  FDRE \e_V_reg_170_reg[0] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [0]),
        .Q(\q_tmp_reg[63] [0]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[10] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [10]),
        .Q(\q_tmp_reg[63] [10]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[11] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [11]),
        .Q(\q_tmp_reg[63] [11]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[12] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [12]),
        .Q(\q_tmp_reg[63] [12]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[13] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [13]),
        .Q(\q_tmp_reg[63] [13]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[14] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [14]),
        .Q(\q_tmp_reg[63] [14]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[15] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [15]),
        .Q(\q_tmp_reg[63] [15]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[16] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [16]),
        .Q(\q_tmp_reg[63] [16]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[17] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [17]),
        .Q(\q_tmp_reg[63] [17]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[18] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [18]),
        .Q(\q_tmp_reg[63] [18]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[19] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [19]),
        .Q(\q_tmp_reg[63] [19]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[1] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [1]),
        .Q(\q_tmp_reg[63] [1]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[20] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [20]),
        .Q(\q_tmp_reg[63] [20]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[21] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [21]),
        .Q(\q_tmp_reg[63] [21]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[22] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [22]),
        .Q(\q_tmp_reg[63] [22]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[23] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [23]),
        .Q(\q_tmp_reg[63] [23]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[24] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [24]),
        .Q(\q_tmp_reg[63] [24]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[25] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [25]),
        .Q(\q_tmp_reg[63] [25]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[26] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [26]),
        .Q(\q_tmp_reg[63] [26]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[27] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [27]),
        .Q(\q_tmp_reg[63] [27]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[28] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [28]),
        .Q(\q_tmp_reg[63] [28]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[29] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [29]),
        .Q(\q_tmp_reg[63] [29]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[2] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [2]),
        .Q(\q_tmp_reg[63] [2]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[30] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [30]),
        .Q(\q_tmp_reg[63] [30]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[31] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [31]),
        .Q(\q_tmp_reg[63] [31]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[32] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [32]),
        .Q(\q_tmp_reg[63] [32]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[33] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [33]),
        .Q(\q_tmp_reg[63] [33]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[34] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [34]),
        .Q(\q_tmp_reg[63] [34]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[35] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [35]),
        .Q(\q_tmp_reg[63] [35]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[36] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [36]),
        .Q(\q_tmp_reg[63] [36]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[37] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [37]),
        .Q(\q_tmp_reg[63] [37]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[38] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [38]),
        .Q(\q_tmp_reg[63] [38]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[39] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [39]),
        .Q(\q_tmp_reg[63] [39]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[3] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [3]),
        .Q(\q_tmp_reg[63] [3]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[40] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [40]),
        .Q(\q_tmp_reg[63] [40]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[41] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [41]),
        .Q(\q_tmp_reg[63] [41]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[42] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [42]),
        .Q(\q_tmp_reg[63] [42]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[43] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [43]),
        .Q(\q_tmp_reg[63] [43]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[44] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [44]),
        .Q(\q_tmp_reg[63] [44]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[45] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [45]),
        .Q(\q_tmp_reg[63] [45]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[46] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [46]),
        .Q(\q_tmp_reg[63] [46]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[47] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [47]),
        .Q(\q_tmp_reg[63] [47]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[48] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [48]),
        .Q(\q_tmp_reg[63] [48]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[49] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [49]),
        .Q(\q_tmp_reg[63] [49]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[4] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [4]),
        .Q(\q_tmp_reg[63] [4]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[50] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [50]),
        .Q(\q_tmp_reg[63] [50]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[51] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [51]),
        .Q(\q_tmp_reg[63] [51]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[52] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [52]),
        .Q(\q_tmp_reg[63] [52]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[53] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [53]),
        .Q(\q_tmp_reg[63] [53]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[54] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [54]),
        .Q(\q_tmp_reg[63] [54]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[55] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [55]),
        .Q(\q_tmp_reg[63] [55]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[56] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [56]),
        .Q(\q_tmp_reg[63] [56]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[57] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [57]),
        .Q(\q_tmp_reg[63] [57]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[58] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [58]),
        .Q(\q_tmp_reg[63] [58]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[59] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [59]),
        .Q(\q_tmp_reg[63] [59]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[5] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [5]),
        .Q(\q_tmp_reg[63] [5]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[60] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [60]),
        .Q(\q_tmp_reg[63] [60]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[61] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [61]),
        .Q(\q_tmp_reg[63] [61]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[62] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [62]),
        .Q(\q_tmp_reg[63] [62]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[63] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [63]),
        .Q(\q_tmp_reg[63] [63]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[6] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [6]),
        .Q(\q_tmp_reg[63] [6]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[7] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [7]),
        .Q(\q_tmp_reg[63] [7]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[8] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [8]),
        .Q(\q_tmp_reg[63] [8]),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[9] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [9]),
        .Q(\q_tmp_reg[63] [9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_103[0]_i_1 
       (.I0(i_reg_103_reg__0[0]),
        .O(i_5_fu_144_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \i_reg_103[10]_i_1 
       (.I0(\i_reg_103[10]_i_4_n_6 ),
        .I1(ap_CS_fsm_state8),
        .O(i_reg_103));
  LUT6 #(
    .INIT(64'h5455000000000000)) 
    \i_reg_103[10]_i_2 
       (.I0(\e_V_reg_170[63]_i_2_n_6 ),
        .I1(\state_reg[0] ),
        .I2(\tmp_reg_161_reg_n_6_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_6),
        .I4(\i_reg_103[10]_i_5_n_6 ),
        .I5(ap_enable_reg_pp0_iter0),
        .O(i_reg_1030));
  LUT6 #(
    .INIT(64'hCC6CCCCCCCCCCCCC)) 
    \i_reg_103[10]_i_3 
       (.I0(i_reg_103_reg__0[9]),
        .I1(i_reg_103_reg__0[10]),
        .I2(i_reg_103_reg__0[7]),
        .I3(\i_reg_103[10]_i_6_n_6 ),
        .I4(i_reg_103_reg__0[6]),
        .I5(i_reg_103_reg__0[8]),
        .O(i_5_fu_144_p2[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFF777777F7)) 
    \i_reg_103[10]_i_4 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\i_reg_103[10]_i_5_n_6 ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(\tmp_reg_161_reg_n_6_[0] ),
        .I4(\state_reg[0] ),
        .I5(\e_V_reg_170[63]_i_2_n_6 ),
        .O(\i_reg_103[10]_i_4_n_6 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \i_reg_103[10]_i_5 
       (.I0(\i_reg_103[10]_i_7_n_6 ),
        .I1(i_reg_103_reg__0[3]),
        .I2(i_reg_103_reg__0[4]),
        .I3(i_reg_103_reg__0[1]),
        .I4(i_reg_103_reg__0[2]),
        .O(\i_reg_103[10]_i_5_n_6 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_reg_103[10]_i_6 
       (.I0(i_reg_103_reg__0[4]),
        .I1(i_reg_103_reg__0[2]),
        .I2(i_reg_103_reg__0[0]),
        .I3(i_reg_103_reg__0[1]),
        .I4(i_reg_103_reg__0[3]),
        .I5(i_reg_103_reg__0[5]),
        .O(\i_reg_103[10]_i_6_n_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \i_reg_103[10]_i_7 
       (.I0(i_reg_103_reg__0[7]),
        .I1(i_reg_103_reg__0[8]),
        .I2(i_reg_103_reg__0[5]),
        .I3(i_reg_103_reg__0[6]),
        .I4(i_reg_103_reg__0[0]),
        .I5(\i_reg_103[10]_i_8_n_6 ),
        .O(\i_reg_103[10]_i_7_n_6 ));
  LUT2 #(
    .INIT(4'hB)) 
    \i_reg_103[10]_i_8 
       (.I0(i_reg_103_reg__0[9]),
        .I1(i_reg_103_reg__0[10]),
        .O(\i_reg_103[10]_i_8_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_103[1]_i_1 
       (.I0(i_reg_103_reg__0[0]),
        .I1(i_reg_103_reg__0[1]),
        .O(i_5_fu_144_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_reg_103[2]_i_1 
       (.I0(i_reg_103_reg__0[1]),
        .I1(i_reg_103_reg__0[0]),
        .I2(i_reg_103_reg__0[2]),
        .O(i_5_fu_144_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_reg_103[3]_i_1 
       (.I0(i_reg_103_reg__0[2]),
        .I1(i_reg_103_reg__0[0]),
        .I2(i_reg_103_reg__0[1]),
        .I3(i_reg_103_reg__0[3]),
        .O(i_5_fu_144_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_reg_103[4]_i_1 
       (.I0(i_reg_103_reg__0[3]),
        .I1(i_reg_103_reg__0[1]),
        .I2(i_reg_103_reg__0[0]),
        .I3(i_reg_103_reg__0[2]),
        .I4(i_reg_103_reg__0[4]),
        .O(i_5_fu_144_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_reg_103[5]_i_1 
       (.I0(i_reg_103_reg__0[4]),
        .I1(i_reg_103_reg__0[2]),
        .I2(i_reg_103_reg__0[0]),
        .I3(i_reg_103_reg__0[1]),
        .I4(i_reg_103_reg__0[3]),
        .I5(i_reg_103_reg__0[5]),
        .O(i_5_fu_144_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i_reg_103[6]_i_1__0 
       (.I0(\i_reg_103[10]_i_6_n_6 ),
        .I1(i_reg_103_reg__0[6]),
        .O(i_5_fu_144_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \i_reg_103[7]_i_1 
       (.I0(i_reg_103_reg__0[6]),
        .I1(\i_reg_103[10]_i_6_n_6 ),
        .I2(i_reg_103_reg__0[7]),
        .O(i_5_fu_144_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \i_reg_103[8]_i_1 
       (.I0(i_reg_103_reg__0[7]),
        .I1(\i_reg_103[10]_i_6_n_6 ),
        .I2(i_reg_103_reg__0[6]),
        .I3(i_reg_103_reg__0[8]),
        .O(i_5_fu_144_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \i_reg_103[9]_i_1 
       (.I0(i_reg_103_reg__0[8]),
        .I1(i_reg_103_reg__0[6]),
        .I2(\i_reg_103[10]_i_6_n_6 ),
        .I3(i_reg_103_reg__0[7]),
        .I4(i_reg_103_reg__0[9]),
        .O(i_5_fu_144_p2[9]));
  FDRE \i_reg_103_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_1030),
        .D(i_5_fu_144_p2[0]),
        .Q(i_reg_103_reg__0[0]),
        .R(i_reg_103));
  FDRE \i_reg_103_reg[10] 
       (.C(ap_clk),
        .CE(i_reg_1030),
        .D(i_5_fu_144_p2[10]),
        .Q(i_reg_103_reg__0[10]),
        .R(i_reg_103));
  FDRE \i_reg_103_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_1030),
        .D(i_5_fu_144_p2[1]),
        .Q(i_reg_103_reg__0[1]),
        .R(i_reg_103));
  FDRE \i_reg_103_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_1030),
        .D(i_5_fu_144_p2[2]),
        .Q(i_reg_103_reg__0[2]),
        .R(i_reg_103));
  FDRE \i_reg_103_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_1030),
        .D(i_5_fu_144_p2[3]),
        .Q(i_reg_103_reg__0[3]),
        .R(i_reg_103));
  FDRE \i_reg_103_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_1030),
        .D(i_5_fu_144_p2[4]),
        .Q(i_reg_103_reg__0[4]),
        .R(i_reg_103));
  FDRE \i_reg_103_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_1030),
        .D(i_5_fu_144_p2[5]),
        .Q(i_reg_103_reg__0[5]),
        .R(i_reg_103));
  FDRE \i_reg_103_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_1030),
        .D(i_5_fu_144_p2[6]),
        .Q(i_reg_103_reg__0[6]),
        .R(i_reg_103));
  FDRE \i_reg_103_reg[7] 
       (.C(ap_clk),
        .CE(i_reg_1030),
        .D(i_5_fu_144_p2[7]),
        .Q(i_reg_103_reg__0[7]),
        .R(i_reg_103));
  FDRE \i_reg_103_reg[8] 
       (.C(ap_clk),
        .CE(i_reg_1030),
        .D(i_5_fu_144_p2[8]),
        .Q(i_reg_103_reg__0[8]),
        .R(i_reg_103));
  FDRE \i_reg_103_reg[9] 
       (.C(ap_clk),
        .CE(i_reg_1030),
        .D(i_5_fu_144_p2[9]),
        .Q(i_reg_103_reg__0[9]),
        .R(i_reg_103));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAEAAA)) 
    mem_reg_i_72
       (.I0(\tmp_6_i_i_reg_199_reg[0] ),
        .I1(mem_reg_i_76__0_n_6),
        .I2(inter0_V_V_full_n),
        .I3(ap_enable_reg_pp0_iter2_reg_n_6),
        .I4(ap_reg_pp0_iter1_tmp_reg_161),
        .I5(\ap_CS_fsm_reg[2]_2 ),
        .O(WEBWE));
  LUT3 #(
    .INIT(8'hFD)) 
    mem_reg_i_76__0
       (.I0(ap_enable_reg_pp0_iter1_reg_n_6),
        .I1(\tmp_reg_161_reg_n_6_[0] ),
        .I2(\state_reg[0] ),
        .O(mem_reg_i_76__0_n_6));
  LUT6 #(
    .INIT(64'hFFFFFFFF8F888888)) 
    \state[1]_i_2__0 
       (.I0(\ap_CS_fsm_reg[1]_2 ),
        .I1(\ap_CS_fsm_reg[1]_1 ),
        .I2(\ap_CS_fsm_reg[2]_2 ),
        .I3(\ap_CS_fsm_reg[2]_0 ),
        .I4(\rep_fu_74_reg[0] ),
        .I5(\state[1]_i_4__0_n_6 ),
        .O(Mem2Stream_Batch9_U0_m_axi_in_V_ARVALID));
  LUT6 #(
    .INIT(64'h000000000000FE00)) 
    \state[1]_i_4__0 
       (.I0(\rep_fu_74_reg[25] ),
        .I1(\rep_fu_74_reg[10] ),
        .I2(\rep_fu_74_reg[18] ),
        .I3(\ap_CS_fsm_reg[2]_0 ),
        .I4(\rep_fu_74_reg[2] ),
        .I5(\ap_CS_fsm_reg[2]_3 ),
        .O(\state[1]_i_4__0_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \state[1]_i_5 
       (.I0(\e_V_reg_170[63]_i_2_n_6 ),
        .I1(\state_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(\tmp_reg_161_reg_n_6_[0] ),
        .O(s_ready_t_reg));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_150[13]_i_2 
       (.I0(\tmp_4_reg_203_reg[28] [7]),
        .I1(\in_V_offset1_i_i_reg_190_reg[28] [13]),
        .O(\sum2_reg_150[13]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_150[13]_i_3 
       (.I0(\tmp_4_reg_203_reg[28] [6]),
        .I1(\in_V_offset1_i_i_reg_190_reg[28] [12]),
        .O(\sum2_reg_150[13]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_150[13]_i_4 
       (.I0(\tmp_4_reg_203_reg[28] [5]),
        .I1(\in_V_offset1_i_i_reg_190_reg[28] [11]),
        .O(\sum2_reg_150[13]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_150[13]_i_5 
       (.I0(\tmp_4_reg_203_reg[28] [4]),
        .I1(\in_V_offset1_i_i_reg_190_reg[28] [10]),
        .O(\sum2_reg_150[13]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_150[17]_i_2 
       (.I0(\tmp_4_reg_203_reg[28] [11]),
        .I1(\in_V_offset1_i_i_reg_190_reg[28] [17]),
        .O(\sum2_reg_150[17]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_150[17]_i_3 
       (.I0(\tmp_4_reg_203_reg[28] [10]),
        .I1(\in_V_offset1_i_i_reg_190_reg[28] [16]),
        .O(\sum2_reg_150[17]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_150[17]_i_4 
       (.I0(\tmp_4_reg_203_reg[28] [9]),
        .I1(\in_V_offset1_i_i_reg_190_reg[28] [15]),
        .O(\sum2_reg_150[17]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_150[17]_i_5 
       (.I0(\tmp_4_reg_203_reg[28] [8]),
        .I1(\in_V_offset1_i_i_reg_190_reg[28] [14]),
        .O(\sum2_reg_150[17]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_150[21]_i_2 
       (.I0(\tmp_4_reg_203_reg[28] [15]),
        .I1(\in_V_offset1_i_i_reg_190_reg[28] [21]),
        .O(\sum2_reg_150[21]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_150[21]_i_3 
       (.I0(\tmp_4_reg_203_reg[28] [14]),
        .I1(\in_V_offset1_i_i_reg_190_reg[28] [20]),
        .O(\sum2_reg_150[21]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_150[21]_i_4 
       (.I0(\tmp_4_reg_203_reg[28] [13]),
        .I1(\in_V_offset1_i_i_reg_190_reg[28] [19]),
        .O(\sum2_reg_150[21]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_150[21]_i_5 
       (.I0(\tmp_4_reg_203_reg[28] [12]),
        .I1(\in_V_offset1_i_i_reg_190_reg[28] [18]),
        .O(\sum2_reg_150[21]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_150[25]_i_2 
       (.I0(\tmp_4_reg_203_reg[28] [19]),
        .I1(\in_V_offset1_i_i_reg_190_reg[28] [25]),
        .O(\sum2_reg_150[25]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_150[25]_i_3 
       (.I0(\tmp_4_reg_203_reg[28] [18]),
        .I1(\in_V_offset1_i_i_reg_190_reg[28] [24]),
        .O(\sum2_reg_150[25]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_150[25]_i_4 
       (.I0(\tmp_4_reg_203_reg[28] [17]),
        .I1(\in_V_offset1_i_i_reg_190_reg[28] [23]),
        .O(\sum2_reg_150[25]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_150[25]_i_5 
       (.I0(\tmp_4_reg_203_reg[28] [16]),
        .I1(\in_V_offset1_i_i_reg_190_reg[28] [22]),
        .O(\sum2_reg_150[25]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sum2_reg_150[28]_i_1 
       (.I0(\ap_CS_fsm_reg_n_6_[0] ),
        .I1(ap_reg_grp_Mem2Stream_fu_98_ap_start),
        .O(ap_NS_fsm17_out));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_150[28]_i_3 
       (.I0(\tmp_4_reg_203_reg[28] [22]),
        .I1(\in_V_offset1_i_i_reg_190_reg[28] [28]),
        .O(\sum2_reg_150[28]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_150[28]_i_4 
       (.I0(\tmp_4_reg_203_reg[28] [21]),
        .I1(\in_V_offset1_i_i_reg_190_reg[28] [27]),
        .O(\sum2_reg_150[28]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_150[28]_i_5 
       (.I0(\tmp_4_reg_203_reg[28] [20]),
        .I1(\in_V_offset1_i_i_reg_190_reg[28] [26]),
        .O(\sum2_reg_150[28]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_150[6]_i_1 
       (.I0(\tmp_4_reg_203_reg[28] [0]),
        .I1(\in_V_offset1_i_i_reg_190_reg[28] [6]),
        .O(\sum2_reg_150_reg[28]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_150[9]_i_2 
       (.I0(\tmp_4_reg_203_reg[28] [3]),
        .I1(\in_V_offset1_i_i_reg_190_reg[28] [9]),
        .O(\sum2_reg_150[9]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_150[9]_i_3 
       (.I0(\tmp_4_reg_203_reg[28] [2]),
        .I1(\in_V_offset1_i_i_reg_190_reg[28] [8]),
        .O(\sum2_reg_150[9]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_150[9]_i_4 
       (.I0(\tmp_4_reg_203_reg[28] [1]),
        .I1(\in_V_offset1_i_i_reg_190_reg[28] [7]),
        .O(\sum2_reg_150[9]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_150[9]_i_5 
       (.I0(\tmp_4_reg_203_reg[28] [0]),
        .I1(\in_V_offset1_i_i_reg_190_reg[28] [6]),
        .O(\sum2_reg_150[9]_i_5_n_6 ));
  FDRE \sum2_reg_150_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\in_V_offset1_i_i_reg_190_reg[28] [0]),
        .Q(sum2_reg_150[0]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\sum2_reg_150_reg[28]_0 [4]),
        .Q(sum2_reg_150[10]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\sum2_reg_150_reg[28]_0 [5]),
        .Q(sum2_reg_150[11]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\sum2_reg_150_reg[28]_0 [6]),
        .Q(sum2_reg_150[12]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\sum2_reg_150_reg[28]_0 [7]),
        .Q(sum2_reg_150[13]),
        .R(1'b0));
  CARRY4 \sum2_reg_150_reg[13]_i_1 
       (.CI(\sum2_reg_150_reg[9]_i_1_n_6 ),
        .CO({\sum2_reg_150_reg[13]_i_1_n_6 ,\sum2_reg_150_reg[13]_i_1_n_7 ,\sum2_reg_150_reg[13]_i_1_n_8 ,\sum2_reg_150_reg[13]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(\tmp_4_reg_203_reg[28] [7:4]),
        .O(\sum2_reg_150_reg[28]_0 [7:4]),
        .S({\sum2_reg_150[13]_i_2_n_6 ,\sum2_reg_150[13]_i_3_n_6 ,\sum2_reg_150[13]_i_4_n_6 ,\sum2_reg_150[13]_i_5_n_6 }));
  FDRE \sum2_reg_150_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\sum2_reg_150_reg[28]_0 [8]),
        .Q(sum2_reg_150[14]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\sum2_reg_150_reg[28]_0 [9]),
        .Q(sum2_reg_150[15]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\sum2_reg_150_reg[28]_0 [10]),
        .Q(sum2_reg_150[16]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\sum2_reg_150_reg[28]_0 [11]),
        .Q(sum2_reg_150[17]),
        .R(1'b0));
  CARRY4 \sum2_reg_150_reg[17]_i_1 
       (.CI(\sum2_reg_150_reg[13]_i_1_n_6 ),
        .CO({\sum2_reg_150_reg[17]_i_1_n_6 ,\sum2_reg_150_reg[17]_i_1_n_7 ,\sum2_reg_150_reg[17]_i_1_n_8 ,\sum2_reg_150_reg[17]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(\tmp_4_reg_203_reg[28] [11:8]),
        .O(\sum2_reg_150_reg[28]_0 [11:8]),
        .S({\sum2_reg_150[17]_i_2_n_6 ,\sum2_reg_150[17]_i_3_n_6 ,\sum2_reg_150[17]_i_4_n_6 ,\sum2_reg_150[17]_i_5_n_6 }));
  FDRE \sum2_reg_150_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\sum2_reg_150_reg[28]_0 [12]),
        .Q(sum2_reg_150[18]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\sum2_reg_150_reg[28]_0 [13]),
        .Q(sum2_reg_150[19]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\in_V_offset1_i_i_reg_190_reg[28] [1]),
        .Q(sum2_reg_150[1]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\sum2_reg_150_reg[28]_0 [14]),
        .Q(sum2_reg_150[20]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\sum2_reg_150_reg[28]_0 [15]),
        .Q(sum2_reg_150[21]),
        .R(1'b0));
  CARRY4 \sum2_reg_150_reg[21]_i_1 
       (.CI(\sum2_reg_150_reg[17]_i_1_n_6 ),
        .CO({\sum2_reg_150_reg[21]_i_1_n_6 ,\sum2_reg_150_reg[21]_i_1_n_7 ,\sum2_reg_150_reg[21]_i_1_n_8 ,\sum2_reg_150_reg[21]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(\tmp_4_reg_203_reg[28] [15:12]),
        .O(\sum2_reg_150_reg[28]_0 [15:12]),
        .S({\sum2_reg_150[21]_i_2_n_6 ,\sum2_reg_150[21]_i_3_n_6 ,\sum2_reg_150[21]_i_4_n_6 ,\sum2_reg_150[21]_i_5_n_6 }));
  FDRE \sum2_reg_150_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\sum2_reg_150_reg[28]_0 [16]),
        .Q(sum2_reg_150[22]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\sum2_reg_150_reg[28]_0 [17]),
        .Q(sum2_reg_150[23]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\sum2_reg_150_reg[28]_0 [18]),
        .Q(sum2_reg_150[24]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\sum2_reg_150_reg[28]_0 [19]),
        .Q(sum2_reg_150[25]),
        .R(1'b0));
  CARRY4 \sum2_reg_150_reg[25]_i_1 
       (.CI(\sum2_reg_150_reg[21]_i_1_n_6 ),
        .CO({\sum2_reg_150_reg[25]_i_1_n_6 ,\sum2_reg_150_reg[25]_i_1_n_7 ,\sum2_reg_150_reg[25]_i_1_n_8 ,\sum2_reg_150_reg[25]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(\tmp_4_reg_203_reg[28] [19:16]),
        .O(\sum2_reg_150_reg[28]_0 [19:16]),
        .S({\sum2_reg_150[25]_i_2_n_6 ,\sum2_reg_150[25]_i_3_n_6 ,\sum2_reg_150[25]_i_4_n_6 ,\sum2_reg_150[25]_i_5_n_6 }));
  FDRE \sum2_reg_150_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\sum2_reg_150_reg[28]_0 [20]),
        .Q(sum2_reg_150[26]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\sum2_reg_150_reg[28]_0 [21]),
        .Q(sum2_reg_150[27]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\sum2_reg_150_reg[28]_0 [22]),
        .Q(sum2_reg_150[28]),
        .R(1'b0));
  CARRY4 \sum2_reg_150_reg[28]_i_2 
       (.CI(\sum2_reg_150_reg[25]_i_1_n_6 ),
        .CO({\NLW_sum2_reg_150_reg[28]_i_2_CO_UNCONNECTED [3:2],\sum2_reg_150_reg[28]_i_2_n_8 ,\sum2_reg_150_reg[28]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_4_reg_203_reg[28] [21:20]}),
        .O({\NLW_sum2_reg_150_reg[28]_i_2_O_UNCONNECTED [3],\sum2_reg_150_reg[28]_0 [22:20]}),
        .S({1'b0,\sum2_reg_150[28]_i_3_n_6 ,\sum2_reg_150[28]_i_4_n_6 ,\sum2_reg_150[28]_i_5_n_6 }));
  FDRE \sum2_reg_150_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\in_V_offset1_i_i_reg_190_reg[28] [2]),
        .Q(sum2_reg_150[2]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\in_V_offset1_i_i_reg_190_reg[28] [3]),
        .Q(sum2_reg_150[3]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\in_V_offset1_i_i_reg_190_reg[28] [4]),
        .Q(sum2_reg_150[4]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\in_V_offset1_i_i_reg_190_reg[28] [5]),
        .Q(sum2_reg_150[5]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\sum2_reg_150_reg[28]_0 [0]),
        .Q(sum2_reg_150[6]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\sum2_reg_150_reg[28]_0 [1]),
        .Q(sum2_reg_150[7]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\sum2_reg_150_reg[28]_0 [2]),
        .Q(sum2_reg_150[8]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\sum2_reg_150_reg[28]_0 [3]),
        .Q(sum2_reg_150[9]),
        .R(1'b0));
  CARRY4 \sum2_reg_150_reg[9]_i_1 
       (.CI(1'b0),
        .CO({\sum2_reg_150_reg[9]_i_1_n_6 ,\sum2_reg_150_reg[9]_i_1_n_7 ,\sum2_reg_150_reg[9]_i_1_n_8 ,\sum2_reg_150_reg[9]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(\tmp_4_reg_203_reg[28] [3:0]),
        .O({\sum2_reg_150_reg[28]_0 [3:1],\NLW_sum2_reg_150_reg[9]_i_1_O_UNCONNECTED [0]}),
        .S({\sum2_reg_150[9]_i_2_n_6 ,\sum2_reg_150[9]_i_3_n_6 ,\sum2_reg_150[9]_i_4_n_6 ,\sum2_reg_150[9]_i_5_n_6 }));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hF0F05551)) 
    \tmp_reg_161[0]_i_1 
       (.I0(\i_reg_103[10]_i_5_n_6 ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_6),
        .I2(\tmp_reg_161_reg_n_6_[0] ),
        .I3(\state_reg[0] ),
        .I4(\e_V_reg_170[63]_i_2_n_6 ),
        .O(\tmp_reg_161[0]_i_1_n_6 ));
  FDRE \tmp_reg_161_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_161[0]_i_1_n_6 ),
        .Q(\tmp_reg_161_reg_n_6_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \usedw[6]_i_1 
       (.I0(\usedw_reg[6] ),
        .I1(dout_valid_reg),
        .O(\usedw_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[6]_i_1__1 
       (.I0(\usedw_reg[6] ),
        .O(\waddr_reg[0] ));
  LUT6 #(
    .INIT(64'h5F5F5F5F5F5F1F5F)) 
    \waddr[6]_i_3__2 
       (.I0(\tmp_6_i_i_reg_199_reg[0] ),
        .I1(mem_reg_i_76__0_n_6),
        .I2(inter0_V_V_full_n),
        .I3(ap_enable_reg_pp0_iter2_reg_n_6),
        .I4(ap_reg_pp0_iter1_tmp_reg_161),
        .I5(\ap_CS_fsm_reg[2]_2 ),
        .O(\usedw_reg[6] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mem2Stream_1
   (Mem2Stream_Batch9_U0_m_axi_in_V_RREADY,
    D,
    mem_reg,
    \ap_CS_fsm_reg[2]_0 ,
    \q_tmp_reg[63] ,
    \ap_CS_fsm_reg[2]_1 ,
    ap_reg_grp_Mem2Stream_1_fu_108_ap_start_reg,
    \data_p1_reg[28] ,
    ap_clk,
    ap_rst_n,
    \ap_CS_fsm_reg[1]_0 ,
    \state_reg[0] ,
    \ap_CS_fsm_reg[1]_1 ,
    \rep_fu_74_reg[9] ,
    \rep_fu_74_reg[25] ,
    ap_reg_grp_Mem2Stream_1_fu_108_ap_start,
    inter0_V_V_full_n,
    \state_reg[0]_0 ,
    \ap_CS_fsm_reg[1]_2 ,
    tmp_6_i_i_reg_199,
    Q,
    \rep_fu_74_reg[5] ,
    \rep_fu_74_reg[0] ,
    \e_V_reg_170_reg[63]_0 ,
    \ap_CS_fsm_reg[9]_0 ,
    \ap_CS_fsm_reg[0]_0 ,
    hostmem_ARREADY,
    ap_rst_n_inv,
    s_ready_t_reg,
    \tmp_4_reg_203_reg[27] ,
    \data_p1_reg[63] );
  output Mem2Stream_Batch9_U0_m_axi_in_V_RREADY;
  output [0:0]D;
  output mem_reg;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output [63:0]\q_tmp_reg[63] ;
  output [0:0]\ap_CS_fsm_reg[2]_1 ;
  output ap_reg_grp_Mem2Stream_1_fu_108_ap_start_reg;
  output [28:0]\data_p1_reg[28] ;
  input ap_clk;
  input ap_rst_n;
  input \ap_CS_fsm_reg[1]_0 ;
  input \state_reg[0] ;
  input \ap_CS_fsm_reg[1]_1 ;
  input \rep_fu_74_reg[9] ;
  input \rep_fu_74_reg[25] ;
  input ap_reg_grp_Mem2Stream_1_fu_108_ap_start;
  input inter0_V_V_full_n;
  input [0:0]\state_reg[0]_0 ;
  input \ap_CS_fsm_reg[1]_2 ;
  input tmp_6_i_i_reg_199;
  input [2:0]Q;
  input \rep_fu_74_reg[5] ;
  input \rep_fu_74_reg[0] ;
  input [63:0]\e_V_reg_170_reg[63]_0 ;
  input [0:0]\ap_CS_fsm_reg[9]_0 ;
  input \ap_CS_fsm_reg[0]_0 ;
  input hostmem_ARREADY;
  input ap_rst_n_inv;
  input [0:0]s_ready_t_reg;
  input [28:0]\tmp_4_reg_203_reg[27] ;
  input [63:0]\data_p1_reg[63] ;

  wire [0:0]D;
  wire Mem2Stream_Batch9_U0_m_axi_in_V_RREADY;
  wire [2:0]Q;
  wire \ap_CS_fsm[1]_i_2__1_n_6 ;
  wire \ap_CS_fsm[1]_i_3__0_n_6 ;
  wire \ap_CS_fsm[2]_i_2_n_6 ;
  wire \ap_CS_fsm[8]_i_2__0_n_6 ;
  wire \ap_CS_fsm[9]_i_2__0_n_6 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1]_2 ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_1 ;
  wire [0:0]\ap_CS_fsm_reg[9]_0 ;
  wire \ap_CS_fsm_reg_n_6_[0] ;
  wire \ap_CS_fsm_reg_n_6_[2] ;
  wire \ap_CS_fsm_reg_n_6_[3] ;
  wire \ap_CS_fsm_reg_n_6_[4] ;
  wire \ap_CS_fsm_reg_n_6_[5] ;
  wire \ap_CS_fsm_reg_n_6_[6] ;
  wire ap_CS_fsm_state8;
  wire [9:1]ap_NS_fsm;
  wire ap_NS_fsm17_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_6;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_6;
  wire ap_enable_reg_pp0_iter1_reg_n_6;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_6;
  wire ap_enable_reg_pp0_iter2_reg_n_6;
  wire ap_reg_grp_Mem2Stream_1_fu_108_ap_start;
  wire ap_reg_grp_Mem2Stream_1_fu_108_ap_start_reg;
  wire \ap_reg_pp0_iter1_tmp_reg_161[0]_i_1__0_n_6 ;
  wire \ap_reg_pp0_iter1_tmp_reg_161_reg_n_6_[0] ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [28:0]\data_p1_reg[28] ;
  wire [63:0]\data_p1_reg[63] ;
  wire e_V_reg_1700;
  wire [63:0]\e_V_reg_170_reg[63]_0 ;
  wire \e_V_reg_170_reg_n_6_[0] ;
  wire \e_V_reg_170_reg_n_6_[10] ;
  wire \e_V_reg_170_reg_n_6_[11] ;
  wire \e_V_reg_170_reg_n_6_[12] ;
  wire \e_V_reg_170_reg_n_6_[13] ;
  wire \e_V_reg_170_reg_n_6_[14] ;
  wire \e_V_reg_170_reg_n_6_[15] ;
  wire \e_V_reg_170_reg_n_6_[16] ;
  wire \e_V_reg_170_reg_n_6_[17] ;
  wire \e_V_reg_170_reg_n_6_[18] ;
  wire \e_V_reg_170_reg_n_6_[19] ;
  wire \e_V_reg_170_reg_n_6_[1] ;
  wire \e_V_reg_170_reg_n_6_[20] ;
  wire \e_V_reg_170_reg_n_6_[21] ;
  wire \e_V_reg_170_reg_n_6_[22] ;
  wire \e_V_reg_170_reg_n_6_[23] ;
  wire \e_V_reg_170_reg_n_6_[24] ;
  wire \e_V_reg_170_reg_n_6_[25] ;
  wire \e_V_reg_170_reg_n_6_[26] ;
  wire \e_V_reg_170_reg_n_6_[27] ;
  wire \e_V_reg_170_reg_n_6_[28] ;
  wire \e_V_reg_170_reg_n_6_[29] ;
  wire \e_V_reg_170_reg_n_6_[2] ;
  wire \e_V_reg_170_reg_n_6_[30] ;
  wire \e_V_reg_170_reg_n_6_[31] ;
  wire \e_V_reg_170_reg_n_6_[32] ;
  wire \e_V_reg_170_reg_n_6_[33] ;
  wire \e_V_reg_170_reg_n_6_[34] ;
  wire \e_V_reg_170_reg_n_6_[35] ;
  wire \e_V_reg_170_reg_n_6_[36] ;
  wire \e_V_reg_170_reg_n_6_[37] ;
  wire \e_V_reg_170_reg_n_6_[38] ;
  wire \e_V_reg_170_reg_n_6_[39] ;
  wire \e_V_reg_170_reg_n_6_[3] ;
  wire \e_V_reg_170_reg_n_6_[40] ;
  wire \e_V_reg_170_reg_n_6_[41] ;
  wire \e_V_reg_170_reg_n_6_[42] ;
  wire \e_V_reg_170_reg_n_6_[43] ;
  wire \e_V_reg_170_reg_n_6_[44] ;
  wire \e_V_reg_170_reg_n_6_[45] ;
  wire \e_V_reg_170_reg_n_6_[46] ;
  wire \e_V_reg_170_reg_n_6_[47] ;
  wire \e_V_reg_170_reg_n_6_[48] ;
  wire \e_V_reg_170_reg_n_6_[49] ;
  wire \e_V_reg_170_reg_n_6_[4] ;
  wire \e_V_reg_170_reg_n_6_[50] ;
  wire \e_V_reg_170_reg_n_6_[51] ;
  wire \e_V_reg_170_reg_n_6_[52] ;
  wire \e_V_reg_170_reg_n_6_[53] ;
  wire \e_V_reg_170_reg_n_6_[54] ;
  wire \e_V_reg_170_reg_n_6_[55] ;
  wire \e_V_reg_170_reg_n_6_[56] ;
  wire \e_V_reg_170_reg_n_6_[57] ;
  wire \e_V_reg_170_reg_n_6_[58] ;
  wire \e_V_reg_170_reg_n_6_[59] ;
  wire \e_V_reg_170_reg_n_6_[5] ;
  wire \e_V_reg_170_reg_n_6_[60] ;
  wire \e_V_reg_170_reg_n_6_[61] ;
  wire \e_V_reg_170_reg_n_6_[62] ;
  wire \e_V_reg_170_reg_n_6_[63] ;
  wire \e_V_reg_170_reg_n_6_[6] ;
  wire \e_V_reg_170_reg_n_6_[7] ;
  wire \e_V_reg_170_reg_n_6_[8] ;
  wire \e_V_reg_170_reg_n_6_[9] ;
  wire grp_Mem2Stream_1_fu_108_ap_ready;
  wire hostmem_ARREADY;
  wire [6:0]i_4_fu_144_p2;
  wire i_reg_103;
  wire i_reg_1030;
  wire \i_reg_103[6]_i_4_n_6 ;
  wire \i_reg_103[6]_i_5_n_6 ;
  wire \i_reg_103[6]_i_6_n_6 ;
  wire \i_reg_103[6]_i_7_n_6 ;
  wire [6:0]i_reg_103_reg__0;
  wire inter0_V_V_full_n;
  wire mem_reg;
  wire mem_reg_i_78_n_6;
  wire [63:0]\q_tmp_reg[63] ;
  wire \rep_fu_74_reg[0] ;
  wire \rep_fu_74_reg[25] ;
  wire \rep_fu_74_reg[5] ;
  wire \rep_fu_74_reg[9] ;
  wire [0:0]s_ready_t_reg;
  wire \state[1]_i_3_n_6 ;
  wire \state_reg[0] ;
  wire [0:0]\state_reg[0]_0 ;
  wire [28:0]\tmp_4_reg_203_reg[27] ;
  wire tmp_6_i_i_reg_199;
  wire \tmp_reg_161[0]_i_1__0_n_6 ;
  wire \tmp_reg_161_reg_n_6_[0] ;

  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(grp_Mem2Stream_1_fu_108_ap_ready),
        .I1(\ap_CS_fsm_reg_n_6_[0] ),
        .I2(ap_reg_grp_Mem2Stream_1_fu_108_ap_start),
        .O(D));
  LUT6 #(
    .INIT(64'hA0A0A0ACA0A0A0A0)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(ap_reg_grp_Mem2Stream_1_fu_108_ap_start),
        .I1(\ap_CS_fsm[1]_i_2__1_n_6 ),
        .I2(\ap_CS_fsm_reg_n_6_[0] ),
        .I3(\ap_CS_fsm_reg_n_6_[2] ),
        .I4(\ap_CS_fsm_reg_n_6_[3] ),
        .I5(\ap_CS_fsm[1]_i_3__0_n_6 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(\ap_CS_fsm_reg_n_6_[6] ),
        .I1(ap_CS_fsm_state8),
        .I2(\ap_CS_fsm_reg_n_6_[4] ),
        .I3(\ap_CS_fsm_reg_n_6_[5] ),
        .I4(grp_Mem2Stream_1_fu_108_ap_ready),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[1]_i_2__1_n_6 ));
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[1]_i_3__0 
       (.I0(\ap_CS_fsm_reg[2]_1 ),
        .I1(hostmem_ARREADY),
        .O(\ap_CS_fsm[1]_i_3__0_n_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00E000EF)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\rep_fu_74_reg[5] ),
        .I1(\rep_fu_74_reg[0] ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(\ap_CS_fsm[2]_i_2_n_6 ),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h00FF000051510000)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(grp_Mem2Stream_1_fu_108_ap_ready),
        .I1(\ap_CS_fsm_reg_n_6_[0] ),
        .I2(ap_reg_grp_Mem2Stream_1_fu_108_ap_start),
        .I3(\ap_CS_fsm_reg[9]_0 ),
        .I4(\ap_CS_fsm_reg[0]_0 ),
        .I5(tmp_6_i_i_reg_199),
        .O(\ap_CS_fsm[2]_i_2_n_6 ));
  LUT6 #(
    .INIT(64'hFFFFFF4FFF00FF00)) 
    \ap_CS_fsm[8]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_6),
        .I1(\ap_CS_fsm[9]_i_2__0_n_6 ),
        .I2(\ap_CS_fsm[8]_i_2__0_n_6 ),
        .I3(ap_CS_fsm_state8),
        .I4(ap_enable_reg_pp0_iter1_reg_n_6),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[8]));
  LUT3 #(
    .INIT(8'hEF)) 
    \ap_CS_fsm[8]_i_2__0 
       (.I0(\ap_reg_pp0_iter1_tmp_reg_161_reg_n_6_[0] ),
        .I1(inter0_V_V_full_n),
        .I2(ap_enable_reg_pp0_iter2_reg_n_6),
        .O(\ap_CS_fsm[8]_i_2__0_n_6 ));
  LUT6 #(
    .INIT(64'h00EE0000000F0000)) 
    \ap_CS_fsm[9]_i_1__0 
       (.I0(inter0_V_V_full_n),
        .I1(\ap_reg_pp0_iter1_tmp_reg_161_reg_n_6_[0] ),
        .I2(\ap_CS_fsm[9]_i_2__0_n_6 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_6),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter2_reg_n_6),
        .O(ap_NS_fsm[9]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[9]_i_2__0 
       (.I0(\i_reg_103[6]_i_5_n_6 ),
        .I1(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[9]_i_2__0_n_6 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(\ap_CS_fsm_reg_n_6_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg[2]_1 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_reg),
        .Q(\ap_CS_fsm_reg_n_6_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_6_[2] ),
        .Q(\ap_CS_fsm_reg_n_6_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_6_[3] ),
        .Q(\ap_CS_fsm_reg_n_6_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_6_[4] ),
        .Q(\ap_CS_fsm_reg_n_6_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_6_[5] ),
        .Q(\ap_CS_fsm_reg_n_6_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_6_[6] ),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(grp_Mem2Stream_1_fu_108_ap_ready),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hA8A8A800A8A8A8A8)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_state8),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\i_reg_103[6]_i_5_n_6 ),
        .I4(\i_reg_103[6]_i_4_n_6 ),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_6));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_6),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h8888A000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_6),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\i_reg_103[6]_i_5_n_6 ),
        .I4(\i_reg_103[6]_i_4_n_6 ),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_6));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_6),
        .Q(ap_enable_reg_pp0_iter1_reg_n_6),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0088A0A0)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter2_reg_n_6),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_CS_fsm_state8),
        .I4(\i_reg_103[6]_i_4_n_6 ),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_6));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_6),
        .Q(ap_enable_reg_pp0_iter2_reg_n_6),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    ap_reg_grp_Mem2Stream_1_fu_108_ap_start_i_1
       (.I0(Q[1]),
        .I1(\rep_fu_74_reg[0] ),
        .I2(grp_Mem2Stream_1_fu_108_ap_ready),
        .I3(ap_reg_grp_Mem2Stream_1_fu_108_ap_start),
        .O(ap_reg_grp_Mem2Stream_1_fu_108_ap_start_reg));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_reg_pp0_iter1_tmp_reg_161[0]_i_1__0 
       (.I0(\tmp_reg_161_reg_n_6_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\i_reg_103[6]_i_4_n_6 ),
        .I3(\ap_reg_pp0_iter1_tmp_reg_161_reg_n_6_[0] ),
        .O(\ap_reg_pp0_iter1_tmp_reg_161[0]_i_1__0_n_6 ));
  FDRE \ap_reg_pp0_iter1_tmp_reg_161_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_tmp_reg_161[0]_i_1__0_n_6 ),
        .Q(\ap_reg_pp0_iter1_tmp_reg_161_reg_n_6_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00B00000)) 
    \e_V_reg_170[63]_i_1__0 
       (.I0(\state_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_6),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\tmp_reg_161_reg_n_6_[0] ),
        .I4(\ap_CS_fsm[8]_i_2__0_n_6 ),
        .O(e_V_reg_1700));
  FDRE \e_V_reg_170_reg[0] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [0]),
        .Q(\e_V_reg_170_reg_n_6_[0] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[10] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [10]),
        .Q(\e_V_reg_170_reg_n_6_[10] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[11] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [11]),
        .Q(\e_V_reg_170_reg_n_6_[11] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[12] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [12]),
        .Q(\e_V_reg_170_reg_n_6_[12] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[13] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [13]),
        .Q(\e_V_reg_170_reg_n_6_[13] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[14] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [14]),
        .Q(\e_V_reg_170_reg_n_6_[14] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[15] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [15]),
        .Q(\e_V_reg_170_reg_n_6_[15] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[16] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [16]),
        .Q(\e_V_reg_170_reg_n_6_[16] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[17] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [17]),
        .Q(\e_V_reg_170_reg_n_6_[17] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[18] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [18]),
        .Q(\e_V_reg_170_reg_n_6_[18] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[19] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [19]),
        .Q(\e_V_reg_170_reg_n_6_[19] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[1] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [1]),
        .Q(\e_V_reg_170_reg_n_6_[1] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[20] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [20]),
        .Q(\e_V_reg_170_reg_n_6_[20] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[21] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [21]),
        .Q(\e_V_reg_170_reg_n_6_[21] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[22] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [22]),
        .Q(\e_V_reg_170_reg_n_6_[22] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[23] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [23]),
        .Q(\e_V_reg_170_reg_n_6_[23] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[24] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [24]),
        .Q(\e_V_reg_170_reg_n_6_[24] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[25] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [25]),
        .Q(\e_V_reg_170_reg_n_6_[25] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[26] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [26]),
        .Q(\e_V_reg_170_reg_n_6_[26] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[27] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [27]),
        .Q(\e_V_reg_170_reg_n_6_[27] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[28] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [28]),
        .Q(\e_V_reg_170_reg_n_6_[28] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[29] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [29]),
        .Q(\e_V_reg_170_reg_n_6_[29] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[2] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [2]),
        .Q(\e_V_reg_170_reg_n_6_[2] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[30] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [30]),
        .Q(\e_V_reg_170_reg_n_6_[30] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[31] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [31]),
        .Q(\e_V_reg_170_reg_n_6_[31] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[32] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [32]),
        .Q(\e_V_reg_170_reg_n_6_[32] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[33] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [33]),
        .Q(\e_V_reg_170_reg_n_6_[33] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[34] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [34]),
        .Q(\e_V_reg_170_reg_n_6_[34] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[35] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [35]),
        .Q(\e_V_reg_170_reg_n_6_[35] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[36] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [36]),
        .Q(\e_V_reg_170_reg_n_6_[36] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[37] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [37]),
        .Q(\e_V_reg_170_reg_n_6_[37] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[38] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [38]),
        .Q(\e_V_reg_170_reg_n_6_[38] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[39] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [39]),
        .Q(\e_V_reg_170_reg_n_6_[39] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[3] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [3]),
        .Q(\e_V_reg_170_reg_n_6_[3] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[40] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [40]),
        .Q(\e_V_reg_170_reg_n_6_[40] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[41] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [41]),
        .Q(\e_V_reg_170_reg_n_6_[41] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[42] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [42]),
        .Q(\e_V_reg_170_reg_n_6_[42] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[43] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [43]),
        .Q(\e_V_reg_170_reg_n_6_[43] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[44] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [44]),
        .Q(\e_V_reg_170_reg_n_6_[44] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[45] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [45]),
        .Q(\e_V_reg_170_reg_n_6_[45] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[46] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [46]),
        .Q(\e_V_reg_170_reg_n_6_[46] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[47] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [47]),
        .Q(\e_V_reg_170_reg_n_6_[47] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[48] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [48]),
        .Q(\e_V_reg_170_reg_n_6_[48] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[49] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [49]),
        .Q(\e_V_reg_170_reg_n_6_[49] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[4] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [4]),
        .Q(\e_V_reg_170_reg_n_6_[4] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[50] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [50]),
        .Q(\e_V_reg_170_reg_n_6_[50] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[51] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [51]),
        .Q(\e_V_reg_170_reg_n_6_[51] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[52] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [52]),
        .Q(\e_V_reg_170_reg_n_6_[52] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[53] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [53]),
        .Q(\e_V_reg_170_reg_n_6_[53] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[54] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [54]),
        .Q(\e_V_reg_170_reg_n_6_[54] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[55] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [55]),
        .Q(\e_V_reg_170_reg_n_6_[55] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[56] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [56]),
        .Q(\e_V_reg_170_reg_n_6_[56] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[57] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [57]),
        .Q(\e_V_reg_170_reg_n_6_[57] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[58] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [58]),
        .Q(\e_V_reg_170_reg_n_6_[58] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[59] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [59]),
        .Q(\e_V_reg_170_reg_n_6_[59] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[5] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [5]),
        .Q(\e_V_reg_170_reg_n_6_[5] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[60] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [60]),
        .Q(\e_V_reg_170_reg_n_6_[60] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[61] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [61]),
        .Q(\e_V_reg_170_reg_n_6_[61] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[62] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [62]),
        .Q(\e_V_reg_170_reg_n_6_[62] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[63] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [63]),
        .Q(\e_V_reg_170_reg_n_6_[63] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[6] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [6]),
        .Q(\e_V_reg_170_reg_n_6_[6] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[7] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [7]),
        .Q(\e_V_reg_170_reg_n_6_[7] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[8] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [8]),
        .Q(\e_V_reg_170_reg_n_6_[8] ),
        .R(1'b0));
  FDRE \e_V_reg_170_reg[9] 
       (.C(ap_clk),
        .CE(e_V_reg_1700),
        .D(\data_p1_reg[63] [9]),
        .Q(\e_V_reg_170_reg_n_6_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_103[0]_i_1__0 
       (.I0(i_reg_103_reg__0[0]),
        .O(i_4_fu_144_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_103[1]_i_1__0 
       (.I0(i_reg_103_reg__0[0]),
        .I1(i_reg_103_reg__0[1]),
        .O(i_4_fu_144_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_reg_103[2]_i_1__0 
       (.I0(i_reg_103_reg__0[1]),
        .I1(i_reg_103_reg__0[0]),
        .I2(i_reg_103_reg__0[2]),
        .O(i_4_fu_144_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_reg_103[3]_i_1__0 
       (.I0(i_reg_103_reg__0[2]),
        .I1(i_reg_103_reg__0[0]),
        .I2(i_reg_103_reg__0[1]),
        .I3(i_reg_103_reg__0[3]),
        .O(i_4_fu_144_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_reg_103[4]_i_1__0 
       (.I0(i_reg_103_reg__0[3]),
        .I1(i_reg_103_reg__0[1]),
        .I2(i_reg_103_reg__0[0]),
        .I3(i_reg_103_reg__0[2]),
        .I4(i_reg_103_reg__0[4]),
        .O(i_4_fu_144_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_reg_103[5]_i_1__0 
       (.I0(i_reg_103_reg__0[4]),
        .I1(i_reg_103_reg__0[2]),
        .I2(i_reg_103_reg__0[0]),
        .I3(i_reg_103_reg__0[1]),
        .I4(i_reg_103_reg__0[3]),
        .I5(i_reg_103_reg__0[5]),
        .O(i_4_fu_144_p2[5]));
  LUT5 #(
    .INIT(32'hBFFF0000)) 
    \i_reg_103[6]_i_1 
       (.I0(\i_reg_103[6]_i_4_n_6 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\i_reg_103[6]_i_5_n_6 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_state8),
        .O(i_reg_103));
  LUT4 #(
    .INIT(16'h4000)) 
    \i_reg_103[6]_i_2 
       (.I0(\i_reg_103[6]_i_4_n_6 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\i_reg_103[6]_i_5_n_6 ),
        .I3(ap_enable_reg_pp0_iter0),
        .O(i_reg_1030));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hC6)) 
    \i_reg_103[6]_i_3 
       (.I0(i_reg_103_reg__0[5]),
        .I1(i_reg_103_reg__0[6]),
        .I2(\i_reg_103[6]_i_6_n_6 ),
        .O(i_4_fu_144_p2[6]));
  LUT6 #(
    .INIT(64'h101010101010FF10)) 
    \i_reg_103[6]_i_4 
       (.I0(\tmp_reg_161_reg_n_6_[0] ),
        .I1(\state_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_enable_reg_pp0_iter2_reg_n_6),
        .I4(inter0_V_V_full_n),
        .I5(\ap_reg_pp0_iter1_tmp_reg_161_reg_n_6_[0] ),
        .O(\i_reg_103[6]_i_4_n_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \i_reg_103[6]_i_5 
       (.I0(i_reg_103_reg__0[3]),
        .I1(i_reg_103_reg__0[4]),
        .I2(i_reg_103_reg__0[1]),
        .I3(i_reg_103_reg__0[2]),
        .I4(i_reg_103_reg__0[0]),
        .I5(\i_reg_103[6]_i_7_n_6 ),
        .O(\i_reg_103[6]_i_5_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \i_reg_103[6]_i_6 
       (.I0(i_reg_103_reg__0[3]),
        .I1(i_reg_103_reg__0[1]),
        .I2(i_reg_103_reg__0[0]),
        .I3(i_reg_103_reg__0[2]),
        .I4(i_reg_103_reg__0[4]),
        .O(\i_reg_103[6]_i_6_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \i_reg_103[6]_i_7 
       (.I0(i_reg_103_reg__0[5]),
        .I1(i_reg_103_reg__0[6]),
        .O(\i_reg_103[6]_i_7_n_6 ));
  FDRE \i_reg_103_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_1030),
        .D(i_4_fu_144_p2[0]),
        .Q(i_reg_103_reg__0[0]),
        .R(i_reg_103));
  FDRE \i_reg_103_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_1030),
        .D(i_4_fu_144_p2[1]),
        .Q(i_reg_103_reg__0[1]),
        .R(i_reg_103));
  FDRE \i_reg_103_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_1030),
        .D(i_4_fu_144_p2[2]),
        .Q(i_reg_103_reg__0[2]),
        .R(i_reg_103));
  FDRE \i_reg_103_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_1030),
        .D(i_4_fu_144_p2[3]),
        .Q(i_reg_103_reg__0[3]),
        .R(i_reg_103));
  FDRE \i_reg_103_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_1030),
        .D(i_4_fu_144_p2[4]),
        .Q(i_reg_103_reg__0[4]),
        .R(i_reg_103));
  FDRE \i_reg_103_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_1030),
        .D(i_4_fu_144_p2[5]),
        .Q(i_reg_103_reg__0[5]),
        .R(i_reg_103));
  FDRE \i_reg_103_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_1030),
        .D(i_4_fu_144_p2[6]),
        .Q(i_reg_103_reg__0[6]),
        .R(i_reg_103));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_10__0
       (.I0(\e_V_reg_170_reg_n_6_[29] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [29]),
        .O(\q_tmp_reg[63] [29]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_11__0
       (.I0(\e_V_reg_170_reg_n_6_[28] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [28]),
        .O(\q_tmp_reg[63] [28]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_12__0
       (.I0(\e_V_reg_170_reg_n_6_[27] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [27]),
        .O(\q_tmp_reg[63] [27]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_13__0
       (.I0(\e_V_reg_170_reg_n_6_[26] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [26]),
        .O(\q_tmp_reg[63] [26]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_14
       (.I0(\e_V_reg_170_reg_n_6_[25] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [25]),
        .O(\q_tmp_reg[63] [25]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_15
       (.I0(\e_V_reg_170_reg_n_6_[24] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [24]),
        .O(\q_tmp_reg[63] [24]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_16
       (.I0(\e_V_reg_170_reg_n_6_[23] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [23]),
        .O(\q_tmp_reg[63] [23]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_17
       (.I0(\e_V_reg_170_reg_n_6_[22] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [22]),
        .O(\q_tmp_reg[63] [22]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_18
       (.I0(\e_V_reg_170_reg_n_6_[21] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [21]),
        .O(\q_tmp_reg[63] [21]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_19
       (.I0(\e_V_reg_170_reg_n_6_[20] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [20]),
        .O(\q_tmp_reg[63] [20]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_20
       (.I0(\e_V_reg_170_reg_n_6_[19] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [19]),
        .O(\q_tmp_reg[63] [19]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_21
       (.I0(\e_V_reg_170_reg_n_6_[18] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [18]),
        .O(\q_tmp_reg[63] [18]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_22
       (.I0(\e_V_reg_170_reg_n_6_[17] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [17]),
        .O(\q_tmp_reg[63] [17]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_23
       (.I0(\e_V_reg_170_reg_n_6_[16] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [16]),
        .O(\q_tmp_reg[63] [16]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_24
       (.I0(\e_V_reg_170_reg_n_6_[15] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [15]),
        .O(\q_tmp_reg[63] [15]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_25
       (.I0(\e_V_reg_170_reg_n_6_[14] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [14]),
        .O(\q_tmp_reg[63] [14]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_26
       (.I0(\e_V_reg_170_reg_n_6_[13] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [13]),
        .O(\q_tmp_reg[63] [13]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_27
       (.I0(\e_V_reg_170_reg_n_6_[12] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [12]),
        .O(\q_tmp_reg[63] [12]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_28
       (.I0(\e_V_reg_170_reg_n_6_[11] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [11]),
        .O(\q_tmp_reg[63] [11]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_29
       (.I0(\e_V_reg_170_reg_n_6_[10] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [10]),
        .O(\q_tmp_reg[63] [10]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_30
       (.I0(\e_V_reg_170_reg_n_6_[9] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [9]),
        .O(\q_tmp_reg[63] [9]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_31
       (.I0(\e_V_reg_170_reg_n_6_[8] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [8]),
        .O(\q_tmp_reg[63] [8]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_32
       (.I0(\e_V_reg_170_reg_n_6_[7] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [7]),
        .O(\q_tmp_reg[63] [7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_33
       (.I0(\e_V_reg_170_reg_n_6_[6] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [6]),
        .O(\q_tmp_reg[63] [6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_34
       (.I0(\e_V_reg_170_reg_n_6_[5] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [5]),
        .O(\q_tmp_reg[63] [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_35
       (.I0(\e_V_reg_170_reg_n_6_[4] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [4]),
        .O(\q_tmp_reg[63] [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_36
       (.I0(\e_V_reg_170_reg_n_6_[3] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [3]),
        .O(\q_tmp_reg[63] [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_37
       (.I0(\e_V_reg_170_reg_n_6_[2] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [2]),
        .O(\q_tmp_reg[63] [2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_38
       (.I0(\e_V_reg_170_reg_n_6_[1] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [1]),
        .O(\q_tmp_reg[63] [1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_39
       (.I0(\e_V_reg_170_reg_n_6_[0] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [0]),
        .O(\q_tmp_reg[63] [0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_40
       (.I0(\e_V_reg_170_reg_n_6_[63] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [63]),
        .O(\q_tmp_reg[63] [63]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_41
       (.I0(\e_V_reg_170_reg_n_6_[62] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [62]),
        .O(\q_tmp_reg[63] [62]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_42
       (.I0(\e_V_reg_170_reg_n_6_[61] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [61]),
        .O(\q_tmp_reg[63] [61]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_43
       (.I0(\e_V_reg_170_reg_n_6_[60] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [60]),
        .O(\q_tmp_reg[63] [60]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_44
       (.I0(\e_V_reg_170_reg_n_6_[59] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [59]),
        .O(\q_tmp_reg[63] [59]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_45
       (.I0(\e_V_reg_170_reg_n_6_[58] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [58]),
        .O(\q_tmp_reg[63] [58]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_46
       (.I0(\e_V_reg_170_reg_n_6_[57] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [57]),
        .O(\q_tmp_reg[63] [57]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_47
       (.I0(\e_V_reg_170_reg_n_6_[56] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [56]),
        .O(\q_tmp_reg[63] [56]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_48
       (.I0(\e_V_reg_170_reg_n_6_[55] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [55]),
        .O(\q_tmp_reg[63] [55]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_49
       (.I0(\e_V_reg_170_reg_n_6_[54] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [54]),
        .O(\q_tmp_reg[63] [54]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_50
       (.I0(\e_V_reg_170_reg_n_6_[53] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [53]),
        .O(\q_tmp_reg[63] [53]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_51
       (.I0(\e_V_reg_170_reg_n_6_[52] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [52]),
        .O(\q_tmp_reg[63] [52]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_52
       (.I0(\e_V_reg_170_reg_n_6_[51] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [51]),
        .O(\q_tmp_reg[63] [51]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_53
       (.I0(\e_V_reg_170_reg_n_6_[50] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [50]),
        .O(\q_tmp_reg[63] [50]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_54
       (.I0(\e_V_reg_170_reg_n_6_[49] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [49]),
        .O(\q_tmp_reg[63] [49]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_55
       (.I0(\e_V_reg_170_reg_n_6_[48] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [48]),
        .O(\q_tmp_reg[63] [48]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_56
       (.I0(\e_V_reg_170_reg_n_6_[47] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [47]),
        .O(\q_tmp_reg[63] [47]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_57
       (.I0(\e_V_reg_170_reg_n_6_[46] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [46]),
        .O(\q_tmp_reg[63] [46]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_58
       (.I0(\e_V_reg_170_reg_n_6_[45] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [45]),
        .O(\q_tmp_reg[63] [45]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_59
       (.I0(\e_V_reg_170_reg_n_6_[44] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [44]),
        .O(\q_tmp_reg[63] [44]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_60
       (.I0(\e_V_reg_170_reg_n_6_[43] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [43]),
        .O(\q_tmp_reg[63] [43]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_61
       (.I0(\e_V_reg_170_reg_n_6_[42] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [42]),
        .O(\q_tmp_reg[63] [42]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_62
       (.I0(\e_V_reg_170_reg_n_6_[41] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [41]),
        .O(\q_tmp_reg[63] [41]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_63
       (.I0(\e_V_reg_170_reg_n_6_[40] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [40]),
        .O(\q_tmp_reg[63] [40]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_64
       (.I0(\e_V_reg_170_reg_n_6_[39] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [39]),
        .O(\q_tmp_reg[63] [39]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_65
       (.I0(\e_V_reg_170_reg_n_6_[38] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [38]),
        .O(\q_tmp_reg[63] [38]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_66
       (.I0(\e_V_reg_170_reg_n_6_[37] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [37]),
        .O(\q_tmp_reg[63] [37]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_67
       (.I0(\e_V_reg_170_reg_n_6_[36] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [36]),
        .O(\q_tmp_reg[63] [36]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_68
       (.I0(\e_V_reg_170_reg_n_6_[35] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [35]),
        .O(\q_tmp_reg[63] [35]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_69
       (.I0(\e_V_reg_170_reg_n_6_[34] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [34]),
        .O(\q_tmp_reg[63] [34]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_70
       (.I0(\e_V_reg_170_reg_n_6_[33] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [33]),
        .O(\q_tmp_reg[63] [33]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_71
       (.I0(\e_V_reg_170_reg_n_6_[32] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [32]),
        .O(\q_tmp_reg[63] [32]));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    mem_reg_i_75__0
       (.I0(tmp_6_i_i_reg_199),
        .I1(Q[2]),
        .I2(\ap_reg_pp0_iter1_tmp_reg_161_reg_n_6_[0] ),
        .I3(ap_enable_reg_pp0_iter2_reg_n_6),
        .I4(inter0_V_V_full_n),
        .I5(mem_reg_i_78_n_6),
        .O(mem_reg));
  LUT3 #(
    .INIT(8'hFD)) 
    mem_reg_i_78
       (.I0(ap_enable_reg_pp0_iter1_reg_n_6),
        .I1(\state_reg[0]_0 ),
        .I2(\tmp_reg_161_reg_n_6_[0] ),
        .O(mem_reg_i_78_n_6));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_8__1
       (.I0(\e_V_reg_170_reg_n_6_[31] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [31]),
        .O(\q_tmp_reg[63] [31]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_9__0
       (.I0(\e_V_reg_170_reg_n_6_[30] ),
        .I1(Q[2]),
        .I2(tmp_6_i_i_reg_199),
        .I3(\e_V_reg_170_reg[63]_0 [30]),
        .O(\q_tmp_reg[63] [30]));
  LUT6 #(
    .INIT(64'hFAEAFAEAFAEAEAEA)) 
    \state[1]_i_2 
       (.I0(\state[1]_i_3_n_6 ),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(\state_reg[0] ),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .I4(\rep_fu_74_reg[9] ),
        .I5(\rep_fu_74_reg[25] ),
        .O(Mem2Stream_Batch9_U0_m_axi_in_V_RREADY));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \state[1]_i_3 
       (.I0(\ap_CS_fsm[8]_i_2__0_n_6 ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_6),
        .I2(\state_reg[0]_0 ),
        .I3(\tmp_reg_161_reg_n_6_[0] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\ap_CS_fsm_reg[1]_2 ),
        .O(\state[1]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sum2_reg_150[28]_i_1__0 
       (.I0(\ap_CS_fsm_reg_n_6_[0] ),
        .I1(ap_reg_grp_Mem2Stream_1_fu_108_ap_start),
        .O(ap_NS_fsm17_out));
  FDRE \sum2_reg_150_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\tmp_4_reg_203_reg[27] [0]),
        .Q(\data_p1_reg[28] [0]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\tmp_4_reg_203_reg[27] [10]),
        .Q(\data_p1_reg[28] [10]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\tmp_4_reg_203_reg[27] [11]),
        .Q(\data_p1_reg[28] [11]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\tmp_4_reg_203_reg[27] [12]),
        .Q(\data_p1_reg[28] [12]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\tmp_4_reg_203_reg[27] [13]),
        .Q(\data_p1_reg[28] [13]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\tmp_4_reg_203_reg[27] [14]),
        .Q(\data_p1_reg[28] [14]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\tmp_4_reg_203_reg[27] [15]),
        .Q(\data_p1_reg[28] [15]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\tmp_4_reg_203_reg[27] [16]),
        .Q(\data_p1_reg[28] [16]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\tmp_4_reg_203_reg[27] [17]),
        .Q(\data_p1_reg[28] [17]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\tmp_4_reg_203_reg[27] [18]),
        .Q(\data_p1_reg[28] [18]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\tmp_4_reg_203_reg[27] [19]),
        .Q(\data_p1_reg[28] [19]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\tmp_4_reg_203_reg[27] [1]),
        .Q(\data_p1_reg[28] [1]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\tmp_4_reg_203_reg[27] [20]),
        .Q(\data_p1_reg[28] [20]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\tmp_4_reg_203_reg[27] [21]),
        .Q(\data_p1_reg[28] [21]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\tmp_4_reg_203_reg[27] [22]),
        .Q(\data_p1_reg[28] [22]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\tmp_4_reg_203_reg[27] [23]),
        .Q(\data_p1_reg[28] [23]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\tmp_4_reg_203_reg[27] [24]),
        .Q(\data_p1_reg[28] [24]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\tmp_4_reg_203_reg[27] [25]),
        .Q(\data_p1_reg[28] [25]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\tmp_4_reg_203_reg[27] [26]),
        .Q(\data_p1_reg[28] [26]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\tmp_4_reg_203_reg[27] [27]),
        .Q(\data_p1_reg[28] [27]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\tmp_4_reg_203_reg[27] [28]),
        .Q(\data_p1_reg[28] [28]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\tmp_4_reg_203_reg[27] [2]),
        .Q(\data_p1_reg[28] [2]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\tmp_4_reg_203_reg[27] [3]),
        .Q(\data_p1_reg[28] [3]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\tmp_4_reg_203_reg[27] [4]),
        .Q(\data_p1_reg[28] [4]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\tmp_4_reg_203_reg[27] [5]),
        .Q(\data_p1_reg[28] [5]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\tmp_4_reg_203_reg[27] [6]),
        .Q(\data_p1_reg[28] [6]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\tmp_4_reg_203_reg[27] [7]),
        .Q(\data_p1_reg[28] [7]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\tmp_4_reg_203_reg[27] [8]),
        .Q(\data_p1_reg[28] [8]),
        .R(1'b0));
  FDRE \sum2_reg_150_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\tmp_4_reg_203_reg[27] [9]),
        .Q(\data_p1_reg[28] [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hF704)) 
    \tmp_reg_161[0]_i_1__0 
       (.I0(\i_reg_103[6]_i_5_n_6 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\i_reg_103[6]_i_4_n_6 ),
        .I3(\tmp_reg_161_reg_n_6_[0] ),
        .O(\tmp_reg_161[0]_i_1__0_n_6 ));
  FDRE \tmp_reg_161_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_161[0]_i_1__0_n_6 ),
        .Q(\tmp_reg_161_reg_n_6_[0] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mem2Stream_Batch9
   (start_once_reg,
    E,
    Mem2Stream_Batch9_U0_m_axi_in_V_ARVALID,
    D,
    Mem2Stream_Batch9_U0_m_axi_in_V_ARLEN,
    \data_p2_reg[38] ,
    Mem2Stream_Batch9_U0_m_axi_in_V_RREADY,
    WEBWE,
    ap_reg_grp_Mem2Stream_fu_98_ap_start_reg_0,
    ap_reg_grp_Mem2Stream_fu_98_ap_start_reg_1,
    Mem2Stream_Batch9_U0_out_V_out_write,
    \data_p2_reg[28] ,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[2]_1 ,
    Mem2Stream_Batch9_U0_ap_ready,
    Mem2Stream_Batch9_U0_start_write,
    \q_tmp_reg[63] ,
    \waddr_reg[0] ,
    \usedw_reg[6] ,
    \usedw_reg[6]_0 ,
    shiftReg_ce,
    ap_idle,
    ap_clk,
    ap_rst_n_inv,
    hostmem_ARREADY,
    Q,
    load_p1_from_p2,
    ap_rst_n,
    inter0_V_V_full_n,
    \state_reg[0] ,
    s_ready_t_reg,
    Mem2Stream_Batch9_U0_ap_start,
    out_V_c_full_n,
    start_for_StreamingDataWidthCo_U0_full_n,
    s_ready_t_reg_0,
    dout_valid_reg,
    StreamingDataWidthCo_1_U0_ap_start,
    \ap_CS_fsm_reg[0]_0 ,
    image_process_32u_U0_ap_idle,
    \ap_CS_fsm_reg[0]_1 ,
    \int_in_V_reg[31] ,
    \data_p1_reg[63] );
  output start_once_reg;
  output [0:0]E;
  output Mem2Stream_Batch9_U0_m_axi_in_V_ARVALID;
  output [28:0]D;
  output [0:0]Mem2Stream_Batch9_U0_m_axi_in_V_ARLEN;
  output \data_p2_reg[38] ;
  output Mem2Stream_Batch9_U0_m_axi_in_V_RREADY;
  output [0:0]WEBWE;
  output ap_reg_grp_Mem2Stream_fu_98_ap_start_reg_0;
  output ap_reg_grp_Mem2Stream_fu_98_ap_start_reg_1;
  output Mem2Stream_Batch9_U0_out_V_out_write;
  output [28:0]\data_p2_reg[28] ;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output [0:0]\ap_CS_fsm_reg[2]_1 ;
  output Mem2Stream_Batch9_U0_ap_ready;
  output Mem2Stream_Batch9_U0_start_write;
  output [63:0]\q_tmp_reg[63] ;
  output [0:0]\waddr_reg[0] ;
  output \usedw_reg[6] ;
  output [0:0]\usedw_reg[6]_0 ;
  output shiftReg_ce;
  output ap_idle;
  input ap_clk;
  input ap_rst_n_inv;
  input hostmem_ARREADY;
  input [28:0]Q;
  input load_p1_from_p2;
  input ap_rst_n;
  input inter0_V_V_full_n;
  input [0:0]\state_reg[0] ;
  input [0:0]s_ready_t_reg;
  input Mem2Stream_Batch9_U0_ap_start;
  input out_V_c_full_n;
  input start_for_StreamingDataWidthCo_U0_full_n;
  input s_ready_t_reg_0;
  input dout_valid_reg;
  input StreamingDataWidthCo_1_U0_ap_start;
  input [0:0]\ap_CS_fsm_reg[0]_0 ;
  input image_process_32u_U0_ap_idle;
  input \ap_CS_fsm_reg[0]_1 ;
  input [28:0]\int_in_V_reg[31] ;
  input [63:0]\data_p1_reg[63] ;

  wire [28:0]D;
  wire [0:0]E;
  wire Mem2Stream_Batch9_U0_ap_ready;
  wire Mem2Stream_Batch9_U0_ap_start;
  wire [0:0]Mem2Stream_Batch9_U0_m_axi_in_V_ARLEN;
  wire Mem2Stream_Batch9_U0_m_axi_in_V_ARVALID;
  wire Mem2Stream_Batch9_U0_m_axi_in_V_RREADY;
  wire Mem2Stream_Batch9_U0_out_V_out_write;
  wire Mem2Stream_Batch9_U0_start_write;
  wire [28:0]Q;
  wire StreamingDataWidthCo_1_U0_ap_start;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm[0]_i_1_n_6 ;
  wire \ap_CS_fsm[1]_i_2_n_6 ;
  wire \ap_CS_fsm[1]_i_3__1_n_6 ;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg_n_6_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [0:0]ap_NS_fsm;
  wire [0:0]ap_NS_fsm_0;
  wire ap_clk;
  wire ap_idle;
  wire ap_reg_grp_Mem2Stream_1_fu_108_ap_start;
  wire ap_reg_grp_Mem2Stream_fu_98_ap_start;
  wire ap_reg_grp_Mem2Stream_fu_98_ap_start_reg_0;
  wire ap_reg_grp_Mem2Stream_fu_98_ap_start_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [63:0]\data_p1_reg[63] ;
  wire \data_p2[42]_i_3_n_6 ;
  wire [28:0]\data_p2_reg[28] ;
  wire \data_p2_reg[38] ;
  wire dout_valid_reg;
  wire [63:0]e_V_reg_170;
  wire grp_Mem2Stream_1_fu_108_n_100;
  wire grp_Mem2Stream_1_fu_108_n_101;
  wire grp_Mem2Stream_1_fu_108_n_102;
  wire grp_Mem2Stream_1_fu_108_n_103;
  wire grp_Mem2Stream_1_fu_108_n_104;
  wire grp_Mem2Stream_1_fu_108_n_75;
  wire grp_Mem2Stream_1_fu_108_n_76;
  wire grp_Mem2Stream_1_fu_108_n_77;
  wire grp_Mem2Stream_1_fu_108_n_78;
  wire grp_Mem2Stream_1_fu_108_n_79;
  wire grp_Mem2Stream_1_fu_108_n_8;
  wire grp_Mem2Stream_1_fu_108_n_80;
  wire grp_Mem2Stream_1_fu_108_n_81;
  wire grp_Mem2Stream_1_fu_108_n_82;
  wire grp_Mem2Stream_1_fu_108_n_83;
  wire grp_Mem2Stream_1_fu_108_n_84;
  wire grp_Mem2Stream_1_fu_108_n_85;
  wire grp_Mem2Stream_1_fu_108_n_86;
  wire grp_Mem2Stream_1_fu_108_n_87;
  wire grp_Mem2Stream_1_fu_108_n_88;
  wire grp_Mem2Stream_1_fu_108_n_89;
  wire grp_Mem2Stream_1_fu_108_n_9;
  wire grp_Mem2Stream_1_fu_108_n_90;
  wire grp_Mem2Stream_1_fu_108_n_91;
  wire grp_Mem2Stream_1_fu_108_n_92;
  wire grp_Mem2Stream_1_fu_108_n_93;
  wire grp_Mem2Stream_1_fu_108_n_94;
  wire grp_Mem2Stream_1_fu_108_n_95;
  wire grp_Mem2Stream_1_fu_108_n_96;
  wire grp_Mem2Stream_1_fu_108_n_97;
  wire grp_Mem2Stream_1_fu_108_n_98;
  wire grp_Mem2Stream_1_fu_108_n_99;
  wire grp_Mem2Stream_fu_98_n_38;
  wire grp_Mem2Stream_fu_98_n_40;
  wire grp_Mem2Stream_fu_98_n_71;
  wire hostmem_ARREADY;
  wire image_process_32u_U0_ap_idle;
  wire [28:6]in_V_offset1;
  wire [28:0]in_V_offset1_i_i_reg_190;
  wire int_ap_idle_i_2_n_6;
  wire int_ap_start_i_10_n_6;
  wire int_ap_start_i_5_n_6;
  wire int_ap_start_i_6_n_6;
  wire int_ap_start_i_7_n_6;
  wire int_ap_start_i_8_n_6;
  wire int_ap_start_i_9_n_6;
  wire [28:0]\int_in_V_reg[31] ;
  wire inter0_V_V_full_n;
  wire load_p1_from_p2;
  wire mem_reg_i_77__0_n_6;
  wire out_V_c_full_n;
  wire p_7_in;
  wire [63:0]\q_tmp_reg[63] ;
  wire rep_fu_74;
  wire \rep_fu_74[0]_i_3_n_6 ;
  wire \rep_fu_74[0]_i_4_n_6 ;
  wire \rep_fu_74[0]_i_5_n_6 ;
  wire \rep_fu_74[4]_i_2_n_6 ;
  wire [3:0]rep_fu_74_reg;
  wire \rep_fu_74_reg[0]_i_2_n_10 ;
  wire \rep_fu_74_reg[0]_i_2_n_11 ;
  wire \rep_fu_74_reg[0]_i_2_n_12 ;
  wire \rep_fu_74_reg[0]_i_2_n_13 ;
  wire \rep_fu_74_reg[0]_i_2_n_6 ;
  wire \rep_fu_74_reg[0]_i_2_n_7 ;
  wire \rep_fu_74_reg[0]_i_2_n_8 ;
  wire \rep_fu_74_reg[0]_i_2_n_9 ;
  wire \rep_fu_74_reg[12]_i_1_n_10 ;
  wire \rep_fu_74_reg[12]_i_1_n_11 ;
  wire \rep_fu_74_reg[12]_i_1_n_12 ;
  wire \rep_fu_74_reg[12]_i_1_n_13 ;
  wire \rep_fu_74_reg[12]_i_1_n_6 ;
  wire \rep_fu_74_reg[12]_i_1_n_7 ;
  wire \rep_fu_74_reg[12]_i_1_n_8 ;
  wire \rep_fu_74_reg[12]_i_1_n_9 ;
  wire \rep_fu_74_reg[16]_i_1_n_10 ;
  wire \rep_fu_74_reg[16]_i_1_n_11 ;
  wire \rep_fu_74_reg[16]_i_1_n_12 ;
  wire \rep_fu_74_reg[16]_i_1_n_13 ;
  wire \rep_fu_74_reg[16]_i_1_n_6 ;
  wire \rep_fu_74_reg[16]_i_1_n_7 ;
  wire \rep_fu_74_reg[16]_i_1_n_8 ;
  wire \rep_fu_74_reg[16]_i_1_n_9 ;
  wire \rep_fu_74_reg[20]_i_1_n_10 ;
  wire \rep_fu_74_reg[20]_i_1_n_11 ;
  wire \rep_fu_74_reg[20]_i_1_n_12 ;
  wire \rep_fu_74_reg[20]_i_1_n_13 ;
  wire \rep_fu_74_reg[20]_i_1_n_6 ;
  wire \rep_fu_74_reg[20]_i_1_n_7 ;
  wire \rep_fu_74_reg[20]_i_1_n_8 ;
  wire \rep_fu_74_reg[20]_i_1_n_9 ;
  wire \rep_fu_74_reg[24]_i_1_n_10 ;
  wire \rep_fu_74_reg[24]_i_1_n_11 ;
  wire \rep_fu_74_reg[24]_i_1_n_12 ;
  wire \rep_fu_74_reg[24]_i_1_n_13 ;
  wire \rep_fu_74_reg[24]_i_1_n_6 ;
  wire \rep_fu_74_reg[24]_i_1_n_7 ;
  wire \rep_fu_74_reg[24]_i_1_n_8 ;
  wire \rep_fu_74_reg[24]_i_1_n_9 ;
  wire \rep_fu_74_reg[28]_i_1_n_10 ;
  wire \rep_fu_74_reg[28]_i_1_n_11 ;
  wire \rep_fu_74_reg[28]_i_1_n_12 ;
  wire \rep_fu_74_reg[28]_i_1_n_13 ;
  wire \rep_fu_74_reg[28]_i_1_n_7 ;
  wire \rep_fu_74_reg[28]_i_1_n_8 ;
  wire \rep_fu_74_reg[28]_i_1_n_9 ;
  wire \rep_fu_74_reg[4]_i_1_n_10 ;
  wire \rep_fu_74_reg[4]_i_1_n_11 ;
  wire \rep_fu_74_reg[4]_i_1_n_12 ;
  wire \rep_fu_74_reg[4]_i_1_n_13 ;
  wire \rep_fu_74_reg[4]_i_1_n_6 ;
  wire \rep_fu_74_reg[4]_i_1_n_7 ;
  wire \rep_fu_74_reg[4]_i_1_n_8 ;
  wire \rep_fu_74_reg[4]_i_1_n_9 ;
  wire \rep_fu_74_reg[8]_i_1_n_10 ;
  wire \rep_fu_74_reg[8]_i_1_n_11 ;
  wire \rep_fu_74_reg[8]_i_1_n_12 ;
  wire \rep_fu_74_reg[8]_i_1_n_13 ;
  wire \rep_fu_74_reg[8]_i_1_n_6 ;
  wire \rep_fu_74_reg[8]_i_1_n_7 ;
  wire \rep_fu_74_reg[8]_i_1_n_8 ;
  wire \rep_fu_74_reg[8]_i_1_n_9 ;
  wire [22:4]rep_fu_74_reg__0;
  wire [31:23]rep_fu_74_reg__1;
  wire [0:0]s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire shiftReg_ce;
  wire start_for_StreamingDataWidthCo_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1_n_6;
  wire \state[1]_i_3__0_n_6 ;
  wire \state[1]_i_4_n_6 ;
  wire \state[1]_i_5__0_n_6 ;
  wire \state[1]_i_6_n_6 ;
  wire \state[1]_i_7_n_6 ;
  wire \state[1]_i_8_n_6 ;
  wire [0:0]\state_reg[0] ;
  wire [28:6]sum2_fu_122_p2;
  wire tmp_6_i_i_reg_199;
  wire \tmp_6_i_i_reg_199[0]_i_2_n_6 ;
  wire \usedw_reg[6] ;
  wire [0:0]\usedw_reg[6]_0 ;
  wire [0:0]\waddr_reg[0] ;
  wire [3:3]\NLW_rep_fu_74_reg[28]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h88800000)) 
    \SRL_SIG_reg[4][3]_srl5_i_1 
       (.I0(out_V_c_full_n),
        .I1(\ap_CS_fsm_reg_n_6_[0] ),
        .I2(start_once_reg),
        .I3(start_for_StreamingDataWidthCo_U0_full_n),
        .I4(Mem2Stream_Batch9_U0_ap_start),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'hF1F1F1F1F1F111F1)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_reg_grp_Mem2Stream_fu_98_ap_start_reg_1),
        .I1(ap_reg_grp_Mem2Stream_fu_98_ap_start_reg_0),
        .I2(\ap_CS_fsm_reg_n_6_[0] ),
        .I3(out_V_c_full_n),
        .I4(int_ap_idle_i_2_n_6),
        .I5(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[0]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h2020200000000000)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\ap_CS_fsm_reg_n_6_[0] ),
        .I1(ap_CS_fsm_state2),
        .I2(Mem2Stream_Batch9_U0_ap_start),
        .I3(start_for_StreamingDataWidthCo_U0_full_n),
        .I4(start_once_reg),
        .I5(out_V_c_full_n),
        .O(\ap_CS_fsm[1]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[1]_i_3__1 
       (.I0(\ap_CS_fsm_reg_n_6_[0] ),
        .I1(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[1]_i_3__1_n_6 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1_n_6 ),
        .Q(\ap_CS_fsm_reg_n_6_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Mem2Stream_fu_98_n_40),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Mem2Stream_1_fu_108_n_9),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_grp_Mem2Stream_1_fu_108_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Mem2Stream_1_fu_108_n_75),
        .Q(ap_reg_grp_Mem2Stream_1_fu_108_ap_start),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_grp_Mem2Stream_fu_98_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Mem2Stream_fu_98_n_71),
        .Q(ap_reg_grp_Mem2Stream_fu_98_ap_start),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    \data_p2[38]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(\data_p2[42]_i_3_n_6 ),
        .I2(ap_CS_fsm_state3),
        .I3(tmp_6_i_i_reg_199),
        .O(\data_p2_reg[38] ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h0DDD)) 
    \data_p2[42]_i_2 
       (.I0(ap_CS_fsm_state3),
        .I1(tmp_6_i_i_reg_199),
        .I2(ap_CS_fsm_state2),
        .I3(\data_p2[42]_i_3_n_6 ),
        .O(Mem2Stream_Batch9_U0_m_axi_in_V_ARLEN));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \data_p2[42]_i_3 
       (.I0(rep_fu_74_reg[0]),
        .I1(rep_fu_74_reg[1]),
        .I2(rep_fu_74_reg[3]),
        .I3(rep_fu_74_reg[2]),
        .O(\data_p2[42]_i_3_n_6 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mem2Stream_1 grp_Mem2Stream_1_fu_108
       (.D(ap_NS_fsm),
        .Mem2Stream_Batch9_U0_m_axi_in_V_RREADY(Mem2Stream_Batch9_U0_m_axi_in_V_RREADY),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_6_[0] }),
        .\ap_CS_fsm_reg[0]_0 (\ap_CS_fsm[1]_i_3__1_n_6 ),
        .\ap_CS_fsm_reg[1]_0 (\state[1]_i_4_n_6 ),
        .\ap_CS_fsm_reg[1]_1 (\state[1]_i_6_n_6 ),
        .\ap_CS_fsm_reg[1]_2 (\data_p2_reg[38] ),
        .\ap_CS_fsm_reg[2]_0 (grp_Mem2Stream_1_fu_108_n_9),
        .\ap_CS_fsm_reg[2]_1 (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[9]_0 (ap_NS_fsm_0),
        .ap_clk(ap_clk),
        .ap_reg_grp_Mem2Stream_1_fu_108_ap_start(ap_reg_grp_Mem2Stream_1_fu_108_ap_start),
        .ap_reg_grp_Mem2Stream_1_fu_108_ap_start_reg(grp_Mem2Stream_1_fu_108_n_75),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[28] ({grp_Mem2Stream_1_fu_108_n_76,grp_Mem2Stream_1_fu_108_n_77,grp_Mem2Stream_1_fu_108_n_78,grp_Mem2Stream_1_fu_108_n_79,grp_Mem2Stream_1_fu_108_n_80,grp_Mem2Stream_1_fu_108_n_81,grp_Mem2Stream_1_fu_108_n_82,grp_Mem2Stream_1_fu_108_n_83,grp_Mem2Stream_1_fu_108_n_84,grp_Mem2Stream_1_fu_108_n_85,grp_Mem2Stream_1_fu_108_n_86,grp_Mem2Stream_1_fu_108_n_87,grp_Mem2Stream_1_fu_108_n_88,grp_Mem2Stream_1_fu_108_n_89,grp_Mem2Stream_1_fu_108_n_90,grp_Mem2Stream_1_fu_108_n_91,grp_Mem2Stream_1_fu_108_n_92,grp_Mem2Stream_1_fu_108_n_93,grp_Mem2Stream_1_fu_108_n_94,grp_Mem2Stream_1_fu_108_n_95,grp_Mem2Stream_1_fu_108_n_96,grp_Mem2Stream_1_fu_108_n_97,grp_Mem2Stream_1_fu_108_n_98,grp_Mem2Stream_1_fu_108_n_99,grp_Mem2Stream_1_fu_108_n_100,grp_Mem2Stream_1_fu_108_n_101,grp_Mem2Stream_1_fu_108_n_102,grp_Mem2Stream_1_fu_108_n_103,grp_Mem2Stream_1_fu_108_n_104}),
        .\data_p1_reg[63] (\data_p1_reg[63] ),
        .\e_V_reg_170_reg[63]_0 (e_V_reg_170),
        .hostmem_ARREADY(hostmem_ARREADY),
        .inter0_V_V_full_n(inter0_V_V_full_n),
        .mem_reg(grp_Mem2Stream_1_fu_108_n_8),
        .\q_tmp_reg[63] (\q_tmp_reg[63] ),
        .\rep_fu_74_reg[0] (\data_p2[42]_i_3_n_6 ),
        .\rep_fu_74_reg[25] (\state[1]_i_7_n_6 ),
        .\rep_fu_74_reg[5] (ap_reg_grp_Mem2Stream_fu_98_ap_start_reg_0),
        .\rep_fu_74_reg[9] (int_ap_start_i_5_n_6),
        .s_ready_t_reg(s_ready_t_reg),
        .\state_reg[0] (grp_Mem2Stream_fu_98_n_38),
        .\state_reg[0]_0 (\state_reg[0] ),
        .\tmp_4_reg_203_reg[27] ({sum2_fu_122_p2,in_V_offset1_i_i_reg_190[5:0]}),
        .tmp_6_i_i_reg_199(tmp_6_i_i_reg_199));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mem2Stream grp_Mem2Stream_fu_98
       (.D(D),
        .E(E),
        .Mem2Stream_Batch9_U0_m_axi_in_V_ARVALID(Mem2Stream_Batch9_U0_m_axi_in_V_ARVALID),
        .Q(Q),
        .WEBWE(WEBWE),
        .\ap_CS_fsm_reg[0]_0 (ap_NS_fsm_0),
        .\ap_CS_fsm_reg[0]_1 (\ap_CS_fsm[1]_i_2_n_6 ),
        .\ap_CS_fsm_reg[0]_2 (\ap_CS_fsm[1]_i_3__1_n_6 ),
        .\ap_CS_fsm_reg[1]_0 (grp_Mem2Stream_fu_98_n_40),
        .\ap_CS_fsm_reg[1]_1 (\data_p2_reg[38] ),
        .\ap_CS_fsm_reg[1]_2 (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_1 ),
        .\ap_CS_fsm_reg[2]_1 (Mem2Stream_Batch9_U0_m_axi_in_V_ARLEN),
        .\ap_CS_fsm_reg[2]_2 (mem_reg_i_77__0_n_6),
        .\ap_CS_fsm_reg[2]_3 (ap_CS_fsm_state3),
        .\ap_CS_fsm_reg[9]_0 (ap_NS_fsm),
        .ap_clk(ap_clk),
        .ap_reg_grp_Mem2Stream_fu_98_ap_start(ap_reg_grp_Mem2Stream_fu_98_ap_start),
        .ap_reg_grp_Mem2Stream_fu_98_ap_start_reg(grp_Mem2Stream_fu_98_n_71),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[63] (\data_p1_reg[63] ),
        .\data_p2_reg[28] (\data_p2_reg[28] ),
        .dout_valid_reg(dout_valid_reg),
        .hostmem_ARREADY(hostmem_ARREADY),
        .\in_V_offset1_i_i_reg_190_reg[28] (in_V_offset1_i_i_reg_190),
        .inter0_V_V_full_n(inter0_V_V_full_n),
        .load_p1_from_p2(load_p1_from_p2),
        .\q_tmp_reg[63] (e_V_reg_170),
        .\rep_fu_74_reg[0] (\state[1]_i_3__0_n_6 ),
        .\rep_fu_74_reg[10] (\state[1]_i_5__0_n_6 ),
        .\rep_fu_74_reg[18] (int_ap_start_i_8_n_6),
        .\rep_fu_74_reg[25] (\state[1]_i_7_n_6 ),
        .\rep_fu_74_reg[2] (ap_reg_grp_Mem2Stream_fu_98_ap_start_reg_1),
        .\rep_fu_74_reg[5] (ap_reg_grp_Mem2Stream_fu_98_ap_start_reg_0),
        .s_ready_t_reg(grp_Mem2Stream_fu_98_n_38),
        .s_ready_t_reg_0(s_ready_t_reg_0),
        .\state_reg[0] (\state_reg[0] ),
        .\sum2_reg_150_reg[28]_0 (sum2_fu_122_p2),
        .\sum2_reg_150_reg[28]_1 ({grp_Mem2Stream_1_fu_108_n_76,grp_Mem2Stream_1_fu_108_n_77,grp_Mem2Stream_1_fu_108_n_78,grp_Mem2Stream_1_fu_108_n_79,grp_Mem2Stream_1_fu_108_n_80,grp_Mem2Stream_1_fu_108_n_81,grp_Mem2Stream_1_fu_108_n_82,grp_Mem2Stream_1_fu_108_n_83,grp_Mem2Stream_1_fu_108_n_84,grp_Mem2Stream_1_fu_108_n_85,grp_Mem2Stream_1_fu_108_n_86,grp_Mem2Stream_1_fu_108_n_87,grp_Mem2Stream_1_fu_108_n_88,grp_Mem2Stream_1_fu_108_n_89,grp_Mem2Stream_1_fu_108_n_90,grp_Mem2Stream_1_fu_108_n_91,grp_Mem2Stream_1_fu_108_n_92,grp_Mem2Stream_1_fu_108_n_93,grp_Mem2Stream_1_fu_108_n_94,grp_Mem2Stream_1_fu_108_n_95,grp_Mem2Stream_1_fu_108_n_96,grp_Mem2Stream_1_fu_108_n_97,grp_Mem2Stream_1_fu_108_n_98,grp_Mem2Stream_1_fu_108_n_99,grp_Mem2Stream_1_fu_108_n_100,grp_Mem2Stream_1_fu_108_n_101,grp_Mem2Stream_1_fu_108_n_102,grp_Mem2Stream_1_fu_108_n_103,grp_Mem2Stream_1_fu_108_n_104}),
        .\tmp_4_reg_203_reg[28] (in_V_offset1),
        .tmp_6_i_i_reg_199(tmp_6_i_i_reg_199),
        .\tmp_6_i_i_reg_199_reg[0] (grp_Mem2Stream_1_fu_108_n_8),
        .\usedw_reg[6] (\usedw_reg[6] ),
        .\usedw_reg[6]_0 (\usedw_reg[6]_0 ),
        .\waddr_reg[0] (\waddr_reg[0] ));
  LUT5 #(
    .INIT(32'h88800000)) 
    \in_V_offset1_i_i_reg_190[28]_i_1 
       (.I0(\ap_CS_fsm_reg_n_6_[0] ),
        .I1(out_V_c_full_n),
        .I2(start_once_reg),
        .I3(start_for_StreamingDataWidthCo_U0_full_n),
        .I4(Mem2Stream_Batch9_U0_ap_start),
        .O(Mem2Stream_Batch9_U0_out_V_out_write));
  FDRE \in_V_offset1_i_i_reg_190_reg[0] 
       (.C(ap_clk),
        .CE(Mem2Stream_Batch9_U0_out_V_out_write),
        .D(\int_in_V_reg[31] [0]),
        .Q(in_V_offset1_i_i_reg_190[0]),
        .R(1'b0));
  FDRE \in_V_offset1_i_i_reg_190_reg[10] 
       (.C(ap_clk),
        .CE(Mem2Stream_Batch9_U0_out_V_out_write),
        .D(\int_in_V_reg[31] [10]),
        .Q(in_V_offset1_i_i_reg_190[10]),
        .R(1'b0));
  FDRE \in_V_offset1_i_i_reg_190_reg[11] 
       (.C(ap_clk),
        .CE(Mem2Stream_Batch9_U0_out_V_out_write),
        .D(\int_in_V_reg[31] [11]),
        .Q(in_V_offset1_i_i_reg_190[11]),
        .R(1'b0));
  FDRE \in_V_offset1_i_i_reg_190_reg[12] 
       (.C(ap_clk),
        .CE(Mem2Stream_Batch9_U0_out_V_out_write),
        .D(\int_in_V_reg[31] [12]),
        .Q(in_V_offset1_i_i_reg_190[12]),
        .R(1'b0));
  FDRE \in_V_offset1_i_i_reg_190_reg[13] 
       (.C(ap_clk),
        .CE(Mem2Stream_Batch9_U0_out_V_out_write),
        .D(\int_in_V_reg[31] [13]),
        .Q(in_V_offset1_i_i_reg_190[13]),
        .R(1'b0));
  FDRE \in_V_offset1_i_i_reg_190_reg[14] 
       (.C(ap_clk),
        .CE(Mem2Stream_Batch9_U0_out_V_out_write),
        .D(\int_in_V_reg[31] [14]),
        .Q(in_V_offset1_i_i_reg_190[14]),
        .R(1'b0));
  FDRE \in_V_offset1_i_i_reg_190_reg[15] 
       (.C(ap_clk),
        .CE(Mem2Stream_Batch9_U0_out_V_out_write),
        .D(\int_in_V_reg[31] [15]),
        .Q(in_V_offset1_i_i_reg_190[15]),
        .R(1'b0));
  FDRE \in_V_offset1_i_i_reg_190_reg[16] 
       (.C(ap_clk),
        .CE(Mem2Stream_Batch9_U0_out_V_out_write),
        .D(\int_in_V_reg[31] [16]),
        .Q(in_V_offset1_i_i_reg_190[16]),
        .R(1'b0));
  FDRE \in_V_offset1_i_i_reg_190_reg[17] 
       (.C(ap_clk),
        .CE(Mem2Stream_Batch9_U0_out_V_out_write),
        .D(\int_in_V_reg[31] [17]),
        .Q(in_V_offset1_i_i_reg_190[17]),
        .R(1'b0));
  FDRE \in_V_offset1_i_i_reg_190_reg[18] 
       (.C(ap_clk),
        .CE(Mem2Stream_Batch9_U0_out_V_out_write),
        .D(\int_in_V_reg[31] [18]),
        .Q(in_V_offset1_i_i_reg_190[18]),
        .R(1'b0));
  FDRE \in_V_offset1_i_i_reg_190_reg[19] 
       (.C(ap_clk),
        .CE(Mem2Stream_Batch9_U0_out_V_out_write),
        .D(\int_in_V_reg[31] [19]),
        .Q(in_V_offset1_i_i_reg_190[19]),
        .R(1'b0));
  FDRE \in_V_offset1_i_i_reg_190_reg[1] 
       (.C(ap_clk),
        .CE(Mem2Stream_Batch9_U0_out_V_out_write),
        .D(\int_in_V_reg[31] [1]),
        .Q(in_V_offset1_i_i_reg_190[1]),
        .R(1'b0));
  FDRE \in_V_offset1_i_i_reg_190_reg[20] 
       (.C(ap_clk),
        .CE(Mem2Stream_Batch9_U0_out_V_out_write),
        .D(\int_in_V_reg[31] [20]),
        .Q(in_V_offset1_i_i_reg_190[20]),
        .R(1'b0));
  FDRE \in_V_offset1_i_i_reg_190_reg[21] 
       (.C(ap_clk),
        .CE(Mem2Stream_Batch9_U0_out_V_out_write),
        .D(\int_in_V_reg[31] [21]),
        .Q(in_V_offset1_i_i_reg_190[21]),
        .R(1'b0));
  FDRE \in_V_offset1_i_i_reg_190_reg[22] 
       (.C(ap_clk),
        .CE(Mem2Stream_Batch9_U0_out_V_out_write),
        .D(\int_in_V_reg[31] [22]),
        .Q(in_V_offset1_i_i_reg_190[22]),
        .R(1'b0));
  FDRE \in_V_offset1_i_i_reg_190_reg[23] 
       (.C(ap_clk),
        .CE(Mem2Stream_Batch9_U0_out_V_out_write),
        .D(\int_in_V_reg[31] [23]),
        .Q(in_V_offset1_i_i_reg_190[23]),
        .R(1'b0));
  FDRE \in_V_offset1_i_i_reg_190_reg[24] 
       (.C(ap_clk),
        .CE(Mem2Stream_Batch9_U0_out_V_out_write),
        .D(\int_in_V_reg[31] [24]),
        .Q(in_V_offset1_i_i_reg_190[24]),
        .R(1'b0));
  FDRE \in_V_offset1_i_i_reg_190_reg[25] 
       (.C(ap_clk),
        .CE(Mem2Stream_Batch9_U0_out_V_out_write),
        .D(\int_in_V_reg[31] [25]),
        .Q(in_V_offset1_i_i_reg_190[25]),
        .R(1'b0));
  FDRE \in_V_offset1_i_i_reg_190_reg[26] 
       (.C(ap_clk),
        .CE(Mem2Stream_Batch9_U0_out_V_out_write),
        .D(\int_in_V_reg[31] [26]),
        .Q(in_V_offset1_i_i_reg_190[26]),
        .R(1'b0));
  FDRE \in_V_offset1_i_i_reg_190_reg[27] 
       (.C(ap_clk),
        .CE(Mem2Stream_Batch9_U0_out_V_out_write),
        .D(\int_in_V_reg[31] [27]),
        .Q(in_V_offset1_i_i_reg_190[27]),
        .R(1'b0));
  FDRE \in_V_offset1_i_i_reg_190_reg[28] 
       (.C(ap_clk),
        .CE(Mem2Stream_Batch9_U0_out_V_out_write),
        .D(\int_in_V_reg[31] [28]),
        .Q(in_V_offset1_i_i_reg_190[28]),
        .R(1'b0));
  FDRE \in_V_offset1_i_i_reg_190_reg[2] 
       (.C(ap_clk),
        .CE(Mem2Stream_Batch9_U0_out_V_out_write),
        .D(\int_in_V_reg[31] [2]),
        .Q(in_V_offset1_i_i_reg_190[2]),
        .R(1'b0));
  FDRE \in_V_offset1_i_i_reg_190_reg[3] 
       (.C(ap_clk),
        .CE(Mem2Stream_Batch9_U0_out_V_out_write),
        .D(\int_in_V_reg[31] [3]),
        .Q(in_V_offset1_i_i_reg_190[3]),
        .R(1'b0));
  FDRE \in_V_offset1_i_i_reg_190_reg[4] 
       (.C(ap_clk),
        .CE(Mem2Stream_Batch9_U0_out_V_out_write),
        .D(\int_in_V_reg[31] [4]),
        .Q(in_V_offset1_i_i_reg_190[4]),
        .R(1'b0));
  FDRE \in_V_offset1_i_i_reg_190_reg[5] 
       (.C(ap_clk),
        .CE(Mem2Stream_Batch9_U0_out_V_out_write),
        .D(\int_in_V_reg[31] [5]),
        .Q(in_V_offset1_i_i_reg_190[5]),
        .R(1'b0));
  FDRE \in_V_offset1_i_i_reg_190_reg[6] 
       (.C(ap_clk),
        .CE(Mem2Stream_Batch9_U0_out_V_out_write),
        .D(\int_in_V_reg[31] [6]),
        .Q(in_V_offset1_i_i_reg_190[6]),
        .R(1'b0));
  FDRE \in_V_offset1_i_i_reg_190_reg[7] 
       (.C(ap_clk),
        .CE(Mem2Stream_Batch9_U0_out_V_out_write),
        .D(\int_in_V_reg[31] [7]),
        .Q(in_V_offset1_i_i_reg_190[7]),
        .R(1'b0));
  FDRE \in_V_offset1_i_i_reg_190_reg[8] 
       (.C(ap_clk),
        .CE(Mem2Stream_Batch9_U0_out_V_out_write),
        .D(\int_in_V_reg[31] [8]),
        .Q(in_V_offset1_i_i_reg_190[8]),
        .R(1'b0));
  FDRE \in_V_offset1_i_i_reg_190_reg[9] 
       (.C(ap_clk),
        .CE(Mem2Stream_Batch9_U0_out_V_out_write),
        .D(\int_in_V_reg[31] [9]),
        .Q(in_V_offset1_i_i_reg_190[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    int_ap_idle_i_1
       (.I0(StreamingDataWidthCo_1_U0_ap_start),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg_n_6_[0] ),
        .I3(int_ap_idle_i_2_n_6),
        .I4(image_process_32u_U0_ap_idle),
        .I5(\ap_CS_fsm_reg[0]_1 ),
        .O(ap_idle));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    int_ap_idle_i_2
       (.I0(start_once_reg),
        .I1(start_for_StreamingDataWidthCo_U0_full_n),
        .I2(Mem2Stream_Batch9_U0_ap_start),
        .O(int_ap_idle_i_2_n_6));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    int_ap_ready_i_1
       (.I0(ap_reg_grp_Mem2Stream_fu_98_ap_start_reg_0),
        .I1(ap_CS_fsm_state2),
        .I2(rep_fu_74_reg[0]),
        .I3(rep_fu_74_reg[1]),
        .I4(rep_fu_74_reg[3]),
        .I5(rep_fu_74_reg[2]),
        .O(Mem2Stream_Batch9_U0_ap_ready));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_ap_start_i_10
       (.I0(rep_fu_74_reg__0[21]),
        .I1(rep_fu_74_reg__0[20]),
        .I2(rep_fu_74_reg__1[23]),
        .I3(rep_fu_74_reg__0[22]),
        .O(int_ap_start_i_10_n_6));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    int_ap_start_i_2
       (.I0(rep_fu_74_reg[2]),
        .I1(rep_fu_74_reg[3]),
        .I2(rep_fu_74_reg[1]),
        .I3(rep_fu_74_reg[0]),
        .I4(ap_CS_fsm_state2),
        .O(ap_reg_grp_Mem2Stream_fu_98_ap_start_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    int_ap_start_i_3
       (.I0(int_ap_start_i_5_n_6),
        .I1(rep_fu_74_reg__0[5]),
        .I2(rep_fu_74_reg__0[4]),
        .I3(rep_fu_74_reg__0[7]),
        .I4(rep_fu_74_reg__0[6]),
        .I5(int_ap_start_i_6_n_6),
        .O(ap_reg_grp_Mem2Stream_fu_98_ap_start_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    int_ap_start_i_5
       (.I0(int_ap_start_i_7_n_6),
        .I1(rep_fu_74_reg__0[9]),
        .I2(rep_fu_74_reg__0[8]),
        .I3(rep_fu_74_reg__0[11]),
        .I4(rep_fu_74_reg__0[10]),
        .I5(int_ap_start_i_8_n_6),
        .O(int_ap_start_i_5_n_6));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    int_ap_start_i_6
       (.I0(rep_fu_74_reg__1[26]),
        .I1(rep_fu_74_reg__1[27]),
        .I2(rep_fu_74_reg__1[24]),
        .I3(rep_fu_74_reg__1[25]),
        .I4(int_ap_start_i_9_n_6),
        .O(int_ap_start_i_6_n_6));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_ap_start_i_7
       (.I0(rep_fu_74_reg__0[13]),
        .I1(rep_fu_74_reg__0[12]),
        .I2(rep_fu_74_reg__0[15]),
        .I3(rep_fu_74_reg__0[14]),
        .O(int_ap_start_i_7_n_6));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    int_ap_start_i_8
       (.I0(rep_fu_74_reg__0[18]),
        .I1(rep_fu_74_reg__0[19]),
        .I2(rep_fu_74_reg__0[16]),
        .I3(rep_fu_74_reg__0[17]),
        .I4(int_ap_start_i_10_n_6),
        .O(int_ap_start_i_8_n_6));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_ap_start_i_9
       (.I0(rep_fu_74_reg__1[29]),
        .I1(rep_fu_74_reg__1[28]),
        .I2(rep_fu_74_reg__1[31]),
        .I3(rep_fu_74_reg__1[30]),
        .O(int_ap_start_i_9_n_6));
  LUT3 #(
    .INIT(8'h40)) 
    \mOutPtr[1]_i_2 
       (.I0(start_once_reg),
        .I1(start_for_StreamingDataWidthCo_U0_full_n),
        .I2(Mem2Stream_Batch9_U0_ap_start),
        .O(Mem2Stream_Batch9_U0_start_write));
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_77__0
       (.I0(ap_CS_fsm_state3),
        .I1(tmp_6_i_i_reg_199),
        .O(mem_reg_i_77__0_n_6));
  LUT4 #(
    .INIT(16'hFF10)) 
    \rep_fu_74[0]_i_1 
       (.I0(ap_reg_grp_Mem2Stream_fu_98_ap_start_reg_0),
        .I1(\data_p2[42]_i_3_n_6 ),
        .I2(\rep_fu_74[0]_i_3_n_6 ),
        .I3(\ap_CS_fsm[1]_i_2_n_6 ),
        .O(rep_fu_74));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h80808000)) 
    \rep_fu_74[0]_i_3 
       (.I0(\ap_CS_fsm_reg_n_6_[0] ),
        .I1(Mem2Stream_Batch9_U0_ap_start),
        .I2(out_V_c_full_n),
        .I3(start_once_reg),
        .I4(start_for_StreamingDataWidthCo_U0_full_n),
        .O(\rep_fu_74[0]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFFF)) 
    \rep_fu_74[0]_i_4 
       (.I0(ap_CS_fsm_state2),
        .I1(rep_fu_74_reg[0]),
        .I2(rep_fu_74_reg[1]),
        .I3(rep_fu_74_reg[3]),
        .I4(rep_fu_74_reg[2]),
        .I5(ap_reg_grp_Mem2Stream_fu_98_ap_start_reg_0),
        .O(\rep_fu_74[0]_i_4_n_6 ));
  LUT6 #(
    .INIT(64'h00020000FFFFFFFF)) 
    \rep_fu_74[0]_i_5 
       (.I0(ap_reg_grp_Mem2Stream_fu_98_ap_start_reg_0),
        .I1(rep_fu_74_reg[2]),
        .I2(rep_fu_74_reg[3]),
        .I3(rep_fu_74_reg[1]),
        .I4(ap_CS_fsm_state2),
        .I5(rep_fu_74_reg[0]),
        .O(\rep_fu_74[0]_i_5_n_6 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \rep_fu_74[4]_i_2 
       (.I0(ap_reg_grp_Mem2Stream_fu_98_ap_start_reg_0),
        .I1(ap_reg_grp_Mem2Stream_fu_98_ap_start_reg_1),
        .I2(rep_fu_74_reg__0[4]),
        .O(\rep_fu_74[4]_i_2_n_6 ));
  FDRE \rep_fu_74_reg[0] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\rep_fu_74_reg[0]_i_2_n_13 ),
        .Q(rep_fu_74_reg[0]),
        .R(rep_fu_74));
  CARRY4 \rep_fu_74_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\rep_fu_74_reg[0]_i_2_n_6 ,\rep_fu_74_reg[0]_i_2_n_7 ,\rep_fu_74_reg[0]_i_2_n_8 ,\rep_fu_74_reg[0]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\rep_fu_74[0]_i_4_n_6 }),
        .O({\rep_fu_74_reg[0]_i_2_n_10 ,\rep_fu_74_reg[0]_i_2_n_11 ,\rep_fu_74_reg[0]_i_2_n_12 ,\rep_fu_74_reg[0]_i_2_n_13 }),
        .S({rep_fu_74_reg[3:1],\rep_fu_74[0]_i_5_n_6 }));
  FDRE \rep_fu_74_reg[10] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\rep_fu_74_reg[8]_i_1_n_11 ),
        .Q(rep_fu_74_reg__0[10]),
        .R(rep_fu_74));
  FDRE \rep_fu_74_reg[11] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\rep_fu_74_reg[8]_i_1_n_10 ),
        .Q(rep_fu_74_reg__0[11]),
        .R(rep_fu_74));
  FDRE \rep_fu_74_reg[12] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\rep_fu_74_reg[12]_i_1_n_13 ),
        .Q(rep_fu_74_reg__0[12]),
        .R(rep_fu_74));
  CARRY4 \rep_fu_74_reg[12]_i_1 
       (.CI(\rep_fu_74_reg[8]_i_1_n_6 ),
        .CO({\rep_fu_74_reg[12]_i_1_n_6 ,\rep_fu_74_reg[12]_i_1_n_7 ,\rep_fu_74_reg[12]_i_1_n_8 ,\rep_fu_74_reg[12]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rep_fu_74_reg[12]_i_1_n_10 ,\rep_fu_74_reg[12]_i_1_n_11 ,\rep_fu_74_reg[12]_i_1_n_12 ,\rep_fu_74_reg[12]_i_1_n_13 }),
        .S(rep_fu_74_reg__0[15:12]));
  FDRE \rep_fu_74_reg[13] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\rep_fu_74_reg[12]_i_1_n_12 ),
        .Q(rep_fu_74_reg__0[13]),
        .R(rep_fu_74));
  FDRE \rep_fu_74_reg[14] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\rep_fu_74_reg[12]_i_1_n_11 ),
        .Q(rep_fu_74_reg__0[14]),
        .R(rep_fu_74));
  FDRE \rep_fu_74_reg[15] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\rep_fu_74_reg[12]_i_1_n_10 ),
        .Q(rep_fu_74_reg__0[15]),
        .R(rep_fu_74));
  FDRE \rep_fu_74_reg[16] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\rep_fu_74_reg[16]_i_1_n_13 ),
        .Q(rep_fu_74_reg__0[16]),
        .R(rep_fu_74));
  CARRY4 \rep_fu_74_reg[16]_i_1 
       (.CI(\rep_fu_74_reg[12]_i_1_n_6 ),
        .CO({\rep_fu_74_reg[16]_i_1_n_6 ,\rep_fu_74_reg[16]_i_1_n_7 ,\rep_fu_74_reg[16]_i_1_n_8 ,\rep_fu_74_reg[16]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rep_fu_74_reg[16]_i_1_n_10 ,\rep_fu_74_reg[16]_i_1_n_11 ,\rep_fu_74_reg[16]_i_1_n_12 ,\rep_fu_74_reg[16]_i_1_n_13 }),
        .S(rep_fu_74_reg__0[19:16]));
  FDRE \rep_fu_74_reg[17] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\rep_fu_74_reg[16]_i_1_n_12 ),
        .Q(rep_fu_74_reg__0[17]),
        .R(rep_fu_74));
  FDRE \rep_fu_74_reg[18] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\rep_fu_74_reg[16]_i_1_n_11 ),
        .Q(rep_fu_74_reg__0[18]),
        .R(rep_fu_74));
  FDRE \rep_fu_74_reg[19] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\rep_fu_74_reg[16]_i_1_n_10 ),
        .Q(rep_fu_74_reg__0[19]),
        .R(rep_fu_74));
  FDRE \rep_fu_74_reg[1] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\rep_fu_74_reg[0]_i_2_n_12 ),
        .Q(rep_fu_74_reg[1]),
        .R(rep_fu_74));
  FDRE \rep_fu_74_reg[20] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\rep_fu_74_reg[20]_i_1_n_13 ),
        .Q(rep_fu_74_reg__0[20]),
        .R(rep_fu_74));
  CARRY4 \rep_fu_74_reg[20]_i_1 
       (.CI(\rep_fu_74_reg[16]_i_1_n_6 ),
        .CO({\rep_fu_74_reg[20]_i_1_n_6 ,\rep_fu_74_reg[20]_i_1_n_7 ,\rep_fu_74_reg[20]_i_1_n_8 ,\rep_fu_74_reg[20]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rep_fu_74_reg[20]_i_1_n_10 ,\rep_fu_74_reg[20]_i_1_n_11 ,\rep_fu_74_reg[20]_i_1_n_12 ,\rep_fu_74_reg[20]_i_1_n_13 }),
        .S({rep_fu_74_reg__1[23],rep_fu_74_reg__0[22:20]}));
  FDRE \rep_fu_74_reg[21] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\rep_fu_74_reg[20]_i_1_n_12 ),
        .Q(rep_fu_74_reg__0[21]),
        .R(rep_fu_74));
  FDRE \rep_fu_74_reg[22] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\rep_fu_74_reg[20]_i_1_n_11 ),
        .Q(rep_fu_74_reg__0[22]),
        .R(rep_fu_74));
  FDRE \rep_fu_74_reg[23] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\rep_fu_74_reg[20]_i_1_n_10 ),
        .Q(rep_fu_74_reg__1[23]),
        .R(rep_fu_74));
  FDRE \rep_fu_74_reg[24] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\rep_fu_74_reg[24]_i_1_n_13 ),
        .Q(rep_fu_74_reg__1[24]),
        .R(rep_fu_74));
  CARRY4 \rep_fu_74_reg[24]_i_1 
       (.CI(\rep_fu_74_reg[20]_i_1_n_6 ),
        .CO({\rep_fu_74_reg[24]_i_1_n_6 ,\rep_fu_74_reg[24]_i_1_n_7 ,\rep_fu_74_reg[24]_i_1_n_8 ,\rep_fu_74_reg[24]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rep_fu_74_reg[24]_i_1_n_10 ,\rep_fu_74_reg[24]_i_1_n_11 ,\rep_fu_74_reg[24]_i_1_n_12 ,\rep_fu_74_reg[24]_i_1_n_13 }),
        .S(rep_fu_74_reg__1[27:24]));
  FDRE \rep_fu_74_reg[25] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\rep_fu_74_reg[24]_i_1_n_12 ),
        .Q(rep_fu_74_reg__1[25]),
        .R(rep_fu_74));
  FDRE \rep_fu_74_reg[26] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\rep_fu_74_reg[24]_i_1_n_11 ),
        .Q(rep_fu_74_reg__1[26]),
        .R(rep_fu_74));
  FDRE \rep_fu_74_reg[27] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\rep_fu_74_reg[24]_i_1_n_10 ),
        .Q(rep_fu_74_reg__1[27]),
        .R(rep_fu_74));
  FDRE \rep_fu_74_reg[28] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\rep_fu_74_reg[28]_i_1_n_13 ),
        .Q(rep_fu_74_reg__1[28]),
        .R(rep_fu_74));
  CARRY4 \rep_fu_74_reg[28]_i_1 
       (.CI(\rep_fu_74_reg[24]_i_1_n_6 ),
        .CO({\NLW_rep_fu_74_reg[28]_i_1_CO_UNCONNECTED [3],\rep_fu_74_reg[28]_i_1_n_7 ,\rep_fu_74_reg[28]_i_1_n_8 ,\rep_fu_74_reg[28]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rep_fu_74_reg[28]_i_1_n_10 ,\rep_fu_74_reg[28]_i_1_n_11 ,\rep_fu_74_reg[28]_i_1_n_12 ,\rep_fu_74_reg[28]_i_1_n_13 }),
        .S(rep_fu_74_reg__1[31:28]));
  FDRE \rep_fu_74_reg[29] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\rep_fu_74_reg[28]_i_1_n_12 ),
        .Q(rep_fu_74_reg__1[29]),
        .R(rep_fu_74));
  FDRE \rep_fu_74_reg[2] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\rep_fu_74_reg[0]_i_2_n_11 ),
        .Q(rep_fu_74_reg[2]),
        .R(rep_fu_74));
  FDRE \rep_fu_74_reg[30] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\rep_fu_74_reg[28]_i_1_n_11 ),
        .Q(rep_fu_74_reg__1[30]),
        .R(rep_fu_74));
  FDRE \rep_fu_74_reg[31] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\rep_fu_74_reg[28]_i_1_n_10 ),
        .Q(rep_fu_74_reg__1[31]),
        .R(rep_fu_74));
  FDRE \rep_fu_74_reg[3] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\rep_fu_74_reg[0]_i_2_n_10 ),
        .Q(rep_fu_74_reg[3]),
        .R(rep_fu_74));
  FDRE \rep_fu_74_reg[4] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\rep_fu_74_reg[4]_i_1_n_13 ),
        .Q(rep_fu_74_reg__0[4]),
        .R(rep_fu_74));
  CARRY4 \rep_fu_74_reg[4]_i_1 
       (.CI(\rep_fu_74_reg[0]_i_2_n_6 ),
        .CO({\rep_fu_74_reg[4]_i_1_n_6 ,\rep_fu_74_reg[4]_i_1_n_7 ,\rep_fu_74_reg[4]_i_1_n_8 ,\rep_fu_74_reg[4]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,rep_fu_74_reg__0[4]}),
        .O({\rep_fu_74_reg[4]_i_1_n_10 ,\rep_fu_74_reg[4]_i_1_n_11 ,\rep_fu_74_reg[4]_i_1_n_12 ,\rep_fu_74_reg[4]_i_1_n_13 }),
        .S({rep_fu_74_reg__0[7:5],\rep_fu_74[4]_i_2_n_6 }));
  FDRE \rep_fu_74_reg[5] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\rep_fu_74_reg[4]_i_1_n_12 ),
        .Q(rep_fu_74_reg__0[5]),
        .R(rep_fu_74));
  FDRE \rep_fu_74_reg[6] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\rep_fu_74_reg[4]_i_1_n_11 ),
        .Q(rep_fu_74_reg__0[6]),
        .R(rep_fu_74));
  FDRE \rep_fu_74_reg[7] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\rep_fu_74_reg[4]_i_1_n_10 ),
        .Q(rep_fu_74_reg__0[7]),
        .R(rep_fu_74));
  FDRE \rep_fu_74_reg[8] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\rep_fu_74_reg[8]_i_1_n_13 ),
        .Q(rep_fu_74_reg__0[8]),
        .R(rep_fu_74));
  CARRY4 \rep_fu_74_reg[8]_i_1 
       (.CI(\rep_fu_74_reg[4]_i_1_n_6 ),
        .CO({\rep_fu_74_reg[8]_i_1_n_6 ,\rep_fu_74_reg[8]_i_1_n_7 ,\rep_fu_74_reg[8]_i_1_n_8 ,\rep_fu_74_reg[8]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rep_fu_74_reg[8]_i_1_n_10 ,\rep_fu_74_reg[8]_i_1_n_11 ,\rep_fu_74_reg[8]_i_1_n_12 ,\rep_fu_74_reg[8]_i_1_n_13 }),
        .S(rep_fu_74_reg__0[11:8]));
  FDRE \rep_fu_74_reg[9] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\rep_fu_74_reg[8]_i_1_n_12 ),
        .Q(rep_fu_74_reg__0[9]),
        .R(rep_fu_74));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hEEEEE000)) 
    start_once_reg_i_1
       (.I0(ap_reg_grp_Mem2Stream_fu_98_ap_start_reg_1),
        .I1(ap_reg_grp_Mem2Stream_fu_98_ap_start_reg_0),
        .I2(Mem2Stream_Batch9_U0_ap_start),
        .I3(start_for_StreamingDataWidthCo_U0_full_n),
        .I4(start_once_reg),
        .O(start_once_reg_i_1_n_6));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1_n_6),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h0002FFFF)) 
    \state[1]_i_3__0 
       (.I0(rep_fu_74_reg[0]),
        .I1(rep_fu_74_reg[1]),
        .I2(rep_fu_74_reg[3]),
        .I3(rep_fu_74_reg[2]),
        .I4(ap_CS_fsm_state2),
        .O(\state[1]_i_3__0_n_6 ));
  LUT6 #(
    .INIT(64'h0000000055575555)) 
    \state[1]_i_4 
       (.I0(ap_CS_fsm_state2),
        .I1(rep_fu_74_reg[2]),
        .I2(rep_fu_74_reg[3]),
        .I3(rep_fu_74_reg[1]),
        .I4(rep_fu_74_reg[0]),
        .I5(mem_reg_i_77__0_n_6),
        .O(\state[1]_i_4_n_6 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[1]_i_5__0 
       (.I0(rep_fu_74_reg__0[10]),
        .I1(rep_fu_74_reg__0[11]),
        .I2(rep_fu_74_reg__0[8]),
        .I3(rep_fu_74_reg__0[9]),
        .I4(int_ap_start_i_7_n_6),
        .O(\state[1]_i_5__0_n_6 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \state[1]_i_6 
       (.I0(ap_CS_fsm_state2),
        .I1(rep_fu_74_reg[0]),
        .I2(rep_fu_74_reg[1]),
        .I3(rep_fu_74_reg[3]),
        .I4(rep_fu_74_reg[2]),
        .I5(ap_CS_fsm_state3),
        .O(\state[1]_i_6_n_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \state[1]_i_7 
       (.I0(int_ap_start_i_9_n_6),
        .I1(rep_fu_74_reg__1[25]),
        .I2(rep_fu_74_reg__1[24]),
        .I3(rep_fu_74_reg__1[27]),
        .I4(rep_fu_74_reg__1[26]),
        .I5(\state[1]_i_8_n_6 ),
        .O(\state[1]_i_7_n_6 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[1]_i_8 
       (.I0(rep_fu_74_reg__0[5]),
        .I1(rep_fu_74_reg__0[4]),
        .I2(rep_fu_74_reg__0[7]),
        .I3(rep_fu_74_reg__0[6]),
        .O(\state[1]_i_8_n_6 ));
  FDRE \tmp_4_reg_203_reg[10] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rep_fu_74_reg__0[4]),
        .Q(in_V_offset1[10]),
        .R(1'b0));
  FDRE \tmp_4_reg_203_reg[11] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rep_fu_74_reg__0[5]),
        .Q(in_V_offset1[11]),
        .R(1'b0));
  FDRE \tmp_4_reg_203_reg[12] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rep_fu_74_reg__0[6]),
        .Q(in_V_offset1[12]),
        .R(1'b0));
  FDRE \tmp_4_reg_203_reg[13] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rep_fu_74_reg__0[7]),
        .Q(in_V_offset1[13]),
        .R(1'b0));
  FDRE \tmp_4_reg_203_reg[14] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rep_fu_74_reg__0[8]),
        .Q(in_V_offset1[14]),
        .R(1'b0));
  FDRE \tmp_4_reg_203_reg[15] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rep_fu_74_reg__0[9]),
        .Q(in_V_offset1[15]),
        .R(1'b0));
  FDRE \tmp_4_reg_203_reg[16] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rep_fu_74_reg__0[10]),
        .Q(in_V_offset1[16]),
        .R(1'b0));
  FDRE \tmp_4_reg_203_reg[17] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rep_fu_74_reg__0[11]),
        .Q(in_V_offset1[17]),
        .R(1'b0));
  FDRE \tmp_4_reg_203_reg[18] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rep_fu_74_reg__0[12]),
        .Q(in_V_offset1[18]),
        .R(1'b0));
  FDRE \tmp_4_reg_203_reg[19] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rep_fu_74_reg__0[13]),
        .Q(in_V_offset1[19]),
        .R(1'b0));
  FDRE \tmp_4_reg_203_reg[20] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rep_fu_74_reg__0[14]),
        .Q(in_V_offset1[20]),
        .R(1'b0));
  FDRE \tmp_4_reg_203_reg[21] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rep_fu_74_reg__0[15]),
        .Q(in_V_offset1[21]),
        .R(1'b0));
  FDRE \tmp_4_reg_203_reg[22] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rep_fu_74_reg__0[16]),
        .Q(in_V_offset1[22]),
        .R(1'b0));
  FDRE \tmp_4_reg_203_reg[23] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rep_fu_74_reg__0[17]),
        .Q(in_V_offset1[23]),
        .R(1'b0));
  FDRE \tmp_4_reg_203_reg[24] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rep_fu_74_reg__0[18]),
        .Q(in_V_offset1[24]),
        .R(1'b0));
  FDRE \tmp_4_reg_203_reg[25] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rep_fu_74_reg__0[19]),
        .Q(in_V_offset1[25]),
        .R(1'b0));
  FDRE \tmp_4_reg_203_reg[26] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rep_fu_74_reg__0[20]),
        .Q(in_V_offset1[26]),
        .R(1'b0));
  FDRE \tmp_4_reg_203_reg[27] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rep_fu_74_reg__0[21]),
        .Q(in_V_offset1[27]),
        .R(1'b0));
  FDRE \tmp_4_reg_203_reg[28] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rep_fu_74_reg__0[22]),
        .Q(in_V_offset1[28]),
        .R(1'b0));
  FDRE \tmp_4_reg_203_reg[6] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rep_fu_74_reg[0]),
        .Q(in_V_offset1[6]),
        .R(1'b0));
  FDRE \tmp_4_reg_203_reg[7] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rep_fu_74_reg[1]),
        .Q(in_V_offset1[7]),
        .R(1'b0));
  FDRE \tmp_4_reg_203_reg[8] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rep_fu_74_reg[2]),
        .Q(in_V_offset1[8]),
        .R(1'b0));
  FDRE \tmp_4_reg_203_reg[9] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(rep_fu_74_reg[3]),
        .Q(in_V_offset1[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000000)) 
    \tmp_6_i_i_reg_199[0]_i_1 
       (.I0(rep_fu_74_reg[0]),
        .I1(rep_fu_74_reg[1]),
        .I2(rep_fu_74_reg[3]),
        .I3(rep_fu_74_reg[2]),
        .I4(ap_reg_grp_Mem2Stream_fu_98_ap_start_reg_0),
        .I5(ap_CS_fsm_state2),
        .O(p_7_in));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \tmp_6_i_i_reg_199[0]_i_2 
       (.I0(rep_fu_74_reg[2]),
        .I1(rep_fu_74_reg[3]),
        .I2(rep_fu_74_reg[1]),
        .I3(rep_fu_74_reg[0]),
        .O(\tmp_6_i_i_reg_199[0]_i_2_n_6 ));
  FDRE \tmp_6_i_i_reg_199_reg[0] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\tmp_6_i_i_reg_199[0]_i_2_n_6 ),
        .Q(tmp_6_i_i_reg_199),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Stream2Mem
   (\ap_CS_fsm_reg[6]_0 ,
    pop0,
    \data_p2_reg[42] ,
    empty_n_reg,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[2]_0 ,
    mem_reg,
    mem_reg_0,
    Stream2Mem_Batch_U0_m_axi_out_V_AWVALID,
    D,
    dout_valid_reg,
    ap_reg_grp_Stream2Mem_fu_78_ap_start_reg,
    \sum2_reg_157_reg[28]_0 ,
    \data_p2_reg[28] ,
    \q_tmp_reg[63] ,
    ap_clk,
    ap_rst_n_inv,
    \ap_CS_fsm_reg[2]_1 ,
    Q,
    hostmem_BVALID,
    \rep_fu_68_reg[5] ,
    hostmem_AWREADY,
    data_vld_reg,
    empty_n_reg_0,
    ap_rst_n,
    s_ready_t_reg,
    hostmem_WREADY,
    \rep_fu_68_reg[18] ,
    \rep_fu_68_reg[10] ,
    \rep_fu_68_reg[25] ,
    \ap_CS_fsm_reg[1]_1 ,
    \ap_CS_fsm_reg[2]_2 ,
    \rep_fu_68_reg[2] ,
    memOutStrm_V_V_empty_n,
    \ap_CS_fsm_reg[2]_3 ,
    \rep_fu_68_reg[0] ,
    \rep_fu_68_reg[9] ,
    tmp_1_i_reg_179,
    \ap_CS_fsm_reg[0]_0 ,
    \ap_CS_fsm_reg[0]_1 ,
    \ap_CS_fsm_reg[0]_2 ,
    ap_reg_grp_Stream2Mem_fu_78_ap_start,
    \tmp_3_reg_183_reg[28] ,
    \out_V_offset1_i_reg_170_reg[28] ,
    \dout_buf_reg[63] );
  output \ap_CS_fsm_reg[6]_0 ;
  output pop0;
  output [0:0]\data_p2_reg[42] ;
  output empty_n_reg;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  output \ap_CS_fsm_reg[2]_0 ;
  output mem_reg;
  output mem_reg_0;
  output Stream2Mem_Batch_U0_m_axi_out_V_AWVALID;
  output [1:0]D;
  output dout_valid_reg;
  output ap_reg_grp_Stream2Mem_fu_78_ap_start_reg;
  output [22:0]\sum2_reg_157_reg[28]_0 ;
  output [28:0]\data_p2_reg[28] ;
  output [63:0]\q_tmp_reg[63] ;
  input ap_clk;
  input ap_rst_n_inv;
  input \ap_CS_fsm_reg[2]_1 ;
  input [1:0]Q;
  input hostmem_BVALID;
  input \rep_fu_68_reg[5] ;
  input hostmem_AWREADY;
  input data_vld_reg;
  input empty_n_reg_0;
  input ap_rst_n;
  input s_ready_t_reg;
  input hostmem_WREADY;
  input \rep_fu_68_reg[18] ;
  input \rep_fu_68_reg[10] ;
  input \rep_fu_68_reg[25] ;
  input \ap_CS_fsm_reg[1]_1 ;
  input \ap_CS_fsm_reg[2]_2 ;
  input \rep_fu_68_reg[2] ;
  input memOutStrm_V_V_empty_n;
  input [2:0]\ap_CS_fsm_reg[2]_3 ;
  input \rep_fu_68_reg[0] ;
  input \rep_fu_68_reg[9] ;
  input tmp_1_i_reg_179;
  input \ap_CS_fsm_reg[0]_0 ;
  input \ap_CS_fsm_reg[0]_1 ;
  input [0:0]\ap_CS_fsm_reg[0]_2 ;
  input ap_reg_grp_Stream2Mem_fu_78_ap_start;
  input [22:0]\tmp_3_reg_183_reg[28] ;
  input [28:0]\out_V_offset1_i_reg_170_reg[28] ;
  input [63:0]\dout_buf_reg[63] ;

  wire [1:0]D;
  wire [1:0]Q;
  wire Stream2Mem_Batch_U0_m_axi_out_V_AWVALID;
  wire \ap_CS_fsm[2]_i_2__5_n_6 ;
  wire \ap_CS_fsm[2]_i_4__1_n_6 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire [0:0]\ap_CS_fsm_reg[0]_2 ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg[2]_2 ;
  wire [2:0]\ap_CS_fsm_reg[2]_3 ;
  wire \ap_CS_fsm_reg[4]_srl2___Stream2Mem_Batch_U0_grp_Stream2Mem_fu_78_ap_CS_fsm_reg_r_0_i_2__0_n_6 ;
  wire \ap_CS_fsm_reg[4]_srl2___Stream2Mem_Batch_U0_grp_Stream2Mem_fu_78_ap_CS_fsm_reg_r_0_n_6 ;
  wire \ap_CS_fsm_reg[5]_Stream2Mem_Batch_U0_grp_Stream2Mem_fu_78_ap_CS_fsm_reg_r_1_n_6 ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire ap_CS_fsm_reg_gate_n_6;
  wire \ap_CS_fsm_reg_n_6_[0] ;
  wire \ap_CS_fsm_reg_n_6_[6] ;
  wire ap_CS_fsm_reg_r_0_n_6;
  wire ap_CS_fsm_reg_r_n_6;
  wire ap_CS_fsm_state10;
  wire [7:0]ap_NS_fsm;
  wire ap_NS_fsm113_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__4_n_6;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__4_n_6;
  wire ap_enable_reg_pp0_iter2_i_1__3_n_6;
  wire ap_enable_reg_pp0_iter2_reg_n_6;
  wire ap_reg_grp_Stream2Mem_fu_78_ap_start;
  wire ap_reg_grp_Stream2Mem_fu_78_ap_start_reg;
  wire ap_reg_ioackin_m_axi_out_V_WREADY_i_1_n_6;
  wire ap_reg_ioackin_m_axi_out_V_WREADY_i_2_n_6;
  wire ap_reg_ioackin_m_axi_out_V_WREADY_reg_n_6;
  wire ap_reg_pp0_iter1_tmp_reg_168;
  wire \ap_reg_pp0_iter1_tmp_reg_168[0]_i_1_n_6 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \data_p2[42]_i_3__0_n_6 ;
  wire \data_p2[42]_i_4_n_6 ;
  wire [28:0]\data_p2_reg[28] ;
  wire [0:0]\data_p2_reg[42] ;
  wire data_vld_reg;
  wire [63:0]\dout_buf_reg[63] ;
  wire dout_valid_reg;
  wire empty_n_i_2__1_n_6;
  wire empty_n_i_3__1_n_6;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire full_n_i_5_n_6;
  wire hostmem_AWREADY;
  wire hostmem_BVALID;
  wire hostmem_WREADY;
  wire [10:0]i_3_fu_151_p2;
  wire i_reg_110;
  wire i_reg_1100;
  wire \i_reg_110[10]_i_4_n_6 ;
  wire \i_reg_110[10]_i_5_n_6 ;
  wire \i_reg_110[10]_i_6_n_6 ;
  wire \i_reg_110[10]_i_7_n_6 ;
  wire \i_reg_110[10]_i_8_n_6 ;
  wire [10:0]i_reg_110_reg__0;
  wire memOutStrm_V_V_empty_n;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_i_87_n_6;
  wire [28:0]\out_V_offset1_i_reg_170_reg[28] ;
  wire pop0;
  wire [63:0]\q_tmp_reg[63] ;
  wire \rep_fu_68_reg[0] ;
  wire \rep_fu_68_reg[10] ;
  wire \rep_fu_68_reg[18] ;
  wire \rep_fu_68_reg[25] ;
  wire \rep_fu_68_reg[2] ;
  wire \rep_fu_68_reg[5] ;
  wire \rep_fu_68_reg[9] ;
  wire s_ready_t_reg;
  wire \sum2_reg_157[13]_i_2_n_6 ;
  wire \sum2_reg_157[13]_i_3_n_6 ;
  wire \sum2_reg_157[13]_i_4_n_6 ;
  wire \sum2_reg_157[13]_i_5_n_6 ;
  wire \sum2_reg_157[17]_i_2_n_6 ;
  wire \sum2_reg_157[17]_i_3_n_6 ;
  wire \sum2_reg_157[17]_i_4_n_6 ;
  wire \sum2_reg_157[17]_i_5_n_6 ;
  wire \sum2_reg_157[21]_i_2_n_6 ;
  wire \sum2_reg_157[21]_i_3_n_6 ;
  wire \sum2_reg_157[21]_i_4_n_6 ;
  wire \sum2_reg_157[21]_i_5_n_6 ;
  wire \sum2_reg_157[25]_i_2_n_6 ;
  wire \sum2_reg_157[25]_i_3_n_6 ;
  wire \sum2_reg_157[25]_i_4_n_6 ;
  wire \sum2_reg_157[25]_i_5_n_6 ;
  wire \sum2_reg_157[28]_i_3_n_6 ;
  wire \sum2_reg_157[28]_i_4_n_6 ;
  wire \sum2_reg_157[28]_i_5_n_6 ;
  wire \sum2_reg_157[9]_i_2_n_6 ;
  wire \sum2_reg_157[9]_i_3_n_6 ;
  wire \sum2_reg_157[9]_i_4_n_6 ;
  wire \sum2_reg_157[9]_i_5_n_6 ;
  wire \sum2_reg_157_reg[13]_i_1_n_6 ;
  wire \sum2_reg_157_reg[13]_i_1_n_7 ;
  wire \sum2_reg_157_reg[13]_i_1_n_8 ;
  wire \sum2_reg_157_reg[13]_i_1_n_9 ;
  wire \sum2_reg_157_reg[17]_i_1_n_6 ;
  wire \sum2_reg_157_reg[17]_i_1_n_7 ;
  wire \sum2_reg_157_reg[17]_i_1_n_8 ;
  wire \sum2_reg_157_reg[17]_i_1_n_9 ;
  wire \sum2_reg_157_reg[21]_i_1_n_6 ;
  wire \sum2_reg_157_reg[21]_i_1_n_7 ;
  wire \sum2_reg_157_reg[21]_i_1_n_8 ;
  wire \sum2_reg_157_reg[21]_i_1_n_9 ;
  wire \sum2_reg_157_reg[25]_i_1_n_6 ;
  wire \sum2_reg_157_reg[25]_i_1_n_7 ;
  wire \sum2_reg_157_reg[25]_i_1_n_8 ;
  wire \sum2_reg_157_reg[25]_i_1_n_9 ;
  wire [22:0]\sum2_reg_157_reg[28]_0 ;
  wire \sum2_reg_157_reg[28]_i_2_n_8 ;
  wire \sum2_reg_157_reg[28]_i_2_n_9 ;
  wire \sum2_reg_157_reg[9]_i_1_n_6 ;
  wire \sum2_reg_157_reg[9]_i_1_n_7 ;
  wire \sum2_reg_157_reg[9]_i_1_n_8 ;
  wire \sum2_reg_157_reg[9]_i_1_n_9 ;
  wire tmp_1_i_reg_179;
  wire [22:0]\tmp_3_reg_183_reg[28] ;
  wire tmp_V_reg_1770;
  wire \tmp_reg_168[0]_i_1__0_n_6 ;
  wire \tmp_reg_168_reg_n_6_[0] ;
  wire [3:2]\NLW_sum2_reg_157_reg[28]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_sum2_reg_157_reg[28]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_sum2_reg_157_reg[9]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[0]_i_1__6 
       (.I0(\ap_CS_fsm_reg_n_6_[0] ),
        .I1(ap_reg_grp_Stream2Mem_fu_78_ap_start),
        .I2(ap_CS_fsm_state10),
        .I3(hostmem_BVALID),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hEEAAAEAAEAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(\ap_CS_fsm_reg[2]_3 [2]),
        .I2(tmp_1_i_reg_179),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ap_NS_fsm[0]),
        .I5(\ap_CS_fsm_reg[0]_2 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[1]_i_1__6 
       (.I0(hostmem_AWREADY),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(ap_reg_grp_Stream2Mem_fu_78_ap_start),
        .I3(\ap_CS_fsm_reg_n_6_[0] ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hDFDF0F0FFFDF0F0F)) 
    \ap_CS_fsm[2]_i_1__5 
       (.I0(\ap_CS_fsm_reg[2]_0 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(s_ready_t_reg),
        .I3(\ap_CS_fsm[2]_i_4__1_n_6 ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter2_reg_n_6),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'hAAFBAABB)) 
    \ap_CS_fsm[2]_i_1__7 
       (.I0(\ap_CS_fsm[2]_i_2__5_n_6 ),
        .I1(\rep_fu_68_reg[2] ),
        .I2(\ap_CS_fsm_reg[2]_3 [1]),
        .I3(\ap_CS_fsm_reg[2]_3 [0]),
        .I4(\rep_fu_68_reg[5] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \ap_CS_fsm[2]_i_2__3 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_6),
        .I1(ap_reg_pp0_iter1_tmp_reg_168),
        .I2(ap_reg_ioackin_m_axi_out_V_WREADY_reg_n_6),
        .I3(hostmem_WREADY),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h00000000000027FF)) 
    \ap_CS_fsm[2]_i_2__5 
       (.I0(tmp_1_i_reg_179),
        .I1(ap_NS_fsm[0]),
        .I2(\ap_CS_fsm_reg[0]_2 ),
        .I3(\ap_CS_fsm_reg[2]_3 [2]),
        .I4(\ap_CS_fsm_reg[2]_3 [0]),
        .I5(\ap_CS_fsm_reg[2]_3 [1]),
        .O(\ap_CS_fsm[2]_i_2__5_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[2]_i_4__1 
       (.I0(\i_reg_110[10]_i_5_n_6 ),
        .I1(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[2]_i_4__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(hostmem_BVALID),
        .I1(ap_CS_fsm_state10),
        .I2(\ap_CS_fsm_reg_n_6_[6] ),
        .O(ap_NS_fsm[7]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_6_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\Stream2Mem_Batch_U0/grp_Stream2Mem_fu_78/ap_CS_fsm_reg " *) 
  (* srl_name = "inst/\Stream2Mem_Batch_U0/grp_Stream2Mem_fu_78/ap_CS_fsm_reg[4]_srl2___Stream2Mem_Batch_U0_grp_Stream2Mem_fu_78_ap_CS_fsm_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ap_CS_fsm_reg[4]_srl2___Stream2Mem_Batch_U0_grp_Stream2Mem_fu_78_ap_CS_fsm_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_NS_fsm[3]),
        .Q(\ap_CS_fsm_reg[4]_srl2___Stream2Mem_Batch_U0_grp_Stream2Mem_fu_78_ap_CS_fsm_reg_r_0_n_6 ));
  LUT6 #(
    .INIT(64'hFFFC000055550000)) 
    \ap_CS_fsm_reg[4]_srl2___Stream2Mem_Batch_U0_grp_Stream2Mem_fu_78_ap_CS_fsm_reg_r_0_i_1 
       (.I0(\ap_CS_fsm[2]_i_4__1_n_6 ),
        .I1(ap_reg_ioackin_m_axi_out_V_WREADY_reg_n_6),
        .I2(ap_reg_pp0_iter1_tmp_reg_168),
        .I3(hostmem_WREADY),
        .I4(\ap_CS_fsm_reg[4]_srl2___Stream2Mem_Batch_U0_grp_Stream2Mem_fu_78_ap_CS_fsm_reg_r_0_i_2__0_n_6 ),
        .I5(ap_enable_reg_pp0_iter2_reg_n_6),
        .O(ap_NS_fsm[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm_reg[4]_srl2___Stream2Mem_Batch_U0_grp_Stream2Mem_fu_78_ap_CS_fsm_reg_r_0_i_2__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm_reg[4]_srl2___Stream2Mem_Batch_U0_grp_Stream2Mem_fu_78_ap_CS_fsm_reg_r_0_i_2__0_n_6 ));
  FDRE \ap_CS_fsm_reg[5]_Stream2Mem_Batch_U0_grp_Stream2Mem_fu_78_ap_CS_fsm_reg_r_1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[4]_srl2___Stream2Mem_Batch_U0_grp_Stream2Mem_fu_78_ap_CS_fsm_reg_r_0_n_6 ),
        .Q(\ap_CS_fsm_reg[5]_Stream2Mem_Batch_U0_grp_Stream2Mem_fu_78_ap_CS_fsm_reg_r_1_n_6 ),
        .R(1'b0));
  FDRE \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_gate_n_6),
        .Q(\ap_CS_fsm_reg_n_6_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    ap_CS_fsm_reg_gate
       (.I0(\ap_CS_fsm_reg[5]_Stream2Mem_Batch_U0_grp_Stream2Mem_fu_78_ap_CS_fsm_reg_r_1_n_6 ),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .O(ap_CS_fsm_reg_gate_n_6));
  FDRE ap_CS_fsm_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(ap_CS_fsm_reg_r_n_6),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_0
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_n_6),
        .Q(ap_CS_fsm_reg_r_0_n_6),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_1
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_0_n_6),
        .Q(\ap_CS_fsm_reg[6]_0 ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8A8A8A008A8A8A8A)) 
    ap_enable_reg_pp0_iter0_i_1__4
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(s_ready_t_reg),
        .I3(\i_reg_110[10]_i_5_n_6 ),
        .I4(\i_reg_110[10]_i_4_n_6 ),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_1__4_n_6));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__4_n_6),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h88A08800)) 
    ap_enable_reg_pp0_iter1_i_1__4
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\i_reg_110[10]_i_4_n_6 ),
        .I4(\i_reg_110[10]_i_5_n_6 ),
        .O(ap_enable_reg_pp0_iter1_i_1__4_n_6));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__4_n_6),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00A088A088A088A0)) 
    ap_enable_reg_pp0_iter2_i_1__3
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter2_reg_n_6),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\i_reg_110[10]_i_4_n_6 ),
        .I4(hostmem_AWREADY),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(ap_enable_reg_pp0_iter2_i_1__3_n_6));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__3_n_6),
        .Q(ap_enable_reg_pp0_iter2_reg_n_6),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h20FFFFFF20202020)) 
    ap_reg_grp_Stream2Mem_fu_78_ap_start_i_1
       (.I0(\rep_fu_68_reg[5] ),
        .I1(\rep_fu_68_reg[0] ),
        .I2(\ap_CS_fsm_reg[2]_3 [1]),
        .I3(ap_CS_fsm_state10),
        .I4(hostmem_BVALID),
        .I5(ap_reg_grp_Stream2Mem_fu_78_ap_start),
        .O(ap_reg_grp_Stream2Mem_fu_78_ap_start_reg));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hA2AA0000)) 
    ap_reg_ioackin_m_axi_out_V_WREADY_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter2_reg_n_6),
        .I2(ap_reg_pp0_iter1_tmp_reg_168),
        .I3(ap_reg_ioackin_m_axi_out_V_WREADY_i_2_n_6),
        .I4(ap_reg_ioackin_m_axi_out_V_WREADY_reg_n_6),
        .O(ap_reg_ioackin_m_axi_out_V_WREADY_i_1_n_6));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    ap_reg_ioackin_m_axi_out_V_WREADY_i_2
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(memOutStrm_V_V_empty_n),
        .I2(\tmp_reg_168_reg_n_6_[0] ),
        .O(ap_reg_ioackin_m_axi_out_V_WREADY_i_2_n_6));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_m_axi_out_V_WREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_reg_ioackin_m_axi_out_V_WREADY_i_1_n_6),
        .Q(ap_reg_ioackin_m_axi_out_V_WREADY_reg_n_6),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF5DFFFFAA000000)) 
    \ap_reg_pp0_iter1_tmp_reg_168[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(memOutStrm_V_V_empty_n),
        .I3(\tmp_reg_168_reg_n_6_[0] ),
        .I4(\ap_CS_fsm_reg[2]_0 ),
        .I5(ap_reg_pp0_iter1_tmp_reg_168),
        .O(\ap_reg_pp0_iter1_tmp_reg_168[0]_i_1_n_6 ));
  FDRE \ap_reg_pp0_iter1_tmp_reg_168_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_tmp_reg_168[0]_i_1_n_6 ),
        .Q(ap_reg_pp0_iter1_tmp_reg_168),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFF8F8F800000000)) 
    \data_p2[42]_i_1 
       (.I0(\data_p2[42]_i_3__0_n_6 ),
        .I1(\rep_fu_68_reg[5] ),
        .I2(\data_p2[42]_i_4_n_6 ),
        .I3(\ap_CS_fsm_reg[2]_1 ),
        .I4(Q[0]),
        .I5(hostmem_AWREADY),
        .O(\data_p2_reg[42] ));
  LUT4 #(
    .INIT(16'h1000)) 
    \data_p2[42]_i_3__0 
       (.I0(\ap_CS_fsm_reg[2]_3 [2]),
        .I1(\rep_fu_68_reg[0] ),
        .I2(\ap_CS_fsm_reg[2]_3 [1]),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .O(\data_p2[42]_i_3__0_n_6 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \data_p2[42]_i_4 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(\ap_CS_fsm_reg[2]_3 [2]),
        .I2(tmp_1_i_reg_179),
        .I3(\rep_fu_68_reg[2] ),
        .O(\data_p2[42]_i_4_n_6 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    dout_valid_i_3
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\tmp_reg_168_reg_n_6_[0] ),
        .I2(memOutStrm_V_V_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(tmp_1_i_reg_179),
        .I5(\ap_CS_fsm_reg[2]_3 [2]),
        .O(dout_valid_reg));
  LUT6 #(
    .INIT(64'hAAAAAABFAAAAAAAA)) 
    empty_n_i_1__2
       (.I0(data_vld_reg),
        .I1(empty_n_i_2__1_n_6),
        .I2(\rep_fu_68_reg[5] ),
        .I3(empty_n_i_3__1_n_6),
        .I4(empty_n_reg_0),
        .I5(hostmem_BVALID),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'h10000000)) 
    empty_n_i_2__1
       (.I0(\ap_CS_fsm_reg[2]_3 [2]),
        .I1(\rep_fu_68_reg[0] ),
        .I2(\ap_CS_fsm_reg[2]_3 [1]),
        .I3(ap_CS_fsm_state10),
        .I4(hostmem_BVALID),
        .O(empty_n_i_2__1_n_6));
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_n_i_3__1
       (.I0(hostmem_BVALID),
        .I1(ap_CS_fsm_state10),
        .I2(\ap_CS_fsm_reg[2]_3 [2]),
        .I3(tmp_1_i_reg_179),
        .I4(\rep_fu_68_reg[2] ),
        .O(empty_n_i_3__1_n_6));
  LUT5 #(
    .INIT(32'hFEEEFFFF)) 
    full_n_i_2__0
       (.I0(full_n_i_5_n_6),
        .I1(empty_n_i_3__1_n_6),
        .I2(\ap_CS_fsm_reg[2]_1 ),
        .I3(Q[1]),
        .I4(hostmem_BVALID),
        .O(pop0));
  LUT6 #(
    .INIT(64'hFE00000000000000)) 
    full_n_i_5
       (.I0(\rep_fu_68_reg[25] ),
        .I1(\rep_fu_68_reg[10] ),
        .I2(\rep_fu_68_reg[18] ),
        .I3(hostmem_BVALID),
        .I4(ap_CS_fsm_state10),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(full_n_i_5_n_6));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_110[0]_i_1 
       (.I0(i_reg_110_reg__0[0]),
        .O(i_3_fu_151_p2[0]));
  LUT6 #(
    .INIT(64'hBFFF000000000000)) 
    \i_reg_110[10]_i_1 
       (.I0(\i_reg_110[10]_i_4_n_6 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\i_reg_110[10]_i_5_n_6 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(hostmem_AWREADY),
        .O(i_reg_110));
  LUT4 #(
    .INIT(16'h4000)) 
    \i_reg_110[10]_i_2 
       (.I0(\i_reg_110[10]_i_4_n_6 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\i_reg_110[10]_i_5_n_6 ),
        .I3(ap_enable_reg_pp0_iter0),
        .O(i_reg_1100));
  LUT6 #(
    .INIT(64'hCC6CCCCCCCCCCCCC)) 
    \i_reg_110[10]_i_3 
       (.I0(i_reg_110_reg__0[9]),
        .I1(i_reg_110_reg__0[10]),
        .I2(i_reg_110_reg__0[7]),
        .I3(\i_reg_110[10]_i_6_n_6 ),
        .I4(i_reg_110_reg__0[6]),
        .I5(i_reg_110_reg__0[8]),
        .O(i_3_fu_151_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h5755)) 
    \i_reg_110[10]_i_4 
       (.I0(\ap_CS_fsm_reg[2]_0 ),
        .I1(\tmp_reg_168_reg_n_6_[0] ),
        .I2(memOutStrm_V_V_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\i_reg_110[10]_i_4_n_6 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \i_reg_110[10]_i_5 
       (.I0(\i_reg_110[10]_i_7_n_6 ),
        .I1(i_reg_110_reg__0[3]),
        .I2(i_reg_110_reg__0[4]),
        .I3(i_reg_110_reg__0[1]),
        .I4(i_reg_110_reg__0[2]),
        .O(\i_reg_110[10]_i_5_n_6 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_reg_110[10]_i_6 
       (.I0(i_reg_110_reg__0[4]),
        .I1(i_reg_110_reg__0[2]),
        .I2(i_reg_110_reg__0[0]),
        .I3(i_reg_110_reg__0[1]),
        .I4(i_reg_110_reg__0[3]),
        .I5(i_reg_110_reg__0[5]),
        .O(\i_reg_110[10]_i_6_n_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \i_reg_110[10]_i_7 
       (.I0(i_reg_110_reg__0[7]),
        .I1(i_reg_110_reg__0[8]),
        .I2(i_reg_110_reg__0[5]),
        .I3(i_reg_110_reg__0[6]),
        .I4(i_reg_110_reg__0[0]),
        .I5(\i_reg_110[10]_i_8_n_6 ),
        .O(\i_reg_110[10]_i_7_n_6 ));
  LUT2 #(
    .INIT(4'hB)) 
    \i_reg_110[10]_i_8 
       (.I0(i_reg_110_reg__0[9]),
        .I1(i_reg_110_reg__0[10]),
        .O(\i_reg_110[10]_i_8_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_110[1]_i_1 
       (.I0(i_reg_110_reg__0[0]),
        .I1(i_reg_110_reg__0[1]),
        .O(i_3_fu_151_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_reg_110[2]_i_1 
       (.I0(i_reg_110_reg__0[1]),
        .I1(i_reg_110_reg__0[0]),
        .I2(i_reg_110_reg__0[2]),
        .O(i_3_fu_151_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_reg_110[3]_i_1 
       (.I0(i_reg_110_reg__0[2]),
        .I1(i_reg_110_reg__0[0]),
        .I2(i_reg_110_reg__0[1]),
        .I3(i_reg_110_reg__0[3]),
        .O(i_3_fu_151_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_reg_110[4]_i_1 
       (.I0(i_reg_110_reg__0[3]),
        .I1(i_reg_110_reg__0[1]),
        .I2(i_reg_110_reg__0[0]),
        .I3(i_reg_110_reg__0[2]),
        .I4(i_reg_110_reg__0[4]),
        .O(i_3_fu_151_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_reg_110[5]_i_1 
       (.I0(i_reg_110_reg__0[4]),
        .I1(i_reg_110_reg__0[2]),
        .I2(i_reg_110_reg__0[0]),
        .I3(i_reg_110_reg__0[1]),
        .I4(i_reg_110_reg__0[3]),
        .I5(i_reg_110_reg__0[5]),
        .O(i_3_fu_151_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i_reg_110[6]_i_1__0 
       (.I0(\i_reg_110[10]_i_6_n_6 ),
        .I1(i_reg_110_reg__0[6]),
        .O(i_3_fu_151_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \i_reg_110[7]_i_1 
       (.I0(i_reg_110_reg__0[6]),
        .I1(\i_reg_110[10]_i_6_n_6 ),
        .I2(i_reg_110_reg__0[7]),
        .O(i_3_fu_151_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \i_reg_110[8]_i_1 
       (.I0(i_reg_110_reg__0[7]),
        .I1(\i_reg_110[10]_i_6_n_6 ),
        .I2(i_reg_110_reg__0[6]),
        .I3(i_reg_110_reg__0[8]),
        .O(i_3_fu_151_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \i_reg_110[9]_i_1 
       (.I0(i_reg_110_reg__0[8]),
        .I1(i_reg_110_reg__0[6]),
        .I2(\i_reg_110[10]_i_6_n_6 ),
        .I3(i_reg_110_reg__0[7]),
        .I4(i_reg_110_reg__0[9]),
        .O(i_3_fu_151_p2[9]));
  FDRE \i_reg_110_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_1100),
        .D(i_3_fu_151_p2[0]),
        .Q(i_reg_110_reg__0[0]),
        .R(i_reg_110));
  FDRE \i_reg_110_reg[10] 
       (.C(ap_clk),
        .CE(i_reg_1100),
        .D(i_3_fu_151_p2[10]),
        .Q(i_reg_110_reg__0[10]),
        .R(i_reg_110));
  FDRE \i_reg_110_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_1100),
        .D(i_3_fu_151_p2[1]),
        .Q(i_reg_110_reg__0[1]),
        .R(i_reg_110));
  FDRE \i_reg_110_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_1100),
        .D(i_3_fu_151_p2[2]),
        .Q(i_reg_110_reg__0[2]),
        .R(i_reg_110));
  FDRE \i_reg_110_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_1100),
        .D(i_3_fu_151_p2[3]),
        .Q(i_reg_110_reg__0[3]),
        .R(i_reg_110));
  FDRE \i_reg_110_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_1100),
        .D(i_3_fu_151_p2[4]),
        .Q(i_reg_110_reg__0[4]),
        .R(i_reg_110));
  FDRE \i_reg_110_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_1100),
        .D(i_3_fu_151_p2[5]),
        .Q(i_reg_110_reg__0[5]),
        .R(i_reg_110));
  FDRE \i_reg_110_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_1100),
        .D(i_3_fu_151_p2[6]),
        .Q(i_reg_110_reg__0[6]),
        .R(i_reg_110));
  FDRE \i_reg_110_reg[7] 
       (.C(ap_clk),
        .CE(i_reg_1100),
        .D(i_3_fu_151_p2[7]),
        .Q(i_reg_110_reg__0[7]),
        .R(i_reg_110));
  FDRE \i_reg_110_reg[8] 
       (.C(ap_clk),
        .CE(i_reg_1100),
        .D(i_3_fu_151_p2[8]),
        .Q(i_reg_110_reg__0[8]),
        .R(i_reg_110));
  FDRE \i_reg_110_reg[9] 
       (.C(ap_clk),
        .CE(i_reg_1100),
        .D(i_3_fu_151_p2[9]),
        .Q(i_reg_110_reg__0[9]),
        .R(i_reg_110));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    mem_reg_i_80
       (.I0(ap_reg_ioackin_m_axi_out_V_WREADY_i_2_n_6),
        .I1(\ap_CS_fsm_reg[2]_2 ),
        .I2(ap_enable_reg_pp0_iter2_reg_n_6),
        .I3(ap_reg_pp0_iter1_tmp_reg_168),
        .I4(ap_reg_ioackin_m_axi_out_V_WREADY_reg_n_6),
        .I5(\rep_fu_68_reg[2] ),
        .O(mem_reg_0));
  LUT6 #(
    .INIT(64'h0000AAA800000000)) 
    mem_reg_i_81
       (.I0(ap_reg_ioackin_m_axi_out_V_WREADY_i_2_n_6),
        .I1(\rep_fu_68_reg[18] ),
        .I2(\rep_fu_68_reg[10] ),
        .I3(\rep_fu_68_reg[25] ),
        .I4(mem_reg_i_87_n_6),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(mem_reg));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    mem_reg_i_87
       (.I0(ap_reg_ioackin_m_axi_out_V_WREADY_reg_n_6),
        .I1(ap_reg_pp0_iter1_tmp_reg_168),
        .I2(ap_enable_reg_pp0_iter2_reg_n_6),
        .O(mem_reg_i_87_n_6));
  LUT6 #(
    .INIT(64'hFFFFFFF8F8F8F8F8)) 
    \state[1]_i_2__1 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[2]_1 ),
        .I2(\data_p2[42]_i_4_n_6 ),
        .I3(\rep_fu_68_reg[25] ),
        .I4(\rep_fu_68_reg[9] ),
        .I5(\data_p2[42]_i_3__0_n_6 ),
        .O(Stream2Mem_Batch_U0_m_axi_out_V_AWVALID));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_157[13]_i_2 
       (.I0(\tmp_3_reg_183_reg[28] [7]),
        .I1(\out_V_offset1_i_reg_170_reg[28] [13]),
        .O(\sum2_reg_157[13]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_157[13]_i_3 
       (.I0(\tmp_3_reg_183_reg[28] [6]),
        .I1(\out_V_offset1_i_reg_170_reg[28] [12]),
        .O(\sum2_reg_157[13]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_157[13]_i_4 
       (.I0(\tmp_3_reg_183_reg[28] [5]),
        .I1(\out_V_offset1_i_reg_170_reg[28] [11]),
        .O(\sum2_reg_157[13]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_157[13]_i_5 
       (.I0(\tmp_3_reg_183_reg[28] [4]),
        .I1(\out_V_offset1_i_reg_170_reg[28] [10]),
        .O(\sum2_reg_157[13]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_157[17]_i_2 
       (.I0(\tmp_3_reg_183_reg[28] [11]),
        .I1(\out_V_offset1_i_reg_170_reg[28] [17]),
        .O(\sum2_reg_157[17]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_157[17]_i_3 
       (.I0(\tmp_3_reg_183_reg[28] [10]),
        .I1(\out_V_offset1_i_reg_170_reg[28] [16]),
        .O(\sum2_reg_157[17]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_157[17]_i_4 
       (.I0(\tmp_3_reg_183_reg[28] [9]),
        .I1(\out_V_offset1_i_reg_170_reg[28] [15]),
        .O(\sum2_reg_157[17]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_157[17]_i_5 
       (.I0(\tmp_3_reg_183_reg[28] [8]),
        .I1(\out_V_offset1_i_reg_170_reg[28] [14]),
        .O(\sum2_reg_157[17]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_157[21]_i_2 
       (.I0(\tmp_3_reg_183_reg[28] [15]),
        .I1(\out_V_offset1_i_reg_170_reg[28] [21]),
        .O(\sum2_reg_157[21]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_157[21]_i_3 
       (.I0(\tmp_3_reg_183_reg[28] [14]),
        .I1(\out_V_offset1_i_reg_170_reg[28] [20]),
        .O(\sum2_reg_157[21]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_157[21]_i_4 
       (.I0(\tmp_3_reg_183_reg[28] [13]),
        .I1(\out_V_offset1_i_reg_170_reg[28] [19]),
        .O(\sum2_reg_157[21]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_157[21]_i_5 
       (.I0(\tmp_3_reg_183_reg[28] [12]),
        .I1(\out_V_offset1_i_reg_170_reg[28] [18]),
        .O(\sum2_reg_157[21]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_157[25]_i_2 
       (.I0(\tmp_3_reg_183_reg[28] [19]),
        .I1(\out_V_offset1_i_reg_170_reg[28] [25]),
        .O(\sum2_reg_157[25]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_157[25]_i_3 
       (.I0(\tmp_3_reg_183_reg[28] [18]),
        .I1(\out_V_offset1_i_reg_170_reg[28] [24]),
        .O(\sum2_reg_157[25]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_157[25]_i_4 
       (.I0(\tmp_3_reg_183_reg[28] [17]),
        .I1(\out_V_offset1_i_reg_170_reg[28] [23]),
        .O(\sum2_reg_157[25]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_157[25]_i_5 
       (.I0(\tmp_3_reg_183_reg[28] [16]),
        .I1(\out_V_offset1_i_reg_170_reg[28] [22]),
        .O(\sum2_reg_157[25]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sum2_reg_157[28]_i_1 
       (.I0(\ap_CS_fsm_reg_n_6_[0] ),
        .I1(ap_reg_grp_Stream2Mem_fu_78_ap_start),
        .O(ap_NS_fsm113_out));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_157[28]_i_3 
       (.I0(\tmp_3_reg_183_reg[28] [22]),
        .I1(\out_V_offset1_i_reg_170_reg[28] [28]),
        .O(\sum2_reg_157[28]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_157[28]_i_4 
       (.I0(\tmp_3_reg_183_reg[28] [21]),
        .I1(\out_V_offset1_i_reg_170_reg[28] [27]),
        .O(\sum2_reg_157[28]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_157[28]_i_5 
       (.I0(\tmp_3_reg_183_reg[28] [20]),
        .I1(\out_V_offset1_i_reg_170_reg[28] [26]),
        .O(\sum2_reg_157[28]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_157[6]_i_1 
       (.I0(\tmp_3_reg_183_reg[28] [0]),
        .I1(\out_V_offset1_i_reg_170_reg[28] [6]),
        .O(\sum2_reg_157_reg[28]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_157[9]_i_2 
       (.I0(\tmp_3_reg_183_reg[28] [3]),
        .I1(\out_V_offset1_i_reg_170_reg[28] [9]),
        .O(\sum2_reg_157[9]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_157[9]_i_3 
       (.I0(\tmp_3_reg_183_reg[28] [2]),
        .I1(\out_V_offset1_i_reg_170_reg[28] [8]),
        .O(\sum2_reg_157[9]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_157[9]_i_4 
       (.I0(\tmp_3_reg_183_reg[28] [1]),
        .I1(\out_V_offset1_i_reg_170_reg[28] [7]),
        .O(\sum2_reg_157[9]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum2_reg_157[9]_i_5 
       (.I0(\tmp_3_reg_183_reg[28] [0]),
        .I1(\out_V_offset1_i_reg_170_reg[28] [6]),
        .O(\sum2_reg_157[9]_i_5_n_6 ));
  FDRE \sum2_reg_157_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\out_V_offset1_i_reg_170_reg[28] [0]),
        .Q(\data_p2_reg[28] [0]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\sum2_reg_157_reg[28]_0 [4]),
        .Q(\data_p2_reg[28] [10]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\sum2_reg_157_reg[28]_0 [5]),
        .Q(\data_p2_reg[28] [11]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\sum2_reg_157_reg[28]_0 [6]),
        .Q(\data_p2_reg[28] [12]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\sum2_reg_157_reg[28]_0 [7]),
        .Q(\data_p2_reg[28] [13]),
        .R(1'b0));
  CARRY4 \sum2_reg_157_reg[13]_i_1 
       (.CI(\sum2_reg_157_reg[9]_i_1_n_6 ),
        .CO({\sum2_reg_157_reg[13]_i_1_n_6 ,\sum2_reg_157_reg[13]_i_1_n_7 ,\sum2_reg_157_reg[13]_i_1_n_8 ,\sum2_reg_157_reg[13]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(\tmp_3_reg_183_reg[28] [7:4]),
        .O(\sum2_reg_157_reg[28]_0 [7:4]),
        .S({\sum2_reg_157[13]_i_2_n_6 ,\sum2_reg_157[13]_i_3_n_6 ,\sum2_reg_157[13]_i_4_n_6 ,\sum2_reg_157[13]_i_5_n_6 }));
  FDRE \sum2_reg_157_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\sum2_reg_157_reg[28]_0 [8]),
        .Q(\data_p2_reg[28] [14]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\sum2_reg_157_reg[28]_0 [9]),
        .Q(\data_p2_reg[28] [15]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\sum2_reg_157_reg[28]_0 [10]),
        .Q(\data_p2_reg[28] [16]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\sum2_reg_157_reg[28]_0 [11]),
        .Q(\data_p2_reg[28] [17]),
        .R(1'b0));
  CARRY4 \sum2_reg_157_reg[17]_i_1 
       (.CI(\sum2_reg_157_reg[13]_i_1_n_6 ),
        .CO({\sum2_reg_157_reg[17]_i_1_n_6 ,\sum2_reg_157_reg[17]_i_1_n_7 ,\sum2_reg_157_reg[17]_i_1_n_8 ,\sum2_reg_157_reg[17]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(\tmp_3_reg_183_reg[28] [11:8]),
        .O(\sum2_reg_157_reg[28]_0 [11:8]),
        .S({\sum2_reg_157[17]_i_2_n_6 ,\sum2_reg_157[17]_i_3_n_6 ,\sum2_reg_157[17]_i_4_n_6 ,\sum2_reg_157[17]_i_5_n_6 }));
  FDRE \sum2_reg_157_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\sum2_reg_157_reg[28]_0 [12]),
        .Q(\data_p2_reg[28] [18]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\sum2_reg_157_reg[28]_0 [13]),
        .Q(\data_p2_reg[28] [19]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\out_V_offset1_i_reg_170_reg[28] [1]),
        .Q(\data_p2_reg[28] [1]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\sum2_reg_157_reg[28]_0 [14]),
        .Q(\data_p2_reg[28] [20]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\sum2_reg_157_reg[28]_0 [15]),
        .Q(\data_p2_reg[28] [21]),
        .R(1'b0));
  CARRY4 \sum2_reg_157_reg[21]_i_1 
       (.CI(\sum2_reg_157_reg[17]_i_1_n_6 ),
        .CO({\sum2_reg_157_reg[21]_i_1_n_6 ,\sum2_reg_157_reg[21]_i_1_n_7 ,\sum2_reg_157_reg[21]_i_1_n_8 ,\sum2_reg_157_reg[21]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(\tmp_3_reg_183_reg[28] [15:12]),
        .O(\sum2_reg_157_reg[28]_0 [15:12]),
        .S({\sum2_reg_157[21]_i_2_n_6 ,\sum2_reg_157[21]_i_3_n_6 ,\sum2_reg_157[21]_i_4_n_6 ,\sum2_reg_157[21]_i_5_n_6 }));
  FDRE \sum2_reg_157_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\sum2_reg_157_reg[28]_0 [16]),
        .Q(\data_p2_reg[28] [22]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\sum2_reg_157_reg[28]_0 [17]),
        .Q(\data_p2_reg[28] [23]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\sum2_reg_157_reg[28]_0 [18]),
        .Q(\data_p2_reg[28] [24]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\sum2_reg_157_reg[28]_0 [19]),
        .Q(\data_p2_reg[28] [25]),
        .R(1'b0));
  CARRY4 \sum2_reg_157_reg[25]_i_1 
       (.CI(\sum2_reg_157_reg[21]_i_1_n_6 ),
        .CO({\sum2_reg_157_reg[25]_i_1_n_6 ,\sum2_reg_157_reg[25]_i_1_n_7 ,\sum2_reg_157_reg[25]_i_1_n_8 ,\sum2_reg_157_reg[25]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(\tmp_3_reg_183_reg[28] [19:16]),
        .O(\sum2_reg_157_reg[28]_0 [19:16]),
        .S({\sum2_reg_157[25]_i_2_n_6 ,\sum2_reg_157[25]_i_3_n_6 ,\sum2_reg_157[25]_i_4_n_6 ,\sum2_reg_157[25]_i_5_n_6 }));
  FDRE \sum2_reg_157_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\sum2_reg_157_reg[28]_0 [20]),
        .Q(\data_p2_reg[28] [26]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\sum2_reg_157_reg[28]_0 [21]),
        .Q(\data_p2_reg[28] [27]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\sum2_reg_157_reg[28]_0 [22]),
        .Q(\data_p2_reg[28] [28]),
        .R(1'b0));
  CARRY4 \sum2_reg_157_reg[28]_i_2 
       (.CI(\sum2_reg_157_reg[25]_i_1_n_6 ),
        .CO({\NLW_sum2_reg_157_reg[28]_i_2_CO_UNCONNECTED [3:2],\sum2_reg_157_reg[28]_i_2_n_8 ,\sum2_reg_157_reg[28]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_3_reg_183_reg[28] [21:20]}),
        .O({\NLW_sum2_reg_157_reg[28]_i_2_O_UNCONNECTED [3],\sum2_reg_157_reg[28]_0 [22:20]}),
        .S({1'b0,\sum2_reg_157[28]_i_3_n_6 ,\sum2_reg_157[28]_i_4_n_6 ,\sum2_reg_157[28]_i_5_n_6 }));
  FDRE \sum2_reg_157_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\out_V_offset1_i_reg_170_reg[28] [2]),
        .Q(\data_p2_reg[28] [2]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\out_V_offset1_i_reg_170_reg[28] [3]),
        .Q(\data_p2_reg[28] [3]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\out_V_offset1_i_reg_170_reg[28] [4]),
        .Q(\data_p2_reg[28] [4]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\out_V_offset1_i_reg_170_reg[28] [5]),
        .Q(\data_p2_reg[28] [5]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\sum2_reg_157_reg[28]_0 [0]),
        .Q(\data_p2_reg[28] [6]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\sum2_reg_157_reg[28]_0 [1]),
        .Q(\data_p2_reg[28] [7]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\sum2_reg_157_reg[28]_0 [2]),
        .Q(\data_p2_reg[28] [8]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\sum2_reg_157_reg[28]_0 [3]),
        .Q(\data_p2_reg[28] [9]),
        .R(1'b0));
  CARRY4 \sum2_reg_157_reg[9]_i_1 
       (.CI(1'b0),
        .CO({\sum2_reg_157_reg[9]_i_1_n_6 ,\sum2_reg_157_reg[9]_i_1_n_7 ,\sum2_reg_157_reg[9]_i_1_n_8 ,\sum2_reg_157_reg[9]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(\tmp_3_reg_183_reg[28] [3:0]),
        .O({\sum2_reg_157_reg[28]_0 [3:1],\NLW_sum2_reg_157_reg[9]_i_1_O_UNCONNECTED [0]}),
        .S({\sum2_reg_157[9]_i_2_n_6 ,\sum2_reg_157[9]_i_3_n_6 ,\sum2_reg_157[9]_i_4_n_6 ,\sum2_reg_157[9]_i_5_n_6 }));
  LUT5 #(
    .INIT(32'h00B00000)) 
    \tmp_V_reg_177[63]_i_1 
       (.I0(memOutStrm_V_V_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\tmp_reg_168_reg_n_6_[0] ),
        .I4(\ap_CS_fsm_reg[2]_0 ),
        .O(tmp_V_reg_1770));
  FDRE \tmp_V_reg_177_reg[0] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [0]),
        .Q(\q_tmp_reg[63] [0]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[10] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [10]),
        .Q(\q_tmp_reg[63] [10]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[11] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [11]),
        .Q(\q_tmp_reg[63] [11]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[12] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [12]),
        .Q(\q_tmp_reg[63] [12]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[13] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [13]),
        .Q(\q_tmp_reg[63] [13]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[14] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [14]),
        .Q(\q_tmp_reg[63] [14]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[15] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [15]),
        .Q(\q_tmp_reg[63] [15]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[16] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [16]),
        .Q(\q_tmp_reg[63] [16]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[17] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [17]),
        .Q(\q_tmp_reg[63] [17]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[18] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [18]),
        .Q(\q_tmp_reg[63] [18]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[19] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [19]),
        .Q(\q_tmp_reg[63] [19]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[1] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [1]),
        .Q(\q_tmp_reg[63] [1]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[20] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [20]),
        .Q(\q_tmp_reg[63] [20]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[21] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [21]),
        .Q(\q_tmp_reg[63] [21]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[22] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [22]),
        .Q(\q_tmp_reg[63] [22]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[23] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [23]),
        .Q(\q_tmp_reg[63] [23]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[24] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [24]),
        .Q(\q_tmp_reg[63] [24]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[25] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [25]),
        .Q(\q_tmp_reg[63] [25]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[26] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [26]),
        .Q(\q_tmp_reg[63] [26]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[27] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [27]),
        .Q(\q_tmp_reg[63] [27]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[28] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [28]),
        .Q(\q_tmp_reg[63] [28]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[29] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [29]),
        .Q(\q_tmp_reg[63] [29]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[2] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [2]),
        .Q(\q_tmp_reg[63] [2]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[30] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [30]),
        .Q(\q_tmp_reg[63] [30]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[31] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [31]),
        .Q(\q_tmp_reg[63] [31]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[32] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [32]),
        .Q(\q_tmp_reg[63] [32]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[33] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [33]),
        .Q(\q_tmp_reg[63] [33]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[34] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [34]),
        .Q(\q_tmp_reg[63] [34]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[35] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [35]),
        .Q(\q_tmp_reg[63] [35]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[36] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [36]),
        .Q(\q_tmp_reg[63] [36]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[37] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [37]),
        .Q(\q_tmp_reg[63] [37]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[38] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [38]),
        .Q(\q_tmp_reg[63] [38]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[39] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [39]),
        .Q(\q_tmp_reg[63] [39]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[3] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [3]),
        .Q(\q_tmp_reg[63] [3]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[40] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [40]),
        .Q(\q_tmp_reg[63] [40]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[41] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [41]),
        .Q(\q_tmp_reg[63] [41]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[42] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [42]),
        .Q(\q_tmp_reg[63] [42]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[43] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [43]),
        .Q(\q_tmp_reg[63] [43]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[44] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [44]),
        .Q(\q_tmp_reg[63] [44]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[45] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [45]),
        .Q(\q_tmp_reg[63] [45]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[46] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [46]),
        .Q(\q_tmp_reg[63] [46]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[47] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [47]),
        .Q(\q_tmp_reg[63] [47]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[48] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [48]),
        .Q(\q_tmp_reg[63] [48]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[49] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [49]),
        .Q(\q_tmp_reg[63] [49]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[4] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [4]),
        .Q(\q_tmp_reg[63] [4]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[50] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [50]),
        .Q(\q_tmp_reg[63] [50]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[51] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [51]),
        .Q(\q_tmp_reg[63] [51]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[52] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [52]),
        .Q(\q_tmp_reg[63] [52]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[53] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [53]),
        .Q(\q_tmp_reg[63] [53]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[54] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [54]),
        .Q(\q_tmp_reg[63] [54]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[55] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [55]),
        .Q(\q_tmp_reg[63] [55]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[56] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [56]),
        .Q(\q_tmp_reg[63] [56]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[57] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [57]),
        .Q(\q_tmp_reg[63] [57]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[58] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [58]),
        .Q(\q_tmp_reg[63] [58]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[59] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [59]),
        .Q(\q_tmp_reg[63] [59]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[5] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [5]),
        .Q(\q_tmp_reg[63] [5]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[60] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [60]),
        .Q(\q_tmp_reg[63] [60]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[61] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [61]),
        .Q(\q_tmp_reg[63] [61]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[62] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [62]),
        .Q(\q_tmp_reg[63] [62]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[63] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [63]),
        .Q(\q_tmp_reg[63] [63]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[6] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [6]),
        .Q(\q_tmp_reg[63] [6]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[7] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [7]),
        .Q(\q_tmp_reg[63] [7]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[8] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [8]),
        .Q(\q_tmp_reg[63] [8]),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[9] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63] [9]),
        .Q(\q_tmp_reg[63] [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h77774404FFFF0000)) 
    \tmp_reg_168[0]_i_1__0 
       (.I0(\i_reg_110[10]_i_5_n_6 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(memOutStrm_V_V_empty_n),
        .I4(\tmp_reg_168_reg_n_6_[0] ),
        .I5(\ap_CS_fsm_reg[2]_0 ),
        .O(\tmp_reg_168[0]_i_1__0_n_6 ));
  FDRE \tmp_reg_168_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_168[0]_i_1__0_n_6 ),
        .Q(\tmp_reg_168_reg_n_6_[0] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Stream2Mem_1
   (D,
    E,
    Stream2Mem_Batch_U0_m_axi_out_V_WVALID,
    Q,
    empty_n_reg,
    \data_p2_reg[28] ,
    \data_p2_reg[28]_0 ,
    \q_tmp_reg[63] ,
    ap_reg_grp_Stream2Mem_1_fu_88_ap_start_reg,
    \raddr_reg[0] ,
    \dout_buf_reg[63] ,
    \dout_buf_reg[63]_0 ,
    dout_valid_reg,
    ap_clk,
    ap_CS_fsm_reg_r_1,
    ap_rst_n_inv,
    hostmem_WREADY,
    ap_rst_n,
    hostmem_AWREADY,
    \ap_CS_fsm_reg[2]_0 ,
    ap_enable_reg_pp0_iter2_reg_0,
    ap_enable_reg_pp0_iter1_reg_0,
    memOutStrm_V_V_empty_n,
    hostmem_BVALID,
    \sum2_reg_157_reg[28]_0 ,
    \tmp_V_reg_177_reg[63]_0 ,
    \ap_CS_fsm_reg[2]_1 ,
    tmp_1_i_reg_179,
    ap_reg_grp_Stream2Mem_1_fu_88_ap_start,
    \rep_fu_68_reg[2] ,
    \raddr_reg[0]_0 ,
    ap_enable_reg_pp0_iter2_reg_1,
    \ap_CS_fsm_reg[2]_2 ,
    empty_n,
    \tmp_3_reg_183_reg[27] ,
    \dout_buf_reg[63]_1 );
  output [0:0]D;
  output [0:0]E;
  output Stream2Mem_Batch_U0_m_axi_out_V_WVALID;
  output [1:0]Q;
  output empty_n_reg;
  output [28:0]\data_p2_reg[28] ;
  output [28:0]\data_p2_reg[28]_0 ;
  output [63:0]\q_tmp_reg[63] ;
  output ap_reg_grp_Stream2Mem_1_fu_88_ap_start_reg;
  output [0:0]\raddr_reg[0] ;
  output \dout_buf_reg[63] ;
  output [0:0]\dout_buf_reg[63]_0 ;
  output dout_valid_reg;
  input ap_clk;
  input ap_CS_fsm_reg_r_1;
  input ap_rst_n_inv;
  input hostmem_WREADY;
  input ap_rst_n;
  input hostmem_AWREADY;
  input \ap_CS_fsm_reg[2]_0 ;
  input ap_enable_reg_pp0_iter2_reg_0;
  input ap_enable_reg_pp0_iter1_reg_0;
  input memOutStrm_V_V_empty_n;
  input hostmem_BVALID;
  input [28:0]\sum2_reg_157_reg[28]_0 ;
  input [63:0]\tmp_V_reg_177_reg[63]_0 ;
  input [0:0]\ap_CS_fsm_reg[2]_1 ;
  input tmp_1_i_reg_179;
  input ap_reg_grp_Stream2Mem_1_fu_88_ap_start;
  input \rep_fu_68_reg[2] ;
  input [0:0]\raddr_reg[0]_0 ;
  input ap_enable_reg_pp0_iter2_reg_1;
  input \ap_CS_fsm_reg[2]_2 ;
  input empty_n;
  input [28:0]\tmp_3_reg_183_reg[27] ;
  input [63:0]\dout_buf_reg[63]_1 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire Stream2Mem_Batch_U0_m_axi_out_V_WVALID;
  wire \ap_CS_fsm[2]_i_2__4_n_6 ;
  wire \ap_CS_fsm[2]_i_3__1_n_6 ;
  wire \ap_CS_fsm[2]_i_4__2_n_6 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg[2]_2 ;
  wire \ap_CS_fsm_reg[4]_srl2___Stream2Mem_Batch_U0_grp_Stream2Mem_fu_78_ap_CS_fsm_reg_r_0_i_2_n_6 ;
  wire \ap_CS_fsm_reg[4]_srl2___Stream2Mem_Batch_U0_grp_Stream2Mem_fu_78_ap_CS_fsm_reg_r_0_n_6 ;
  wire \ap_CS_fsm_reg[5]_Stream2Mem_Batch_U0_grp_Stream2Mem_fu_78_ap_CS_fsm_reg_r_1_n_6 ;
  wire ap_CS_fsm_reg_gate_n_6;
  wire \ap_CS_fsm_reg_n_6_[0] ;
  wire \ap_CS_fsm_reg_n_6_[6] ;
  wire ap_CS_fsm_reg_r_1;
  wire [7:1]ap_NS_fsm;
  wire ap_NS_fsm113_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__5_n_6;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__5_n_6;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2_i_1__4_n_6;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter2_reg_1;
  wire ap_enable_reg_pp0_iter2_reg_n_6;
  wire ap_reg_grp_Stream2Mem_1_fu_88_ap_start;
  wire ap_reg_grp_Stream2Mem_1_fu_88_ap_start_reg;
  wire ap_reg_ioackin_m_axi_out_V_WREADY_i_1__0_n_6;
  wire ap_reg_ioackin_m_axi_out_V_WREADY_reg_n_6;
  wire ap_reg_pp0_iter1_tmp_reg_168;
  wire \ap_reg_pp0_iter1_tmp_reg_168[0]_i_1__0_n_6 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [28:0]\data_p2_reg[28] ;
  wire [28:0]\data_p2_reg[28]_0 ;
  wire \dout_buf_reg[63] ;
  wire [0:0]\dout_buf_reg[63]_0 ;
  wire [63:0]\dout_buf_reg[63]_1 ;
  wire dout_valid_i_2__0_n_6;
  wire dout_valid_reg;
  wire empty_n;
  wire empty_n_reg;
  wire hostmem_AWREADY;
  wire hostmem_BVALID;
  wire hostmem_WREADY;
  wire [6:0]i_3_fu_151_p2__0;
  wire i_reg_110;
  wire i_reg_1100;
  wire \i_reg_110[6]_i_4_n_6 ;
  wire \i_reg_110[6]_i_5_n_6 ;
  wire \i_reg_110[6]_i_6_n_6 ;
  wire \i_reg_110[6]_i_7_n_6 ;
  wire [6:0]i_reg_110_reg__0;
  wire memOutStrm_V_V_empty_n;
  wire mem_reg_i_78__0_n_6;
  wire mem_reg_i_79_n_6;
  wire [63:0]\q_tmp_reg[63] ;
  wire [0:0]\raddr_reg[0] ;
  wire [0:0]\raddr_reg[0]_0 ;
  wire \rep_fu_68_reg[2] ;
  wire [28:0]\sum2_reg_157_reg[28]_0 ;
  wire tmp_1_i_reg_179;
  wire [28:0]\tmp_3_reg_183_reg[27] ;
  wire tmp_V_reg_1770;
  wire [63:0]\tmp_V_reg_177_reg[63]_0 ;
  wire \tmp_V_reg_177_reg_n_6_[0] ;
  wire \tmp_V_reg_177_reg_n_6_[10] ;
  wire \tmp_V_reg_177_reg_n_6_[11] ;
  wire \tmp_V_reg_177_reg_n_6_[12] ;
  wire \tmp_V_reg_177_reg_n_6_[13] ;
  wire \tmp_V_reg_177_reg_n_6_[14] ;
  wire \tmp_V_reg_177_reg_n_6_[15] ;
  wire \tmp_V_reg_177_reg_n_6_[16] ;
  wire \tmp_V_reg_177_reg_n_6_[17] ;
  wire \tmp_V_reg_177_reg_n_6_[18] ;
  wire \tmp_V_reg_177_reg_n_6_[19] ;
  wire \tmp_V_reg_177_reg_n_6_[1] ;
  wire \tmp_V_reg_177_reg_n_6_[20] ;
  wire \tmp_V_reg_177_reg_n_6_[21] ;
  wire \tmp_V_reg_177_reg_n_6_[22] ;
  wire \tmp_V_reg_177_reg_n_6_[23] ;
  wire \tmp_V_reg_177_reg_n_6_[24] ;
  wire \tmp_V_reg_177_reg_n_6_[25] ;
  wire \tmp_V_reg_177_reg_n_6_[26] ;
  wire \tmp_V_reg_177_reg_n_6_[27] ;
  wire \tmp_V_reg_177_reg_n_6_[28] ;
  wire \tmp_V_reg_177_reg_n_6_[29] ;
  wire \tmp_V_reg_177_reg_n_6_[2] ;
  wire \tmp_V_reg_177_reg_n_6_[30] ;
  wire \tmp_V_reg_177_reg_n_6_[31] ;
  wire \tmp_V_reg_177_reg_n_6_[32] ;
  wire \tmp_V_reg_177_reg_n_6_[33] ;
  wire \tmp_V_reg_177_reg_n_6_[34] ;
  wire \tmp_V_reg_177_reg_n_6_[35] ;
  wire \tmp_V_reg_177_reg_n_6_[36] ;
  wire \tmp_V_reg_177_reg_n_6_[37] ;
  wire \tmp_V_reg_177_reg_n_6_[38] ;
  wire \tmp_V_reg_177_reg_n_6_[39] ;
  wire \tmp_V_reg_177_reg_n_6_[3] ;
  wire \tmp_V_reg_177_reg_n_6_[40] ;
  wire \tmp_V_reg_177_reg_n_6_[41] ;
  wire \tmp_V_reg_177_reg_n_6_[42] ;
  wire \tmp_V_reg_177_reg_n_6_[43] ;
  wire \tmp_V_reg_177_reg_n_6_[44] ;
  wire \tmp_V_reg_177_reg_n_6_[45] ;
  wire \tmp_V_reg_177_reg_n_6_[46] ;
  wire \tmp_V_reg_177_reg_n_6_[47] ;
  wire \tmp_V_reg_177_reg_n_6_[48] ;
  wire \tmp_V_reg_177_reg_n_6_[49] ;
  wire \tmp_V_reg_177_reg_n_6_[4] ;
  wire \tmp_V_reg_177_reg_n_6_[50] ;
  wire \tmp_V_reg_177_reg_n_6_[51] ;
  wire \tmp_V_reg_177_reg_n_6_[52] ;
  wire \tmp_V_reg_177_reg_n_6_[53] ;
  wire \tmp_V_reg_177_reg_n_6_[54] ;
  wire \tmp_V_reg_177_reg_n_6_[55] ;
  wire \tmp_V_reg_177_reg_n_6_[56] ;
  wire \tmp_V_reg_177_reg_n_6_[57] ;
  wire \tmp_V_reg_177_reg_n_6_[58] ;
  wire \tmp_V_reg_177_reg_n_6_[59] ;
  wire \tmp_V_reg_177_reg_n_6_[5] ;
  wire \tmp_V_reg_177_reg_n_6_[60] ;
  wire \tmp_V_reg_177_reg_n_6_[61] ;
  wire \tmp_V_reg_177_reg_n_6_[62] ;
  wire \tmp_V_reg_177_reg_n_6_[63] ;
  wire \tmp_V_reg_177_reg_n_6_[6] ;
  wire \tmp_V_reg_177_reg_n_6_[7] ;
  wire \tmp_V_reg_177_reg_n_6_[8] ;
  wire \tmp_V_reg_177_reg_n_6_[9] ;
  wire \tmp_reg_168[0]_i_1__1_n_6 ;
  wire \tmp_reg_168_reg_n_6_[0] ;

  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[0]_i_1__7 
       (.I0(\ap_CS_fsm_reg_n_6_[0] ),
        .I1(ap_reg_grp_Stream2Mem_1_fu_88_ap_start),
        .I2(hostmem_BVALID),
        .I3(Q[1]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[1]_i_1__7 
       (.I0(ap_reg_grp_Stream2Mem_1_fu_88_ap_start),
        .I1(\ap_CS_fsm_reg_n_6_[0] ),
        .I2(hostmem_AWREADY),
        .I3(Q[0]),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hDFDF0F0FFFDF0F0F)) 
    \ap_CS_fsm[2]_i_1__6 
       (.I0(\ap_CS_fsm[2]_i_2__4_n_6 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\ap_CS_fsm[2]_i_3__1_n_6 ),
        .I3(\ap_CS_fsm[2]_i_4__2_n_6 ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter2_reg_n_6),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \ap_CS_fsm[2]_i_2__4 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_6),
        .I1(ap_reg_pp0_iter1_tmp_reg_168),
        .I2(hostmem_WREADY),
        .I3(ap_reg_ioackin_m_axi_out_V_WREADY_reg_n_6),
        .O(\ap_CS_fsm[2]_i_2__4_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[2]_i_3__1 
       (.I0(Q[0]),
        .I1(hostmem_AWREADY),
        .O(\ap_CS_fsm[2]_i_3__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[2]_i_4__2 
       (.I0(\i_reg_110[6]_i_5_n_6 ),
        .I1(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[2]_i_4__2_n_6 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[7]_i_1__0 
       (.I0(hostmem_BVALID),
        .I1(Q[1]),
        .I2(\ap_CS_fsm_reg_n_6_[6] ),
        .O(ap_NS_fsm[7]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(\ap_CS_fsm_reg_n_6_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\Stream2Mem_Batch_U0/grp_Stream2Mem_1_fu_88/ap_CS_fsm_reg " *) 
  (* srl_name = "inst/\Stream2Mem_Batch_U0/grp_Stream2Mem_1_fu_88/ap_CS_fsm_reg[4]_srl2___Stream2Mem_Batch_U0_grp_Stream2Mem_fu_78_ap_CS_fsm_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ap_CS_fsm_reg[4]_srl2___Stream2Mem_Batch_U0_grp_Stream2Mem_fu_78_ap_CS_fsm_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_NS_fsm[3]),
        .Q(\ap_CS_fsm_reg[4]_srl2___Stream2Mem_Batch_U0_grp_Stream2Mem_fu_78_ap_CS_fsm_reg_r_0_n_6 ));
  LUT6 #(
    .INIT(64'h00EE0000000F0000)) 
    \ap_CS_fsm_reg[4]_srl2___Stream2Mem_Batch_U0_grp_Stream2Mem_fu_78_ap_CS_fsm_reg_r_0_i_1__0 
       (.I0(\ap_CS_fsm_reg[4]_srl2___Stream2Mem_Batch_U0_grp_Stream2Mem_fu_78_ap_CS_fsm_reg_r_0_i_2_n_6 ),
        .I1(ap_reg_pp0_iter1_tmp_reg_168),
        .I2(\ap_CS_fsm[2]_i_4__2_n_6 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter2_reg_n_6),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm_reg[4]_srl2___Stream2Mem_Batch_U0_grp_Stream2Mem_fu_78_ap_CS_fsm_reg_r_0_i_2 
       (.I0(ap_reg_ioackin_m_axi_out_V_WREADY_reg_n_6),
        .I1(hostmem_WREADY),
        .O(\ap_CS_fsm_reg[4]_srl2___Stream2Mem_Batch_U0_grp_Stream2Mem_fu_78_ap_CS_fsm_reg_r_0_i_2_n_6 ));
  FDRE \ap_CS_fsm_reg[5]_Stream2Mem_Batch_U0_grp_Stream2Mem_fu_78_ap_CS_fsm_reg_r_1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[4]_srl2___Stream2Mem_Batch_U0_grp_Stream2Mem_fu_78_ap_CS_fsm_reg_r_0_n_6 ),
        .Q(\ap_CS_fsm_reg[5]_Stream2Mem_Batch_U0_grp_Stream2Mem_fu_78_ap_CS_fsm_reg_r_1_n_6 ),
        .R(1'b0));
  FDRE \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_gate_n_6),
        .Q(\ap_CS_fsm_reg_n_6_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    ap_CS_fsm_reg_gate
       (.I0(\ap_CS_fsm_reg[5]_Stream2Mem_Batch_U0_grp_Stream2Mem_fu_78_ap_CS_fsm_reg_r_1_n_6 ),
        .I1(ap_CS_fsm_reg_r_1),
        .O(ap_CS_fsm_reg_gate_n_6));
  LUT6 #(
    .INIT(64'h8A8A8A008A8A8A8A)) 
    ap_enable_reg_pp0_iter0_i_1__5
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[2]_i_3__1_n_6 ),
        .I3(\i_reg_110[6]_i_5_n_6 ),
        .I4(\i_reg_110[6]_i_4_n_6 ),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_1__5_n_6));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__5_n_6),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h8888A000)) 
    ap_enable_reg_pp0_iter1_i_1__5
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\i_reg_110[6]_i_5_n_6 ),
        .I4(\i_reg_110[6]_i_4_n_6 ),
        .O(ap_enable_reg_pp0_iter1_i_1__5_n_6));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__5_n_6),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00A088A088A088A0)) 
    ap_enable_reg_pp0_iter2_i_1__4
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter2_reg_n_6),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\i_reg_110[6]_i_4_n_6 ),
        .I4(Q[0]),
        .I5(hostmem_AWREADY),
        .O(ap_enable_reg_pp0_iter2_i_1__4_n_6));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__4_n_6),
        .Q(ap_enable_reg_pp0_iter2_reg_n_6),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h7F0F)) 
    ap_reg_grp_Stream2Mem_1_fu_88_ap_start_i_1
       (.I0(hostmem_BVALID),
        .I1(Q[1]),
        .I2(\rep_fu_68_reg[2] ),
        .I3(ap_reg_grp_Stream2Mem_1_fu_88_ap_start),
        .O(ap_reg_grp_Stream2Mem_1_fu_88_ap_start_reg));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h88088888)) 
    ap_reg_ioackin_m_axi_out_V_WREADY_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_reg_ioackin_m_axi_out_V_WREADY_reg_n_6),
        .I2(ap_enable_reg_pp0_iter2_reg_n_6),
        .I3(ap_reg_pp0_iter1_tmp_reg_168),
        .I4(mem_reg_i_79_n_6),
        .O(ap_reg_ioackin_m_axi_out_V_WREADY_i_1__0_n_6));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_m_axi_out_V_WREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_reg_ioackin_m_axi_out_V_WREADY_i_1__0_n_6),
        .Q(ap_reg_ioackin_m_axi_out_V_WREADY_reg_n_6),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF5DFFFFAA000000)) 
    \ap_reg_pp0_iter1_tmp_reg_168[0]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(memOutStrm_V_V_empty_n),
        .I3(\tmp_reg_168_reg_n_6_[0] ),
        .I4(\ap_CS_fsm[2]_i_2__4_n_6 ),
        .I5(ap_reg_pp0_iter1_tmp_reg_168),
        .O(\ap_reg_pp0_iter1_tmp_reg_168[0]_i_1__0_n_6 ));
  FDRE \ap_reg_pp0_iter1_tmp_reg_168_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_tmp_reg_168[0]_i_1__0_n_6 ),
        .Q(ap_reg_pp0_iter1_tmp_reg_168),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[0]_i_1__0 
       (.I0(\data_p2_reg[28]_0 [0]),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\sum2_reg_157_reg[28]_0 [0]),
        .O(\data_p2_reg[28] [0]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[10]_i_1__0 
       (.I0(\data_p2_reg[28]_0 [10]),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\sum2_reg_157_reg[28]_0 [10]),
        .O(\data_p2_reg[28] [10]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[11]_i_1__0 
       (.I0(\data_p2_reg[28]_0 [11]),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\sum2_reg_157_reg[28]_0 [11]),
        .O(\data_p2_reg[28] [11]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[12]_i_1__0 
       (.I0(\data_p2_reg[28]_0 [12]),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\sum2_reg_157_reg[28]_0 [12]),
        .O(\data_p2_reg[28] [12]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[13]_i_1__0 
       (.I0(\data_p2_reg[28]_0 [13]),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\sum2_reg_157_reg[28]_0 [13]),
        .O(\data_p2_reg[28] [13]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[14]_i_1__0 
       (.I0(\data_p2_reg[28]_0 [14]),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\sum2_reg_157_reg[28]_0 [14]),
        .O(\data_p2_reg[28] [14]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[15]_i_1__0 
       (.I0(\data_p2_reg[28]_0 [15]),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\sum2_reg_157_reg[28]_0 [15]),
        .O(\data_p2_reg[28] [15]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[16]_i_1__0 
       (.I0(\data_p2_reg[28]_0 [16]),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\sum2_reg_157_reg[28]_0 [16]),
        .O(\data_p2_reg[28] [16]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[17]_i_1__0 
       (.I0(\data_p2_reg[28]_0 [17]),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\sum2_reg_157_reg[28]_0 [17]),
        .O(\data_p2_reg[28] [17]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[18]_i_1__0 
       (.I0(\data_p2_reg[28]_0 [18]),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\sum2_reg_157_reg[28]_0 [18]),
        .O(\data_p2_reg[28] [18]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[19]_i_1__0 
       (.I0(\data_p2_reg[28]_0 [19]),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\sum2_reg_157_reg[28]_0 [19]),
        .O(\data_p2_reg[28] [19]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[1]_i_1__0 
       (.I0(\data_p2_reg[28]_0 [1]),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\sum2_reg_157_reg[28]_0 [1]),
        .O(\data_p2_reg[28] [1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[20]_i_1__0 
       (.I0(\data_p2_reg[28]_0 [20]),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\sum2_reg_157_reg[28]_0 [20]),
        .O(\data_p2_reg[28] [20]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[21]_i_1__0 
       (.I0(\data_p2_reg[28]_0 [21]),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\sum2_reg_157_reg[28]_0 [21]),
        .O(\data_p2_reg[28] [21]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[22]_i_1__0 
       (.I0(\data_p2_reg[28]_0 [22]),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\sum2_reg_157_reg[28]_0 [22]),
        .O(\data_p2_reg[28] [22]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[23]_i_1__0 
       (.I0(\data_p2_reg[28]_0 [23]),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\sum2_reg_157_reg[28]_0 [23]),
        .O(\data_p2_reg[28] [23]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[24]_i_1__0 
       (.I0(\data_p2_reg[28]_0 [24]),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\sum2_reg_157_reg[28]_0 [24]),
        .O(\data_p2_reg[28] [24]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[25]_i_1__0 
       (.I0(\data_p2_reg[28]_0 [25]),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\sum2_reg_157_reg[28]_0 [25]),
        .O(\data_p2_reg[28] [25]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[26]_i_1__0 
       (.I0(\data_p2_reg[28]_0 [26]),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\sum2_reg_157_reg[28]_0 [26]),
        .O(\data_p2_reg[28] [26]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[27]_i_1__0 
       (.I0(\data_p2_reg[28]_0 [27]),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\sum2_reg_157_reg[28]_0 [27]),
        .O(\data_p2_reg[28] [27]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[28]_i_1__0 
       (.I0(\data_p2_reg[28]_0 [28]),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\sum2_reg_157_reg[28]_0 [28]),
        .O(\data_p2_reg[28] [28]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[2]_i_1__0 
       (.I0(\data_p2_reg[28]_0 [2]),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\sum2_reg_157_reg[28]_0 [2]),
        .O(\data_p2_reg[28] [2]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[3]_i_1__0 
       (.I0(\data_p2_reg[28]_0 [3]),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\sum2_reg_157_reg[28]_0 [3]),
        .O(\data_p2_reg[28] [3]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[4]_i_1__0 
       (.I0(\data_p2_reg[28]_0 [4]),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\sum2_reg_157_reg[28]_0 [4]),
        .O(\data_p2_reg[28] [4]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[5]_i_1__0 
       (.I0(\data_p2_reg[28]_0 [5]),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\sum2_reg_157_reg[28]_0 [5]),
        .O(\data_p2_reg[28] [5]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[6]_i_1__0 
       (.I0(\data_p2_reg[28]_0 [6]),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\sum2_reg_157_reg[28]_0 [6]),
        .O(\data_p2_reg[28] [6]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[7]_i_1__0 
       (.I0(\data_p2_reg[28]_0 [7]),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\sum2_reg_157_reg[28]_0 [7]),
        .O(\data_p2_reg[28] [7]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[8]_i_1__0 
       (.I0(\data_p2_reg[28]_0 [8]),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\sum2_reg_157_reg[28]_0 [8]),
        .O(\data_p2_reg[28] [8]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[9]_i_1__0 
       (.I0(\data_p2_reg[28]_0 [9]),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\sum2_reg_157_reg[28]_0 [9]),
        .O(\data_p2_reg[28] [9]));
  LUT1 #(
    .INIT(2'h1)) 
    \dout_buf[63]_i_1__0 
       (.I0(\dout_buf_reg[63] ),
        .O(\dout_buf_reg[63]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF07770000)) 
    dout_valid_i_1__4
       (.I0(\ap_CS_fsm[2]_i_2__4_n_6 ),
        .I1(dout_valid_i_2__0_n_6),
        .I2(ap_enable_reg_pp0_iter2_reg_1),
        .I3(\ap_CS_fsm_reg[2]_2 ),
        .I4(memOutStrm_V_V_empty_n),
        .I5(empty_n),
        .O(dout_valid_reg));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    dout_valid_i_2__0
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\tmp_reg_168_reg_n_6_[0] ),
        .I2(memOutStrm_V_V_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\ap_CS_fsm_reg[2]_1 ),
        .I5(tmp_1_i_reg_179),
        .O(dout_valid_i_2__0_n_6));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h80)) 
    empty_n_i_4
       (.I0(\ap_CS_fsm_reg[2]_0 ),
        .I1(hostmem_BVALID),
        .I2(Q[1]),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_110[0]_i_1__0 
       (.I0(i_reg_110_reg__0[0]),
        .O(i_3_fu_151_p2__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_110[1]_i_1__0 
       (.I0(i_reg_110_reg__0[0]),
        .I1(i_reg_110_reg__0[1]),
        .O(i_3_fu_151_p2__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_reg_110[2]_i_1__0 
       (.I0(i_reg_110_reg__0[1]),
        .I1(i_reg_110_reg__0[0]),
        .I2(i_reg_110_reg__0[2]),
        .O(i_3_fu_151_p2__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_reg_110[3]_i_1__0 
       (.I0(i_reg_110_reg__0[2]),
        .I1(i_reg_110_reg__0[0]),
        .I2(i_reg_110_reg__0[1]),
        .I3(i_reg_110_reg__0[3]),
        .O(i_3_fu_151_p2__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_reg_110[4]_i_1__0 
       (.I0(i_reg_110_reg__0[3]),
        .I1(i_reg_110_reg__0[1]),
        .I2(i_reg_110_reg__0[0]),
        .I3(i_reg_110_reg__0[2]),
        .I4(i_reg_110_reg__0[4]),
        .O(i_3_fu_151_p2__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_reg_110[5]_i_1__0 
       (.I0(i_reg_110_reg__0[4]),
        .I1(i_reg_110_reg__0[2]),
        .I2(i_reg_110_reg__0[0]),
        .I3(i_reg_110_reg__0[1]),
        .I4(i_reg_110_reg__0[3]),
        .I5(i_reg_110_reg__0[5]),
        .O(i_3_fu_151_p2__0[5]));
  LUT6 #(
    .INIT(64'hBFFF000000000000)) 
    \i_reg_110[6]_i_1 
       (.I0(\i_reg_110[6]_i_4_n_6 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\i_reg_110[6]_i_5_n_6 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(hostmem_AWREADY),
        .I5(Q[0]),
        .O(i_reg_110));
  LUT4 #(
    .INIT(16'h4000)) 
    \i_reg_110[6]_i_2 
       (.I0(\i_reg_110[6]_i_4_n_6 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\i_reg_110[6]_i_5_n_6 ),
        .I3(ap_enable_reg_pp0_iter0),
        .O(i_reg_1100));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hC6)) 
    \i_reg_110[6]_i_3 
       (.I0(i_reg_110_reg__0[5]),
        .I1(i_reg_110_reg__0[6]),
        .I2(\i_reg_110[6]_i_6_n_6 ),
        .O(i_3_fu_151_p2__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h5755)) 
    \i_reg_110[6]_i_4 
       (.I0(\ap_CS_fsm[2]_i_2__4_n_6 ),
        .I1(\tmp_reg_168_reg_n_6_[0] ),
        .I2(memOutStrm_V_V_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\i_reg_110[6]_i_4_n_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \i_reg_110[6]_i_5 
       (.I0(i_reg_110_reg__0[3]),
        .I1(i_reg_110_reg__0[4]),
        .I2(i_reg_110_reg__0[1]),
        .I3(i_reg_110_reg__0[2]),
        .I4(i_reg_110_reg__0[0]),
        .I5(\i_reg_110[6]_i_7_n_6 ),
        .O(\i_reg_110[6]_i_5_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \i_reg_110[6]_i_6 
       (.I0(i_reg_110_reg__0[3]),
        .I1(i_reg_110_reg__0[1]),
        .I2(i_reg_110_reg__0[0]),
        .I3(i_reg_110_reg__0[2]),
        .I4(i_reg_110_reg__0[4]),
        .O(\i_reg_110[6]_i_6_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \i_reg_110[6]_i_7 
       (.I0(i_reg_110_reg__0[5]),
        .I1(i_reg_110_reg__0[6]),
        .O(\i_reg_110[6]_i_7_n_6 ));
  FDRE \i_reg_110_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_1100),
        .D(i_3_fu_151_p2__0[0]),
        .Q(i_reg_110_reg__0[0]),
        .R(i_reg_110));
  FDRE \i_reg_110_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_1100),
        .D(i_3_fu_151_p2__0[1]),
        .Q(i_reg_110_reg__0[1]),
        .R(i_reg_110));
  FDRE \i_reg_110_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_1100),
        .D(i_3_fu_151_p2__0[2]),
        .Q(i_reg_110_reg__0[2]),
        .R(i_reg_110));
  FDRE \i_reg_110_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_1100),
        .D(i_3_fu_151_p2__0[3]),
        .Q(i_reg_110_reg__0[3]),
        .R(i_reg_110));
  FDRE \i_reg_110_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_1100),
        .D(i_3_fu_151_p2__0[4]),
        .Q(i_reg_110_reg__0[4]),
        .R(i_reg_110));
  FDRE \i_reg_110_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_1100),
        .D(i_3_fu_151_p2__0[5]),
        .Q(i_reg_110_reg__0[5]),
        .R(i_reg_110));
  FDRE \i_reg_110_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_1100),
        .D(i_3_fu_151_p2__0[6]),
        .Q(i_reg_110_reg__0[6]),
        .R(i_reg_110));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_10__2
       (.I0(\tmp_V_reg_177_reg_n_6_[30] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [30]),
        .O(\q_tmp_reg[63] [30]));
  LUT6 #(
    .INIT(64'h07770000FFFFFFFF)) 
    mem_reg_i_10__3
       (.I0(\ap_CS_fsm[2]_i_2__4_n_6 ),
        .I1(dout_valid_i_2__0_n_6),
        .I2(ap_enable_reg_pp0_iter2_reg_1),
        .I3(\ap_CS_fsm_reg[2]_2 ),
        .I4(memOutStrm_V_V_empty_n),
        .I5(empty_n),
        .O(\dout_buf_reg[63] ));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_11__2
       (.I0(\tmp_V_reg_177_reg_n_6_[29] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [29]),
        .O(\q_tmp_reg[63] [29]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_12__2
       (.I0(\tmp_V_reg_177_reg_n_6_[28] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [28]),
        .O(\q_tmp_reg[63] [28]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_13__2
       (.I0(\tmp_V_reg_177_reg_n_6_[27] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [27]),
        .O(\q_tmp_reg[63] [27]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_14__1
       (.I0(\tmp_V_reg_177_reg_n_6_[26] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [26]),
        .O(\q_tmp_reg[63] [26]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_15__1
       (.I0(\tmp_V_reg_177_reg_n_6_[25] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [25]),
        .O(\q_tmp_reg[63] [25]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_16__2
       (.I0(\tmp_V_reg_177_reg_n_6_[24] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [24]),
        .O(\q_tmp_reg[63] [24]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_17__1
       (.I0(\tmp_V_reg_177_reg_n_6_[23] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [23]),
        .O(\q_tmp_reg[63] [23]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_18__1
       (.I0(\tmp_V_reg_177_reg_n_6_[22] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [22]),
        .O(\q_tmp_reg[63] [22]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_19__1
       (.I0(\tmp_V_reg_177_reg_n_6_[21] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [21]),
        .O(\q_tmp_reg[63] [21]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_20__1
       (.I0(\tmp_V_reg_177_reg_n_6_[20] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [20]),
        .O(\q_tmp_reg[63] [20]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_21__1
       (.I0(\tmp_V_reg_177_reg_n_6_[19] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [19]),
        .O(\q_tmp_reg[63] [19]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_22__1
       (.I0(\tmp_V_reg_177_reg_n_6_[18] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [18]),
        .O(\q_tmp_reg[63] [18]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_23__1
       (.I0(\tmp_V_reg_177_reg_n_6_[17] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [17]),
        .O(\q_tmp_reg[63] [17]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_24__1
       (.I0(\tmp_V_reg_177_reg_n_6_[16] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [16]),
        .O(\q_tmp_reg[63] [16]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_25__1
       (.I0(\tmp_V_reg_177_reg_n_6_[15] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [15]),
        .O(\q_tmp_reg[63] [15]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_26__1
       (.I0(\tmp_V_reg_177_reg_n_6_[14] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [14]),
        .O(\q_tmp_reg[63] [14]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_27__1
       (.I0(\tmp_V_reg_177_reg_n_6_[13] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [13]),
        .O(\q_tmp_reg[63] [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_28__1
       (.I0(\tmp_V_reg_177_reg_n_6_[12] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [12]),
        .O(\q_tmp_reg[63] [12]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_29__1
       (.I0(\tmp_V_reg_177_reg_n_6_[11] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [11]),
        .O(\q_tmp_reg[63] [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_30__1
       (.I0(\tmp_V_reg_177_reg_n_6_[10] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [10]),
        .O(\q_tmp_reg[63] [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_31__1
       (.I0(\tmp_V_reg_177_reg_n_6_[9] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [9]),
        .O(\q_tmp_reg[63] [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_32__1
       (.I0(\tmp_V_reg_177_reg_n_6_[8] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [8]),
        .O(\q_tmp_reg[63] [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_33__1
       (.I0(\tmp_V_reg_177_reg_n_6_[7] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [7]),
        .O(\q_tmp_reg[63] [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_34__1
       (.I0(\tmp_V_reg_177_reg_n_6_[6] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [6]),
        .O(\q_tmp_reg[63] [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_35__1
       (.I0(\tmp_V_reg_177_reg_n_6_[5] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [5]),
        .O(\q_tmp_reg[63] [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_36__1
       (.I0(\tmp_V_reg_177_reg_n_6_[4] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [4]),
        .O(\q_tmp_reg[63] [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_37__1
       (.I0(\tmp_V_reg_177_reg_n_6_[3] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [3]),
        .O(\q_tmp_reg[63] [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_38__1
       (.I0(\tmp_V_reg_177_reg_n_6_[2] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [2]),
        .O(\q_tmp_reg[63] [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_39__1
       (.I0(\tmp_V_reg_177_reg_n_6_[1] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [1]),
        .O(\q_tmp_reg[63] [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_40__1
       (.I0(\tmp_V_reg_177_reg_n_6_[0] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [0]),
        .O(\q_tmp_reg[63] [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_41__0
       (.I0(\tmp_V_reg_177_reg_n_6_[63] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [63]),
        .O(\q_tmp_reg[63] [63]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_42__0
       (.I0(\tmp_V_reg_177_reg_n_6_[62] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [62]),
        .O(\q_tmp_reg[63] [62]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_43__0
       (.I0(\tmp_V_reg_177_reg_n_6_[61] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [61]),
        .O(\q_tmp_reg[63] [61]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_44__0
       (.I0(\tmp_V_reg_177_reg_n_6_[60] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [60]),
        .O(\q_tmp_reg[63] [60]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_45__0
       (.I0(\tmp_V_reg_177_reg_n_6_[59] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [59]),
        .O(\q_tmp_reg[63] [59]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_46__0
       (.I0(\tmp_V_reg_177_reg_n_6_[58] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [58]),
        .O(\q_tmp_reg[63] [58]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_47__0
       (.I0(\tmp_V_reg_177_reg_n_6_[57] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [57]),
        .O(\q_tmp_reg[63] [57]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_48__0
       (.I0(\tmp_V_reg_177_reg_n_6_[56] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [56]),
        .O(\q_tmp_reg[63] [56]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_49__0
       (.I0(\tmp_V_reg_177_reg_n_6_[55] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [55]),
        .O(\q_tmp_reg[63] [55]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_50__0
       (.I0(\tmp_V_reg_177_reg_n_6_[54] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [54]),
        .O(\q_tmp_reg[63] [54]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_51__0
       (.I0(\tmp_V_reg_177_reg_n_6_[53] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [53]),
        .O(\q_tmp_reg[63] [53]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_52__0
       (.I0(\tmp_V_reg_177_reg_n_6_[52] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [52]),
        .O(\q_tmp_reg[63] [52]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_53__0
       (.I0(\tmp_V_reg_177_reg_n_6_[51] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [51]),
        .O(\q_tmp_reg[63] [51]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_54__0
       (.I0(\tmp_V_reg_177_reg_n_6_[50] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [50]),
        .O(\q_tmp_reg[63] [50]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_55__0
       (.I0(\tmp_V_reg_177_reg_n_6_[49] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [49]),
        .O(\q_tmp_reg[63] [49]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_56__0
       (.I0(\tmp_V_reg_177_reg_n_6_[48] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [48]),
        .O(\q_tmp_reg[63] [48]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_57__0
       (.I0(\tmp_V_reg_177_reg_n_6_[47] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [47]),
        .O(\q_tmp_reg[63] [47]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_58__0
       (.I0(\tmp_V_reg_177_reg_n_6_[46] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [46]),
        .O(\q_tmp_reg[63] [46]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_59__0
       (.I0(\tmp_V_reg_177_reg_n_6_[45] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [45]),
        .O(\q_tmp_reg[63] [45]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_60__0
       (.I0(\tmp_V_reg_177_reg_n_6_[44] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [44]),
        .O(\q_tmp_reg[63] [44]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_61__0
       (.I0(\tmp_V_reg_177_reg_n_6_[43] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [43]),
        .O(\q_tmp_reg[63] [43]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_62__0
       (.I0(\tmp_V_reg_177_reg_n_6_[42] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [42]),
        .O(\q_tmp_reg[63] [42]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_63__0
       (.I0(\tmp_V_reg_177_reg_n_6_[41] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [41]),
        .O(\q_tmp_reg[63] [41]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_64__0
       (.I0(\tmp_V_reg_177_reg_n_6_[40] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [40]),
        .O(\q_tmp_reg[63] [40]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_65__0
       (.I0(\tmp_V_reg_177_reg_n_6_[39] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [39]),
        .O(\q_tmp_reg[63] [39]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_66__0
       (.I0(\tmp_V_reg_177_reg_n_6_[38] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [38]),
        .O(\q_tmp_reg[63] [38]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_67__0
       (.I0(\tmp_V_reg_177_reg_n_6_[37] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [37]),
        .O(\q_tmp_reg[63] [37]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_68__0
       (.I0(\tmp_V_reg_177_reg_n_6_[36] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [36]),
        .O(\q_tmp_reg[63] [36]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_69__0
       (.I0(\tmp_V_reg_177_reg_n_6_[35] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [35]),
        .O(\q_tmp_reg[63] [35]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_70__0
       (.I0(\tmp_V_reg_177_reg_n_6_[34] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [34]),
        .O(\q_tmp_reg[63] [34]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_71__0
       (.I0(\tmp_V_reg_177_reg_n_6_[33] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [33]),
        .O(\q_tmp_reg[63] [33]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_72__0
       (.I0(\tmp_V_reg_177_reg_n_6_[32] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [32]),
        .O(\q_tmp_reg[63] [32]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0200)) 
    mem_reg_i_73
       (.I0(\ap_CS_fsm_reg[2]_0 ),
        .I1(ap_reg_ioackin_m_axi_out_V_WREADY_reg_n_6),
        .I2(mem_reg_i_78__0_n_6),
        .I3(mem_reg_i_79_n_6),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(ap_enable_reg_pp0_iter1_reg_0),
        .O(Stream2Mem_Batch_U0_m_axi_out_V_WVALID));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_i_78__0
       (.I0(ap_reg_pp0_iter1_tmp_reg_168),
        .I1(ap_enable_reg_pp0_iter2_reg_n_6),
        .O(mem_reg_i_78__0_n_6));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    mem_reg_i_79
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(memOutStrm_V_V_empty_n),
        .I2(\tmp_reg_168_reg_n_6_[0] ),
        .O(mem_reg_i_79_n_6));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_7__4
       (.I0(\dout_buf_reg[63] ),
        .I1(\raddr_reg[0]_0 ),
        .O(\raddr_reg[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_9__2
       (.I0(\tmp_V_reg_177_reg_n_6_[31] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\tmp_V_reg_177_reg[63]_0 [31]),
        .O(\q_tmp_reg[63] [31]));
  LUT2 #(
    .INIT(4'h8)) 
    \sum2_reg_157[28]_i_1__0 
       (.I0(\ap_CS_fsm_reg_n_6_[0] ),
        .I1(ap_reg_grp_Stream2Mem_1_fu_88_ap_start),
        .O(ap_NS_fsm113_out));
  FDRE \sum2_reg_157_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\tmp_3_reg_183_reg[27] [0]),
        .Q(\data_p2_reg[28]_0 [0]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\tmp_3_reg_183_reg[27] [10]),
        .Q(\data_p2_reg[28]_0 [10]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\tmp_3_reg_183_reg[27] [11]),
        .Q(\data_p2_reg[28]_0 [11]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\tmp_3_reg_183_reg[27] [12]),
        .Q(\data_p2_reg[28]_0 [12]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\tmp_3_reg_183_reg[27] [13]),
        .Q(\data_p2_reg[28]_0 [13]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\tmp_3_reg_183_reg[27] [14]),
        .Q(\data_p2_reg[28]_0 [14]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\tmp_3_reg_183_reg[27] [15]),
        .Q(\data_p2_reg[28]_0 [15]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\tmp_3_reg_183_reg[27] [16]),
        .Q(\data_p2_reg[28]_0 [16]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\tmp_3_reg_183_reg[27] [17]),
        .Q(\data_p2_reg[28]_0 [17]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\tmp_3_reg_183_reg[27] [18]),
        .Q(\data_p2_reg[28]_0 [18]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\tmp_3_reg_183_reg[27] [19]),
        .Q(\data_p2_reg[28]_0 [19]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\tmp_3_reg_183_reg[27] [1]),
        .Q(\data_p2_reg[28]_0 [1]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\tmp_3_reg_183_reg[27] [20]),
        .Q(\data_p2_reg[28]_0 [20]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\tmp_3_reg_183_reg[27] [21]),
        .Q(\data_p2_reg[28]_0 [21]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\tmp_3_reg_183_reg[27] [22]),
        .Q(\data_p2_reg[28]_0 [22]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\tmp_3_reg_183_reg[27] [23]),
        .Q(\data_p2_reg[28]_0 [23]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\tmp_3_reg_183_reg[27] [24]),
        .Q(\data_p2_reg[28]_0 [24]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\tmp_3_reg_183_reg[27] [25]),
        .Q(\data_p2_reg[28]_0 [25]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\tmp_3_reg_183_reg[27] [26]),
        .Q(\data_p2_reg[28]_0 [26]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\tmp_3_reg_183_reg[27] [27]),
        .Q(\data_p2_reg[28]_0 [27]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\tmp_3_reg_183_reg[27] [28]),
        .Q(\data_p2_reg[28]_0 [28]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\tmp_3_reg_183_reg[27] [2]),
        .Q(\data_p2_reg[28]_0 [2]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\tmp_3_reg_183_reg[27] [3]),
        .Q(\data_p2_reg[28]_0 [3]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\tmp_3_reg_183_reg[27] [4]),
        .Q(\data_p2_reg[28]_0 [4]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\tmp_3_reg_183_reg[27] [5]),
        .Q(\data_p2_reg[28]_0 [5]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\tmp_3_reg_183_reg[27] [6]),
        .Q(\data_p2_reg[28]_0 [6]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\tmp_3_reg_183_reg[27] [7]),
        .Q(\data_p2_reg[28]_0 [7]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\tmp_3_reg_183_reg[27] [8]),
        .Q(\data_p2_reg[28]_0 [8]),
        .R(1'b0));
  FDRE \sum2_reg_157_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\tmp_3_reg_183_reg[27] [9]),
        .Q(\data_p2_reg[28]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00B00000)) 
    \tmp_V_reg_177[63]_i_1__0 
       (.I0(memOutStrm_V_V_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\tmp_reg_168_reg_n_6_[0] ),
        .I4(\ap_CS_fsm[2]_i_2__4_n_6 ),
        .O(tmp_V_reg_1770));
  FDRE \tmp_V_reg_177_reg[0] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [0]),
        .Q(\tmp_V_reg_177_reg_n_6_[0] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[10] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [10]),
        .Q(\tmp_V_reg_177_reg_n_6_[10] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[11] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [11]),
        .Q(\tmp_V_reg_177_reg_n_6_[11] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[12] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [12]),
        .Q(\tmp_V_reg_177_reg_n_6_[12] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[13] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [13]),
        .Q(\tmp_V_reg_177_reg_n_6_[13] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[14] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [14]),
        .Q(\tmp_V_reg_177_reg_n_6_[14] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[15] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [15]),
        .Q(\tmp_V_reg_177_reg_n_6_[15] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[16] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [16]),
        .Q(\tmp_V_reg_177_reg_n_6_[16] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[17] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [17]),
        .Q(\tmp_V_reg_177_reg_n_6_[17] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[18] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [18]),
        .Q(\tmp_V_reg_177_reg_n_6_[18] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[19] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [19]),
        .Q(\tmp_V_reg_177_reg_n_6_[19] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[1] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [1]),
        .Q(\tmp_V_reg_177_reg_n_6_[1] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[20] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [20]),
        .Q(\tmp_V_reg_177_reg_n_6_[20] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[21] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [21]),
        .Q(\tmp_V_reg_177_reg_n_6_[21] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[22] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [22]),
        .Q(\tmp_V_reg_177_reg_n_6_[22] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[23] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [23]),
        .Q(\tmp_V_reg_177_reg_n_6_[23] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[24] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [24]),
        .Q(\tmp_V_reg_177_reg_n_6_[24] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[25] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [25]),
        .Q(\tmp_V_reg_177_reg_n_6_[25] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[26] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [26]),
        .Q(\tmp_V_reg_177_reg_n_6_[26] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[27] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [27]),
        .Q(\tmp_V_reg_177_reg_n_6_[27] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[28] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [28]),
        .Q(\tmp_V_reg_177_reg_n_6_[28] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[29] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [29]),
        .Q(\tmp_V_reg_177_reg_n_6_[29] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[2] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [2]),
        .Q(\tmp_V_reg_177_reg_n_6_[2] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[30] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [30]),
        .Q(\tmp_V_reg_177_reg_n_6_[30] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[31] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [31]),
        .Q(\tmp_V_reg_177_reg_n_6_[31] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[32] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [32]),
        .Q(\tmp_V_reg_177_reg_n_6_[32] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[33] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [33]),
        .Q(\tmp_V_reg_177_reg_n_6_[33] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[34] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [34]),
        .Q(\tmp_V_reg_177_reg_n_6_[34] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[35] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [35]),
        .Q(\tmp_V_reg_177_reg_n_6_[35] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[36] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [36]),
        .Q(\tmp_V_reg_177_reg_n_6_[36] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[37] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [37]),
        .Q(\tmp_V_reg_177_reg_n_6_[37] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[38] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [38]),
        .Q(\tmp_V_reg_177_reg_n_6_[38] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[39] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [39]),
        .Q(\tmp_V_reg_177_reg_n_6_[39] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[3] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [3]),
        .Q(\tmp_V_reg_177_reg_n_6_[3] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[40] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [40]),
        .Q(\tmp_V_reg_177_reg_n_6_[40] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[41] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [41]),
        .Q(\tmp_V_reg_177_reg_n_6_[41] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[42] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [42]),
        .Q(\tmp_V_reg_177_reg_n_6_[42] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[43] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [43]),
        .Q(\tmp_V_reg_177_reg_n_6_[43] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[44] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [44]),
        .Q(\tmp_V_reg_177_reg_n_6_[44] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[45] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [45]),
        .Q(\tmp_V_reg_177_reg_n_6_[45] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[46] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [46]),
        .Q(\tmp_V_reg_177_reg_n_6_[46] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[47] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [47]),
        .Q(\tmp_V_reg_177_reg_n_6_[47] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[48] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [48]),
        .Q(\tmp_V_reg_177_reg_n_6_[48] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[49] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [49]),
        .Q(\tmp_V_reg_177_reg_n_6_[49] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[4] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [4]),
        .Q(\tmp_V_reg_177_reg_n_6_[4] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[50] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [50]),
        .Q(\tmp_V_reg_177_reg_n_6_[50] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[51] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [51]),
        .Q(\tmp_V_reg_177_reg_n_6_[51] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[52] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [52]),
        .Q(\tmp_V_reg_177_reg_n_6_[52] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[53] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [53]),
        .Q(\tmp_V_reg_177_reg_n_6_[53] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[54] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [54]),
        .Q(\tmp_V_reg_177_reg_n_6_[54] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[55] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [55]),
        .Q(\tmp_V_reg_177_reg_n_6_[55] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[56] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [56]),
        .Q(\tmp_V_reg_177_reg_n_6_[56] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[57] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [57]),
        .Q(\tmp_V_reg_177_reg_n_6_[57] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[58] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [58]),
        .Q(\tmp_V_reg_177_reg_n_6_[58] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[59] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [59]),
        .Q(\tmp_V_reg_177_reg_n_6_[59] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[5] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [5]),
        .Q(\tmp_V_reg_177_reg_n_6_[5] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[60] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [60]),
        .Q(\tmp_V_reg_177_reg_n_6_[60] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[61] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [61]),
        .Q(\tmp_V_reg_177_reg_n_6_[61] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[62] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [62]),
        .Q(\tmp_V_reg_177_reg_n_6_[62] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[63] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [63]),
        .Q(\tmp_V_reg_177_reg_n_6_[63] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[6] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [6]),
        .Q(\tmp_V_reg_177_reg_n_6_[6] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[7] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [7]),
        .Q(\tmp_V_reg_177_reg_n_6_[7] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[8] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [8]),
        .Q(\tmp_V_reg_177_reg_n_6_[8] ),
        .R(1'b0));
  FDRE \tmp_V_reg_177_reg[9] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1770),
        .D(\dout_buf_reg[63]_1 [9]),
        .Q(\tmp_V_reg_177_reg_n_6_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h77774404FFFF0000)) 
    \tmp_reg_168[0]_i_1__1 
       (.I0(\i_reg_110[6]_i_5_n_6 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(memOutStrm_V_V_empty_n),
        .I4(\tmp_reg_168_reg_n_6_[0] ),
        .I5(\ap_CS_fsm[2]_i_2__4_n_6 ),
        .O(\tmp_reg_168[0]_i_1__1_n_6 ));
  FDRE \tmp_reg_168_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_168[0]_i_1__1_n_6 ),
        .Q(\tmp_reg_168_reg_n_6_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(Stream2Mem_Batch_U0_m_axi_out_V_WVALID),
        .I1(hostmem_WREADY),
        .O(E));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Stream2Mem_Batch
   (int_ap_done_reg,
    \ap_CS_fsm_reg[2]_0 ,
    E,
    Stream2Mem_Batch_U0_m_axi_out_V_WVALID,
    pop0,
    Stream2Mem_Batch_U0_m_axi_out_V_AWLEN,
    \data_p2_reg[42] ,
    empty_n_reg,
    Q,
    \ap_CS_fsm_reg[2]_1 ,
    Stream2Mem_Batch_U0_m_axi_out_V_AWVALID,
    \int_isr_reg[0] ,
    D,
    \data_p2_reg[28] ,
    \data_p2_reg[28]_0 ,
    \q_tmp_reg[63] ,
    Stream2Mem_Batch_U0_out_V_offset_read,
    \raddr_reg[0] ,
    \dout_buf_reg[63] ,
    \dout_buf_reg[63]_0 ,
    dout_valid_reg,
    ap_clk,
    ap_rst_n_inv,
    int_ap_done0,
    int_ap_done,
    hostmem_WREADY,
    hostmem_BVALID,
    hostmem_AWREADY,
    data_vld_reg,
    ap_rst_n,
    s_ready_t_reg,
    memOutStrm_V_V_empty_n,
    Stream2Mem_Batch_U0_ap_start,
    out_V_c_empty_n,
    \raddr_reg[0]_0 ,
    empty_n,
    out,
    \dout_buf_reg[63]_1 );
  output int_ap_done_reg;
  output \ap_CS_fsm_reg[2]_0 ;
  output [0:0]E;
  output Stream2Mem_Batch_U0_m_axi_out_V_WVALID;
  output pop0;
  output [1:0]Stream2Mem_Batch_U0_m_axi_out_V_AWLEN;
  output [0:0]\data_p2_reg[42] ;
  output empty_n_reg;
  output [0:0]Q;
  output [0:0]\ap_CS_fsm_reg[2]_1 ;
  output Stream2Mem_Batch_U0_m_axi_out_V_AWVALID;
  output \int_isr_reg[0] ;
  output [28:0]D;
  output [28:0]\data_p2_reg[28] ;
  output [28:0]\data_p2_reg[28]_0 ;
  output [63:0]\q_tmp_reg[63] ;
  output Stream2Mem_Batch_U0_out_V_offset_read;
  output [0:0]\raddr_reg[0] ;
  output \dout_buf_reg[63] ;
  output [0:0]\dout_buf_reg[63]_0 ;
  output dout_valid_reg;
  input ap_clk;
  input ap_rst_n_inv;
  input int_ap_done0;
  input int_ap_done;
  input hostmem_WREADY;
  input hostmem_BVALID;
  input hostmem_AWREADY;
  input data_vld_reg;
  input ap_rst_n;
  input s_ready_t_reg;
  input memOutStrm_V_V_empty_n;
  input Stream2Mem_Batch_U0_ap_start;
  input out_V_c_empty_n;
  input [0:0]\raddr_reg[0]_0 ;
  input empty_n;
  input [28:0]out;
  input [63:0]\dout_buf_reg[63]_1 ;

  wire [28:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire Stream2Mem_Batch_U0_ap_start;
  wire [1:0]Stream2Mem_Batch_U0_m_axi_out_V_AWLEN;
  wire Stream2Mem_Batch_U0_m_axi_out_V_AWVALID;
  wire Stream2Mem_Batch_U0_m_axi_out_V_WVALID;
  wire Stream2Mem_Batch_U0_out_V_offset_read;
  wire \ap_CS_fsm[0]_i_1__5_n_6 ;
  wire \ap_CS_fsm[1]_i_2__5_n_6 ;
  wire \ap_CS_fsm[1]_i_3__4_n_6 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_1 ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_0;
  wire ap_CS_fsm_state3;
  wire [0:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_reg_grp_Stream2Mem_1_fu_88_ap_start;
  wire ap_reg_grp_Stream2Mem_fu_78_ap_start;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \data_p2[38]_i_2_n_6 ;
  wire [28:0]\data_p2_reg[28] ;
  wire [28:0]\data_p2_reg[28]_0 ;
  wire [0:0]\data_p2_reg[42] ;
  wire data_vld_reg;
  wire \dout_buf_reg[63] ;
  wire [0:0]\dout_buf_reg[63]_0 ;
  wire [63:0]\dout_buf_reg[63]_1 ;
  wire dout_valid_reg;
  wire empty_n;
  wire empty_n_reg;
  wire grp_Stream2Mem_1_fu_88_n_11;
  wire grp_Stream2Mem_1_fu_88_n_134;
  wire grp_Stream2Mem_fu_78_n_11;
  wire grp_Stream2Mem_fu_78_n_12;
  wire grp_Stream2Mem_fu_78_n_13;
  wire grp_Stream2Mem_fu_78_n_15;
  wire grp_Stream2Mem_fu_78_n_16;
  wire grp_Stream2Mem_fu_78_n_17;
  wire grp_Stream2Mem_fu_78_n_18;
  wire grp_Stream2Mem_fu_78_n_6;
  wire hostmem_AWREADY;
  wire hostmem_BVALID;
  wire hostmem_WREADY;
  wire int_ap_done;
  wire int_ap_done0;
  wire int_ap_done_i_2_n_6;
  wire int_ap_done_reg;
  wire \int_isr[0]_i_5_n_6 ;
  wire \int_isr[0]_i_6_n_6 ;
  wire \int_isr[0]_i_7_n_6 ;
  wire \int_isr[0]_i_8_n_6 ;
  wire \int_isr_reg[0] ;
  wire memOutStrm_V_V_empty_n;
  wire mem_reg_i_83_n_6;
  wire mem_reg_i_84_n_6;
  wire mem_reg_i_85_n_6;
  wire mem_reg_i_86_n_6;
  wire mem_reg_i_88_n_6;
  wire mem_reg_i_89_n_6;
  wire mem_reg_i_90_n_6;
  wire [28:0]out;
  wire out_V_c_empty_n;
  wire [28:6]out_V_offset1;
  wire [28:0]out_V_offset1_i_reg_170;
  wire p_5_in;
  wire pop0;
  wire [63:0]\q_tmp_reg[63] ;
  wire [0:0]\raddr_reg[0] ;
  wire [0:0]\raddr_reg[0]_0 ;
  wire rep_fu_68;
  wire \rep_fu_68[0]_i_3_n_6 ;
  wire \rep_fu_68[0]_i_4_n_6 ;
  wire \rep_fu_68[4]_i_2_n_6 ;
  wire [3:0]rep_fu_68_reg;
  wire \rep_fu_68_reg[0]_i_2_n_10 ;
  wire \rep_fu_68_reg[0]_i_2_n_11 ;
  wire \rep_fu_68_reg[0]_i_2_n_12 ;
  wire \rep_fu_68_reg[0]_i_2_n_13 ;
  wire \rep_fu_68_reg[0]_i_2_n_6 ;
  wire \rep_fu_68_reg[0]_i_2_n_7 ;
  wire \rep_fu_68_reg[0]_i_2_n_8 ;
  wire \rep_fu_68_reg[0]_i_2_n_9 ;
  wire \rep_fu_68_reg[12]_i_1_n_10 ;
  wire \rep_fu_68_reg[12]_i_1_n_11 ;
  wire \rep_fu_68_reg[12]_i_1_n_12 ;
  wire \rep_fu_68_reg[12]_i_1_n_13 ;
  wire \rep_fu_68_reg[12]_i_1_n_6 ;
  wire \rep_fu_68_reg[12]_i_1_n_7 ;
  wire \rep_fu_68_reg[12]_i_1_n_8 ;
  wire \rep_fu_68_reg[12]_i_1_n_9 ;
  wire \rep_fu_68_reg[16]_i_1_n_10 ;
  wire \rep_fu_68_reg[16]_i_1_n_11 ;
  wire \rep_fu_68_reg[16]_i_1_n_12 ;
  wire \rep_fu_68_reg[16]_i_1_n_13 ;
  wire \rep_fu_68_reg[16]_i_1_n_6 ;
  wire \rep_fu_68_reg[16]_i_1_n_7 ;
  wire \rep_fu_68_reg[16]_i_1_n_8 ;
  wire \rep_fu_68_reg[16]_i_1_n_9 ;
  wire \rep_fu_68_reg[20]_i_1_n_10 ;
  wire \rep_fu_68_reg[20]_i_1_n_11 ;
  wire \rep_fu_68_reg[20]_i_1_n_12 ;
  wire \rep_fu_68_reg[20]_i_1_n_13 ;
  wire \rep_fu_68_reg[20]_i_1_n_6 ;
  wire \rep_fu_68_reg[20]_i_1_n_7 ;
  wire \rep_fu_68_reg[20]_i_1_n_8 ;
  wire \rep_fu_68_reg[20]_i_1_n_9 ;
  wire \rep_fu_68_reg[24]_i_1_n_10 ;
  wire \rep_fu_68_reg[24]_i_1_n_11 ;
  wire \rep_fu_68_reg[24]_i_1_n_12 ;
  wire \rep_fu_68_reg[24]_i_1_n_13 ;
  wire \rep_fu_68_reg[24]_i_1_n_6 ;
  wire \rep_fu_68_reg[24]_i_1_n_7 ;
  wire \rep_fu_68_reg[24]_i_1_n_8 ;
  wire \rep_fu_68_reg[24]_i_1_n_9 ;
  wire \rep_fu_68_reg[28]_i_1_n_10 ;
  wire \rep_fu_68_reg[28]_i_1_n_11 ;
  wire \rep_fu_68_reg[28]_i_1_n_12 ;
  wire \rep_fu_68_reg[28]_i_1_n_13 ;
  wire \rep_fu_68_reg[28]_i_1_n_7 ;
  wire \rep_fu_68_reg[28]_i_1_n_8 ;
  wire \rep_fu_68_reg[28]_i_1_n_9 ;
  wire \rep_fu_68_reg[4]_i_1_n_10 ;
  wire \rep_fu_68_reg[4]_i_1_n_11 ;
  wire \rep_fu_68_reg[4]_i_1_n_12 ;
  wire \rep_fu_68_reg[4]_i_1_n_13 ;
  wire \rep_fu_68_reg[4]_i_1_n_6 ;
  wire \rep_fu_68_reg[4]_i_1_n_7 ;
  wire \rep_fu_68_reg[4]_i_1_n_8 ;
  wire \rep_fu_68_reg[4]_i_1_n_9 ;
  wire \rep_fu_68_reg[8]_i_1_n_10 ;
  wire \rep_fu_68_reg[8]_i_1_n_11 ;
  wire \rep_fu_68_reg[8]_i_1_n_12 ;
  wire \rep_fu_68_reg[8]_i_1_n_13 ;
  wire \rep_fu_68_reg[8]_i_1_n_6 ;
  wire \rep_fu_68_reg[8]_i_1_n_7 ;
  wire \rep_fu_68_reg[8]_i_1_n_8 ;
  wire \rep_fu_68_reg[8]_i_1_n_9 ;
  wire [22:4]rep_fu_68_reg__0;
  wire [31:23]rep_fu_68_reg__1;
  wire s_ready_t_reg;
  wire [28:6]sum2_fu_129_p2;
  wire tmp_1_i_fu_126_p2;
  wire tmp_1_i_reg_179;
  wire [63:0]tmp_V_reg_177;
  wire [3:3]\NLW_rep_fu_68_reg[28]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hF1F1F1F100F0F0F0)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(int_ap_done_i_2_n_6),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\ap_CS_fsm_reg[2]_1 ),
        .I3(Stream2Mem_Batch_U0_ap_start),
        .I4(out_V_c_empty_n),
        .I5(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[0]_i_1__5_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \ap_CS_fsm[1]_i_2__5 
       (.I0(\ap_CS_fsm_reg[2]_1 ),
        .I1(ap_CS_fsm_state2),
        .I2(out_V_c_empty_n),
        .I3(Stream2Mem_Batch_U0_ap_start),
        .O(\ap_CS_fsm[1]_i_2__5_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[1]_i_3__4 
       (.I0(\ap_CS_fsm_reg[2]_1 ),
        .I1(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[1]_i_3__4_n_6 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__5_n_6 ),
        .Q(\ap_CS_fsm_reg[2]_1 ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Stream2Mem_fu_78_n_16),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Stream2Mem_fu_78_n_15),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_grp_Stream2Mem_1_fu_88_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Stream2Mem_1_fu_88_n_134),
        .Q(ap_reg_grp_Stream2Mem_1_fu_88_ap_start),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_grp_Stream2Mem_fu_78_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Stream2Mem_fu_78_n_18),
        .Q(ap_reg_grp_Stream2Mem_fu_78_ap_start),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    \data_p2[38]_i_1 
       (.I0(\data_p2[38]_i_2_n_6 ),
        .I1(ap_CS_fsm_state3),
        .I2(tmp_1_i_reg_179),
        .O(Stream2Mem_Batch_U0_m_axi_out_V_AWLEN[0]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \data_p2[38]_i_2 
       (.I0(rep_fu_68_reg[2]),
        .I1(rep_fu_68_reg[3]),
        .I2(rep_fu_68_reg[1]),
        .I3(rep_fu_68_reg[0]),
        .I4(ap_CS_fsm_state2),
        .O(\data_p2[38]_i_2_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \data_p2[42]_i_2__0 
       (.I0(Stream2Mem_Batch_U0_m_axi_out_V_AWLEN[0]),
        .O(Stream2Mem_Batch_U0_m_axi_out_V_AWLEN[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Stream2Mem_1 grp_Stream2Mem_1_fu_88
       (.D(ap_NS_fsm),
        .E(E),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state2_0}),
        .Stream2Mem_Batch_U0_m_axi_out_V_WVALID(Stream2Mem_Batch_U0_m_axi_out_V_WVALID),
        .\ap_CS_fsm_reg[2]_0 (Stream2Mem_Batch_U0_m_axi_out_V_AWLEN[0]),
        .\ap_CS_fsm_reg[2]_1 (ap_CS_fsm_state3),
        .\ap_CS_fsm_reg[2]_2 (grp_Stream2Mem_fu_78_n_17),
        .ap_CS_fsm_reg_r_1(grp_Stream2Mem_fu_78_n_6),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(grp_Stream2Mem_fu_78_n_12),
        .ap_enable_reg_pp0_iter2_reg_0(grp_Stream2Mem_fu_78_n_13),
        .ap_enable_reg_pp0_iter2_reg_1(grp_Stream2Mem_fu_78_n_11),
        .ap_reg_grp_Stream2Mem_1_fu_88_ap_start(ap_reg_grp_Stream2Mem_1_fu_88_ap_start),
        .ap_reg_grp_Stream2Mem_1_fu_88_ap_start_reg(grp_Stream2Mem_1_fu_88_n_134),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p2_reg[28] (D),
        .\data_p2_reg[28]_0 (\data_p2_reg[28] ),
        .\dout_buf_reg[63] (\dout_buf_reg[63] ),
        .\dout_buf_reg[63]_0 (\dout_buf_reg[63]_0 ),
        .\dout_buf_reg[63]_1 (\dout_buf_reg[63]_1 ),
        .dout_valid_reg(dout_valid_reg),
        .empty_n(empty_n),
        .empty_n_reg(grp_Stream2Mem_1_fu_88_n_11),
        .hostmem_AWREADY(hostmem_AWREADY),
        .hostmem_BVALID(hostmem_BVALID),
        .hostmem_WREADY(hostmem_WREADY),
        .memOutStrm_V_V_empty_n(memOutStrm_V_V_empty_n),
        .\q_tmp_reg[63] (\q_tmp_reg[63] ),
        .\raddr_reg[0] (\raddr_reg[0] ),
        .\raddr_reg[0]_0 (\raddr_reg[0]_0 ),
        .\rep_fu_68_reg[2] (\data_p2[38]_i_2_n_6 ),
        .\sum2_reg_157_reg[28]_0 (\data_p2_reg[28]_0 ),
        .tmp_1_i_reg_179(tmp_1_i_reg_179),
        .\tmp_3_reg_183_reg[27] ({sum2_fu_129_p2,out_V_offset1_i_reg_170[5:0]}),
        .\tmp_V_reg_177_reg[63]_0 (tmp_V_reg_177));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Stream2Mem grp_Stream2Mem_fu_78
       (.D({grp_Stream2Mem_fu_78_n_15,grp_Stream2Mem_fu_78_n_16}),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state2_0}),
        .Stream2Mem_Batch_U0_m_axi_out_V_AWVALID(Stream2Mem_Batch_U0_m_axi_out_V_AWVALID),
        .\ap_CS_fsm_reg[0]_0 (\ap_CS_fsm[1]_i_2__5_n_6 ),
        .\ap_CS_fsm_reg[0]_1 (\ap_CS_fsm[1]_i_3__4_n_6 ),
        .\ap_CS_fsm_reg[0]_2 (ap_NS_fsm),
        .\ap_CS_fsm_reg[1]_0 (Q),
        .\ap_CS_fsm_reg[1]_1 (mem_reg_i_88_n_6),
        .\ap_CS_fsm_reg[2]_0 (grp_Stream2Mem_fu_78_n_11),
        .\ap_CS_fsm_reg[2]_1 (Stream2Mem_Batch_U0_m_axi_out_V_AWLEN[0]),
        .\ap_CS_fsm_reg[2]_2 (mem_reg_i_83_n_6),
        .\ap_CS_fsm_reg[2]_3 ({ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg[2]_1 }),
        .\ap_CS_fsm_reg[6]_0 (grp_Stream2Mem_fu_78_n_6),
        .ap_clk(ap_clk),
        .ap_reg_grp_Stream2Mem_fu_78_ap_start(ap_reg_grp_Stream2Mem_fu_78_ap_start),
        .ap_reg_grp_Stream2Mem_fu_78_ap_start_reg(grp_Stream2Mem_fu_78_n_18),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p2_reg[28] (\data_p2_reg[28]_0 ),
        .\data_p2_reg[42] (\data_p2_reg[42] ),
        .data_vld_reg(data_vld_reg),
        .\dout_buf_reg[63] (\dout_buf_reg[63]_1 ),
        .dout_valid_reg(grp_Stream2Mem_fu_78_n_17),
        .empty_n_reg(empty_n_reg),
        .empty_n_reg_0(grp_Stream2Mem_1_fu_88_n_11),
        .hostmem_AWREADY(hostmem_AWREADY),
        .hostmem_BVALID(hostmem_BVALID),
        .hostmem_WREADY(hostmem_WREADY),
        .memOutStrm_V_V_empty_n(memOutStrm_V_V_empty_n),
        .mem_reg(grp_Stream2Mem_fu_78_n_12),
        .mem_reg_0(grp_Stream2Mem_fu_78_n_13),
        .\out_V_offset1_i_reg_170_reg[28] (out_V_offset1_i_reg_170),
        .pop0(pop0),
        .\q_tmp_reg[63] (tmp_V_reg_177),
        .\rep_fu_68_reg[0] (int_ap_done_i_2_n_6),
        .\rep_fu_68_reg[10] (mem_reg_i_85_n_6),
        .\rep_fu_68_reg[18] (mem_reg_i_84_n_6),
        .\rep_fu_68_reg[25] (mem_reg_i_86_n_6),
        .\rep_fu_68_reg[2] (\data_p2[38]_i_2_n_6 ),
        .\rep_fu_68_reg[5] (\ap_CS_fsm_reg[2]_0 ),
        .\rep_fu_68_reg[9] (\int_isr[0]_i_5_n_6 ),
        .s_ready_t_reg(s_ready_t_reg),
        .\sum2_reg_157_reg[28]_0 (sum2_fu_129_p2),
        .tmp_1_i_reg_179(tmp_1_i_reg_179),
        .\tmp_3_reg_183_reg[28] (out_V_offset1));
  LUT5 #(
    .INIT(32'h04FF0404)) 
    int_ap_done_i_1
       (.I0(int_ap_done_i_2_n_6),
        .I1(ap_CS_fsm_state2),
        .I2(\ap_CS_fsm_reg[2]_0 ),
        .I3(int_ap_done0),
        .I4(int_ap_done),
        .O(int_ap_done_reg));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    int_ap_done_i_2
       (.I0(rep_fu_68_reg[0]),
        .I1(rep_fu_68_reg[1]),
        .I2(rep_fu_68_reg[3]),
        .I3(rep_fu_68_reg[2]),
        .O(int_ap_done_i_2_n_6));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \int_isr[0]_i_3 
       (.I0(\int_isr[0]_i_5_n_6 ),
        .I1(rep_fu_68_reg__0[5]),
        .I2(rep_fu_68_reg__0[4]),
        .I3(rep_fu_68_reg__0[7]),
        .I4(rep_fu_68_reg__0[6]),
        .I5(\int_isr[0]_i_6_n_6 ),
        .O(\ap_CS_fsm_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \int_isr[0]_i_4 
       (.I0(rep_fu_68_reg[2]),
        .I1(rep_fu_68_reg[3]),
        .I2(rep_fu_68_reg[1]),
        .I3(rep_fu_68_reg[0]),
        .I4(ap_CS_fsm_state2),
        .O(\int_isr_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \int_isr[0]_i_5 
       (.I0(\int_isr[0]_i_7_n_6 ),
        .I1(rep_fu_68_reg__0[9]),
        .I2(rep_fu_68_reg__0[8]),
        .I3(rep_fu_68_reg__0[11]),
        .I4(rep_fu_68_reg__0[10]),
        .I5(mem_reg_i_84_n_6),
        .O(\int_isr[0]_i_5_n_6 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \int_isr[0]_i_6 
       (.I0(rep_fu_68_reg__1[26]),
        .I1(rep_fu_68_reg__1[27]),
        .I2(rep_fu_68_reg__1[24]),
        .I3(rep_fu_68_reg__1[25]),
        .I4(\int_isr[0]_i_8_n_6 ),
        .O(\int_isr[0]_i_6_n_6 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \int_isr[0]_i_7 
       (.I0(rep_fu_68_reg__0[13]),
        .I1(rep_fu_68_reg__0[12]),
        .I2(rep_fu_68_reg__0[15]),
        .I3(rep_fu_68_reg__0[14]),
        .O(\int_isr[0]_i_7_n_6 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \int_isr[0]_i_8 
       (.I0(rep_fu_68_reg__1[29]),
        .I1(rep_fu_68_reg__1[28]),
        .I2(rep_fu_68_reg__1[31]),
        .I3(rep_fu_68_reg__1[30]),
        .O(\int_isr[0]_i_8_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_83
       (.I0(ap_CS_fsm_state3),
        .I1(tmp_1_i_reg_179),
        .O(mem_reg_i_83_n_6));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    mem_reg_i_84
       (.I0(rep_fu_68_reg__0[18]),
        .I1(rep_fu_68_reg__0[19]),
        .I2(rep_fu_68_reg__0[16]),
        .I3(rep_fu_68_reg__0[17]),
        .I4(mem_reg_i_89_n_6),
        .O(mem_reg_i_84_n_6));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    mem_reg_i_85
       (.I0(rep_fu_68_reg__0[10]),
        .I1(rep_fu_68_reg__0[11]),
        .I2(rep_fu_68_reg__0[8]),
        .I3(rep_fu_68_reg__0[9]),
        .I4(\int_isr[0]_i_7_n_6 ),
        .O(mem_reg_i_85_n_6));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_86
       (.I0(\int_isr[0]_i_8_n_6 ),
        .I1(rep_fu_68_reg__1[25]),
        .I2(rep_fu_68_reg__1[24]),
        .I3(rep_fu_68_reg__1[27]),
        .I4(rep_fu_68_reg__1[26]),
        .I5(mem_reg_i_90_n_6),
        .O(mem_reg_i_86_n_6));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    mem_reg_i_88
       (.I0(ap_CS_fsm_state2),
        .I1(rep_fu_68_reg[0]),
        .I2(rep_fu_68_reg[1]),
        .I3(rep_fu_68_reg[3]),
        .I4(rep_fu_68_reg[2]),
        .I5(ap_CS_fsm_state3),
        .O(mem_reg_i_88_n_6));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_89
       (.I0(rep_fu_68_reg__0[21]),
        .I1(rep_fu_68_reg__0[20]),
        .I2(rep_fu_68_reg__1[23]),
        .I3(rep_fu_68_reg__0[22]),
        .O(mem_reg_i_89_n_6));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_90
       (.I0(rep_fu_68_reg__0[5]),
        .I1(rep_fu_68_reg__0[4]),
        .I2(rep_fu_68_reg__0[7]),
        .I3(rep_fu_68_reg__0[6]),
        .O(mem_reg_i_90_n_6));
  LUT3 #(
    .INIT(8'h80)) 
    \out_V_offset1_i_reg_170[28]_i_1 
       (.I0(\ap_CS_fsm_reg[2]_1 ),
        .I1(Stream2Mem_Batch_U0_ap_start),
        .I2(out_V_c_empty_n),
        .O(Stream2Mem_Batch_U0_out_V_offset_read));
  FDRE \out_V_offset1_i_reg_170_reg[0] 
       (.C(ap_clk),
        .CE(Stream2Mem_Batch_U0_out_V_offset_read),
        .D(out[0]),
        .Q(out_V_offset1_i_reg_170[0]),
        .R(1'b0));
  FDRE \out_V_offset1_i_reg_170_reg[10] 
       (.C(ap_clk),
        .CE(Stream2Mem_Batch_U0_out_V_offset_read),
        .D(out[10]),
        .Q(out_V_offset1_i_reg_170[10]),
        .R(1'b0));
  FDRE \out_V_offset1_i_reg_170_reg[11] 
       (.C(ap_clk),
        .CE(Stream2Mem_Batch_U0_out_V_offset_read),
        .D(out[11]),
        .Q(out_V_offset1_i_reg_170[11]),
        .R(1'b0));
  FDRE \out_V_offset1_i_reg_170_reg[12] 
       (.C(ap_clk),
        .CE(Stream2Mem_Batch_U0_out_V_offset_read),
        .D(out[12]),
        .Q(out_V_offset1_i_reg_170[12]),
        .R(1'b0));
  FDRE \out_V_offset1_i_reg_170_reg[13] 
       (.C(ap_clk),
        .CE(Stream2Mem_Batch_U0_out_V_offset_read),
        .D(out[13]),
        .Q(out_V_offset1_i_reg_170[13]),
        .R(1'b0));
  FDRE \out_V_offset1_i_reg_170_reg[14] 
       (.C(ap_clk),
        .CE(Stream2Mem_Batch_U0_out_V_offset_read),
        .D(out[14]),
        .Q(out_V_offset1_i_reg_170[14]),
        .R(1'b0));
  FDRE \out_V_offset1_i_reg_170_reg[15] 
       (.C(ap_clk),
        .CE(Stream2Mem_Batch_U0_out_V_offset_read),
        .D(out[15]),
        .Q(out_V_offset1_i_reg_170[15]),
        .R(1'b0));
  FDRE \out_V_offset1_i_reg_170_reg[16] 
       (.C(ap_clk),
        .CE(Stream2Mem_Batch_U0_out_V_offset_read),
        .D(out[16]),
        .Q(out_V_offset1_i_reg_170[16]),
        .R(1'b0));
  FDRE \out_V_offset1_i_reg_170_reg[17] 
       (.C(ap_clk),
        .CE(Stream2Mem_Batch_U0_out_V_offset_read),
        .D(out[17]),
        .Q(out_V_offset1_i_reg_170[17]),
        .R(1'b0));
  FDRE \out_V_offset1_i_reg_170_reg[18] 
       (.C(ap_clk),
        .CE(Stream2Mem_Batch_U0_out_V_offset_read),
        .D(out[18]),
        .Q(out_V_offset1_i_reg_170[18]),
        .R(1'b0));
  FDRE \out_V_offset1_i_reg_170_reg[19] 
       (.C(ap_clk),
        .CE(Stream2Mem_Batch_U0_out_V_offset_read),
        .D(out[19]),
        .Q(out_V_offset1_i_reg_170[19]),
        .R(1'b0));
  FDRE \out_V_offset1_i_reg_170_reg[1] 
       (.C(ap_clk),
        .CE(Stream2Mem_Batch_U0_out_V_offset_read),
        .D(out[1]),
        .Q(out_V_offset1_i_reg_170[1]),
        .R(1'b0));
  FDRE \out_V_offset1_i_reg_170_reg[20] 
       (.C(ap_clk),
        .CE(Stream2Mem_Batch_U0_out_V_offset_read),
        .D(out[20]),
        .Q(out_V_offset1_i_reg_170[20]),
        .R(1'b0));
  FDRE \out_V_offset1_i_reg_170_reg[21] 
       (.C(ap_clk),
        .CE(Stream2Mem_Batch_U0_out_V_offset_read),
        .D(out[21]),
        .Q(out_V_offset1_i_reg_170[21]),
        .R(1'b0));
  FDRE \out_V_offset1_i_reg_170_reg[22] 
       (.C(ap_clk),
        .CE(Stream2Mem_Batch_U0_out_V_offset_read),
        .D(out[22]),
        .Q(out_V_offset1_i_reg_170[22]),
        .R(1'b0));
  FDRE \out_V_offset1_i_reg_170_reg[23] 
       (.C(ap_clk),
        .CE(Stream2Mem_Batch_U0_out_V_offset_read),
        .D(out[23]),
        .Q(out_V_offset1_i_reg_170[23]),
        .R(1'b0));
  FDRE \out_V_offset1_i_reg_170_reg[24] 
       (.C(ap_clk),
        .CE(Stream2Mem_Batch_U0_out_V_offset_read),
        .D(out[24]),
        .Q(out_V_offset1_i_reg_170[24]),
        .R(1'b0));
  FDRE \out_V_offset1_i_reg_170_reg[25] 
       (.C(ap_clk),
        .CE(Stream2Mem_Batch_U0_out_V_offset_read),
        .D(out[25]),
        .Q(out_V_offset1_i_reg_170[25]),
        .R(1'b0));
  FDRE \out_V_offset1_i_reg_170_reg[26] 
       (.C(ap_clk),
        .CE(Stream2Mem_Batch_U0_out_V_offset_read),
        .D(out[26]),
        .Q(out_V_offset1_i_reg_170[26]),
        .R(1'b0));
  FDRE \out_V_offset1_i_reg_170_reg[27] 
       (.C(ap_clk),
        .CE(Stream2Mem_Batch_U0_out_V_offset_read),
        .D(out[27]),
        .Q(out_V_offset1_i_reg_170[27]),
        .R(1'b0));
  FDRE \out_V_offset1_i_reg_170_reg[28] 
       (.C(ap_clk),
        .CE(Stream2Mem_Batch_U0_out_V_offset_read),
        .D(out[28]),
        .Q(out_V_offset1_i_reg_170[28]),
        .R(1'b0));
  FDRE \out_V_offset1_i_reg_170_reg[2] 
       (.C(ap_clk),
        .CE(Stream2Mem_Batch_U0_out_V_offset_read),
        .D(out[2]),
        .Q(out_V_offset1_i_reg_170[2]),
        .R(1'b0));
  FDRE \out_V_offset1_i_reg_170_reg[3] 
       (.C(ap_clk),
        .CE(Stream2Mem_Batch_U0_out_V_offset_read),
        .D(out[3]),
        .Q(out_V_offset1_i_reg_170[3]),
        .R(1'b0));
  FDRE \out_V_offset1_i_reg_170_reg[4] 
       (.C(ap_clk),
        .CE(Stream2Mem_Batch_U0_out_V_offset_read),
        .D(out[4]),
        .Q(out_V_offset1_i_reg_170[4]),
        .R(1'b0));
  FDRE \out_V_offset1_i_reg_170_reg[5] 
       (.C(ap_clk),
        .CE(Stream2Mem_Batch_U0_out_V_offset_read),
        .D(out[5]),
        .Q(out_V_offset1_i_reg_170[5]),
        .R(1'b0));
  FDRE \out_V_offset1_i_reg_170_reg[6] 
       (.C(ap_clk),
        .CE(Stream2Mem_Batch_U0_out_V_offset_read),
        .D(out[6]),
        .Q(out_V_offset1_i_reg_170[6]),
        .R(1'b0));
  FDRE \out_V_offset1_i_reg_170_reg[7] 
       (.C(ap_clk),
        .CE(Stream2Mem_Batch_U0_out_V_offset_read),
        .D(out[7]),
        .Q(out_V_offset1_i_reg_170[7]),
        .R(1'b0));
  FDRE \out_V_offset1_i_reg_170_reg[8] 
       (.C(ap_clk),
        .CE(Stream2Mem_Batch_U0_out_V_offset_read),
        .D(out[8]),
        .Q(out_V_offset1_i_reg_170[8]),
        .R(1'b0));
  FDRE \out_V_offset1_i_reg_170_reg[9] 
       (.C(ap_clk),
        .CE(Stream2Mem_Batch_U0_out_V_offset_read),
        .D(out[9]),
        .Q(out_V_offset1_i_reg_170[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1000F00000000000)) 
    \rep_fu_68[0]_i_1 
       (.I0(\ap_CS_fsm_reg[2]_0 ),
        .I1(int_ap_done_i_2_n_6),
        .I2(Stream2Mem_Batch_U0_ap_start),
        .I3(out_V_c_empty_n),
        .I4(ap_CS_fsm_state2),
        .I5(\ap_CS_fsm_reg[2]_1 ),
        .O(rep_fu_68));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFFF)) 
    \rep_fu_68[0]_i_3 
       (.I0(ap_CS_fsm_state2),
        .I1(rep_fu_68_reg[0]),
        .I2(rep_fu_68_reg[1]),
        .I3(rep_fu_68_reg[3]),
        .I4(rep_fu_68_reg[2]),
        .I5(\ap_CS_fsm_reg[2]_0 ),
        .O(\rep_fu_68[0]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'h00020000FFFFFFFF)) 
    \rep_fu_68[0]_i_4 
       (.I0(\ap_CS_fsm_reg[2]_0 ),
        .I1(rep_fu_68_reg[2]),
        .I2(rep_fu_68_reg[3]),
        .I3(rep_fu_68_reg[1]),
        .I4(ap_CS_fsm_state2),
        .I5(rep_fu_68_reg[0]),
        .O(\rep_fu_68[0]_i_4_n_6 ));
  LUT4 #(
    .INIT(16'hDF20)) 
    \rep_fu_68[4]_i_2 
       (.I0(\ap_CS_fsm_reg[2]_0 ),
        .I1(int_ap_done_i_2_n_6),
        .I2(ap_CS_fsm_state2),
        .I3(rep_fu_68_reg__0[4]),
        .O(\rep_fu_68[4]_i_2_n_6 ));
  FDRE \rep_fu_68_reg[0] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\rep_fu_68_reg[0]_i_2_n_13 ),
        .Q(rep_fu_68_reg[0]),
        .R(rep_fu_68));
  CARRY4 \rep_fu_68_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\rep_fu_68_reg[0]_i_2_n_6 ,\rep_fu_68_reg[0]_i_2_n_7 ,\rep_fu_68_reg[0]_i_2_n_8 ,\rep_fu_68_reg[0]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\rep_fu_68[0]_i_3_n_6 }),
        .O({\rep_fu_68_reg[0]_i_2_n_10 ,\rep_fu_68_reg[0]_i_2_n_11 ,\rep_fu_68_reg[0]_i_2_n_12 ,\rep_fu_68_reg[0]_i_2_n_13 }),
        .S({rep_fu_68_reg[3:1],\rep_fu_68[0]_i_4_n_6 }));
  FDRE \rep_fu_68_reg[10] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\rep_fu_68_reg[8]_i_1_n_11 ),
        .Q(rep_fu_68_reg__0[10]),
        .R(rep_fu_68));
  FDRE \rep_fu_68_reg[11] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\rep_fu_68_reg[8]_i_1_n_10 ),
        .Q(rep_fu_68_reg__0[11]),
        .R(rep_fu_68));
  FDRE \rep_fu_68_reg[12] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\rep_fu_68_reg[12]_i_1_n_13 ),
        .Q(rep_fu_68_reg__0[12]),
        .R(rep_fu_68));
  CARRY4 \rep_fu_68_reg[12]_i_1 
       (.CI(\rep_fu_68_reg[8]_i_1_n_6 ),
        .CO({\rep_fu_68_reg[12]_i_1_n_6 ,\rep_fu_68_reg[12]_i_1_n_7 ,\rep_fu_68_reg[12]_i_1_n_8 ,\rep_fu_68_reg[12]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rep_fu_68_reg[12]_i_1_n_10 ,\rep_fu_68_reg[12]_i_1_n_11 ,\rep_fu_68_reg[12]_i_1_n_12 ,\rep_fu_68_reg[12]_i_1_n_13 }),
        .S(rep_fu_68_reg__0[15:12]));
  FDRE \rep_fu_68_reg[13] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\rep_fu_68_reg[12]_i_1_n_12 ),
        .Q(rep_fu_68_reg__0[13]),
        .R(rep_fu_68));
  FDRE \rep_fu_68_reg[14] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\rep_fu_68_reg[12]_i_1_n_11 ),
        .Q(rep_fu_68_reg__0[14]),
        .R(rep_fu_68));
  FDRE \rep_fu_68_reg[15] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\rep_fu_68_reg[12]_i_1_n_10 ),
        .Q(rep_fu_68_reg__0[15]),
        .R(rep_fu_68));
  FDRE \rep_fu_68_reg[16] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\rep_fu_68_reg[16]_i_1_n_13 ),
        .Q(rep_fu_68_reg__0[16]),
        .R(rep_fu_68));
  CARRY4 \rep_fu_68_reg[16]_i_1 
       (.CI(\rep_fu_68_reg[12]_i_1_n_6 ),
        .CO({\rep_fu_68_reg[16]_i_1_n_6 ,\rep_fu_68_reg[16]_i_1_n_7 ,\rep_fu_68_reg[16]_i_1_n_8 ,\rep_fu_68_reg[16]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rep_fu_68_reg[16]_i_1_n_10 ,\rep_fu_68_reg[16]_i_1_n_11 ,\rep_fu_68_reg[16]_i_1_n_12 ,\rep_fu_68_reg[16]_i_1_n_13 }),
        .S(rep_fu_68_reg__0[19:16]));
  FDRE \rep_fu_68_reg[17] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\rep_fu_68_reg[16]_i_1_n_12 ),
        .Q(rep_fu_68_reg__0[17]),
        .R(rep_fu_68));
  FDRE \rep_fu_68_reg[18] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\rep_fu_68_reg[16]_i_1_n_11 ),
        .Q(rep_fu_68_reg__0[18]),
        .R(rep_fu_68));
  FDRE \rep_fu_68_reg[19] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\rep_fu_68_reg[16]_i_1_n_10 ),
        .Q(rep_fu_68_reg__0[19]),
        .R(rep_fu_68));
  FDRE \rep_fu_68_reg[1] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\rep_fu_68_reg[0]_i_2_n_12 ),
        .Q(rep_fu_68_reg[1]),
        .R(rep_fu_68));
  FDRE \rep_fu_68_reg[20] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\rep_fu_68_reg[20]_i_1_n_13 ),
        .Q(rep_fu_68_reg__0[20]),
        .R(rep_fu_68));
  CARRY4 \rep_fu_68_reg[20]_i_1 
       (.CI(\rep_fu_68_reg[16]_i_1_n_6 ),
        .CO({\rep_fu_68_reg[20]_i_1_n_6 ,\rep_fu_68_reg[20]_i_1_n_7 ,\rep_fu_68_reg[20]_i_1_n_8 ,\rep_fu_68_reg[20]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rep_fu_68_reg[20]_i_1_n_10 ,\rep_fu_68_reg[20]_i_1_n_11 ,\rep_fu_68_reg[20]_i_1_n_12 ,\rep_fu_68_reg[20]_i_1_n_13 }),
        .S({rep_fu_68_reg__1[23],rep_fu_68_reg__0[22:20]}));
  FDRE \rep_fu_68_reg[21] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\rep_fu_68_reg[20]_i_1_n_12 ),
        .Q(rep_fu_68_reg__0[21]),
        .R(rep_fu_68));
  FDRE \rep_fu_68_reg[22] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\rep_fu_68_reg[20]_i_1_n_11 ),
        .Q(rep_fu_68_reg__0[22]),
        .R(rep_fu_68));
  FDRE \rep_fu_68_reg[23] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\rep_fu_68_reg[20]_i_1_n_10 ),
        .Q(rep_fu_68_reg__1[23]),
        .R(rep_fu_68));
  FDRE \rep_fu_68_reg[24] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\rep_fu_68_reg[24]_i_1_n_13 ),
        .Q(rep_fu_68_reg__1[24]),
        .R(rep_fu_68));
  CARRY4 \rep_fu_68_reg[24]_i_1 
       (.CI(\rep_fu_68_reg[20]_i_1_n_6 ),
        .CO({\rep_fu_68_reg[24]_i_1_n_6 ,\rep_fu_68_reg[24]_i_1_n_7 ,\rep_fu_68_reg[24]_i_1_n_8 ,\rep_fu_68_reg[24]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rep_fu_68_reg[24]_i_1_n_10 ,\rep_fu_68_reg[24]_i_1_n_11 ,\rep_fu_68_reg[24]_i_1_n_12 ,\rep_fu_68_reg[24]_i_1_n_13 }),
        .S(rep_fu_68_reg__1[27:24]));
  FDRE \rep_fu_68_reg[25] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\rep_fu_68_reg[24]_i_1_n_12 ),
        .Q(rep_fu_68_reg__1[25]),
        .R(rep_fu_68));
  FDRE \rep_fu_68_reg[26] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\rep_fu_68_reg[24]_i_1_n_11 ),
        .Q(rep_fu_68_reg__1[26]),
        .R(rep_fu_68));
  FDRE \rep_fu_68_reg[27] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\rep_fu_68_reg[24]_i_1_n_10 ),
        .Q(rep_fu_68_reg__1[27]),
        .R(rep_fu_68));
  FDRE \rep_fu_68_reg[28] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\rep_fu_68_reg[28]_i_1_n_13 ),
        .Q(rep_fu_68_reg__1[28]),
        .R(rep_fu_68));
  CARRY4 \rep_fu_68_reg[28]_i_1 
       (.CI(\rep_fu_68_reg[24]_i_1_n_6 ),
        .CO({\NLW_rep_fu_68_reg[28]_i_1_CO_UNCONNECTED [3],\rep_fu_68_reg[28]_i_1_n_7 ,\rep_fu_68_reg[28]_i_1_n_8 ,\rep_fu_68_reg[28]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rep_fu_68_reg[28]_i_1_n_10 ,\rep_fu_68_reg[28]_i_1_n_11 ,\rep_fu_68_reg[28]_i_1_n_12 ,\rep_fu_68_reg[28]_i_1_n_13 }),
        .S(rep_fu_68_reg__1[31:28]));
  FDRE \rep_fu_68_reg[29] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\rep_fu_68_reg[28]_i_1_n_12 ),
        .Q(rep_fu_68_reg__1[29]),
        .R(rep_fu_68));
  FDRE \rep_fu_68_reg[2] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\rep_fu_68_reg[0]_i_2_n_11 ),
        .Q(rep_fu_68_reg[2]),
        .R(rep_fu_68));
  FDRE \rep_fu_68_reg[30] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\rep_fu_68_reg[28]_i_1_n_11 ),
        .Q(rep_fu_68_reg__1[30]),
        .R(rep_fu_68));
  FDRE \rep_fu_68_reg[31] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\rep_fu_68_reg[28]_i_1_n_10 ),
        .Q(rep_fu_68_reg__1[31]),
        .R(rep_fu_68));
  FDRE \rep_fu_68_reg[3] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\rep_fu_68_reg[0]_i_2_n_10 ),
        .Q(rep_fu_68_reg[3]),
        .R(rep_fu_68));
  FDRE \rep_fu_68_reg[4] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\rep_fu_68_reg[4]_i_1_n_13 ),
        .Q(rep_fu_68_reg__0[4]),
        .R(rep_fu_68));
  CARRY4 \rep_fu_68_reg[4]_i_1 
       (.CI(\rep_fu_68_reg[0]_i_2_n_6 ),
        .CO({\rep_fu_68_reg[4]_i_1_n_6 ,\rep_fu_68_reg[4]_i_1_n_7 ,\rep_fu_68_reg[4]_i_1_n_8 ,\rep_fu_68_reg[4]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,rep_fu_68_reg__0[4]}),
        .O({\rep_fu_68_reg[4]_i_1_n_10 ,\rep_fu_68_reg[4]_i_1_n_11 ,\rep_fu_68_reg[4]_i_1_n_12 ,\rep_fu_68_reg[4]_i_1_n_13 }),
        .S({rep_fu_68_reg__0[7:5],\rep_fu_68[4]_i_2_n_6 }));
  FDRE \rep_fu_68_reg[5] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\rep_fu_68_reg[4]_i_1_n_12 ),
        .Q(rep_fu_68_reg__0[5]),
        .R(rep_fu_68));
  FDRE \rep_fu_68_reg[6] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\rep_fu_68_reg[4]_i_1_n_11 ),
        .Q(rep_fu_68_reg__0[6]),
        .R(rep_fu_68));
  FDRE \rep_fu_68_reg[7] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\rep_fu_68_reg[4]_i_1_n_10 ),
        .Q(rep_fu_68_reg__0[7]),
        .R(rep_fu_68));
  FDRE \rep_fu_68_reg[8] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\rep_fu_68_reg[8]_i_1_n_13 ),
        .Q(rep_fu_68_reg__0[8]),
        .R(rep_fu_68));
  CARRY4 \rep_fu_68_reg[8]_i_1 
       (.CI(\rep_fu_68_reg[4]_i_1_n_6 ),
        .CO({\rep_fu_68_reg[8]_i_1_n_6 ,\rep_fu_68_reg[8]_i_1_n_7 ,\rep_fu_68_reg[8]_i_1_n_8 ,\rep_fu_68_reg[8]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rep_fu_68_reg[8]_i_1_n_10 ,\rep_fu_68_reg[8]_i_1_n_11 ,\rep_fu_68_reg[8]_i_1_n_12 ,\rep_fu_68_reg[8]_i_1_n_13 }),
        .S(rep_fu_68_reg__0[11:8]));
  FDRE \rep_fu_68_reg[9] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\rep_fu_68_reg[8]_i_1_n_12 ),
        .Q(rep_fu_68_reg__0[9]),
        .R(rep_fu_68));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCCC8C)) 
    \tmp_1_i_reg_179[0]_i_1 
       (.I0(\ap_CS_fsm_reg[2]_0 ),
        .I1(ap_CS_fsm_state2),
        .I2(rep_fu_68_reg[0]),
        .I3(rep_fu_68_reg[1]),
        .I4(rep_fu_68_reg[3]),
        .I5(rep_fu_68_reg[2]),
        .O(p_5_in));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \tmp_1_i_reg_179[0]_i_2 
       (.I0(rep_fu_68_reg[2]),
        .I1(rep_fu_68_reg[3]),
        .I2(rep_fu_68_reg[1]),
        .I3(rep_fu_68_reg[0]),
        .O(tmp_1_i_fu_126_p2));
  FDRE \tmp_1_i_reg_179_reg[0] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(tmp_1_i_fu_126_p2),
        .Q(tmp_1_i_reg_179),
        .R(1'b0));
  FDRE \tmp_3_reg_183_reg[10] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rep_fu_68_reg__0[4]),
        .Q(out_V_offset1[10]),
        .R(1'b0));
  FDRE \tmp_3_reg_183_reg[11] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rep_fu_68_reg__0[5]),
        .Q(out_V_offset1[11]),
        .R(1'b0));
  FDRE \tmp_3_reg_183_reg[12] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rep_fu_68_reg__0[6]),
        .Q(out_V_offset1[12]),
        .R(1'b0));
  FDRE \tmp_3_reg_183_reg[13] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rep_fu_68_reg__0[7]),
        .Q(out_V_offset1[13]),
        .R(1'b0));
  FDRE \tmp_3_reg_183_reg[14] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rep_fu_68_reg__0[8]),
        .Q(out_V_offset1[14]),
        .R(1'b0));
  FDRE \tmp_3_reg_183_reg[15] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rep_fu_68_reg__0[9]),
        .Q(out_V_offset1[15]),
        .R(1'b0));
  FDRE \tmp_3_reg_183_reg[16] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rep_fu_68_reg__0[10]),
        .Q(out_V_offset1[16]),
        .R(1'b0));
  FDRE \tmp_3_reg_183_reg[17] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rep_fu_68_reg__0[11]),
        .Q(out_V_offset1[17]),
        .R(1'b0));
  FDRE \tmp_3_reg_183_reg[18] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rep_fu_68_reg__0[12]),
        .Q(out_V_offset1[18]),
        .R(1'b0));
  FDRE \tmp_3_reg_183_reg[19] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rep_fu_68_reg__0[13]),
        .Q(out_V_offset1[19]),
        .R(1'b0));
  FDRE \tmp_3_reg_183_reg[20] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rep_fu_68_reg__0[14]),
        .Q(out_V_offset1[20]),
        .R(1'b0));
  FDRE \tmp_3_reg_183_reg[21] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rep_fu_68_reg__0[15]),
        .Q(out_V_offset1[21]),
        .R(1'b0));
  FDRE \tmp_3_reg_183_reg[22] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rep_fu_68_reg__0[16]),
        .Q(out_V_offset1[22]),
        .R(1'b0));
  FDRE \tmp_3_reg_183_reg[23] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rep_fu_68_reg__0[17]),
        .Q(out_V_offset1[23]),
        .R(1'b0));
  FDRE \tmp_3_reg_183_reg[24] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rep_fu_68_reg__0[18]),
        .Q(out_V_offset1[24]),
        .R(1'b0));
  FDRE \tmp_3_reg_183_reg[25] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rep_fu_68_reg__0[19]),
        .Q(out_V_offset1[25]),
        .R(1'b0));
  FDRE \tmp_3_reg_183_reg[26] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rep_fu_68_reg__0[20]),
        .Q(out_V_offset1[26]),
        .R(1'b0));
  FDRE \tmp_3_reg_183_reg[27] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rep_fu_68_reg__0[21]),
        .Q(out_V_offset1[27]),
        .R(1'b0));
  FDRE \tmp_3_reg_183_reg[28] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rep_fu_68_reg__0[22]),
        .Q(out_V_offset1[28]),
        .R(1'b0));
  FDRE \tmp_3_reg_183_reg[6] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rep_fu_68_reg[0]),
        .Q(out_V_offset1[6]),
        .R(1'b0));
  FDRE \tmp_3_reg_183_reg[7] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rep_fu_68_reg[1]),
        .Q(out_V_offset1[7]),
        .R(1'b0));
  FDRE \tmp_3_reg_183_reg[8] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rep_fu_68_reg[2]),
        .Q(out_V_offset1[8]),
        .R(1'b0));
  FDRE \tmp_3_reg_183_reg[9] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(rep_fu_68_reg[3]),
        .Q(out_V_offset1[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthCo
   (D,
    \raddr_reg[0] ,
    E,
    dout_valid_reg,
    empty_n_reg,
    StreamingDataWidthCo_U0_out_V_V_write,
    int_ap_idle_reg,
    start_once_reg,
    ap_ready,
    \q_tmp_reg[31] ,
    StreamingDataWidthCo_U0_start_write,
    Q,
    inter0_V_V_empty_n,
    empty_n,
    inter0_1_V_V_full_n,
    start_for_image_process_32u_U0_full_n,
    StreamingDataWidthCo_U0_ap_start,
    Stream2Mem_Batch_U0_ap_start,
    \ap_CS_fsm_reg[0]_0 ,
    SR,
    ap_clk,
    \dout_buf_reg[63] ,
    ap_rst_n);
  output [0:0]D;
  output \raddr_reg[0] ;
  output [0:0]E;
  output dout_valid_reg;
  output empty_n_reg;
  output StreamingDataWidthCo_U0_out_V_V_write;
  output int_ap_idle_reg;
  output start_once_reg;
  output ap_ready;
  output [31:0]\q_tmp_reg[31] ;
  output StreamingDataWidthCo_U0_start_write;
  input [0:0]Q;
  input inter0_V_V_empty_n;
  input empty_n;
  input inter0_1_V_V_full_n;
  input start_for_image_process_32u_U0_full_n;
  input StreamingDataWidthCo_U0_ap_start;
  input Stream2Mem_Batch_U0_ap_start;
  input [0:0]\ap_CS_fsm_reg[0]_0 ;
  input [0:0]SR;
  input ap_clk;
  input [63:0]\dout_buf_reg[63] ;
  input ap_rst_n;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire Stream2Mem_Batch_U0_ap_start;
  wire StreamingDataWidthCo_U0_ap_start;
  wire StreamingDataWidthCo_U0_out_V_V_write;
  wire StreamingDataWidthCo_U0_start_write;
  wire \ap_CS_fsm[1]_i_2__2_n_6 ;
  wire \ap_CS_fsm[1]_i_3__2_n_6 ;
  wire \ap_CS_fsm[1]_i_4_n_6 ;
  wire \ap_CS_fsm[2]_i_2__0_n_6 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg_n_6_[0] ;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_6;
  wire ap_enable_reg_pp0_iter0_i_2__0_n_6;
  wire ap_enable_reg_pp0_iter0_i_3_n_6;
  wire ap_enable_reg_pp0_iter0_i_4_n_6;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_6;
  wire ap_enable_reg_pp0_iter1_reg_n_6;
  wire ap_enable_reg_pp0_iter2_i_1__1_n_6;
  wire ap_enable_reg_pp0_iter2_reg_n_6;
  wire [63:0]ap_phi_reg_pp0_iter2_p_Val2_s_reg_117;
  wire \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ;
  wire ap_ready;
  wire \ap_reg_pp0_iter1_exitcond_reg_184[0]_i_1_n_6 ;
  wire \ap_reg_pp0_iter1_exitcond_reg_184_reg_n_6_[0] ;
  wire ap_reg_pp0_iter1_tmp_reg_193;
  wire \ap_reg_pp0_iter1_tmp_reg_193[0]_i_1_n_6 ;
  wire ap_rst_n;
  wire [63:0]\dout_buf_reg[63] ;
  wire dout_valid_i_2_n_6;
  wire dout_valid_reg;
  wire empty_n;
  wire empty_n_reg;
  wire exitcond_reg_184;
  wire \exitcond_reg_184[0]_i_1_n_6 ;
  wire int_ap_idle_reg;
  wire inter0_1_V_V_full_n;
  wire inter0_V_V_empty_n;
  wire [31:0]o_1_fu_144_p2;
  wire o_reg_950;
  wire \o_reg_95[0]_i_11_n_6 ;
  wire \o_reg_95[0]_i_1_n_6 ;
  wire \o_reg_95[0]_i_3_n_6 ;
  wire \o_reg_95[0]_i_4_n_6 ;
  wire \o_reg_95[0]_i_6_n_6 ;
  wire \o_reg_95[0]_i_7_n_6 ;
  wire \o_reg_95[0]_i_8_n_6 ;
  wire \o_reg_95[0]_i_9_n_6 ;
  wire [31:0]o_reg_95_reg;
  wire \o_reg_95_reg[0]_i_10_n_6 ;
  wire \o_reg_95_reg[0]_i_10_n_7 ;
  wire \o_reg_95_reg[0]_i_10_n_8 ;
  wire \o_reg_95_reg[0]_i_10_n_9 ;
  wire \o_reg_95_reg[0]_i_12_n_6 ;
  wire \o_reg_95_reg[0]_i_12_n_7 ;
  wire \o_reg_95_reg[0]_i_12_n_8 ;
  wire \o_reg_95_reg[0]_i_12_n_9 ;
  wire \o_reg_95_reg[0]_i_13_n_6 ;
  wire \o_reg_95_reg[0]_i_13_n_7 ;
  wire \o_reg_95_reg[0]_i_13_n_8 ;
  wire \o_reg_95_reg[0]_i_13_n_9 ;
  wire \o_reg_95_reg[0]_i_14_n_8 ;
  wire \o_reg_95_reg[0]_i_14_n_9 ;
  wire \o_reg_95_reg[0]_i_15_n_6 ;
  wire \o_reg_95_reg[0]_i_15_n_7 ;
  wire \o_reg_95_reg[0]_i_15_n_8 ;
  wire \o_reg_95_reg[0]_i_15_n_9 ;
  wire \o_reg_95_reg[0]_i_16_n_6 ;
  wire \o_reg_95_reg[0]_i_16_n_7 ;
  wire \o_reg_95_reg[0]_i_16_n_8 ;
  wire \o_reg_95_reg[0]_i_16_n_9 ;
  wire \o_reg_95_reg[0]_i_17_n_6 ;
  wire \o_reg_95_reg[0]_i_17_n_7 ;
  wire \o_reg_95_reg[0]_i_17_n_8 ;
  wire \o_reg_95_reg[0]_i_17_n_9 ;
  wire \o_reg_95_reg[0]_i_18_n_6 ;
  wire \o_reg_95_reg[0]_i_18_n_7 ;
  wire \o_reg_95_reg[0]_i_18_n_8 ;
  wire \o_reg_95_reg[0]_i_18_n_9 ;
  wire \o_reg_95_reg[0]_i_2_n_10 ;
  wire \o_reg_95_reg[0]_i_2_n_11 ;
  wire \o_reg_95_reg[0]_i_2_n_12 ;
  wire \o_reg_95_reg[0]_i_2_n_13 ;
  wire \o_reg_95_reg[0]_i_2_n_6 ;
  wire \o_reg_95_reg[0]_i_2_n_7 ;
  wire \o_reg_95_reg[0]_i_2_n_8 ;
  wire \o_reg_95_reg[0]_i_2_n_9 ;
  wire \o_reg_95_reg[12]_i_1_n_10 ;
  wire \o_reg_95_reg[12]_i_1_n_11 ;
  wire \o_reg_95_reg[12]_i_1_n_12 ;
  wire \o_reg_95_reg[12]_i_1_n_13 ;
  wire \o_reg_95_reg[12]_i_1_n_6 ;
  wire \o_reg_95_reg[12]_i_1_n_7 ;
  wire \o_reg_95_reg[12]_i_1_n_8 ;
  wire \o_reg_95_reg[12]_i_1_n_9 ;
  wire \o_reg_95_reg[16]_i_1_n_10 ;
  wire \o_reg_95_reg[16]_i_1_n_11 ;
  wire \o_reg_95_reg[16]_i_1_n_12 ;
  wire \o_reg_95_reg[16]_i_1_n_13 ;
  wire \o_reg_95_reg[16]_i_1_n_6 ;
  wire \o_reg_95_reg[16]_i_1_n_7 ;
  wire \o_reg_95_reg[16]_i_1_n_8 ;
  wire \o_reg_95_reg[16]_i_1_n_9 ;
  wire \o_reg_95_reg[20]_i_1_n_10 ;
  wire \o_reg_95_reg[20]_i_1_n_11 ;
  wire \o_reg_95_reg[20]_i_1_n_12 ;
  wire \o_reg_95_reg[20]_i_1_n_13 ;
  wire \o_reg_95_reg[20]_i_1_n_6 ;
  wire \o_reg_95_reg[20]_i_1_n_7 ;
  wire \o_reg_95_reg[20]_i_1_n_8 ;
  wire \o_reg_95_reg[20]_i_1_n_9 ;
  wire \o_reg_95_reg[24]_i_1_n_10 ;
  wire \o_reg_95_reg[24]_i_1_n_11 ;
  wire \o_reg_95_reg[24]_i_1_n_12 ;
  wire \o_reg_95_reg[24]_i_1_n_13 ;
  wire \o_reg_95_reg[24]_i_1_n_6 ;
  wire \o_reg_95_reg[24]_i_1_n_7 ;
  wire \o_reg_95_reg[24]_i_1_n_8 ;
  wire \o_reg_95_reg[24]_i_1_n_9 ;
  wire \o_reg_95_reg[28]_i_1_n_10 ;
  wire \o_reg_95_reg[28]_i_1_n_11 ;
  wire \o_reg_95_reg[28]_i_1_n_12 ;
  wire \o_reg_95_reg[28]_i_1_n_13 ;
  wire \o_reg_95_reg[28]_i_1_n_7 ;
  wire \o_reg_95_reg[28]_i_1_n_8 ;
  wire \o_reg_95_reg[28]_i_1_n_9 ;
  wire \o_reg_95_reg[4]_i_1_n_10 ;
  wire \o_reg_95_reg[4]_i_1_n_11 ;
  wire \o_reg_95_reg[4]_i_1_n_12 ;
  wire \o_reg_95_reg[4]_i_1_n_13 ;
  wire \o_reg_95_reg[4]_i_1_n_6 ;
  wire \o_reg_95_reg[4]_i_1_n_7 ;
  wire \o_reg_95_reg[4]_i_1_n_8 ;
  wire \o_reg_95_reg[4]_i_1_n_9 ;
  wire \o_reg_95_reg[8]_i_1_n_10 ;
  wire \o_reg_95_reg[8]_i_1_n_11 ;
  wire \o_reg_95_reg[8]_i_1_n_12 ;
  wire \o_reg_95_reg[8]_i_1_n_13 ;
  wire \o_reg_95_reg[8]_i_1_n_6 ;
  wire \o_reg_95_reg[8]_i_1_n_7 ;
  wire \o_reg_95_reg[8]_i_1_n_8 ;
  wire \o_reg_95_reg[8]_i_1_n_9 ;
  wire p_17_in;
  wire [31:0]p_1_reg_83;
  wire \p_1_reg_83[31]_i_1_n_6 ;
  wire \p_1_reg_83[31]_i_2_n_6 ;
  wire p_5_in;
  wire [31:0]\q_tmp_reg[31] ;
  wire \raddr_reg[0] ;
  wire start_for_image_process_32u_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__0_n_6;
  wire [7:0]t_1_fu_132_p2;
  wire t_reg_106;
  wire \t_reg_106[7]_i_5_n_6 ;
  wire [7:0]t_reg_106_reg__0;
  wire \tmp_reg_193[0]_i_1_n_6 ;
  wire \tmp_reg_193[0]_i_2_n_6 ;
  wire \tmp_reg_193[0]_i_3_n_6 ;
  wire \tmp_reg_193[0]_i_4_n_6 ;
  wire \tmp_reg_193[0]_i_5_n_6 ;
  wire \tmp_reg_193[0]_i_6_n_6 ;
  wire \tmp_reg_193[0]_i_7_n_6 ;
  wire \tmp_reg_193_reg_n_6_[0] ;
  wire [3:2]\NLW_o_reg_95_reg[0]_i_14_CO_UNCONNECTED ;
  wire [3:3]\NLW_o_reg_95_reg[0]_i_14_O_UNCONNECTED ;
  wire [3:3]\NLW_o_reg_95_reg[28]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000FFFF0000777F)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(\ap_CS_fsm_reg_n_6_[0] ),
        .I1(StreamingDataWidthCo_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_image_process_32u_U0_full_n),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_ready),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hEFAAFFFF)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(\ap_CS_fsm[1]_i_2__2_n_6 ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_6),
        .I2(\ap_CS_fsm[1]_i_3__2_n_6 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\ap_CS_fsm[1]_i_4_n_6 ),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'hAA00EF00)) 
    \ap_CS_fsm[1]_i_2__2 
       (.I0(\ap_CS_fsm_reg_n_6_[0] ),
        .I1(ap_enable_reg_pp0_iter0_i_2__0_n_6),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter2_reg_n_6),
        .O(\ap_CS_fsm[1]_i_2__2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \ap_CS_fsm[1]_i_3__2 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_6),
        .I1(\ap_reg_pp0_iter1_exitcond_reg_184_reg_n_6_[0] ),
        .I2(inter0_1_V_V_full_n),
        .O(\ap_CS_fsm[1]_i_3__2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h777F)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(\ap_CS_fsm_reg_n_6_[0] ),
        .I1(StreamingDataWidthCo_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_image_process_32u_U0_full_n),
        .O(\ap_CS_fsm[1]_i_4_n_6 ));
  LUT6 #(
    .INIT(64'h00000000EE0F0000)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(inter0_1_V_V_full_n),
        .I1(\ap_reg_pp0_iter1_exitcond_reg_184_reg_n_6_[0] ),
        .I2(\ap_CS_fsm[2]_i_2__0_n_6 ),
        .I3(ap_enable_reg_pp0_iter2_reg_n_6),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter1_reg_n_6),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter0_i_2__0_n_6),
        .I1(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[2]_i_2__0_n_6 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_6_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_ready),
        .R(SR));
  LUT6 #(
    .INIT(64'h8A8A8A008A8A8A8A)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[1]_i_4_n_6 ),
        .I3(ap_enable_reg_pp0_iter0_i_2__0_n_6),
        .I4(ap_enable_reg_pp0_iter0_i_3_n_6),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_6));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ap_enable_reg_pp0_iter0_i_2__0
       (.I0(t_reg_106_reg__0[2]),
        .I1(t_reg_106_reg__0[3]),
        .I2(t_reg_106_reg__0[0]),
        .I3(t_reg_106_reg__0[1]),
        .I4(ap_enable_reg_pp0_iter0_i_4_n_6),
        .O(ap_enable_reg_pp0_iter0_i_2__0_n_6));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h0008FFFF)) 
    ap_enable_reg_pp0_iter0_i_3
       (.I0(ap_enable_reg_pp0_iter1_reg_n_6),
        .I1(\tmp_reg_193_reg_n_6_[0] ),
        .I2(exitcond_reg_184),
        .I3(inter0_V_V_empty_n),
        .I4(\ap_CS_fsm[1]_i_3__2_n_6 ),
        .O(ap_enable_reg_pp0_iter0_i_3_n_6));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    ap_enable_reg_pp0_iter0_i_4
       (.I0(t_reg_106_reg__0[5]),
        .I1(t_reg_106_reg__0[4]),
        .I2(t_reg_106_reg__0[7]),
        .I3(t_reg_106_reg__0[6]),
        .O(ap_enable_reg_pp0_iter0_i_4_n_6));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_6),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h8888A000)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_6),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter0_i_2__0_n_6),
        .I4(ap_enable_reg_pp0_iter0_i_3_n_6),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_6));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_6),
        .Q(ap_enable_reg_pp0_iter1_reg_n_6),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88A000A0)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter2_reg_n_6),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_enable_reg_pp0_iter0_i_3_n_6),
        .I4(\ap_CS_fsm[1]_i_4_n_6 ),
        .O(ap_enable_reg_pp0_iter2_i_1__1_n_6));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__1_n_6),
        .Q(ap_enable_reg_pp0_iter2_reg_n_6),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80008080)) 
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1 
       (.I0(\ap_CS_fsm[1]_i_3__2_n_6 ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_6),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(exitcond_reg_184),
        .I4(\tmp_reg_193_reg_n_6_[0] ),
        .O(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h8080800080808080)) 
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_2 
       (.I0(\ap_CS_fsm[1]_i_3__2_n_6 ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_6),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(inter0_V_V_empty_n),
        .I4(exitcond_reg_184),
        .I5(\tmp_reg_193_reg_n_6_[0] ),
        .O(p_17_in));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[0] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [0]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[0]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[10] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [10]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[10]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[11] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [11]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[11]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[12] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [12]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[12]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[13] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [13]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[13]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[14] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [14]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[14]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[15] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [15]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[15]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[16] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [16]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[16]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[17] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [17]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[17]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[18] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [18]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[18]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[19] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [19]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[19]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[1] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [1]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[1]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[20] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [20]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[20]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[21] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [21]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[21]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[22] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [22]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[22]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[23] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [23]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[23]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[24] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [24]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[24]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[25] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [25]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[25]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[26] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [26]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[26]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[27] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [27]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[27]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[28] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [28]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[28]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[29] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [29]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[29]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[2] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [2]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[2]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[30] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [30]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[30]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[31] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [31]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[31]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[32] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [32]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[32]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[33] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [33]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[33]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[34] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [34]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[34]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[35] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [35]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[35]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[36] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [36]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[36]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[37] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [37]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[37]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[38] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [38]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[38]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[39] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [39]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[39]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[3] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [3]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[3]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[40] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [40]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[40]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[41] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [41]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[41]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[42] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [42]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[42]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[43] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [43]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[43]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[44] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [44]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[44]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[45] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [45]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[45]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[46] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [46]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[46]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[47] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [47]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[47]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[48] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [48]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[48]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[49] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [49]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[49]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[4] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [4]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[4]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[50] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [50]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[50]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[51] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [51]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[51]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[52] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [52]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[52]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[53] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [53]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[53]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[54] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [54]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[54]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[55] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [55]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[55]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[56] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [56]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[56]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[57] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [57]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[57]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[58] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [58]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[58]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[59] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [59]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[59]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[5] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [5]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[5]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[60] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [60]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[60]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[61] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [61]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[61]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[62] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [62]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[62]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [63]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[6] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [6]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[6]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[7] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [7]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[7]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[8] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [8]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[8]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  FDRE \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[9] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(\dout_buf_reg[63] [9]),
        .Q(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[9]),
        .R(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_reg_pp0_iter1_exitcond_reg_184[0]_i_1 
       (.I0(exitcond_reg_184),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0_i_3_n_6),
        .I3(\ap_reg_pp0_iter1_exitcond_reg_184_reg_n_6_[0] ),
        .O(\ap_reg_pp0_iter1_exitcond_reg_184[0]_i_1_n_6 ));
  FDRE \ap_reg_pp0_iter1_exitcond_reg_184_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_exitcond_reg_184[0]_i_1_n_6 ),
        .Q(\ap_reg_pp0_iter1_exitcond_reg_184_reg_n_6_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_reg_pp0_iter1_tmp_reg_193[0]_i_1 
       (.I0(\tmp_reg_193_reg_n_6_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0_i_3_n_6),
        .I3(ap_reg_pp0_iter1_tmp_reg_193),
        .O(\ap_reg_pp0_iter1_tmp_reg_193[0]_i_1_n_6 ));
  FDRE \ap_reg_pp0_iter1_tmp_reg_193_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_tmp_reg_193[0]_i_1_n_6 ),
        .Q(ap_reg_pp0_iter1_tmp_reg_193),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \dout_buf[63]_i_1 
       (.I0(\raddr_reg[0] ),
        .O(E));
  LUT6 #(
    .INIT(64'hFAFAFAFABAFAFAFA)) 
    dout_valid_i_1__1
       (.I0(empty_n),
        .I1(\ap_CS_fsm[1]_i_3__2_n_6 ),
        .I2(inter0_V_V_empty_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_6),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(dout_valid_i_2_n_6),
        .O(dout_valid_reg));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'hB)) 
    dout_valid_i_2
       (.I0(exitcond_reg_184),
        .I1(\tmp_reg_193_reg_n_6_[0] ),
        .O(dout_valid_i_2_n_6));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h7)) 
    empty_n_i_3__2
       (.I0(StreamingDataWidthCo_U0_out_V_V_write),
        .I1(inter0_1_V_V_full_n),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hF704)) 
    \exitcond_reg_184[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_i_2__0_n_6),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0_i_3_n_6),
        .I3(exitcond_reg_184),
        .O(\exitcond_reg_184[0]_i_1_n_6 ));
  FDRE \exitcond_reg_184_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_184[0]_i_1_n_6 ),
        .Q(exitcond_reg_184),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFD55FFFFFFFF)) 
    int_ap_idle_i_4
       (.I0(\ap_CS_fsm_reg_n_6_[0] ),
        .I1(start_once_reg),
        .I2(start_for_image_process_32u_U0_full_n),
        .I3(StreamingDataWidthCo_U0_ap_start),
        .I4(Stream2Mem_Batch_U0_ap_start),
        .I5(\ap_CS_fsm_reg[0]_0 ),
        .O(int_ap_idle_reg));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mOutPtr[1]_i_2__0 
       (.I0(start_once_reg),
        .I1(start_for_image_process_32u_U0_full_n),
        .I2(StreamingDataWidthCo_U0_ap_start),
        .O(StreamingDataWidthCo_U0_start_write));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    mem_reg_i_10__1
       (.I0(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[13]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_6),
        .I2(\ap_reg_pp0_iter1_exitcond_reg_184_reg_n_6_[0] ),
        .I3(ap_reg_pp0_iter1_tmp_reg_193),
        .I4(p_1_reg_83[13]),
        .O(\q_tmp_reg[31] [13]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    mem_reg_i_11__1
       (.I0(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[12]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_6),
        .I2(\ap_reg_pp0_iter1_exitcond_reg_184_reg_n_6_[0] ),
        .I3(ap_reg_pp0_iter1_tmp_reg_193),
        .I4(p_1_reg_83[12]),
        .O(\q_tmp_reg[31] [12]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    mem_reg_i_12__1
       (.I0(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[11]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_6),
        .I2(\ap_reg_pp0_iter1_exitcond_reg_184_reg_n_6_[0] ),
        .I3(ap_reg_pp0_iter1_tmp_reg_193),
        .I4(p_1_reg_83[11]),
        .O(\q_tmp_reg[31] [11]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    mem_reg_i_13__1
       (.I0(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[10]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_6),
        .I2(\ap_reg_pp0_iter1_exitcond_reg_184_reg_n_6_[0] ),
        .I3(ap_reg_pp0_iter1_tmp_reg_193),
        .I4(p_1_reg_83[10]),
        .O(\q_tmp_reg[31] [10]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    mem_reg_i_14__0
       (.I0(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[9]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_6),
        .I2(\ap_reg_pp0_iter1_exitcond_reg_184_reg_n_6_[0] ),
        .I3(ap_reg_pp0_iter1_tmp_reg_193),
        .I4(p_1_reg_83[9]),
        .O(\q_tmp_reg[31] [9]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    mem_reg_i_15__0
       (.I0(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[8]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_6),
        .I2(\ap_reg_pp0_iter1_exitcond_reg_184_reg_n_6_[0] ),
        .I3(ap_reg_pp0_iter1_tmp_reg_193),
        .I4(p_1_reg_83[8]),
        .O(\q_tmp_reg[31] [8]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    mem_reg_i_16__0
       (.I0(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[7]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_6),
        .I2(\ap_reg_pp0_iter1_exitcond_reg_184_reg_n_6_[0] ),
        .I3(ap_reg_pp0_iter1_tmp_reg_193),
        .I4(p_1_reg_83[7]),
        .O(\q_tmp_reg[31] [7]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    mem_reg_i_17__0
       (.I0(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[6]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_6),
        .I2(\ap_reg_pp0_iter1_exitcond_reg_184_reg_n_6_[0] ),
        .I3(ap_reg_pp0_iter1_tmp_reg_193),
        .I4(p_1_reg_83[6]),
        .O(\q_tmp_reg[31] [6]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    mem_reg_i_18__0
       (.I0(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[5]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_6),
        .I2(\ap_reg_pp0_iter1_exitcond_reg_184_reg_n_6_[0] ),
        .I3(ap_reg_pp0_iter1_tmp_reg_193),
        .I4(p_1_reg_83[5]),
        .O(\q_tmp_reg[31] [5]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    mem_reg_i_19__0
       (.I0(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[4]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_6),
        .I2(\ap_reg_pp0_iter1_exitcond_reg_184_reg_n_6_[0] ),
        .I3(ap_reg_pp0_iter1_tmp_reg_193),
        .I4(p_1_reg_83[4]),
        .O(\q_tmp_reg[31] [4]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    mem_reg_i_20__0
       (.I0(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[3]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_6),
        .I2(\ap_reg_pp0_iter1_exitcond_reg_184_reg_n_6_[0] ),
        .I3(ap_reg_pp0_iter1_tmp_reg_193),
        .I4(p_1_reg_83[3]),
        .O(\q_tmp_reg[31] [3]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    mem_reg_i_21__0
       (.I0(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[2]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_6),
        .I2(\ap_reg_pp0_iter1_exitcond_reg_184_reg_n_6_[0] ),
        .I3(ap_reg_pp0_iter1_tmp_reg_193),
        .I4(p_1_reg_83[2]),
        .O(\q_tmp_reg[31] [2]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    mem_reg_i_22__0
       (.I0(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[1]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_6),
        .I2(\ap_reg_pp0_iter1_exitcond_reg_184_reg_n_6_[0] ),
        .I3(ap_reg_pp0_iter1_tmp_reg_193),
        .I4(p_1_reg_83[1]),
        .O(\q_tmp_reg[31] [1]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    mem_reg_i_23__0
       (.I0(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[0]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_6),
        .I2(\ap_reg_pp0_iter1_exitcond_reg_184_reg_n_6_[0] ),
        .I3(ap_reg_pp0_iter1_tmp_reg_193),
        .I4(p_1_reg_83[0]),
        .O(\q_tmp_reg[31] [0]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    mem_reg_i_24__0
       (.I0(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[31]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_6),
        .I2(\ap_reg_pp0_iter1_exitcond_reg_184_reg_n_6_[0] ),
        .I3(ap_reg_pp0_iter1_tmp_reg_193),
        .I4(p_1_reg_83[31]),
        .O(\q_tmp_reg[31] [31]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    mem_reg_i_25__0
       (.I0(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[30]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_6),
        .I2(\ap_reg_pp0_iter1_exitcond_reg_184_reg_n_6_[0] ),
        .I3(ap_reg_pp0_iter1_tmp_reg_193),
        .I4(p_1_reg_83[30]),
        .O(\q_tmp_reg[31] [30]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    mem_reg_i_26__0
       (.I0(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[29]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_6),
        .I2(\ap_reg_pp0_iter1_exitcond_reg_184_reg_n_6_[0] ),
        .I3(ap_reg_pp0_iter1_tmp_reg_193),
        .I4(p_1_reg_83[29]),
        .O(\q_tmp_reg[31] [29]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    mem_reg_i_27__0
       (.I0(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[28]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_6),
        .I2(\ap_reg_pp0_iter1_exitcond_reg_184_reg_n_6_[0] ),
        .I3(ap_reg_pp0_iter1_tmp_reg_193),
        .I4(p_1_reg_83[28]),
        .O(\q_tmp_reg[31] [28]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    mem_reg_i_28__0
       (.I0(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[27]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_6),
        .I2(\ap_reg_pp0_iter1_exitcond_reg_184_reg_n_6_[0] ),
        .I3(ap_reg_pp0_iter1_tmp_reg_193),
        .I4(p_1_reg_83[27]),
        .O(\q_tmp_reg[31] [27]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    mem_reg_i_29__0
       (.I0(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[26]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_6),
        .I2(\ap_reg_pp0_iter1_exitcond_reg_184_reg_n_6_[0] ),
        .I3(ap_reg_pp0_iter1_tmp_reg_193),
        .I4(p_1_reg_83[26]),
        .O(\q_tmp_reg[31] [26]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    mem_reg_i_30__0
       (.I0(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[25]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_6),
        .I2(\ap_reg_pp0_iter1_exitcond_reg_184_reg_n_6_[0] ),
        .I3(ap_reg_pp0_iter1_tmp_reg_193),
        .I4(p_1_reg_83[25]),
        .O(\q_tmp_reg[31] [25]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    mem_reg_i_31__0
       (.I0(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[24]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_6),
        .I2(\ap_reg_pp0_iter1_exitcond_reg_184_reg_n_6_[0] ),
        .I3(ap_reg_pp0_iter1_tmp_reg_193),
        .I4(p_1_reg_83[24]),
        .O(\q_tmp_reg[31] [24]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    mem_reg_i_32__0
       (.I0(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[23]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_6),
        .I2(\ap_reg_pp0_iter1_exitcond_reg_184_reg_n_6_[0] ),
        .I3(ap_reg_pp0_iter1_tmp_reg_193),
        .I4(p_1_reg_83[23]),
        .O(\q_tmp_reg[31] [23]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    mem_reg_i_33__0
       (.I0(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[22]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_6),
        .I2(\ap_reg_pp0_iter1_exitcond_reg_184_reg_n_6_[0] ),
        .I3(ap_reg_pp0_iter1_tmp_reg_193),
        .I4(p_1_reg_83[22]),
        .O(\q_tmp_reg[31] [22]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    mem_reg_i_34__0
       (.I0(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[21]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_6),
        .I2(\ap_reg_pp0_iter1_exitcond_reg_184_reg_n_6_[0] ),
        .I3(ap_reg_pp0_iter1_tmp_reg_193),
        .I4(p_1_reg_83[21]),
        .O(\q_tmp_reg[31] [21]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    mem_reg_i_35__0
       (.I0(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[20]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_6),
        .I2(\ap_reg_pp0_iter1_exitcond_reg_184_reg_n_6_[0] ),
        .I3(ap_reg_pp0_iter1_tmp_reg_193),
        .I4(p_1_reg_83[20]),
        .O(\q_tmp_reg[31] [20]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    mem_reg_i_36__0
       (.I0(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[19]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_6),
        .I2(\ap_reg_pp0_iter1_exitcond_reg_184_reg_n_6_[0] ),
        .I3(ap_reg_pp0_iter1_tmp_reg_193),
        .I4(p_1_reg_83[19]),
        .O(\q_tmp_reg[31] [19]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    mem_reg_i_37__0
       (.I0(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[18]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_6),
        .I2(\ap_reg_pp0_iter1_exitcond_reg_184_reg_n_6_[0] ),
        .I3(ap_reg_pp0_iter1_tmp_reg_193),
        .I4(p_1_reg_83[18]),
        .O(\q_tmp_reg[31] [18]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    mem_reg_i_38__0
       (.I0(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[17]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_6),
        .I2(\ap_reg_pp0_iter1_exitcond_reg_184_reg_n_6_[0] ),
        .I3(ap_reg_pp0_iter1_tmp_reg_193),
        .I4(p_1_reg_83[17]),
        .O(\q_tmp_reg[31] [17]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    mem_reg_i_39__0
       (.I0(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[16]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_6),
        .I2(\ap_reg_pp0_iter1_exitcond_reg_184_reg_n_6_[0] ),
        .I3(ap_reg_pp0_iter1_tmp_reg_193),
        .I4(p_1_reg_83[16]),
        .O(\q_tmp_reg[31] [16]));
  LUT6 #(
    .INIT(64'h4040404040400040)) 
    mem_reg_i_40__0
       (.I0(\ap_reg_pp0_iter1_exitcond_reg_184_reg_n_6_[0] ),
        .I1(ap_enable_reg_pp0_iter2_reg_n_6),
        .I2(inter0_1_V_V_full_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_6),
        .I4(dout_valid_i_2_n_6),
        .I5(inter0_V_V_empty_n),
        .O(StreamingDataWidthCo_U0_out_V_V_write));
  LUT6 #(
    .INIT(64'h8AAAAAAAFFFFFFFF)) 
    mem_reg_i_74__0
       (.I0(inter0_V_V_empty_n),
        .I1(dout_valid_i_2_n_6),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_6),
        .I4(\ap_CS_fsm[1]_i_3__2_n_6 ),
        .I5(empty_n),
        .O(\raddr_reg[0] ));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_7__1
       (.I0(\raddr_reg[0] ),
        .I1(Q),
        .O(D));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    mem_reg_i_8__2
       (.I0(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[15]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_6),
        .I2(\ap_reg_pp0_iter1_exitcond_reg_184_reg_n_6_[0] ),
        .I3(ap_reg_pp0_iter1_tmp_reg_193),
        .I4(p_1_reg_83[15]),
        .O(\q_tmp_reg[31] [15]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    mem_reg_i_9__1
       (.I0(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[14]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_6),
        .I2(\ap_reg_pp0_iter1_exitcond_reg_184_reg_n_6_[0] ),
        .I3(ap_reg_pp0_iter1_tmp_reg_193),
        .I4(p_1_reg_83[14]),
        .O(\q_tmp_reg[31] [14]));
  LUT5 #(
    .INIT(32'h80B380FF)) 
    \o_reg_95[0]_i_1 
       (.I0(\o_reg_95[0]_i_3_n_6 ),
        .I1(p_5_in),
        .I2(\o_reg_95[0]_i_4_n_6 ),
        .I3(\ap_CS_fsm[1]_i_4_n_6 ),
        .I4(ap_enable_reg_pp0_iter0),
        .O(\o_reg_95[0]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \o_reg_95[0]_i_11 
       (.I0(o_1_fu_144_p2[11]),
        .I1(o_1_fu_144_p2[12]),
        .I2(o_1_fu_144_p2[9]),
        .I3(o_1_fu_144_p2[10]),
        .I4(o_1_fu_144_p2[14]),
        .I5(o_1_fu_144_p2[13]),
        .O(\o_reg_95[0]_i_11_n_6 ));
  LUT3 #(
    .INIT(8'h80)) 
    \o_reg_95[0]_i_3 
       (.I0(\o_reg_95[0]_i_6_n_6 ),
        .I1(\o_reg_95[0]_i_7_n_6 ),
        .I2(\o_reg_95[0]_i_8_n_6 ),
        .O(\o_reg_95[0]_i_3_n_6 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \o_reg_95[0]_i_4 
       (.I0(\o_reg_95[0]_i_9_n_6 ),
        .I1(o_1_fu_144_p2[2]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(o_1_fu_144_p2[1]),
        .I4(\o_reg_95[0]_i_11_n_6 ),
        .O(\o_reg_95[0]_i_4_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \o_reg_95[0]_i_5 
       (.I0(o_reg_95_reg[0]),
        .O(o_1_fu_144_p2[0]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \o_reg_95[0]_i_6 
       (.I0(o_1_fu_144_p2[17]),
        .I1(o_1_fu_144_p2[18]),
        .I2(o_1_fu_144_p2[15]),
        .I3(o_1_fu_144_p2[16]),
        .I4(o_1_fu_144_p2[20]),
        .I5(o_1_fu_144_p2[19]),
        .O(\o_reg_95[0]_i_6_n_6 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \o_reg_95[0]_i_7 
       (.I0(o_1_fu_144_p2[29]),
        .I1(o_1_fu_144_p2[30]),
        .I2(o_1_fu_144_p2[27]),
        .I3(o_1_fu_144_p2[28]),
        .I4(o_1_fu_144_p2[31]),
        .I5(o_reg_95_reg[0]),
        .O(\o_reg_95[0]_i_7_n_6 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \o_reg_95[0]_i_8 
       (.I0(o_1_fu_144_p2[23]),
        .I1(o_1_fu_144_p2[24]),
        .I2(o_1_fu_144_p2[21]),
        .I3(o_1_fu_144_p2[22]),
        .I4(o_1_fu_144_p2[26]),
        .I5(o_1_fu_144_p2[25]),
        .O(\o_reg_95[0]_i_8_n_6 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \o_reg_95[0]_i_9 
       (.I0(o_1_fu_144_p2[5]),
        .I1(o_1_fu_144_p2[6]),
        .I2(o_1_fu_144_p2[3]),
        .I3(o_1_fu_144_p2[4]),
        .I4(o_1_fu_144_p2[8]),
        .I5(o_1_fu_144_p2[7]),
        .O(\o_reg_95[0]_i_9_n_6 ));
  FDRE \o_reg_95_reg[0] 
       (.C(ap_clk),
        .CE(o_reg_950),
        .D(\o_reg_95_reg[0]_i_2_n_13 ),
        .Q(o_reg_95_reg[0]),
        .R(\o_reg_95[0]_i_1_n_6 ));
  CARRY4 \o_reg_95_reg[0]_i_10 
       (.CI(1'b0),
        .CO({\o_reg_95_reg[0]_i_10_n_6 ,\o_reg_95_reg[0]_i_10_n_7 ,\o_reg_95_reg[0]_i_10_n_8 ,\o_reg_95_reg[0]_i_10_n_9 }),
        .CYINIT(o_reg_95_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_1_fu_144_p2[4:1]),
        .S(o_reg_95_reg[4:1]));
  CARRY4 \o_reg_95_reg[0]_i_12 
       (.CI(\o_reg_95_reg[0]_i_13_n_6 ),
        .CO({\o_reg_95_reg[0]_i_12_n_6 ,\o_reg_95_reg[0]_i_12_n_7 ,\o_reg_95_reg[0]_i_12_n_8 ,\o_reg_95_reg[0]_i_12_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_1_fu_144_p2[20:17]),
        .S(o_reg_95_reg[20:17]));
  CARRY4 \o_reg_95_reg[0]_i_13 
       (.CI(\o_reg_95_reg[0]_i_18_n_6 ),
        .CO({\o_reg_95_reg[0]_i_13_n_6 ,\o_reg_95_reg[0]_i_13_n_7 ,\o_reg_95_reg[0]_i_13_n_8 ,\o_reg_95_reg[0]_i_13_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_1_fu_144_p2[16:13]),
        .S(o_reg_95_reg[16:13]));
  CARRY4 \o_reg_95_reg[0]_i_14 
       (.CI(\o_reg_95_reg[0]_i_15_n_6 ),
        .CO({\NLW_o_reg_95_reg[0]_i_14_CO_UNCONNECTED [3:2],\o_reg_95_reg[0]_i_14_n_8 ,\o_reg_95_reg[0]_i_14_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_o_reg_95_reg[0]_i_14_O_UNCONNECTED [3],o_1_fu_144_p2[31:29]}),
        .S({1'b0,o_reg_95_reg[31:29]}));
  CARRY4 \o_reg_95_reg[0]_i_15 
       (.CI(\o_reg_95_reg[0]_i_16_n_6 ),
        .CO({\o_reg_95_reg[0]_i_15_n_6 ,\o_reg_95_reg[0]_i_15_n_7 ,\o_reg_95_reg[0]_i_15_n_8 ,\o_reg_95_reg[0]_i_15_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_1_fu_144_p2[28:25]),
        .S(o_reg_95_reg[28:25]));
  CARRY4 \o_reg_95_reg[0]_i_16 
       (.CI(\o_reg_95_reg[0]_i_12_n_6 ),
        .CO({\o_reg_95_reg[0]_i_16_n_6 ,\o_reg_95_reg[0]_i_16_n_7 ,\o_reg_95_reg[0]_i_16_n_8 ,\o_reg_95_reg[0]_i_16_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_1_fu_144_p2[24:21]),
        .S(o_reg_95_reg[24:21]));
  CARRY4 \o_reg_95_reg[0]_i_17 
       (.CI(\o_reg_95_reg[0]_i_10_n_6 ),
        .CO({\o_reg_95_reg[0]_i_17_n_6 ,\o_reg_95_reg[0]_i_17_n_7 ,\o_reg_95_reg[0]_i_17_n_8 ,\o_reg_95_reg[0]_i_17_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_1_fu_144_p2[8:5]),
        .S(o_reg_95_reg[8:5]));
  CARRY4 \o_reg_95_reg[0]_i_18 
       (.CI(\o_reg_95_reg[0]_i_17_n_6 ),
        .CO({\o_reg_95_reg[0]_i_18_n_6 ,\o_reg_95_reg[0]_i_18_n_7 ,\o_reg_95_reg[0]_i_18_n_8 ,\o_reg_95_reg[0]_i_18_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_1_fu_144_p2[12:9]),
        .S(o_reg_95_reg[12:9]));
  CARRY4 \o_reg_95_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\o_reg_95_reg[0]_i_2_n_6 ,\o_reg_95_reg[0]_i_2_n_7 ,\o_reg_95_reg[0]_i_2_n_8 ,\o_reg_95_reg[0]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\o_reg_95_reg[0]_i_2_n_10 ,\o_reg_95_reg[0]_i_2_n_11 ,\o_reg_95_reg[0]_i_2_n_12 ,\o_reg_95_reg[0]_i_2_n_13 }),
        .S({o_reg_95_reg[3:1],o_1_fu_144_p2[0]}));
  FDRE \o_reg_95_reg[10] 
       (.C(ap_clk),
        .CE(o_reg_950),
        .D(\o_reg_95_reg[8]_i_1_n_11 ),
        .Q(o_reg_95_reg[10]),
        .R(\o_reg_95[0]_i_1_n_6 ));
  FDRE \o_reg_95_reg[11] 
       (.C(ap_clk),
        .CE(o_reg_950),
        .D(\o_reg_95_reg[8]_i_1_n_10 ),
        .Q(o_reg_95_reg[11]),
        .R(\o_reg_95[0]_i_1_n_6 ));
  FDRE \o_reg_95_reg[12] 
       (.C(ap_clk),
        .CE(o_reg_950),
        .D(\o_reg_95_reg[12]_i_1_n_13 ),
        .Q(o_reg_95_reg[12]),
        .R(\o_reg_95[0]_i_1_n_6 ));
  CARRY4 \o_reg_95_reg[12]_i_1 
       (.CI(\o_reg_95_reg[8]_i_1_n_6 ),
        .CO({\o_reg_95_reg[12]_i_1_n_6 ,\o_reg_95_reg[12]_i_1_n_7 ,\o_reg_95_reg[12]_i_1_n_8 ,\o_reg_95_reg[12]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_95_reg[12]_i_1_n_10 ,\o_reg_95_reg[12]_i_1_n_11 ,\o_reg_95_reg[12]_i_1_n_12 ,\o_reg_95_reg[12]_i_1_n_13 }),
        .S(o_reg_95_reg[15:12]));
  FDRE \o_reg_95_reg[13] 
       (.C(ap_clk),
        .CE(o_reg_950),
        .D(\o_reg_95_reg[12]_i_1_n_12 ),
        .Q(o_reg_95_reg[13]),
        .R(\o_reg_95[0]_i_1_n_6 ));
  FDRE \o_reg_95_reg[14] 
       (.C(ap_clk),
        .CE(o_reg_950),
        .D(\o_reg_95_reg[12]_i_1_n_11 ),
        .Q(o_reg_95_reg[14]),
        .R(\o_reg_95[0]_i_1_n_6 ));
  FDRE \o_reg_95_reg[15] 
       (.C(ap_clk),
        .CE(o_reg_950),
        .D(\o_reg_95_reg[12]_i_1_n_10 ),
        .Q(o_reg_95_reg[15]),
        .R(\o_reg_95[0]_i_1_n_6 ));
  FDRE \o_reg_95_reg[16] 
       (.C(ap_clk),
        .CE(o_reg_950),
        .D(\o_reg_95_reg[16]_i_1_n_13 ),
        .Q(o_reg_95_reg[16]),
        .R(\o_reg_95[0]_i_1_n_6 ));
  CARRY4 \o_reg_95_reg[16]_i_1 
       (.CI(\o_reg_95_reg[12]_i_1_n_6 ),
        .CO({\o_reg_95_reg[16]_i_1_n_6 ,\o_reg_95_reg[16]_i_1_n_7 ,\o_reg_95_reg[16]_i_1_n_8 ,\o_reg_95_reg[16]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_95_reg[16]_i_1_n_10 ,\o_reg_95_reg[16]_i_1_n_11 ,\o_reg_95_reg[16]_i_1_n_12 ,\o_reg_95_reg[16]_i_1_n_13 }),
        .S(o_reg_95_reg[19:16]));
  FDRE \o_reg_95_reg[17] 
       (.C(ap_clk),
        .CE(o_reg_950),
        .D(\o_reg_95_reg[16]_i_1_n_12 ),
        .Q(o_reg_95_reg[17]),
        .R(\o_reg_95[0]_i_1_n_6 ));
  FDRE \o_reg_95_reg[18] 
       (.C(ap_clk),
        .CE(o_reg_950),
        .D(\o_reg_95_reg[16]_i_1_n_11 ),
        .Q(o_reg_95_reg[18]),
        .R(\o_reg_95[0]_i_1_n_6 ));
  FDRE \o_reg_95_reg[19] 
       (.C(ap_clk),
        .CE(o_reg_950),
        .D(\o_reg_95_reg[16]_i_1_n_10 ),
        .Q(o_reg_95_reg[19]),
        .R(\o_reg_95[0]_i_1_n_6 ));
  FDRE \o_reg_95_reg[1] 
       (.C(ap_clk),
        .CE(o_reg_950),
        .D(\o_reg_95_reg[0]_i_2_n_12 ),
        .Q(o_reg_95_reg[1]),
        .R(\o_reg_95[0]_i_1_n_6 ));
  FDRE \o_reg_95_reg[20] 
       (.C(ap_clk),
        .CE(o_reg_950),
        .D(\o_reg_95_reg[20]_i_1_n_13 ),
        .Q(o_reg_95_reg[20]),
        .R(\o_reg_95[0]_i_1_n_6 ));
  CARRY4 \o_reg_95_reg[20]_i_1 
       (.CI(\o_reg_95_reg[16]_i_1_n_6 ),
        .CO({\o_reg_95_reg[20]_i_1_n_6 ,\o_reg_95_reg[20]_i_1_n_7 ,\o_reg_95_reg[20]_i_1_n_8 ,\o_reg_95_reg[20]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_95_reg[20]_i_1_n_10 ,\o_reg_95_reg[20]_i_1_n_11 ,\o_reg_95_reg[20]_i_1_n_12 ,\o_reg_95_reg[20]_i_1_n_13 }),
        .S(o_reg_95_reg[23:20]));
  FDRE \o_reg_95_reg[21] 
       (.C(ap_clk),
        .CE(o_reg_950),
        .D(\o_reg_95_reg[20]_i_1_n_12 ),
        .Q(o_reg_95_reg[21]),
        .R(\o_reg_95[0]_i_1_n_6 ));
  FDRE \o_reg_95_reg[22] 
       (.C(ap_clk),
        .CE(o_reg_950),
        .D(\o_reg_95_reg[20]_i_1_n_11 ),
        .Q(o_reg_95_reg[22]),
        .R(\o_reg_95[0]_i_1_n_6 ));
  FDRE \o_reg_95_reg[23] 
       (.C(ap_clk),
        .CE(o_reg_950),
        .D(\o_reg_95_reg[20]_i_1_n_10 ),
        .Q(o_reg_95_reg[23]),
        .R(\o_reg_95[0]_i_1_n_6 ));
  FDRE \o_reg_95_reg[24] 
       (.C(ap_clk),
        .CE(o_reg_950),
        .D(\o_reg_95_reg[24]_i_1_n_13 ),
        .Q(o_reg_95_reg[24]),
        .R(\o_reg_95[0]_i_1_n_6 ));
  CARRY4 \o_reg_95_reg[24]_i_1 
       (.CI(\o_reg_95_reg[20]_i_1_n_6 ),
        .CO({\o_reg_95_reg[24]_i_1_n_6 ,\o_reg_95_reg[24]_i_1_n_7 ,\o_reg_95_reg[24]_i_1_n_8 ,\o_reg_95_reg[24]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_95_reg[24]_i_1_n_10 ,\o_reg_95_reg[24]_i_1_n_11 ,\o_reg_95_reg[24]_i_1_n_12 ,\o_reg_95_reg[24]_i_1_n_13 }),
        .S(o_reg_95_reg[27:24]));
  FDRE \o_reg_95_reg[25] 
       (.C(ap_clk),
        .CE(o_reg_950),
        .D(\o_reg_95_reg[24]_i_1_n_12 ),
        .Q(o_reg_95_reg[25]),
        .R(\o_reg_95[0]_i_1_n_6 ));
  FDRE \o_reg_95_reg[26] 
       (.C(ap_clk),
        .CE(o_reg_950),
        .D(\o_reg_95_reg[24]_i_1_n_11 ),
        .Q(o_reg_95_reg[26]),
        .R(\o_reg_95[0]_i_1_n_6 ));
  FDRE \o_reg_95_reg[27] 
       (.C(ap_clk),
        .CE(o_reg_950),
        .D(\o_reg_95_reg[24]_i_1_n_10 ),
        .Q(o_reg_95_reg[27]),
        .R(\o_reg_95[0]_i_1_n_6 ));
  FDRE \o_reg_95_reg[28] 
       (.C(ap_clk),
        .CE(o_reg_950),
        .D(\o_reg_95_reg[28]_i_1_n_13 ),
        .Q(o_reg_95_reg[28]),
        .R(\o_reg_95[0]_i_1_n_6 ));
  CARRY4 \o_reg_95_reg[28]_i_1 
       (.CI(\o_reg_95_reg[24]_i_1_n_6 ),
        .CO({\NLW_o_reg_95_reg[28]_i_1_CO_UNCONNECTED [3],\o_reg_95_reg[28]_i_1_n_7 ,\o_reg_95_reg[28]_i_1_n_8 ,\o_reg_95_reg[28]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_95_reg[28]_i_1_n_10 ,\o_reg_95_reg[28]_i_1_n_11 ,\o_reg_95_reg[28]_i_1_n_12 ,\o_reg_95_reg[28]_i_1_n_13 }),
        .S(o_reg_95_reg[31:28]));
  FDRE \o_reg_95_reg[29] 
       (.C(ap_clk),
        .CE(o_reg_950),
        .D(\o_reg_95_reg[28]_i_1_n_12 ),
        .Q(o_reg_95_reg[29]),
        .R(\o_reg_95[0]_i_1_n_6 ));
  FDRE \o_reg_95_reg[2] 
       (.C(ap_clk),
        .CE(o_reg_950),
        .D(\o_reg_95_reg[0]_i_2_n_11 ),
        .Q(o_reg_95_reg[2]),
        .R(\o_reg_95[0]_i_1_n_6 ));
  FDRE \o_reg_95_reg[30] 
       (.C(ap_clk),
        .CE(o_reg_950),
        .D(\o_reg_95_reg[28]_i_1_n_11 ),
        .Q(o_reg_95_reg[30]),
        .R(\o_reg_95[0]_i_1_n_6 ));
  FDRE \o_reg_95_reg[31] 
       (.C(ap_clk),
        .CE(o_reg_950),
        .D(\o_reg_95_reg[28]_i_1_n_10 ),
        .Q(o_reg_95_reg[31]),
        .R(\o_reg_95[0]_i_1_n_6 ));
  FDRE \o_reg_95_reg[3] 
       (.C(ap_clk),
        .CE(o_reg_950),
        .D(\o_reg_95_reg[0]_i_2_n_10 ),
        .Q(o_reg_95_reg[3]),
        .R(\o_reg_95[0]_i_1_n_6 ));
  FDRE \o_reg_95_reg[4] 
       (.C(ap_clk),
        .CE(o_reg_950),
        .D(\o_reg_95_reg[4]_i_1_n_13 ),
        .Q(o_reg_95_reg[4]),
        .R(\o_reg_95[0]_i_1_n_6 ));
  CARRY4 \o_reg_95_reg[4]_i_1 
       (.CI(\o_reg_95_reg[0]_i_2_n_6 ),
        .CO({\o_reg_95_reg[4]_i_1_n_6 ,\o_reg_95_reg[4]_i_1_n_7 ,\o_reg_95_reg[4]_i_1_n_8 ,\o_reg_95_reg[4]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_95_reg[4]_i_1_n_10 ,\o_reg_95_reg[4]_i_1_n_11 ,\o_reg_95_reg[4]_i_1_n_12 ,\o_reg_95_reg[4]_i_1_n_13 }),
        .S(o_reg_95_reg[7:4]));
  FDRE \o_reg_95_reg[5] 
       (.C(ap_clk),
        .CE(o_reg_950),
        .D(\o_reg_95_reg[4]_i_1_n_12 ),
        .Q(o_reg_95_reg[5]),
        .R(\o_reg_95[0]_i_1_n_6 ));
  FDRE \o_reg_95_reg[6] 
       (.C(ap_clk),
        .CE(o_reg_950),
        .D(\o_reg_95_reg[4]_i_1_n_11 ),
        .Q(o_reg_95_reg[6]),
        .R(\o_reg_95[0]_i_1_n_6 ));
  FDRE \o_reg_95_reg[7] 
       (.C(ap_clk),
        .CE(o_reg_950),
        .D(\o_reg_95_reg[4]_i_1_n_10 ),
        .Q(o_reg_95_reg[7]),
        .R(\o_reg_95[0]_i_1_n_6 ));
  FDRE \o_reg_95_reg[8] 
       (.C(ap_clk),
        .CE(o_reg_950),
        .D(\o_reg_95_reg[8]_i_1_n_13 ),
        .Q(o_reg_95_reg[8]),
        .R(\o_reg_95[0]_i_1_n_6 ));
  CARRY4 \o_reg_95_reg[8]_i_1 
       (.CI(\o_reg_95_reg[4]_i_1_n_6 ),
        .CO({\o_reg_95_reg[8]_i_1_n_6 ,\o_reg_95_reg[8]_i_1_n_7 ,\o_reg_95_reg[8]_i_1_n_8 ,\o_reg_95_reg[8]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_95_reg[8]_i_1_n_10 ,\o_reg_95_reg[8]_i_1_n_11 ,\o_reg_95_reg[8]_i_1_n_12 ,\o_reg_95_reg[8]_i_1_n_13 }),
        .S(o_reg_95_reg[11:8]));
  FDRE \o_reg_95_reg[9] 
       (.C(ap_clk),
        .CE(o_reg_950),
        .D(\o_reg_95_reg[8]_i_1_n_12 ),
        .Q(o_reg_95_reg[9]),
        .R(\o_reg_95[0]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h0000FFFF88808880)) 
    \p_1_reg_83[31]_i_1 
       (.I0(\ap_CS_fsm_reg_n_6_[0] ),
        .I1(StreamingDataWidthCo_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_image_process_32u_U0_full_n),
        .I4(ap_reg_pp0_iter1_tmp_reg_193),
        .I5(StreamingDataWidthCo_U0_out_V_V_write),
        .O(\p_1_reg_83[31]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    \p_1_reg_83[31]_i_2 
       (.I0(StreamingDataWidthCo_U0_out_V_V_write),
        .I1(start_for_image_process_32u_U0_full_n),
        .I2(start_once_reg),
        .I3(StreamingDataWidthCo_U0_ap_start),
        .I4(\ap_CS_fsm_reg_n_6_[0] ),
        .O(\p_1_reg_83[31]_i_2_n_6 ));
  FDRE \p_1_reg_83_reg[0] 
       (.C(ap_clk),
        .CE(\p_1_reg_83[31]_i_2_n_6 ),
        .D(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[32]),
        .Q(p_1_reg_83[0]),
        .R(\p_1_reg_83[31]_i_1_n_6 ));
  FDRE \p_1_reg_83_reg[10] 
       (.C(ap_clk),
        .CE(\p_1_reg_83[31]_i_2_n_6 ),
        .D(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[42]),
        .Q(p_1_reg_83[10]),
        .R(\p_1_reg_83[31]_i_1_n_6 ));
  FDRE \p_1_reg_83_reg[11] 
       (.C(ap_clk),
        .CE(\p_1_reg_83[31]_i_2_n_6 ),
        .D(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[43]),
        .Q(p_1_reg_83[11]),
        .R(\p_1_reg_83[31]_i_1_n_6 ));
  FDRE \p_1_reg_83_reg[12] 
       (.C(ap_clk),
        .CE(\p_1_reg_83[31]_i_2_n_6 ),
        .D(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[44]),
        .Q(p_1_reg_83[12]),
        .R(\p_1_reg_83[31]_i_1_n_6 ));
  FDRE \p_1_reg_83_reg[13] 
       (.C(ap_clk),
        .CE(\p_1_reg_83[31]_i_2_n_6 ),
        .D(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[45]),
        .Q(p_1_reg_83[13]),
        .R(\p_1_reg_83[31]_i_1_n_6 ));
  FDRE \p_1_reg_83_reg[14] 
       (.C(ap_clk),
        .CE(\p_1_reg_83[31]_i_2_n_6 ),
        .D(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[46]),
        .Q(p_1_reg_83[14]),
        .R(\p_1_reg_83[31]_i_1_n_6 ));
  FDRE \p_1_reg_83_reg[15] 
       (.C(ap_clk),
        .CE(\p_1_reg_83[31]_i_2_n_6 ),
        .D(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[47]),
        .Q(p_1_reg_83[15]),
        .R(\p_1_reg_83[31]_i_1_n_6 ));
  FDRE \p_1_reg_83_reg[16] 
       (.C(ap_clk),
        .CE(\p_1_reg_83[31]_i_2_n_6 ),
        .D(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[48]),
        .Q(p_1_reg_83[16]),
        .R(\p_1_reg_83[31]_i_1_n_6 ));
  FDRE \p_1_reg_83_reg[17] 
       (.C(ap_clk),
        .CE(\p_1_reg_83[31]_i_2_n_6 ),
        .D(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[49]),
        .Q(p_1_reg_83[17]),
        .R(\p_1_reg_83[31]_i_1_n_6 ));
  FDRE \p_1_reg_83_reg[18] 
       (.C(ap_clk),
        .CE(\p_1_reg_83[31]_i_2_n_6 ),
        .D(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[50]),
        .Q(p_1_reg_83[18]),
        .R(\p_1_reg_83[31]_i_1_n_6 ));
  FDRE \p_1_reg_83_reg[19] 
       (.C(ap_clk),
        .CE(\p_1_reg_83[31]_i_2_n_6 ),
        .D(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[51]),
        .Q(p_1_reg_83[19]),
        .R(\p_1_reg_83[31]_i_1_n_6 ));
  FDRE \p_1_reg_83_reg[1] 
       (.C(ap_clk),
        .CE(\p_1_reg_83[31]_i_2_n_6 ),
        .D(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[33]),
        .Q(p_1_reg_83[1]),
        .R(\p_1_reg_83[31]_i_1_n_6 ));
  FDRE \p_1_reg_83_reg[20] 
       (.C(ap_clk),
        .CE(\p_1_reg_83[31]_i_2_n_6 ),
        .D(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[52]),
        .Q(p_1_reg_83[20]),
        .R(\p_1_reg_83[31]_i_1_n_6 ));
  FDRE \p_1_reg_83_reg[21] 
       (.C(ap_clk),
        .CE(\p_1_reg_83[31]_i_2_n_6 ),
        .D(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[53]),
        .Q(p_1_reg_83[21]),
        .R(\p_1_reg_83[31]_i_1_n_6 ));
  FDRE \p_1_reg_83_reg[22] 
       (.C(ap_clk),
        .CE(\p_1_reg_83[31]_i_2_n_6 ),
        .D(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[54]),
        .Q(p_1_reg_83[22]),
        .R(\p_1_reg_83[31]_i_1_n_6 ));
  FDRE \p_1_reg_83_reg[23] 
       (.C(ap_clk),
        .CE(\p_1_reg_83[31]_i_2_n_6 ),
        .D(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[55]),
        .Q(p_1_reg_83[23]),
        .R(\p_1_reg_83[31]_i_1_n_6 ));
  FDRE \p_1_reg_83_reg[24] 
       (.C(ap_clk),
        .CE(\p_1_reg_83[31]_i_2_n_6 ),
        .D(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[56]),
        .Q(p_1_reg_83[24]),
        .R(\p_1_reg_83[31]_i_1_n_6 ));
  FDRE \p_1_reg_83_reg[25] 
       (.C(ap_clk),
        .CE(\p_1_reg_83[31]_i_2_n_6 ),
        .D(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[57]),
        .Q(p_1_reg_83[25]),
        .R(\p_1_reg_83[31]_i_1_n_6 ));
  FDRE \p_1_reg_83_reg[26] 
       (.C(ap_clk),
        .CE(\p_1_reg_83[31]_i_2_n_6 ),
        .D(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[58]),
        .Q(p_1_reg_83[26]),
        .R(\p_1_reg_83[31]_i_1_n_6 ));
  FDRE \p_1_reg_83_reg[27] 
       (.C(ap_clk),
        .CE(\p_1_reg_83[31]_i_2_n_6 ),
        .D(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[59]),
        .Q(p_1_reg_83[27]),
        .R(\p_1_reg_83[31]_i_1_n_6 ));
  FDRE \p_1_reg_83_reg[28] 
       (.C(ap_clk),
        .CE(\p_1_reg_83[31]_i_2_n_6 ),
        .D(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[60]),
        .Q(p_1_reg_83[28]),
        .R(\p_1_reg_83[31]_i_1_n_6 ));
  FDRE \p_1_reg_83_reg[29] 
       (.C(ap_clk),
        .CE(\p_1_reg_83[31]_i_2_n_6 ),
        .D(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[61]),
        .Q(p_1_reg_83[29]),
        .R(\p_1_reg_83[31]_i_1_n_6 ));
  FDRE \p_1_reg_83_reg[2] 
       (.C(ap_clk),
        .CE(\p_1_reg_83[31]_i_2_n_6 ),
        .D(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[34]),
        .Q(p_1_reg_83[2]),
        .R(\p_1_reg_83[31]_i_1_n_6 ));
  FDRE \p_1_reg_83_reg[30] 
       (.C(ap_clk),
        .CE(\p_1_reg_83[31]_i_2_n_6 ),
        .D(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[62]),
        .Q(p_1_reg_83[30]),
        .R(\p_1_reg_83[31]_i_1_n_6 ));
  FDRE \p_1_reg_83_reg[31] 
       (.C(ap_clk),
        .CE(\p_1_reg_83[31]_i_2_n_6 ),
        .D(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[63]),
        .Q(p_1_reg_83[31]),
        .R(\p_1_reg_83[31]_i_1_n_6 ));
  FDRE \p_1_reg_83_reg[3] 
       (.C(ap_clk),
        .CE(\p_1_reg_83[31]_i_2_n_6 ),
        .D(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[35]),
        .Q(p_1_reg_83[3]),
        .R(\p_1_reg_83[31]_i_1_n_6 ));
  FDRE \p_1_reg_83_reg[4] 
       (.C(ap_clk),
        .CE(\p_1_reg_83[31]_i_2_n_6 ),
        .D(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[36]),
        .Q(p_1_reg_83[4]),
        .R(\p_1_reg_83[31]_i_1_n_6 ));
  FDRE \p_1_reg_83_reg[5] 
       (.C(ap_clk),
        .CE(\p_1_reg_83[31]_i_2_n_6 ),
        .D(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[37]),
        .Q(p_1_reg_83[5]),
        .R(\p_1_reg_83[31]_i_1_n_6 ));
  FDRE \p_1_reg_83_reg[6] 
       (.C(ap_clk),
        .CE(\p_1_reg_83[31]_i_2_n_6 ),
        .D(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[38]),
        .Q(p_1_reg_83[6]),
        .R(\p_1_reg_83[31]_i_1_n_6 ));
  FDRE \p_1_reg_83_reg[7] 
       (.C(ap_clk),
        .CE(\p_1_reg_83[31]_i_2_n_6 ),
        .D(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[39]),
        .Q(p_1_reg_83[7]),
        .R(\p_1_reg_83[31]_i_1_n_6 ));
  FDRE \p_1_reg_83_reg[8] 
       (.C(ap_clk),
        .CE(\p_1_reg_83[31]_i_2_n_6 ),
        .D(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[40]),
        .Q(p_1_reg_83[8]),
        .R(\p_1_reg_83[31]_i_1_n_6 ));
  FDRE \p_1_reg_83_reg[9] 
       (.C(ap_clk),
        .CE(\p_1_reg_83[31]_i_2_n_6 ),
        .D(ap_phi_reg_pp0_iter2_p_Val2_s_reg_117[41]),
        .Q(p_1_reg_83[9]),
        .R(\p_1_reg_83[31]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'h5540)) 
    start_once_reg_i_1__0
       (.I0(ap_ready),
        .I1(StreamingDataWidthCo_U0_ap_start),
        .I2(start_for_image_process_32u_U0_full_n),
        .I3(start_once_reg),
        .O(start_once_reg_i_1__0_n_6));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__0_n_6),
        .Q(start_once_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \t_reg_106[0]_i_1 
       (.I0(t_reg_106_reg__0[0]),
        .O(t_1_fu_132_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_reg_106[1]_i_1 
       (.I0(t_reg_106_reg__0[0]),
        .I1(t_reg_106_reg__0[1]),
        .O(t_1_fu_132_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \t_reg_106[2]_i_1 
       (.I0(t_reg_106_reg__0[1]),
        .I1(t_reg_106_reg__0[0]),
        .I2(t_reg_106_reg__0[2]),
        .O(t_1_fu_132_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \t_reg_106[3]_i_1 
       (.I0(t_reg_106_reg__0[2]),
        .I1(t_reg_106_reg__0[0]),
        .I2(t_reg_106_reg__0[1]),
        .I3(t_reg_106_reg__0[3]),
        .O(t_1_fu_132_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \t_reg_106[4]_i_1 
       (.I0(t_reg_106_reg__0[3]),
        .I1(t_reg_106_reg__0[1]),
        .I2(t_reg_106_reg__0[0]),
        .I3(t_reg_106_reg__0[2]),
        .I4(t_reg_106_reg__0[4]),
        .O(t_1_fu_132_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \t_reg_106[5]_i_1 
       (.I0(t_reg_106_reg__0[4]),
        .I1(t_reg_106_reg__0[2]),
        .I2(t_reg_106_reg__0[0]),
        .I3(t_reg_106_reg__0[1]),
        .I4(t_reg_106_reg__0[3]),
        .I5(t_reg_106_reg__0[5]),
        .O(t_1_fu_132_p2[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \t_reg_106[6]_i_1 
       (.I0(\t_reg_106[7]_i_5_n_6 ),
        .I1(t_reg_106_reg__0[6]),
        .O(t_1_fu_132_p2[6]));
  LUT6 #(
    .INIT(64'h7000700070000000)) 
    \t_reg_106[7]_i_1 
       (.I0(p_5_in),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm_reg_n_6_[0] ),
        .I3(StreamingDataWidthCo_U0_ap_start),
        .I4(start_once_reg),
        .I5(start_for_image_process_32u_U0_full_n),
        .O(t_reg_106));
  LUT2 #(
    .INIT(4'h8)) 
    \t_reg_106[7]_i_2 
       (.I0(p_5_in),
        .I1(ap_enable_reg_pp0_iter0),
        .O(o_reg_950));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hC6)) 
    \t_reg_106[7]_i_3 
       (.I0(t_reg_106_reg__0[6]),
        .I1(t_reg_106_reg__0[7]),
        .I2(\t_reg_106[7]_i_5_n_6 ),
        .O(t_1_fu_132_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \t_reg_106[7]_i_4 
       (.I0(ap_enable_reg_pp0_iter0_i_2__0_n_6),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0_i_3_n_6),
        .O(p_5_in));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \t_reg_106[7]_i_5 
       (.I0(t_reg_106_reg__0[4]),
        .I1(t_reg_106_reg__0[2]),
        .I2(t_reg_106_reg__0[0]),
        .I3(t_reg_106_reg__0[1]),
        .I4(t_reg_106_reg__0[3]),
        .I5(t_reg_106_reg__0[5]),
        .O(\t_reg_106[7]_i_5_n_6 ));
  FDRE \t_reg_106_reg[0] 
       (.C(ap_clk),
        .CE(o_reg_950),
        .D(t_1_fu_132_p2[0]),
        .Q(t_reg_106_reg__0[0]),
        .R(t_reg_106));
  FDRE \t_reg_106_reg[1] 
       (.C(ap_clk),
        .CE(o_reg_950),
        .D(t_1_fu_132_p2[1]),
        .Q(t_reg_106_reg__0[1]),
        .R(t_reg_106));
  FDRE \t_reg_106_reg[2] 
       (.C(ap_clk),
        .CE(o_reg_950),
        .D(t_1_fu_132_p2[2]),
        .Q(t_reg_106_reg__0[2]),
        .R(t_reg_106));
  FDRE \t_reg_106_reg[3] 
       (.C(ap_clk),
        .CE(o_reg_950),
        .D(t_1_fu_132_p2[3]),
        .Q(t_reg_106_reg__0[3]),
        .R(t_reg_106));
  FDRE \t_reg_106_reg[4] 
       (.C(ap_clk),
        .CE(o_reg_950),
        .D(t_1_fu_132_p2[4]),
        .Q(t_reg_106_reg__0[4]),
        .R(t_reg_106));
  FDRE \t_reg_106_reg[5] 
       (.C(ap_clk),
        .CE(o_reg_950),
        .D(t_1_fu_132_p2[5]),
        .Q(t_reg_106_reg__0[5]),
        .R(t_reg_106));
  FDRE \t_reg_106_reg[6] 
       (.C(ap_clk),
        .CE(o_reg_950),
        .D(t_1_fu_132_p2[6]),
        .Q(t_reg_106_reg__0[6]),
        .R(t_reg_106));
  FDRE \t_reg_106_reg[7] 
       (.C(ap_clk),
        .CE(o_reg_950),
        .D(t_1_fu_132_p2[7]),
        .Q(t_reg_106_reg__0[7]),
        .R(t_reg_106));
  LUT5 #(
    .INIT(32'h80FF8000)) 
    \tmp_reg_193[0]_i_1 
       (.I0(\tmp_reg_193[0]_i_2_n_6 ),
        .I1(\tmp_reg_193[0]_i_3_n_6 ),
        .I2(\tmp_reg_193[0]_i_4_n_6 ),
        .I3(p_5_in),
        .I4(\tmp_reg_193_reg_n_6_[0] ),
        .O(\tmp_reg_193[0]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \tmp_reg_193[0]_i_2 
       (.I0(\tmp_reg_193[0]_i_5_n_6 ),
        .I1(\tmp_reg_193[0]_i_6_n_6 ),
        .I2(\tmp_reg_193[0]_i_7_n_6 ),
        .I3(o_reg_95_reg[0]),
        .I4(o_reg_95_reg[1]),
        .O(\tmp_reg_193[0]_i_2_n_6 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_reg_193[0]_i_3 
       (.I0(o_reg_95_reg[28]),
        .I1(o_reg_95_reg[29]),
        .I2(o_reg_95_reg[26]),
        .I3(o_reg_95_reg[27]),
        .I4(o_reg_95_reg[31]),
        .I5(o_reg_95_reg[30]),
        .O(\tmp_reg_193[0]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_reg_193[0]_i_4 
       (.I0(o_reg_95_reg[22]),
        .I1(o_reg_95_reg[23]),
        .I2(o_reg_95_reg[20]),
        .I3(o_reg_95_reg[21]),
        .I4(o_reg_95_reg[25]),
        .I5(o_reg_95_reg[24]),
        .O(\tmp_reg_193[0]_i_4_n_6 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_reg_193[0]_i_5 
       (.I0(o_reg_95_reg[10]),
        .I1(o_reg_95_reg[11]),
        .I2(o_reg_95_reg[8]),
        .I3(o_reg_95_reg[9]),
        .I4(o_reg_95_reg[13]),
        .I5(o_reg_95_reg[12]),
        .O(\tmp_reg_193[0]_i_5_n_6 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_reg_193[0]_i_6 
       (.I0(o_reg_95_reg[16]),
        .I1(o_reg_95_reg[17]),
        .I2(o_reg_95_reg[14]),
        .I3(o_reg_95_reg[15]),
        .I4(o_reg_95_reg[19]),
        .I5(o_reg_95_reg[18]),
        .O(\tmp_reg_193[0]_i_6_n_6 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_reg_193[0]_i_7 
       (.I0(o_reg_95_reg[4]),
        .I1(o_reg_95_reg[5]),
        .I2(o_reg_95_reg[2]),
        .I3(o_reg_95_reg[3]),
        .I4(o_reg_95_reg[7]),
        .I5(o_reg_95_reg[6]),
        .O(\tmp_reg_193[0]_i_7_n_6 ));
  FDRE \tmp_reg_193_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_193[0]_i_1_n_6 ),
        .Q(\tmp_reg_193_reg_n_6_[0] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthCo_1
   (Q,
    StreamingDataWidthCo_1_U0_out_V_V_write,
    D,
    \raddr_reg[0] ,
    E,
    dout_valid_reg,
    \waddr_reg[0] ,
    empty_n_reg,
    \q_tmp_reg[31] ,
    ap_clk,
    ap_NS_fsm18_out,
    ap_rst_n,
    StreamingDataWidthCo_1_U0_ap_start,
    memOutStrm_V_V_full_n,
    inter0_2_V_V_empty_n,
    \raddr_reg[0]_0 ,
    empty_n,
    SR,
    \dout_buf_reg[31] );
  output [1:0]Q;
  output StreamingDataWidthCo_1_U0_out_V_V_write;
  output [0:0]D;
  output \raddr_reg[0] ;
  output [0:0]E;
  output dout_valid_reg;
  output [0:0]\waddr_reg[0] ;
  output empty_n_reg;
  output [31:0]\q_tmp_reg[31] ;
  input ap_clk;
  input ap_NS_fsm18_out;
  input ap_rst_n;
  input StreamingDataWidthCo_1_U0_ap_start;
  input memOutStrm_V_V_full_n;
  input inter0_2_V_V_empty_n;
  input [0:0]\raddr_reg[0]_0 ;
  input empty_n;
  input [0:0]SR;
  input [31:0]\dout_buf_reg[31] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire StreamingDataWidthCo_1_U0_ap_start;
  wire StreamingDataWidthCo_1_U0_out_V_V_write;
  wire \ap_CS_fsm[1]_i_2__4_n_6 ;
  wire \ap_CS_fsm[2]_i_2__2_n_6 ;
  wire \ap_CS_fsm[2]_i_3__2_n_6 ;
  wire \ap_CS_fsm[2]_i_4__0_n_6 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm18_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__3_n_6;
  wire ap_enable_reg_pp0_iter0_i_2__1_n_6;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_6;
  wire ap_enable_reg_pp0_iter1_reg_n_6;
  wire ap_rst_n;
  wire [31:0]\dout_buf_reg[31] ;
  wire dout_valid_reg;
  wire empty_n;
  wire empty_n_reg;
  wire \exitcond_reg_159[0]_i_1_n_6 ;
  wire \exitcond_reg_159_reg_n_6_[0] ;
  wire [31:0]i_2_fu_126_p2;
  wire i_fu_66;
  wire i_fu_660;
  wire \i_fu_66[0]_i_13_n_6 ;
  wire \i_fu_66[0]_i_17_n_6 ;
  wire \i_fu_66[0]_i_18_n_6 ;
  wire \i_fu_66[0]_i_20_n_6 ;
  wire \i_fu_66[0]_i_4_n_6 ;
  wire \i_fu_66[0]_i_5_n_6 ;
  wire \i_fu_66[0]_i_6_n_6 ;
  wire \i_fu_66[0]_i_7_n_6 ;
  wire [31:0]i_fu_66_reg;
  wire \i_fu_66_reg[0]_i_10_n_6 ;
  wire \i_fu_66_reg[0]_i_10_n_7 ;
  wire \i_fu_66_reg[0]_i_10_n_8 ;
  wire \i_fu_66_reg[0]_i_10_n_9 ;
  wire \i_fu_66_reg[0]_i_11_n_6 ;
  wire \i_fu_66_reg[0]_i_11_n_7 ;
  wire \i_fu_66_reg[0]_i_11_n_8 ;
  wire \i_fu_66_reg[0]_i_11_n_9 ;
  wire \i_fu_66_reg[0]_i_12_n_6 ;
  wire \i_fu_66_reg[0]_i_12_n_7 ;
  wire \i_fu_66_reg[0]_i_12_n_8 ;
  wire \i_fu_66_reg[0]_i_12_n_9 ;
  wire \i_fu_66_reg[0]_i_14_n_8 ;
  wire \i_fu_66_reg[0]_i_14_n_9 ;
  wire \i_fu_66_reg[0]_i_15_n_6 ;
  wire \i_fu_66_reg[0]_i_15_n_7 ;
  wire \i_fu_66_reg[0]_i_15_n_8 ;
  wire \i_fu_66_reg[0]_i_15_n_9 ;
  wire \i_fu_66_reg[0]_i_16_n_6 ;
  wire \i_fu_66_reg[0]_i_16_n_7 ;
  wire \i_fu_66_reg[0]_i_16_n_8 ;
  wire \i_fu_66_reg[0]_i_16_n_9 ;
  wire \i_fu_66_reg[0]_i_19_n_6 ;
  wire \i_fu_66_reg[0]_i_19_n_7 ;
  wire \i_fu_66_reg[0]_i_19_n_8 ;
  wire \i_fu_66_reg[0]_i_19_n_9 ;
  wire \i_fu_66_reg[0]_i_21_n_6 ;
  wire \i_fu_66_reg[0]_i_21_n_7 ;
  wire \i_fu_66_reg[0]_i_21_n_8 ;
  wire \i_fu_66_reg[0]_i_21_n_9 ;
  wire \i_fu_66_reg[0]_i_3_n_10 ;
  wire \i_fu_66_reg[0]_i_3_n_11 ;
  wire \i_fu_66_reg[0]_i_3_n_12 ;
  wire \i_fu_66_reg[0]_i_3_n_13 ;
  wire \i_fu_66_reg[0]_i_3_n_6 ;
  wire \i_fu_66_reg[0]_i_3_n_7 ;
  wire \i_fu_66_reg[0]_i_3_n_8 ;
  wire \i_fu_66_reg[0]_i_3_n_9 ;
  wire \i_fu_66_reg[12]_i_1_n_10 ;
  wire \i_fu_66_reg[12]_i_1_n_11 ;
  wire \i_fu_66_reg[12]_i_1_n_12 ;
  wire \i_fu_66_reg[12]_i_1_n_13 ;
  wire \i_fu_66_reg[12]_i_1_n_6 ;
  wire \i_fu_66_reg[12]_i_1_n_7 ;
  wire \i_fu_66_reg[12]_i_1_n_8 ;
  wire \i_fu_66_reg[12]_i_1_n_9 ;
  wire \i_fu_66_reg[16]_i_1_n_10 ;
  wire \i_fu_66_reg[16]_i_1_n_11 ;
  wire \i_fu_66_reg[16]_i_1_n_12 ;
  wire \i_fu_66_reg[16]_i_1_n_13 ;
  wire \i_fu_66_reg[16]_i_1_n_6 ;
  wire \i_fu_66_reg[16]_i_1_n_7 ;
  wire \i_fu_66_reg[16]_i_1_n_8 ;
  wire \i_fu_66_reg[16]_i_1_n_9 ;
  wire \i_fu_66_reg[20]_i_1_n_10 ;
  wire \i_fu_66_reg[20]_i_1_n_11 ;
  wire \i_fu_66_reg[20]_i_1_n_12 ;
  wire \i_fu_66_reg[20]_i_1_n_13 ;
  wire \i_fu_66_reg[20]_i_1_n_6 ;
  wire \i_fu_66_reg[20]_i_1_n_7 ;
  wire \i_fu_66_reg[20]_i_1_n_8 ;
  wire \i_fu_66_reg[20]_i_1_n_9 ;
  wire \i_fu_66_reg[24]_i_1_n_10 ;
  wire \i_fu_66_reg[24]_i_1_n_11 ;
  wire \i_fu_66_reg[24]_i_1_n_12 ;
  wire \i_fu_66_reg[24]_i_1_n_13 ;
  wire \i_fu_66_reg[24]_i_1_n_6 ;
  wire \i_fu_66_reg[24]_i_1_n_7 ;
  wire \i_fu_66_reg[24]_i_1_n_8 ;
  wire \i_fu_66_reg[24]_i_1_n_9 ;
  wire \i_fu_66_reg[28]_i_1_n_10 ;
  wire \i_fu_66_reg[28]_i_1_n_11 ;
  wire \i_fu_66_reg[28]_i_1_n_12 ;
  wire \i_fu_66_reg[28]_i_1_n_13 ;
  wire \i_fu_66_reg[28]_i_1_n_7 ;
  wire \i_fu_66_reg[28]_i_1_n_8 ;
  wire \i_fu_66_reg[28]_i_1_n_9 ;
  wire \i_fu_66_reg[4]_i_1_n_10 ;
  wire \i_fu_66_reg[4]_i_1_n_11 ;
  wire \i_fu_66_reg[4]_i_1_n_12 ;
  wire \i_fu_66_reg[4]_i_1_n_13 ;
  wire \i_fu_66_reg[4]_i_1_n_6 ;
  wire \i_fu_66_reg[4]_i_1_n_7 ;
  wire \i_fu_66_reg[4]_i_1_n_8 ;
  wire \i_fu_66_reg[4]_i_1_n_9 ;
  wire \i_fu_66_reg[8]_i_1_n_10 ;
  wire \i_fu_66_reg[8]_i_1_n_11 ;
  wire \i_fu_66_reg[8]_i_1_n_12 ;
  wire \i_fu_66_reg[8]_i_1_n_13 ;
  wire \i_fu_66_reg[8]_i_1_n_6 ;
  wire \i_fu_66_reg[8]_i_1_n_7 ;
  wire \i_fu_66_reg[8]_i_1_n_8 ;
  wire \i_fu_66_reg[8]_i_1_n_9 ;
  wire inter0_2_V_V_empty_n;
  wire memOutStrm_V_V_full_n;
  wire [31:0]\q_tmp_reg[31] ;
  wire \r_V_reg_83[31]_i_1_n_6 ;
  wire \r_V_reg_83[31]_i_2_n_6 ;
  wire \raddr_reg[0] ;
  wire [0:0]\raddr_reg[0]_0 ;
  wire [7:0]t_1_fu_117_p2;
  wire t_reg_95;
  wire t_reg_950;
  wire \t_reg_95[7]_i_4_n_6 ;
  wire \t_reg_95[7]_i_5_n_6 ;
  wire \t_reg_95[7]_i_6_n_6 ;
  wire [7:0]t_reg_95_reg__0;
  wire tmp_reg_168;
  wire tmp_reg_1680;
  wire \tmp_reg_168[0]_i_1_n_6 ;
  wire [0:0]\waddr_reg[0] ;
  wire [3:2]\NLW_i_fu_66_reg[0]_i_14_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_fu_66_reg[0]_i_14_O_UNCONNECTED ;
  wire [3:3]\NLW_i_fu_66_reg[28]_i_1_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h00F7)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(StreamingDataWidthCo_1_U0_ap_start),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hE0ECECEC)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(StreamingDataWidthCo_1_U0_ap_start),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm[1]_i_2__4_n_6 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h00000000F7F7F755)) 
    \ap_CS_fsm[1]_i_2__4 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_6),
        .I1(tmp_reg_168),
        .I2(memOutStrm_V_V_full_n),
        .I3(inter0_2_V_V_empty_n),
        .I4(\exitcond_reg_159_reg_n_6_[0] ),
        .I5(\ap_CS_fsm[2]_i_2__2_n_6 ),
        .O(\ap_CS_fsm[1]_i_2__4_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm[2]_i_2__2_n_6 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm[2]_i_3__2_n_6 ),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \ap_CS_fsm[2]_i_2__2 
       (.I0(t_reg_95_reg__0[4]),
        .I1(t_reg_95_reg__0[5]),
        .I2(t_reg_95_reg__0[0]),
        .I3(t_reg_95_reg__0[1]),
        .I4(\ap_CS_fsm[2]_i_4__0_n_6 ),
        .O(\ap_CS_fsm[2]_i_2__2_n_6 ));
  LUT5 #(
    .INIT(32'hE0EEFFFF)) 
    \ap_CS_fsm[2]_i_3__2 
       (.I0(\exitcond_reg_159_reg_n_6_[0] ),
        .I1(inter0_2_V_V_empty_n),
        .I2(memOutStrm_V_V_full_n),
        .I3(tmp_reg_168),
        .I4(ap_enable_reg_pp0_iter1_reg_n_6),
        .O(\ap_CS_fsm[2]_i_3__2_n_6 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \ap_CS_fsm[2]_i_4__0 
       (.I0(t_reg_95_reg__0[6]),
        .I1(t_reg_95_reg__0[7]),
        .I2(t_reg_95_reg__0[3]),
        .I3(t_reg_95_reg__0[2]),
        .O(\ap_CS_fsm[2]_i_4__0_n_6 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[1]),
        .R(SR));
  LUT5 #(
    .INIT(32'hAA800000)) 
    ap_enable_reg_pp0_iter0_i_1__3
       (.I0(ap_enable_reg_pp0_iter0_i_2__1_n_6),
        .I1(Q[0]),
        .I2(StreamingDataWidthCo_1_U0_ap_start),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__3_n_6));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    ap_enable_reg_pp0_iter0_i_2__1
       (.I0(\ap_CS_fsm[2]_i_3__2_n_6 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[2]_i_2__2_n_6 ),
        .O(ap_enable_reg_pp0_iter0_i_2__1_n_6));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__3_n_6),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC055C00000000000)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(ap_NS_fsm18_out),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[2]_i_2__2_n_6 ),
        .I3(\ap_CS_fsm[2]_i_3__2_n_6 ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_6),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_6));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_6),
        .Q(ap_enable_reg_pp0_iter1_reg_n_6),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \dout_buf[31]_i_1__0 
       (.I0(\raddr_reg[0] ),
        .O(E));
  LUT6 #(
    .INIT(64'hEEEEEEEECEEEEEEE)) 
    dout_valid_i_1__3
       (.I0(inter0_2_V_V_empty_n),
        .I1(empty_n),
        .I2(\ap_CS_fsm[2]_i_3__2_n_6 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1_reg_n_6),
        .I5(\exitcond_reg_159_reg_n_6_[0] ),
        .O(dout_valid_reg));
  LUT6 #(
    .INIT(64'h1FFFFFFFFFFFFFFF)) 
    empty_n_i_3__4
       (.I0(\exitcond_reg_159_reg_n_6_[0] ),
        .I1(inter0_2_V_V_empty_n),
        .I2(tmp_reg_168),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1_reg_n_6),
        .I5(memOutStrm_V_V_full_n),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h2AEA)) 
    \exitcond_reg_159[0]_i_1 
       (.I0(\exitcond_reg_159_reg_n_6_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[2]_i_3__2_n_6 ),
        .I3(\ap_CS_fsm[2]_i_2__2_n_6 ),
        .O(\exitcond_reg_159[0]_i_1_n_6 ));
  FDRE \exitcond_reg_159_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_159[0]_i_1_n_6 ),
        .Q(\exitcond_reg_159_reg_n_6_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \i_fu_66[0]_i_1 
       (.I0(\i_fu_66[0]_i_4_n_6 ),
        .I1(\i_fu_66[0]_i_5_n_6 ),
        .I2(\i_fu_66[0]_i_6_n_6 ),
        .I3(\i_fu_66[0]_i_7_n_6 ),
        .I4(t_reg_950),
        .I5(ap_NS_fsm18_out),
        .O(i_fu_66));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \i_fu_66[0]_i_13 
       (.I0(i_2_fu_126_p2[16]),
        .I1(i_2_fu_126_p2[22]),
        .I2(i_2_fu_126_p2[5]),
        .I3(i_2_fu_126_p2[15]),
        .O(\i_fu_66[0]_i_13_n_6 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \i_fu_66[0]_i_17 
       (.I0(i_2_fu_126_p2[23]),
        .I1(i_2_fu_126_p2[7]),
        .I2(i_2_fu_126_p2[25]),
        .I3(i_2_fu_126_p2[13]),
        .O(\i_fu_66[0]_i_17_n_6 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \i_fu_66[0]_i_18 
       (.I0(i_fu_66_reg[0]),
        .I1(i_2_fu_126_p2[17]),
        .I2(i_2_fu_126_p2[4]),
        .I3(i_2_fu_126_p2[2]),
        .O(\i_fu_66[0]_i_18_n_6 ));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \i_fu_66[0]_i_2 
       (.I0(t_reg_950),
        .I1(\i_fu_66[0]_i_7_n_6 ),
        .I2(\i_fu_66[0]_i_6_n_6 ),
        .I3(\i_fu_66[0]_i_5_n_6 ),
        .I4(\i_fu_66[0]_i_4_n_6 ),
        .O(i_fu_660));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \i_fu_66[0]_i_20 
       (.I0(i_2_fu_126_p2[26]),
        .I1(i_2_fu_126_p2[14]),
        .I2(i_2_fu_126_p2[30]),
        .I3(i_2_fu_126_p2[27]),
        .O(\i_fu_66[0]_i_20_n_6 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \i_fu_66[0]_i_4 
       (.I0(i_2_fu_126_p2[12]),
        .I1(i_2_fu_126_p2[6]),
        .I2(i_2_fu_126_p2[3]),
        .I3(i_2_fu_126_p2[1]),
        .I4(\i_fu_66[0]_i_13_n_6 ),
        .O(\i_fu_66[0]_i_4_n_6 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \i_fu_66[0]_i_5 
       (.I0(i_2_fu_126_p2[10]),
        .I1(i_2_fu_126_p2[31]),
        .I2(i_2_fu_126_p2[21]),
        .I3(i_2_fu_126_p2[19]),
        .I4(\i_fu_66[0]_i_17_n_6 ),
        .O(\i_fu_66[0]_i_5_n_6 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \i_fu_66[0]_i_6 
       (.I0(i_2_fu_126_p2[20]),
        .I1(i_2_fu_126_p2[18]),
        .I2(i_2_fu_126_p2[9]),
        .I3(i_2_fu_126_p2[29]),
        .I4(\i_fu_66[0]_i_18_n_6 ),
        .O(\i_fu_66[0]_i_6_n_6 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \i_fu_66[0]_i_7 
       (.I0(i_2_fu_126_p2[8]),
        .I1(i_2_fu_126_p2[28]),
        .I2(i_2_fu_126_p2[11]),
        .I3(i_2_fu_126_p2[24]),
        .I4(\i_fu_66[0]_i_20_n_6 ),
        .O(\i_fu_66[0]_i_7_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_66[0]_i_9 
       (.I0(i_fu_66_reg[0]),
        .O(i_2_fu_126_p2[0]));
  FDRE \i_fu_66_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[0]_i_3_n_13 ),
        .Q(i_fu_66_reg[0]),
        .R(i_fu_66));
  CARRY4 \i_fu_66_reg[0]_i_10 
       (.CI(\i_fu_66_reg[0]_i_11_n_6 ),
        .CO({\i_fu_66_reg[0]_i_10_n_6 ,\i_fu_66_reg[0]_i_10_n_7 ,\i_fu_66_reg[0]_i_10_n_8 ,\i_fu_66_reg[0]_i_10_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_126_p2[12:9]),
        .S(i_fu_66_reg[12:9]));
  CARRY4 \i_fu_66_reg[0]_i_11 
       (.CI(\i_fu_66_reg[0]_i_12_n_6 ),
        .CO({\i_fu_66_reg[0]_i_11_n_6 ,\i_fu_66_reg[0]_i_11_n_7 ,\i_fu_66_reg[0]_i_11_n_8 ,\i_fu_66_reg[0]_i_11_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_126_p2[8:5]),
        .S(i_fu_66_reg[8:5]));
  CARRY4 \i_fu_66_reg[0]_i_12 
       (.CI(1'b0),
        .CO({\i_fu_66_reg[0]_i_12_n_6 ,\i_fu_66_reg[0]_i_12_n_7 ,\i_fu_66_reg[0]_i_12_n_8 ,\i_fu_66_reg[0]_i_12_n_9 }),
        .CYINIT(i_fu_66_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_126_p2[4:1]),
        .S(i_fu_66_reg[4:1]));
  CARRY4 \i_fu_66_reg[0]_i_14 
       (.CI(\i_fu_66_reg[0]_i_19_n_6 ),
        .CO({\NLW_i_fu_66_reg[0]_i_14_CO_UNCONNECTED [3:2],\i_fu_66_reg[0]_i_14_n_8 ,\i_fu_66_reg[0]_i_14_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_fu_66_reg[0]_i_14_O_UNCONNECTED [3],i_2_fu_126_p2[31:29]}),
        .S({1'b0,i_fu_66_reg[31:29]}));
  CARRY4 \i_fu_66_reg[0]_i_15 
       (.CI(\i_fu_66_reg[0]_i_16_n_6 ),
        .CO({\i_fu_66_reg[0]_i_15_n_6 ,\i_fu_66_reg[0]_i_15_n_7 ,\i_fu_66_reg[0]_i_15_n_8 ,\i_fu_66_reg[0]_i_15_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_126_p2[24:21]),
        .S(i_fu_66_reg[24:21]));
  CARRY4 \i_fu_66_reg[0]_i_16 
       (.CI(\i_fu_66_reg[0]_i_21_n_6 ),
        .CO({\i_fu_66_reg[0]_i_16_n_6 ,\i_fu_66_reg[0]_i_16_n_7 ,\i_fu_66_reg[0]_i_16_n_8 ,\i_fu_66_reg[0]_i_16_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_126_p2[20:17]),
        .S(i_fu_66_reg[20:17]));
  CARRY4 \i_fu_66_reg[0]_i_19 
       (.CI(\i_fu_66_reg[0]_i_15_n_6 ),
        .CO({\i_fu_66_reg[0]_i_19_n_6 ,\i_fu_66_reg[0]_i_19_n_7 ,\i_fu_66_reg[0]_i_19_n_8 ,\i_fu_66_reg[0]_i_19_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_126_p2[28:25]),
        .S(i_fu_66_reg[28:25]));
  CARRY4 \i_fu_66_reg[0]_i_21 
       (.CI(\i_fu_66_reg[0]_i_10_n_6 ),
        .CO({\i_fu_66_reg[0]_i_21_n_6 ,\i_fu_66_reg[0]_i_21_n_7 ,\i_fu_66_reg[0]_i_21_n_8 ,\i_fu_66_reg[0]_i_21_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_126_p2[16:13]),
        .S(i_fu_66_reg[16:13]));
  CARRY4 \i_fu_66_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_fu_66_reg[0]_i_3_n_6 ,\i_fu_66_reg[0]_i_3_n_7 ,\i_fu_66_reg[0]_i_3_n_8 ,\i_fu_66_reg[0]_i_3_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_fu_66_reg[0]_i_3_n_10 ,\i_fu_66_reg[0]_i_3_n_11 ,\i_fu_66_reg[0]_i_3_n_12 ,\i_fu_66_reg[0]_i_3_n_13 }),
        .S({i_fu_66_reg[3:1],i_2_fu_126_p2[0]}));
  FDRE \i_fu_66_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[8]_i_1_n_11 ),
        .Q(i_fu_66_reg[10]),
        .R(i_fu_66));
  FDRE \i_fu_66_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[8]_i_1_n_10 ),
        .Q(i_fu_66_reg[11]),
        .R(i_fu_66));
  FDRE \i_fu_66_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[12]_i_1_n_13 ),
        .Q(i_fu_66_reg[12]),
        .R(i_fu_66));
  CARRY4 \i_fu_66_reg[12]_i_1 
       (.CI(\i_fu_66_reg[8]_i_1_n_6 ),
        .CO({\i_fu_66_reg[12]_i_1_n_6 ,\i_fu_66_reg[12]_i_1_n_7 ,\i_fu_66_reg[12]_i_1_n_8 ,\i_fu_66_reg[12]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_66_reg[12]_i_1_n_10 ,\i_fu_66_reg[12]_i_1_n_11 ,\i_fu_66_reg[12]_i_1_n_12 ,\i_fu_66_reg[12]_i_1_n_13 }),
        .S(i_fu_66_reg[15:12]));
  FDRE \i_fu_66_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[12]_i_1_n_12 ),
        .Q(i_fu_66_reg[13]),
        .R(i_fu_66));
  FDRE \i_fu_66_reg[14] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[12]_i_1_n_11 ),
        .Q(i_fu_66_reg[14]),
        .R(i_fu_66));
  FDRE \i_fu_66_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[12]_i_1_n_10 ),
        .Q(i_fu_66_reg[15]),
        .R(i_fu_66));
  FDRE \i_fu_66_reg[16] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[16]_i_1_n_13 ),
        .Q(i_fu_66_reg[16]),
        .R(i_fu_66));
  CARRY4 \i_fu_66_reg[16]_i_1 
       (.CI(\i_fu_66_reg[12]_i_1_n_6 ),
        .CO({\i_fu_66_reg[16]_i_1_n_6 ,\i_fu_66_reg[16]_i_1_n_7 ,\i_fu_66_reg[16]_i_1_n_8 ,\i_fu_66_reg[16]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_66_reg[16]_i_1_n_10 ,\i_fu_66_reg[16]_i_1_n_11 ,\i_fu_66_reg[16]_i_1_n_12 ,\i_fu_66_reg[16]_i_1_n_13 }),
        .S(i_fu_66_reg[19:16]));
  FDRE \i_fu_66_reg[17] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[16]_i_1_n_12 ),
        .Q(i_fu_66_reg[17]),
        .R(i_fu_66));
  FDRE \i_fu_66_reg[18] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[16]_i_1_n_11 ),
        .Q(i_fu_66_reg[18]),
        .R(i_fu_66));
  FDRE \i_fu_66_reg[19] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[16]_i_1_n_10 ),
        .Q(i_fu_66_reg[19]),
        .R(i_fu_66));
  FDRE \i_fu_66_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[0]_i_3_n_12 ),
        .Q(i_fu_66_reg[1]),
        .R(i_fu_66));
  FDRE \i_fu_66_reg[20] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[20]_i_1_n_13 ),
        .Q(i_fu_66_reg[20]),
        .R(i_fu_66));
  CARRY4 \i_fu_66_reg[20]_i_1 
       (.CI(\i_fu_66_reg[16]_i_1_n_6 ),
        .CO({\i_fu_66_reg[20]_i_1_n_6 ,\i_fu_66_reg[20]_i_1_n_7 ,\i_fu_66_reg[20]_i_1_n_8 ,\i_fu_66_reg[20]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_66_reg[20]_i_1_n_10 ,\i_fu_66_reg[20]_i_1_n_11 ,\i_fu_66_reg[20]_i_1_n_12 ,\i_fu_66_reg[20]_i_1_n_13 }),
        .S(i_fu_66_reg[23:20]));
  FDRE \i_fu_66_reg[21] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[20]_i_1_n_12 ),
        .Q(i_fu_66_reg[21]),
        .R(i_fu_66));
  FDRE \i_fu_66_reg[22] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[20]_i_1_n_11 ),
        .Q(i_fu_66_reg[22]),
        .R(i_fu_66));
  FDRE \i_fu_66_reg[23] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[20]_i_1_n_10 ),
        .Q(i_fu_66_reg[23]),
        .R(i_fu_66));
  FDRE \i_fu_66_reg[24] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[24]_i_1_n_13 ),
        .Q(i_fu_66_reg[24]),
        .R(i_fu_66));
  CARRY4 \i_fu_66_reg[24]_i_1 
       (.CI(\i_fu_66_reg[20]_i_1_n_6 ),
        .CO({\i_fu_66_reg[24]_i_1_n_6 ,\i_fu_66_reg[24]_i_1_n_7 ,\i_fu_66_reg[24]_i_1_n_8 ,\i_fu_66_reg[24]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_66_reg[24]_i_1_n_10 ,\i_fu_66_reg[24]_i_1_n_11 ,\i_fu_66_reg[24]_i_1_n_12 ,\i_fu_66_reg[24]_i_1_n_13 }),
        .S(i_fu_66_reg[27:24]));
  FDRE \i_fu_66_reg[25] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[24]_i_1_n_12 ),
        .Q(i_fu_66_reg[25]),
        .R(i_fu_66));
  FDRE \i_fu_66_reg[26] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[24]_i_1_n_11 ),
        .Q(i_fu_66_reg[26]),
        .R(i_fu_66));
  FDRE \i_fu_66_reg[27] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[24]_i_1_n_10 ),
        .Q(i_fu_66_reg[27]),
        .R(i_fu_66));
  FDRE \i_fu_66_reg[28] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[28]_i_1_n_13 ),
        .Q(i_fu_66_reg[28]),
        .R(i_fu_66));
  CARRY4 \i_fu_66_reg[28]_i_1 
       (.CI(\i_fu_66_reg[24]_i_1_n_6 ),
        .CO({\NLW_i_fu_66_reg[28]_i_1_CO_UNCONNECTED [3],\i_fu_66_reg[28]_i_1_n_7 ,\i_fu_66_reg[28]_i_1_n_8 ,\i_fu_66_reg[28]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_66_reg[28]_i_1_n_10 ,\i_fu_66_reg[28]_i_1_n_11 ,\i_fu_66_reg[28]_i_1_n_12 ,\i_fu_66_reg[28]_i_1_n_13 }),
        .S(i_fu_66_reg[31:28]));
  FDRE \i_fu_66_reg[29] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[28]_i_1_n_12 ),
        .Q(i_fu_66_reg[29]),
        .R(i_fu_66));
  FDRE \i_fu_66_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[0]_i_3_n_11 ),
        .Q(i_fu_66_reg[2]),
        .R(i_fu_66));
  FDRE \i_fu_66_reg[30] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[28]_i_1_n_11 ),
        .Q(i_fu_66_reg[30]),
        .R(i_fu_66));
  FDRE \i_fu_66_reg[31] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[28]_i_1_n_10 ),
        .Q(i_fu_66_reg[31]),
        .R(i_fu_66));
  FDRE \i_fu_66_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[0]_i_3_n_10 ),
        .Q(i_fu_66_reg[3]),
        .R(i_fu_66));
  FDRE \i_fu_66_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[4]_i_1_n_13 ),
        .Q(i_fu_66_reg[4]),
        .R(i_fu_66));
  CARRY4 \i_fu_66_reg[4]_i_1 
       (.CI(\i_fu_66_reg[0]_i_3_n_6 ),
        .CO({\i_fu_66_reg[4]_i_1_n_6 ,\i_fu_66_reg[4]_i_1_n_7 ,\i_fu_66_reg[4]_i_1_n_8 ,\i_fu_66_reg[4]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_66_reg[4]_i_1_n_10 ,\i_fu_66_reg[4]_i_1_n_11 ,\i_fu_66_reg[4]_i_1_n_12 ,\i_fu_66_reg[4]_i_1_n_13 }),
        .S(i_fu_66_reg[7:4]));
  FDRE \i_fu_66_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[4]_i_1_n_12 ),
        .Q(i_fu_66_reg[5]),
        .R(i_fu_66));
  FDRE \i_fu_66_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[4]_i_1_n_11 ),
        .Q(i_fu_66_reg[6]),
        .R(i_fu_66));
  FDRE \i_fu_66_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[4]_i_1_n_10 ),
        .Q(i_fu_66_reg[7]),
        .R(i_fu_66));
  FDRE \i_fu_66_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[8]_i_1_n_13 ),
        .Q(i_fu_66_reg[8]),
        .R(i_fu_66));
  CARRY4 \i_fu_66_reg[8]_i_1 
       (.CI(\i_fu_66_reg[4]_i_1_n_6 ),
        .CO({\i_fu_66_reg[8]_i_1_n_6 ,\i_fu_66_reg[8]_i_1_n_7 ,\i_fu_66_reg[8]_i_1_n_8 ,\i_fu_66_reg[8]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_66_reg[8]_i_1_n_10 ,\i_fu_66_reg[8]_i_1_n_11 ,\i_fu_66_reg[8]_i_1_n_12 ,\i_fu_66_reg[8]_i_1_n_13 }),
        .S(i_fu_66_reg[11:8]));
  FDRE \i_fu_66_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(\i_fu_66_reg[8]_i_1_n_12 ),
        .Q(i_fu_66_reg[9]),
        .R(i_fu_66));
  LUT6 #(
    .INIT(64'h8AAAAAAAFFFFFFFF)) 
    mem_reg_i_18__2
       (.I0(inter0_2_V_V_empty_n),
        .I1(\exitcond_reg_159_reg_n_6_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\ap_CS_fsm[2]_i_3__2_n_6 ),
        .I5(empty_n),
        .O(\raddr_reg[0] ));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_7__3
       (.I0(\raddr_reg[0] ),
        .I1(\raddr_reg[0]_0 ),
        .O(D));
  LUT6 #(
    .INIT(64'h8000800080000000)) 
    mem_reg_i_8__3
       (.I0(ap_enable_reg_pp0_iter1_reg_n_6),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_reg_168),
        .I3(memOutStrm_V_V_full_n),
        .I4(inter0_2_V_V_empty_n),
        .I5(\exitcond_reg_159_reg_n_6_[0] ),
        .O(StreamingDataWidthCo_1_U0_out_V_V_write));
  LUT6 #(
    .INIT(64'h8888888808888888)) 
    \r_V_reg_83[31]_i_1 
       (.I0(StreamingDataWidthCo_1_U0_ap_start),
        .I1(Q[0]),
        .I2(\ap_CS_fsm[2]_i_3__2_n_6 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1_reg_n_6),
        .I5(\exitcond_reg_159_reg_n_6_[0] ),
        .O(\r_V_reg_83[31]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h88888888F8888888)) 
    \r_V_reg_83[31]_i_2 
       (.I0(Q[0]),
        .I1(StreamingDataWidthCo_1_U0_ap_start),
        .I2(\ap_CS_fsm[2]_i_3__2_n_6 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1_reg_n_6),
        .I5(\exitcond_reg_159_reg_n_6_[0] ),
        .O(\r_V_reg_83[31]_i_2_n_6 ));
  FDRE \r_V_reg_83_reg[0] 
       (.C(ap_clk),
        .CE(\r_V_reg_83[31]_i_2_n_6 ),
        .D(\dout_buf_reg[31] [0]),
        .Q(\q_tmp_reg[31] [0]),
        .R(\r_V_reg_83[31]_i_1_n_6 ));
  FDRE \r_V_reg_83_reg[10] 
       (.C(ap_clk),
        .CE(\r_V_reg_83[31]_i_2_n_6 ),
        .D(\dout_buf_reg[31] [10]),
        .Q(\q_tmp_reg[31] [10]),
        .R(\r_V_reg_83[31]_i_1_n_6 ));
  FDRE \r_V_reg_83_reg[11] 
       (.C(ap_clk),
        .CE(\r_V_reg_83[31]_i_2_n_6 ),
        .D(\dout_buf_reg[31] [11]),
        .Q(\q_tmp_reg[31] [11]),
        .R(\r_V_reg_83[31]_i_1_n_6 ));
  FDRE \r_V_reg_83_reg[12] 
       (.C(ap_clk),
        .CE(\r_V_reg_83[31]_i_2_n_6 ),
        .D(\dout_buf_reg[31] [12]),
        .Q(\q_tmp_reg[31] [12]),
        .R(\r_V_reg_83[31]_i_1_n_6 ));
  FDRE \r_V_reg_83_reg[13] 
       (.C(ap_clk),
        .CE(\r_V_reg_83[31]_i_2_n_6 ),
        .D(\dout_buf_reg[31] [13]),
        .Q(\q_tmp_reg[31] [13]),
        .R(\r_V_reg_83[31]_i_1_n_6 ));
  FDRE \r_V_reg_83_reg[14] 
       (.C(ap_clk),
        .CE(\r_V_reg_83[31]_i_2_n_6 ),
        .D(\dout_buf_reg[31] [14]),
        .Q(\q_tmp_reg[31] [14]),
        .R(\r_V_reg_83[31]_i_1_n_6 ));
  FDRE \r_V_reg_83_reg[15] 
       (.C(ap_clk),
        .CE(\r_V_reg_83[31]_i_2_n_6 ),
        .D(\dout_buf_reg[31] [15]),
        .Q(\q_tmp_reg[31] [15]),
        .R(\r_V_reg_83[31]_i_1_n_6 ));
  FDRE \r_V_reg_83_reg[16] 
       (.C(ap_clk),
        .CE(\r_V_reg_83[31]_i_2_n_6 ),
        .D(\dout_buf_reg[31] [16]),
        .Q(\q_tmp_reg[31] [16]),
        .R(\r_V_reg_83[31]_i_1_n_6 ));
  FDRE \r_V_reg_83_reg[17] 
       (.C(ap_clk),
        .CE(\r_V_reg_83[31]_i_2_n_6 ),
        .D(\dout_buf_reg[31] [17]),
        .Q(\q_tmp_reg[31] [17]),
        .R(\r_V_reg_83[31]_i_1_n_6 ));
  FDRE \r_V_reg_83_reg[18] 
       (.C(ap_clk),
        .CE(\r_V_reg_83[31]_i_2_n_6 ),
        .D(\dout_buf_reg[31] [18]),
        .Q(\q_tmp_reg[31] [18]),
        .R(\r_V_reg_83[31]_i_1_n_6 ));
  FDRE \r_V_reg_83_reg[19] 
       (.C(ap_clk),
        .CE(\r_V_reg_83[31]_i_2_n_6 ),
        .D(\dout_buf_reg[31] [19]),
        .Q(\q_tmp_reg[31] [19]),
        .R(\r_V_reg_83[31]_i_1_n_6 ));
  FDRE \r_V_reg_83_reg[1] 
       (.C(ap_clk),
        .CE(\r_V_reg_83[31]_i_2_n_6 ),
        .D(\dout_buf_reg[31] [1]),
        .Q(\q_tmp_reg[31] [1]),
        .R(\r_V_reg_83[31]_i_1_n_6 ));
  FDRE \r_V_reg_83_reg[20] 
       (.C(ap_clk),
        .CE(\r_V_reg_83[31]_i_2_n_6 ),
        .D(\dout_buf_reg[31] [20]),
        .Q(\q_tmp_reg[31] [20]),
        .R(\r_V_reg_83[31]_i_1_n_6 ));
  FDRE \r_V_reg_83_reg[21] 
       (.C(ap_clk),
        .CE(\r_V_reg_83[31]_i_2_n_6 ),
        .D(\dout_buf_reg[31] [21]),
        .Q(\q_tmp_reg[31] [21]),
        .R(\r_V_reg_83[31]_i_1_n_6 ));
  FDRE \r_V_reg_83_reg[22] 
       (.C(ap_clk),
        .CE(\r_V_reg_83[31]_i_2_n_6 ),
        .D(\dout_buf_reg[31] [22]),
        .Q(\q_tmp_reg[31] [22]),
        .R(\r_V_reg_83[31]_i_1_n_6 ));
  FDRE \r_V_reg_83_reg[23] 
       (.C(ap_clk),
        .CE(\r_V_reg_83[31]_i_2_n_6 ),
        .D(\dout_buf_reg[31] [23]),
        .Q(\q_tmp_reg[31] [23]),
        .R(\r_V_reg_83[31]_i_1_n_6 ));
  FDRE \r_V_reg_83_reg[24] 
       (.C(ap_clk),
        .CE(\r_V_reg_83[31]_i_2_n_6 ),
        .D(\dout_buf_reg[31] [24]),
        .Q(\q_tmp_reg[31] [24]),
        .R(\r_V_reg_83[31]_i_1_n_6 ));
  FDRE \r_V_reg_83_reg[25] 
       (.C(ap_clk),
        .CE(\r_V_reg_83[31]_i_2_n_6 ),
        .D(\dout_buf_reg[31] [25]),
        .Q(\q_tmp_reg[31] [25]),
        .R(\r_V_reg_83[31]_i_1_n_6 ));
  FDRE \r_V_reg_83_reg[26] 
       (.C(ap_clk),
        .CE(\r_V_reg_83[31]_i_2_n_6 ),
        .D(\dout_buf_reg[31] [26]),
        .Q(\q_tmp_reg[31] [26]),
        .R(\r_V_reg_83[31]_i_1_n_6 ));
  FDRE \r_V_reg_83_reg[27] 
       (.C(ap_clk),
        .CE(\r_V_reg_83[31]_i_2_n_6 ),
        .D(\dout_buf_reg[31] [27]),
        .Q(\q_tmp_reg[31] [27]),
        .R(\r_V_reg_83[31]_i_1_n_6 ));
  FDRE \r_V_reg_83_reg[28] 
       (.C(ap_clk),
        .CE(\r_V_reg_83[31]_i_2_n_6 ),
        .D(\dout_buf_reg[31] [28]),
        .Q(\q_tmp_reg[31] [28]),
        .R(\r_V_reg_83[31]_i_1_n_6 ));
  FDRE \r_V_reg_83_reg[29] 
       (.C(ap_clk),
        .CE(\r_V_reg_83[31]_i_2_n_6 ),
        .D(\dout_buf_reg[31] [29]),
        .Q(\q_tmp_reg[31] [29]),
        .R(\r_V_reg_83[31]_i_1_n_6 ));
  FDRE \r_V_reg_83_reg[2] 
       (.C(ap_clk),
        .CE(\r_V_reg_83[31]_i_2_n_6 ),
        .D(\dout_buf_reg[31] [2]),
        .Q(\q_tmp_reg[31] [2]),
        .R(\r_V_reg_83[31]_i_1_n_6 ));
  FDRE \r_V_reg_83_reg[30] 
       (.C(ap_clk),
        .CE(\r_V_reg_83[31]_i_2_n_6 ),
        .D(\dout_buf_reg[31] [30]),
        .Q(\q_tmp_reg[31] [30]),
        .R(\r_V_reg_83[31]_i_1_n_6 ));
  FDRE \r_V_reg_83_reg[31] 
       (.C(ap_clk),
        .CE(\r_V_reg_83[31]_i_2_n_6 ),
        .D(\dout_buf_reg[31] [31]),
        .Q(\q_tmp_reg[31] [31]),
        .R(\r_V_reg_83[31]_i_1_n_6 ));
  FDRE \r_V_reg_83_reg[3] 
       (.C(ap_clk),
        .CE(\r_V_reg_83[31]_i_2_n_6 ),
        .D(\dout_buf_reg[31] [3]),
        .Q(\q_tmp_reg[31] [3]),
        .R(\r_V_reg_83[31]_i_1_n_6 ));
  FDRE \r_V_reg_83_reg[4] 
       (.C(ap_clk),
        .CE(\r_V_reg_83[31]_i_2_n_6 ),
        .D(\dout_buf_reg[31] [4]),
        .Q(\q_tmp_reg[31] [4]),
        .R(\r_V_reg_83[31]_i_1_n_6 ));
  FDRE \r_V_reg_83_reg[5] 
       (.C(ap_clk),
        .CE(\r_V_reg_83[31]_i_2_n_6 ),
        .D(\dout_buf_reg[31] [5]),
        .Q(\q_tmp_reg[31] [5]),
        .R(\r_V_reg_83[31]_i_1_n_6 ));
  FDRE \r_V_reg_83_reg[6] 
       (.C(ap_clk),
        .CE(\r_V_reg_83[31]_i_2_n_6 ),
        .D(\dout_buf_reg[31] [6]),
        .Q(\q_tmp_reg[31] [6]),
        .R(\r_V_reg_83[31]_i_1_n_6 ));
  FDRE \r_V_reg_83_reg[7] 
       (.C(ap_clk),
        .CE(\r_V_reg_83[31]_i_2_n_6 ),
        .D(\dout_buf_reg[31] [7]),
        .Q(\q_tmp_reg[31] [7]),
        .R(\r_V_reg_83[31]_i_1_n_6 ));
  FDRE \r_V_reg_83_reg[8] 
       (.C(ap_clk),
        .CE(\r_V_reg_83[31]_i_2_n_6 ),
        .D(\dout_buf_reg[31] [8]),
        .Q(\q_tmp_reg[31] [8]),
        .R(\r_V_reg_83[31]_i_1_n_6 ));
  FDRE \r_V_reg_83_reg[9] 
       (.C(ap_clk),
        .CE(\r_V_reg_83[31]_i_2_n_6 ),
        .D(\dout_buf_reg[31] [9]),
        .Q(\q_tmp_reg[31] [9]),
        .R(\r_V_reg_83[31]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \t_reg_95[0]_i_1 
       (.I0(t_reg_95_reg__0[0]),
        .O(t_1_fu_117_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_reg_95[1]_i_1 
       (.I0(t_reg_95_reg__0[0]),
        .I1(t_reg_95_reg__0[1]),
        .O(t_1_fu_117_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \t_reg_95[2]_i_1 
       (.I0(t_reg_95_reg__0[0]),
        .I1(t_reg_95_reg__0[1]),
        .I2(t_reg_95_reg__0[2]),
        .O(t_1_fu_117_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_reg_95[3]_i_1 
       (.I0(t_reg_95_reg__0[3]),
        .I1(t_reg_95_reg__0[0]),
        .I2(t_reg_95_reg__0[1]),
        .I3(t_reg_95_reg__0[2]),
        .O(t_1_fu_117_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_reg_95[4]_i_1 
       (.I0(t_reg_95_reg__0[4]),
        .I1(t_reg_95_reg__0[2]),
        .I2(t_reg_95_reg__0[1]),
        .I3(t_reg_95_reg__0[0]),
        .I4(t_reg_95_reg__0[3]),
        .O(t_1_fu_117_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \t_reg_95[5]_i_1 
       (.I0(t_reg_95_reg__0[5]),
        .I1(t_reg_95_reg__0[3]),
        .I2(t_reg_95_reg__0[0]),
        .I3(t_reg_95_reg__0[1]),
        .I4(t_reg_95_reg__0[2]),
        .I5(t_reg_95_reg__0[4]),
        .O(t_1_fu_117_p2[5]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_reg_95[6]_i_1 
       (.I0(t_reg_95_reg__0[6]),
        .I1(t_reg_95_reg__0[4]),
        .I2(\t_reg_95[7]_i_5_n_6 ),
        .I3(t_reg_95_reg__0[3]),
        .I4(t_reg_95_reg__0[5]),
        .O(t_1_fu_117_p2[6]));
  LUT3 #(
    .INIT(8'h08)) 
    \t_reg_95[7]_i_1 
       (.I0(Q[0]),
        .I1(StreamingDataWidthCo_1_U0_ap_start),
        .I2(t_reg_950),
        .O(t_reg_95));
  LUT3 #(
    .INIT(8'h40)) 
    \t_reg_95[7]_i_2 
       (.I0(\t_reg_95[7]_i_4_n_6 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(t_reg_950));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \t_reg_95[7]_i_3 
       (.I0(t_reg_95_reg__0[7]),
        .I1(t_reg_95_reg__0[5]),
        .I2(t_reg_95_reg__0[3]),
        .I3(\t_reg_95[7]_i_5_n_6 ),
        .I4(t_reg_95_reg__0[4]),
        .I5(t_reg_95_reg__0[6]),
        .O(t_1_fu_117_p2[7]));
  LUT6 #(
    .INIT(64'h00000100FFFFFFFF)) 
    \t_reg_95[7]_i_4 
       (.I0(\t_reg_95[7]_i_6_n_6 ),
        .I1(t_reg_95_reg__0[3]),
        .I2(t_reg_95_reg__0[2]),
        .I3(t_reg_95_reg__0[7]),
        .I4(t_reg_95_reg__0[1]),
        .I5(\ap_CS_fsm[2]_i_3__2_n_6 ),
        .O(\t_reg_95[7]_i_4_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \t_reg_95[7]_i_5 
       (.I0(t_reg_95_reg__0[2]),
        .I1(t_reg_95_reg__0[1]),
        .I2(t_reg_95_reg__0[0]),
        .O(\t_reg_95[7]_i_5_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \t_reg_95[7]_i_6 
       (.I0(t_reg_95_reg__0[5]),
        .I1(t_reg_95_reg__0[4]),
        .I2(t_reg_95_reg__0[6]),
        .I3(t_reg_95_reg__0[0]),
        .O(\t_reg_95[7]_i_6_n_6 ));
  FDRE \t_reg_95_reg[0] 
       (.C(ap_clk),
        .CE(t_reg_950),
        .D(t_1_fu_117_p2[0]),
        .Q(t_reg_95_reg__0[0]),
        .R(t_reg_95));
  FDRE \t_reg_95_reg[1] 
       (.C(ap_clk),
        .CE(t_reg_950),
        .D(t_1_fu_117_p2[1]),
        .Q(t_reg_95_reg__0[1]),
        .R(t_reg_95));
  FDRE \t_reg_95_reg[2] 
       (.C(ap_clk),
        .CE(t_reg_950),
        .D(t_1_fu_117_p2[2]),
        .Q(t_reg_95_reg__0[2]),
        .R(t_reg_95));
  FDRE \t_reg_95_reg[3] 
       (.C(ap_clk),
        .CE(t_reg_950),
        .D(t_1_fu_117_p2[3]),
        .Q(t_reg_95_reg__0[3]),
        .R(t_reg_95));
  FDRE \t_reg_95_reg[4] 
       (.C(ap_clk),
        .CE(t_reg_950),
        .D(t_1_fu_117_p2[4]),
        .Q(t_reg_95_reg__0[4]),
        .R(t_reg_95));
  FDRE \t_reg_95_reg[5] 
       (.C(ap_clk),
        .CE(t_reg_950),
        .D(t_1_fu_117_p2[5]),
        .Q(t_reg_95_reg__0[5]),
        .R(t_reg_95));
  FDRE \t_reg_95_reg[6] 
       (.C(ap_clk),
        .CE(t_reg_950),
        .D(t_1_fu_117_p2[6]),
        .Q(t_reg_95_reg__0[6]),
        .R(t_reg_95));
  FDRE \t_reg_95_reg[7] 
       (.C(ap_clk),
        .CE(t_reg_950),
        .D(t_1_fu_117_p2[7]),
        .Q(t_reg_95_reg__0[7]),
        .R(t_reg_95));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \tmp_reg_168[0]_i_1 
       (.I0(\i_fu_66[0]_i_4_n_6 ),
        .I1(\i_fu_66[0]_i_5_n_6 ),
        .I2(\i_fu_66[0]_i_6_n_6 ),
        .I3(\i_fu_66[0]_i_7_n_6 ),
        .I4(tmp_reg_1680),
        .I5(tmp_reg_168),
        .O(\tmp_reg_168[0]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_reg_168[0]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\t_reg_95[7]_i_4_n_6 ),
        .O(tmp_reg_1680));
  FDRE \tmp_reg_168_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_168[0]_i_1_n_6 ),
        .Q(tmp_reg_168),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000800080000000)) 
    \waddr[6]_i_1__4 
       (.I0(memOutStrm_V_V_full_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_6),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(tmp_reg_168),
        .I4(inter0_2_V_V_empty_n),
        .I5(\exitcond_reg_159_reg_n_6_[0] ),
        .O(\waddr_reg[0] ));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_image_filter_0_0,image_filter,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "image_filter,Vivado 2017.4" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_CONTROL_BUS_AWADDR,
    s_axi_CONTROL_BUS_AWVALID,
    s_axi_CONTROL_BUS_AWREADY,
    s_axi_CONTROL_BUS_WDATA,
    s_axi_CONTROL_BUS_WSTRB,
    s_axi_CONTROL_BUS_WVALID,
    s_axi_CONTROL_BUS_WREADY,
    s_axi_CONTROL_BUS_BRESP,
    s_axi_CONTROL_BUS_BVALID,
    s_axi_CONTROL_BUS_BREADY,
    s_axi_CONTROL_BUS_ARADDR,
    s_axi_CONTROL_BUS_ARVALID,
    s_axi_CONTROL_BUS_ARREADY,
    s_axi_CONTROL_BUS_RDATA,
    s_axi_CONTROL_BUS_RRESP,
    s_axi_CONTROL_BUS_RVALID,
    s_axi_CONTROL_BUS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_hostmem_AWADDR,
    m_axi_hostmem_AWLEN,
    m_axi_hostmem_AWSIZE,
    m_axi_hostmem_AWBURST,
    m_axi_hostmem_AWLOCK,
    m_axi_hostmem_AWREGION,
    m_axi_hostmem_AWCACHE,
    m_axi_hostmem_AWPROT,
    m_axi_hostmem_AWQOS,
    m_axi_hostmem_AWVALID,
    m_axi_hostmem_AWREADY,
    m_axi_hostmem_WDATA,
    m_axi_hostmem_WSTRB,
    m_axi_hostmem_WLAST,
    m_axi_hostmem_WVALID,
    m_axi_hostmem_WREADY,
    m_axi_hostmem_BRESP,
    m_axi_hostmem_BVALID,
    m_axi_hostmem_BREADY,
    m_axi_hostmem_ARADDR,
    m_axi_hostmem_ARLEN,
    m_axi_hostmem_ARSIZE,
    m_axi_hostmem_ARBURST,
    m_axi_hostmem_ARLOCK,
    m_axi_hostmem_ARREGION,
    m_axi_hostmem_ARCACHE,
    m_axi_hostmem_ARPROT,
    m_axi_hostmem_ARQOS,
    m_axi_hostmem_ARVALID,
    m_axi_hostmem_ARREADY,
    m_axi_hostmem_RDATA,
    m_axi_hostmem_RRESP,
    m_axi_hostmem_RLAST,
    m_axi_hostmem_RVALID,
    m_axi_hostmem_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS AWADDR" *) input [4:0]s_axi_CONTROL_BUS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS AWVALID" *) input s_axi_CONTROL_BUS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS AWREADY" *) output s_axi_CONTROL_BUS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WDATA" *) input [31:0]s_axi_CONTROL_BUS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WSTRB" *) input [3:0]s_axi_CONTROL_BUS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WVALID" *) input s_axi_CONTROL_BUS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WREADY" *) output s_axi_CONTROL_BUS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS BRESP" *) output [1:0]s_axi_CONTROL_BUS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS BVALID" *) output s_axi_CONTROL_BUS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS BREADY" *) input s_axi_CONTROL_BUS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS ARADDR" *) input [4:0]s_axi_CONTROL_BUS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS ARVALID" *) input s_axi_CONTROL_BUS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS ARREADY" *) output s_axi_CONTROL_BUS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RDATA" *) output [31:0]s_axi_CONTROL_BUS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RRESP" *) output [1:0]s_axi_CONTROL_BUS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RVALID" *) output s_axi_CONTROL_BUS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_CONTROL_BUS, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input s_axi_CONTROL_BUS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CONTROL_BUS:m_axi_hostmem, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem AWADDR" *) output [31:0]m_axi_hostmem_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem AWLEN" *) output [7:0]m_axi_hostmem_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem AWSIZE" *) output [2:0]m_axi_hostmem_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem AWBURST" *) output [1:0]m_axi_hostmem_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem AWLOCK" *) output [1:0]m_axi_hostmem_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem AWREGION" *) output [3:0]m_axi_hostmem_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem AWCACHE" *) output [3:0]m_axi_hostmem_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem AWPROT" *) output [2:0]m_axi_hostmem_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem AWQOS" *) output [3:0]m_axi_hostmem_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem AWVALID" *) output m_axi_hostmem_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem AWREADY" *) input m_axi_hostmem_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem WDATA" *) output [63:0]m_axi_hostmem_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem WSTRB" *) output [7:0]m_axi_hostmem_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem WLAST" *) output m_axi_hostmem_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem WVALID" *) output m_axi_hostmem_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem WREADY" *) input m_axi_hostmem_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem BRESP" *) input [1:0]m_axi_hostmem_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem BVALID" *) input m_axi_hostmem_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem BREADY" *) output m_axi_hostmem_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem ARADDR" *) output [31:0]m_axi_hostmem_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem ARLEN" *) output [7:0]m_axi_hostmem_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem ARSIZE" *) output [2:0]m_axi_hostmem_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem ARBURST" *) output [1:0]m_axi_hostmem_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem ARLOCK" *) output [1:0]m_axi_hostmem_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem ARREGION" *) output [3:0]m_axi_hostmem_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem ARCACHE" *) output [3:0]m_axi_hostmem_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem ARPROT" *) output [2:0]m_axi_hostmem_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem ARQOS" *) output [3:0]m_axi_hostmem_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem ARVALID" *) output m_axi_hostmem_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem ARREADY" *) input m_axi_hostmem_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem RDATA" *) input [63:0]m_axi_hostmem_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem RRESP" *) input [1:0]m_axi_hostmem_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem RLAST" *) input m_axi_hostmem_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem RVALID" *) input m_axi_hostmem_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_hostmem, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 64, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output m_axi_hostmem_RREADY;

  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [31:0]m_axi_hostmem_ARADDR;
  wire [1:0]m_axi_hostmem_ARBURST;
  wire [3:0]m_axi_hostmem_ARCACHE;
  wire [7:0]m_axi_hostmem_ARLEN;
  wire [1:0]m_axi_hostmem_ARLOCK;
  wire [2:0]m_axi_hostmem_ARPROT;
  wire [3:0]m_axi_hostmem_ARQOS;
  wire m_axi_hostmem_ARREADY;
  wire [3:0]m_axi_hostmem_ARREGION;
  wire [2:0]m_axi_hostmem_ARSIZE;
  wire m_axi_hostmem_ARVALID;
  wire [31:0]m_axi_hostmem_AWADDR;
  wire [1:0]m_axi_hostmem_AWBURST;
  wire [3:0]m_axi_hostmem_AWCACHE;
  wire [7:0]m_axi_hostmem_AWLEN;
  wire [1:0]m_axi_hostmem_AWLOCK;
  wire [2:0]m_axi_hostmem_AWPROT;
  wire [3:0]m_axi_hostmem_AWQOS;
  wire m_axi_hostmem_AWREADY;
  wire [3:0]m_axi_hostmem_AWREGION;
  wire [2:0]m_axi_hostmem_AWSIZE;
  wire m_axi_hostmem_AWVALID;
  wire m_axi_hostmem_BREADY;
  wire [1:0]m_axi_hostmem_BRESP;
  wire m_axi_hostmem_BVALID;
  wire [63:0]m_axi_hostmem_RDATA;
  wire m_axi_hostmem_RLAST;
  wire m_axi_hostmem_RREADY;
  wire [1:0]m_axi_hostmem_RRESP;
  wire m_axi_hostmem_RVALID;
  wire [63:0]m_axi_hostmem_WDATA;
  wire m_axi_hostmem_WLAST;
  wire m_axi_hostmem_WREADY;
  wire [7:0]m_axi_hostmem_WSTRB;
  wire m_axi_hostmem_WVALID;
  wire [4:0]s_axi_CONTROL_BUS_ARADDR;
  wire s_axi_CONTROL_BUS_ARREADY;
  wire s_axi_CONTROL_BUS_ARVALID;
  wire [4:0]s_axi_CONTROL_BUS_AWADDR;
  wire s_axi_CONTROL_BUS_AWREADY;
  wire s_axi_CONTROL_BUS_AWVALID;
  wire s_axi_CONTROL_BUS_BREADY;
  wire [1:0]s_axi_CONTROL_BUS_BRESP;
  wire s_axi_CONTROL_BUS_BVALID;
  wire [31:0]s_axi_CONTROL_BUS_RDATA;
  wire s_axi_CONTROL_BUS_RREADY;
  wire [1:0]s_axi_CONTROL_BUS_RRESP;
  wire s_axi_CONTROL_BUS_RVALID;
  wire [31:0]s_axi_CONTROL_BUS_WDATA;
  wire s_axi_CONTROL_BUS_WREADY;
  wire [3:0]s_axi_CONTROL_BUS_WSTRB;
  wire s_axi_CONTROL_BUS_WVALID;
  wire [0:0]NLW_inst_m_axi_hostmem_ARID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_hostmem_ARUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_hostmem_AWID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_hostmem_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_hostmem_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_hostmem_WUSER_UNCONNECTED;

  (* C_M_AXI_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_HOSTMEM_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_HOSTMEM_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_HOSTMEM_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_HOSTMEM_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_HOSTMEM_CACHE_VALUE = "3" *) 
  (* C_M_AXI_HOSTMEM_DATA_WIDTH = "64" *) 
  (* C_M_AXI_HOSTMEM_ID_WIDTH = "1" *) 
  (* C_M_AXI_HOSTMEM_PROT_VALUE = "0" *) 
  (* C_M_AXI_HOSTMEM_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_HOSTMEM_USER_VALUE = "0" *) 
  (* C_M_AXI_HOSTMEM_WSTRB_WIDTH = "8" *) 
  (* C_M_AXI_HOSTMEM_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_ID_WIDTH = "1" *) 
  (* C_M_AXI_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_WUSER_WIDTH = "1" *) 
  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_BUS_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_CONTROL_BUS_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_BUS_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_hostmem_ARADDR(m_axi_hostmem_ARADDR),
        .m_axi_hostmem_ARBURST(m_axi_hostmem_ARBURST),
        .m_axi_hostmem_ARCACHE(m_axi_hostmem_ARCACHE),
        .m_axi_hostmem_ARID(NLW_inst_m_axi_hostmem_ARID_UNCONNECTED[0]),
        .m_axi_hostmem_ARLEN(m_axi_hostmem_ARLEN),
        .m_axi_hostmem_ARLOCK(m_axi_hostmem_ARLOCK),
        .m_axi_hostmem_ARPROT(m_axi_hostmem_ARPROT),
        .m_axi_hostmem_ARQOS(m_axi_hostmem_ARQOS),
        .m_axi_hostmem_ARREADY(m_axi_hostmem_ARREADY),
        .m_axi_hostmem_ARREGION(m_axi_hostmem_ARREGION),
        .m_axi_hostmem_ARSIZE(m_axi_hostmem_ARSIZE),
        .m_axi_hostmem_ARUSER(NLW_inst_m_axi_hostmem_ARUSER_UNCONNECTED[0]),
        .m_axi_hostmem_ARVALID(m_axi_hostmem_ARVALID),
        .m_axi_hostmem_AWADDR(m_axi_hostmem_AWADDR),
        .m_axi_hostmem_AWBURST(m_axi_hostmem_AWBURST),
        .m_axi_hostmem_AWCACHE(m_axi_hostmem_AWCACHE),
        .m_axi_hostmem_AWID(NLW_inst_m_axi_hostmem_AWID_UNCONNECTED[0]),
        .m_axi_hostmem_AWLEN(m_axi_hostmem_AWLEN),
        .m_axi_hostmem_AWLOCK(m_axi_hostmem_AWLOCK),
        .m_axi_hostmem_AWPROT(m_axi_hostmem_AWPROT),
        .m_axi_hostmem_AWQOS(m_axi_hostmem_AWQOS),
        .m_axi_hostmem_AWREADY(m_axi_hostmem_AWREADY),
        .m_axi_hostmem_AWREGION(m_axi_hostmem_AWREGION),
        .m_axi_hostmem_AWSIZE(m_axi_hostmem_AWSIZE),
        .m_axi_hostmem_AWUSER(NLW_inst_m_axi_hostmem_AWUSER_UNCONNECTED[0]),
        .m_axi_hostmem_AWVALID(m_axi_hostmem_AWVALID),
        .m_axi_hostmem_BID(1'b0),
        .m_axi_hostmem_BREADY(m_axi_hostmem_BREADY),
        .m_axi_hostmem_BRESP(m_axi_hostmem_BRESP),
        .m_axi_hostmem_BUSER(1'b0),
        .m_axi_hostmem_BVALID(m_axi_hostmem_BVALID),
        .m_axi_hostmem_RDATA(m_axi_hostmem_RDATA),
        .m_axi_hostmem_RID(1'b0),
        .m_axi_hostmem_RLAST(m_axi_hostmem_RLAST),
        .m_axi_hostmem_RREADY(m_axi_hostmem_RREADY),
        .m_axi_hostmem_RRESP(m_axi_hostmem_RRESP),
        .m_axi_hostmem_RUSER(1'b0),
        .m_axi_hostmem_RVALID(m_axi_hostmem_RVALID),
        .m_axi_hostmem_WDATA(m_axi_hostmem_WDATA),
        .m_axi_hostmem_WID(NLW_inst_m_axi_hostmem_WID_UNCONNECTED[0]),
        .m_axi_hostmem_WLAST(m_axi_hostmem_WLAST),
        .m_axi_hostmem_WREADY(m_axi_hostmem_WREADY),
        .m_axi_hostmem_WSTRB(m_axi_hostmem_WSTRB),
        .m_axi_hostmem_WUSER(NLW_inst_m_axi_hostmem_WUSER_UNCONNECTED[0]),
        .m_axi_hostmem_WVALID(m_axi_hostmem_WVALID),
        .s_axi_CONTROL_BUS_ARADDR(s_axi_CONTROL_BUS_ARADDR),
        .s_axi_CONTROL_BUS_ARREADY(s_axi_CONTROL_BUS_ARREADY),
        .s_axi_CONTROL_BUS_ARVALID(s_axi_CONTROL_BUS_ARVALID),
        .s_axi_CONTROL_BUS_AWADDR(s_axi_CONTROL_BUS_AWADDR),
        .s_axi_CONTROL_BUS_AWREADY(s_axi_CONTROL_BUS_AWREADY),
        .s_axi_CONTROL_BUS_AWVALID(s_axi_CONTROL_BUS_AWVALID),
        .s_axi_CONTROL_BUS_BREADY(s_axi_CONTROL_BUS_BREADY),
        .s_axi_CONTROL_BUS_BRESP(s_axi_CONTROL_BUS_BRESP),
        .s_axi_CONTROL_BUS_BVALID(s_axi_CONTROL_BUS_BVALID),
        .s_axi_CONTROL_BUS_RDATA(s_axi_CONTROL_BUS_RDATA),
        .s_axi_CONTROL_BUS_RREADY(s_axi_CONTROL_BUS_RREADY),
        .s_axi_CONTROL_BUS_RRESP(s_axi_CONTROL_BUS_RRESP),
        .s_axi_CONTROL_BUS_RVALID(s_axi_CONTROL_BUS_RVALID),
        .s_axi_CONTROL_BUS_WDATA(s_axi_CONTROL_BUS_WDATA),
        .s_axi_CONTROL_BUS_WREADY(s_axi_CONTROL_BUS_WREADY),
        .s_axi_CONTROL_BUS_WSTRB(s_axi_CONTROL_BUS_WSTRB),
        .s_axi_CONTROL_BUS_WVALID(s_axi_CONTROL_BUS_WVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d128_A
   (inter0_1_V_V_full_n,
    inter0_1_V_V_empty_n,
    Q,
    empty_n,
    \tmp_V_reg_117_reg[31] ,
    ap_clk,
    D,
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[31] ,
    StreamingDataWidthCo_U0_out_V_V_write,
    SR,
    dout_valid_reg_0,
    ap_rst_n,
    dout_valid_reg_1,
    full_n_reg_0,
    E);
  output inter0_1_V_V_full_n;
  output inter0_1_V_V_empty_n;
  output [0:0]Q;
  output empty_n;
  output [31:0]\tmp_V_reg_117_reg[31] ;
  input ap_clk;
  input [0:0]D;
  input [31:0]\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[31] ;
  input StreamingDataWidthCo_U0_out_V_V_write;
  input [0:0]SR;
  input dout_valid_reg_0;
  input ap_rst_n;
  input dout_valid_reg_1;
  input full_n_reg_0;
  input [0:0]E;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire StreamingDataWidthCo_U0_out_V_V_write;
  wire ap_clk;
  wire [31:0]\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[31] ;
  wire ap_rst_n;
  wire \dout_buf[0]_i_1_n_6 ;
  wire \dout_buf[10]_i_1_n_6 ;
  wire \dout_buf[11]_i_1_n_6 ;
  wire \dout_buf[12]_i_1_n_6 ;
  wire \dout_buf[13]_i_1_n_6 ;
  wire \dout_buf[14]_i_1_n_6 ;
  wire \dout_buf[15]_i_1_n_6 ;
  wire \dout_buf[16]_i_1_n_6 ;
  wire \dout_buf[17]_i_1_n_6 ;
  wire \dout_buf[18]_i_1_n_6 ;
  wire \dout_buf[19]_i_1_n_6 ;
  wire \dout_buf[1]_i_1_n_6 ;
  wire \dout_buf[20]_i_1_n_6 ;
  wire \dout_buf[21]_i_1_n_6 ;
  wire \dout_buf[22]_i_1_n_6 ;
  wire \dout_buf[23]_i_1_n_6 ;
  wire \dout_buf[24]_i_1_n_6 ;
  wire \dout_buf[25]_i_1_n_6 ;
  wire \dout_buf[26]_i_1_n_6 ;
  wire \dout_buf[27]_i_1_n_6 ;
  wire \dout_buf[28]_i_1_n_6 ;
  wire \dout_buf[29]_i_1_n_6 ;
  wire \dout_buf[2]_i_1_n_6 ;
  wire \dout_buf[30]_i_1_n_6 ;
  wire \dout_buf[31]_i_2_n_6 ;
  wire \dout_buf[3]_i_1_n_6 ;
  wire \dout_buf[4]_i_1_n_6 ;
  wire \dout_buf[5]_i_1_n_6 ;
  wire \dout_buf[6]_i_1_n_6 ;
  wire \dout_buf[7]_i_1_n_6 ;
  wire \dout_buf[8]_i_1_n_6 ;
  wire \dout_buf[9]_i_1_n_6 ;
  wire dout_valid_reg_0;
  wire dout_valid_reg_1;
  wire empty_n;
  wire empty_n_i_1__6_n_6;
  wire empty_n_i_2__3_n_6;
  wire full_n_i_1__8_n_6;
  wire full_n_i_2__8_n_6;
  wire full_n_reg_0;
  wire inter0_1_V_V_empty_n;
  wire inter0_1_V_V_full_n;
  wire mem_reg_i_41__1_n_6;
  wire push;
  wire [31:0]q_buf;
  wire [31:0]q_tmp;
  wire [6:1]raddr;
  wire [6:1]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2__1_n_6;
  wire [31:0]\tmp_V_reg_117_reg[31] ;
  wire \usedw[0]_i_1__2_n_6 ;
  wire \usedw[4]_i_2__0_n_6 ;
  wire \usedw[4]_i_3__0_n_6 ;
  wire \usedw[4]_i_4__0_n_6 ;
  wire \usedw[4]_i_5__0_n_6 ;
  wire \usedw[4]_i_6__1_n_6 ;
  wire \usedw[6]_i_1__0_n_6 ;
  wire \usedw[6]_i_3__0_n_6 ;
  wire \usedw[6]_i_4__0_n_6 ;
  wire \usedw_reg[4]_i_1__0_n_10 ;
  wire \usedw_reg[4]_i_1__0_n_11 ;
  wire \usedw_reg[4]_i_1__0_n_12 ;
  wire \usedw_reg[4]_i_1__0_n_13 ;
  wire \usedw_reg[4]_i_1__0_n_6 ;
  wire \usedw_reg[4]_i_1__0_n_7 ;
  wire \usedw_reg[4]_i_1__0_n_8 ;
  wire \usedw_reg[4]_i_1__0_n_9 ;
  wire \usedw_reg[6]_i_2__0_n_12 ;
  wire \usedw_reg[6]_i_2__0_n_13 ;
  wire \usedw_reg[6]_i_2__0_n_9 ;
  wire [6:0]usedw_reg__0__0;
  wire [6:0]waddr;
  wire \waddr[0]_i_1__2_n_6 ;
  wire \waddr[1]_i_1__2_n_6 ;
  wire \waddr[2]_i_1__2_n_6 ;
  wire \waddr[3]_i_1__2_n_6 ;
  wire \waddr[4]_i_1__3_n_6 ;
  wire \waddr[5]_i_1__2_n_6 ;
  wire \waddr[6]_i_2__2_n_6 ;
  wire \waddr[6]_i_3_n_6 ;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [3:1]\NLW_usedw_reg[6]_i_2__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_usedw_reg[6]_i_2__0_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_2 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[0]_i_1_n_6 ),
        .Q(\tmp_V_reg_117_reg[31] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[10]_i_1_n_6 ),
        .Q(\tmp_V_reg_117_reg[31] [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[11]_i_1_n_6 ),
        .Q(\tmp_V_reg_117_reg[31] [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[12]_i_1_n_6 ),
        .Q(\tmp_V_reg_117_reg[31] [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[13]_i_1_n_6 ),
        .Q(\tmp_V_reg_117_reg[31] [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[14]_i_1_n_6 ),
        .Q(\tmp_V_reg_117_reg[31] [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[15]_i_1_n_6 ),
        .Q(\tmp_V_reg_117_reg[31] [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[16]_i_1_n_6 ),
        .Q(\tmp_V_reg_117_reg[31] [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[17]_i_1_n_6 ),
        .Q(\tmp_V_reg_117_reg[31] [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[18]_i_1_n_6 ),
        .Q(\tmp_V_reg_117_reg[31] [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[19]_i_1_n_6 ),
        .Q(\tmp_V_reg_117_reg[31] [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[1]_i_1_n_6 ),
        .Q(\tmp_V_reg_117_reg[31] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[20]_i_1_n_6 ),
        .Q(\tmp_V_reg_117_reg[31] [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[21]_i_1_n_6 ),
        .Q(\tmp_V_reg_117_reg[31] [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[22]_i_1_n_6 ),
        .Q(\tmp_V_reg_117_reg[31] [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[23]_i_1_n_6 ),
        .Q(\tmp_V_reg_117_reg[31] [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[24]_i_1_n_6 ),
        .Q(\tmp_V_reg_117_reg[31] [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[25]_i_1_n_6 ),
        .Q(\tmp_V_reg_117_reg[31] [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[26]_i_1_n_6 ),
        .Q(\tmp_V_reg_117_reg[31] [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[27]_i_1_n_6 ),
        .Q(\tmp_V_reg_117_reg[31] [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[28]_i_1_n_6 ),
        .Q(\tmp_V_reg_117_reg[31] [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[29]_i_1_n_6 ),
        .Q(\tmp_V_reg_117_reg[31] [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[2]_i_1_n_6 ),
        .Q(\tmp_V_reg_117_reg[31] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[30]_i_1_n_6 ),
        .Q(\tmp_V_reg_117_reg[31] [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[31]_i_2_n_6 ),
        .Q(\tmp_V_reg_117_reg[31] [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[3]_i_1_n_6 ),
        .Q(\tmp_V_reg_117_reg[31] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[4]_i_1_n_6 ),
        .Q(\tmp_V_reg_117_reg[31] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[5]_i_1_n_6 ),
        .Q(\tmp_V_reg_117_reg[31] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[6]_i_1_n_6 ),
        .Q(\tmp_V_reg_117_reg[31] [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[7]_i_1_n_6 ),
        .Q(\tmp_V_reg_117_reg[31] [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[8]_i_1_n_6 ),
        .Q(\tmp_V_reg_117_reg[31] [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[9]_i_1_n_6 ),
        .Q(\tmp_V_reg_117_reg[31] [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_reg_0),
        .Q(inter0_1_V_V_empty_n),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FFFB00)) 
    empty_n_i_1__6
       (.I0(usedw_reg__0__0[1]),
        .I1(usedw_reg__0__0[0]),
        .I2(empty_n_i_2__3_n_6),
        .I3(full_n_reg_0),
        .I4(dout_valid_reg_1),
        .I5(empty_n),
        .O(empty_n_i_1__6_n_6));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_2__3
       (.I0(usedw_reg__0__0[3]),
        .I1(usedw_reg__0__0[2]),
        .I2(usedw_reg__0__0[5]),
        .I3(usedw_reg__0__0[6]),
        .I4(usedw_reg__0__0[4]),
        .O(empty_n_i_2__3_n_6));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__6_n_6),
        .Q(empty_n),
        .R(SR));
  LUT6 #(
    .INIT(64'hDFFFFFFF55FF55FF)) 
    full_n_i_1__8
       (.I0(ap_rst_n),
        .I1(full_n_i_2__8_n_6),
        .I2(usedw_reg__0__0[0]),
        .I3(dout_valid_reg_1),
        .I4(StreamingDataWidthCo_U0_out_V_V_write),
        .I5(inter0_1_V_V_full_n),
        .O(full_n_i_1__8_n_6));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    full_n_i_2__8
       (.I0(usedw_reg__0__0[5]),
        .I1(usedw_reg__0__0[6]),
        .I2(usedw_reg__0__0[3]),
        .I3(usedw_reg__0__0[4]),
        .I4(usedw_reg__0__0[2]),
        .I5(usedw_reg__0__0[1]),
        .O(full_n_i_2__8_n_6));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_6),
        .Q(inter0_1_V_V_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,rnext,D,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[31] [15:0]),
        .DIBDI(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[31] [31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(inter0_1_V_V_full_n),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({StreamingDataWidthCo_U0_out_V_V_write,StreamingDataWidthCo_U0_out_V_V_write,StreamingDataWidthCo_U0_out_V_V_write,StreamingDataWidthCo_U0_out_V_V_write}));
  LUT3 #(
    .INIT(8'hD2)) 
    mem_reg_i_1__2
       (.I0(raddr[5]),
        .I1(mem_reg_i_41__1_n_6),
        .I2(raddr[6]),
        .O(rnext[6]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_2__2
       (.I0(mem_reg_i_41__1_n_6),
        .I1(raddr[5]),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    mem_reg_i_3__2
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(dout_valid_reg_1),
        .I3(Q),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    mem_reg_i_41__1
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(dout_valid_reg_1),
        .I3(Q),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_i_41__1_n_6));
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    mem_reg_i_4__2
       (.I0(raddr[2]),
        .I1(Q),
        .I2(dout_valid_reg_1),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'hDF20)) 
    mem_reg_i_5__2
       (.I0(raddr[1]),
        .I1(dout_valid_reg_1),
        .I2(Q),
        .I3(raddr[2]),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'hD2)) 
    mem_reg_i_6__2
       (.I0(Q),
        .I1(dout_valid_reg_1),
        .I2(raddr[1]),
        .O(rnext[1]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[31] [0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[31] [10]),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[31] [11]),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[31] [12]),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[31] [13]),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[31] [14]),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[31] [15]),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[31] [16]),
        .Q(q_tmp[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[31] [17]),
        .Q(q_tmp[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[31] [18]),
        .Q(q_tmp[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[31] [19]),
        .Q(q_tmp[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[31] [1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[31] [20]),
        .Q(q_tmp[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[31] [21]),
        .Q(q_tmp[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[31] [22]),
        .Q(q_tmp[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[31] [23]),
        .Q(q_tmp[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[31] [24]),
        .Q(q_tmp[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[31] [25]),
        .Q(q_tmp[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[31] [26]),
        .Q(q_tmp[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[31] [27]),
        .Q(q_tmp[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[31] [28]),
        .Q(q_tmp[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[31] [29]),
        .Q(q_tmp[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[31] [2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[31] [30]),
        .Q(q_tmp[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[31] [31]),
        .Q(q_tmp[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[31] [3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[31] [4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[31] [5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[31] [6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[31] [7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[31] [8]),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[31] [9]),
        .Q(q_tmp[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(Q),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  LUT5 #(
    .INIT(32'h00000060)) 
    show_ahead_i_1__2
       (.I0(dout_valid_reg_1),
        .I1(usedw_reg__0__0[0]),
        .I2(show_ahead_i_2__1_n_6),
        .I3(usedw_reg__0__0[6]),
        .I4(usedw_reg__0__0[5]),
        .O(show_ahead0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    show_ahead_i_2__1
       (.I0(usedw_reg__0__0[3]),
        .I1(usedw_reg__0__0[4]),
        .I2(usedw_reg__0__0[1]),
        .I3(usedw_reg__0__0[2]),
        .I4(inter0_1_V_V_full_n),
        .I5(StreamingDataWidthCo_U0_out_V_V_write),
        .O(show_ahead_i_2__1_n_6));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__2 
       (.I0(usedw_reg__0__0[0]),
        .O(\usedw[0]_i_1__2_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[4]_i_2__0 
       (.I0(usedw_reg__0__0[1]),
        .O(\usedw[4]_i_2__0_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_3__0 
       (.I0(usedw_reg__0__0[3]),
        .I1(usedw_reg__0__0[4]),
        .O(\usedw[4]_i_3__0_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_4__0 
       (.I0(usedw_reg__0__0[2]),
        .I1(usedw_reg__0__0[3]),
        .O(\usedw[4]_i_4__0_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_5__0 
       (.I0(usedw_reg__0__0[1]),
        .I1(usedw_reg__0__0[2]),
        .O(\usedw[4]_i_5__0_n_6 ));
  LUT4 #(
    .INIT(16'h807F)) 
    \usedw[4]_i_6__1 
       (.I0(dout_valid_reg_1),
        .I1(inter0_1_V_V_full_n),
        .I2(StreamingDataWidthCo_U0_out_V_V_write),
        .I3(usedw_reg__0__0[1]),
        .O(\usedw[4]_i_6__1_n_6 ));
  LUT3 #(
    .INIT(8'h87)) 
    \usedw[6]_i_1__0 
       (.I0(inter0_1_V_V_full_n),
        .I1(StreamingDataWidthCo_U0_out_V_V_write),
        .I2(dout_valid_reg_1),
        .O(\usedw[6]_i_1__0_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[6]_i_3__0 
       (.I0(usedw_reg__0__0[6]),
        .I1(usedw_reg__0__0[5]),
        .O(\usedw[6]_i_3__0_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[6]_i_4__0 
       (.I0(usedw_reg__0__0[4]),
        .I1(usedw_reg__0__0[5]),
        .O(\usedw[6]_i_4__0_n_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[6]_i_1__0_n_6 ),
        .D(\usedw[0]_i_1__2_n_6 ),
        .Q(usedw_reg__0__0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[6]_i_1__0_n_6 ),
        .D(\usedw_reg[4]_i_1__0_n_13 ),
        .Q(usedw_reg__0__0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[6]_i_1__0_n_6 ),
        .D(\usedw_reg[4]_i_1__0_n_12 ),
        .Q(usedw_reg__0__0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[6]_i_1__0_n_6 ),
        .D(\usedw_reg[4]_i_1__0_n_11 ),
        .Q(usedw_reg__0__0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[6]_i_1__0_n_6 ),
        .D(\usedw_reg[4]_i_1__0_n_10 ),
        .Q(usedw_reg__0__0[4]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\usedw_reg[4]_i_1__0_n_6 ,\usedw_reg[4]_i_1__0_n_7 ,\usedw_reg[4]_i_1__0_n_8 ,\usedw_reg[4]_i_1__0_n_9 }),
        .CYINIT(usedw_reg__0__0[0]),
        .DI({usedw_reg__0__0[3:1],\usedw[4]_i_2__0_n_6 }),
        .O({\usedw_reg[4]_i_1__0_n_10 ,\usedw_reg[4]_i_1__0_n_11 ,\usedw_reg[4]_i_1__0_n_12 ,\usedw_reg[4]_i_1__0_n_13 }),
        .S({\usedw[4]_i_3__0_n_6 ,\usedw[4]_i_4__0_n_6 ,\usedw[4]_i_5__0_n_6 ,\usedw[4]_i_6__1_n_6 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[6]_i_1__0_n_6 ),
        .D(\usedw_reg[6]_i_2__0_n_13 ),
        .Q(usedw_reg__0__0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[6]_i_1__0_n_6 ),
        .D(\usedw_reg[6]_i_2__0_n_12 ),
        .Q(usedw_reg__0__0[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[6]_i_2__0 
       (.CI(\usedw_reg[4]_i_1__0_n_6 ),
        .CO({\NLW_usedw_reg[6]_i_2__0_CO_UNCONNECTED [3:1],\usedw_reg[6]_i_2__0_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,usedw_reg__0__0[4]}),
        .O({\NLW_usedw_reg[6]_i_2__0_O_UNCONNECTED [3:2],\usedw_reg[6]_i_2__0_n_12 ,\usedw_reg[6]_i_2__0_n_13 }),
        .S({1'b0,1'b0,\usedw[6]_i_3__0_n_6 ,\usedw[6]_i_4__0_n_6 }));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__2 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__2 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__2 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__2 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__3_n_6 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__2 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__2_n_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_1__2 
       (.I0(inter0_1_V_V_full_n),
        .I1(StreamingDataWidthCo_U0_out_V_V_write),
        .O(push));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_2__2 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_3_n_6 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_2__2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_3 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_3_n_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__2_n_6 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__2_n_6 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__2_n_6 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__2_n_6 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__3_n_6 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__2_n_6 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_2__2_n_6 ),
        .Q(waddr[6]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d128_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d128_A_0
   (inter0_2_V_V_full_n,
    inter0_2_V_V_empty_n,
    Q,
    mem_reg_0,
    empty_n,
    \q_tmp_reg[63] ,
    ap_clk,
    D,
    \tmp_V_reg_117_reg[31] ,
    WEBWE,
    SR,
    dout_valid_reg_0,
    S,
    ap_rst_n,
    dout_valid_reg_1,
    dout_valid_reg_2,
    E,
    dout_valid_reg_3,
    full_n_reg_0);
  output inter0_2_V_V_full_n;
  output inter0_2_V_V_empty_n;
  output [0:0]Q;
  output [0:0]mem_reg_0;
  output empty_n;
  output [31:0]\q_tmp_reg[63] ;
  input ap_clk;
  input [0:0]D;
  input [31:0]\tmp_V_reg_117_reg[31] ;
  input [0:0]WEBWE;
  input [0:0]SR;
  input dout_valid_reg_0;
  input [0:0]S;
  input ap_rst_n;
  input dout_valid_reg_1;
  input dout_valid_reg_2;
  input [0:0]E;
  input [0:0]dout_valid_reg_3;
  input [0:0]full_n_reg_0;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n;
  wire \dout_buf[0]_i_1_n_6 ;
  wire \dout_buf[10]_i_1_n_6 ;
  wire \dout_buf[11]_i_1_n_6 ;
  wire \dout_buf[12]_i_1_n_6 ;
  wire \dout_buf[13]_i_1_n_6 ;
  wire \dout_buf[14]_i_1_n_6 ;
  wire \dout_buf[15]_i_1_n_6 ;
  wire \dout_buf[16]_i_1_n_6 ;
  wire \dout_buf[17]_i_1_n_6 ;
  wire \dout_buf[18]_i_1_n_6 ;
  wire \dout_buf[19]_i_1_n_6 ;
  wire \dout_buf[1]_i_1_n_6 ;
  wire \dout_buf[20]_i_1_n_6 ;
  wire \dout_buf[21]_i_1_n_6 ;
  wire \dout_buf[22]_i_1_n_6 ;
  wire \dout_buf[23]_i_1_n_6 ;
  wire \dout_buf[24]_i_1_n_6 ;
  wire \dout_buf[25]_i_1_n_6 ;
  wire \dout_buf[26]_i_1_n_6 ;
  wire \dout_buf[27]_i_1_n_6 ;
  wire \dout_buf[28]_i_1_n_6 ;
  wire \dout_buf[29]_i_1_n_6 ;
  wire \dout_buf[2]_i_1_n_6 ;
  wire \dout_buf[30]_i_1_n_6 ;
  wire \dout_buf[31]_i_2_n_6 ;
  wire \dout_buf[3]_i_1_n_6 ;
  wire \dout_buf[4]_i_1_n_6 ;
  wire \dout_buf[5]_i_1_n_6 ;
  wire \dout_buf[6]_i_1_n_6 ;
  wire \dout_buf[7]_i_1_n_6 ;
  wire \dout_buf[8]_i_1_n_6 ;
  wire \dout_buf[9]_i_1_n_6 ;
  wire dout_valid_reg_0;
  wire dout_valid_reg_1;
  wire dout_valid_reg_2;
  wire [0:0]dout_valid_reg_3;
  wire empty_n;
  wire empty_n_i_1__7_n_6;
  wire empty_n_i_2__4_n_6;
  wire full_n_i_1__9_n_6;
  wire full_n_i_2__9_n_6;
  wire [0:0]full_n_reg_0;
  wire inter0_2_V_V_empty_n;
  wire inter0_2_V_V_full_n;
  wire [0:0]mem_reg_0;
  wire mem_reg_i_17__2_n_6;
  wire [31:0]q_buf;
  wire [31:0]q_tmp;
  wire [31:0]\q_tmp_reg[63] ;
  wire [6:1]raddr;
  wire [6:1]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2__2_n_6;
  wire [31:0]\tmp_V_reg_117_reg[31] ;
  wire \usedw[0]_i_1__3_n_6 ;
  wire \usedw[4]_i_2__1_n_6 ;
  wire \usedw[4]_i_3__1_n_6 ;
  wire \usedw[4]_i_4__1_n_6 ;
  wire \usedw[4]_i_5__1_n_6 ;
  wire \usedw[6]_i_3__1_n_6 ;
  wire \usedw[6]_i_4__1_n_6 ;
  wire \usedw_reg[4]_i_1__1_n_10 ;
  wire \usedw_reg[4]_i_1__1_n_11 ;
  wire \usedw_reg[4]_i_1__1_n_12 ;
  wire \usedw_reg[4]_i_1__1_n_13 ;
  wire \usedw_reg[4]_i_1__1_n_6 ;
  wire \usedw_reg[4]_i_1__1_n_7 ;
  wire \usedw_reg[4]_i_1__1_n_8 ;
  wire \usedw_reg[4]_i_1__1_n_9 ;
  wire \usedw_reg[6]_i_2__1_n_12 ;
  wire \usedw_reg[6]_i_2__1_n_13 ;
  wire \usedw_reg[6]_i_2__1_n_9 ;
  wire [6:0]usedw_reg__0;
  wire [6:0]waddr;
  wire \waddr[0]_i_1__3_n_6 ;
  wire \waddr[1]_i_1__3_n_6 ;
  wire \waddr[2]_i_1__3_n_6 ;
  wire \waddr[3]_i_1__3_n_6 ;
  wire \waddr[4]_i_1__4_n_6 ;
  wire \waddr[5]_i_1__3_n_6 ;
  wire \waddr[6]_i_2__3_n_6 ;
  wire \waddr[6]_i_3__0_n_6 ;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [3:1]\NLW_usedw_reg[6]_i_2__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_usedw_reg[6]_i_2__1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_2 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(dout_valid_reg_3),
        .D(\dout_buf[0]_i_1_n_6 ),
        .Q(\q_tmp_reg[63] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(dout_valid_reg_3),
        .D(\dout_buf[10]_i_1_n_6 ),
        .Q(\q_tmp_reg[63] [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(dout_valid_reg_3),
        .D(\dout_buf[11]_i_1_n_6 ),
        .Q(\q_tmp_reg[63] [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(dout_valid_reg_3),
        .D(\dout_buf[12]_i_1_n_6 ),
        .Q(\q_tmp_reg[63] [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(dout_valid_reg_3),
        .D(\dout_buf[13]_i_1_n_6 ),
        .Q(\q_tmp_reg[63] [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(dout_valid_reg_3),
        .D(\dout_buf[14]_i_1_n_6 ),
        .Q(\q_tmp_reg[63] [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(dout_valid_reg_3),
        .D(\dout_buf[15]_i_1_n_6 ),
        .Q(\q_tmp_reg[63] [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(dout_valid_reg_3),
        .D(\dout_buf[16]_i_1_n_6 ),
        .Q(\q_tmp_reg[63] [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(dout_valid_reg_3),
        .D(\dout_buf[17]_i_1_n_6 ),
        .Q(\q_tmp_reg[63] [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(dout_valid_reg_3),
        .D(\dout_buf[18]_i_1_n_6 ),
        .Q(\q_tmp_reg[63] [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(dout_valid_reg_3),
        .D(\dout_buf[19]_i_1_n_6 ),
        .Q(\q_tmp_reg[63] [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(dout_valid_reg_3),
        .D(\dout_buf[1]_i_1_n_6 ),
        .Q(\q_tmp_reg[63] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(dout_valid_reg_3),
        .D(\dout_buf[20]_i_1_n_6 ),
        .Q(\q_tmp_reg[63] [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(dout_valid_reg_3),
        .D(\dout_buf[21]_i_1_n_6 ),
        .Q(\q_tmp_reg[63] [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(dout_valid_reg_3),
        .D(\dout_buf[22]_i_1_n_6 ),
        .Q(\q_tmp_reg[63] [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(dout_valid_reg_3),
        .D(\dout_buf[23]_i_1_n_6 ),
        .Q(\q_tmp_reg[63] [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(dout_valid_reg_3),
        .D(\dout_buf[24]_i_1_n_6 ),
        .Q(\q_tmp_reg[63] [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(dout_valid_reg_3),
        .D(\dout_buf[25]_i_1_n_6 ),
        .Q(\q_tmp_reg[63] [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(dout_valid_reg_3),
        .D(\dout_buf[26]_i_1_n_6 ),
        .Q(\q_tmp_reg[63] [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(dout_valid_reg_3),
        .D(\dout_buf[27]_i_1_n_6 ),
        .Q(\q_tmp_reg[63] [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(dout_valid_reg_3),
        .D(\dout_buf[28]_i_1_n_6 ),
        .Q(\q_tmp_reg[63] [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(dout_valid_reg_3),
        .D(\dout_buf[29]_i_1_n_6 ),
        .Q(\q_tmp_reg[63] [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(dout_valid_reg_3),
        .D(\dout_buf[2]_i_1_n_6 ),
        .Q(\q_tmp_reg[63] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(dout_valid_reg_3),
        .D(\dout_buf[30]_i_1_n_6 ),
        .Q(\q_tmp_reg[63] [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(dout_valid_reg_3),
        .D(\dout_buf[31]_i_2_n_6 ),
        .Q(\q_tmp_reg[63] [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(dout_valid_reg_3),
        .D(\dout_buf[3]_i_1_n_6 ),
        .Q(\q_tmp_reg[63] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(dout_valid_reg_3),
        .D(\dout_buf[4]_i_1_n_6 ),
        .Q(\q_tmp_reg[63] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(dout_valid_reg_3),
        .D(\dout_buf[5]_i_1_n_6 ),
        .Q(\q_tmp_reg[63] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(dout_valid_reg_3),
        .D(\dout_buf[6]_i_1_n_6 ),
        .Q(\q_tmp_reg[63] [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(dout_valid_reg_3),
        .D(\dout_buf[7]_i_1_n_6 ),
        .Q(\q_tmp_reg[63] [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(dout_valid_reg_3),
        .D(\dout_buf[8]_i_1_n_6 ),
        .Q(\q_tmp_reg[63] [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(dout_valid_reg_3),
        .D(\dout_buf[9]_i_1_n_6 ),
        .Q(\q_tmp_reg[63] [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_reg_0),
        .Q(inter0_2_V_V_empty_n),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FFFB00)) 
    empty_n_i_1__7
       (.I0(Q),
        .I1(usedw_reg__0[0]),
        .I2(empty_n_i_2__4_n_6),
        .I3(dout_valid_reg_2),
        .I4(dout_valid_reg_1),
        .I5(empty_n),
        .O(empty_n_i_1__7_n_6));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_2__4
       (.I0(usedw_reg__0[3]),
        .I1(usedw_reg__0[2]),
        .I2(usedw_reg__0[5]),
        .I3(usedw_reg__0[6]),
        .I4(usedw_reg__0[4]),
        .O(empty_n_i_2__4_n_6));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__7_n_6),
        .Q(empty_n),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF55FFFFDFDFFF55)) 
    full_n_i_1__9
       (.I0(ap_rst_n),
        .I1(full_n_i_2__9_n_6),
        .I2(usedw_reg__0[0]),
        .I3(inter0_2_V_V_full_n),
        .I4(dout_valid_reg_1),
        .I5(dout_valid_reg_2),
        .O(full_n_i_1__9_n_6));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    full_n_i_2__9
       (.I0(usedw_reg__0[5]),
        .I1(usedw_reg__0[6]),
        .I2(usedw_reg__0[3]),
        .I3(usedw_reg__0[4]),
        .I4(usedw_reg__0[2]),
        .I5(Q),
        .O(full_n_i_2__9_n_6));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_6),
        .Q(inter0_2_V_V_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,rnext,D,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(\tmp_V_reg_117_reg[31] [15:0]),
        .DIBDI(\tmp_V_reg_117_reg[31] [31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(inter0_2_V_V_full_n),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    mem_reg_i_17__2
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(dout_valid_reg_1),
        .I3(mem_reg_0),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_i_17__2_n_6));
  LUT3 #(
    .INIT(8'hD2)) 
    mem_reg_i_1__3
       (.I0(raddr[5]),
        .I1(mem_reg_i_17__2_n_6),
        .I2(raddr[6]),
        .O(rnext[6]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_2__3
       (.I0(mem_reg_i_17__2_n_6),
        .I1(raddr[5]),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    mem_reg_i_3__3
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(dout_valid_reg_1),
        .I3(mem_reg_0),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    mem_reg_i_4__3
       (.I0(raddr[2]),
        .I1(mem_reg_0),
        .I2(dout_valid_reg_1),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'hDF20)) 
    mem_reg_i_5__3
       (.I0(raddr[1]),
        .I1(dout_valid_reg_1),
        .I2(mem_reg_0),
        .I3(raddr[2]),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'hD2)) 
    mem_reg_i_6__3
       (.I0(mem_reg_0),
        .I1(dout_valid_reg_1),
        .I2(raddr[1]),
        .O(rnext[1]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_V_reg_117_reg[31] [0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_V_reg_117_reg[31] [10]),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_V_reg_117_reg[31] [11]),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_V_reg_117_reg[31] [12]),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_V_reg_117_reg[31] [13]),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_V_reg_117_reg[31] [14]),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_V_reg_117_reg[31] [15]),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_V_reg_117_reg[31] [16]),
        .Q(q_tmp[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_V_reg_117_reg[31] [17]),
        .Q(q_tmp[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_V_reg_117_reg[31] [18]),
        .Q(q_tmp[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_V_reg_117_reg[31] [19]),
        .Q(q_tmp[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_V_reg_117_reg[31] [1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_V_reg_117_reg[31] [20]),
        .Q(q_tmp[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_V_reg_117_reg[31] [21]),
        .Q(q_tmp[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_V_reg_117_reg[31] [22]),
        .Q(q_tmp[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_V_reg_117_reg[31] [23]),
        .Q(q_tmp[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_V_reg_117_reg[31] [24]),
        .Q(q_tmp[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_V_reg_117_reg[31] [25]),
        .Q(q_tmp[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_V_reg_117_reg[31] [26]),
        .Q(q_tmp[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_V_reg_117_reg[31] [27]),
        .Q(q_tmp[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_V_reg_117_reg[31] [28]),
        .Q(q_tmp[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_V_reg_117_reg[31] [29]),
        .Q(q_tmp[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_V_reg_117_reg[31] [2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_V_reg_117_reg[31] [30]),
        .Q(q_tmp[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_V_reg_117_reg[31] [31]),
        .Q(q_tmp[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_V_reg_117_reg[31] [3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_V_reg_117_reg[31] [4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_V_reg_117_reg[31] [5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_V_reg_117_reg[31] [6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_V_reg_117_reg[31] [7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_V_reg_117_reg[31] [8]),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_V_reg_117_reg[31] [9]),
        .Q(q_tmp[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(mem_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  LUT5 #(
    .INIT(32'h00000060)) 
    show_ahead_i_1__3
       (.I0(dout_valid_reg_1),
        .I1(usedw_reg__0[0]),
        .I2(show_ahead_i_2__2_n_6),
        .I3(usedw_reg__0[6]),
        .I4(usedw_reg__0[5]),
        .O(show_ahead0));
  LUT5 #(
    .INIT(32'h00000001)) 
    show_ahead_i_2__2
       (.I0(usedw_reg__0[3]),
        .I1(usedw_reg__0[4]),
        .I2(Q),
        .I3(usedw_reg__0[2]),
        .I4(dout_valid_reg_2),
        .O(show_ahead_i_2__2_n_6));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__3 
       (.I0(usedw_reg__0[0]),
        .O(\usedw[0]_i_1__3_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[4]_i_2__1 
       (.I0(Q),
        .O(\usedw[4]_i_2__1_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_3__1 
       (.I0(usedw_reg__0[3]),
        .I1(usedw_reg__0[4]),
        .O(\usedw[4]_i_3__1_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_4__1 
       (.I0(usedw_reg__0[2]),
        .I1(usedw_reg__0[3]),
        .O(\usedw[4]_i_4__1_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_5__1 
       (.I0(Q),
        .I1(usedw_reg__0[2]),
        .O(\usedw[4]_i_5__1_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[6]_i_3__1 
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[5]),
        .O(\usedw[6]_i_3__1_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[6]_i_4__1 
       (.I0(usedw_reg__0[4]),
        .I1(usedw_reg__0[5]),
        .O(\usedw[6]_i_4__1_n_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(\usedw[0]_i_1__3_n_6 ),
        .Q(usedw_reg__0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(\usedw_reg[4]_i_1__1_n_13 ),
        .Q(Q),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(\usedw_reg[4]_i_1__1_n_12 ),
        .Q(usedw_reg__0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(\usedw_reg[4]_i_1__1_n_11 ),
        .Q(usedw_reg__0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(\usedw_reg[4]_i_1__1_n_10 ),
        .Q(usedw_reg__0[4]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[4]_i_1__1 
       (.CI(1'b0),
        .CO({\usedw_reg[4]_i_1__1_n_6 ,\usedw_reg[4]_i_1__1_n_7 ,\usedw_reg[4]_i_1__1_n_8 ,\usedw_reg[4]_i_1__1_n_9 }),
        .CYINIT(usedw_reg__0[0]),
        .DI({usedw_reg__0[3:2],Q,\usedw[4]_i_2__1_n_6 }),
        .O({\usedw_reg[4]_i_1__1_n_10 ,\usedw_reg[4]_i_1__1_n_11 ,\usedw_reg[4]_i_1__1_n_12 ,\usedw_reg[4]_i_1__1_n_13 }),
        .S({\usedw[4]_i_3__1_n_6 ,\usedw[4]_i_4__1_n_6 ,\usedw[4]_i_5__1_n_6 ,S}));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(\usedw_reg[6]_i_2__1_n_13 ),
        .Q(usedw_reg__0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(\usedw_reg[6]_i_2__1_n_12 ),
        .Q(usedw_reg__0[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[6]_i_2__1 
       (.CI(\usedw_reg[4]_i_1__1_n_6 ),
        .CO({\NLW_usedw_reg[6]_i_2__1_CO_UNCONNECTED [3:1],\usedw_reg[6]_i_2__1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,usedw_reg__0[4]}),
        .O({\NLW_usedw_reg[6]_i_2__1_O_UNCONNECTED [3:2],\usedw_reg[6]_i_2__1_n_12 ,\usedw_reg[6]_i_2__1_n_13 }),
        .S({1'b0,1'b0,\usedw[6]_i_3__1_n_6 ,\usedw[6]_i_4__1_n_6 }));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__3 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__3_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__3 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__3_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__3 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__3_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__3 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__3_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__4_n_6 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__3 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__3_n_6 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_2__3 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_3__0_n_6 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_2__3_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_3__0 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_3__0_n_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[0]_i_1__3_n_6 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[1]_i_1__3_n_6 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[2]_i_1__3_n_6 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[3]_i_1__3_n_6 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[4]_i_1__4_n_6 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[5]_i_1__3_n_6 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[6]_i_2__3_n_6 ),
        .Q(waddr[6]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d4_A
   (out_V_c_full_n,
    out_V_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    Mem2Stream_Batch9_U0_out_V_out_write,
    Stream2Mem_Batch_U0_out_V_offset_read,
    \ap_CS_fsm_reg[0] ,
    Stream2Mem_Batch_U0_ap_start,
    shiftReg_ce,
    in,
    SR);
  output out_V_c_full_n;
  output out_V_c_empty_n;
  output [28:0]out;
  input ap_clk;
  input ap_rst_n;
  input Mem2Stream_Batch9_U0_out_V_out_write;
  input Stream2Mem_Batch_U0_out_V_offset_read;
  input [0:0]\ap_CS_fsm_reg[0] ;
  input Stream2Mem_Batch_U0_ap_start;
  input shiftReg_ce;
  input [28:0]in;
  input [0:0]SR;

  wire Mem2Stream_Batch9_U0_out_V_out_write;
  wire [0:0]SR;
  wire Stream2Mem_Batch_U0_ap_start;
  wire Stream2Mem_Batch_U0_out_V_offset_read;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [28:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1_n_6;
  wire internal_full_n;
  wire internal_full_n_i_1_n_6;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_6 ;
  wire \mOutPtr[1]_i_1_n_6 ;
  wire \mOutPtr[2]_i_1_n_6 ;
  wire \mOutPtr[3]_i_1_n_6 ;
  wire \mOutPtr[3]_i_2_n_6 ;
  wire [3:0]mOutPtr_reg__0;
  wire [28:0]out;
  wire out_V_c_empty_n;
  wire out_V_c_full_n;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d4_A_shiftReg U_fifo_w32_d4_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA000A888A888A888)) 
    internal_empty_n_i_1
       (.I0(ap_rst_n),
        .I1(out_V_c_empty_n),
        .I2(out_V_c_full_n),
        .I3(Mem2Stream_Batch9_U0_out_V_out_write),
        .I4(Stream2Mem_Batch_U0_out_V_offset_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1_n_6));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_6),
        .Q(out_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FFF3F377FF3333)) 
    internal_full_n_i_1
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Stream2Mem_Batch_U0_out_V_offset_read),
        .I3(Mem2Stream_Batch9_U0_out_V_out_write),
        .I4(out_V_c_full_n),
        .I5(out_V_c_empty_n),
        .O(internal_full_n_i_1_n_6));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_6),
        .Q(out_V_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h59995555A666AAAA)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr_reg__0[0]),
        .I1(Stream2Mem_Batch_U0_out_V_offset_read),
        .I2(Mem2Stream_Batch9_U0_out_V_out_write),
        .I3(out_V_c_full_n),
        .I4(out_V_c_empty_n),
        .I5(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'h6AAAC000)) 
    \mOutPtr[3]_i_1 
       (.I0(out_V_c_full_n),
        .I1(out_V_c_empty_n),
        .I2(\ap_CS_fsm_reg[0] ),
        .I3(Stream2Mem_Batch_U0_ap_start),
        .I4(Mem2Stream_Batch9_U0_out_V_out_write),
        .O(\mOutPtr[3]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2_n_6 ));
  LUT5 #(
    .INIT(32'h08880000)) 
    \mOutPtr[3]_i_3 
       (.I0(Stream2Mem_Batch_U0_ap_start),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(Mem2Stream_Batch9_U0_out_V_out_write),
        .I3(out_V_c_full_n),
        .I4(out_V_c_empty_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_6 ),
        .D(\mOutPtr[0]_i_1_n_6 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_6 ),
        .D(\mOutPtr[1]_i_1_n_6 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_6 ),
        .D(\mOutPtr[2]_i_1_n_6 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_6 ),
        .D(\mOutPtr[3]_i_2_n_6 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d4_A_shiftReg
   (out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [28:0]out;
  input [3:0]Q;
  input shiftReg_ce;
  input [28:0]in;
  input ap_clk;

  wire [3:0]Q;
  wire \SRL_SIG_reg[4][3]_srl5_i_2_n_6 ;
  wire \SRL_SIG_reg[4][3]_srl5_i_3_n_6 ;
  wire \SRL_SIG_reg[4][3]_srl5_i_4_n_6 ;
  wire ap_clk;
  wire [28:0]in;
  wire [28:0]out;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(\SRL_SIG_reg[4][3]_srl5_i_2_n_6 ),
        .A1(\SRL_SIG_reg[4][3]_srl5_i_3_n_6 ),
        .A2(\SRL_SIG_reg[4][3]_srl5_i_4_n_6 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(\SRL_SIG_reg[4][3]_srl5_i_2_n_6 ),
        .A1(\SRL_SIG_reg[4][3]_srl5_i_3_n_6 ),
        .A2(\SRL_SIG_reg[4][3]_srl5_i_4_n_6 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(\SRL_SIG_reg[4][3]_srl5_i_2_n_6 ),
        .A1(\SRL_SIG_reg[4][3]_srl5_i_3_n_6 ),
        .A2(\SRL_SIG_reg[4][3]_srl5_i_4_n_6 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(\SRL_SIG_reg[4][3]_srl5_i_2_n_6 ),
        .A1(\SRL_SIG_reg[4][3]_srl5_i_3_n_6 ),
        .A2(\SRL_SIG_reg[4][3]_srl5_i_4_n_6 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(\SRL_SIG_reg[4][3]_srl5_i_2_n_6 ),
        .A1(\SRL_SIG_reg[4][3]_srl5_i_3_n_6 ),
        .A2(\SRL_SIG_reg[4][3]_srl5_i_4_n_6 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(\SRL_SIG_reg[4][3]_srl5_i_2_n_6 ),
        .A1(\SRL_SIG_reg[4][3]_srl5_i_3_n_6 ),
        .A2(\SRL_SIG_reg[4][3]_srl5_i_4_n_6 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][16]_srl5 
       (.A0(\SRL_SIG_reg[4][3]_srl5_i_2_n_6 ),
        .A1(\SRL_SIG_reg[4][3]_srl5_i_3_n_6 ),
        .A2(\SRL_SIG_reg[4][3]_srl5_i_4_n_6 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][17]_srl5 
       (.A0(\SRL_SIG_reg[4][3]_srl5_i_2_n_6 ),
        .A1(\SRL_SIG_reg[4][3]_srl5_i_3_n_6 ),
        .A2(\SRL_SIG_reg[4][3]_srl5_i_4_n_6 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][18]_srl5 
       (.A0(\SRL_SIG_reg[4][3]_srl5_i_2_n_6 ),
        .A1(\SRL_SIG_reg[4][3]_srl5_i_3_n_6 ),
        .A2(\SRL_SIG_reg[4][3]_srl5_i_4_n_6 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][19]_srl5 
       (.A0(\SRL_SIG_reg[4][3]_srl5_i_2_n_6 ),
        .A1(\SRL_SIG_reg[4][3]_srl5_i_3_n_6 ),
        .A2(\SRL_SIG_reg[4][3]_srl5_i_4_n_6 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][20]_srl5 
       (.A0(\SRL_SIG_reg[4][3]_srl5_i_2_n_6 ),
        .A1(\SRL_SIG_reg[4][3]_srl5_i_3_n_6 ),
        .A2(\SRL_SIG_reg[4][3]_srl5_i_4_n_6 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][21]_srl5 
       (.A0(\SRL_SIG_reg[4][3]_srl5_i_2_n_6 ),
        .A1(\SRL_SIG_reg[4][3]_srl5_i_3_n_6 ),
        .A2(\SRL_SIG_reg[4][3]_srl5_i_4_n_6 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][22]_srl5 
       (.A0(\SRL_SIG_reg[4][3]_srl5_i_2_n_6 ),
        .A1(\SRL_SIG_reg[4][3]_srl5_i_3_n_6 ),
        .A2(\SRL_SIG_reg[4][3]_srl5_i_4_n_6 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][23]_srl5 
       (.A0(\SRL_SIG_reg[4][3]_srl5_i_2_n_6 ),
        .A1(\SRL_SIG_reg[4][3]_srl5_i_3_n_6 ),
        .A2(\SRL_SIG_reg[4][3]_srl5_i_4_n_6 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][24]_srl5 
       (.A0(\SRL_SIG_reg[4][3]_srl5_i_2_n_6 ),
        .A1(\SRL_SIG_reg[4][3]_srl5_i_3_n_6 ),
        .A2(\SRL_SIG_reg[4][3]_srl5_i_4_n_6 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][25]_srl5 
       (.A0(\SRL_SIG_reg[4][3]_srl5_i_2_n_6 ),
        .A1(\SRL_SIG_reg[4][3]_srl5_i_3_n_6 ),
        .A2(\SRL_SIG_reg[4][3]_srl5_i_4_n_6 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][26]_srl5 
       (.A0(\SRL_SIG_reg[4][3]_srl5_i_2_n_6 ),
        .A1(\SRL_SIG_reg[4][3]_srl5_i_3_n_6 ),
        .A2(\SRL_SIG_reg[4][3]_srl5_i_4_n_6 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][27]_srl5 
       (.A0(\SRL_SIG_reg[4][3]_srl5_i_2_n_6 ),
        .A1(\SRL_SIG_reg[4][3]_srl5_i_3_n_6 ),
        .A2(\SRL_SIG_reg[4][3]_srl5_i_4_n_6 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][28]_srl5 
       (.A0(\SRL_SIG_reg[4][3]_srl5_i_2_n_6 ),
        .A1(\SRL_SIG_reg[4][3]_srl5_i_3_n_6 ),
        .A2(\SRL_SIG_reg[4][3]_srl5_i_4_n_6 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][29]_srl5 
       (.A0(\SRL_SIG_reg[4][3]_srl5_i_2_n_6 ),
        .A1(\SRL_SIG_reg[4][3]_srl5_i_3_n_6 ),
        .A2(\SRL_SIG_reg[4][3]_srl5_i_4_n_6 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][30]_srl5 
       (.A0(\SRL_SIG_reg[4][3]_srl5_i_2_n_6 ),
        .A1(\SRL_SIG_reg[4][3]_srl5_i_3_n_6 ),
        .A2(\SRL_SIG_reg[4][3]_srl5_i_4_n_6 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][31]_srl5 
       (.A0(\SRL_SIG_reg[4][3]_srl5_i_2_n_6 ),
        .A1(\SRL_SIG_reg[4][3]_srl5_i_3_n_6 ),
        .A2(\SRL_SIG_reg[4][3]_srl5_i_4_n_6 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(\SRL_SIG_reg[4][3]_srl5_i_2_n_6 ),
        .A1(\SRL_SIG_reg[4][3]_srl5_i_3_n_6 ),
        .A2(\SRL_SIG_reg[4][3]_srl5_i_4_n_6 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][3]_srl5_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(\SRL_SIG_reg[4][3]_srl5_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][3]_srl5_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(\SRL_SIG_reg[4][3]_srl5_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][3]_srl5_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\SRL_SIG_reg[4][3]_srl5_i_4_n_6 ));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(\SRL_SIG_reg[4][3]_srl5_i_2_n_6 ),
        .A1(\SRL_SIG_reg[4][3]_srl5_i_3_n_6 ),
        .A2(\SRL_SIG_reg[4][3]_srl5_i_4_n_6 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(\SRL_SIG_reg[4][3]_srl5_i_2_n_6 ),
        .A1(\SRL_SIG_reg[4][3]_srl5_i_3_n_6 ),
        .A2(\SRL_SIG_reg[4][3]_srl5_i_4_n_6 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(\SRL_SIG_reg[4][3]_srl5_i_2_n_6 ),
        .A1(\SRL_SIG_reg[4][3]_srl5_i_3_n_6 ),
        .A2(\SRL_SIG_reg[4][3]_srl5_i_4_n_6 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(\SRL_SIG_reg[4][3]_srl5_i_2_n_6 ),
        .A1(\SRL_SIG_reg[4][3]_srl5_i_3_n_6 ),
        .A2(\SRL_SIG_reg[4][3]_srl5_i_4_n_6 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(\SRL_SIG_reg[4][3]_srl5_i_2_n_6 ),
        .A1(\SRL_SIG_reg[4][3]_srl5_i_3_n_6 ),
        .A2(\SRL_SIG_reg[4][3]_srl5_i_4_n_6 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(\SRL_SIG_reg[4][3]_srl5_i_2_n_6 ),
        .A1(\SRL_SIG_reg[4][3]_srl5_i_3_n_6 ),
        .A2(\SRL_SIG_reg[4][3]_srl5_i_4_n_6 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w64_d128_A
   (inter0_V_V_full_n,
    inter0_V_V_empty_n,
    Q,
    empty_n,
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] ,
    ap_clk,
    D,
    \e_V_reg_170_reg[63] ,
    WEBWE,
    SR,
    empty_n_reg_0,
    ap_rst_n,
    dout_valid_reg_0,
    full_n_reg_0,
    E,
    dout_valid_reg_1,
    full_n_reg_1);
  output inter0_V_V_full_n;
  output inter0_V_V_empty_n;
  output [0:0]Q;
  output empty_n;
  output [63:0]\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] ;
  input ap_clk;
  input [0:0]D;
  input [63:0]\e_V_reg_170_reg[63] ;
  input [0:0]WEBWE;
  input [0:0]SR;
  input empty_n_reg_0;
  input ap_rst_n;
  input dout_valid_reg_0;
  input full_n_reg_0;
  input [0:0]E;
  input [0:0]dout_valid_reg_1;
  input [0:0]full_n_reg_1;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [63:0]\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] ;
  wire ap_rst_n;
  wire \dout_buf[0]_i_1_n_6 ;
  wire \dout_buf[10]_i_1_n_6 ;
  wire \dout_buf[11]_i_1_n_6 ;
  wire \dout_buf[12]_i_1_n_6 ;
  wire \dout_buf[13]_i_1_n_6 ;
  wire \dout_buf[14]_i_1_n_6 ;
  wire \dout_buf[15]_i_1_n_6 ;
  wire \dout_buf[16]_i_1_n_6 ;
  wire \dout_buf[17]_i_1_n_6 ;
  wire \dout_buf[18]_i_1_n_6 ;
  wire \dout_buf[19]_i_1_n_6 ;
  wire \dout_buf[1]_i_1_n_6 ;
  wire \dout_buf[20]_i_1_n_6 ;
  wire \dout_buf[21]_i_1_n_6 ;
  wire \dout_buf[22]_i_1_n_6 ;
  wire \dout_buf[23]_i_1_n_6 ;
  wire \dout_buf[24]_i_1_n_6 ;
  wire \dout_buf[25]_i_1_n_6 ;
  wire \dout_buf[26]_i_1_n_6 ;
  wire \dout_buf[27]_i_1_n_6 ;
  wire \dout_buf[28]_i_1_n_6 ;
  wire \dout_buf[29]_i_1_n_6 ;
  wire \dout_buf[2]_i_1_n_6 ;
  wire \dout_buf[30]_i_1_n_6 ;
  wire \dout_buf[31]_i_1_n_6 ;
  wire \dout_buf[32]_i_1_n_6 ;
  wire \dout_buf[33]_i_1_n_6 ;
  wire \dout_buf[34]_i_1_n_6 ;
  wire \dout_buf[35]_i_1_n_6 ;
  wire \dout_buf[36]_i_1_n_6 ;
  wire \dout_buf[37]_i_1_n_6 ;
  wire \dout_buf[38]_i_1_n_6 ;
  wire \dout_buf[39]_i_1_n_6 ;
  wire \dout_buf[3]_i_1_n_6 ;
  wire \dout_buf[40]_i_1_n_6 ;
  wire \dout_buf[41]_i_1_n_6 ;
  wire \dout_buf[42]_i_1_n_6 ;
  wire \dout_buf[43]_i_1_n_6 ;
  wire \dout_buf[44]_i_1_n_6 ;
  wire \dout_buf[45]_i_1_n_6 ;
  wire \dout_buf[46]_i_1_n_6 ;
  wire \dout_buf[47]_i_1_n_6 ;
  wire \dout_buf[48]_i_1_n_6 ;
  wire \dout_buf[49]_i_1_n_6 ;
  wire \dout_buf[4]_i_1_n_6 ;
  wire \dout_buf[50]_i_1_n_6 ;
  wire \dout_buf[51]_i_1_n_6 ;
  wire \dout_buf[52]_i_1_n_6 ;
  wire \dout_buf[53]_i_1_n_6 ;
  wire \dout_buf[54]_i_1_n_6 ;
  wire \dout_buf[55]_i_1_n_6 ;
  wire \dout_buf[56]_i_1_n_6 ;
  wire \dout_buf[57]_i_1_n_6 ;
  wire \dout_buf[58]_i_1_n_6 ;
  wire \dout_buf[59]_i_1_n_6 ;
  wire \dout_buf[5]_i_1_n_6 ;
  wire \dout_buf[60]_i_1_n_6 ;
  wire \dout_buf[61]_i_1_n_6 ;
  wire \dout_buf[62]_i_1_n_6 ;
  wire \dout_buf[63]_i_2_n_6 ;
  wire \dout_buf[6]_i_1_n_6 ;
  wire \dout_buf[7]_i_1_n_6 ;
  wire \dout_buf[8]_i_1_n_6 ;
  wire \dout_buf[9]_i_1_n_6 ;
  wire dout_valid_reg_0;
  wire [0:0]dout_valid_reg_1;
  wire [63:0]\e_V_reg_170_reg[63] ;
  wire empty_n;
  wire empty_n_i_1__5_n_6;
  wire empty_n_i_2__2_n_6;
  wire empty_n_reg_0;
  wire full_n_i_1__7_n_6;
  wire full_n_i_2__7_n_6;
  wire full_n_reg_0;
  wire [0:0]full_n_reg_1;
  wire inter0_V_V_empty_n;
  wire inter0_V_V_full_n;
  wire mem_reg_i_73__0_n_6;
  wire [63:0]q_buf;
  wire [63:0]q_tmp;
  wire [6:1]raddr;
  wire [6:1]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2__0_n_6;
  wire \usedw[0]_i_1__1_n_6 ;
  wire \usedw[4]_i_2_n_6 ;
  wire \usedw[4]_i_3_n_6 ;
  wire \usedw[4]_i_4_n_6 ;
  wire \usedw[4]_i_5_n_6 ;
  wire \usedw[4]_i_6_n_6 ;
  wire \usedw[6]_i_3_n_6 ;
  wire \usedw[6]_i_4_n_6 ;
  wire \usedw_reg[4]_i_1_n_10 ;
  wire \usedw_reg[4]_i_1_n_11 ;
  wire \usedw_reg[4]_i_1_n_12 ;
  wire \usedw_reg[4]_i_1_n_13 ;
  wire \usedw_reg[4]_i_1_n_6 ;
  wire \usedw_reg[4]_i_1_n_7 ;
  wire \usedw_reg[4]_i_1_n_8 ;
  wire \usedw_reg[4]_i_1_n_9 ;
  wire \usedw_reg[6]_i_2_n_12 ;
  wire \usedw_reg[6]_i_2_n_13 ;
  wire \usedw_reg[6]_i_2_n_9 ;
  wire [6:0]usedw_reg__0;
  wire [6:0]waddr;
  wire \waddr[0]_i_1__1_n_6 ;
  wire \waddr[1]_i_1__1_n_6 ;
  wire \waddr[2]_i_1__1_n_6 ;
  wire \waddr[3]_i_1__1_n_6 ;
  wire \waddr[4]_i_1__2_n_6 ;
  wire \waddr[5]_i_1__1_n_6 ;
  wire \waddr[6]_i_2__1_n_6 ;
  wire \waddr[6]_i_4_n_6 ;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;
  wire [3:1]\NLW_usedw_reg[6]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_usedw_reg[6]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[32]_i_1 
       (.I0(q_tmp[32]),
        .I1(q_buf[32]),
        .I2(show_ahead),
        .O(\dout_buf[32]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[33]_i_1 
       (.I0(q_tmp[33]),
        .I1(q_buf[33]),
        .I2(show_ahead),
        .O(\dout_buf[33]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_1 
       (.I0(q_tmp[34]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[35]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[35]),
        .I2(show_ahead),
        .O(\dout_buf[35]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[36]_i_1 
       (.I0(q_tmp[36]),
        .I1(q_buf[36]),
        .I2(show_ahead),
        .O(\dout_buf[36]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[37]_i_1 
       (.I0(q_tmp[37]),
        .I1(q_buf[37]),
        .I2(show_ahead),
        .O(\dout_buf[37]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[38]_i_1 
       (.I0(q_tmp[38]),
        .I1(q_buf[38]),
        .I2(show_ahead),
        .O(\dout_buf[38]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[39]_i_1 
       (.I0(q_tmp[39]),
        .I1(q_buf[39]),
        .I2(show_ahead),
        .O(\dout_buf[39]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[40]_i_1 
       (.I0(q_tmp[40]),
        .I1(q_buf[40]),
        .I2(show_ahead),
        .O(\dout_buf[40]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[41]_i_1 
       (.I0(q_tmp[41]),
        .I1(q_buf[41]),
        .I2(show_ahead),
        .O(\dout_buf[41]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[42]_i_1 
       (.I0(q_tmp[42]),
        .I1(q_buf[42]),
        .I2(show_ahead),
        .O(\dout_buf[42]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[43]_i_1 
       (.I0(q_tmp[43]),
        .I1(q_buf[43]),
        .I2(show_ahead),
        .O(\dout_buf[43]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[44]_i_1 
       (.I0(q_tmp[44]),
        .I1(q_buf[44]),
        .I2(show_ahead),
        .O(\dout_buf[44]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[45]_i_1 
       (.I0(q_tmp[45]),
        .I1(q_buf[45]),
        .I2(show_ahead),
        .O(\dout_buf[45]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[46]_i_1 
       (.I0(q_tmp[46]),
        .I1(q_buf[46]),
        .I2(show_ahead),
        .O(\dout_buf[46]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[47]_i_1 
       (.I0(q_tmp[47]),
        .I1(q_buf[47]),
        .I2(show_ahead),
        .O(\dout_buf[47]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[48]_i_1 
       (.I0(q_tmp[48]),
        .I1(q_buf[48]),
        .I2(show_ahead),
        .O(\dout_buf[48]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[49]_i_1 
       (.I0(q_tmp[49]),
        .I1(q_buf[49]),
        .I2(show_ahead),
        .O(\dout_buf[49]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[50]_i_1 
       (.I0(q_tmp[50]),
        .I1(q_buf[50]),
        .I2(show_ahead),
        .O(\dout_buf[50]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[51]_i_1 
       (.I0(q_tmp[51]),
        .I1(q_buf[51]),
        .I2(show_ahead),
        .O(\dout_buf[51]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[52]_i_1 
       (.I0(q_tmp[52]),
        .I1(q_buf[52]),
        .I2(show_ahead),
        .O(\dout_buf[52]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[53]_i_1 
       (.I0(q_tmp[53]),
        .I1(q_buf[53]),
        .I2(show_ahead),
        .O(\dout_buf[53]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[54]_i_1 
       (.I0(q_tmp[54]),
        .I1(q_buf[54]),
        .I2(show_ahead),
        .O(\dout_buf[54]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[55]_i_1 
       (.I0(q_tmp[55]),
        .I1(q_buf[55]),
        .I2(show_ahead),
        .O(\dout_buf[55]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[56]_i_1 
       (.I0(q_tmp[56]),
        .I1(q_buf[56]),
        .I2(show_ahead),
        .O(\dout_buf[56]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[57]_i_1 
       (.I0(q_tmp[57]),
        .I1(q_buf[57]),
        .I2(show_ahead),
        .O(\dout_buf[57]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[58]_i_1 
       (.I0(q_tmp[58]),
        .I1(q_buf[58]),
        .I2(show_ahead),
        .O(\dout_buf[58]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[59]_i_1 
       (.I0(q_tmp[59]),
        .I1(q_buf[59]),
        .I2(show_ahead),
        .O(\dout_buf[59]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[60]_i_1 
       (.I0(q_tmp[60]),
        .I1(q_buf[60]),
        .I2(show_ahead),
        .O(\dout_buf[60]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[61]_i_1 
       (.I0(q_tmp[61]),
        .I1(q_buf[61]),
        .I2(show_ahead),
        .O(\dout_buf[61]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[62]_i_1 
       (.I0(q_tmp[62]),
        .I1(q_buf[62]),
        .I2(show_ahead),
        .O(\dout_buf[62]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[63]_i_2 
       (.I0(q_tmp[63]),
        .I1(q_buf[63]),
        .I2(show_ahead),
        .O(\dout_buf[63]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[0]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[10]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[11]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[12]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[13]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[14]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[15]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[16]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[17]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[18]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[19]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[1]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[20]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[21]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[22]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[23]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[24]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[25]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[26]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[27]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[28]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[29]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[2]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[30]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[31]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[32] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[32]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[33] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[33]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[34]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[35] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[35]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[36] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[36]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[37] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[37]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[38] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[38]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[39] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[39]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[3]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[40] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[40]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[41] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[41]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[42] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[42]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[43] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[43]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[44] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[44]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[45] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[45]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[46] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[46]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[47] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[47]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[48] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[48]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[49] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[49]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[4]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[50] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[50]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[51] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[51]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[52] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[52]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[53] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[53]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[54] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[54]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[55] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[55]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[56] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[56]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[57] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[57]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[58] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[58]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[59] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[59]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[5]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[60] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[60]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[61] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[61]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[62] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[62]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[63] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[63]_i_2_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [63]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[6]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[7]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[8]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(dout_valid_reg_1),
        .D(\dout_buf[9]_i_1_n_6 ),
        .Q(\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_reg_0),
        .Q(inter0_V_V_empty_n),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FFFB00)) 
    empty_n_i_1__5
       (.I0(usedw_reg__0[1]),
        .I1(usedw_reg__0[0]),
        .I2(empty_n_i_2__2_n_6),
        .I3(full_n_reg_0),
        .I4(dout_valid_reg_0),
        .I5(empty_n),
        .O(empty_n_i_1__5_n_6));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_2__2
       (.I0(usedw_reg__0[3]),
        .I1(usedw_reg__0[2]),
        .I2(usedw_reg__0[5]),
        .I3(usedw_reg__0[6]),
        .I4(usedw_reg__0[4]),
        .O(empty_n_i_2__2_n_6));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__5_n_6),
        .Q(empty_n),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF55FFFFDFDFFF55)) 
    full_n_i_1__7
       (.I0(ap_rst_n),
        .I1(full_n_i_2__7_n_6),
        .I2(usedw_reg__0[0]),
        .I3(inter0_V_V_full_n),
        .I4(dout_valid_reg_0),
        .I5(full_n_reg_0),
        .O(full_n_i_1__7_n_6));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    full_n_i_2__7
       (.I0(usedw_reg__0[5]),
        .I1(usedw_reg__0[6]),
        .I2(usedw_reg__0[3]),
        .I3(usedw_reg__0[4]),
        .I4(usedw_reg__0[2]),
        .I5(usedw_reg__0[1]),
        .O(full_n_i_2__7_n_6));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_6),
        .Q(inter0_V_V_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d64" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d64" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "63" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,rnext,D,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(\e_V_reg_170_reg[63] [31:0]),
        .DIBDI(\e_V_reg_170_reg[63] [63:32]),
        .DIPADIP({1'b1,1'b1,1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(q_buf[31:0]),
        .DOBDO(q_buf[63:32]),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(inter0_V_V_full_n),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT3 #(
    .INIT(8'hD2)) 
    mem_reg_i_1__1
       (.I0(raddr[5]),
        .I1(mem_reg_i_73__0_n_6),
        .I2(raddr[6]),
        .O(rnext[6]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_2__1
       (.I0(mem_reg_i_73__0_n_6),
        .I1(raddr[5]),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    mem_reg_i_3__1
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(dout_valid_reg_0),
        .I3(Q),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    mem_reg_i_4__1
       (.I0(raddr[2]),
        .I1(Q),
        .I2(dout_valid_reg_0),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'hDF20)) 
    mem_reg_i_5__1
       (.I0(raddr[1]),
        .I1(dout_valid_reg_0),
        .I2(Q),
        .I3(raddr[2]),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'hD2)) 
    mem_reg_i_6__1
       (.I0(Q),
        .I1(dout_valid_reg_0),
        .I2(raddr[1]),
        .O(rnext[1]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    mem_reg_i_73__0
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(dout_valid_reg_0),
        .I3(Q),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_i_73__0_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [10]),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [11]),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [12]),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [13]),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [14]),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [15]),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [16]),
        .Q(q_tmp[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [17]),
        .Q(q_tmp[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [18]),
        .Q(q_tmp[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [19]),
        .Q(q_tmp[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [20]),
        .Q(q_tmp[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [21]),
        .Q(q_tmp[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [22]),
        .Q(q_tmp[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [23]),
        .Q(q_tmp[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [24]),
        .Q(q_tmp[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [25]),
        .Q(q_tmp[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [26]),
        .Q(q_tmp[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [27]),
        .Q(q_tmp[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [28]),
        .Q(q_tmp[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [29]),
        .Q(q_tmp[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [30]),
        .Q(q_tmp[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [31]),
        .Q(q_tmp[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [32]),
        .Q(q_tmp[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [33]),
        .Q(q_tmp[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [34]),
        .Q(q_tmp[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [35]),
        .Q(q_tmp[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [36]),
        .Q(q_tmp[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [37]),
        .Q(q_tmp[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [38]),
        .Q(q_tmp[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [39]),
        .Q(q_tmp[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [40]),
        .Q(q_tmp[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [41]),
        .Q(q_tmp[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [42]),
        .Q(q_tmp[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [43]),
        .Q(q_tmp[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [44]),
        .Q(q_tmp[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [45]),
        .Q(q_tmp[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [46]),
        .Q(q_tmp[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [47]),
        .Q(q_tmp[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [48]),
        .Q(q_tmp[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [49]),
        .Q(q_tmp[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [50]),
        .Q(q_tmp[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [51]),
        .Q(q_tmp[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [52]),
        .Q(q_tmp[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [53]),
        .Q(q_tmp[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [54]),
        .Q(q_tmp[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [55]),
        .Q(q_tmp[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [56]),
        .Q(q_tmp[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [57]),
        .Q(q_tmp[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [58]),
        .Q(q_tmp[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [59]),
        .Q(q_tmp[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [60]),
        .Q(q_tmp[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [61]),
        .Q(q_tmp[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [62]),
        .Q(q_tmp[62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [63]),
        .Q(q_tmp[63]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [8]),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_V_reg_170_reg[63] [9]),
        .Q(q_tmp[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(Q),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000060)) 
    show_ahead_i_1__1
       (.I0(dout_valid_reg_0),
        .I1(usedw_reg__0[0]),
        .I2(show_ahead_i_2__0_n_6),
        .I3(full_n_reg_0),
        .I4(usedw_reg__0[6]),
        .I5(usedw_reg__0[5]),
        .O(show_ahead0));
  LUT4 #(
    .INIT(16'h0001)) 
    show_ahead_i_2__0
       (.I0(usedw_reg__0[2]),
        .I1(usedw_reg__0[1]),
        .I2(usedw_reg__0[4]),
        .I3(usedw_reg__0[3]),
        .O(show_ahead_i_2__0_n_6));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__1 
       (.I0(usedw_reg__0[0]),
        .O(\usedw[0]_i_1__1_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[4]_i_2 
       (.I0(usedw_reg__0[1]),
        .O(\usedw[4]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_3 
       (.I0(usedw_reg__0[3]),
        .I1(usedw_reg__0[4]),
        .O(\usedw[4]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_4 
       (.I0(usedw_reg__0[2]),
        .I1(usedw_reg__0[3]),
        .O(\usedw[4]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_5 
       (.I0(usedw_reg__0[1]),
        .I1(usedw_reg__0[2]),
        .O(\usedw[4]_i_5_n_6 ));
  LUT3 #(
    .INIT(8'h65)) 
    \usedw[4]_i_6 
       (.I0(usedw_reg__0[1]),
        .I1(full_n_reg_0),
        .I2(dout_valid_reg_0),
        .O(\usedw[4]_i_6_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[6]_i_3 
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[5]),
        .O(\usedw[6]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[6]_i_4 
       (.I0(usedw_reg__0[4]),
        .I1(usedw_reg__0[5]),
        .O(\usedw[6]_i_4_n_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(full_n_reg_1),
        .D(\usedw[0]_i_1__1_n_6 ),
        .Q(usedw_reg__0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(full_n_reg_1),
        .D(\usedw_reg[4]_i_1_n_13 ),
        .Q(usedw_reg__0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(full_n_reg_1),
        .D(\usedw_reg[4]_i_1_n_12 ),
        .Q(usedw_reg__0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(full_n_reg_1),
        .D(\usedw_reg[4]_i_1_n_11 ),
        .Q(usedw_reg__0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(full_n_reg_1),
        .D(\usedw_reg[4]_i_1_n_10 ),
        .Q(usedw_reg__0[4]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\usedw_reg[4]_i_1_n_6 ,\usedw_reg[4]_i_1_n_7 ,\usedw_reg[4]_i_1_n_8 ,\usedw_reg[4]_i_1_n_9 }),
        .CYINIT(usedw_reg__0[0]),
        .DI({usedw_reg__0[3:1],\usedw[4]_i_2_n_6 }),
        .O({\usedw_reg[4]_i_1_n_10 ,\usedw_reg[4]_i_1_n_11 ,\usedw_reg[4]_i_1_n_12 ,\usedw_reg[4]_i_1_n_13 }),
        .S({\usedw[4]_i_3_n_6 ,\usedw[4]_i_4_n_6 ,\usedw[4]_i_5_n_6 ,\usedw[4]_i_6_n_6 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(full_n_reg_1),
        .D(\usedw_reg[6]_i_2_n_13 ),
        .Q(usedw_reg__0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(full_n_reg_1),
        .D(\usedw_reg[6]_i_2_n_12 ),
        .Q(usedw_reg__0[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[6]_i_2 
       (.CI(\usedw_reg[4]_i_1_n_6 ),
        .CO({\NLW_usedw_reg[6]_i_2_CO_UNCONNECTED [3:1],\usedw_reg[6]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,usedw_reg__0[4]}),
        .O({\NLW_usedw_reg[6]_i_2_O_UNCONNECTED [3:2],\usedw_reg[6]_i_2_n_12 ,\usedw_reg[6]_i_2_n_13 }),
        .S({1'b0,1'b0,\usedw[6]_i_3_n_6 ,\usedw[6]_i_4_n_6 }));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__2 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__2_n_6 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__1_n_6 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_2__1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_4_n_6 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_2__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_4 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_4_n_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[0]_i_1__1_n_6 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[1]_i_1__1_n_6 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[2]_i_1__1_n_6 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[3]_i_1__1_n_6 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[4]_i_1__2_n_6 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[5]_i_1__1_n_6 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[6]_i_2__1_n_6 ),
        .Q(waddr[6]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "fifo_w64_d128_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w64_d128_A_1
   (memOutStrm_V_V_full_n,
    memOutStrm_V_V_empty_n,
    Q,
    empty_n,
    \tmp_V_reg_177_reg[63] ,
    ap_clk,
    D,
    \dout_buf_reg[31]_0 ,
    StreamingDataWidthCo_1_U0_out_V_V_write,
    SR,
    dout_valid_reg_0,
    ap_rst_n,
    dout_valid_reg_1,
    E,
    \exitcond_reg_159_reg[0] ,
    dout_valid_reg_2);
  output memOutStrm_V_V_full_n;
  output memOutStrm_V_V_empty_n;
  output [0:0]Q;
  output empty_n;
  output [63:0]\tmp_V_reg_177_reg[63] ;
  input ap_clk;
  input [0:0]D;
  input [63:0]\dout_buf_reg[31]_0 ;
  input StreamingDataWidthCo_1_U0_out_V_V_write;
  input [0:0]SR;
  input dout_valid_reg_0;
  input ap_rst_n;
  input dout_valid_reg_1;
  input [0:0]E;
  input \exitcond_reg_159_reg[0] ;
  input [0:0]dout_valid_reg_2;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire StreamingDataWidthCo_1_U0_out_V_V_write;
  wire ap_clk;
  wire ap_rst_n;
  wire \dout_buf[0]_i_1_n_6 ;
  wire \dout_buf[10]_i_1_n_6 ;
  wire \dout_buf[11]_i_1_n_6 ;
  wire \dout_buf[12]_i_1_n_6 ;
  wire \dout_buf[13]_i_1_n_6 ;
  wire \dout_buf[14]_i_1_n_6 ;
  wire \dout_buf[15]_i_1_n_6 ;
  wire \dout_buf[16]_i_1_n_6 ;
  wire \dout_buf[17]_i_1_n_6 ;
  wire \dout_buf[18]_i_1_n_6 ;
  wire \dout_buf[19]_i_1_n_6 ;
  wire \dout_buf[1]_i_1_n_6 ;
  wire \dout_buf[20]_i_1_n_6 ;
  wire \dout_buf[21]_i_1_n_6 ;
  wire \dout_buf[22]_i_1_n_6 ;
  wire \dout_buf[23]_i_1_n_6 ;
  wire \dout_buf[24]_i_1_n_6 ;
  wire \dout_buf[25]_i_1_n_6 ;
  wire \dout_buf[26]_i_1_n_6 ;
  wire \dout_buf[27]_i_1_n_6 ;
  wire \dout_buf[28]_i_1_n_6 ;
  wire \dout_buf[29]_i_1_n_6 ;
  wire \dout_buf[2]_i_1_n_6 ;
  wire \dout_buf[30]_i_1_n_6 ;
  wire \dout_buf[31]_i_1_n_6 ;
  wire \dout_buf[32]_i_1_n_6 ;
  wire \dout_buf[33]_i_1_n_6 ;
  wire \dout_buf[34]_i_1_n_6 ;
  wire \dout_buf[35]_i_1_n_6 ;
  wire \dout_buf[36]_i_1_n_6 ;
  wire \dout_buf[37]_i_1_n_6 ;
  wire \dout_buf[38]_i_1_n_6 ;
  wire \dout_buf[39]_i_1_n_6 ;
  wire \dout_buf[3]_i_1_n_6 ;
  wire \dout_buf[40]_i_1_n_6 ;
  wire \dout_buf[41]_i_1_n_6 ;
  wire \dout_buf[42]_i_1_n_6 ;
  wire \dout_buf[43]_i_1_n_6 ;
  wire \dout_buf[44]_i_1_n_6 ;
  wire \dout_buf[45]_i_1_n_6 ;
  wire \dout_buf[46]_i_1_n_6 ;
  wire \dout_buf[47]_i_1_n_6 ;
  wire \dout_buf[48]_i_1_n_6 ;
  wire \dout_buf[49]_i_1_n_6 ;
  wire \dout_buf[4]_i_1_n_6 ;
  wire \dout_buf[50]_i_1_n_6 ;
  wire \dout_buf[51]_i_1_n_6 ;
  wire \dout_buf[52]_i_1_n_6 ;
  wire \dout_buf[53]_i_1_n_6 ;
  wire \dout_buf[54]_i_1_n_6 ;
  wire \dout_buf[55]_i_1_n_6 ;
  wire \dout_buf[56]_i_1_n_6 ;
  wire \dout_buf[57]_i_1_n_6 ;
  wire \dout_buf[58]_i_1_n_6 ;
  wire \dout_buf[59]_i_1_n_6 ;
  wire \dout_buf[5]_i_1_n_6 ;
  wire \dout_buf[60]_i_1_n_6 ;
  wire \dout_buf[61]_i_1_n_6 ;
  wire \dout_buf[62]_i_1_n_6 ;
  wire \dout_buf[63]_i_2_n_6 ;
  wire \dout_buf[6]_i_1_n_6 ;
  wire \dout_buf[7]_i_1_n_6 ;
  wire \dout_buf[8]_i_1_n_6 ;
  wire \dout_buf[9]_i_1_n_6 ;
  wire [63:0]\dout_buf_reg[31]_0 ;
  wire dout_valid_reg_0;
  wire dout_valid_reg_1;
  wire [0:0]dout_valid_reg_2;
  wire empty_n;
  wire empty_n_i_1__8_n_6;
  wire empty_n_i_2__5_n_6;
  wire \exitcond_reg_159_reg[0] ;
  wire full_n_i_1__10_n_6;
  wire full_n_i_2__10_n_6;
  wire memOutStrm_V_V_empty_n;
  wire memOutStrm_V_V_full_n;
  wire mem_reg_i_9__3_n_6;
  wire [63:0]q_buf;
  wire [63:0]q_tmp;
  wire [6:1]raddr;
  wire [6:1]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2__3_n_6;
  wire [63:0]\tmp_V_reg_177_reg[63] ;
  wire \usedw[0]_i_1__4_n_6 ;
  wire \usedw[4]_i_2__2_n_6 ;
  wire \usedw[4]_i_3__2_n_6 ;
  wire \usedw[4]_i_4__2_n_6 ;
  wire \usedw[4]_i_5__2_n_6 ;
  wire \usedw[4]_i_6__2_n_6 ;
  wire \usedw[6]_i_1__2_n_6 ;
  wire \usedw[6]_i_3__2_n_6 ;
  wire \usedw[6]_i_4__2_n_6 ;
  wire \usedw_reg[4]_i_1__2_n_10 ;
  wire \usedw_reg[4]_i_1__2_n_11 ;
  wire \usedw_reg[4]_i_1__2_n_12 ;
  wire \usedw_reg[4]_i_1__2_n_13 ;
  wire \usedw_reg[4]_i_1__2_n_6 ;
  wire \usedw_reg[4]_i_1__2_n_7 ;
  wire \usedw_reg[4]_i_1__2_n_8 ;
  wire \usedw_reg[4]_i_1__2_n_9 ;
  wire \usedw_reg[6]_i_2__2_n_12 ;
  wire \usedw_reg[6]_i_2__2_n_13 ;
  wire \usedw_reg[6]_i_2__2_n_9 ;
  wire [6:0]usedw_reg__0;
  wire [6:0]waddr;
  wire \waddr[0]_i_1__4_n_6 ;
  wire \waddr[1]_i_1__4_n_6 ;
  wire \waddr[2]_i_1__4_n_6 ;
  wire \waddr[3]_i_1__4_n_6 ;
  wire \waddr[4]_i_1__5_n_6 ;
  wire \waddr[5]_i_1__4_n_6 ;
  wire \waddr[6]_i_2__4_n_6 ;
  wire \waddr[6]_i_3__1_n_6 ;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;
  wire [3:1]\NLW_usedw_reg[6]_i_2__2_CO_UNCONNECTED ;
  wire [3:2]\NLW_usedw_reg[6]_i_2__2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[32]_i_1 
       (.I0(q_tmp[32]),
        .I1(q_buf[32]),
        .I2(show_ahead),
        .O(\dout_buf[32]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[33]_i_1 
       (.I0(q_tmp[33]),
        .I1(q_buf[33]),
        .I2(show_ahead),
        .O(\dout_buf[33]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_1 
       (.I0(q_tmp[34]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[35]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[35]),
        .I2(show_ahead),
        .O(\dout_buf[35]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[36]_i_1 
       (.I0(q_tmp[36]),
        .I1(q_buf[36]),
        .I2(show_ahead),
        .O(\dout_buf[36]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[37]_i_1 
       (.I0(q_tmp[37]),
        .I1(q_buf[37]),
        .I2(show_ahead),
        .O(\dout_buf[37]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[38]_i_1 
       (.I0(q_tmp[38]),
        .I1(q_buf[38]),
        .I2(show_ahead),
        .O(\dout_buf[38]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[39]_i_1 
       (.I0(q_tmp[39]),
        .I1(q_buf[39]),
        .I2(show_ahead),
        .O(\dout_buf[39]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[40]_i_1 
       (.I0(q_tmp[40]),
        .I1(q_buf[40]),
        .I2(show_ahead),
        .O(\dout_buf[40]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[41]_i_1 
       (.I0(q_tmp[41]),
        .I1(q_buf[41]),
        .I2(show_ahead),
        .O(\dout_buf[41]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[42]_i_1 
       (.I0(q_tmp[42]),
        .I1(q_buf[42]),
        .I2(show_ahead),
        .O(\dout_buf[42]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[43]_i_1 
       (.I0(q_tmp[43]),
        .I1(q_buf[43]),
        .I2(show_ahead),
        .O(\dout_buf[43]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[44]_i_1 
       (.I0(q_tmp[44]),
        .I1(q_buf[44]),
        .I2(show_ahead),
        .O(\dout_buf[44]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[45]_i_1 
       (.I0(q_tmp[45]),
        .I1(q_buf[45]),
        .I2(show_ahead),
        .O(\dout_buf[45]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[46]_i_1 
       (.I0(q_tmp[46]),
        .I1(q_buf[46]),
        .I2(show_ahead),
        .O(\dout_buf[46]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[47]_i_1 
       (.I0(q_tmp[47]),
        .I1(q_buf[47]),
        .I2(show_ahead),
        .O(\dout_buf[47]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[48]_i_1 
       (.I0(q_tmp[48]),
        .I1(q_buf[48]),
        .I2(show_ahead),
        .O(\dout_buf[48]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[49]_i_1 
       (.I0(q_tmp[49]),
        .I1(q_buf[49]),
        .I2(show_ahead),
        .O(\dout_buf[49]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[50]_i_1 
       (.I0(q_tmp[50]),
        .I1(q_buf[50]),
        .I2(show_ahead),
        .O(\dout_buf[50]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[51]_i_1 
       (.I0(q_tmp[51]),
        .I1(q_buf[51]),
        .I2(show_ahead),
        .O(\dout_buf[51]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[52]_i_1 
       (.I0(q_tmp[52]),
        .I1(q_buf[52]),
        .I2(show_ahead),
        .O(\dout_buf[52]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[53]_i_1 
       (.I0(q_tmp[53]),
        .I1(q_buf[53]),
        .I2(show_ahead),
        .O(\dout_buf[53]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[54]_i_1 
       (.I0(q_tmp[54]),
        .I1(q_buf[54]),
        .I2(show_ahead),
        .O(\dout_buf[54]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[55]_i_1 
       (.I0(q_tmp[55]),
        .I1(q_buf[55]),
        .I2(show_ahead),
        .O(\dout_buf[55]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[56]_i_1 
       (.I0(q_tmp[56]),
        .I1(q_buf[56]),
        .I2(show_ahead),
        .O(\dout_buf[56]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[57]_i_1 
       (.I0(q_tmp[57]),
        .I1(q_buf[57]),
        .I2(show_ahead),
        .O(\dout_buf[57]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[58]_i_1 
       (.I0(q_tmp[58]),
        .I1(q_buf[58]),
        .I2(show_ahead),
        .O(\dout_buf[58]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[59]_i_1 
       (.I0(q_tmp[59]),
        .I1(q_buf[59]),
        .I2(show_ahead),
        .O(\dout_buf[59]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[60]_i_1 
       (.I0(q_tmp[60]),
        .I1(q_buf[60]),
        .I2(show_ahead),
        .O(\dout_buf[60]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[61]_i_1 
       (.I0(q_tmp[61]),
        .I1(q_buf[61]),
        .I2(show_ahead),
        .O(\dout_buf[61]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[62]_i_1 
       (.I0(q_tmp[62]),
        .I1(q_buf[62]),
        .I2(show_ahead),
        .O(\dout_buf[62]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[63]_i_2 
       (.I0(q_tmp[63]),
        .I1(q_buf[63]),
        .I2(show_ahead),
        .O(\dout_buf[63]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[0]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[10]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[11]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[12]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[13]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[14]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[15]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[16]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[17]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[18]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[19]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[1]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[20]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[21]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[22]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[23]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[24]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[25]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[26]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[27]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[28]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[29]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[2]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[30]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[31]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[32] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[32]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[33] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[33]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[34]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[35] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[35]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[36] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[36]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[37] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[37]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[38] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[38]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[39] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[39]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[3]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[40] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[40]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[41] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[41]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[42] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[42]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[43] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[43]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[44] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[44]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[45] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[45]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[46] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[46]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[47] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[47]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[48] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[48]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[49] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[49]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[4]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[50] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[50]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[51] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[51]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[52] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[52]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[53] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[53]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[54] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[54]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[55] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[55]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[56] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[56]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[57] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[57]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[58] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[58]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[59] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[59]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[5]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[60] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[60]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[61] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[61]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[62] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[62]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[63] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[63]_i_2_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [63]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[6]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[7]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[8]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(dout_valid_reg_2),
        .D(\dout_buf[9]_i_1_n_6 ),
        .Q(\tmp_V_reg_177_reg[63] [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_reg_0),
        .Q(memOutStrm_V_V_empty_n),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FFFB00)) 
    empty_n_i_1__8
       (.I0(usedw_reg__0[1]),
        .I1(usedw_reg__0[0]),
        .I2(empty_n_i_2__5_n_6),
        .I3(\exitcond_reg_159_reg[0] ),
        .I4(dout_valid_reg_1),
        .I5(empty_n),
        .O(empty_n_i_1__8_n_6));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_2__5
       (.I0(usedw_reg__0[3]),
        .I1(usedw_reg__0[2]),
        .I2(usedw_reg__0[5]),
        .I3(usedw_reg__0[6]),
        .I4(usedw_reg__0[4]),
        .O(empty_n_i_2__5_n_6));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__8_n_6),
        .Q(empty_n),
        .R(SR));
  LUT6 #(
    .INIT(64'hDFFFFFFF55FF55FF)) 
    full_n_i_1__10
       (.I0(ap_rst_n),
        .I1(full_n_i_2__10_n_6),
        .I2(usedw_reg__0[0]),
        .I3(dout_valid_reg_1),
        .I4(StreamingDataWidthCo_1_U0_out_V_V_write),
        .I5(memOutStrm_V_V_full_n),
        .O(full_n_i_1__10_n_6));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    full_n_i_2__10
       (.I0(usedw_reg__0[5]),
        .I1(usedw_reg__0[6]),
        .I2(usedw_reg__0[3]),
        .I3(usedw_reg__0[4]),
        .I4(usedw_reg__0[2]),
        .I5(usedw_reg__0[1]),
        .O(full_n_i_2__10_n_6));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_6),
        .Q(memOutStrm_V_V_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d64" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d64" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "63" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,rnext,D,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(\dout_buf_reg[31]_0 [31:0]),
        .DIBDI(\dout_buf_reg[31]_0 [63:32]),
        .DIPADIP({1'b1,1'b1,1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(q_buf[31:0]),
        .DOBDO(q_buf[63:32]),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(memOutStrm_V_V_full_n),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({StreamingDataWidthCo_1_U0_out_V_V_write,StreamingDataWidthCo_1_U0_out_V_V_write,StreamingDataWidthCo_1_U0_out_V_V_write,StreamingDataWidthCo_1_U0_out_V_V_write,StreamingDataWidthCo_1_U0_out_V_V_write,StreamingDataWidthCo_1_U0_out_V_V_write,StreamingDataWidthCo_1_U0_out_V_V_write,StreamingDataWidthCo_1_U0_out_V_V_write}));
  LUT3 #(
    .INIT(8'hD2)) 
    mem_reg_i_1__4
       (.I0(raddr[5]),
        .I1(mem_reg_i_9__3_n_6),
        .I2(raddr[6]),
        .O(rnext[6]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_2__4
       (.I0(mem_reg_i_9__3_n_6),
        .I1(raddr[5]),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    mem_reg_i_3__4
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(dout_valid_reg_1),
        .I3(Q),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    mem_reg_i_4__4
       (.I0(raddr[2]),
        .I1(Q),
        .I2(dout_valid_reg_1),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'hDF20)) 
    mem_reg_i_5__4
       (.I0(raddr[1]),
        .I1(dout_valid_reg_1),
        .I2(Q),
        .I3(raddr[2]),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'hD2)) 
    mem_reg_i_6__4
       (.I0(Q),
        .I1(dout_valid_reg_1),
        .I2(raddr[1]),
        .O(rnext[1]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    mem_reg_i_9__3
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(dout_valid_reg_1),
        .I3(Q),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_i_9__3_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [10]),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [11]),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [12]),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [13]),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [14]),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [15]),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [16]),
        .Q(q_tmp[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [17]),
        .Q(q_tmp[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [18]),
        .Q(q_tmp[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [19]),
        .Q(q_tmp[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [20]),
        .Q(q_tmp[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [21]),
        .Q(q_tmp[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [22]),
        .Q(q_tmp[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [23]),
        .Q(q_tmp[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [24]),
        .Q(q_tmp[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [25]),
        .Q(q_tmp[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [26]),
        .Q(q_tmp[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [27]),
        .Q(q_tmp[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [28]),
        .Q(q_tmp[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [29]),
        .Q(q_tmp[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [30]),
        .Q(q_tmp[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [31]),
        .Q(q_tmp[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [32]),
        .Q(q_tmp[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [33]),
        .Q(q_tmp[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [34]),
        .Q(q_tmp[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [35]),
        .Q(q_tmp[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [36]),
        .Q(q_tmp[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [37]),
        .Q(q_tmp[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [38]),
        .Q(q_tmp[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [39]),
        .Q(q_tmp[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [40]),
        .Q(q_tmp[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [41]),
        .Q(q_tmp[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [42]),
        .Q(q_tmp[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [43]),
        .Q(q_tmp[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [44]),
        .Q(q_tmp[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [45]),
        .Q(q_tmp[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [46]),
        .Q(q_tmp[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [47]),
        .Q(q_tmp[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [48]),
        .Q(q_tmp[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [49]),
        .Q(q_tmp[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [50]),
        .Q(q_tmp[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [51]),
        .Q(q_tmp[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [52]),
        .Q(q_tmp[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [53]),
        .Q(q_tmp[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [54]),
        .Q(q_tmp[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [55]),
        .Q(q_tmp[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [56]),
        .Q(q_tmp[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [57]),
        .Q(q_tmp[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [58]),
        .Q(q_tmp[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [59]),
        .Q(q_tmp[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [60]),
        .Q(q_tmp[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [61]),
        .Q(q_tmp[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [62]),
        .Q(q_tmp[62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [63]),
        .Q(q_tmp[63]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [8]),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf_reg[31]_0 [9]),
        .Q(q_tmp[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(Q),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  LUT5 #(
    .INIT(32'h00000060)) 
    show_ahead_i_1__4
       (.I0(dout_valid_reg_1),
        .I1(usedw_reg__0[0]),
        .I2(show_ahead_i_2__3_n_6),
        .I3(usedw_reg__0[6]),
        .I4(usedw_reg__0[5]),
        .O(show_ahead0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    show_ahead_i_2__3
       (.I0(usedw_reg__0[3]),
        .I1(usedw_reg__0[4]),
        .I2(usedw_reg__0[1]),
        .I3(usedw_reg__0[2]),
        .I4(memOutStrm_V_V_full_n),
        .I5(StreamingDataWidthCo_1_U0_out_V_V_write),
        .O(show_ahead_i_2__3_n_6));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__4 
       (.I0(usedw_reg__0[0]),
        .O(\usedw[0]_i_1__4_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[4]_i_2__2 
       (.I0(usedw_reg__0[1]),
        .O(\usedw[4]_i_2__2_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_3__2 
       (.I0(usedw_reg__0[3]),
        .I1(usedw_reg__0[4]),
        .O(\usedw[4]_i_3__2_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_4__2 
       (.I0(usedw_reg__0[2]),
        .I1(usedw_reg__0[3]),
        .O(\usedw[4]_i_4__2_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_5__2 
       (.I0(usedw_reg__0[1]),
        .I1(usedw_reg__0[2]),
        .O(\usedw[4]_i_5__2_n_6 ));
  LUT4 #(
    .INIT(16'h807F)) 
    \usedw[4]_i_6__2 
       (.I0(dout_valid_reg_1),
        .I1(memOutStrm_V_V_full_n),
        .I2(StreamingDataWidthCo_1_U0_out_V_V_write),
        .I3(usedw_reg__0[1]),
        .O(\usedw[4]_i_6__2_n_6 ));
  LUT3 #(
    .INIT(8'h87)) 
    \usedw[6]_i_1__2 
       (.I0(memOutStrm_V_V_full_n),
        .I1(StreamingDataWidthCo_1_U0_out_V_V_write),
        .I2(dout_valid_reg_1),
        .O(\usedw[6]_i_1__2_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[6]_i_3__2 
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[5]),
        .O(\usedw[6]_i_3__2_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[6]_i_4__2 
       (.I0(usedw_reg__0[4]),
        .I1(usedw_reg__0[5]),
        .O(\usedw[6]_i_4__2_n_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[6]_i_1__2_n_6 ),
        .D(\usedw[0]_i_1__4_n_6 ),
        .Q(usedw_reg__0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[6]_i_1__2_n_6 ),
        .D(\usedw_reg[4]_i_1__2_n_13 ),
        .Q(usedw_reg__0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[6]_i_1__2_n_6 ),
        .D(\usedw_reg[4]_i_1__2_n_12 ),
        .Q(usedw_reg__0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[6]_i_1__2_n_6 ),
        .D(\usedw_reg[4]_i_1__2_n_11 ),
        .Q(usedw_reg__0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[6]_i_1__2_n_6 ),
        .D(\usedw_reg[4]_i_1__2_n_10 ),
        .Q(usedw_reg__0[4]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[4]_i_1__2 
       (.CI(1'b0),
        .CO({\usedw_reg[4]_i_1__2_n_6 ,\usedw_reg[4]_i_1__2_n_7 ,\usedw_reg[4]_i_1__2_n_8 ,\usedw_reg[4]_i_1__2_n_9 }),
        .CYINIT(usedw_reg__0[0]),
        .DI({usedw_reg__0[3:1],\usedw[4]_i_2__2_n_6 }),
        .O({\usedw_reg[4]_i_1__2_n_10 ,\usedw_reg[4]_i_1__2_n_11 ,\usedw_reg[4]_i_1__2_n_12 ,\usedw_reg[4]_i_1__2_n_13 }),
        .S({\usedw[4]_i_3__2_n_6 ,\usedw[4]_i_4__2_n_6 ,\usedw[4]_i_5__2_n_6 ,\usedw[4]_i_6__2_n_6 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[6]_i_1__2_n_6 ),
        .D(\usedw_reg[6]_i_2__2_n_13 ),
        .Q(usedw_reg__0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[6]_i_1__2_n_6 ),
        .D(\usedw_reg[6]_i_2__2_n_12 ),
        .Q(usedw_reg__0[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[6]_i_2__2 
       (.CI(\usedw_reg[4]_i_1__2_n_6 ),
        .CO({\NLW_usedw_reg[6]_i_2__2_CO_UNCONNECTED [3:1],\usedw_reg[6]_i_2__2_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,usedw_reg__0[4]}),
        .O({\NLW_usedw_reg[6]_i_2__2_O_UNCONNECTED [3:2],\usedw_reg[6]_i_2__2_n_12 ,\usedw_reg[6]_i_2__2_n_13 }),
        .S({1'b0,1'b0,\usedw[6]_i_3__2_n_6 ,\usedw[6]_i_4__2_n_6 }));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__4 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__4_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__4 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__4_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__4 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__4_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__4 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__4_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__5 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__5_n_6 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__4 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__4_n_6 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_2__4 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_3__1_n_6 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_2__4_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_3__1 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_3__1_n_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[0]_i_1__4_n_6 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[1]_i_1__4_n_6 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[2]_i_1__4_n_6 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[3]_i_1__4_n_6 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[4]_i_1__5_n_6 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[5]_i_1__4_n_6 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[6]_i_2__4_n_6 ),
        .Q(waddr[6]),
        .R(SR));
endmodule

(* C_M_AXI_ADDR_WIDTH = "32" *) (* C_M_AXI_ARUSER_WIDTH = "1" *) (* C_M_AXI_AWUSER_WIDTH = "1" *) 
(* C_M_AXI_BUSER_WIDTH = "1" *) (* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_HOSTMEM_ADDR_WIDTH = "32" *) 
(* C_M_AXI_HOSTMEM_ARUSER_WIDTH = "1" *) (* C_M_AXI_HOSTMEM_AWUSER_WIDTH = "1" *) (* C_M_AXI_HOSTMEM_BUSER_WIDTH = "1" *) 
(* C_M_AXI_HOSTMEM_CACHE_VALUE = "3" *) (* C_M_AXI_HOSTMEM_DATA_WIDTH = "64" *) (* C_M_AXI_HOSTMEM_ID_WIDTH = "1" *) 
(* C_M_AXI_HOSTMEM_PROT_VALUE = "0" *) (* C_M_AXI_HOSTMEM_RUSER_WIDTH = "1" *) (* C_M_AXI_HOSTMEM_USER_VALUE = "0" *) 
(* C_M_AXI_HOSTMEM_WSTRB_WIDTH = "8" *) (* C_M_AXI_HOSTMEM_WUSER_WIDTH = "1" *) (* C_M_AXI_ID_WIDTH = "1" *) 
(* C_M_AXI_RUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_M_AXI_WUSER_WIDTH = "1" *) 
(* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_CONTROL_BUS_ADDR_WIDTH = "5" *) (* C_S_AXI_CONTROL_BUS_DATA_WIDTH = "32" *) 
(* C_S_AXI_CONTROL_BUS_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter
   (s_axi_CONTROL_BUS_AWVALID,
    s_axi_CONTROL_BUS_AWREADY,
    s_axi_CONTROL_BUS_AWADDR,
    s_axi_CONTROL_BUS_WVALID,
    s_axi_CONTROL_BUS_WREADY,
    s_axi_CONTROL_BUS_WDATA,
    s_axi_CONTROL_BUS_WSTRB,
    s_axi_CONTROL_BUS_ARVALID,
    s_axi_CONTROL_BUS_ARREADY,
    s_axi_CONTROL_BUS_ARADDR,
    s_axi_CONTROL_BUS_RVALID,
    s_axi_CONTROL_BUS_RREADY,
    s_axi_CONTROL_BUS_RDATA,
    s_axi_CONTROL_BUS_RRESP,
    s_axi_CONTROL_BUS_BVALID,
    s_axi_CONTROL_BUS_BREADY,
    s_axi_CONTROL_BUS_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_hostmem_AWVALID,
    m_axi_hostmem_AWREADY,
    m_axi_hostmem_AWADDR,
    m_axi_hostmem_AWID,
    m_axi_hostmem_AWLEN,
    m_axi_hostmem_AWSIZE,
    m_axi_hostmem_AWBURST,
    m_axi_hostmem_AWLOCK,
    m_axi_hostmem_AWCACHE,
    m_axi_hostmem_AWPROT,
    m_axi_hostmem_AWQOS,
    m_axi_hostmem_AWREGION,
    m_axi_hostmem_AWUSER,
    m_axi_hostmem_WVALID,
    m_axi_hostmem_WREADY,
    m_axi_hostmem_WDATA,
    m_axi_hostmem_WSTRB,
    m_axi_hostmem_WLAST,
    m_axi_hostmem_WID,
    m_axi_hostmem_WUSER,
    m_axi_hostmem_ARVALID,
    m_axi_hostmem_ARREADY,
    m_axi_hostmem_ARADDR,
    m_axi_hostmem_ARID,
    m_axi_hostmem_ARLEN,
    m_axi_hostmem_ARSIZE,
    m_axi_hostmem_ARBURST,
    m_axi_hostmem_ARLOCK,
    m_axi_hostmem_ARCACHE,
    m_axi_hostmem_ARPROT,
    m_axi_hostmem_ARQOS,
    m_axi_hostmem_ARREGION,
    m_axi_hostmem_ARUSER,
    m_axi_hostmem_RVALID,
    m_axi_hostmem_RREADY,
    m_axi_hostmem_RDATA,
    m_axi_hostmem_RLAST,
    m_axi_hostmem_RID,
    m_axi_hostmem_RUSER,
    m_axi_hostmem_RRESP,
    m_axi_hostmem_BVALID,
    m_axi_hostmem_BREADY,
    m_axi_hostmem_BRESP,
    m_axi_hostmem_BID,
    m_axi_hostmem_BUSER);
  input s_axi_CONTROL_BUS_AWVALID;
  output s_axi_CONTROL_BUS_AWREADY;
  input [4:0]s_axi_CONTROL_BUS_AWADDR;
  input s_axi_CONTROL_BUS_WVALID;
  output s_axi_CONTROL_BUS_WREADY;
  input [31:0]s_axi_CONTROL_BUS_WDATA;
  input [3:0]s_axi_CONTROL_BUS_WSTRB;
  input s_axi_CONTROL_BUS_ARVALID;
  output s_axi_CONTROL_BUS_ARREADY;
  input [4:0]s_axi_CONTROL_BUS_ARADDR;
  output s_axi_CONTROL_BUS_RVALID;
  input s_axi_CONTROL_BUS_RREADY;
  output [31:0]s_axi_CONTROL_BUS_RDATA;
  output [1:0]s_axi_CONTROL_BUS_RRESP;
  output s_axi_CONTROL_BUS_BVALID;
  input s_axi_CONTROL_BUS_BREADY;
  output [1:0]s_axi_CONTROL_BUS_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  output m_axi_hostmem_AWVALID;
  input m_axi_hostmem_AWREADY;
  output [31:0]m_axi_hostmem_AWADDR;
  output [0:0]m_axi_hostmem_AWID;
  output [7:0]m_axi_hostmem_AWLEN;
  output [2:0]m_axi_hostmem_AWSIZE;
  output [1:0]m_axi_hostmem_AWBURST;
  output [1:0]m_axi_hostmem_AWLOCK;
  output [3:0]m_axi_hostmem_AWCACHE;
  output [2:0]m_axi_hostmem_AWPROT;
  output [3:0]m_axi_hostmem_AWQOS;
  output [3:0]m_axi_hostmem_AWREGION;
  output [0:0]m_axi_hostmem_AWUSER;
  output m_axi_hostmem_WVALID;
  input m_axi_hostmem_WREADY;
  output [63:0]m_axi_hostmem_WDATA;
  output [7:0]m_axi_hostmem_WSTRB;
  output m_axi_hostmem_WLAST;
  output [0:0]m_axi_hostmem_WID;
  output [0:0]m_axi_hostmem_WUSER;
  output m_axi_hostmem_ARVALID;
  input m_axi_hostmem_ARREADY;
  output [31:0]m_axi_hostmem_ARADDR;
  output [0:0]m_axi_hostmem_ARID;
  output [7:0]m_axi_hostmem_ARLEN;
  output [2:0]m_axi_hostmem_ARSIZE;
  output [1:0]m_axi_hostmem_ARBURST;
  output [1:0]m_axi_hostmem_ARLOCK;
  output [3:0]m_axi_hostmem_ARCACHE;
  output [2:0]m_axi_hostmem_ARPROT;
  output [3:0]m_axi_hostmem_ARQOS;
  output [3:0]m_axi_hostmem_ARREGION;
  output [0:0]m_axi_hostmem_ARUSER;
  input m_axi_hostmem_RVALID;
  output m_axi_hostmem_RREADY;
  input [63:0]m_axi_hostmem_RDATA;
  input m_axi_hostmem_RLAST;
  input [0:0]m_axi_hostmem_RID;
  input [0:0]m_axi_hostmem_RUSER;
  input [1:0]m_axi_hostmem_RRESP;
  input m_axi_hostmem_BVALID;
  output m_axi_hostmem_BREADY;
  input [1:0]m_axi_hostmem_BRESP;
  input [0:0]m_axi_hostmem_BID;
  input [0:0]m_axi_hostmem_BUSER;

  wire \<const0> ;
  wire \<const1> ;
  wire Mem2Stream_Batch9_U0_ap_ready;
  wire Mem2Stream_Batch9_U0_ap_start;
  wire [28:0]Mem2Stream_Batch9_U0_m_axi_in_V_ARADDR;
  wire [10:10]Mem2Stream_Batch9_U0_m_axi_in_V_ARLEN;
  wire Mem2Stream_Batch9_U0_m_axi_in_V_ARVALID;
  wire Mem2Stream_Batch9_U0_m_axi_in_V_RREADY;
  wire Mem2Stream_Batch9_U0_n_10;
  wire Mem2Stream_Batch9_U0_n_11;
  wire Mem2Stream_Batch9_U0_n_12;
  wire Mem2Stream_Batch9_U0_n_13;
  wire Mem2Stream_Batch9_U0_n_14;
  wire Mem2Stream_Batch9_U0_n_143;
  wire Mem2Stream_Batch9_U0_n_144;
  wire Mem2Stream_Batch9_U0_n_15;
  wire Mem2Stream_Batch9_U0_n_16;
  wire Mem2Stream_Batch9_U0_n_17;
  wire Mem2Stream_Batch9_U0_n_18;
  wire Mem2Stream_Batch9_U0_n_19;
  wire Mem2Stream_Batch9_U0_n_20;
  wire Mem2Stream_Batch9_U0_n_21;
  wire Mem2Stream_Batch9_U0_n_22;
  wire Mem2Stream_Batch9_U0_n_23;
  wire Mem2Stream_Batch9_U0_n_24;
  wire Mem2Stream_Batch9_U0_n_25;
  wire Mem2Stream_Batch9_U0_n_26;
  wire Mem2Stream_Batch9_U0_n_27;
  wire Mem2Stream_Batch9_U0_n_28;
  wire Mem2Stream_Batch9_U0_n_29;
  wire Mem2Stream_Batch9_U0_n_30;
  wire Mem2Stream_Batch9_U0_n_31;
  wire Mem2Stream_Batch9_U0_n_32;
  wire Mem2Stream_Batch9_U0_n_33;
  wire Mem2Stream_Batch9_U0_n_34;
  wire Mem2Stream_Batch9_U0_n_35;
  wire Mem2Stream_Batch9_U0_n_36;
  wire Mem2Stream_Batch9_U0_n_37;
  wire Mem2Stream_Batch9_U0_n_39;
  wire Mem2Stream_Batch9_U0_n_42;
  wire Mem2Stream_Batch9_U0_n_43;
  wire Mem2Stream_Batch9_U0_n_9;
  wire [63:0]Mem2Stream_Batch9_U0_out_V_V_din;
  wire Mem2Stream_Batch9_U0_out_V_V_write;
  wire Mem2Stream_Batch9_U0_out_V_out_write;
  wire Mem2Stream_Batch9_U0_start_write;
  wire Stream2Mem_Batch_U0_ap_start;
  wire [28:0]Stream2Mem_Batch_U0_m_axi_out_V_AWADDR;
  wire [10:6]Stream2Mem_Batch_U0_m_axi_out_V_AWLEN;
  wire Stream2Mem_Batch_U0_m_axi_out_V_AWVALID;
  wire [63:0]Stream2Mem_Batch_U0_m_axi_out_V_WDATA;
  wire Stream2Mem_Batch_U0_m_axi_out_V_WVALID;
  wire Stream2Mem_Batch_U0_n_14;
  wire Stream2Mem_Batch_U0_n_16;
  wire Stream2Mem_Batch_U0_n_172;
  wire Stream2Mem_Batch_U0_n_174;
  wire Stream2Mem_Batch_U0_n_18;
  wire Stream2Mem_Batch_U0_n_48;
  wire Stream2Mem_Batch_U0_n_49;
  wire Stream2Mem_Batch_U0_n_50;
  wire Stream2Mem_Batch_U0_n_51;
  wire Stream2Mem_Batch_U0_n_52;
  wire Stream2Mem_Batch_U0_n_53;
  wire Stream2Mem_Batch_U0_n_54;
  wire Stream2Mem_Batch_U0_n_55;
  wire Stream2Mem_Batch_U0_n_56;
  wire Stream2Mem_Batch_U0_n_57;
  wire Stream2Mem_Batch_U0_n_58;
  wire Stream2Mem_Batch_U0_n_59;
  wire Stream2Mem_Batch_U0_n_6;
  wire Stream2Mem_Batch_U0_n_60;
  wire Stream2Mem_Batch_U0_n_61;
  wire Stream2Mem_Batch_U0_n_62;
  wire Stream2Mem_Batch_U0_n_63;
  wire Stream2Mem_Batch_U0_n_64;
  wire Stream2Mem_Batch_U0_n_65;
  wire Stream2Mem_Batch_U0_n_66;
  wire Stream2Mem_Batch_U0_n_67;
  wire Stream2Mem_Batch_U0_n_68;
  wire Stream2Mem_Batch_U0_n_69;
  wire Stream2Mem_Batch_U0_n_7;
  wire Stream2Mem_Batch_U0_n_70;
  wire Stream2Mem_Batch_U0_n_71;
  wire Stream2Mem_Batch_U0_n_72;
  wire Stream2Mem_Batch_U0_n_73;
  wire Stream2Mem_Batch_U0_n_74;
  wire Stream2Mem_Batch_U0_n_75;
  wire Stream2Mem_Batch_U0_n_76;
  wire Stream2Mem_Batch_U0_out_V_offset_read;
  wire StreamingDataWidthCo_1_U0_ap_ready;
  wire StreamingDataWidthCo_1_U0_ap_start;
  wire StreamingDataWidthCo_1_U0_n_10;
  wire StreamingDataWidthCo_1_U0_n_12;
  wire StreamingDataWidthCo_1_U0_n_14;
  wire StreamingDataWidthCo_1_U0_n_7;
  wire [31:0]StreamingDataWidthCo_1_U0_out_V_V_din;
  wire StreamingDataWidthCo_1_U0_out_V_V_write;
  wire StreamingDataWidthCo_U0_ap_ready;
  wire StreamingDataWidthCo_U0_ap_start;
  wire StreamingDataWidthCo_U0_n_10;
  wire StreamingDataWidthCo_U0_n_12;
  wire StreamingDataWidthCo_U0_n_7;
  wire StreamingDataWidthCo_U0_n_9;
  wire [31:0]StreamingDataWidthCo_U0_out_V_V_din;
  wire StreamingDataWidthCo_U0_out_V_V_write;
  wire StreamingDataWidthCo_U0_start_write;
  wire ap_NS_fsm18_out;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [28:0]\bus_read/data_p2 ;
  wire \bus_read/rs_rreq/load_p1_from_p2 ;
  wire \bus_read/rs_rreq/load_p2 ;
  wire \bus_write/buff_wdata/push ;
  wire \bus_write/fifo_resp_to_user/pop0 ;
  wire \bus_write/rs_wreq/load_p2 ;
  wire empty_n;
  wire empty_n_10;
  wire empty_n_12;
  wire empty_n_14;
  wire \grp_Mem2Stream_1_fu_108/ap_CS_fsm_state2 ;
  wire [2:2]\grp_Mem2Stream_1_fu_108/ap_NS_fsm ;
  wire \grp_Mem2Stream_fu_98/ap_CS_fsm_state2 ;
  wire \grp_Stream2Mem_fu_78/ap_CS_fsm_state2 ;
  wire hostmem_ARREADY;
  wire hostmem_AWREADY;
  wire hostmem_BVALID;
  wire [63:0]hostmem_RDATA;
  wire hostmem_RVALID;
  wire hostmem_WREADY;
  wire image_filter_hostmem_m_axi_U_n_11;
  wire image_filter_hostmem_m_axi_U_n_111;
  wire image_filter_hostmem_m_axi_U_n_113;
  wire image_process_32u_U0_ap_idle;
  wire image_process_32u_U0_ap_ready;
  wire image_process_32u_U0_ap_start;
  wire image_process_32u_U0_n_11;
  wire image_process_32u_U0_n_13;
  wire image_process_32u_U0_n_15;
  wire image_process_32u_U0_n_16;
  wire image_process_32u_U0_n_17;
  wire [31:0]image_process_32u_U0_out_V_V_din;
  wire image_process_32u_U0_out_V_V_write;
  wire image_process_32u_U0_start_write;
  wire [31:3]in_V;
  wire int_ap_done;
  wire int_ap_done0;
  wire [31:0]inter0_1_V_V_dout;
  wire inter0_1_V_V_empty_n;
  wire inter0_1_V_V_full_n;
  wire [31:0]inter0_2_V_V_dout;
  wire inter0_2_V_V_empty_n;
  wire inter0_2_V_V_full_n;
  wire [63:0]inter0_V_V_dout;
  wire inter0_V_V_empty_n;
  wire inter0_V_V_full_n;
  wire interrupt;
  wire [31:3]\^m_axi_hostmem_ARADDR ;
  wire [3:0]\^m_axi_hostmem_ARLEN ;
  wire m_axi_hostmem_ARREADY;
  wire m_axi_hostmem_ARVALID;
  wire [31:3]\^m_axi_hostmem_AWADDR ;
  wire [3:0]\^m_axi_hostmem_AWLEN ;
  wire m_axi_hostmem_AWREADY;
  wire m_axi_hostmem_AWVALID;
  wire m_axi_hostmem_BREADY;
  wire m_axi_hostmem_BVALID;
  wire [63:0]m_axi_hostmem_RDATA;
  wire m_axi_hostmem_RLAST;
  wire m_axi_hostmem_RREADY;
  wire [1:0]m_axi_hostmem_RRESP;
  wire m_axi_hostmem_RVALID;
  wire [63:0]m_axi_hostmem_WDATA;
  wire m_axi_hostmem_WLAST;
  wire m_axi_hostmem_WREADY;
  wire [7:0]m_axi_hostmem_WSTRB;
  wire m_axi_hostmem_WVALID;
  wire [63:0]memOutStrm_V_V_dout;
  wire memOutStrm_V_V_empty_n;
  wire memOutStrm_V_V_full_n;
  wire [31:3]out_V;
  wire [31:3]out_V_c_dout;
  wire out_V_c_empty_n;
  wire out_V_c_full_n;
  wire pop;
  wire pop_1;
  wire pop_4;
  wire pop_7;
  wire push;
  wire push_0;
  wire push_6;
  wire [0:0]raddr;
  wire [0:0]raddr_11;
  wire [0:0]raddr_13;
  wire [0:0]raddr_15;
  wire [0:0]rnext;
  wire [0:0]rnext_2;
  wire [0:0]rnext_5;
  wire [0:0]rnext_8;
  wire [4:0]s_axi_CONTROL_BUS_ARADDR;
  wire s_axi_CONTROL_BUS_ARREADY;
  wire s_axi_CONTROL_BUS_ARVALID;
  wire [4:0]s_axi_CONTROL_BUS_AWADDR;
  wire s_axi_CONTROL_BUS_AWREADY;
  wire s_axi_CONTROL_BUS_AWVALID;
  wire s_axi_CONTROL_BUS_BREADY;
  wire s_axi_CONTROL_BUS_BVALID;
  wire [31:0]s_axi_CONTROL_BUS_RDATA;
  wire s_axi_CONTROL_BUS_RREADY;
  wire s_axi_CONTROL_BUS_RVALID;
  wire [31:0]s_axi_CONTROL_BUS_WDATA;
  wire s_axi_CONTROL_BUS_WREADY;
  wire [3:0]s_axi_CONTROL_BUS_WSTRB;
  wire s_axi_CONTROL_BUS_WVALID;
  wire shiftReg_ce;
  wire start_for_StreamingDataWidthCo_1_U0_full_n;
  wire start_for_StreamingDataWidthCo_U0_full_n;
  wire start_for_image_process_32u_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_3;
  wire start_once_reg_9;
  wire [28:0]sum2_reg_157;
  wire [1:1]usedw_reg__0;

  assign m_axi_hostmem_ARADDR[31:3] = \^m_axi_hostmem_ARADDR [31:3];
  assign m_axi_hostmem_ARADDR[2] = \<const0> ;
  assign m_axi_hostmem_ARADDR[1] = \<const0> ;
  assign m_axi_hostmem_ARADDR[0] = \<const0> ;
  assign m_axi_hostmem_ARBURST[1] = \<const0> ;
  assign m_axi_hostmem_ARBURST[0] = \<const1> ;
  assign m_axi_hostmem_ARCACHE[3] = \<const0> ;
  assign m_axi_hostmem_ARCACHE[2] = \<const0> ;
  assign m_axi_hostmem_ARCACHE[1] = \<const1> ;
  assign m_axi_hostmem_ARCACHE[0] = \<const1> ;
  assign m_axi_hostmem_ARID[0] = \<const0> ;
  assign m_axi_hostmem_ARLEN[7] = \<const0> ;
  assign m_axi_hostmem_ARLEN[6] = \<const0> ;
  assign m_axi_hostmem_ARLEN[5] = \<const0> ;
  assign m_axi_hostmem_ARLEN[4] = \<const0> ;
  assign m_axi_hostmem_ARLEN[3:0] = \^m_axi_hostmem_ARLEN [3:0];
  assign m_axi_hostmem_ARLOCK[1] = \<const0> ;
  assign m_axi_hostmem_ARLOCK[0] = \<const0> ;
  assign m_axi_hostmem_ARPROT[2] = \<const0> ;
  assign m_axi_hostmem_ARPROT[1] = \<const0> ;
  assign m_axi_hostmem_ARPROT[0] = \<const0> ;
  assign m_axi_hostmem_ARQOS[3] = \<const0> ;
  assign m_axi_hostmem_ARQOS[2] = \<const0> ;
  assign m_axi_hostmem_ARQOS[1] = \<const0> ;
  assign m_axi_hostmem_ARQOS[0] = \<const0> ;
  assign m_axi_hostmem_ARREGION[3] = \<const0> ;
  assign m_axi_hostmem_ARREGION[2] = \<const0> ;
  assign m_axi_hostmem_ARREGION[1] = \<const0> ;
  assign m_axi_hostmem_ARREGION[0] = \<const0> ;
  assign m_axi_hostmem_ARSIZE[2] = \<const0> ;
  assign m_axi_hostmem_ARSIZE[1] = \<const1> ;
  assign m_axi_hostmem_ARSIZE[0] = \<const1> ;
  assign m_axi_hostmem_ARUSER[0] = \<const0> ;
  assign m_axi_hostmem_AWADDR[31:3] = \^m_axi_hostmem_AWADDR [31:3];
  assign m_axi_hostmem_AWADDR[2] = \<const0> ;
  assign m_axi_hostmem_AWADDR[1] = \<const0> ;
  assign m_axi_hostmem_AWADDR[0] = \<const0> ;
  assign m_axi_hostmem_AWBURST[1] = \<const0> ;
  assign m_axi_hostmem_AWBURST[0] = \<const1> ;
  assign m_axi_hostmem_AWCACHE[3] = \<const0> ;
  assign m_axi_hostmem_AWCACHE[2] = \<const0> ;
  assign m_axi_hostmem_AWCACHE[1] = \<const1> ;
  assign m_axi_hostmem_AWCACHE[0] = \<const1> ;
  assign m_axi_hostmem_AWID[0] = \<const0> ;
  assign m_axi_hostmem_AWLEN[7] = \<const0> ;
  assign m_axi_hostmem_AWLEN[6] = \<const0> ;
  assign m_axi_hostmem_AWLEN[5] = \<const0> ;
  assign m_axi_hostmem_AWLEN[4] = \<const0> ;
  assign m_axi_hostmem_AWLEN[3:0] = \^m_axi_hostmem_AWLEN [3:0];
  assign m_axi_hostmem_AWLOCK[1] = \<const0> ;
  assign m_axi_hostmem_AWLOCK[0] = \<const0> ;
  assign m_axi_hostmem_AWPROT[2] = \<const0> ;
  assign m_axi_hostmem_AWPROT[1] = \<const0> ;
  assign m_axi_hostmem_AWPROT[0] = \<const0> ;
  assign m_axi_hostmem_AWQOS[3] = \<const0> ;
  assign m_axi_hostmem_AWQOS[2] = \<const0> ;
  assign m_axi_hostmem_AWQOS[1] = \<const0> ;
  assign m_axi_hostmem_AWQOS[0] = \<const0> ;
  assign m_axi_hostmem_AWREGION[3] = \<const0> ;
  assign m_axi_hostmem_AWREGION[2] = \<const0> ;
  assign m_axi_hostmem_AWREGION[1] = \<const0> ;
  assign m_axi_hostmem_AWREGION[0] = \<const0> ;
  assign m_axi_hostmem_AWSIZE[2] = \<const0> ;
  assign m_axi_hostmem_AWSIZE[1] = \<const1> ;
  assign m_axi_hostmem_AWSIZE[0] = \<const1> ;
  assign m_axi_hostmem_AWUSER[0] = \<const0> ;
  assign m_axi_hostmem_WID[0] = \<const0> ;
  assign m_axi_hostmem_WUSER[0] = \<const0> ;
  assign s_axi_CONTROL_BUS_BRESP[1] = \<const0> ;
  assign s_axi_CONTROL_BUS_BRESP[0] = \<const0> ;
  assign s_axi_CONTROL_BUS_RRESP[1] = \<const0> ;
  assign s_axi_CONTROL_BUS_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mem2Stream_Batch9 Mem2Stream_Batch9_U0
       (.D({Mem2Stream_Batch9_U0_n_9,Mem2Stream_Batch9_U0_n_10,Mem2Stream_Batch9_U0_n_11,Mem2Stream_Batch9_U0_n_12,Mem2Stream_Batch9_U0_n_13,Mem2Stream_Batch9_U0_n_14,Mem2Stream_Batch9_U0_n_15,Mem2Stream_Batch9_U0_n_16,Mem2Stream_Batch9_U0_n_17,Mem2Stream_Batch9_U0_n_18,Mem2Stream_Batch9_U0_n_19,Mem2Stream_Batch9_U0_n_20,Mem2Stream_Batch9_U0_n_21,Mem2Stream_Batch9_U0_n_22,Mem2Stream_Batch9_U0_n_23,Mem2Stream_Batch9_U0_n_24,Mem2Stream_Batch9_U0_n_25,Mem2Stream_Batch9_U0_n_26,Mem2Stream_Batch9_U0_n_27,Mem2Stream_Batch9_U0_n_28,Mem2Stream_Batch9_U0_n_29,Mem2Stream_Batch9_U0_n_30,Mem2Stream_Batch9_U0_n_31,Mem2Stream_Batch9_U0_n_32,Mem2Stream_Batch9_U0_n_33,Mem2Stream_Batch9_U0_n_34,Mem2Stream_Batch9_U0_n_35,Mem2Stream_Batch9_U0_n_36,Mem2Stream_Batch9_U0_n_37}),
        .E(\bus_read/rs_rreq/load_p2 ),
        .Mem2Stream_Batch9_U0_ap_ready(Mem2Stream_Batch9_U0_ap_ready),
        .Mem2Stream_Batch9_U0_ap_start(Mem2Stream_Batch9_U0_ap_start),
        .Mem2Stream_Batch9_U0_m_axi_in_V_ARLEN(Mem2Stream_Batch9_U0_m_axi_in_V_ARLEN),
        .Mem2Stream_Batch9_U0_m_axi_in_V_ARVALID(Mem2Stream_Batch9_U0_m_axi_in_V_ARVALID),
        .Mem2Stream_Batch9_U0_m_axi_in_V_RREADY(Mem2Stream_Batch9_U0_m_axi_in_V_RREADY),
        .Mem2Stream_Batch9_U0_out_V_out_write(Mem2Stream_Batch9_U0_out_V_out_write),
        .Mem2Stream_Batch9_U0_start_write(Mem2Stream_Batch9_U0_start_write),
        .Q(\bus_read/data_p2 ),
        .StreamingDataWidthCo_1_U0_ap_start(StreamingDataWidthCo_1_U0_ap_start),
        .WEBWE(Mem2Stream_Batch9_U0_out_V_V_write),
        .\ap_CS_fsm_reg[0]_0 (StreamingDataWidthCo_1_U0_n_7),
        .\ap_CS_fsm_reg[0]_1 (StreamingDataWidthCo_U0_n_12),
        .\ap_CS_fsm_reg[2]_0 (\grp_Mem2Stream_1_fu_108/ap_CS_fsm_state2 ),
        .\ap_CS_fsm_reg[2]_1 (\grp_Mem2Stream_fu_98/ap_CS_fsm_state2 ),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_reg_grp_Mem2Stream_fu_98_ap_start_reg_0(Mem2Stream_Batch9_U0_n_42),
        .ap_reg_grp_Mem2Stream_fu_98_ap_start_reg_1(Mem2Stream_Batch9_U0_n_43),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[63] (hostmem_RDATA),
        .\data_p2_reg[28] (Mem2Stream_Batch9_U0_m_axi_in_V_ARADDR),
        .\data_p2_reg[38] (Mem2Stream_Batch9_U0_n_39),
        .dout_valid_reg(StreamingDataWidthCo_U0_n_7),
        .hostmem_ARREADY(hostmem_ARREADY),
        .image_process_32u_U0_ap_idle(image_process_32u_U0_ap_idle),
        .\int_in_V_reg[31] (in_V),
        .inter0_V_V_full_n(inter0_V_V_full_n),
        .load_p1_from_p2(\bus_read/rs_rreq/load_p1_from_p2 ),
        .out_V_c_full_n(out_V_c_full_n),
        .\q_tmp_reg[63] (Mem2Stream_Batch9_U0_out_V_V_din),
        .s_ready_t_reg(\grp_Mem2Stream_1_fu_108/ap_NS_fsm ),
        .s_ready_t_reg_0(image_filter_hostmem_m_axi_U_n_111),
        .shiftReg_ce(shiftReg_ce),
        .start_for_StreamingDataWidthCo_U0_full_n(start_for_StreamingDataWidthCo_U0_full_n),
        .start_once_reg(start_once_reg),
        .\state_reg[0] (hostmem_RVALID),
        .\usedw_reg[6] (Mem2Stream_Batch9_U0_n_143),
        .\usedw_reg[6]_0 (Mem2Stream_Batch9_U0_n_144),
        .\waddr_reg[0] (push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Stream2Mem_Batch Stream2Mem_Batch_U0
       (.D(Stream2Mem_Batch_U0_m_axi_out_V_AWADDR),
        .E(\bus_write/buff_wdata/push ),
        .Q(\grp_Stream2Mem_fu_78/ap_CS_fsm_state2 ),
        .Stream2Mem_Batch_U0_ap_start(Stream2Mem_Batch_U0_ap_start),
        .Stream2Mem_Batch_U0_m_axi_out_V_AWLEN({Stream2Mem_Batch_U0_m_axi_out_V_AWLEN[10],Stream2Mem_Batch_U0_m_axi_out_V_AWLEN[6]}),
        .Stream2Mem_Batch_U0_m_axi_out_V_AWVALID(Stream2Mem_Batch_U0_m_axi_out_V_AWVALID),
        .Stream2Mem_Batch_U0_m_axi_out_V_WVALID(Stream2Mem_Batch_U0_m_axi_out_V_WVALID),
        .Stream2Mem_Batch_U0_out_V_offset_read(Stream2Mem_Batch_U0_out_V_offset_read),
        .\ap_CS_fsm_reg[2]_0 (Stream2Mem_Batch_U0_n_7),
        .\ap_CS_fsm_reg[2]_1 (Stream2Mem_Batch_U0_n_16),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p2_reg[28] ({Stream2Mem_Batch_U0_n_48,Stream2Mem_Batch_U0_n_49,Stream2Mem_Batch_U0_n_50,Stream2Mem_Batch_U0_n_51,Stream2Mem_Batch_U0_n_52,Stream2Mem_Batch_U0_n_53,Stream2Mem_Batch_U0_n_54,Stream2Mem_Batch_U0_n_55,Stream2Mem_Batch_U0_n_56,Stream2Mem_Batch_U0_n_57,Stream2Mem_Batch_U0_n_58,Stream2Mem_Batch_U0_n_59,Stream2Mem_Batch_U0_n_60,Stream2Mem_Batch_U0_n_61,Stream2Mem_Batch_U0_n_62,Stream2Mem_Batch_U0_n_63,Stream2Mem_Batch_U0_n_64,Stream2Mem_Batch_U0_n_65,Stream2Mem_Batch_U0_n_66,Stream2Mem_Batch_U0_n_67,Stream2Mem_Batch_U0_n_68,Stream2Mem_Batch_U0_n_69,Stream2Mem_Batch_U0_n_70,Stream2Mem_Batch_U0_n_71,Stream2Mem_Batch_U0_n_72,Stream2Mem_Batch_U0_n_73,Stream2Mem_Batch_U0_n_74,Stream2Mem_Batch_U0_n_75,Stream2Mem_Batch_U0_n_76}),
        .\data_p2_reg[28]_0 (sum2_reg_157),
        .\data_p2_reg[42] (\bus_write/rs_wreq/load_p2 ),
        .data_vld_reg(image_filter_hostmem_m_axi_U_n_11),
        .\dout_buf_reg[63] (Stream2Mem_Batch_U0_n_172),
        .\dout_buf_reg[63]_0 (pop),
        .\dout_buf_reg[63]_1 (memOutStrm_V_V_dout),
        .dout_valid_reg(Stream2Mem_Batch_U0_n_174),
        .empty_n(empty_n_14),
        .empty_n_reg(Stream2Mem_Batch_U0_n_14),
        .hostmem_AWREADY(hostmem_AWREADY),
        .hostmem_BVALID(hostmem_BVALID),
        .hostmem_WREADY(hostmem_WREADY),
        .int_ap_done(int_ap_done),
        .int_ap_done0(int_ap_done0),
        .int_ap_done_reg(Stream2Mem_Batch_U0_n_6),
        .\int_isr_reg[0] (Stream2Mem_Batch_U0_n_18),
        .memOutStrm_V_V_empty_n(memOutStrm_V_V_empty_n),
        .out(out_V_c_dout),
        .out_V_c_empty_n(out_V_c_empty_n),
        .pop0(\bus_write/fifo_resp_to_user/pop0 ),
        .\q_tmp_reg[63] (Stream2Mem_Batch_U0_m_axi_out_V_WDATA),
        .\raddr_reg[0] (rnext),
        .\raddr_reg[0]_0 (raddr_15),
        .s_ready_t_reg(image_filter_hostmem_m_axi_U_n_113));
  FDRE #(
    .INIT(1'b0)) 
    Stream2Mem_Batch_U0_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Stream2Mem_Batch_U0_ap_start),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthCo_1 StreamingDataWidthCo_1_U0
       (.D(rnext_2),
        .E(pop_1),
        .Q({StreamingDataWidthCo_1_U0_ap_ready,StreamingDataWidthCo_1_U0_n_7}),
        .SR(ap_rst_n_inv),
        .StreamingDataWidthCo_1_U0_ap_start(StreamingDataWidthCo_1_U0_ap_start),
        .StreamingDataWidthCo_1_U0_out_V_V_write(StreamingDataWidthCo_1_U0_out_V_V_write),
        .ap_NS_fsm18_out(ap_NS_fsm18_out),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_buf_reg[31] (inter0_2_V_V_dout),
        .dout_valid_reg(StreamingDataWidthCo_1_U0_n_12),
        .empty_n(empty_n_10),
        .empty_n_reg(StreamingDataWidthCo_1_U0_n_14),
        .inter0_2_V_V_empty_n(inter0_2_V_V_empty_n),
        .memOutStrm_V_V_full_n(memOutStrm_V_V_full_n),
        .\q_tmp_reg[31] (StreamingDataWidthCo_1_U0_out_V_V_din),
        .\raddr_reg[0] (StreamingDataWidthCo_1_U0_n_10),
        .\raddr_reg[0]_0 (raddr_11),
        .\waddr_reg[0] (push_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthCo StreamingDataWidthCo_U0
       (.D(rnext_5),
        .E(pop_4),
        .Q(raddr_13),
        .SR(ap_rst_n_inv),
        .Stream2Mem_Batch_U0_ap_start(Stream2Mem_Batch_U0_ap_start),
        .StreamingDataWidthCo_U0_ap_start(StreamingDataWidthCo_U0_ap_start),
        .StreamingDataWidthCo_U0_out_V_V_write(StreamingDataWidthCo_U0_out_V_V_write),
        .StreamingDataWidthCo_U0_start_write(StreamingDataWidthCo_U0_start_write),
        .\ap_CS_fsm_reg[0]_0 (Stream2Mem_Batch_U0_n_16),
        .ap_clk(ap_clk),
        .ap_ready(StreamingDataWidthCo_U0_ap_ready),
        .ap_rst_n(ap_rst_n),
        .\dout_buf_reg[63] (inter0_V_V_dout),
        .dout_valid_reg(StreamingDataWidthCo_U0_n_9),
        .empty_n(empty_n_12),
        .empty_n_reg(StreamingDataWidthCo_U0_n_10),
        .int_ap_idle_reg(StreamingDataWidthCo_U0_n_12),
        .inter0_1_V_V_full_n(inter0_1_V_V_full_n),
        .inter0_V_V_empty_n(inter0_V_V_empty_n),
        .\q_tmp_reg[31] (StreamingDataWidthCo_U0_out_V_V_din),
        .\raddr_reg[0] (StreamingDataWidthCo_U0_n_7),
        .start_for_image_process_32u_U0_full_n(start_for_image_process_32u_U0_full_n),
        .start_once_reg(start_once_reg_3));
  VCC VCC
       (.P(\<const1> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_CONTROL_BUS_s_axi image_filter_CONTROL_BUS_s_axi_U
       (.Mem2Stream_Batch9_U0_ap_ready(Mem2Stream_Batch9_U0_ap_ready),
        .Mem2Stream_Batch9_U0_ap_start(Mem2Stream_Batch9_U0_ap_start),
        .Q(out_V),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[1] (Stream2Mem_Batch_U0_n_6),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .\in_V_offset1_i_i_reg_190_reg[28] (in_V),
        .int_ap_done(int_ap_done),
        .int_ap_done0(int_ap_done0),
        .interrupt(interrupt),
        .out({s_axi_CONTROL_BUS_BVALID,s_axi_CONTROL_BUS_WREADY,s_axi_CONTROL_BUS_AWREADY}),
        .\rep_fu_68_reg[2] (Stream2Mem_Batch_U0_n_18),
        .\rep_fu_68_reg[5] (Stream2Mem_Batch_U0_n_7),
        .\rep_fu_74_reg[2] (Mem2Stream_Batch9_U0_n_43),
        .\rep_fu_74_reg[5] (Mem2Stream_Batch9_U0_n_42),
        .s_axi_CONTROL_BUS_ARADDR(s_axi_CONTROL_BUS_ARADDR),
        .s_axi_CONTROL_BUS_ARREADY(s_axi_CONTROL_BUS_ARREADY),
        .s_axi_CONTROL_BUS_ARVALID(s_axi_CONTROL_BUS_ARVALID),
        .s_axi_CONTROL_BUS_AWADDR(s_axi_CONTROL_BUS_AWADDR),
        .s_axi_CONTROL_BUS_AWVALID(s_axi_CONTROL_BUS_AWVALID),
        .s_axi_CONTROL_BUS_BREADY(s_axi_CONTROL_BUS_BREADY),
        .s_axi_CONTROL_BUS_RDATA(s_axi_CONTROL_BUS_RDATA),
        .s_axi_CONTROL_BUS_RREADY(s_axi_CONTROL_BUS_RREADY),
        .s_axi_CONTROL_BUS_RVALID(s_axi_CONTROL_BUS_RVALID),
        .s_axi_CONTROL_BUS_WDATA(s_axi_CONTROL_BUS_WDATA),
        .s_axi_CONTROL_BUS_WSTRB(s_axi_CONTROL_BUS_WSTRB),
        .s_axi_CONTROL_BUS_WVALID(s_axi_CONTROL_BUS_WVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi image_filter_hostmem_m_axi_U
       (.D(Stream2Mem_Batch_U0_m_axi_out_V_WDATA),
        .E(\bus_write/buff_wdata/push ),
        .Mem2Stream_Batch9_U0_m_axi_in_V_ARVALID(Mem2Stream_Batch9_U0_m_axi_in_V_ARVALID),
        .Mem2Stream_Batch9_U0_m_axi_in_V_RREADY(Mem2Stream_Batch9_U0_m_axi_in_V_RREADY),
        .Q(\^m_axi_hostmem_AWLEN ),
        .SR(ap_rst_n_inv),
        .Stream2Mem_Batch_U0_m_axi_out_V_AWLEN({Stream2Mem_Batch_U0_m_axi_out_V_AWLEN[10],Stream2Mem_Batch_U0_m_axi_out_V_AWLEN[6]}),
        .Stream2Mem_Batch_U0_m_axi_out_V_AWVALID(Stream2Mem_Batch_U0_m_axi_out_V_AWVALID),
        .Stream2Mem_Batch_U0_m_axi_out_V_WVALID(Stream2Mem_Batch_U0_m_axi_out_V_WVALID),
        .\ap_CS_fsm_reg[1] (image_filter_hostmem_m_axi_U_n_111),
        .\ap_CS_fsm_reg[1]_0 (\grp_Mem2Stream_fu_98/ap_CS_fsm_state2 ),
        .\ap_CS_fsm_reg[1]_1 (\grp_Mem2Stream_1_fu_108/ap_CS_fsm_state2 ),
        .\ap_CS_fsm_reg[1]_2 (\grp_Stream2Mem_fu_78/ap_CS_fsm_state2 ),
        .\ap_CS_fsm_reg[1]_3 (\bus_write/rs_wreq/load_p2 ),
        .\ap_CS_fsm_reg[2] (\grp_Mem2Stream_1_fu_108/ap_NS_fsm ),
        .\ap_CS_fsm_reg[2]_0 (image_filter_hostmem_m_axi_U_n_113),
        .\ap_CS_fsm_reg[2]_1 ({Mem2Stream_Batch9_U0_m_axi_in_V_ARLEN,Mem2Stream_Batch9_U0_n_39,Mem2Stream_Batch9_U0_m_axi_in_V_ARADDR}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\data_p1_reg[28] (\bus_read/data_p2 ),
        .\data_p2_reg[28] ({Mem2Stream_Batch9_U0_n_9,Mem2Stream_Batch9_U0_n_10,Mem2Stream_Batch9_U0_n_11,Mem2Stream_Batch9_U0_n_12,Mem2Stream_Batch9_U0_n_13,Mem2Stream_Batch9_U0_n_14,Mem2Stream_Batch9_U0_n_15,Mem2Stream_Batch9_U0_n_16,Mem2Stream_Batch9_U0_n_17,Mem2Stream_Batch9_U0_n_18,Mem2Stream_Batch9_U0_n_19,Mem2Stream_Batch9_U0_n_20,Mem2Stream_Batch9_U0_n_21,Mem2Stream_Batch9_U0_n_22,Mem2Stream_Batch9_U0_n_23,Mem2Stream_Batch9_U0_n_24,Mem2Stream_Batch9_U0_n_25,Mem2Stream_Batch9_U0_n_26,Mem2Stream_Batch9_U0_n_27,Mem2Stream_Batch9_U0_n_28,Mem2Stream_Batch9_U0_n_29,Mem2Stream_Batch9_U0_n_30,Mem2Stream_Batch9_U0_n_31,Mem2Stream_Batch9_U0_n_32,Mem2Stream_Batch9_U0_n_33,Mem2Stream_Batch9_U0_n_34,Mem2Stream_Batch9_U0_n_35,Mem2Stream_Batch9_U0_n_36,Mem2Stream_Batch9_U0_n_37}),
        .data_vld_reg(Stream2Mem_Batch_U0_n_14),
        .\e_V_reg_170_reg[63] (hostmem_RDATA),
        .hostmem_ARREADY(hostmem_ARREADY),
        .hostmem_AWREADY(hostmem_AWREADY),
        .hostmem_BVALID(hostmem_BVALID),
        .hostmem_WREADY(hostmem_WREADY),
        .load_p1_from_p2(\bus_read/rs_rreq/load_p1_from_p2 ),
        .m_axi_hostmem_ARADDR(\^m_axi_hostmem_ARADDR ),
        .\m_axi_hostmem_ARLEN[3] (\^m_axi_hostmem_ARLEN ),
        .m_axi_hostmem_ARREADY(m_axi_hostmem_ARREADY),
        .m_axi_hostmem_ARVALID(m_axi_hostmem_ARVALID),
        .m_axi_hostmem_AWADDR(\^m_axi_hostmem_AWADDR ),
        .m_axi_hostmem_AWREADY(m_axi_hostmem_AWREADY),
        .m_axi_hostmem_AWVALID(m_axi_hostmem_AWVALID),
        .m_axi_hostmem_BREADY(m_axi_hostmem_BREADY),
        .m_axi_hostmem_BVALID(m_axi_hostmem_BVALID),
        .m_axi_hostmem_RLAST({m_axi_hostmem_RLAST,m_axi_hostmem_RDATA}),
        .m_axi_hostmem_RREADY(m_axi_hostmem_RREADY),
        .m_axi_hostmem_RRESP(m_axi_hostmem_RRESP),
        .m_axi_hostmem_RVALID(m_axi_hostmem_RVALID),
        .m_axi_hostmem_WDATA(m_axi_hostmem_WDATA),
        .m_axi_hostmem_WLAST(m_axi_hostmem_WLAST),
        .m_axi_hostmem_WREADY(m_axi_hostmem_WREADY),
        .m_axi_hostmem_WSTRB(m_axi_hostmem_WSTRB),
        .m_axi_hostmem_WVALID(m_axi_hostmem_WVALID),
        .pop0(\bus_write/fifo_resp_to_user/pop0 ),
        .\pout_reg[2] (image_filter_hostmem_m_axi_U_n_11),
        .s_ready_t_reg(hostmem_RVALID),
        .s_ready_t_reg_0(\bus_read/rs_rreq/load_p2 ),
        .\sum2_reg_157_reg[28] ({Stream2Mem_Batch_U0_n_48,Stream2Mem_Batch_U0_n_49,Stream2Mem_Batch_U0_n_50,Stream2Mem_Batch_U0_n_51,Stream2Mem_Batch_U0_n_52,Stream2Mem_Batch_U0_n_53,Stream2Mem_Batch_U0_n_54,Stream2Mem_Batch_U0_n_55,Stream2Mem_Batch_U0_n_56,Stream2Mem_Batch_U0_n_57,Stream2Mem_Batch_U0_n_58,Stream2Mem_Batch_U0_n_59,Stream2Mem_Batch_U0_n_60,Stream2Mem_Batch_U0_n_61,Stream2Mem_Batch_U0_n_62,Stream2Mem_Batch_U0_n_63,Stream2Mem_Batch_U0_n_64,Stream2Mem_Batch_U0_n_65,Stream2Mem_Batch_U0_n_66,Stream2Mem_Batch_U0_n_67,Stream2Mem_Batch_U0_n_68,Stream2Mem_Batch_U0_n_69,Stream2Mem_Batch_U0_n_70,Stream2Mem_Batch_U0_n_71,Stream2Mem_Batch_U0_n_72,Stream2Mem_Batch_U0_n_73,Stream2Mem_Batch_U0_n_74,Stream2Mem_Batch_U0_n_75,Stream2Mem_Batch_U0_n_76}),
        .\sum2_reg_157_reg[28]_0 (sum2_reg_157),
        .\sum2_reg_157_reg[28]_1 (Stream2Mem_Batch_U0_m_axi_out_V_AWADDR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_process_32u_s image_process_32u_U0
       (.D(rnext_8),
        .E(pop_7),
        .Q(image_process_32u_U0_ap_ready),
        .S(image_process_32u_U0_n_17),
        .SR(ap_rst_n_inv),
        .WEBWE(image_process_32u_U0_out_V_V_write),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_buf_reg[31] (inter0_1_V_V_dout),
        .dout_valid_reg(image_process_32u_U0_n_13),
        .dout_valid_reg_0(StreamingDataWidthCo_1_U0_n_10),
        .empty_n(empty_n),
        .full_n_reg(image_process_32u_U0_n_16),
        .image_process_32u_U0_ap_idle(image_process_32u_U0_ap_idle),
        .image_process_32u_U0_ap_start(image_process_32u_U0_ap_start),
        .inter0_1_V_V_empty_n(inter0_1_V_V_empty_n),
        .inter0_2_V_V_full_n(inter0_2_V_V_full_n),
        .\q_tmp_reg[31] (image_process_32u_U0_out_V_V_din),
        .\raddr_reg[0] (image_process_32u_U0_n_11),
        .\raddr_reg[0]_0 (raddr),
        .start_for_StreamingDataWidthCo_1_U0_full_n(start_for_StreamingDataWidthCo_1_U0_full_n),
        .start_once_reg(start_once_reg_9),
        .\usedw_reg[0] (image_process_32u_U0_n_15),
        .\usedw_reg[1] (usedw_reg__0),
        .\waddr_reg[0] (push_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d128_A inter0_1_V_V_U
       (.D(rnext_8),
        .E(pop_7),
        .Q(raddr),
        .SR(ap_rst_n_inv),
        .StreamingDataWidthCo_U0_out_V_V_write(StreamingDataWidthCo_U0_out_V_V_write),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[31] (StreamingDataWidthCo_U0_out_V_V_din),
        .ap_rst_n(ap_rst_n),
        .dout_valid_reg_0(image_process_32u_U0_n_13),
        .dout_valid_reg_1(image_process_32u_U0_n_11),
        .empty_n(empty_n),
        .full_n_reg_0(StreamingDataWidthCo_U0_n_10),
        .inter0_1_V_V_empty_n(inter0_1_V_V_empty_n),
        .inter0_1_V_V_full_n(inter0_1_V_V_full_n),
        .\tmp_V_reg_117_reg[31] (inter0_1_V_V_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d128_A_0 inter0_2_V_V_U
       (.D(rnext_2),
        .E(push_6),
        .Q(usedw_reg__0),
        .S(image_process_32u_U0_n_17),
        .SR(ap_rst_n_inv),
        .WEBWE(image_process_32u_U0_out_V_V_write),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dout_valid_reg_0(StreamingDataWidthCo_1_U0_n_12),
        .dout_valid_reg_1(StreamingDataWidthCo_1_U0_n_10),
        .dout_valid_reg_2(image_process_32u_U0_n_16),
        .dout_valid_reg_3(pop_1),
        .empty_n(empty_n_10),
        .full_n_reg_0(image_process_32u_U0_n_15),
        .inter0_2_V_V_empty_n(inter0_2_V_V_empty_n),
        .inter0_2_V_V_full_n(inter0_2_V_V_full_n),
        .mem_reg_0(raddr_11),
        .\q_tmp_reg[63] (inter0_2_V_V_dout),
        .\tmp_V_reg_117_reg[31] (image_process_32u_U0_out_V_V_din));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w64_d128_A inter0_V_V_U
       (.D(rnext_5),
        .E(push),
        .Q(raddr_13),
        .SR(ap_rst_n_inv),
        .WEBWE(Mem2Stream_Batch9_U0_out_V_V_write),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter2_p_Val2_s_reg_117_reg[63] (inter0_V_V_dout),
        .ap_rst_n(ap_rst_n),
        .dout_valid_reg_0(StreamingDataWidthCo_U0_n_7),
        .dout_valid_reg_1(pop_4),
        .\e_V_reg_170_reg[63] (Mem2Stream_Batch9_U0_out_V_V_din),
        .empty_n(empty_n_12),
        .empty_n_reg_0(StreamingDataWidthCo_U0_n_9),
        .full_n_reg_0(Mem2Stream_Batch9_U0_n_143),
        .full_n_reg_1(Mem2Stream_Batch9_U0_n_144),
        .inter0_V_V_empty_n(inter0_V_V_empty_n),
        .inter0_V_V_full_n(inter0_V_V_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w64_d128_A_1 memOutStrm_V_V_U
       (.D(rnext),
        .E(push_0),
        .Q(raddr_15),
        .SR(ap_rst_n_inv),
        .StreamingDataWidthCo_1_U0_out_V_V_write(StreamingDataWidthCo_1_U0_out_V_V_write),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_buf_reg[31]_0 ({inter0_2_V_V_dout,StreamingDataWidthCo_1_U0_out_V_V_din}),
        .dout_valid_reg_0(Stream2Mem_Batch_U0_n_174),
        .dout_valid_reg_1(Stream2Mem_Batch_U0_n_172),
        .dout_valid_reg_2(pop),
        .empty_n(empty_n_14),
        .\exitcond_reg_159_reg[0] (StreamingDataWidthCo_1_U0_n_14),
        .memOutStrm_V_V_empty_n(memOutStrm_V_V_empty_n),
        .memOutStrm_V_V_full_n(memOutStrm_V_V_full_n),
        .\tmp_V_reg_177_reg[63] (memOutStrm_V_V_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d4_A out_V_c_U
       (.Mem2Stream_Batch9_U0_out_V_out_write(Mem2Stream_Batch9_U0_out_V_out_write),
        .SR(ap_rst_n_inv),
        .Stream2Mem_Batch_U0_ap_start(Stream2Mem_Batch_U0_ap_start),
        .Stream2Mem_Batch_U0_out_V_offset_read(Stream2Mem_Batch_U0_out_V_offset_read),
        .\ap_CS_fsm_reg[0] (Stream2Mem_Batch_U0_n_16),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in(out_V),
        .out(out_V_c_dout),
        .out_V_c_empty_n(out_V_c_empty_n),
        .out_V_c_full_n(out_V_c_full_n),
        .shiftReg_ce(shiftReg_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Streamibkb start_for_Streamibkb_U
       (.Mem2Stream_Batch9_U0_ap_start(Mem2Stream_Batch9_U0_ap_start),
        .Mem2Stream_Batch9_U0_start_write(Mem2Stream_Batch9_U0_start_write),
        .SR(ap_rst_n_inv),
        .StreamingDataWidthCo_U0_ap_start(StreamingDataWidthCo_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_ready(StreamingDataWidthCo_U0_ap_ready),
        .ap_rst_n(ap_rst_n),
        .start_for_StreamingDataWidthCo_U0_full_n(start_for_StreamingDataWidthCo_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_StreamidEe start_for_StreamidEe_U
       (.Q({StreamingDataWidthCo_1_U0_ap_ready,StreamingDataWidthCo_1_U0_n_7}),
        .SR(ap_rst_n_inv),
        .StreamingDataWidthCo_1_U0_ap_start(StreamingDataWidthCo_1_U0_ap_start),
        .ap_NS_fsm18_out(ap_NS_fsm18_out),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .image_process_32u_U0_ap_start(image_process_32u_U0_ap_start),
        .image_process_32u_U0_start_write(image_process_32u_U0_start_write),
        .start_for_StreamingDataWidthCo_1_U0_full_n(start_for_StreamingDataWidthCo_1_U0_full_n),
        .start_once_reg(start_once_reg_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_image_pcud start_for_image_pcud_U
       (.Q(image_process_32u_U0_ap_ready),
        .SR(ap_rst_n_inv),
        .StreamingDataWidthCo_U0_ap_start(StreamingDataWidthCo_U0_ap_start),
        .StreamingDataWidthCo_U0_start_write(StreamingDataWidthCo_U0_start_write),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .image_process_32u_U0_ap_start(image_process_32u_U0_ap_start),
        .image_process_32u_U0_start_write(image_process_32u_U0_start_write),
        .start_for_StreamingDataWidthCo_1_U0_full_n(start_for_StreamingDataWidthCo_1_U0_full_n),
        .start_for_image_process_32u_U0_full_n(start_for_image_process_32u_U0_full_n),
        .start_once_reg(start_once_reg_9),
        .start_once_reg_0(start_once_reg_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_CONTROL_BUS_s_axi
   (int_ap_done,
    out,
    Q,
    \in_V_offset1_i_i_reg_190_reg[28] ,
    Mem2Stream_Batch9_U0_ap_start,
    s_axi_CONTROL_BUS_RDATA,
    int_ap_done0,
    interrupt,
    s_axi_CONTROL_BUS_RVALID,
    s_axi_CONTROL_BUS_ARREADY,
    SR,
    ap_clk,
    \ap_CS_fsm_reg[1] ,
    ap_idle,
    Mem2Stream_Batch9_U0_ap_ready,
    s_axi_CONTROL_BUS_AWVALID,
    s_axi_CONTROL_BUS_WDATA,
    s_axi_CONTROL_BUS_WSTRB,
    s_axi_CONTROL_BUS_BREADY,
    s_axi_CONTROL_BUS_WVALID,
    s_axi_CONTROL_BUS_ARVALID,
    s_axi_CONTROL_BUS_RREADY,
    s_axi_CONTROL_BUS_ARADDR,
    s_axi_CONTROL_BUS_AWADDR,
    \rep_fu_74_reg[2] ,
    \rep_fu_74_reg[5] ,
    \rep_fu_68_reg[5] ,
    \rep_fu_68_reg[2] );
  output int_ap_done;
  output [2:0]out;
  output [28:0]Q;
  output [28:0]\in_V_offset1_i_i_reg_190_reg[28] ;
  output Mem2Stream_Batch9_U0_ap_start;
  output [31:0]s_axi_CONTROL_BUS_RDATA;
  output int_ap_done0;
  output interrupt;
  output s_axi_CONTROL_BUS_RVALID;
  output s_axi_CONTROL_BUS_ARREADY;
  input [0:0]SR;
  input ap_clk;
  input \ap_CS_fsm_reg[1] ;
  input ap_idle;
  input Mem2Stream_Batch9_U0_ap_ready;
  input s_axi_CONTROL_BUS_AWVALID;
  input [31:0]s_axi_CONTROL_BUS_WDATA;
  input [3:0]s_axi_CONTROL_BUS_WSTRB;
  input s_axi_CONTROL_BUS_BREADY;
  input s_axi_CONTROL_BUS_WVALID;
  input s_axi_CONTROL_BUS_ARVALID;
  input s_axi_CONTROL_BUS_RREADY;
  input [4:0]s_axi_CONTROL_BUS_ARADDR;
  input [4:0]s_axi_CONTROL_BUS_AWADDR;
  input \rep_fu_74_reg[2] ;
  input \rep_fu_74_reg[5] ;
  input \rep_fu_68_reg[5] ;
  input \rep_fu_68_reg[2] ;

  wire \/FSM_onehot_wstate[1]_i_1_n_6 ;
  wire \/FSM_onehot_wstate[2]_i_1_n_6 ;
  wire \FSM_onehot_wstate[3]_i_1_n_6 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_wstate_reg_n_6_[0] ;
  wire Mem2Stream_Batch9_U0_ap_ready;
  wire Mem2Stream_Batch9_U0_ap_start;
  wire [28:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_idle;
  wire ar_hs;
  wire [7:7]data0;
  wire [28:0]\in_V_offset1_i_i_reg_190_reg[28] ;
  wire int_ap_done;
  wire int_ap_done0;
  wire int_ap_idle;
  wire int_ap_ready;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_6;
  wire int_auto_restart_i_1_n_6;
  wire int_gie_i_1_n_6;
  wire int_gie_i_2_n_6;
  wire int_gie_reg_n_6;
  wire \int_ier[0]_i_1_n_6 ;
  wire \int_ier[1]_i_1_n_6 ;
  wire \int_ier[1]_i_2_n_6 ;
  wire \int_ier_reg_n_6_[0] ;
  wire [31:0]int_in_V0;
  wire \int_in_V[31]_i_1_n_6 ;
  wire \int_in_V[31]_i_3_n_6 ;
  wire \int_in_V_reg_n_6_[0] ;
  wire \int_in_V_reg_n_6_[1] ;
  wire \int_in_V_reg_n_6_[2] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_6 ;
  wire \int_isr[1]_i_1_n_6 ;
  wire \int_isr_reg_n_6_[0] ;
  wire [31:0]int_out_V0;
  wire \int_out_V[31]_i_1_n_6 ;
  wire \int_out_V_reg_n_6_[0] ;
  wire \int_out_V_reg_n_6_[1] ;
  wire \int_out_V_reg_n_6_[2] ;
  wire interrupt;
  (* RTL_KEEP = "yes" *) wire [2:0]out;
  wire p_0_in;
  wire p_1_in;
  wire \rdata[0]_i_1_n_6 ;
  wire \rdata[0]_i_2_n_6 ;
  wire \rdata[10]_i_1_n_6 ;
  wire \rdata[11]_i_1_n_6 ;
  wire \rdata[12]_i_1_n_6 ;
  wire \rdata[13]_i_1_n_6 ;
  wire \rdata[14]_i_1_n_6 ;
  wire \rdata[15]_i_1_n_6 ;
  wire \rdata[16]_i_1_n_6 ;
  wire \rdata[17]_i_1_n_6 ;
  wire \rdata[18]_i_1_n_6 ;
  wire \rdata[19]_i_1_n_6 ;
  wire \rdata[1]_i_1_n_6 ;
  wire \rdata[1]_i_2_n_6 ;
  wire \rdata[1]_i_3_n_6 ;
  wire \rdata[1]_i_4_n_6 ;
  wire \rdata[20]_i_1_n_6 ;
  wire \rdata[21]_i_1_n_6 ;
  wire \rdata[22]_i_1_n_6 ;
  wire \rdata[23]_i_1_n_6 ;
  wire \rdata[24]_i_1_n_6 ;
  wire \rdata[25]_i_1_n_6 ;
  wire \rdata[26]_i_1_n_6 ;
  wire \rdata[27]_i_1_n_6 ;
  wire \rdata[28]_i_1_n_6 ;
  wire \rdata[29]_i_1_n_6 ;
  wire \rdata[2]_i_1_n_6 ;
  wire \rdata[2]_i_2_n_6 ;
  wire \rdata[30]_i_1_n_6 ;
  wire \rdata[31]_i_1_n_6 ;
  wire \rdata[31]_i_3_n_6 ;
  wire \rdata[3]_i_1_n_6 ;
  wire \rdata[3]_i_2_n_6 ;
  wire \rdata[4]_i_1_n_6 ;
  wire \rdata[5]_i_1_n_6 ;
  wire \rdata[6]_i_1_n_6 ;
  wire \rdata[7]_i_1_n_6 ;
  wire \rdata[7]_i_2_n_6 ;
  wire \rdata[8]_i_1_n_6 ;
  wire \rdata[9]_i_1_n_6 ;
  wire \rep_fu_68_reg[2] ;
  wire \rep_fu_68_reg[5] ;
  wire \rep_fu_74_reg[2] ;
  wire \rep_fu_74_reg[5] ;
  wire [1:0]rstate;
  wire \rstate[0]_i_1_n_6 ;
  wire [4:0]s_axi_CONTROL_BUS_ARADDR;
  wire s_axi_CONTROL_BUS_ARREADY;
  wire s_axi_CONTROL_BUS_ARVALID;
  wire [4:0]s_axi_CONTROL_BUS_AWADDR;
  wire s_axi_CONTROL_BUS_AWVALID;
  wire s_axi_CONTROL_BUS_BREADY;
  wire [31:0]s_axi_CONTROL_BUS_RDATA;
  wire s_axi_CONTROL_BUS_RREADY;
  wire s_axi_CONTROL_BUS_RVALID;
  wire [31:0]s_axi_CONTROL_BUS_WDATA;
  wire [3:0]s_axi_CONTROL_BUS_WSTRB;
  wire s_axi_CONTROL_BUS_WVALID;
  wire waddr;
  wire \waddr_reg_n_6_[0] ;
  wire \waddr_reg_n_6_[1] ;
  wire \waddr_reg_n_6_[2] ;
  wire \waddr_reg_n_6_[3] ;
  wire \waddr_reg_n_6_[4] ;

  LUT5 #(
    .INIT(32'h000BFF0B)) 
    \/FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_BREADY),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(s_axi_CONTROL_BUS_AWVALID),
        .O(\/FSM_onehot_wstate[1]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \/FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_AWVALID),
        .I1(out[0]),
        .I2(out[1]),
        .I3(s_axi_CONTROL_BUS_WVALID),
        .O(\/FSM_onehot_wstate[2]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'h0000F404)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_BREADY),
        .I1(out[2]),
        .I2(out[1]),
        .I3(s_axi_CONTROL_BUS_WVALID),
        .I4(out[0]),
        .O(\FSM_onehot_wstate[3]_i_1_n_6 ));
  (* FSM_ENCODED_STATES = "WRIDLE:0010,WRDATA:0100,WRRESP:1000,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_wstate_reg_n_6_[0] ),
        .S(SR));
  (* FSM_ENCODED_STATES = "WRIDLE:0010,WRDATA:0100,WRRESP:1000,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\/FSM_onehot_wstate[1]_i_1_n_6 ),
        .Q(out[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "WRIDLE:0010,WRDATA:0100,WRRESP:1000,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\/FSM_onehot_wstate[2]_i_1_n_6 ),
        .Q(out[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "WRIDLE:0010,WRDATA:0100,WRRESP:1000,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_6 ),
        .Q(out[2]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    int_ap_done_i_3
       (.I0(s_axi_CONTROL_BUS_ARADDR[0]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(s_axi_CONTROL_BUS_ARADDR[1]),
        .I3(ar_hs),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(s_axi_CONTROL_BUS_ARADDR[2]),
        .O(int_ap_done0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[1] ),
        .Q(int_ap_done),
        .R(SR));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(int_ap_idle),
        .R(SR));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Mem2Stream_Batch9_U0_ap_ready),
        .Q(int_ap_ready),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFEFF02)) 
    int_ap_start_i_1
       (.I0(data0),
        .I1(\rep_fu_74_reg[2] ),
        .I2(\rep_fu_74_reg[5] ),
        .I3(int_ap_start3_out),
        .I4(Mem2Stream_Batch9_U0_ap_start),
        .O(int_ap_start_i_1_n_6));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    int_ap_start_i_4
       (.I0(s_axi_CONTROL_BUS_WSTRB[0]),
        .I1(\int_ier[1]_i_2_n_6 ),
        .I2(\waddr_reg_n_6_[3] ),
        .I3(s_axi_CONTROL_BUS_WDATA[0]),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_6),
        .Q(Mem2Stream_Batch9_U0_ap_start),
        .R(SR));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_auto_restart_i_1
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(\waddr_reg_n_6_[3] ),
        .I2(\int_ier[1]_i_2_n_6 ),
        .I3(s_axi_CONTROL_BUS_WSTRB[0]),
        .I4(data0),
        .O(int_auto_restart_i_1_n_6));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_6),
        .Q(data0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    int_gie_i_1
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\waddr_reg_n_6_[3] ),
        .I3(int_gie_i_2_n_6),
        .I4(int_gie_reg_n_6),
        .O(int_gie_i_1_n_6));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_6_[2] ),
        .I1(\waddr_reg_n_6_[4] ),
        .I2(s_axi_CONTROL_BUS_WVALID),
        .I3(out[1]),
        .I4(\waddr_reg_n_6_[0] ),
        .I5(\waddr_reg_n_6_[1] ),
        .O(int_gie_i_2_n_6));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_6),
        .Q(int_gie_reg_n_6),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_6 ),
        .I3(\waddr_reg_n_6_[3] ),
        .I4(\int_ier_reg_n_6_[0] ),
        .O(\int_ier[0]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_6 ),
        .I3(\waddr_reg_n_6_[3] ),
        .I4(p_0_in),
        .O(\int_ier[1]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_6_[4] ),
        .I1(s_axi_CONTROL_BUS_WVALID),
        .I2(out[1]),
        .I3(\waddr_reg_n_6_[0] ),
        .I4(\waddr_reg_n_6_[1] ),
        .I5(\waddr_reg_n_6_[2] ),
        .O(\int_ier[1]_i_2_n_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_6 ),
        .Q(\int_ier_reg_n_6_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_6 ),
        .Q(p_0_in),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_in_V_reg_n_6_[0] ),
        .O(int_in_V0[0]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\in_V_offset1_i_i_reg_190_reg[28] [7]),
        .O(int_in_V0[10]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\in_V_offset1_i_i_reg_190_reg[28] [8]),
        .O(int_in_V0[11]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\in_V_offset1_i_i_reg_190_reg[28] [9]),
        .O(int_in_V0[12]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\in_V_offset1_i_i_reg_190_reg[28] [10]),
        .O(int_in_V0[13]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\in_V_offset1_i_i_reg_190_reg[28] [11]),
        .O(int_in_V0[14]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\in_V_offset1_i_i_reg_190_reg[28] [12]),
        .O(int_in_V0[15]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\in_V_offset1_i_i_reg_190_reg[28] [13]),
        .O(int_in_V0[16]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\in_V_offset1_i_i_reg_190_reg[28] [14]),
        .O(int_in_V0[17]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\in_V_offset1_i_i_reg_190_reg[28] [15]),
        .O(int_in_V0[18]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\in_V_offset1_i_i_reg_190_reg[28] [16]),
        .O(int_in_V0[19]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_in_V_reg_n_6_[1] ),
        .O(int_in_V0[1]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\in_V_offset1_i_i_reg_190_reg[28] [17]),
        .O(int_in_V0[20]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\in_V_offset1_i_i_reg_190_reg[28] [18]),
        .O(int_in_V0[21]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\in_V_offset1_i_i_reg_190_reg[28] [19]),
        .O(int_in_V0[22]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\in_V_offset1_i_i_reg_190_reg[28] [20]),
        .O(int_in_V0[23]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\in_V_offset1_i_i_reg_190_reg[28] [21]),
        .O(int_in_V0[24]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\in_V_offset1_i_i_reg_190_reg[28] [22]),
        .O(int_in_V0[25]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\in_V_offset1_i_i_reg_190_reg[28] [23]),
        .O(int_in_V0[26]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\in_V_offset1_i_i_reg_190_reg[28] [24]),
        .O(int_in_V0[27]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\in_V_offset1_i_i_reg_190_reg[28] [25]),
        .O(int_in_V0[28]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\in_V_offset1_i_i_reg_190_reg[28] [26]),
        .O(int_in_V0[29]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_in_V_reg_n_6_[2] ),
        .O(int_in_V0[2]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\in_V_offset1_i_i_reg_190_reg[28] [27]),
        .O(int_in_V0[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \int_in_V[31]_i_1 
       (.I0(\int_in_V[31]_i_3_n_6 ),
        .I1(\waddr_reg_n_6_[3] ),
        .O(\int_in_V[31]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\in_V_offset1_i_i_reg_190_reg[28] [28]),
        .O(int_in_V0[31]));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \int_in_V[31]_i_3 
       (.I0(\waddr_reg_n_6_[2] ),
        .I1(s_axi_CONTROL_BUS_WVALID),
        .I2(out[1]),
        .I3(\waddr_reg_n_6_[0] ),
        .I4(\waddr_reg_n_6_[1] ),
        .I5(\waddr_reg_n_6_[4] ),
        .O(\int_in_V[31]_i_3_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\in_V_offset1_i_i_reg_190_reg[28] [0]),
        .O(int_in_V0[3]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\in_V_offset1_i_i_reg_190_reg[28] [1]),
        .O(int_in_V0[4]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\in_V_offset1_i_i_reg_190_reg[28] [2]),
        .O(int_in_V0[5]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\in_V_offset1_i_i_reg_190_reg[28] [3]),
        .O(int_in_V0[6]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\in_V_offset1_i_i_reg_190_reg[28] [4]),
        .O(int_in_V0[7]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\in_V_offset1_i_i_reg_190_reg[28] [5]),
        .O(int_in_V0[8]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\in_V_offset1_i_i_reg_190_reg[28] [6]),
        .O(int_in_V0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[0] 
       (.C(ap_clk),
        .CE(\int_in_V[31]_i_1_n_6 ),
        .D(int_in_V0[0]),
        .Q(\int_in_V_reg_n_6_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[10] 
       (.C(ap_clk),
        .CE(\int_in_V[31]_i_1_n_6 ),
        .D(int_in_V0[10]),
        .Q(\in_V_offset1_i_i_reg_190_reg[28] [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[11] 
       (.C(ap_clk),
        .CE(\int_in_V[31]_i_1_n_6 ),
        .D(int_in_V0[11]),
        .Q(\in_V_offset1_i_i_reg_190_reg[28] [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[12] 
       (.C(ap_clk),
        .CE(\int_in_V[31]_i_1_n_6 ),
        .D(int_in_V0[12]),
        .Q(\in_V_offset1_i_i_reg_190_reg[28] [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[13] 
       (.C(ap_clk),
        .CE(\int_in_V[31]_i_1_n_6 ),
        .D(int_in_V0[13]),
        .Q(\in_V_offset1_i_i_reg_190_reg[28] [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[14] 
       (.C(ap_clk),
        .CE(\int_in_V[31]_i_1_n_6 ),
        .D(int_in_V0[14]),
        .Q(\in_V_offset1_i_i_reg_190_reg[28] [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[15] 
       (.C(ap_clk),
        .CE(\int_in_V[31]_i_1_n_6 ),
        .D(int_in_V0[15]),
        .Q(\in_V_offset1_i_i_reg_190_reg[28] [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[16] 
       (.C(ap_clk),
        .CE(\int_in_V[31]_i_1_n_6 ),
        .D(int_in_V0[16]),
        .Q(\in_V_offset1_i_i_reg_190_reg[28] [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[17] 
       (.C(ap_clk),
        .CE(\int_in_V[31]_i_1_n_6 ),
        .D(int_in_V0[17]),
        .Q(\in_V_offset1_i_i_reg_190_reg[28] [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[18] 
       (.C(ap_clk),
        .CE(\int_in_V[31]_i_1_n_6 ),
        .D(int_in_V0[18]),
        .Q(\in_V_offset1_i_i_reg_190_reg[28] [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[19] 
       (.C(ap_clk),
        .CE(\int_in_V[31]_i_1_n_6 ),
        .D(int_in_V0[19]),
        .Q(\in_V_offset1_i_i_reg_190_reg[28] [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[1] 
       (.C(ap_clk),
        .CE(\int_in_V[31]_i_1_n_6 ),
        .D(int_in_V0[1]),
        .Q(\int_in_V_reg_n_6_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[20] 
       (.C(ap_clk),
        .CE(\int_in_V[31]_i_1_n_6 ),
        .D(int_in_V0[20]),
        .Q(\in_V_offset1_i_i_reg_190_reg[28] [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[21] 
       (.C(ap_clk),
        .CE(\int_in_V[31]_i_1_n_6 ),
        .D(int_in_V0[21]),
        .Q(\in_V_offset1_i_i_reg_190_reg[28] [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[22] 
       (.C(ap_clk),
        .CE(\int_in_V[31]_i_1_n_6 ),
        .D(int_in_V0[22]),
        .Q(\in_V_offset1_i_i_reg_190_reg[28] [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[23] 
       (.C(ap_clk),
        .CE(\int_in_V[31]_i_1_n_6 ),
        .D(int_in_V0[23]),
        .Q(\in_V_offset1_i_i_reg_190_reg[28] [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[24] 
       (.C(ap_clk),
        .CE(\int_in_V[31]_i_1_n_6 ),
        .D(int_in_V0[24]),
        .Q(\in_V_offset1_i_i_reg_190_reg[28] [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[25] 
       (.C(ap_clk),
        .CE(\int_in_V[31]_i_1_n_6 ),
        .D(int_in_V0[25]),
        .Q(\in_V_offset1_i_i_reg_190_reg[28] [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[26] 
       (.C(ap_clk),
        .CE(\int_in_V[31]_i_1_n_6 ),
        .D(int_in_V0[26]),
        .Q(\in_V_offset1_i_i_reg_190_reg[28] [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[27] 
       (.C(ap_clk),
        .CE(\int_in_V[31]_i_1_n_6 ),
        .D(int_in_V0[27]),
        .Q(\in_V_offset1_i_i_reg_190_reg[28] [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[28] 
       (.C(ap_clk),
        .CE(\int_in_V[31]_i_1_n_6 ),
        .D(int_in_V0[28]),
        .Q(\in_V_offset1_i_i_reg_190_reg[28] [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[29] 
       (.C(ap_clk),
        .CE(\int_in_V[31]_i_1_n_6 ),
        .D(int_in_V0[29]),
        .Q(\in_V_offset1_i_i_reg_190_reg[28] [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[2] 
       (.C(ap_clk),
        .CE(\int_in_V[31]_i_1_n_6 ),
        .D(int_in_V0[2]),
        .Q(\int_in_V_reg_n_6_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[30] 
       (.C(ap_clk),
        .CE(\int_in_V[31]_i_1_n_6 ),
        .D(int_in_V0[30]),
        .Q(\in_V_offset1_i_i_reg_190_reg[28] [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[31] 
       (.C(ap_clk),
        .CE(\int_in_V[31]_i_1_n_6 ),
        .D(int_in_V0[31]),
        .Q(\in_V_offset1_i_i_reg_190_reg[28] [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[3] 
       (.C(ap_clk),
        .CE(\int_in_V[31]_i_1_n_6 ),
        .D(int_in_V0[3]),
        .Q(\in_V_offset1_i_i_reg_190_reg[28] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[4] 
       (.C(ap_clk),
        .CE(\int_in_V[31]_i_1_n_6 ),
        .D(int_in_V0[4]),
        .Q(\in_V_offset1_i_i_reg_190_reg[28] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[5] 
       (.C(ap_clk),
        .CE(\int_in_V[31]_i_1_n_6 ),
        .D(int_in_V0[5]),
        .Q(\in_V_offset1_i_i_reg_190_reg[28] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[6] 
       (.C(ap_clk),
        .CE(\int_in_V[31]_i_1_n_6 ),
        .D(int_in_V0[6]),
        .Q(\in_V_offset1_i_i_reg_190_reg[28] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[7] 
       (.C(ap_clk),
        .CE(\int_in_V[31]_i_1_n_6 ),
        .D(int_in_V0[7]),
        .Q(\in_V_offset1_i_i_reg_190_reg[28] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[8] 
       (.C(ap_clk),
        .CE(\int_in_V[31]_i_1_n_6 ),
        .D(int_in_V0[8]),
        .Q(\in_V_offset1_i_i_reg_190_reg[28] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[9] 
       (.C(ap_clk),
        .CE(\int_in_V[31]_i_1_n_6 ),
        .D(int_in_V0[9]),
        .Q(\in_V_offset1_i_i_reg_190_reg[28] [6]),
        .R(SR));
  LUT6 #(
    .INIT(64'h777F7777888F8888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\rep_fu_68_reg[5] ),
        .I3(\rep_fu_68_reg[2] ),
        .I4(\int_ier_reg_n_6_[0] ),
        .I5(\int_isr_reg_n_6_[0] ),
        .O(\int_isr[0]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_CONTROL_BUS_WSTRB[0]),
        .I1(int_gie_i_2_n_6),
        .I2(\waddr_reg_n_6_[3] ),
        .O(int_isr6_out));
  LUT6 #(
    .INIT(64'h777777F7888888F8)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(int_isr6_out),
        .I2(p_0_in),
        .I3(\rep_fu_74_reg[5] ),
        .I4(\rep_fu_74_reg[2] ),
        .I5(p_1_in),
        .O(\int_isr[1]_i_1_n_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_6 ),
        .Q(\int_isr_reg_n_6_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_6 ),
        .Q(p_1_in),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_out_V_reg_n_6_[0] ),
        .O(int_out_V0[0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(Q[7]),
        .O(int_out_V0[10]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(Q[8]),
        .O(int_out_V0[11]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(Q[9]),
        .O(int_out_V0[12]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(Q[10]),
        .O(int_out_V0[13]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(Q[11]),
        .O(int_out_V0[14]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(Q[12]),
        .O(int_out_V0[15]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(Q[13]),
        .O(int_out_V0[16]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(Q[14]),
        .O(int_out_V0[17]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(Q[15]),
        .O(int_out_V0[18]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(Q[16]),
        .O(int_out_V0[19]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_out_V_reg_n_6_[1] ),
        .O(int_out_V0[1]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(Q[17]),
        .O(int_out_V0[20]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(Q[18]),
        .O(int_out_V0[21]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(Q[19]),
        .O(int_out_V0[22]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(Q[20]),
        .O(int_out_V0[23]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(Q[21]),
        .O(int_out_V0[24]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(Q[22]),
        .O(int_out_V0[25]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(Q[23]),
        .O(int_out_V0[26]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(Q[24]),
        .O(int_out_V0[27]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(Q[25]),
        .O(int_out_V0[28]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(Q[26]),
        .O(int_out_V0[29]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_out_V_reg_n_6_[2] ),
        .O(int_out_V0[2]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(Q[27]),
        .O(int_out_V0[30]));
  LUT2 #(
    .INIT(4'h8)) 
    \int_out_V[31]_i_1 
       (.I0(\waddr_reg_n_6_[3] ),
        .I1(\int_in_V[31]_i_3_n_6 ),
        .O(\int_out_V[31]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(Q[28]),
        .O(int_out_V0[31]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(Q[0]),
        .O(int_out_V0[3]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(Q[1]),
        .O(int_out_V0[4]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(Q[2]),
        .O(int_out_V0[5]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(Q[3]),
        .O(int_out_V0[6]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(Q[4]),
        .O(int_out_V0[7]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(Q[5]),
        .O(int_out_V0[8]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(Q[6]),
        .O(int_out_V0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[0] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_6 ),
        .D(int_out_V0[0]),
        .Q(\int_out_V_reg_n_6_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[10] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_6 ),
        .D(int_out_V0[10]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[11] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_6 ),
        .D(int_out_V0[11]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[12] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_6 ),
        .D(int_out_V0[12]),
        .Q(Q[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[13] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_6 ),
        .D(int_out_V0[13]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[14] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_6 ),
        .D(int_out_V0[14]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[15] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_6 ),
        .D(int_out_V0[15]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[16] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_6 ),
        .D(int_out_V0[16]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[17] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_6 ),
        .D(int_out_V0[17]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[18] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_6 ),
        .D(int_out_V0[18]),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[19] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_6 ),
        .D(int_out_V0[19]),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[1] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_6 ),
        .D(int_out_V0[1]),
        .Q(\int_out_V_reg_n_6_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[20] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_6 ),
        .D(int_out_V0[20]),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[21] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_6 ),
        .D(int_out_V0[21]),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[22] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_6 ),
        .D(int_out_V0[22]),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[23] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_6 ),
        .D(int_out_V0[23]),
        .Q(Q[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[24] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_6 ),
        .D(int_out_V0[24]),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[25] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_6 ),
        .D(int_out_V0[25]),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[26] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_6 ),
        .D(int_out_V0[26]),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[27] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_6 ),
        .D(int_out_V0[27]),
        .Q(Q[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[28] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_6 ),
        .D(int_out_V0[28]),
        .Q(Q[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[29] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_6 ),
        .D(int_out_V0[29]),
        .Q(Q[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[2] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_6 ),
        .D(int_out_V0[2]),
        .Q(\int_out_V_reg_n_6_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[30] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_6 ),
        .D(int_out_V0[30]),
        .Q(Q[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[31] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_6 ),
        .D(int_out_V0[31]),
        .Q(Q[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[3] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_6 ),
        .D(int_out_V0[3]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[4] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_6 ),
        .D(int_out_V0[4]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[5] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_6 ),
        .D(int_out_V0[5]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[6] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_6 ),
        .D(int_out_V0[6]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[7] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_6 ),
        .D(int_out_V0[7]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[8] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_6 ),
        .D(int_out_V0[8]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[9] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_6 ),
        .D(int_out_V0[9]),
        .Q(Q[6]),
        .R(SR));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(\int_isr_reg_n_6_[0] ),
        .I1(p_1_in),
        .I2(int_gie_reg_n_6),
        .O(interrupt));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[0]_i_1 
       (.I0(\int_in_V_reg_n_6_[0] ),
        .I1(\rdata[1]_i_2_n_6 ),
        .I2(\int_out_V_reg_n_6_[0] ),
        .I3(\rdata[1]_i_3_n_6 ),
        .I4(\rdata[0]_i_2_n_6 ),
        .I5(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[0]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_2 
       (.I0(\int_isr_reg_n_6_[0] ),
        .I1(int_gie_reg_n_6),
        .I2(s_axi_CONTROL_BUS_ARADDR[2]),
        .I3(\int_ier_reg_n_6_[0] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(Mem2Stream_Batch9_U0_ap_start),
        .O(\rdata[0]_i_2_n_6 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(Q[7]),
        .I3(s_axi_CONTROL_BUS_ARADDR[3]),
        .I4(\in_V_offset1_i_i_reg_190_reg[28] [7]),
        .I5(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[10]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(Q[8]),
        .I3(s_axi_CONTROL_BUS_ARADDR[3]),
        .I4(\in_V_offset1_i_i_reg_190_reg[28] [8]),
        .I5(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[11]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(Q[9]),
        .I3(s_axi_CONTROL_BUS_ARADDR[3]),
        .I4(\in_V_offset1_i_i_reg_190_reg[28] [9]),
        .I5(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[12]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(Q[10]),
        .I3(s_axi_CONTROL_BUS_ARADDR[3]),
        .I4(\in_V_offset1_i_i_reg_190_reg[28] [10]),
        .I5(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[13]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(Q[11]),
        .I3(s_axi_CONTROL_BUS_ARADDR[3]),
        .I4(\in_V_offset1_i_i_reg_190_reg[28] [11]),
        .I5(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[14]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(Q[12]),
        .I3(s_axi_CONTROL_BUS_ARADDR[3]),
        .I4(\in_V_offset1_i_i_reg_190_reg[28] [12]),
        .I5(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[15]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(Q[13]),
        .I3(s_axi_CONTROL_BUS_ARADDR[3]),
        .I4(\in_V_offset1_i_i_reg_190_reg[28] [13]),
        .I5(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[16]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(Q[14]),
        .I3(s_axi_CONTROL_BUS_ARADDR[3]),
        .I4(\in_V_offset1_i_i_reg_190_reg[28] [14]),
        .I5(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[17]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(Q[15]),
        .I3(s_axi_CONTROL_BUS_ARADDR[3]),
        .I4(\in_V_offset1_i_i_reg_190_reg[28] [15]),
        .I5(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[18]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(Q[16]),
        .I3(s_axi_CONTROL_BUS_ARADDR[3]),
        .I4(\in_V_offset1_i_i_reg_190_reg[28] [16]),
        .I5(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[19]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \rdata[1]_i_1 
       (.I0(\int_in_V_reg_n_6_[1] ),
        .I1(\rdata[1]_i_2_n_6 ),
        .I2(\int_out_V_reg_n_6_[1] ),
        .I3(\rdata[1]_i_3_n_6 ),
        .I4(\rdata[1]_i_4_n_6 ),
        .I5(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[1]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    \rdata[1]_i_2 
       (.I0(s_axi_CONTROL_BUS_ARADDR[4]),
        .I1(s_axi_CONTROL_BUS_ARADDR[3]),
        .I2(s_axi_CONTROL_BUS_ARADDR[2]),
        .O(\rdata[1]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rdata[1]_i_3 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .O(\rdata[1]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'h5050F4040000F404)) 
    \rdata[1]_i_4 
       (.I0(s_axi_CONTROL_BUS_ARADDR[4]),
        .I1(int_ap_done),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(p_0_in),
        .I4(s_axi_CONTROL_BUS_ARADDR[2]),
        .I5(p_1_in),
        .O(\rdata[1]_i_4_n_6 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(Q[17]),
        .I3(s_axi_CONTROL_BUS_ARADDR[3]),
        .I4(\in_V_offset1_i_i_reg_190_reg[28] [17]),
        .I5(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[20]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(Q[18]),
        .I3(s_axi_CONTROL_BUS_ARADDR[3]),
        .I4(\in_V_offset1_i_i_reg_190_reg[28] [18]),
        .I5(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[21]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(Q[19]),
        .I3(s_axi_CONTROL_BUS_ARADDR[3]),
        .I4(\in_V_offset1_i_i_reg_190_reg[28] [19]),
        .I5(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[22]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(Q[20]),
        .I3(s_axi_CONTROL_BUS_ARADDR[3]),
        .I4(\in_V_offset1_i_i_reg_190_reg[28] [20]),
        .I5(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[23]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(Q[21]),
        .I3(s_axi_CONTROL_BUS_ARADDR[3]),
        .I4(\in_V_offset1_i_i_reg_190_reg[28] [21]),
        .I5(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[24]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(Q[22]),
        .I3(s_axi_CONTROL_BUS_ARADDR[3]),
        .I4(\in_V_offset1_i_i_reg_190_reg[28] [22]),
        .I5(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[25]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(Q[23]),
        .I3(s_axi_CONTROL_BUS_ARADDR[3]),
        .I4(\in_V_offset1_i_i_reg_190_reg[28] [23]),
        .I5(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[26]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(Q[24]),
        .I3(s_axi_CONTROL_BUS_ARADDR[3]),
        .I4(\in_V_offset1_i_i_reg_190_reg[28] [24]),
        .I5(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[27]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(Q[25]),
        .I3(s_axi_CONTROL_BUS_ARADDR[3]),
        .I4(\in_V_offset1_i_i_reg_190_reg[28] [25]),
        .I5(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[28]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(Q[26]),
        .I3(s_axi_CONTROL_BUS_ARADDR[3]),
        .I4(\in_V_offset1_i_i_reg_190_reg[28] [26]),
        .I5(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[29]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_6 ),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[2]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h3000323230000202)) 
    \rdata[2]_i_2 
       (.I0(int_ap_idle),
        .I1(s_axi_CONTROL_BUS_ARADDR[2]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_out_V_reg_n_6_[2] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_in_V_reg_n_6_[2] ),
        .O(\rdata[2]_i_2_n_6 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(Q[27]),
        .I3(s_axi_CONTROL_BUS_ARADDR[3]),
        .I4(\in_V_offset1_i_i_reg_190_reg[28] [27]),
        .I5(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[30]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \rdata[31]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[1]),
        .I1(s_axi_CONTROL_BUS_ARVALID),
        .I2(rstate[1]),
        .I3(rstate[0]),
        .O(\rdata[31]_i_1_n_6 ));
  LUT3 #(
    .INIT(8'h10)) 
    \rdata[31]_i_2 
       (.I0(rstate[0]),
        .I1(rstate[1]),
        .I2(s_axi_CONTROL_BUS_ARVALID),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[31]_i_3 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(Q[28]),
        .I3(s_axi_CONTROL_BUS_ARADDR[3]),
        .I4(\in_V_offset1_i_i_reg_190_reg[28] [28]),
        .I5(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[31]_i_3_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_6 ),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[3]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h3000323230000202)) 
    \rdata[3]_i_2 
       (.I0(int_ap_ready),
        .I1(s_axi_CONTROL_BUS_ARADDR[2]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(Q[0]),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\in_V_offset1_i_i_reg_190_reg[28] [0]),
        .O(\rdata[3]_i_2_n_6 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(Q[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[3]),
        .I4(\in_V_offset1_i_i_reg_190_reg[28] [1]),
        .I5(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[4]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(Q[2]),
        .I3(s_axi_CONTROL_BUS_ARADDR[3]),
        .I4(\in_V_offset1_i_i_reg_190_reg[28] [2]),
        .I5(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[5]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(Q[3]),
        .I3(s_axi_CONTROL_BUS_ARADDR[3]),
        .I4(\in_V_offset1_i_i_reg_190_reg[28] [3]),
        .I5(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[6]_i_1_n_6 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_6 ),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[7]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h3000323230000202)) 
    \rdata[7]_i_2 
       (.I0(data0),
        .I1(s_axi_CONTROL_BUS_ARADDR[2]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(Q[4]),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\in_V_offset1_i_i_reg_190_reg[28] [4]),
        .O(\rdata[7]_i_2_n_6 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(Q[5]),
        .I3(s_axi_CONTROL_BUS_ARADDR[3]),
        .I4(\in_V_offset1_i_i_reg_190_reg[28] [5]),
        .I5(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[8]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(Q[6]),
        .I3(s_axi_CONTROL_BUS_ARADDR[3]),
        .I4(\in_V_offset1_i_i_reg_190_reg[28] [6]),
        .I5(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[9]_i_1_n_6 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[0]_i_1_n_6 ),
        .Q(s_axi_CONTROL_BUS_RDATA[0]),
        .R(\rdata[31]_i_1_n_6 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_6 ),
        .Q(s_axi_CONTROL_BUS_RDATA[10]),
        .R(\rdata[31]_i_1_n_6 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_6 ),
        .Q(s_axi_CONTROL_BUS_RDATA[11]),
        .R(\rdata[31]_i_1_n_6 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_6 ),
        .Q(s_axi_CONTROL_BUS_RDATA[12]),
        .R(\rdata[31]_i_1_n_6 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_6 ),
        .Q(s_axi_CONTROL_BUS_RDATA[13]),
        .R(\rdata[31]_i_1_n_6 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_6 ),
        .Q(s_axi_CONTROL_BUS_RDATA[14]),
        .R(\rdata[31]_i_1_n_6 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_6 ),
        .Q(s_axi_CONTROL_BUS_RDATA[15]),
        .R(\rdata[31]_i_1_n_6 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_6 ),
        .Q(s_axi_CONTROL_BUS_RDATA[16]),
        .R(\rdata[31]_i_1_n_6 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_6 ),
        .Q(s_axi_CONTROL_BUS_RDATA[17]),
        .R(\rdata[31]_i_1_n_6 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_6 ),
        .Q(s_axi_CONTROL_BUS_RDATA[18]),
        .R(\rdata[31]_i_1_n_6 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_6 ),
        .Q(s_axi_CONTROL_BUS_RDATA[19]),
        .R(\rdata[31]_i_1_n_6 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[1]_i_1_n_6 ),
        .Q(s_axi_CONTROL_BUS_RDATA[1]),
        .R(\rdata[31]_i_1_n_6 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_6 ),
        .Q(s_axi_CONTROL_BUS_RDATA[20]),
        .R(\rdata[31]_i_1_n_6 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_6 ),
        .Q(s_axi_CONTROL_BUS_RDATA[21]),
        .R(\rdata[31]_i_1_n_6 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_6 ),
        .Q(s_axi_CONTROL_BUS_RDATA[22]),
        .R(\rdata[31]_i_1_n_6 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_6 ),
        .Q(s_axi_CONTROL_BUS_RDATA[23]),
        .R(\rdata[31]_i_1_n_6 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_6 ),
        .Q(s_axi_CONTROL_BUS_RDATA[24]),
        .R(\rdata[31]_i_1_n_6 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_6 ),
        .Q(s_axi_CONTROL_BUS_RDATA[25]),
        .R(\rdata[31]_i_1_n_6 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_6 ),
        .Q(s_axi_CONTROL_BUS_RDATA[26]),
        .R(\rdata[31]_i_1_n_6 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_6 ),
        .Q(s_axi_CONTROL_BUS_RDATA[27]),
        .R(\rdata[31]_i_1_n_6 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_6 ),
        .Q(s_axi_CONTROL_BUS_RDATA[28]),
        .R(\rdata[31]_i_1_n_6 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_6 ),
        .Q(s_axi_CONTROL_BUS_RDATA[29]),
        .R(\rdata[31]_i_1_n_6 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_6 ),
        .Q(s_axi_CONTROL_BUS_RDATA[2]),
        .R(\rdata[31]_i_1_n_6 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_6 ),
        .Q(s_axi_CONTROL_BUS_RDATA[30]),
        .R(\rdata[31]_i_1_n_6 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_6 ),
        .Q(s_axi_CONTROL_BUS_RDATA[31]),
        .R(\rdata[31]_i_1_n_6 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_6 ),
        .Q(s_axi_CONTROL_BUS_RDATA[3]),
        .R(\rdata[31]_i_1_n_6 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_6 ),
        .Q(s_axi_CONTROL_BUS_RDATA[4]),
        .R(\rdata[31]_i_1_n_6 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_6 ),
        .Q(s_axi_CONTROL_BUS_RDATA[5]),
        .R(\rdata[31]_i_1_n_6 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_6 ),
        .Q(s_axi_CONTROL_BUS_RDATA[6]),
        .R(\rdata[31]_i_1_n_6 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_1_n_6 ),
        .Q(s_axi_CONTROL_BUS_RDATA[7]),
        .R(\rdata[31]_i_1_n_6 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_6 ),
        .Q(s_axi_CONTROL_BUS_RDATA[8]),
        .R(\rdata[31]_i_1_n_6 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_6 ),
        .Q(s_axi_CONTROL_BUS_RDATA[9]),
        .R(\rdata[31]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h002E)) 
    \rstate[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARVALID),
        .I1(rstate[0]),
        .I2(s_axi_CONTROL_BUS_RREADY),
        .I3(rstate[1]),
        .O(\rstate[0]_i_1_n_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1_n_6 ),
        .Q(rstate[0]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(rstate[1]),
        .S(SR));
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_CONTROL_BUS_ARREADY_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .O(s_axi_CONTROL_BUS_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_CONTROL_BUS_RVALID_INST_0
       (.I0(rstate[0]),
        .I1(rstate[1]),
        .O(s_axi_CONTROL_BUS_RVALID));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[4]_i_1 
       (.I0(out[0]),
        .I1(s_axi_CONTROL_BUS_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CONTROL_BUS_AWADDR[0]),
        .Q(\waddr_reg_n_6_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CONTROL_BUS_AWADDR[1]),
        .Q(\waddr_reg_n_6_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CONTROL_BUS_AWADDR[2]),
        .Q(\waddr_reg_n_6_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CONTROL_BUS_AWADDR[3]),
        .Q(\waddr_reg_n_6_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CONTROL_BUS_AWADDR[4]),
        .Q(\waddr_reg_n_6_[4] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi
   (hostmem_WREADY,
    SR,
    m_axi_hostmem_RREADY,
    hostmem_AWREADY,
    m_axi_hostmem_BREADY,
    \pout_reg[2] ,
    hostmem_BVALID,
    m_axi_hostmem_WVALID,
    m_axi_hostmem_WLAST,
    hostmem_ARREADY,
    m_axi_hostmem_ARVALID,
    m_axi_hostmem_AWVALID,
    Q,
    s_ready_t_reg,
    \data_p1_reg[28] ,
    load_p1_from_p2,
    m_axi_hostmem_AWADDR,
    m_axi_hostmem_ARADDR,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    \m_axi_hostmem_ARLEN[3] ,
    m_axi_hostmem_WDATA,
    m_axi_hostmem_WSTRB,
    \e_V_reg_170_reg[63] ,
    ap_clk,
    D,
    Stream2Mem_Batch_U0_m_axi_out_V_WVALID,
    m_axi_hostmem_RLAST,
    m_axi_hostmem_RRESP,
    m_axi_hostmem_RVALID,
    data_vld_reg,
    ap_rst_n,
    m_axi_hostmem_ARREADY,
    m_axi_hostmem_WREADY,
    m_axi_hostmem_AWREADY,
    m_axi_hostmem_BVALID,
    pop0,
    Mem2Stream_Batch9_U0_m_axi_in_V_RREADY,
    Stream2Mem_Batch_U0_m_axi_out_V_AWVALID,
    Mem2Stream_Batch9_U0_m_axi_in_V_ARVALID,
    \sum2_reg_157_reg[28] ,
    Stream2Mem_Batch_U0_m_axi_out_V_AWLEN,
    \sum2_reg_157_reg[28]_0 ,
    \ap_CS_fsm_reg[2]_1 ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    \ap_CS_fsm_reg[1]_2 ,
    E,
    \ap_CS_fsm_reg[1]_3 ,
    \sum2_reg_157_reg[28]_1 ,
    s_ready_t_reg_0,
    \data_p2_reg[28] );
  output hostmem_WREADY;
  output [0:0]SR;
  output m_axi_hostmem_RREADY;
  output hostmem_AWREADY;
  output m_axi_hostmem_BREADY;
  output \pout_reg[2] ;
  output hostmem_BVALID;
  output m_axi_hostmem_WVALID;
  output m_axi_hostmem_WLAST;
  output hostmem_ARREADY;
  output m_axi_hostmem_ARVALID;
  output m_axi_hostmem_AWVALID;
  output [3:0]Q;
  output [0:0]s_ready_t_reg;
  output [28:0]\data_p1_reg[28] ;
  output load_p1_from_p2;
  output [28:0]m_axi_hostmem_AWADDR;
  output [28:0]m_axi_hostmem_ARADDR;
  output \ap_CS_fsm_reg[1] ;
  output [0:0]\ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[2]_0 ;
  output [3:0]\m_axi_hostmem_ARLEN[3] ;
  output [63:0]m_axi_hostmem_WDATA;
  output [7:0]m_axi_hostmem_WSTRB;
  output [63:0]\e_V_reg_170_reg[63] ;
  input ap_clk;
  input [63:0]D;
  input Stream2Mem_Batch_U0_m_axi_out_V_WVALID;
  input [64:0]m_axi_hostmem_RLAST;
  input [1:0]m_axi_hostmem_RRESP;
  input m_axi_hostmem_RVALID;
  input data_vld_reg;
  input ap_rst_n;
  input m_axi_hostmem_ARREADY;
  input m_axi_hostmem_WREADY;
  input m_axi_hostmem_AWREADY;
  input m_axi_hostmem_BVALID;
  input pop0;
  input Mem2Stream_Batch9_U0_m_axi_in_V_RREADY;
  input Stream2Mem_Batch_U0_m_axi_out_V_AWVALID;
  input Mem2Stream_Batch9_U0_m_axi_in_V_ARVALID;
  input [28:0]\sum2_reg_157_reg[28] ;
  input [1:0]Stream2Mem_Batch_U0_m_axi_out_V_AWLEN;
  input [28:0]\sum2_reg_157_reg[28]_0 ;
  input [30:0]\ap_CS_fsm_reg[2]_1 ;
  input [0:0]\ap_CS_fsm_reg[1]_0 ;
  input [0:0]\ap_CS_fsm_reg[1]_1 ;
  input [0:0]\ap_CS_fsm_reg[1]_2 ;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[1]_3 ;
  input [28:0]\sum2_reg_157_reg[28]_1 ;
  input [0:0]s_ready_t_reg_0;
  input [28:0]\data_p2_reg[28] ;

  wire AWREADY_Dummy;
  wire [63:0]D;
  wire [0:0]E;
  wire Mem2Stream_Batch9_U0_m_axi_in_V_ARVALID;
  wire Mem2Stream_Batch9_U0_m_axi_in_V_RREADY;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [1:0]Stream2Mem_Batch_U0_m_axi_out_V_AWLEN;
  wire Stream2Mem_Batch_U0_m_axi_out_V_AWVALID;
  wire Stream2Mem_Batch_U0_m_axi_out_V_WVALID;
  wire \ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[1]_1 ;
  wire [0:0]\ap_CS_fsm_reg[1]_2 ;
  wire [0:0]\ap_CS_fsm_reg[1]_3 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire [30:0]\ap_CS_fsm_reg[2]_1 ;
  wire ap_clk;
  wire ap_rst_n;
  wire bus_write_n_14;
  wire [28:0]\data_p1_reg[28] ;
  wire [28:0]\data_p2_reg[28] ;
  wire data_vld_reg;
  wire [63:0]\e_V_reg_170_reg[63] ;
  wire hostmem_ARREADY;
  wire hostmem_AWREADY;
  wire hostmem_BVALID;
  wire hostmem_WREADY;
  wire load_p1_from_p2;
  wire [28:0]m_axi_hostmem_ARADDR;
  wire [3:0]\m_axi_hostmem_ARLEN[3] ;
  wire m_axi_hostmem_ARREADY;
  wire m_axi_hostmem_ARVALID;
  wire [28:0]m_axi_hostmem_AWADDR;
  wire m_axi_hostmem_AWREADY;
  wire m_axi_hostmem_AWVALID;
  wire m_axi_hostmem_BREADY;
  wire m_axi_hostmem_BVALID;
  wire [64:0]m_axi_hostmem_RLAST;
  wire m_axi_hostmem_RREADY;
  wire [1:0]m_axi_hostmem_RRESP;
  wire m_axi_hostmem_RVALID;
  wire [63:0]m_axi_hostmem_WDATA;
  wire m_axi_hostmem_WLAST;
  wire m_axi_hostmem_WREADY;
  wire [7:0]m_axi_hostmem_WSTRB;
  wire m_axi_hostmem_WVALID;
  wire [0:0]p_0_in;
  wire pop0;
  wire \pout_reg[2] ;
  wire req_en__6;
  wire [0:0]s_ready_t_reg;
  wire [0:0]s_ready_t_reg_0;
  wire [28:0]\sum2_reg_157_reg[28] ;
  wire [28:0]\sum2_reg_157_reg[28]_0 ;
  wire [28:0]\sum2_reg_157_reg[28]_1 ;
  wire throttl_cnt10_out__4;
  wire [0:0]throttl_cnt_reg;
  wire wreq_throttl_n_11;
  wire wreq_throttl_n_6;
  wire wreq_throttl_n_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_read bus_read
       (.Mem2Stream_Batch9_U0_m_axi_in_V_ARVALID(Mem2Stream_Batch9_U0_m_axi_in_V_ARVALID),
        .Mem2Stream_Batch9_U0_m_axi_in_V_RREADY(Mem2Stream_Batch9_U0_m_axi_in_V_RREADY),
        .Q(s_ready_t_reg),
        .SR(SR),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm_reg[1]_1 ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_1 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\data_p1_reg[28] (\data_p1_reg[28] ),
        .\data_p2_reg[28] (\data_p2_reg[28] ),
        .\e_V_reg_170_reg[63] (\e_V_reg_170_reg[63] ),
        .load_p1_from_p2(load_p1_from_p2),
        .m_axi_hostmem_ARADDR(m_axi_hostmem_ARADDR),
        .\m_axi_hostmem_ARLEN[3] (\m_axi_hostmem_ARLEN[3] ),
        .m_axi_hostmem_ARREADY(m_axi_hostmem_ARREADY),
        .m_axi_hostmem_ARVALID(m_axi_hostmem_ARVALID),
        .m_axi_hostmem_RLAST(m_axi_hostmem_RLAST),
        .m_axi_hostmem_RREADY(m_axi_hostmem_RREADY),
        .m_axi_hostmem_RRESP(m_axi_hostmem_RRESP),
        .m_axi_hostmem_RVALID(m_axi_hostmem_RVALID),
        .s_ready_t_reg(hostmem_ARREADY),
        .s_ready_t_reg_0(s_ready_t_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_write bus_write
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(D),
        .E(bus_write_n_14),
        .Q(Q),
        .SR(SR),
        .Stream2Mem_Batch_U0_m_axi_out_V_AWVALID(Stream2Mem_Batch_U0_m_axi_out_V_AWVALID),
        .Stream2Mem_Batch_U0_m_axi_out_V_WVALID(Stream2Mem_Batch_U0_m_axi_out_V_WVALID),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1]_2 ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_3 ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[2]_0 ({Stream2Mem_Batch_U0_m_axi_out_V_AWLEN,\sum2_reg_157_reg[28]_1 }),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .data_vld_reg(data_vld_reg),
        .full_n_reg(E),
        .hostmem_BVALID(hostmem_BVALID),
        .m_axi_hostmem_AWADDR(m_axi_hostmem_AWADDR),
        .m_axi_hostmem_AWREADY(m_axi_hostmem_AWREADY),
        .m_axi_hostmem_AWVALID(m_axi_hostmem_AWVALID),
        .m_axi_hostmem_BREADY(m_axi_hostmem_BREADY),
        .m_axi_hostmem_BVALID(m_axi_hostmem_BVALID),
        .m_axi_hostmem_WDATA(m_axi_hostmem_WDATA),
        .m_axi_hostmem_WLAST(m_axi_hostmem_WLAST),
        .m_axi_hostmem_WREADY(m_axi_hostmem_WREADY),
        .m_axi_hostmem_WSTRB(m_axi_hostmem_WSTRB),
        .m_axi_hostmem_WVALID(m_axi_hostmem_WVALID),
        .mem_reg(hostmem_WREADY),
        .pop0(pop0),
        .\pout_reg[2] (\pout_reg[2] ),
        .req_en__6(req_en__6),
        .s_ready_t_reg(hostmem_AWREADY),
        .\sum2_reg_157_reg[28] (\sum2_reg_157_reg[28] ),
        .\sum2_reg_157_reg[28]_0 (\sum2_reg_157_reg[28]_0 ),
        .throttl_cnt10_out__4(throttl_cnt10_out__4),
        .\throttl_cnt_reg[0] (p_0_in),
        .\throttl_cnt_reg[0]_0 (throttl_cnt_reg),
        .\throttl_cnt_reg[3] (wreq_throttl_n_9),
        .\throttl_cnt_reg[4] (wreq_throttl_n_6),
        .\throttl_cnt_reg[7] (wreq_throttl_n_11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_throttl wreq_throttl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(p_0_in),
        .E(bus_write_n_14),
        .Q(throttl_cnt_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .\could_multi_bursts.awlen_buf_reg[3] (Q[3:1]),
        .\could_multi_bursts.loop_cnt_reg[0] (wreq_throttl_n_9),
        .\could_multi_bursts.loop_cnt_reg[0]_0 (wreq_throttl_n_11),
        .m_axi_hostmem_AWREADY(m_axi_hostmem_AWREADY),
        .req_en__6(req_en__6),
        .throttl_cnt10_out__4(throttl_cnt10_out__4),
        .\throttl_cnt_reg[7]_0 (wreq_throttl_n_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_buffer
   (mem_reg_0,
    data_valid,
    SR,
    \q_reg[0] ,
    DI,
    \usedw_reg[7]_0 ,
    \bus_equal_gen.WVALID_Dummy_reg ,
    S,
    \usedw_reg[7]_1 ,
    \bus_equal_gen.strb_buf_reg[7] ,
    ap_clk,
    D,
    Stream2Mem_Batch_U0_m_axi_out_V_WVALID,
    ap_rst_n,
    Q,
    m_axi_hostmem_WREADY,
    \bus_equal_gen.WVALID_Dummy_reg_0 ,
    burst_valid,
    full_n_reg_0,
    \usedw_reg[5]_0 );
  output mem_reg_0;
  output data_valid;
  output [0:0]SR;
  output \q_reg[0] ;
  output [3:0]DI;
  output [2:0]\usedw_reg[7]_0 ;
  output \bus_equal_gen.WVALID_Dummy_reg ;
  output [3:0]S;
  output [2:0]\usedw_reg[7]_1 ;
  output [71:0]\bus_equal_gen.strb_buf_reg[7] ;
  input ap_clk;
  input [63:0]D;
  input Stream2Mem_Batch_U0_m_axi_out_V_WVALID;
  input ap_rst_n;
  input [1:0]Q;
  input m_axi_hostmem_WREADY;
  input \bus_equal_gen.WVALID_Dummy_reg_0 ;
  input burst_valid;
  input [0:0]full_n_reg_0;
  input [6:0]\usedw_reg[5]_0 ;

  wire [63:0]D;
  wire [3:0]DI;
  wire [1:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire Stream2Mem_Batch_U0_m_axi_out_V_WVALID;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire \bus_equal_gen.WVALID_Dummy_reg_0 ;
  wire [71:0]\bus_equal_gen.strb_buf_reg[7] ;
  wire data_valid;
  wire \dout_buf[0]_i_1_n_6 ;
  wire \dout_buf[10]_i_1_n_6 ;
  wire \dout_buf[11]_i_1_n_6 ;
  wire \dout_buf[12]_i_1_n_6 ;
  wire \dout_buf[13]_i_1_n_6 ;
  wire \dout_buf[14]_i_1_n_6 ;
  wire \dout_buf[15]_i_1_n_6 ;
  wire \dout_buf[16]_i_1_n_6 ;
  wire \dout_buf[17]_i_1_n_6 ;
  wire \dout_buf[18]_i_1_n_6 ;
  wire \dout_buf[19]_i_1_n_6 ;
  wire \dout_buf[1]_i_1_n_6 ;
  wire \dout_buf[20]_i_1_n_6 ;
  wire \dout_buf[21]_i_1_n_6 ;
  wire \dout_buf[22]_i_1_n_6 ;
  wire \dout_buf[23]_i_1_n_6 ;
  wire \dout_buf[24]_i_1_n_6 ;
  wire \dout_buf[25]_i_1_n_6 ;
  wire \dout_buf[26]_i_1_n_6 ;
  wire \dout_buf[27]_i_1_n_6 ;
  wire \dout_buf[28]_i_1_n_6 ;
  wire \dout_buf[29]_i_1_n_6 ;
  wire \dout_buf[2]_i_1_n_6 ;
  wire \dout_buf[30]_i_1_n_6 ;
  wire \dout_buf[31]_i_1_n_6 ;
  wire \dout_buf[32]_i_1_n_6 ;
  wire \dout_buf[33]_i_1_n_6 ;
  wire \dout_buf[34]_i_1_n_6 ;
  wire \dout_buf[35]_i_1_n_6 ;
  wire \dout_buf[36]_i_1_n_6 ;
  wire \dout_buf[37]_i_1_n_6 ;
  wire \dout_buf[38]_i_1_n_6 ;
  wire \dout_buf[39]_i_1_n_6 ;
  wire \dout_buf[3]_i_1_n_6 ;
  wire \dout_buf[40]_i_1_n_6 ;
  wire \dout_buf[41]_i_1_n_6 ;
  wire \dout_buf[42]_i_1_n_6 ;
  wire \dout_buf[43]_i_1_n_6 ;
  wire \dout_buf[44]_i_1_n_6 ;
  wire \dout_buf[45]_i_1_n_6 ;
  wire \dout_buf[46]_i_1_n_6 ;
  wire \dout_buf[47]_i_1_n_6 ;
  wire \dout_buf[48]_i_1_n_6 ;
  wire \dout_buf[49]_i_1_n_6 ;
  wire \dout_buf[4]_i_1_n_6 ;
  wire \dout_buf[50]_i_1_n_6 ;
  wire \dout_buf[51]_i_1_n_6 ;
  wire \dout_buf[52]_i_1_n_6 ;
  wire \dout_buf[53]_i_1_n_6 ;
  wire \dout_buf[54]_i_1_n_6 ;
  wire \dout_buf[55]_i_1_n_6 ;
  wire \dout_buf[56]_i_1_n_6 ;
  wire \dout_buf[57]_i_1_n_6 ;
  wire \dout_buf[58]_i_1_n_6 ;
  wire \dout_buf[59]_i_1_n_6 ;
  wire \dout_buf[5]_i_1_n_6 ;
  wire \dout_buf[60]_i_1_n_6 ;
  wire \dout_buf[61]_i_1_n_6 ;
  wire \dout_buf[62]_i_1_n_6 ;
  wire \dout_buf[63]_i_1_n_6 ;
  wire \dout_buf[64]_i_1_n_6 ;
  wire \dout_buf[65]_i_1_n_6 ;
  wire \dout_buf[66]_i_1_n_6 ;
  wire \dout_buf[67]_i_1_n_6 ;
  wire \dout_buf[68]_i_1_n_6 ;
  wire \dout_buf[69]_i_1_n_6 ;
  wire \dout_buf[6]_i_1_n_6 ;
  wire \dout_buf[70]_i_1_n_6 ;
  wire \dout_buf[71]_i_2_n_6 ;
  wire \dout_buf[7]_i_1_n_6 ;
  wire \dout_buf[8]_i_1_n_6 ;
  wire \dout_buf[9]_i_1_n_6 ;
  wire dout_valid_i_1_n_6;
  wire empty_n_i_1_n_6;
  wire empty_n_i_2_n_6;
  wire empty_n_i_3__0_n_6;
  wire empty_n_reg_n_6;
  wire full_n_i_1_n_6;
  wire full_n_i_2__5_n_6;
  wire full_n_i_3__0_n_6;
  wire [0:0]full_n_reg_0;
  wire m_axi_hostmem_WREADY;
  wire mem_reg_0;
  wire mem_reg_i_74_n_6;
  wire mem_reg_i_75_n_6;
  wire mem_reg_i_76_n_6;
  wire mem_reg_i_77_n_6;
  wire mem_reg_i_82_n_6;
  wire pop;
  wire [71:0]q_buf;
  wire \q_reg[0] ;
  wire [71:0]q_tmp;
  wire [7:0]raddr;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2__4_n_6;
  wire show_ahead_i_3_n_6;
  wire show_ahead_i_4_n_6;
  wire show_ahead_i_5_n_6;
  wire \usedw[0]_i_1_n_6 ;
  wire \usedw[7]_i_1_n_6 ;
  wire [6:0]\usedw_reg[5]_0 ;
  wire [2:0]\usedw_reg[7]_0 ;
  wire [2:0]\usedw_reg[7]_1 ;
  wire [7:6]usedw_reg__0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_6 ;
  wire \waddr[1]_i_1_n_6 ;
  wire \waddr[2]_i_1_n_6 ;
  wire \waddr[3]_i_1_n_6 ;
  wire \waddr[4]_i_1__0_n_6 ;
  wire \waddr[5]_i_1_n_6 ;
  wire \waddr[6]_i_1_n_6 ;
  wire \waddr[6]_i_2_n_6 ;
  wire \waddr[7]_i_2_n_6 ;
  wire \waddr[7]_i_3_n_6 ;
  wire \waddr[7]_i_4_n_6 ;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  LUT6 #(
    .INIT(64'h1011000000000000)) 
    \bus_equal_gen.WLAST_Dummy_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(m_axi_hostmem_WREADY),
        .I3(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I4(data_valid),
        .I5(burst_valid),
        .O(\q_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    \bus_equal_gen.WVALID_Dummy_i_1 
       (.I0(data_valid),
        .I1(burst_valid),
        .I2(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I3(m_axi_hostmem_WREADY),
        .O(\bus_equal_gen.WVALID_Dummy_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[32]_i_1 
       (.I0(q_tmp[32]),
        .I1(q_buf[32]),
        .I2(show_ahead),
        .O(\dout_buf[32]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[33]_i_1 
       (.I0(q_tmp[33]),
        .I1(q_buf[33]),
        .I2(show_ahead),
        .O(\dout_buf[33]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_1 
       (.I0(q_tmp[34]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[35]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[35]),
        .I2(show_ahead),
        .O(\dout_buf[35]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[36]_i_1 
       (.I0(q_tmp[36]),
        .I1(q_buf[36]),
        .I2(show_ahead),
        .O(\dout_buf[36]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[37]_i_1 
       (.I0(q_tmp[37]),
        .I1(q_buf[37]),
        .I2(show_ahead),
        .O(\dout_buf[37]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[38]_i_1 
       (.I0(q_tmp[38]),
        .I1(q_buf[38]),
        .I2(show_ahead),
        .O(\dout_buf[38]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[39]_i_1 
       (.I0(q_tmp[39]),
        .I1(q_buf[39]),
        .I2(show_ahead),
        .O(\dout_buf[39]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[40]_i_1 
       (.I0(q_tmp[40]),
        .I1(q_buf[40]),
        .I2(show_ahead),
        .O(\dout_buf[40]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[41]_i_1 
       (.I0(q_tmp[41]),
        .I1(q_buf[41]),
        .I2(show_ahead),
        .O(\dout_buf[41]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[42]_i_1 
       (.I0(q_tmp[42]),
        .I1(q_buf[42]),
        .I2(show_ahead),
        .O(\dout_buf[42]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[43]_i_1 
       (.I0(q_tmp[43]),
        .I1(q_buf[43]),
        .I2(show_ahead),
        .O(\dout_buf[43]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[44]_i_1 
       (.I0(q_tmp[44]),
        .I1(q_buf[44]),
        .I2(show_ahead),
        .O(\dout_buf[44]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[45]_i_1 
       (.I0(q_tmp[45]),
        .I1(q_buf[45]),
        .I2(show_ahead),
        .O(\dout_buf[45]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[46]_i_1 
       (.I0(q_tmp[46]),
        .I1(q_buf[46]),
        .I2(show_ahead),
        .O(\dout_buf[46]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[47]_i_1 
       (.I0(q_tmp[47]),
        .I1(q_buf[47]),
        .I2(show_ahead),
        .O(\dout_buf[47]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[48]_i_1 
       (.I0(q_tmp[48]),
        .I1(q_buf[48]),
        .I2(show_ahead),
        .O(\dout_buf[48]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[49]_i_1 
       (.I0(q_tmp[49]),
        .I1(q_buf[49]),
        .I2(show_ahead),
        .O(\dout_buf[49]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[50]_i_1 
       (.I0(q_tmp[50]),
        .I1(q_buf[50]),
        .I2(show_ahead),
        .O(\dout_buf[50]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[51]_i_1 
       (.I0(q_tmp[51]),
        .I1(q_buf[51]),
        .I2(show_ahead),
        .O(\dout_buf[51]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[52]_i_1 
       (.I0(q_tmp[52]),
        .I1(q_buf[52]),
        .I2(show_ahead),
        .O(\dout_buf[52]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[53]_i_1 
       (.I0(q_tmp[53]),
        .I1(q_buf[53]),
        .I2(show_ahead),
        .O(\dout_buf[53]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[54]_i_1 
       (.I0(q_tmp[54]),
        .I1(q_buf[54]),
        .I2(show_ahead),
        .O(\dout_buf[54]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[55]_i_1 
       (.I0(q_tmp[55]),
        .I1(q_buf[55]),
        .I2(show_ahead),
        .O(\dout_buf[55]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[56]_i_1 
       (.I0(q_tmp[56]),
        .I1(q_buf[56]),
        .I2(show_ahead),
        .O(\dout_buf[56]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[57]_i_1 
       (.I0(q_tmp[57]),
        .I1(q_buf[57]),
        .I2(show_ahead),
        .O(\dout_buf[57]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[58]_i_1 
       (.I0(q_tmp[58]),
        .I1(q_buf[58]),
        .I2(show_ahead),
        .O(\dout_buf[58]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[59]_i_1 
       (.I0(q_tmp[59]),
        .I1(q_buf[59]),
        .I2(show_ahead),
        .O(\dout_buf[59]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[60]_i_1 
       (.I0(q_tmp[60]),
        .I1(q_buf[60]),
        .I2(show_ahead),
        .O(\dout_buf[60]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[61]_i_1 
       (.I0(q_tmp[61]),
        .I1(q_buf[61]),
        .I2(show_ahead),
        .O(\dout_buf[61]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[62]_i_1 
       (.I0(q_tmp[62]),
        .I1(q_buf[62]),
        .I2(show_ahead),
        .O(\dout_buf[62]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[63]_i_1 
       (.I0(q_tmp[63]),
        .I1(q_buf[63]),
        .I2(show_ahead),
        .O(\dout_buf[63]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[64]_i_1 
       (.I0(q_tmp[71]),
        .I1(q_buf[64]),
        .I2(show_ahead),
        .O(\dout_buf[64]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[65]_i_1 
       (.I0(q_tmp[71]),
        .I1(q_buf[65]),
        .I2(show_ahead),
        .O(\dout_buf[65]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[66]_i_1 
       (.I0(q_tmp[71]),
        .I1(q_buf[66]),
        .I2(show_ahead),
        .O(\dout_buf[66]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[67]_i_1 
       (.I0(q_tmp[71]),
        .I1(q_buf[67]),
        .I2(show_ahead),
        .O(\dout_buf[67]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[68]_i_1 
       (.I0(q_tmp[71]),
        .I1(q_buf[68]),
        .I2(show_ahead),
        .O(\dout_buf[68]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[69]_i_1 
       (.I0(q_tmp[71]),
        .I1(q_buf[69]),
        .I2(show_ahead),
        .O(\dout_buf[69]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[70]_i_1 
       (.I0(q_tmp[71]),
        .I1(q_buf[70]),
        .I2(show_ahead),
        .O(\dout_buf[70]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'hA2FF0000)) 
    \dout_buf[71]_i_1 
       (.I0(burst_valid),
        .I1(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I2(m_axi_hostmem_WREADY),
        .I3(data_valid),
        .I4(empty_n_reg_n_6),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[71]_i_2 
       (.I0(q_tmp[71]),
        .I1(q_buf[71]),
        .I2(show_ahead),
        .O(\dout_buf[71]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[32]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[33]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[35]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[36]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[37]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[38]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[39]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[40]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[41]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[42]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[43]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[44]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[45]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[46]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[47]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[48]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[49]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[50]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[51]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[52]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[53]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[54]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[55]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[56]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[57]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[58]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[59]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[60]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[61]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[62]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[63]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [63]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[64]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [64]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[65]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [65]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[66]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [66]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[67]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [67]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[68] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[68]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [68]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[69] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[69]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [69]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[70] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[70]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [70]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[71] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[71]_i_2_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [71]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_6 ),
        .Q(\bus_equal_gen.strb_buf_reg[7] [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'hBAAAFFAA)) 
    dout_valid_i_1
       (.I0(empty_n_reg_n_6),
        .I1(m_axi_hostmem_WREADY),
        .I2(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I3(data_valid),
        .I4(burst_valid),
        .O(dout_valid_i_1_n_6));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_6),
        .Q(data_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2_n_6),
        .I1(pop),
        .I2(Stream2Mem_Batch_U0_m_axi_out_V_WVALID),
        .I3(mem_reg_0),
        .I4(empty_n_reg_n_6),
        .O(empty_n_i_1_n_6));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    empty_n_i_2
       (.I0(DI[1]),
        .I1(\usedw_reg[7]_0 [0]),
        .I2(\usedw_reg[7]_0 [2]),
        .I3(show_ahead_i_4_n_6),
        .I4(\usedw_reg[7]_0 [1]),
        .I5(empty_n_i_3__0_n_6),
        .O(empty_n_i_2_n_6));
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_3__0
       (.I0(DI[2]),
        .I1(DI[3]),
        .O(empty_n_i_3__0_n_6));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_6),
        .Q(empty_n_reg_n_6),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFD5F5)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(full_n_i_2__5_n_6),
        .I2(mem_reg_0),
        .I3(Stream2Mem_Batch_U0_m_axi_out_V_WVALID),
        .I4(pop),
        .O(full_n_i_1_n_6));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__5
       (.I0(\usedw_reg[7]_0 [1]),
        .I1(\usedw_reg[7]_0 [2]),
        .I2(usedw_reg__0[7]),
        .I3(usedw_reg__0[6]),
        .I4(full_n_i_3__0_n_6),
        .O(full_n_i_2__5_n_6));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__0
       (.I0(DI[3]),
        .I1(DI[2]),
        .I2(DI[1]),
        .I3(\usedw_reg[7]_0 [0]),
        .O(full_n_i_3__0_n_6));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_6),
        .Q(mem_reg_0),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "71" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(D[31:0]),
        .DIBDI(D[63:32]),
        .DIPADIP({1'b1,1'b1,1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(q_buf[31:0]),
        .DOBDO(q_buf[63:32]),
        .DOPADOP(q_buf[67:64]),
        .DOPBDOP(q_buf[71:68]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(mem_reg_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({Stream2Mem_Batch_U0_m_axi_out_V_WVALID,Stream2Mem_Batch_U0_m_axi_out_V_WVALID,Stream2Mem_Batch_U0_m_axi_out_V_WVALID,Stream2Mem_Batch_U0_m_axi_out_V_WVALID,Stream2Mem_Batch_U0_m_axi_out_V_WVALID,Stream2Mem_Batch_U0_m_axi_out_V_WVALID,Stream2Mem_Batch_U0_m_axi_out_V_WVALID,Stream2Mem_Batch_U0_m_axi_out_V_WVALID}));
  LUT5 #(
    .INIT(32'h57773000)) 
    mem_reg_i_1
       (.I0(pop),
        .I1(mem_reg_i_74_n_6),
        .I2(mem_reg_i_75_n_6),
        .I3(raddr[6]),
        .I4(raddr[7]),
        .O(rnext[7]));
  LUT4 #(
    .INIT(16'h5370)) 
    mem_reg_i_2
       (.I0(pop),
        .I1(mem_reg_i_74_n_6),
        .I2(raddr[6]),
        .I3(mem_reg_i_75_n_6),
        .O(rnext[6]));
  LUT4 #(
    .INIT(16'h5370)) 
    mem_reg_i_3
       (.I0(pop),
        .I1(mem_reg_i_74_n_6),
        .I2(raddr[5]),
        .I3(mem_reg_i_76_n_6),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h7070537070707070)) 
    mem_reg_i_4
       (.I0(pop),
        .I1(mem_reg_i_74_n_6),
        .I2(raddr[4]),
        .I3(raddr[2]),
        .I4(mem_reg_i_77_n_6),
        .I5(raddr[3]),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h5370707070707070)) 
    mem_reg_i_5
       (.I0(pop),
        .I1(mem_reg_i_74_n_6),
        .I2(raddr[3]),
        .I3(raddr[1]),
        .I4(raddr[0]),
        .I5(raddr[2]),
        .O(rnext[3]));
  LUT5 #(
    .INIT(32'h53707070)) 
    mem_reg_i_6
       (.I0(pop),
        .I1(mem_reg_i_74_n_6),
        .I2(raddr[2]),
        .I3(raddr[0]),
        .I4(raddr[1]),
        .O(rnext[2]));
  LUT4 #(
    .INIT(16'h447C)) 
    mem_reg_i_7
       (.I0(pop),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(mem_reg_i_74_n_6),
        .O(rnext[1]));
  LUT6 #(
    .INIT(64'h40000000FFFFFFFF)) 
    mem_reg_i_74
       (.I0(mem_reg_i_82_n_6),
        .I1(raddr[2]),
        .I2(raddr[3]),
        .I3(raddr[4]),
        .I4(raddr[5]),
        .I5(pop),
        .O(mem_reg_i_74_n_6));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_75
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_i_75_n_6));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_i_76
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(mem_reg_i_76_n_6));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_77
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .O(mem_reg_i_77_n_6));
  LUT3 #(
    .INIT(8'h47)) 
    mem_reg_i_8
       (.I0(pop),
        .I1(raddr[0]),
        .I2(mem_reg_i_74_n_6),
        .O(rnext[0]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_82
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .O(mem_reg_i_82_n_6));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw_reg[7]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__0
       (.I0(\usedw_reg[7]_0 [2]),
        .I1(usedw_reg__0[6]),
        .O(\usedw_reg[7]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__0
       (.I0(\usedw_reg[7]_0 [1]),
        .I1(\usedw_reg[7]_0 [2]),
        .O(\usedw_reg[7]_1 [0]));
  LUT3 #(
    .INIT(8'h08)) 
    p_0_out_carry_i_1
       (.I0(mem_reg_0),
        .I1(Stream2Mem_Batch_U0_m_axi_out_V_WVALID),
        .I2(pop),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__0
       (.I0(DI[3]),
        .I1(\usedw_reg[7]_0 [1]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__0
       (.I0(DI[2]),
        .I1(DI[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__0
       (.I0(DI[1]),
        .I1(DI[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6555)) 
    p_0_out_carry_i_5
       (.I0(DI[1]),
        .I1(pop),
        .I2(Stream2Mem_Batch_U0_m_axi_out_V_WVALID),
        .I3(mem_reg_0),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[10]),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[11]),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[12]),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[13]),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[14]),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[15]),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[16]),
        .Q(q_tmp[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[17]),
        .Q(q_tmp[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[18]),
        .Q(q_tmp[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[19]),
        .Q(q_tmp[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[20]),
        .Q(q_tmp[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[21]),
        .Q(q_tmp[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[22]),
        .Q(q_tmp[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[23]),
        .Q(q_tmp[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[24]),
        .Q(q_tmp[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[25]),
        .Q(q_tmp[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[26]),
        .Q(q_tmp[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[27]),
        .Q(q_tmp[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[28]),
        .Q(q_tmp[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[29]),
        .Q(q_tmp[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[30]),
        .Q(q_tmp[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[31]),
        .Q(q_tmp[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[32] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[32]),
        .Q(q_tmp[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[33] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[33]),
        .Q(q_tmp[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[34]),
        .Q(q_tmp[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[35] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[35]),
        .Q(q_tmp[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[36] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[36]),
        .Q(q_tmp[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[37] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[37]),
        .Q(q_tmp[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[38] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[38]),
        .Q(q_tmp[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[39] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[39]),
        .Q(q_tmp[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[40] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[40]),
        .Q(q_tmp[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[41] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[41]),
        .Q(q_tmp[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[42] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[42]),
        .Q(q_tmp[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[43] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[43]),
        .Q(q_tmp[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[44] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[44]),
        .Q(q_tmp[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[45] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[45]),
        .Q(q_tmp[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[46] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[46]),
        .Q(q_tmp[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[47] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[47]),
        .Q(q_tmp[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[48] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[48]),
        .Q(q_tmp[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[49] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[49]),
        .Q(q_tmp[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[50] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[50]),
        .Q(q_tmp[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[51] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[51]),
        .Q(q_tmp[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[52] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[52]),
        .Q(q_tmp[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[53] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[53]),
        .Q(q_tmp[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[54] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[54]),
        .Q(q_tmp[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[55] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[55]),
        .Q(q_tmp[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[56] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[56]),
        .Q(q_tmp[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[57] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[57]),
        .Q(q_tmp[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[58] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[58]),
        .Q(q_tmp[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[59] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[59]),
        .Q(q_tmp[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[60] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[60]),
        .Q(q_tmp[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[61] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[61]),
        .Q(q_tmp[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[62] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[62]),
        .Q(q_tmp[62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[63] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[63]),
        .Q(q_tmp[63]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[71] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(1'b1),
        .Q(q_tmp[71]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[8]),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(D[9]),
        .Q(q_tmp[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    show_ahead_i_1
       (.I0(show_ahead_i_2__4_n_6),
        .I1(show_ahead_i_3_n_6),
        .I2(Stream2Mem_Batch_U0_m_axi_out_V_WVALID),
        .I3(mem_reg_0),
        .I4(show_ahead_i_4_n_6),
        .I5(show_ahead_i_5_n_6),
        .O(show_ahead0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead_i_2__4
       (.I0(DI[3]),
        .I1(DI[2]),
        .I2(DI[1]),
        .O(show_ahead_i_2__4_n_6));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h1)) 
    show_ahead_i_3
       (.I0(\usedw_reg[7]_0 [1]),
        .I1(\usedw_reg[7]_0 [2]),
        .O(show_ahead_i_3_n_6));
  LUT2 #(
    .INIT(4'hE)) 
    show_ahead_i_4
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .O(show_ahead_i_4_n_6));
  LUT6 #(
    .INIT(64'hA2AA22225D55DDDD)) 
    show_ahead_i_5
       (.I0(empty_n_reg_n_6),
        .I1(data_valid),
        .I2(m_axi_hostmem_WREADY),
        .I3(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I4(burst_valid),
        .I5(\usedw_reg[7]_0 [0]),
        .O(show_ahead_i_5_n_6));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1 
       (.I0(\usedw_reg[7]_0 [0]),
        .O(\usedw[0]_i_1_n_6 ));
  LUT3 #(
    .INIT(8'h78)) 
    \usedw[7]_i_1 
       (.I0(Stream2Mem_Batch_U0_m_axi_out_V_WVALID),
        .I1(mem_reg_0),
        .I2(pop),
        .O(\usedw[7]_i_1_n_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_6 ),
        .D(\usedw[0]_i_1_n_6 ),
        .Q(\usedw_reg[7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_6 ),
        .D(\usedw_reg[5]_0 [0]),
        .Q(DI[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_6 ),
        .D(\usedw_reg[5]_0 [1]),
        .Q(DI[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_6 ),
        .D(\usedw_reg[5]_0 [2]),
        .Q(DI[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_6 ),
        .D(\usedw_reg[5]_0 [3]),
        .Q(\usedw_reg[7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_6 ),
        .D(\usedw_reg[5]_0 [4]),
        .Q(\usedw_reg[7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_6 ),
        .D(\usedw_reg[5]_0 [5]),
        .Q(usedw_reg__0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_6 ),
        .D(\usedw_reg[5]_0 [6]),
        .Q(usedw_reg__0[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__0_n_6 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_6 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_6 ));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2 
       (.I0(\waddr[7]_i_3_n_6 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4_n_6 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2_n_6 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(\waddr[0]_i_1_n_6 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(\waddr[1]_i_1_n_6 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(\waddr[2]_i_1_n_6 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(\waddr[3]_i_1_n_6 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(\waddr[4]_i_1__0_n_6 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(\waddr[5]_i_1_n_6 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(\waddr[6]_i_1_n_6 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(full_n_reg_0),
        .D(\waddr[7]_i_2_n_6 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "image_filter_hostmem_m_axi_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_buffer__parameterized0
   (m_axi_hostmem_RREADY,
    beat_valid,
    DI,
    Q,
    E,
    \bus_equal_gen.rdata_valid_t_reg ,
    S,
    \usedw_reg[7]_0 ,
    data_vld_reg,
    ap_clk,
    m_axi_hostmem_RLAST,
    m_axi_hostmem_RRESP,
    m_axi_hostmem_RVALID,
    SR,
    ap_rst_n,
    \bus_equal_gen.rdata_valid_t_reg_0 ,
    rdata_ack_t,
    D);
  output m_axi_hostmem_RREADY;
  output beat_valid;
  output [3:0]DI;
  output [2:0]Q;
  output [0:0]E;
  output \bus_equal_gen.rdata_valid_t_reg ;
  output [3:0]S;
  output [2:0]\usedw_reg[7]_0 ;
  output [64:0]data_vld_reg;
  input ap_clk;
  input [64:0]m_axi_hostmem_RLAST;
  input [1:0]m_axi_hostmem_RRESP;
  input m_axi_hostmem_RVALID;
  input [0:0]SR;
  input ap_rst_n;
  input \bus_equal_gen.rdata_valid_t_reg_0 ;
  input rdata_ack_t;
  input [6:0]D;

  wire [6:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire \bus_equal_gen.rdata_valid_t_reg_0 ;
  wire [64:0]data_vld_reg;
  wire \dout_buf[0]_i_1_n_6 ;
  wire \dout_buf[10]_i_1_n_6 ;
  wire \dout_buf[11]_i_1_n_6 ;
  wire \dout_buf[12]_i_1_n_6 ;
  wire \dout_buf[13]_i_1_n_6 ;
  wire \dout_buf[14]_i_1_n_6 ;
  wire \dout_buf[15]_i_1_n_6 ;
  wire \dout_buf[16]_i_1_n_6 ;
  wire \dout_buf[17]_i_1_n_6 ;
  wire \dout_buf[18]_i_1_n_6 ;
  wire \dout_buf[19]_i_1_n_6 ;
  wire \dout_buf[1]_i_1_n_6 ;
  wire \dout_buf[20]_i_1_n_6 ;
  wire \dout_buf[21]_i_1_n_6 ;
  wire \dout_buf[22]_i_1_n_6 ;
  wire \dout_buf[23]_i_1_n_6 ;
  wire \dout_buf[24]_i_1_n_6 ;
  wire \dout_buf[25]_i_1_n_6 ;
  wire \dout_buf[26]_i_1_n_6 ;
  wire \dout_buf[27]_i_1_n_6 ;
  wire \dout_buf[28]_i_1_n_6 ;
  wire \dout_buf[29]_i_1_n_6 ;
  wire \dout_buf[2]_i_1_n_6 ;
  wire \dout_buf[30]_i_1_n_6 ;
  wire \dout_buf[31]_i_1_n_6 ;
  wire \dout_buf[32]_i_1_n_6 ;
  wire \dout_buf[33]_i_1_n_6 ;
  wire \dout_buf[34]_i_1_n_6 ;
  wire \dout_buf[35]_i_1_n_6 ;
  wire \dout_buf[36]_i_1_n_6 ;
  wire \dout_buf[37]_i_1_n_6 ;
  wire \dout_buf[38]_i_1_n_6 ;
  wire \dout_buf[39]_i_1_n_6 ;
  wire \dout_buf[3]_i_1_n_6 ;
  wire \dout_buf[40]_i_1_n_6 ;
  wire \dout_buf[41]_i_1_n_6 ;
  wire \dout_buf[42]_i_1_n_6 ;
  wire \dout_buf[43]_i_1_n_6 ;
  wire \dout_buf[44]_i_1_n_6 ;
  wire \dout_buf[45]_i_1_n_6 ;
  wire \dout_buf[46]_i_1_n_6 ;
  wire \dout_buf[47]_i_1_n_6 ;
  wire \dout_buf[48]_i_1_n_6 ;
  wire \dout_buf[49]_i_1_n_6 ;
  wire \dout_buf[4]_i_1_n_6 ;
  wire \dout_buf[50]_i_1_n_6 ;
  wire \dout_buf[51]_i_1_n_6 ;
  wire \dout_buf[52]_i_1_n_6 ;
  wire \dout_buf[53]_i_1_n_6 ;
  wire \dout_buf[54]_i_1_n_6 ;
  wire \dout_buf[55]_i_1_n_6 ;
  wire \dout_buf[56]_i_1_n_6 ;
  wire \dout_buf[57]_i_1_n_6 ;
  wire \dout_buf[58]_i_1_n_6 ;
  wire \dout_buf[59]_i_1_n_6 ;
  wire \dout_buf[5]_i_1_n_6 ;
  wire \dout_buf[60]_i_1_n_6 ;
  wire \dout_buf[61]_i_1_n_6 ;
  wire \dout_buf[62]_i_1_n_6 ;
  wire \dout_buf[63]_i_1_n_6 ;
  wire \dout_buf[66]_i_2_n_6 ;
  wire \dout_buf[6]_i_1_n_6 ;
  wire \dout_buf[7]_i_1_n_6 ;
  wire \dout_buf[8]_i_1_n_6 ;
  wire \dout_buf[9]_i_1_n_6 ;
  wire dout_valid_i_1__0_n_6;
  wire empty_n_i_1_n_6;
  wire empty_n_i_2__0_n_6;
  wire empty_n_i_3_n_6;
  wire empty_n_reg_n_6;
  wire full_n_i_1__0_n_6;
  wire full_n_i_2__6_n_6;
  wire full_n_i_3__1_n_6;
  wire [64:0]m_axi_hostmem_RLAST;
  wire m_axi_hostmem_RREADY;
  wire [1:0]m_axi_hostmem_RRESP;
  wire m_axi_hostmem_RVALID;
  wire mem_reg_i_10_n_6;
  wire mem_reg_i_11_n_6;
  wire mem_reg_i_12_n_6;
  wire mem_reg_i_13_n_6;
  wire mem_reg_i_9_n_6;
  wire mem_reg_n_93;
  wire mem_reg_n_94;
  wire pop;
  wire push;
  wire [66:0]q_buf;
  wire [66:0]q_tmp;
  wire [7:0]raddr;
  wire rdata_ack_t;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2_n_6;
  wire \usedw[0]_i_1__0_n_6 ;
  wire \usedw[7]_i_1__0_n_6 ;
  wire [2:0]\usedw_reg[7]_0 ;
  wire [7:6]usedw_reg__0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__0_n_6 ;
  wire \waddr[1]_i_1__0_n_6 ;
  wire \waddr[2]_i_1__0_n_6 ;
  wire \waddr[3]_i_1__0_n_6 ;
  wire \waddr[4]_i_1__1_n_6 ;
  wire \waddr[5]_i_1__0_n_6 ;
  wire \waddr[6]_i_1__0_n_6 ;
  wire \waddr[6]_i_2__0_n_6 ;
  wire \waddr[7]_i_2__0_n_6 ;
  wire \waddr[7]_i_3__0_n_6 ;
  wire \waddr[7]_i_4__0_n_6 ;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:3]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \bus_equal_gen.data_buf[63]_i_1__0 
       (.I0(beat_valid),
        .I1(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I2(rdata_ack_t),
        .O(E));
  LUT3 #(
    .INIT(8'hAE)) 
    \bus_equal_gen.rdata_valid_t_i_1 
       (.I0(beat_valid),
        .I1(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I2(rdata_ack_t),
        .O(\bus_equal_gen.rdata_valid_t_reg ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[32]_i_1 
       (.I0(q_tmp[32]),
        .I1(q_buf[32]),
        .I2(show_ahead),
        .O(\dout_buf[32]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[33]_i_1 
       (.I0(q_tmp[33]),
        .I1(q_buf[33]),
        .I2(show_ahead),
        .O(\dout_buf[33]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_1 
       (.I0(q_tmp[34]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[35]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[35]),
        .I2(show_ahead),
        .O(\dout_buf[35]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[36]_i_1 
       (.I0(q_tmp[36]),
        .I1(q_buf[36]),
        .I2(show_ahead),
        .O(\dout_buf[36]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[37]_i_1 
       (.I0(q_tmp[37]),
        .I1(q_buf[37]),
        .I2(show_ahead),
        .O(\dout_buf[37]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[38]_i_1 
       (.I0(q_tmp[38]),
        .I1(q_buf[38]),
        .I2(show_ahead),
        .O(\dout_buf[38]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[39]_i_1 
       (.I0(q_tmp[39]),
        .I1(q_buf[39]),
        .I2(show_ahead),
        .O(\dout_buf[39]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[40]_i_1 
       (.I0(q_tmp[40]),
        .I1(q_buf[40]),
        .I2(show_ahead),
        .O(\dout_buf[40]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[41]_i_1 
       (.I0(q_tmp[41]),
        .I1(q_buf[41]),
        .I2(show_ahead),
        .O(\dout_buf[41]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[42]_i_1 
       (.I0(q_tmp[42]),
        .I1(q_buf[42]),
        .I2(show_ahead),
        .O(\dout_buf[42]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[43]_i_1 
       (.I0(q_tmp[43]),
        .I1(q_buf[43]),
        .I2(show_ahead),
        .O(\dout_buf[43]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[44]_i_1 
       (.I0(q_tmp[44]),
        .I1(q_buf[44]),
        .I2(show_ahead),
        .O(\dout_buf[44]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[45]_i_1 
       (.I0(q_tmp[45]),
        .I1(q_buf[45]),
        .I2(show_ahead),
        .O(\dout_buf[45]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[46]_i_1 
       (.I0(q_tmp[46]),
        .I1(q_buf[46]),
        .I2(show_ahead),
        .O(\dout_buf[46]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[47]_i_1 
       (.I0(q_tmp[47]),
        .I1(q_buf[47]),
        .I2(show_ahead),
        .O(\dout_buf[47]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[48]_i_1 
       (.I0(q_tmp[48]),
        .I1(q_buf[48]),
        .I2(show_ahead),
        .O(\dout_buf[48]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[49]_i_1 
       (.I0(q_tmp[49]),
        .I1(q_buf[49]),
        .I2(show_ahead),
        .O(\dout_buf[49]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[50]_i_1 
       (.I0(q_tmp[50]),
        .I1(q_buf[50]),
        .I2(show_ahead),
        .O(\dout_buf[50]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[51]_i_1 
       (.I0(q_tmp[51]),
        .I1(q_buf[51]),
        .I2(show_ahead),
        .O(\dout_buf[51]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[52]_i_1 
       (.I0(q_tmp[52]),
        .I1(q_buf[52]),
        .I2(show_ahead),
        .O(\dout_buf[52]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[53]_i_1 
       (.I0(q_tmp[53]),
        .I1(q_buf[53]),
        .I2(show_ahead),
        .O(\dout_buf[53]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[54]_i_1 
       (.I0(q_tmp[54]),
        .I1(q_buf[54]),
        .I2(show_ahead),
        .O(\dout_buf[54]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[55]_i_1 
       (.I0(q_tmp[55]),
        .I1(q_buf[55]),
        .I2(show_ahead),
        .O(\dout_buf[55]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[56]_i_1 
       (.I0(q_tmp[56]),
        .I1(q_buf[56]),
        .I2(show_ahead),
        .O(\dout_buf[56]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[57]_i_1 
       (.I0(q_tmp[57]),
        .I1(q_buf[57]),
        .I2(show_ahead),
        .O(\dout_buf[57]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[58]_i_1 
       (.I0(q_tmp[58]),
        .I1(q_buf[58]),
        .I2(show_ahead),
        .O(\dout_buf[58]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[59]_i_1 
       (.I0(q_tmp[59]),
        .I1(q_buf[59]),
        .I2(show_ahead),
        .O(\dout_buf[59]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[60]_i_1 
       (.I0(q_tmp[60]),
        .I1(q_buf[60]),
        .I2(show_ahead),
        .O(\dout_buf[60]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[61]_i_1 
       (.I0(q_tmp[61]),
        .I1(q_buf[61]),
        .I2(show_ahead),
        .O(\dout_buf[61]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[62]_i_1 
       (.I0(q_tmp[62]),
        .I1(q_buf[62]),
        .I2(show_ahead),
        .O(\dout_buf[62]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[63]_i_1 
       (.I0(q_tmp[63]),
        .I1(q_buf[63]),
        .I2(show_ahead),
        .O(\dout_buf[63]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'hDF00)) 
    \dout_buf[66]_i_1 
       (.I0(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I1(rdata_ack_t),
        .I2(beat_valid),
        .I3(empty_n_reg_n_6),
        .O(pop));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[66]_i_2 
       (.I0(q_tmp[66]),
        .I1(q_buf[66]),
        .I2(show_ahead),
        .O(\dout_buf[66]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_6 ),
        .Q(data_vld_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_6 ),
        .Q(data_vld_reg[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_6 ),
        .Q(data_vld_reg[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_6 ),
        .Q(data_vld_reg[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_6 ),
        .Q(data_vld_reg[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_6 ),
        .Q(data_vld_reg[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_6 ),
        .Q(data_vld_reg[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_6 ),
        .Q(data_vld_reg[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_6 ),
        .Q(data_vld_reg[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_6 ),
        .Q(data_vld_reg[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_6 ),
        .Q(data_vld_reg[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_6 ),
        .Q(data_vld_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_6 ),
        .Q(data_vld_reg[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_6 ),
        .Q(data_vld_reg[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_6 ),
        .Q(data_vld_reg[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_6 ),
        .Q(data_vld_reg[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_6 ),
        .Q(data_vld_reg[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_6 ),
        .Q(data_vld_reg[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_6 ),
        .Q(data_vld_reg[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_6 ),
        .Q(data_vld_reg[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_6 ),
        .Q(data_vld_reg[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_6 ),
        .Q(data_vld_reg[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_6 ),
        .Q(data_vld_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_6 ),
        .Q(data_vld_reg[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_6 ),
        .Q(data_vld_reg[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[32]_i_1_n_6 ),
        .Q(data_vld_reg[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[33]_i_1_n_6 ),
        .Q(data_vld_reg[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_1_n_6 ),
        .Q(data_vld_reg[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[35]_i_1_n_6 ),
        .Q(data_vld_reg[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[36]_i_1_n_6 ),
        .Q(data_vld_reg[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[37]_i_1_n_6 ),
        .Q(data_vld_reg[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[38]_i_1_n_6 ),
        .Q(data_vld_reg[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[39]_i_1_n_6 ),
        .Q(data_vld_reg[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_6 ),
        .Q(data_vld_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[40]_i_1_n_6 ),
        .Q(data_vld_reg[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[41]_i_1_n_6 ),
        .Q(data_vld_reg[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[42]_i_1_n_6 ),
        .Q(data_vld_reg[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[43]_i_1_n_6 ),
        .Q(data_vld_reg[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[44]_i_1_n_6 ),
        .Q(data_vld_reg[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[45]_i_1_n_6 ),
        .Q(data_vld_reg[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[46]_i_1_n_6 ),
        .Q(data_vld_reg[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[47]_i_1_n_6 ),
        .Q(data_vld_reg[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[48]_i_1_n_6 ),
        .Q(data_vld_reg[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[49]_i_1_n_6 ),
        .Q(data_vld_reg[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_6 ),
        .Q(data_vld_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[50]_i_1_n_6 ),
        .Q(data_vld_reg[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[51]_i_1_n_6 ),
        .Q(data_vld_reg[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[52]_i_1_n_6 ),
        .Q(data_vld_reg[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[53]_i_1_n_6 ),
        .Q(data_vld_reg[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[54]_i_1_n_6 ),
        .Q(data_vld_reg[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[55]_i_1_n_6 ),
        .Q(data_vld_reg[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[56]_i_1_n_6 ),
        .Q(data_vld_reg[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[57]_i_1_n_6 ),
        .Q(data_vld_reg[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[58]_i_1_n_6 ),
        .Q(data_vld_reg[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[59]_i_1_n_6 ),
        .Q(data_vld_reg[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_6 ),
        .Q(data_vld_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[60]_i_1_n_6 ),
        .Q(data_vld_reg[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[61]_i_1_n_6 ),
        .Q(data_vld_reg[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[62]_i_1_n_6 ),
        .Q(data_vld_reg[62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[63]_i_1_n_6 ),
        .Q(data_vld_reg[63]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[66]_i_2_n_6 ),
        .Q(data_vld_reg[64]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_6 ),
        .Q(data_vld_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_6 ),
        .Q(data_vld_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_6 ),
        .Q(data_vld_reg[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_6 ),
        .Q(data_vld_reg[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    dout_valid_i_1__0
       (.I0(empty_n_reg_n_6),
        .I1(rdata_ack_t),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I3(beat_valid),
        .O(dout_valid_i_1__0_n_6));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_6),
        .Q(beat_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FFFE00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_6),
        .I1(Q[1]),
        .I2(empty_n_i_3_n_6),
        .I3(pop),
        .I4(push),
        .I5(empty_n_reg_n_6),
        .O(empty_n_i_1_n_6));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__0
       (.I0(DI[2]),
        .I1(DI[3]),
        .O(empty_n_i_2__0_n_6));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_3
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(DI[1]),
        .O(empty_n_i_3_n_6));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_6),
        .Q(empty_n_reg_n_6),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD55FF55)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(full_n_i_2__6_n_6),
        .I2(full_n_i_3__1_n_6),
        .I3(m_axi_hostmem_RREADY),
        .I4(m_axi_hostmem_RVALID),
        .I5(pop),
        .O(full_n_i_1__0_n_6));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_2__6
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(full_n_i_2__6_n_6));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__1
       (.I0(DI[3]),
        .I1(DI[2]),
        .I2(DI[1]),
        .I3(Q[0]),
        .O(full_n_i_3__1_n_6));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_6),
        .Q(m_axi_hostmem_RREADY),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d64" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d64" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "17152" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "66" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(m_axi_hostmem_RLAST[31:0]),
        .DIBDI(m_axi_hostmem_RLAST[63:32]),
        .DIPADIP({1'b1,m_axi_hostmem_RLAST[64],m_axi_hostmem_RRESP}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(q_buf[31:0]),
        .DOBDO(q_buf[63:32]),
        .DOPADOP({NLW_mem_reg_DOPADOP_UNCONNECTED[3],q_buf[66],mem_reg_n_93,mem_reg_n_94}),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(m_axi_hostmem_RREADY),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({m_axi_hostmem_RVALID,m_axi_hostmem_RVALID,m_axi_hostmem_RVALID,m_axi_hostmem_RVALID,m_axi_hostmem_RVALID,m_axi_hostmem_RVALID,m_axi_hostmem_RVALID,m_axi_hostmem_RVALID}));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_10
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_i_10_n_6));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_i_11
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(mem_reg_i_11_n_6));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_12
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .O(mem_reg_i_12_n_6));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_13
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .O(mem_reg_i_13_n_6));
  LUT5 #(
    .INIT(32'h57773000)) 
    mem_reg_i_1__0
       (.I0(pop),
        .I1(mem_reg_i_9_n_6),
        .I2(mem_reg_i_10_n_6),
        .I3(raddr[6]),
        .I4(raddr[7]),
        .O(rnext[7]));
  LUT4 #(
    .INIT(16'h5370)) 
    mem_reg_i_2__0
       (.I0(pop),
        .I1(mem_reg_i_9_n_6),
        .I2(raddr[6]),
        .I3(mem_reg_i_10_n_6),
        .O(rnext[6]));
  LUT4 #(
    .INIT(16'h5370)) 
    mem_reg_i_3__0
       (.I0(pop),
        .I1(mem_reg_i_9_n_6),
        .I2(raddr[5]),
        .I3(mem_reg_i_11_n_6),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h7070537070707070)) 
    mem_reg_i_4__0
       (.I0(pop),
        .I1(mem_reg_i_9_n_6),
        .I2(raddr[4]),
        .I3(raddr[2]),
        .I4(mem_reg_i_12_n_6),
        .I5(raddr[3]),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h5370707070707070)) 
    mem_reg_i_5__0
       (.I0(pop),
        .I1(mem_reg_i_9_n_6),
        .I2(raddr[3]),
        .I3(raddr[1]),
        .I4(raddr[0]),
        .I5(raddr[2]),
        .O(rnext[3]));
  LUT5 #(
    .INIT(32'h53707070)) 
    mem_reg_i_6__0
       (.I0(pop),
        .I1(mem_reg_i_9_n_6),
        .I2(raddr[2]),
        .I3(raddr[0]),
        .I4(raddr[1]),
        .O(rnext[2]));
  LUT4 #(
    .INIT(16'h447C)) 
    mem_reg_i_7__0
       (.I0(pop),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(mem_reg_i_9_n_6),
        .O(rnext[1]));
  LUT6 #(
    .INIT(64'h5D5500005D55FFFF)) 
    mem_reg_i_8__0
       (.I0(empty_n_reg_n_6),
        .I1(beat_valid),
        .I2(rdata_ack_t),
        .I3(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I4(raddr[0]),
        .I5(mem_reg_i_9_n_6),
        .O(rnext[0]));
  LUT6 #(
    .INIT(64'h40000000FFFFFFFF)) 
    mem_reg_i_9
       (.I0(mem_reg_i_13_n_6),
        .I1(raddr[2]),
        .I2(raddr[3]),
        .I3(raddr[4]),
        .I4(raddr[5]),
        .I5(pop),
        .O(mem_reg_i_9_n_6));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__0
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(Q[2]),
        .I1(usedw_reg__0[6]),
        .O(\usedw_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\usedw_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h0808880808080808)) 
    p_0_out_carry_i_1__0
       (.I0(m_axi_hostmem_RREADY),
        .I1(m_axi_hostmem_RVALID),
        .I2(empty_n_reg_n_6),
        .I3(beat_valid),
        .I4(rdata_ack_t),
        .I5(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(DI[3]),
        .I1(Q[1]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(DI[2]),
        .I1(DI[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(DI[1]),
        .I1(DI[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6555)) 
    p_0_out_carry_i_5__0
       (.I0(DI[1]),
        .I1(pop),
        .I2(m_axi_hostmem_RVALID),
        .I3(m_axi_hostmem_RREADY),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[10]),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[11]),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[12]),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[13]),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[14]),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[15]),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[16]),
        .Q(q_tmp[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[17]),
        .Q(q_tmp[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[18]),
        .Q(q_tmp[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[19]),
        .Q(q_tmp[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[20]),
        .Q(q_tmp[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[21]),
        .Q(q_tmp[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[22]),
        .Q(q_tmp[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[23]),
        .Q(q_tmp[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[24]),
        .Q(q_tmp[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[25]),
        .Q(q_tmp[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[26]),
        .Q(q_tmp[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[27]),
        .Q(q_tmp[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[28]),
        .Q(q_tmp[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[29]),
        .Q(q_tmp[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[30]),
        .Q(q_tmp[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[31]),
        .Q(q_tmp[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[32] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[32]),
        .Q(q_tmp[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[33] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[33]),
        .Q(q_tmp[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[34]),
        .Q(q_tmp[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[35] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[35]),
        .Q(q_tmp[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[36] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[36]),
        .Q(q_tmp[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[37] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[37]),
        .Q(q_tmp[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[38] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[38]),
        .Q(q_tmp[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[39] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[39]),
        .Q(q_tmp[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[40] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[40]),
        .Q(q_tmp[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[41] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[41]),
        .Q(q_tmp[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[42] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[42]),
        .Q(q_tmp[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[43] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[43]),
        .Q(q_tmp[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[44] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[44]),
        .Q(q_tmp[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[45] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[45]),
        .Q(q_tmp[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[46] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[46]),
        .Q(q_tmp[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[47] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[47]),
        .Q(q_tmp[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[48] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[48]),
        .Q(q_tmp[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[49] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[49]),
        .Q(q_tmp[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[50] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[50]),
        .Q(q_tmp[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[51] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[51]),
        .Q(q_tmp[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[52] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[52]),
        .Q(q_tmp[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[53] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[53]),
        .Q(q_tmp[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[54] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[54]),
        .Q(q_tmp[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[55] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[55]),
        .Q(q_tmp[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[56] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[56]),
        .Q(q_tmp[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[57] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[57]),
        .Q(q_tmp[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[58] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[58]),
        .Q(q_tmp[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[59] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[59]),
        .Q(q_tmp[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[60] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[60]),
        .Q(q_tmp[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[61] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[61]),
        .Q(q_tmp[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[62] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[62]),
        .Q(q_tmp[62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[63] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[63]),
        .Q(q_tmp[63]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[66] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[64]),
        .Q(q_tmp[66]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[8]),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RLAST[9]),
        .Q(q_tmp[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0100000000000100)) 
    show_ahead_i_1__0
       (.I0(DI[3]),
        .I1(DI[2]),
        .I2(DI[1]),
        .I3(show_ahead_i_2_n_6),
        .I4(Q[0]),
        .I5(pop),
        .O(show_ahead0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    show_ahead_i_2
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(m_axi_hostmem_RVALID),
        .I3(m_axi_hostmem_RREADY),
        .I4(usedw_reg__0[6]),
        .I5(usedw_reg__0[7]),
        .O(show_ahead_i_2_n_6));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__0 
       (.I0(Q[0]),
        .O(\usedw[0]_i_1__0_n_6 ));
  LUT6 #(
    .INIT(64'h7787777788888888)) 
    \usedw[7]_i_1__0 
       (.I0(m_axi_hostmem_RVALID),
        .I1(m_axi_hostmem_RREADY),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I3(rdata_ack_t),
        .I4(beat_valid),
        .I5(empty_n_reg_n_6),
        .O(\usedw[7]_i_1__0_n_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_6 ),
        .D(\usedw[0]_i_1__0_n_6 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_6 ),
        .D(D[0]),
        .Q(DI[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_6 ),
        .D(D[1]),
        .Q(DI[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_6 ),
        .D(D[2]),
        .Q(DI[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_6 ),
        .D(D[3]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_6 ),
        .D(D[4]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_6 ),
        .D(D[5]),
        .Q(usedw_reg__0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_6 ),
        .D(D[6]),
        .Q(usedw_reg__0[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__0 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__0_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__0 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__0_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__0_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__0 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__0_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__1_n_6 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__0_n_6 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__0_n_6 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__0_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__0_n_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1__0 
       (.I0(m_axi_hostmem_RVALID),
        .I1(m_axi_hostmem_RREADY),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__0 
       (.I0(\waddr[7]_i_3__0_n_6 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4__0_n_6 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__0_n_6 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__0_n_6 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__0_n_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__0_n_6 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__0_n_6 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__0_n_6 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__0_n_6 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__1_n_6 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__0_n_6 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__0_n_6 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__0_n_6 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_fifo
   (burst_valid,
    fifo_burst_ready,
    E,
    in,
    \could_multi_bursts.last_loop__8 ,
    \bus_equal_gen.WLAST_Dummy_reg ,
    \bus_equal_gen.len_cnt_reg[7] ,
    SR,
    ap_clk,
    ap_rst_n,
    \could_multi_bursts.next_loop ,
    invalid_len_event_reg2,
    \bus_equal_gen.len_cnt_reg[7]_0 ,
    Q,
    data_valid,
    \bus_equal_gen.WVALID_Dummy_reg ,
    m_axi_hostmem_WREADY,
    \sect_len_buf_reg[8] ,
    \could_multi_bursts.loop_cnt_reg[4] ,
    m_axi_hostmem_WLAST);
  output burst_valid;
  output fifo_burst_ready;
  output [0:0]E;
  output [3:0]in;
  output \could_multi_bursts.last_loop__8 ;
  output \bus_equal_gen.WLAST_Dummy_reg ;
  output [0:0]\bus_equal_gen.len_cnt_reg[7] ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input \could_multi_bursts.next_loop ;
  input invalid_len_event_reg2;
  input \bus_equal_gen.len_cnt_reg[7]_0 ;
  input [5:0]Q;
  input data_valid;
  input \bus_equal_gen.WVALID_Dummy_reg ;
  input m_axi_hostmem_WREADY;
  input [8:0]\sect_len_buf_reg[8] ;
  input [4:0]\could_multi_bursts.loop_cnt_reg[4] ;
  input m_axi_hostmem_WLAST;

  wire [0:0]E;
  wire [5:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire \bus_equal_gen.WLAST_Dummy_i_4_n_6 ;
  wire \bus_equal_gen.WLAST_Dummy_reg ;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire [0:0]\bus_equal_gen.len_cnt_reg[7] ;
  wire \bus_equal_gen.len_cnt_reg[7]_0 ;
  wire \could_multi_bursts.awlen_buf[3]_i_3_n_6 ;
  wire \could_multi_bursts.last_loop__8 ;
  wire [4:0]\could_multi_bursts.loop_cnt_reg[4] ;
  wire \could_multi_bursts.next_loop ;
  wire data_valid;
  wire data_vld_i_1_n_6;
  wire data_vld_reg_n_6;
  wire fifo_burst_ready;
  wire full_n_i_1__1_n_6;
  wire full_n_i_2__4_n_6;
  wire [3:0]in;
  wire invalid_len_event_reg2;
  wire m_axi_hostmem_WLAST;
  wire m_axi_hostmem_WREADY;
  wire \mem_reg[4][0]_srl5_n_6 ;
  wire \mem_reg[4][1]_srl5_n_6 ;
  wire \mem_reg[4][2]_srl5_n_6 ;
  wire \mem_reg[4][3]_srl5_n_6 ;
  wire next_burst;
  wire p_10_in;
  wire pop0;
  wire \pout[0]_i_1_n_6 ;
  wire \pout[1]_i_1_n_6 ;
  wire \pout[2]_i_1_n_6 ;
  wire \pout_reg_n_6_[0] ;
  wire \pout_reg_n_6_[1] ;
  wire \pout_reg_n_6_[2] ;
  wire push;
  wire [3:0]q;
  wire [8:0]\sect_len_buf_reg[8] ;

  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    \bus_equal_gen.WLAST_Dummy_i_1 
       (.I0(next_burst),
        .I1(\bus_equal_gen.WVALID_Dummy_reg ),
        .I2(m_axi_hostmem_WREADY),
        .I3(m_axi_hostmem_WLAST),
        .O(\bus_equal_gen.WLAST_Dummy_reg ));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    \bus_equal_gen.WLAST_Dummy_i_2 
       (.I0(\bus_equal_gen.len_cnt_reg[7]_0 ),
        .I1(Q[2]),
        .I2(q[2]),
        .I3(Q[1]),
        .I4(q[1]),
        .I5(\bus_equal_gen.WLAST_Dummy_i_4_n_6 ),
        .O(next_burst));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \bus_equal_gen.WLAST_Dummy_i_4 
       (.I0(q[3]),
        .I1(Q[3]),
        .I2(q[0]),
        .I3(Q[0]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\bus_equal_gen.WLAST_Dummy_i_4_n_6 ));
  LUT4 #(
    .INIT(16'h8808)) 
    \bus_equal_gen.data_buf[63]_i_1 
       (.I0(burst_valid),
        .I1(data_valid),
        .I2(\bus_equal_gen.WVALID_Dummy_reg ),
        .I3(m_axi_hostmem_WREADY),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bus_equal_gen.len_cnt[7]_i_1 
       (.I0(next_burst),
        .I1(ap_rst_n),
        .O(\bus_equal_gen.len_cnt_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.awlen_buf[0]_i_1 
       (.I0(\sect_len_buf_reg[8] [0]),
        .I1(\could_multi_bursts.last_loop__8 ),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.awlen_buf[1]_i_1 
       (.I0(\sect_len_buf_reg[8] [1]),
        .I1(\could_multi_bursts.last_loop__8 ),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.awlen_buf[2]_i_1 
       (.I0(\sect_len_buf_reg[8] [2]),
        .I1(\could_multi_bursts.last_loop__8 ),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(\sect_len_buf_reg[8] [3]),
        .I1(\could_multi_bursts.last_loop__8 ),
        .O(in[3]));
  LUT5 #(
    .INIT(32'h82000082)) 
    \could_multi_bursts.awlen_buf[3]_i_2 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_3_n_6 ),
        .I1(\sect_len_buf_reg[8] [5]),
        .I2(\could_multi_bursts.loop_cnt_reg[4] [1]),
        .I3(\sect_len_buf_reg[8] [4]),
        .I4(\could_multi_bursts.loop_cnt_reg[4] [0]),
        .O(\could_multi_bursts.last_loop__8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.awlen_buf[3]_i_3 
       (.I0(\sect_len_buf_reg[8] [8]),
        .I1(\could_multi_bursts.loop_cnt_reg[4] [4]),
        .I2(\sect_len_buf_reg[8] [7]),
        .I3(\could_multi_bursts.loop_cnt_reg[4] [3]),
        .I4(\could_multi_bursts.loop_cnt_reg[4] [2]),
        .I5(\sect_len_buf_reg[8] [6]),
        .O(\could_multi_bursts.awlen_buf[3]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFF0000)) 
    data_vld_i_1
       (.I0(p_10_in),
        .I1(\pout_reg_n_6_[0] ),
        .I2(\pout_reg_n_6_[1] ),
        .I3(\pout_reg_n_6_[2] ),
        .I4(push),
        .I5(data_vld_reg_n_6),
        .O(data_vld_i_1_n_6));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_6),
        .Q(data_vld_reg_n_6),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_1
       (.I0(next_burst),
        .I1(burst_valid),
        .O(pop0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_6),
        .Q(burst_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFDDDDDFFFDDDD)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(p_10_in),
        .I2(full_n_i_2__4_n_6),
        .I3(\could_multi_bursts.next_loop ),
        .I4(fifo_burst_ready),
        .I5(invalid_len_event_reg2),
        .O(full_n_i_1__1_n_6));
  LUT4 #(
    .INIT(16'h0800)) 
    full_n_i_2__4
       (.I0(\pout_reg_n_6_[1] ),
        .I1(\pout_reg_n_6_[0] ),
        .I2(\pout_reg_n_6_[2] ),
        .I3(data_vld_reg_n_6),
        .O(full_n_i_2__4_n_6));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_6),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_6 ));
  LUT3 #(
    .INIT(8'h40)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(invalid_len_event_reg2),
        .I1(fifo_burst_ready),
        .I2(\could_multi_bursts.next_loop ),
        .O(push));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_6 ));
  LUT6 #(
    .INIT(64'hB5B5B5B54A4A4A40)) 
    \pout[0]_i_1 
       (.I0(p_10_in),
        .I1(data_vld_reg_n_6),
        .I2(push),
        .I3(\pout_reg_n_6_[1] ),
        .I4(\pout_reg_n_6_[2] ),
        .I5(\pout_reg_n_6_[0] ),
        .O(\pout[0]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hCCC2CCC23CCCCCCC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_6_[2] ),
        .I1(\pout_reg_n_6_[1] ),
        .I2(\pout_reg_n_6_[0] ),
        .I3(push),
        .I4(data_vld_reg_n_6),
        .I5(p_10_in),
        .O(\pout[1]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hAAA8AAA86AAAAAAA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_6_[2] ),
        .I1(\pout_reg_n_6_[1] ),
        .I2(\pout_reg_n_6_[0] ),
        .I3(push),
        .I4(data_vld_reg_n_6),
        .I5(p_10_in),
        .O(\pout[2]_i_1_n_6 ));
  LUT3 #(
    .INIT(8'hB0)) 
    \pout[2]_i_2__0 
       (.I0(next_burst),
        .I1(burst_valid),
        .I2(data_vld_reg_n_6),
        .O(p_10_in));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_6 ),
        .Q(\pout_reg_n_6_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_6 ),
        .Q(\pout_reg_n_6_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_6 ),
        .Q(\pout_reg_n_6_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_6 ),
        .Q(q[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_6 ),
        .Q(q[1]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_6 ),
        .Q(q[2]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_6 ),
        .Q(q[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "image_filter_hostmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_fifo__parameterized0
   (fifo_wreq_valid,
    rs2f_wreq_ack,
    E,
    next_wreq,
    D,
    invalid_len_event_reg,
    \align_len_reg[31] ,
    S,
    \align_len_reg[12] ,
    \align_len_reg[31]_0 ,
    \align_len_reg[31]_1 ,
    \sect_cnt_reg[0] ,
    \align_len_reg[31]_2 ,
    SR,
    pop0,
    ap_clk,
    wreq_handling_reg,
    CO,
    p_28_in,
    ap_rst_n,
    Q,
    sect_cnt0,
    \sect_cnt_reg[19] ,
    fifo_wreq_valid_buf_reg,
    \state_reg[0] ,
    \end_addr_buf_reg[31] ,
    last_sect_buf0,
    \data_p1_reg[42] );
  output fifo_wreq_valid;
  output rs2f_wreq_ack;
  output [0:0]E;
  output next_wreq;
  output [19:0]D;
  output invalid_len_event_reg;
  output [30:0]\align_len_reg[31] ;
  output [0:0]S;
  output [0:0]\align_len_reg[12] ;
  output [3:0]\align_len_reg[31]_0 ;
  output [2:0]\align_len_reg[31]_1 ;
  output [0:0]\sect_cnt_reg[0] ;
  output [0:0]\align_len_reg[31]_2 ;
  input [0:0]SR;
  input pop0;
  input ap_clk;
  input wreq_handling_reg;
  input [0:0]CO;
  input p_28_in;
  input ap_rst_n;
  input [19:0]Q;
  input [18:0]sect_cnt0;
  input [19:0]\sect_cnt_reg[19] ;
  input fifo_wreq_valid_buf_reg;
  input [0:0]\state_reg[0] ;
  input [19:0]\end_addr_buf_reg[31] ;
  input last_sect_buf0;
  input [30:0]\data_p1_reg[42] ;

  wire [0:0]CO;
  wire [19:0]D;
  wire [0:0]E;
  wire [19:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]\align_len_reg[12] ;
  wire [30:0]\align_len_reg[31] ;
  wire [3:0]\align_len_reg[31]_0 ;
  wire [2:0]\align_len_reg[31]_1 ;
  wire [0:0]\align_len_reg[31]_2 ;
  wire ap_clk;
  wire ap_rst_n;
  wire [30:0]\data_p1_reg[42] ;
  wire data_vld_i_1__0_n_6;
  wire data_vld_reg_n_6;
  wire [19:0]\end_addr_buf_reg[31] ;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire full_n_i_1__2_n_6;
  wire full_n_i_2_n_6;
  wire invalid_len_event_reg;
  wire last_sect_buf0;
  wire \mem_reg[4][0]_srl5_n_6 ;
  wire \mem_reg[4][10]_srl5_n_6 ;
  wire \mem_reg[4][11]_srl5_n_6 ;
  wire \mem_reg[4][12]_srl5_n_6 ;
  wire \mem_reg[4][13]_srl5_n_6 ;
  wire \mem_reg[4][14]_srl5_n_6 ;
  wire \mem_reg[4][15]_srl5_n_6 ;
  wire \mem_reg[4][16]_srl5_n_6 ;
  wire \mem_reg[4][17]_srl5_n_6 ;
  wire \mem_reg[4][18]_srl5_n_6 ;
  wire \mem_reg[4][19]_srl5_n_6 ;
  wire \mem_reg[4][1]_srl5_n_6 ;
  wire \mem_reg[4][20]_srl5_n_6 ;
  wire \mem_reg[4][21]_srl5_n_6 ;
  wire \mem_reg[4][22]_srl5_n_6 ;
  wire \mem_reg[4][23]_srl5_n_6 ;
  wire \mem_reg[4][24]_srl5_n_6 ;
  wire \mem_reg[4][25]_srl5_n_6 ;
  wire \mem_reg[4][26]_srl5_n_6 ;
  wire \mem_reg[4][27]_srl5_n_6 ;
  wire \mem_reg[4][28]_srl5_n_6 ;
  wire \mem_reg[4][2]_srl5_n_6 ;
  wire \mem_reg[4][38]_srl5_n_6 ;
  wire \mem_reg[4][3]_srl5_n_6 ;
  wire \mem_reg[4][42]_srl5_n_6 ;
  wire \mem_reg[4][4]_srl5_n_6 ;
  wire \mem_reg[4][5]_srl5_n_6 ;
  wire \mem_reg[4][6]_srl5_n_6 ;
  wire \mem_reg[4][7]_srl5_n_6 ;
  wire \mem_reg[4][8]_srl5_n_6 ;
  wire \mem_reg[4][9]_srl5_n_6 ;
  wire next_wreq;
  wire p_28_in;
  wire pop0;
  wire \pout[0]_i_1_n_6 ;
  wire \pout[1]_i_1_n_6 ;
  wire \pout[2]_i_1_n_6 ;
  wire \pout_reg_n_6_[0] ;
  wire \pout_reg_n_6_[1] ;
  wire \pout_reg_n_6_[2] ;
  wire push;
  wire rs2f_wreq_ack;
  wire [18:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [19:0]\sect_cnt_reg[19] ;
  wire [0:0]\state_reg[0] ;
  wire wreq_handling_reg;

  LUT6 #(
    .INIT(64'h000B0000FFFFFFFF)) 
    \align_len[31]_i_1__0 
       (.I0(last_sect_buf0),
        .I1(wreq_handling_reg),
        .I2(\align_len_reg[31] [29]),
        .I3(\align_len_reg[31] [30]),
        .I4(fifo_wreq_valid),
        .I5(ap_rst_n),
        .O(\align_len_reg[31]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \align_len[31]_i_2 
       (.I0(fifo_wreq_valid),
        .I1(wreq_handling_reg),
        .I2(CO),
        .I3(p_28_in),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAA2)) 
    data_vld_i_1__0
       (.I0(data_vld_reg_n_6),
        .I1(pop0),
        .I2(\pout_reg_n_6_[0] ),
        .I3(\pout_reg_n_6_[1] ),
        .I4(\pout_reg_n_6_[2] ),
        .I5(push),
        .O(data_vld_i_1__0_n_6));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_6),
        .Q(data_vld_reg_n_6),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_6),
        .Q(fifo_wreq_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    fifo_wreq_valid_buf_i_1
       (.I0(fifo_wreq_valid),
        .I1(fifo_wreq_valid_buf_reg),
        .I2(p_28_in),
        .I3(CO),
        .I4(wreq_handling_reg),
        .O(next_wreq));
  LUT6 #(
    .INIT(64'hF7FF7777F5FF5555)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(full_n_i_2_n_6),
        .I2(next_wreq),
        .I3(fifo_wreq_valid),
        .I4(data_vld_reg_n_6),
        .I5(rs2f_wreq_ack),
        .O(full_n_i_1__2_n_6));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2
       (.I0(data_vld_reg_n_6),
        .I1(\pout_reg_n_6_[2] ),
        .I2(\pout_reg_n_6_[0] ),
        .I3(\pout_reg_n_6_[1] ),
        .I4(\state_reg[0] ),
        .I5(rs2f_wreq_ack),
        .O(full_n_i_2_n_6));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_6),
        .Q(rs2f_wreq_ack),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(\align_len_reg[31] [30]),
        .O(S));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(\align_len_reg[31] [29]),
        .O(\align_len_reg[12] ));
  LUT3 #(
    .INIT(8'h04)) 
    invalid_len_event_i_1
       (.I0(\align_len_reg[31] [30]),
        .I1(fifo_wreq_valid),
        .I2(\align_len_reg[31] [29]),
        .O(invalid_len_event_reg));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1
       (.I0(\sect_cnt_reg[19] [18]),
        .I1(\end_addr_buf_reg[31] [18]),
        .I2(\end_addr_buf_reg[31] [19]),
        .I3(\sect_cnt_reg[19] [19]),
        .O(\align_len_reg[31]_1 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(\sect_cnt_reg[19] [16]),
        .I1(\end_addr_buf_reg[31] [16]),
        .I2(\sect_cnt_reg[19] [15]),
        .I3(\end_addr_buf_reg[31] [15]),
        .I4(\end_addr_buf_reg[31] [17]),
        .I5(\sect_cnt_reg[19] [17]),
        .O(\align_len_reg[31]_1 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(\sect_cnt_reg[19] [13]),
        .I1(\end_addr_buf_reg[31] [13]),
        .I2(\sect_cnt_reg[19] [12]),
        .I3(\end_addr_buf_reg[31] [12]),
        .I4(\end_addr_buf_reg[31] [14]),
        .I5(\sect_cnt_reg[19] [14]),
        .O(\align_len_reg[31]_1 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(\sect_cnt_reg[19] [10]),
        .I1(\end_addr_buf_reg[31] [10]),
        .I2(\sect_cnt_reg[19] [9]),
        .I3(\end_addr_buf_reg[31] [9]),
        .I4(\end_addr_buf_reg[31] [11]),
        .I5(\sect_cnt_reg[19] [11]),
        .O(\align_len_reg[31]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(\sect_cnt_reg[19] [7]),
        .I1(\end_addr_buf_reg[31] [7]),
        .I2(\sect_cnt_reg[19] [6]),
        .I3(\end_addr_buf_reg[31] [6]),
        .I4(\end_addr_buf_reg[31] [8]),
        .I5(\sect_cnt_reg[19] [8]),
        .O(\align_len_reg[31]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\sect_cnt_reg[19] [4]),
        .I1(\end_addr_buf_reg[31] [4]),
        .I2(\sect_cnt_reg[19] [3]),
        .I3(\end_addr_buf_reg[31] [3]),
        .I4(\end_addr_buf_reg[31] [5]),
        .I5(\sect_cnt_reg[19] [5]),
        .O(\align_len_reg[31]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(\sect_cnt_reg[19] [1]),
        .I1(\end_addr_buf_reg[31] [1]),
        .I2(\sect_cnt_reg[19] [0]),
        .I3(\end_addr_buf_reg[31] [0]),
        .I4(\end_addr_buf_reg[31] [2]),
        .I5(\sect_cnt_reg[19] [2]),
        .O(\align_len_reg[31]_0 [0]));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [0]),
        .Q(\mem_reg[4][0]_srl5_n_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__0 
       (.I0(rs2f_wreq_ack),
        .I1(\state_reg[0] ),
        .O(push));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [10]),
        .Q(\mem_reg[4][10]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [11]),
        .Q(\mem_reg[4][11]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [12]),
        .Q(\mem_reg[4][12]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [13]),
        .Q(\mem_reg[4][13]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [14]),
        .Q(\mem_reg[4][14]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [15]),
        .Q(\mem_reg[4][15]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [16]),
        .Q(\mem_reg[4][16]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [17]),
        .Q(\mem_reg[4][17]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [18]),
        .Q(\mem_reg[4][18]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [19]),
        .Q(\mem_reg[4][19]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [1]),
        .Q(\mem_reg[4][1]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [20]),
        .Q(\mem_reg[4][20]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [21]),
        .Q(\mem_reg[4][21]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [22]),
        .Q(\mem_reg[4][22]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [23]),
        .Q(\mem_reg[4][23]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [24]),
        .Q(\mem_reg[4][24]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [25]),
        .Q(\mem_reg[4][25]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [26]),
        .Q(\mem_reg[4][26]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [27]),
        .Q(\mem_reg[4][27]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [28]),
        .Q(\mem_reg[4][28]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [2]),
        .Q(\mem_reg[4][2]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [29]),
        .Q(\mem_reg[4][38]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [3]),
        .Q(\mem_reg[4][3]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [30]),
        .Q(\mem_reg[4][42]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [4]),
        .Q(\mem_reg[4][4]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [5]),
        .Q(\mem_reg[4][5]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [6]),
        .Q(\mem_reg[4][6]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [7]),
        .Q(\mem_reg[4][7]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [8]),
        .Q(\mem_reg[4][8]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [9]),
        .Q(\mem_reg[4][9]_srl5_n_6 ));
  LUT6 #(
    .INIT(64'h9F9F9F9F60606020)) 
    \pout[0]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_6),
        .I3(\pout_reg_n_6_[1] ),
        .I4(\pout_reg_n_6_[2] ),
        .I5(\pout_reg_n_6_[0] ),
        .O(\pout[0]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hCCCC3CCCC2CCCCCC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_6_[2] ),
        .I1(\pout_reg_n_6_[1] ),
        .I2(\pout_reg_n_6_[0] ),
        .I3(data_vld_reg_n_6),
        .I4(pop0),
        .I5(push),
        .O(\pout[1]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAA8AAAAAA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_6_[2] ),
        .I1(\pout_reg_n_6_[1] ),
        .I2(\pout_reg_n_6_[0] ),
        .I3(data_vld_reg_n_6),
        .I4(pop0),
        .I5(push),
        .O(\pout[2]_i_1_n_6 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_6 ),
        .Q(\pout_reg_n_6_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_6 ),
        .Q(\pout_reg_n_6_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_6 ),
        .Q(\pout_reg_n_6_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_6 ),
        .Q(\align_len_reg[31] [0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_6 ),
        .Q(\align_len_reg[31] [10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_6 ),
        .Q(\align_len_reg[31] [11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][12]_srl5_n_6 ),
        .Q(\align_len_reg[31] [12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][13]_srl5_n_6 ),
        .Q(\align_len_reg[31] [13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][14]_srl5_n_6 ),
        .Q(\align_len_reg[31] [14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][15]_srl5_n_6 ),
        .Q(\align_len_reg[31] [15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][16]_srl5_n_6 ),
        .Q(\align_len_reg[31] [16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][17]_srl5_n_6 ),
        .Q(\align_len_reg[31] [17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][18]_srl5_n_6 ),
        .Q(\align_len_reg[31] [18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][19]_srl5_n_6 ),
        .Q(\align_len_reg[31] [19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_6 ),
        .Q(\align_len_reg[31] [1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][20]_srl5_n_6 ),
        .Q(\align_len_reg[31] [20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][21]_srl5_n_6 ),
        .Q(\align_len_reg[31] [21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][22]_srl5_n_6 ),
        .Q(\align_len_reg[31] [22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][23]_srl5_n_6 ),
        .Q(\align_len_reg[31] [23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][24]_srl5_n_6 ),
        .Q(\align_len_reg[31] [24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][25]_srl5_n_6 ),
        .Q(\align_len_reg[31] [25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][26]_srl5_n_6 ),
        .Q(\align_len_reg[31] [26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][27]_srl5_n_6 ),
        .Q(\align_len_reg[31] [27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][28]_srl5_n_6 ),
        .Q(\align_len_reg[31] [28]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_6 ),
        .Q(\align_len_reg[31] [2]),
        .R(SR));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][38]_srl5_n_6 ),
        .Q(\align_len_reg[31] [29]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_6 ),
        .Q(\align_len_reg[31] [3]),
        .R(SR));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][42]_srl5_n_6 ),
        .Q(\align_len_reg[31] [30]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][4]_srl5_n_6 ),
        .Q(\align_len_reg[31] [4]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][5]_srl5_n_6 ),
        .Q(\align_len_reg[31] [5]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][6]_srl5_n_6 ),
        .Q(\align_len_reg[31] [6]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][7]_srl5_n_6 ),
        .Q(\align_len_reg[31] [7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_6 ),
        .Q(\align_len_reg[31] [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_6 ),
        .Q(\align_len_reg[31] [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(Q[0]),
        .I1(next_wreq),
        .I2(\sect_cnt_reg[19] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(Q[10]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(Q[11]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(Q[12]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(Q[13]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(Q[14]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(Q[15]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(Q[16]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(Q[17]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(Q[18]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hFF54)) 
    \sect_cnt[19]_i_1 
       (.I0(wreq_handling_reg),
        .I1(fifo_wreq_valid_buf_reg),
        .I2(fifo_wreq_valid),
        .I3(p_28_in),
        .O(\sect_cnt_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2 
       (.I0(Q[19]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(Q[1]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(Q[2]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(Q[3]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(Q[4]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(Q[5]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(Q[6]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(Q[7]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(Q[8]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(Q[9]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "image_filter_hostmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_fifo__parameterized0_3
   (fifo_rreq_valid,
    rs2f_rreq_ack,
    E,
    next_rreq,
    D,
    \could_multi_bursts.last_loop__8 ,
    S,
    invalid_len_event_reg,
    \align_len_reg[12] ,
    \start_addr_reg[3] ,
    \start_addr_reg[3]_0 ,
    invalid_len_event0,
    \sect_cnt_reg[0] ,
    SR,
    pop0,
    ap_clk,
    rreq_handling_reg,
    CO,
    p_22_in,
    ap_rst_n,
    Q,
    sect_cnt0,
    \sect_cnt_reg[19] ,
    fifo_rreq_valid_buf_reg,
    \sect_len_buf_reg[8] ,
    \could_multi_bursts.loop_cnt_reg[4] ,
    \state_reg[0] ,
    \end_addr_buf_reg[31] ,
    \data_p1_reg[42] );
  output fifo_rreq_valid;
  output rs2f_rreq_ack;
  output [0:0]E;
  output next_rreq;
  output [19:0]D;
  output \could_multi_bursts.last_loop__8 ;
  output [0:0]S;
  output [30:0]invalid_len_event_reg;
  output [0:0]\align_len_reg[12] ;
  output [3:0]\start_addr_reg[3] ;
  output [2:0]\start_addr_reg[3]_0 ;
  output invalid_len_event0;
  output [0:0]\sect_cnt_reg[0] ;
  input [0:0]SR;
  input pop0;
  input ap_clk;
  input rreq_handling_reg;
  input [0:0]CO;
  input p_22_in;
  input ap_rst_n;
  input [19:0]Q;
  input [18:0]sect_cnt0;
  input [19:0]\sect_cnt_reg[19] ;
  input fifo_rreq_valid_buf_reg;
  input [4:0]\sect_len_buf_reg[8] ;
  input [4:0]\could_multi_bursts.loop_cnt_reg[4] ;
  input [0:0]\state_reg[0] ;
  input [19:0]\end_addr_buf_reg[31] ;
  input [30:0]\data_p1_reg[42] ;

  wire [0:0]CO;
  wire [19:0]D;
  wire [0:0]E;
  wire [19:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]\align_len_reg[12] ;
  wire ap_clk;
  wire ap_rst_n;
  wire \could_multi_bursts.arlen_buf[3]_i_4_n_6 ;
  wire \could_multi_bursts.last_loop__8 ;
  wire [4:0]\could_multi_bursts.loop_cnt_reg[4] ;
  wire [30:0]\data_p1_reg[42] ;
  wire data_vld_i_1__3_n_6;
  wire data_vld_reg_n_6;
  wire [19:0]\end_addr_buf_reg[31] ;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg;
  wire full_n_i_1__5_n_6;
  wire full_n_i_2__2_n_6;
  wire invalid_len_event0;
  wire [30:0]invalid_len_event_reg;
  wire \mem_reg[4][0]_srl5_n_6 ;
  wire \mem_reg[4][10]_srl5_n_6 ;
  wire \mem_reg[4][11]_srl5_n_6 ;
  wire \mem_reg[4][12]_srl5_n_6 ;
  wire \mem_reg[4][13]_srl5_n_6 ;
  wire \mem_reg[4][14]_srl5_n_6 ;
  wire \mem_reg[4][15]_srl5_n_6 ;
  wire \mem_reg[4][16]_srl5_n_6 ;
  wire \mem_reg[4][17]_srl5_n_6 ;
  wire \mem_reg[4][18]_srl5_n_6 ;
  wire \mem_reg[4][19]_srl5_n_6 ;
  wire \mem_reg[4][1]_srl5_n_6 ;
  wire \mem_reg[4][20]_srl5_n_6 ;
  wire \mem_reg[4][21]_srl5_n_6 ;
  wire \mem_reg[4][22]_srl5_n_6 ;
  wire \mem_reg[4][23]_srl5_n_6 ;
  wire \mem_reg[4][24]_srl5_n_6 ;
  wire \mem_reg[4][25]_srl5_n_6 ;
  wire \mem_reg[4][26]_srl5_n_6 ;
  wire \mem_reg[4][27]_srl5_n_6 ;
  wire \mem_reg[4][28]_srl5_n_6 ;
  wire \mem_reg[4][2]_srl5_n_6 ;
  wire \mem_reg[4][38]_srl5_n_6 ;
  wire \mem_reg[4][3]_srl5_n_6 ;
  wire \mem_reg[4][42]_srl5_n_6 ;
  wire \mem_reg[4][4]_srl5_n_6 ;
  wire \mem_reg[4][5]_srl5_n_6 ;
  wire \mem_reg[4][6]_srl5_n_6 ;
  wire \mem_reg[4][7]_srl5_n_6 ;
  wire \mem_reg[4][8]_srl5_n_6 ;
  wire \mem_reg[4][9]_srl5_n_6 ;
  wire next_rreq;
  wire p_22_in;
  wire pop0;
  wire \pout[0]_i_1_n_6 ;
  wire \pout[1]_i_1_n_6 ;
  wire \pout[2]_i_1_n_6 ;
  wire \pout_reg_n_6_[0] ;
  wire \pout_reg_n_6_[1] ;
  wire \pout_reg_n_6_[2] ;
  wire push;
  wire rreq_handling_reg;
  wire rs2f_rreq_ack;
  wire [18:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [19:0]\sect_cnt_reg[19] ;
  wire [4:0]\sect_len_buf_reg[8] ;
  wire [3:0]\start_addr_reg[3] ;
  wire [2:0]\start_addr_reg[3]_0 ;
  wire [0:0]\state_reg[0] ;

  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_1
       (.I0(invalid_len_event_reg[30]),
        .O(S));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_1
       (.I0(invalid_len_event_reg[29]),
        .O(\align_len_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \align_len[31]_i_1 
       (.I0(fifo_rreq_valid),
        .I1(rreq_handling_reg),
        .I2(CO),
        .I3(p_22_in),
        .O(E));
  LUT5 #(
    .INIT(32'h82000082)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_4_n_6 ),
        .I1(\sect_len_buf_reg[8] [1]),
        .I2(\could_multi_bursts.loop_cnt_reg[4] [1]),
        .I3(\sect_len_buf_reg[8] [0]),
        .I4(\could_multi_bursts.loop_cnt_reg[4] [0]),
        .O(\could_multi_bursts.last_loop__8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_4 
       (.I0(\sect_len_buf_reg[8] [4]),
        .I1(\could_multi_bursts.loop_cnt_reg[4] [4]),
        .I2(\sect_len_buf_reg[8] [3]),
        .I3(\could_multi_bursts.loop_cnt_reg[4] [3]),
        .I4(\could_multi_bursts.loop_cnt_reg[4] [2]),
        .I5(\sect_len_buf_reg[8] [2]),
        .O(\could_multi_bursts.arlen_buf[3]_i_4_n_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAA2)) 
    data_vld_i_1__3
       (.I0(data_vld_reg_n_6),
        .I1(pop0),
        .I2(\pout_reg_n_6_[0] ),
        .I3(\pout_reg_n_6_[1] ),
        .I4(\pout_reg_n_6_[2] ),
        .I5(push),
        .O(data_vld_i_1__3_n_6));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__3_n_6),
        .Q(data_vld_reg_n_6),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_6),
        .Q(fifo_rreq_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    fifo_rreq_valid_buf_i_1
       (.I0(fifo_rreq_valid),
        .I1(fifo_rreq_valid_buf_reg),
        .I2(p_22_in),
        .I3(CO),
        .I4(rreq_handling_reg),
        .O(next_rreq));
  LUT6 #(
    .INIT(64'hF7FF7777F5FF5555)) 
    full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(full_n_i_2__2_n_6),
        .I2(next_rreq),
        .I3(fifo_rreq_valid),
        .I4(data_vld_reg_n_6),
        .I5(rs2f_rreq_ack),
        .O(full_n_i_1__5_n_6));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2__2
       (.I0(data_vld_reg_n_6),
        .I1(\pout_reg_n_6_[2] ),
        .I2(\pout_reg_n_6_[0] ),
        .I3(\pout_reg_n_6_[1] ),
        .I4(\state_reg[0] ),
        .I5(rs2f_rreq_ack),
        .O(full_n_i_2__2_n_6));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_6),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    invalid_len_event_i_1__0
       (.I0(invalid_len_event_reg[30]),
        .I1(fifo_rreq_valid),
        .I2(invalid_len_event_reg[29]),
        .O(invalid_len_event0));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1__0
       (.I0(\sect_cnt_reg[19] [18]),
        .I1(\end_addr_buf_reg[31] [18]),
        .I2(\end_addr_buf_reg[31] [19]),
        .I3(\sect_cnt_reg[19] [19]),
        .O(\start_addr_reg[3]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__0
       (.I0(\sect_cnt_reg[19] [16]),
        .I1(\end_addr_buf_reg[31] [16]),
        .I2(\sect_cnt_reg[19] [15]),
        .I3(\end_addr_buf_reg[31] [15]),
        .I4(\end_addr_buf_reg[31] [17]),
        .I5(\sect_cnt_reg[19] [17]),
        .O(\start_addr_reg[3]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg[19] [13]),
        .I1(\end_addr_buf_reg[31] [13]),
        .I2(\sect_cnt_reg[19] [12]),
        .I3(\end_addr_buf_reg[31] [12]),
        .I4(\end_addr_buf_reg[31] [14]),
        .I5(\sect_cnt_reg[19] [14]),
        .O(\start_addr_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__0
       (.I0(\sect_cnt_reg[19] [10]),
        .I1(\end_addr_buf_reg[31] [10]),
        .I2(\sect_cnt_reg[19] [9]),
        .I3(\end_addr_buf_reg[31] [9]),
        .I4(\end_addr_buf_reg[31] [11]),
        .I5(\sect_cnt_reg[19] [11]),
        .O(\start_addr_reg[3] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(\sect_cnt_reg[19] [7]),
        .I1(\end_addr_buf_reg[31] [7]),
        .I2(\sect_cnt_reg[19] [6]),
        .I3(\end_addr_buf_reg[31] [6]),
        .I4(\end_addr_buf_reg[31] [8]),
        .I5(\sect_cnt_reg[19] [8]),
        .O(\start_addr_reg[3] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(\sect_cnt_reg[19] [4]),
        .I1(\end_addr_buf_reg[31] [4]),
        .I2(\sect_cnt_reg[19] [3]),
        .I3(\end_addr_buf_reg[31] [3]),
        .I4(\end_addr_buf_reg[31] [5]),
        .I5(\sect_cnt_reg[19] [5]),
        .O(\start_addr_reg[3] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(\sect_cnt_reg[19] [1]),
        .I1(\end_addr_buf_reg[31] [1]),
        .I2(\sect_cnt_reg[19] [0]),
        .I3(\end_addr_buf_reg[31] [0]),
        .I4(\end_addr_buf_reg[31] [2]),
        .I5(\sect_cnt_reg[19] [2]),
        .O(\start_addr_reg[3] [0]));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [0]),
        .Q(\mem_reg[4][0]_srl5_n_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__1 
       (.I0(rs2f_rreq_ack),
        .I1(\state_reg[0] ),
        .O(push));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [10]),
        .Q(\mem_reg[4][10]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [11]),
        .Q(\mem_reg[4][11]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [12]),
        .Q(\mem_reg[4][12]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [13]),
        .Q(\mem_reg[4][13]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [14]),
        .Q(\mem_reg[4][14]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [15]),
        .Q(\mem_reg[4][15]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [16]),
        .Q(\mem_reg[4][16]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [17]),
        .Q(\mem_reg[4][17]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [18]),
        .Q(\mem_reg[4][18]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [19]),
        .Q(\mem_reg[4][19]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [1]),
        .Q(\mem_reg[4][1]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [20]),
        .Q(\mem_reg[4][20]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [21]),
        .Q(\mem_reg[4][21]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [22]),
        .Q(\mem_reg[4][22]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [23]),
        .Q(\mem_reg[4][23]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [24]),
        .Q(\mem_reg[4][24]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [25]),
        .Q(\mem_reg[4][25]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [26]),
        .Q(\mem_reg[4][26]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [27]),
        .Q(\mem_reg[4][27]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [28]),
        .Q(\mem_reg[4][28]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [2]),
        .Q(\mem_reg[4][2]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [29]),
        .Q(\mem_reg[4][38]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [3]),
        .Q(\mem_reg[4][3]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [30]),
        .Q(\mem_reg[4][42]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [4]),
        .Q(\mem_reg[4][4]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [5]),
        .Q(\mem_reg[4][5]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [6]),
        .Q(\mem_reg[4][6]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [7]),
        .Q(\mem_reg[4][7]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [8]),
        .Q(\mem_reg[4][8]_srl5_n_6 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_6_[0] ),
        .A1(\pout_reg_n_6_[1] ),
        .A2(\pout_reg_n_6_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[42] [9]),
        .Q(\mem_reg[4][9]_srl5_n_6 ));
  LUT6 #(
    .INIT(64'h9F9F9F9F60606020)) 
    \pout[0]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_6),
        .I3(\pout_reg_n_6_[1] ),
        .I4(\pout_reg_n_6_[2] ),
        .I5(\pout_reg_n_6_[0] ),
        .O(\pout[0]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hCCCC3CCCC2CCCCCC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_6_[2] ),
        .I1(\pout_reg_n_6_[1] ),
        .I2(\pout_reg_n_6_[0] ),
        .I3(data_vld_reg_n_6),
        .I4(pop0),
        .I5(push),
        .O(\pout[1]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAA8AAAAAA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_6_[2] ),
        .I1(\pout_reg_n_6_[1] ),
        .I2(\pout_reg_n_6_[0] ),
        .I3(data_vld_reg_n_6),
        .I4(pop0),
        .I5(push),
        .O(\pout[2]_i_1_n_6 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_6 ),
        .Q(\pout_reg_n_6_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_6 ),
        .Q(\pout_reg_n_6_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_6 ),
        .Q(\pout_reg_n_6_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_6 ),
        .Q(invalid_len_event_reg[0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_6 ),
        .Q(invalid_len_event_reg[10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_6 ),
        .Q(invalid_len_event_reg[11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][12]_srl5_n_6 ),
        .Q(invalid_len_event_reg[12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][13]_srl5_n_6 ),
        .Q(invalid_len_event_reg[13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][14]_srl5_n_6 ),
        .Q(invalid_len_event_reg[14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][15]_srl5_n_6 ),
        .Q(invalid_len_event_reg[15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][16]_srl5_n_6 ),
        .Q(invalid_len_event_reg[16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][17]_srl5_n_6 ),
        .Q(invalid_len_event_reg[17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][18]_srl5_n_6 ),
        .Q(invalid_len_event_reg[18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][19]_srl5_n_6 ),
        .Q(invalid_len_event_reg[19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_6 ),
        .Q(invalid_len_event_reg[1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][20]_srl5_n_6 ),
        .Q(invalid_len_event_reg[20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][21]_srl5_n_6 ),
        .Q(invalid_len_event_reg[21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][22]_srl5_n_6 ),
        .Q(invalid_len_event_reg[22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][23]_srl5_n_6 ),
        .Q(invalid_len_event_reg[23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][24]_srl5_n_6 ),
        .Q(invalid_len_event_reg[24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][25]_srl5_n_6 ),
        .Q(invalid_len_event_reg[25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][26]_srl5_n_6 ),
        .Q(invalid_len_event_reg[26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][27]_srl5_n_6 ),
        .Q(invalid_len_event_reg[27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][28]_srl5_n_6 ),
        .Q(invalid_len_event_reg[28]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_6 ),
        .Q(invalid_len_event_reg[2]),
        .R(SR));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][38]_srl5_n_6 ),
        .Q(invalid_len_event_reg[29]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_6 ),
        .Q(invalid_len_event_reg[3]),
        .R(SR));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][42]_srl5_n_6 ),
        .Q(invalid_len_event_reg[30]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][4]_srl5_n_6 ),
        .Q(invalid_len_event_reg[4]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][5]_srl5_n_6 ),
        .Q(invalid_len_event_reg[5]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][6]_srl5_n_6 ),
        .Q(invalid_len_event_reg[6]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][7]_srl5_n_6 ),
        .Q(invalid_len_event_reg[7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_6 ),
        .Q(invalid_len_event_reg[8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_6 ),
        .Q(invalid_len_event_reg[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(Q[0]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[19] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(Q[10]),
        .I1(next_rreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(Q[11]),
        .I1(next_rreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(Q[12]),
        .I1(next_rreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(Q[13]),
        .I1(next_rreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(Q[14]),
        .I1(next_rreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(Q[15]),
        .I1(next_rreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(Q[16]),
        .I1(next_rreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(Q[17]),
        .I1(next_rreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(Q[18]),
        .I1(next_rreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hFF54)) 
    \sect_cnt[19]_i_1__0 
       (.I0(rreq_handling_reg),
        .I1(fifo_rreq_valid_buf_reg),
        .I2(fifo_rreq_valid),
        .I3(p_22_in),
        .O(\sect_cnt_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2__0 
       (.I0(Q[19]),
        .I1(next_rreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(Q[1]),
        .I1(next_rreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(Q[2]),
        .I1(next_rreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(Q[3]),
        .I1(next_rreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(Q[4]),
        .I1(next_rreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(Q[5]),
        .I1(next_rreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(Q[6]),
        .I1(next_rreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(Q[7]),
        .I1(next_rreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(Q[8]),
        .I1(next_rreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(Q[9]),
        .I1(next_rreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "image_filter_hostmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_fifo__parameterized1
   (\could_multi_bursts.AWVALID_Dummy_reg ,
    \could_multi_bursts.next_loop ,
    last_sect_buf0,
    p_28_in,
    next_resp0,
    push,
    pop0,
    wreq_handling_reg,
    \could_multi_bursts.sect_handling_reg ,
    invalid_len_event_reg2_reg,
    \could_multi_bursts.last_sect_buf_reg ,
    \could_multi_bursts.loop_cnt_reg[4] ,
    \sect_addr_buf_reg[3] ,
    ap_clk,
    SR,
    AWVALID_Dummy,
    AWREADY_Dummy,
    ap_rst_n,
    invalid_len_event_reg2,
    CO,
    \could_multi_bursts.last_loop__8 ,
    \could_multi_bursts.sect_handling_reg_0 ,
    wreq_handling_reg_0,
    next_resp,
    fifo_burst_ready,
    \throttl_cnt_reg[7] ,
    \throttl_cnt_reg[3] ,
    m_axi_hostmem_AWREADY,
    \could_multi_bursts.last_sect_buf_reg_0 ,
    full_n_reg_0,
    m_axi_hostmem_BVALID,
    fifo_wreq_valid,
    fifo_wreq_valid_buf_reg,
    invalid_len_event_reg1,
    \sect_cnt_reg[18] );
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  output \could_multi_bursts.next_loop ;
  output last_sect_buf0;
  output p_28_in;
  output next_resp0;
  output push;
  output pop0;
  output wreq_handling_reg;
  output \could_multi_bursts.sect_handling_reg ;
  output invalid_len_event_reg2_reg;
  output \could_multi_bursts.last_sect_buf_reg ;
  output [0:0]\could_multi_bursts.loop_cnt_reg[4] ;
  output [0:0]\sect_addr_buf_reg[3] ;
  input ap_clk;
  input [0:0]SR;
  input AWVALID_Dummy;
  input AWREADY_Dummy;
  input ap_rst_n;
  input invalid_len_event_reg2;
  input [0:0]CO;
  input \could_multi_bursts.last_loop__8 ;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input wreq_handling_reg_0;
  input next_resp;
  input fifo_burst_ready;
  input \throttl_cnt_reg[7] ;
  input \throttl_cnt_reg[3] ;
  input m_axi_hostmem_AWREADY;
  input \could_multi_bursts.last_sect_buf_reg_0 ;
  input full_n_reg_0;
  input m_axi_hostmem_BVALID;
  input fifo_wreq_valid;
  input fifo_wreq_valid_buf_reg;
  input invalid_len_event_reg1;
  input [0:0]\sect_cnt_reg[18] ;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [0:0]CO;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [1:1]aw2b_awdata;
  wire [1:0]aw2b_bdata;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.awaddr_buf[31]_i_4_n_6 ;
  wire \could_multi_bursts.last_loop__8 ;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire \could_multi_bursts.last_sect_buf_reg_0 ;
  wire [0:0]\could_multi_bursts.loop_cnt_reg[4] ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_vld_i_1__1_n_6;
  wire data_vld_reg_n_6;
  wire empty_n_i_1__4_n_6;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire full_n_i_1__3_n_6;
  wire full_n_i_2__1_n_6;
  wire full_n_reg_0;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire invalid_len_event_reg2_reg;
  wire last_sect_buf0;
  wire m_axi_hostmem_AWREADY;
  wire m_axi_hostmem_BVALID;
  wire \mem_reg[14][0]_srl15_n_6 ;
  wire \mem_reg[14][1]_srl15_n_6 ;
  wire need_wrsp;
  wire next_resp;
  wire next_resp0;
  wire p_10_in;
  wire p_28_in;
  wire pop0;
  wire pop0_1;
  wire pout17_out;
  wire \pout[0]_i_1_n_6 ;
  wire \pout[1]_i_1__0_n_6 ;
  wire \pout[2]_i_1__0_n_6 ;
  wire \pout[3]_i_1_n_6 ;
  wire \pout[3]_i_2_n_6 ;
  wire \pout[3]_i_3_n_6 ;
  wire [3:0]pout_reg__0;
  wire push;
  wire push_0;
  wire [0:0]\sect_addr_buf_reg[3] ;
  wire [0:0]\sect_cnt_reg[18] ;
  wire \throttl_cnt_reg[3] ;
  wire \throttl_cnt_reg[7] ;
  wire wreq_handling_reg;
  wire wreq_handling_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \align_len[31]_i_3 
       (.I0(CO),
        .I1(p_28_in),
        .O(last_sect_buf0));
  LUT5 #(
    .INIT(32'h0020F020)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(AWVALID_Dummy),
        .I1(AWREADY_Dummy),
        .I2(ap_rst_n),
        .I3(\could_multi_bursts.next_loop ),
        .I4(invalid_len_event_reg2),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  LUT6 #(
    .INIT(64'h8808080808080808)) 
    \could_multi_bursts.awaddr_buf[31]_i_2 
       (.I0(\could_multi_bursts.awaddr_buf[31]_i_4_n_6 ),
        .I1(fifo_burst_ready),
        .I2(AWVALID_Dummy),
        .I3(\throttl_cnt_reg[7] ),
        .I4(\throttl_cnt_reg[3] ),
        .I5(m_axi_hostmem_AWREADY),
        .O(\could_multi_bursts.next_loop ));
  LUT2 #(
    .INIT(4'h8)) 
    \could_multi_bursts.awaddr_buf[31]_i_4 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(fifo_resp_ready),
        .O(\could_multi_bursts.awaddr_buf[31]_i_4_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.last_sect_buf_i_1 
       (.I0(CO),
        .I1(p_28_in),
        .I2(\could_multi_bursts.last_sect_buf_reg_0 ),
        .O(\could_multi_bursts.last_sect_buf_reg ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(p_28_in),
        .I1(ap_rst_n),
        .O(\could_multi_bursts.loop_cnt_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\could_multi_bursts.last_loop__8 ),
        .I3(wreq_handling_reg_0),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT6 #(
    .INIT(64'hFFFF44C444C444C4)) 
    data_vld_i_1__1
       (.I0(\pout[3]_i_3_n_6 ),
        .I1(data_vld_reg_n_6),
        .I2(need_wrsp),
        .I3(next_resp),
        .I4(\could_multi_bursts.next_loop ),
        .I5(fifo_resp_ready),
        .O(data_vld_i_1__1_n_6));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_6),
        .Q(data_vld_reg_n_6),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'hD5FF)) 
    empty_n_i_1__0
       (.I0(wreq_handling_reg_0),
        .I1(CO),
        .I2(p_28_in),
        .I3(fifo_wreq_valid),
        .O(pop0));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1__4
       (.I0(data_vld_reg_n_6),
        .I1(next_resp),
        .I2(need_wrsp),
        .O(empty_n_i_1__4_n_6));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_6),
        .Q(need_wrsp),
        .R(SR));
  LUT5 #(
    .INIT(32'hDFFFDDDD)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(p_10_in),
        .I2(full_n_i_2__1_n_6),
        .I3(\could_multi_bursts.next_loop ),
        .I4(fifo_resp_ready),
        .O(full_n_i_1__3_n_6));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    full_n_i_2__1
       (.I0(pout_reg__0[0]),
        .I1(pout_reg__0[3]),
        .I2(data_vld_reg_n_6),
        .I3(pout_reg__0[2]),
        .I4(pout_reg__0[1]),
        .O(full_n_i_2__1_n_6));
  LUT5 #(
    .INIT(32'h80808000)) 
    full_n_i_4
       (.I0(need_wrsp),
        .I1(next_resp),
        .I2(full_n_reg_0),
        .I3(aw2b_bdata[0]),
        .I4(aw2b_bdata[1]),
        .O(push));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_6),
        .Q(fifo_resp_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'hBAB0F0F0)) 
    invalid_len_event_reg2_i_1
       (.I0(invalid_len_event_reg1),
        .I1(\sect_cnt_reg[18] ),
        .I2(invalid_len_event_reg2),
        .I3(CO),
        .I4(p_28_in),
        .O(invalid_len_event_reg2_reg));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(invalid_len_event_reg2),
        .Q(\mem_reg[14][0]_srl15_n_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(fifo_resp_ready),
        .I1(\could_multi_bursts.next_loop ),
        .O(push_0));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(aw2b_awdata),
        .Q(\mem_reg[14][1]_srl15_n_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\could_multi_bursts.last_loop__8 ),
        .I1(\could_multi_bursts.last_sect_buf_reg_0 ),
        .O(aw2b_awdata));
  LUT5 #(
    .INIT(32'hFF404040)) 
    next_resp_i_1
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(aw2b_bdata[0]),
        .I3(full_n_reg_0),
        .I4(m_axi_hostmem_BVALID),
        .O(next_resp0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg__0[0]),
        .O(\pout[0]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hF078F0F00F870F0F)) 
    \pout[1]_i_1__0 
       (.I0(fifo_resp_ready),
        .I1(\could_multi_bursts.next_loop ),
        .I2(pout_reg__0[0]),
        .I3(next_resp),
        .I4(need_wrsp),
        .I5(pout_reg__0[1]),
        .O(\pout[1]_i_1__0_n_6 ));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \pout[2]_i_1__0 
       (.I0(fifo_resp_ready),
        .I1(\could_multi_bursts.next_loop ),
        .I2(p_10_in),
        .I3(pout_reg__0[0]),
        .I4(pout_reg__0[2]),
        .I5(pout_reg__0[1]),
        .O(\pout[2]_i_1__0_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \pout[2]_i_2 
       (.I0(data_vld_reg_n_6),
        .I1(need_wrsp),
        .I2(next_resp),
        .O(p_10_in));
  LUT6 #(
    .INIT(64'h15C0151500000000)) 
    \pout[3]_i_1 
       (.I0(\pout[3]_i_3_n_6 ),
        .I1(fifo_resp_ready),
        .I2(\could_multi_bursts.next_loop ),
        .I3(next_resp),
        .I4(need_wrsp),
        .I5(data_vld_reg_n_6),
        .O(\pout[3]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \pout[3]_i_2 
       (.I0(pout_reg__0[1]),
        .I1(pout17_out),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[3]),
        .I4(pout_reg__0[2]),
        .O(\pout[3]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3 
       (.I0(pout_reg__0[1]),
        .I1(pout_reg__0[0]),
        .I2(pout_reg__0[3]),
        .I3(pout_reg__0[2]),
        .O(\pout[3]_i_3_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \pout[3]_i_4 
       (.I0(data_vld_reg_n_6),
        .I1(need_wrsp),
        .I2(next_resp),
        .I3(\could_multi_bursts.next_loop ),
        .I4(fifo_resp_ready),
        .O(pout17_out));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_6 ),
        .D(\pout[0]_i_1_n_6 ),
        .Q(pout_reg__0[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_6 ),
        .D(\pout[1]_i_1__0_n_6 ),
        .Q(pout_reg__0[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_6 ),
        .D(\pout[2]_i_1__0_n_6 ),
        .Q(pout_reg__0[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_6 ),
        .D(\pout[3]_i_2_n_6 ),
        .Q(pout_reg__0[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \q[1]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(pop0_1));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0_1),
        .D(\mem_reg[14][0]_srl15_n_6 ),
        .Q(aw2b_bdata[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0_1),
        .D(\mem_reg[14][1]_srl15_n_6 ),
        .Q(aw2b_bdata[1]),
        .R(SR));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(\sect_cnt_reg[18] ),
        .I1(p_28_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \sect_len_buf[8]_i_1 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(\could_multi_bursts.last_loop__8 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(wreq_handling_reg_0),
        .O(p_28_in));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'hCEEE)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_0),
        .I1(fifo_wreq_valid_buf_reg),
        .I2(CO),
        .I3(p_28_in),
        .O(wreq_handling_reg));
endmodule

(* ORIG_REF_NAME = "image_filter_hostmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_fifo__parameterized1_2
   (\could_multi_bursts.ARVALID_Dummy_reg ,
    p_22_in,
    p_21_in,
    pop0,
    rreq_handling_reg,
    \could_multi_bursts.sect_handling_reg ,
    invalid_len_event_reg2_reg,
    \could_multi_bursts.loop_cnt_reg[4] ,
    \sect_addr_buf_reg[3] ,
    \could_multi_bursts.arlen_buf_reg[0] ,
    \could_multi_bursts.arlen_buf_reg[1] ,
    \could_multi_bursts.arlen_buf_reg[2] ,
    \could_multi_bursts.arlen_buf_reg[0]_0 ,
    \could_multi_bursts.arlen_buf_reg[3] ,
    ap_clk,
    SR,
    ap_rst_n,
    m_axi_hostmem_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    \could_multi_bursts.sect_handling_reg_0 ,
    invalid_len_event_reg2,
    \could_multi_bursts.last_loop__8 ,
    rreq_handling_reg_0,
    beat_valid,
    \dout_buf_reg[66] ,
    CO,
    fifo_rreq_valid,
    invalid_len_event,
    fifo_rreq_valid_buf_reg,
    invalid_len_event_reg1,
    \sect_cnt_reg[18] ,
    Q);
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output p_22_in;
  output p_21_in;
  output pop0;
  output rreq_handling_reg;
  output \could_multi_bursts.sect_handling_reg ;
  output invalid_len_event_reg2_reg;
  output [0:0]\could_multi_bursts.loop_cnt_reg[4] ;
  output [0:0]\sect_addr_buf_reg[3] ;
  output \could_multi_bursts.arlen_buf_reg[0] ;
  output \could_multi_bursts.arlen_buf_reg[1] ;
  output \could_multi_bursts.arlen_buf_reg[2] ;
  output \could_multi_bursts.arlen_buf_reg[0]_0 ;
  output \could_multi_bursts.arlen_buf_reg[3] ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input m_axi_hostmem_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input invalid_len_event_reg2;
  input \could_multi_bursts.last_loop__8 ;
  input rreq_handling_reg_0;
  input beat_valid;
  input [0:0]\dout_buf_reg[66] ;
  input [0:0]CO;
  input fifo_rreq_valid;
  input invalid_len_event;
  input fifo_rreq_valid_buf_reg;
  input invalid_len_event_reg1;
  input [0:0]\sect_cnt_reg[18] ;
  input [3:0]Q;

  wire [0:0]CO;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.arlen_buf_reg[0] ;
  wire \could_multi_bursts.arlen_buf_reg[0]_0 ;
  wire \could_multi_bursts.arlen_buf_reg[1] ;
  wire \could_multi_bursts.arlen_buf_reg[2] ;
  wire \could_multi_bursts.arlen_buf_reg[3] ;
  wire \could_multi_bursts.last_loop__8 ;
  wire [0:0]\could_multi_bursts.loop_cnt_reg[4] ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_vld_i_1__4_n_6;
  wire data_vld_reg_n_6;
  wire [0:0]\dout_buf_reg[66] ;
  wire empty_n_i_1__3_n_6;
  wire empty_n_reg_n_6;
  wire fifo_rctl_ready;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg;
  wire full_n_i_1__6_n_6;
  wire full_n_i_2__3_n_6;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire invalid_len_event_reg2_reg;
  wire m_axi_hostmem_ARREADY;
  wire p_10_in;
  wire p_21_in;
  wire p_22_in;
  wire pop0;
  wire pout17_out;
  wire \pout[0]_i_1__0_n_6 ;
  wire \pout[1]_i_1_n_6 ;
  wire \pout[2]_i_1_n_6 ;
  wire \pout[3]_i_1__0_n_6 ;
  wire \pout[3]_i_2__0_n_6 ;
  wire \pout[3]_i_3__0_n_6 ;
  wire [3:0]pout_reg__0;
  wire push;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire [0:0]\sect_addr_buf_reg[3] ;
  wire [0:0]\sect_cnt_reg[18] ;

  LUT6 #(
    .INIT(64'h20202020AA202020)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(ap_rst_n),
        .I1(m_axi_hostmem_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(fifo_rctl_ready),
        .I5(invalid_len_event_reg2),
        .O(\could_multi_bursts.ARVALID_Dummy_reg ));
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(m_axi_hostmem_ARREADY),
        .O(p_21_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(m_axi_hostmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.last_loop__8 ),
        .I5(Q[0]),
        .O(\could_multi_bursts.arlen_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(m_axi_hostmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.last_loop__8 ),
        .I5(Q[1]),
        .O(\could_multi_bursts.arlen_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(m_axi_hostmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.last_loop__8 ),
        .I5(Q[2]),
        .O(\could_multi_bursts.arlen_buf_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(m_axi_hostmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(fifo_rctl_ready),
        .O(\could_multi_bursts.arlen_buf_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(m_axi_hostmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.last_loop__8 ),
        .I5(Q[3]),
        .O(\could_multi_bursts.arlen_buf_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(p_22_in),
        .I1(ap_rst_n),
        .O(\could_multi_bursts.loop_cnt_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7500FF00)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(\could_multi_bursts.last_loop__8 ),
        .I1(m_axi_hostmem_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(fifo_rctl_ready),
        .I5(rreq_handling_reg_0),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44C4C4C4)) 
    data_vld_i_1__4
       (.I0(\pout[3]_i_3__0_n_6 ),
        .I1(data_vld_reg_n_6),
        .I2(empty_n_reg_n_6),
        .I3(\dout_buf_reg[66] ),
        .I4(beat_valid),
        .I5(push),
        .O(data_vld_i_1__4_n_6));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__4_n_6),
        .Q(data_vld_reg_n_6),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hD5FF)) 
    empty_n_i_1__1
       (.I0(rreq_handling_reg_0),
        .I1(CO),
        .I2(p_22_in),
        .I3(fifo_rreq_valid),
        .O(pop0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    empty_n_i_1__3
       (.I0(data_vld_reg_n_6),
        .I1(beat_valid),
        .I2(\dout_buf_reg[66] ),
        .I3(empty_n_reg_n_6),
        .O(empty_n_i_1__3_n_6));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_6),
        .Q(empty_n_reg_n_6),
        .R(SR));
  LUT5 #(
    .INIT(32'hDFFFDDDD)) 
    full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(p_10_in),
        .I2(full_n_i_2__3_n_6),
        .I3(p_21_in),
        .I4(fifo_rctl_ready),
        .O(full_n_i_1__6_n_6));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    full_n_i_2__3
       (.I0(pout_reg__0[0]),
        .I1(pout_reg__0[3]),
        .I2(data_vld_reg_n_6),
        .I3(pout_reg__0[2]),
        .I4(pout_reg__0[1]),
        .O(full_n_i_2__3_n_6));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_6),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBFA000)) 
    invalid_len_event_reg2_i_1__0
       (.I0(invalid_len_event_reg1),
        .I1(\sect_cnt_reg[18] ),
        .I2(p_22_in),
        .I3(CO),
        .I4(invalid_len_event_reg2),
        .O(invalid_len_event_reg2_reg));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__0 
       (.I0(pout_reg__0[0]),
        .O(\pout[0]_i_1__0_n_6 ));
  LUT5 #(
    .INIT(32'hAA6A5595)) 
    \pout[1]_i_1 
       (.I0(pout_reg__0[0]),
        .I1(fifo_rctl_ready),
        .I2(p_21_in),
        .I3(p_10_in),
        .I4(pout_reg__0[1]),
        .O(\pout[1]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \pout[1]_i_2 
       (.I0(data_vld_reg_n_6),
        .I1(empty_n_reg_n_6),
        .I2(\dout_buf_reg[66] ),
        .I3(beat_valid),
        .O(p_10_in));
  LUT4 #(
    .INIT(16'h78E1)) 
    \pout[2]_i_1 
       (.I0(pout17_out),
        .I1(pout_reg__0[0]),
        .I2(pout_reg__0[2]),
        .I3(pout_reg__0[1]),
        .O(\pout[2]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h1CCC111100000000)) 
    \pout[3]_i_1__0 
       (.I0(\pout[3]_i_3__0_n_6 ),
        .I1(push),
        .I2(beat_valid),
        .I3(\dout_buf_reg[66] ),
        .I4(empty_n_reg_n_6),
        .I5(data_vld_reg_n_6),
        .O(\pout[3]_i_1__0_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \pout[3]_i_2__0 
       (.I0(pout_reg__0[1]),
        .I1(pout17_out),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[3]),
        .I4(pout_reg__0[2]),
        .O(\pout[3]_i_2__0_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__0 
       (.I0(pout_reg__0[1]),
        .I1(pout_reg__0[0]),
        .I2(pout_reg__0[3]),
        .I3(pout_reg__0[2]),
        .O(\pout[3]_i_3__0_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \pout[3]_i_4__0 
       (.I0(m_axi_hostmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(fifo_rctl_ready),
        .O(push));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    \pout[3]_i_5 
       (.I0(data_vld_reg_n_6),
        .I1(empty_n_reg_n_6),
        .I2(\dout_buf_reg[66] ),
        .I3(beat_valid),
        .I4(p_21_in),
        .I5(fifo_rctl_ready),
        .O(pout17_out));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_6 ),
        .D(\pout[0]_i_1__0_n_6 ),
        .Q(pout_reg__0[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_6 ),
        .D(\pout[1]_i_1_n_6 ),
        .Q(pout_reg__0[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_6 ),
        .D(\pout[2]_i_1_n_6 ),
        .Q(pout_reg__0[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_6 ),
        .D(\pout[3]_i_2__0_n_6 ),
        .Q(pout_reg__0[3]),
        .R(SR));
  LUT5 #(
    .INIT(32'h70FF7070)) 
    rreq_handling_i_1
       (.I0(p_22_in),
        .I1(CO),
        .I2(rreq_handling_reg_0),
        .I3(invalid_len_event),
        .I4(fifo_rreq_valid_buf_reg),
        .O(rreq_handling_reg));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(\sect_cnt_reg[18] ),
        .I1(p_22_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf_reg[3] ));
  LUT6 #(
    .INIT(64'h8A00FFFF00000000)) 
    \sect_len_buf[8]_i_1__0 
       (.I0(\could_multi_bursts.last_loop__8 ),
        .I1(m_axi_hostmem_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.sect_handling_reg_0 ),
        .I5(rreq_handling_reg_0),
        .O(p_22_in));
endmodule

(* ORIG_REF_NAME = "image_filter_hostmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_fifo__parameterized2
   (m_axi_hostmem_BREADY,
    \pout_reg[2]_0 ,
    hostmem_BVALID,
    ap_clk,
    SR,
    data_vld_reg_0,
    ap_rst_n,
    pop0,
    push);
  output m_axi_hostmem_BREADY;
  output \pout_reg[2]_0 ;
  output hostmem_BVALID;
  input ap_clk;
  input [0:0]SR;
  input data_vld_reg_0;
  input ap_rst_n;
  input pop0;
  input push;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire data_vld_i_1__2_n_6;
  wire data_vld_reg_0;
  wire full_n_i_1__4_n_6;
  wire full_n_i_3_n_6;
  wire hostmem_BVALID;
  wire m_axi_hostmem_BREADY;
  wire pop0;
  wire \pout[0]_i_1_n_6 ;
  wire \pout[1]_i_1_n_6 ;
  wire \pout[2]_i_1_n_6 ;
  wire \pout_reg[2]_0 ;
  wire \pout_reg_n_6_[0] ;
  wire \pout_reg_n_6_[1] ;
  wire \pout_reg_n_6_[2] ;
  wire push;

  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAA2)) 
    data_vld_i_1__2
       (.I0(\pout_reg[2]_0 ),
        .I1(pop0),
        .I2(\pout_reg_n_6_[0] ),
        .I3(\pout_reg_n_6_[1] ),
        .I4(\pout_reg_n_6_[2] ),
        .I5(push),
        .O(data_vld_i_1__2_n_6));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_6),
        .Q(\pout_reg[2]_0 ),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_reg_0),
        .Q(hostmem_BVALID),
        .R(SR));
  LUT6 #(
    .INIT(64'hD5FFFFFFD5D5D5D5)) 
    full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(\pout_reg[2]_0 ),
        .I2(pop0),
        .I3(full_n_i_3_n_6),
        .I4(push),
        .I5(m_axi_hostmem_BREADY),
        .O(full_n_i_1__4_n_6));
  LUT4 #(
    .INIT(16'h0800)) 
    full_n_i_3
       (.I0(\pout_reg_n_6_[1] ),
        .I1(\pout_reg_n_6_[0] ),
        .I2(\pout_reg_n_6_[2] ),
        .I3(\pout_reg[2]_0 ),
        .O(full_n_i_3_n_6));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_6),
        .Q(m_axi_hostmem_BREADY),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD7D7D7D728282820)) 
    \pout[0]_i_1 
       (.I0(\pout_reg[2]_0 ),
        .I1(pop0),
        .I2(push),
        .I3(\pout_reg_n_6_[1] ),
        .I4(\pout_reg_n_6_[2] ),
        .I5(\pout_reg_n_6_[0] ),
        .O(\pout[0]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hCCC23CCCCCCCCCCC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_6_[2] ),
        .I1(\pout_reg_n_6_[1] ),
        .I2(\pout_reg_n_6_[0] ),
        .I3(push),
        .I4(pop0),
        .I5(\pout_reg[2]_0 ),
        .O(\pout[1]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hAAA86AAAAAAAAAAA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_6_[2] ),
        .I1(\pout_reg_n_6_[1] ),
        .I2(\pout_reg_n_6_[0] ),
        .I3(push),
        .I4(pop0),
        .I5(\pout_reg[2]_0 ),
        .O(\pout[2]_i_1_n_6 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_6 ),
        .Q(\pout_reg_n_6_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_6 ),
        .Q(\pout_reg_n_6_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_6 ),
        .Q(\pout_reg_n_6_[2] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_read
   (m_axi_hostmem_RREADY,
    s_ready_t_reg,
    m_axi_hostmem_ARVALID,
    Q,
    load_p1_from_p2,
    m_axi_hostmem_ARADDR,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[2] ,
    \m_axi_hostmem_ARLEN[3] ,
    \data_p1_reg[28] ,
    \e_V_reg_170_reg[63] ,
    ap_clk,
    m_axi_hostmem_RLAST,
    m_axi_hostmem_RRESP,
    m_axi_hostmem_RVALID,
    SR,
    ap_rst_n,
    m_axi_hostmem_ARREADY,
    Mem2Stream_Batch9_U0_m_axi_in_V_RREADY,
    Mem2Stream_Batch9_U0_m_axi_in_V_ARVALID,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    s_ready_t_reg_0,
    \data_p2_reg[28] );
  output m_axi_hostmem_RREADY;
  output s_ready_t_reg;
  output m_axi_hostmem_ARVALID;
  output [0:0]Q;
  output load_p1_from_p2;
  output [28:0]m_axi_hostmem_ARADDR;
  output \ap_CS_fsm_reg[1] ;
  output [0:0]\ap_CS_fsm_reg[2] ;
  output [3:0]\m_axi_hostmem_ARLEN[3] ;
  output [28:0]\data_p1_reg[28] ;
  output [63:0]\e_V_reg_170_reg[63] ;
  input ap_clk;
  input [64:0]m_axi_hostmem_RLAST;
  input [1:0]m_axi_hostmem_RRESP;
  input m_axi_hostmem_RVALID;
  input [0:0]SR;
  input ap_rst_n;
  input m_axi_hostmem_ARREADY;
  input Mem2Stream_Batch9_U0_m_axi_in_V_RREADY;
  input Mem2Stream_Batch9_U0_m_axi_in_V_ARVALID;
  input [30:0]\ap_CS_fsm_reg[2]_0 ;
  input [0:0]\ap_CS_fsm_reg[1]_0 ;
  input [0:0]\ap_CS_fsm_reg[1]_1 ;
  input [0:0]s_ready_t_reg_0;
  input [28:0]\data_p2_reg[28] ;

  wire Mem2Stream_Batch9_U0_m_axi_in_V_ARVALID;
  wire Mem2Stream_Batch9_U0_m_axi_in_V_RREADY;
  wire [0:0]Q;
  wire [0:0]SR;
  wire align_len;
  wire [31:8]align_len0;
  wire align_len0_carry__0_n_9;
  wire align_len0_carry_n_6;
  wire align_len0_carry_n_7;
  wire align_len0_carry_n_8;
  wire align_len0_carry_n_9;
  wire \align_len_reg_n_6_[12] ;
  wire \align_len_reg_n_6_[13] ;
  wire \align_len_reg_n_6_[31] ;
  wire \align_len_reg_n_6_[8] ;
  wire \align_len_reg_n_6_[9] ;
  wire \ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[1]_1 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire [30:0]\ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:3]araddr_tmp;
  wire [8:5]beat_len_buf;
  wire beat_valid;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_39;
  wire buff_rdata_n_40;
  wire buff_rdata_n_41;
  wire buff_rdata_n_42;
  wire buff_rdata_n_43;
  wire buff_rdata_n_44;
  wire buff_rdata_n_45;
  wire buff_rdata_n_46;
  wire buff_rdata_n_47;
  wire buff_rdata_n_48;
  wire buff_rdata_n_49;
  wire buff_rdata_n_50;
  wire buff_rdata_n_51;
  wire buff_rdata_n_52;
  wire buff_rdata_n_53;
  wire buff_rdata_n_54;
  wire buff_rdata_n_55;
  wire buff_rdata_n_56;
  wire buff_rdata_n_57;
  wire buff_rdata_n_58;
  wire buff_rdata_n_59;
  wire buff_rdata_n_60;
  wire buff_rdata_n_61;
  wire buff_rdata_n_62;
  wire buff_rdata_n_63;
  wire buff_rdata_n_64;
  wire buff_rdata_n_65;
  wire buff_rdata_n_66;
  wire buff_rdata_n_67;
  wire buff_rdata_n_68;
  wire buff_rdata_n_69;
  wire buff_rdata_n_70;
  wire buff_rdata_n_71;
  wire buff_rdata_n_72;
  wire buff_rdata_n_73;
  wire buff_rdata_n_74;
  wire buff_rdata_n_75;
  wire buff_rdata_n_76;
  wire buff_rdata_n_77;
  wire buff_rdata_n_78;
  wire buff_rdata_n_79;
  wire buff_rdata_n_80;
  wire buff_rdata_n_81;
  wire buff_rdata_n_82;
  wire buff_rdata_n_83;
  wire buff_rdata_n_84;
  wire buff_rdata_n_85;
  wire buff_rdata_n_86;
  wire buff_rdata_n_87;
  wire buff_rdata_n_88;
  wire \bus_equal_gen.data_buf_reg_n_6_[0] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[10] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[11] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[12] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[13] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[14] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[15] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[16] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[17] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[18] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[19] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[1] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[20] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[21] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[22] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[23] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[24] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[25] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[26] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[27] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[28] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[29] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[2] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[30] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[31] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[32] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[33] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[34] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[35] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[36] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[37] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[38] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[39] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[3] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[40] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[41] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[42] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[43] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[44] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[45] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[46] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[47] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[48] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[49] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[4] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[50] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[51] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[52] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[53] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[54] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[55] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[56] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[57] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[58] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[59] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[5] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[60] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[61] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[62] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[63] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[6] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[7] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[8] ;
  wire \bus_equal_gen.data_buf_reg_n_6_[9] ;
  wire \bus_equal_gen.rdata_valid_t_reg_n_6 ;
  wire \could_multi_bursts.araddr_buf[31]_i_4_n_6 ;
  wire \could_multi_bursts.araddr_buf[5]_i_3_n_6 ;
  wire \could_multi_bursts.araddr_buf[5]_i_4_n_6 ;
  wire \could_multi_bursts.araddr_buf[5]_i_5_n_6 ;
  wire \could_multi_bursts.araddr_buf[9]_i_3_n_6 ;
  wire \could_multi_bursts.araddr_buf[9]_i_4_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[13]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[13]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[13]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[13]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[17]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[17]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[17]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[17]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[21]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[21]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[21]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[21]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[25]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[25]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[25]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[25]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[29]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[29]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[29]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[29]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_3_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[5]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[5]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[5]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[5]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[9]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[9]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[9]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[9]_i_2_n_9 ;
  wire \could_multi_bursts.last_loop__8 ;
  wire [4:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_reg_n_6 ;
  wire [31:3]data1;
  wire [28:0]\data_p1_reg[28] ;
  wire [28:0]\data_p2_reg[28] ;
  wire [66:66]data_pack;
  wire [63:0]\e_V_reg_170_reg[63] ;
  wire [31:3]end_addr;
  wire \end_addr_buf_reg_n_6_[10] ;
  wire \end_addr_buf_reg_n_6_[11] ;
  wire \end_addr_buf_reg_n_6_[3] ;
  wire \end_addr_buf_reg_n_6_[4] ;
  wire \end_addr_buf_reg_n_6_[5] ;
  wire \end_addr_buf_reg_n_6_[6] ;
  wire \end_addr_buf_reg_n_6_[7] ;
  wire \end_addr_buf_reg_n_6_[8] ;
  wire \end_addr_buf_reg_n_6_[9] ;
  wire end_addr_carry__0_i_1__0_n_6;
  wire end_addr_carry__0_i_2__0_n_6;
  wire end_addr_carry__0_i_3__0_n_6;
  wire end_addr_carry__0_i_4__0_n_6;
  wire end_addr_carry__0_n_6;
  wire end_addr_carry__0_n_7;
  wire end_addr_carry__0_n_8;
  wire end_addr_carry__0_n_9;
  wire end_addr_carry__1_i_1__0_n_6;
  wire end_addr_carry__1_i_2__0_n_6;
  wire end_addr_carry__1_i_3__0_n_6;
  wire end_addr_carry__1_i_4__0_n_6;
  wire end_addr_carry__1_n_6;
  wire end_addr_carry__1_n_7;
  wire end_addr_carry__1_n_8;
  wire end_addr_carry__1_n_9;
  wire end_addr_carry__2_i_1__0_n_6;
  wire end_addr_carry__2_i_2__0_n_6;
  wire end_addr_carry__2_i_3__0_n_6;
  wire end_addr_carry__2_i_4__0_n_6;
  wire end_addr_carry__2_n_6;
  wire end_addr_carry__2_n_7;
  wire end_addr_carry__2_n_8;
  wire end_addr_carry__2_n_9;
  wire end_addr_carry__3_i_1__0_n_6;
  wire end_addr_carry__3_i_2__0_n_6;
  wire end_addr_carry__3_i_3__0_n_6;
  wire end_addr_carry__3_i_4__0_n_6;
  wire end_addr_carry__3_n_6;
  wire end_addr_carry__3_n_7;
  wire end_addr_carry__3_n_8;
  wire end_addr_carry__3_n_9;
  wire end_addr_carry__4_i_1__0_n_6;
  wire end_addr_carry__4_i_2__0_n_6;
  wire end_addr_carry__4_i_3__0_n_6;
  wire end_addr_carry__4_i_4__0_n_6;
  wire end_addr_carry__4_n_6;
  wire end_addr_carry__4_n_7;
  wire end_addr_carry__4_n_8;
  wire end_addr_carry__4_n_9;
  wire end_addr_carry__5_i_1__0_n_6;
  wire end_addr_carry__5_i_2__0_n_6;
  wire end_addr_carry__5_i_3__0_n_6;
  wire end_addr_carry__5_i_4__0_n_6;
  wire end_addr_carry__5_n_6;
  wire end_addr_carry__5_n_7;
  wire end_addr_carry__5_n_8;
  wire end_addr_carry__5_n_9;
  wire end_addr_carry__6_i_1__0_n_6;
  wire end_addr_carry_i_1__0_n_6;
  wire end_addr_carry_i_2__0_n_6;
  wire end_addr_carry_i_3__0_n_6;
  wire end_addr_carry_i_4__0_n_6;
  wire end_addr_carry_n_6;
  wire end_addr_carry_n_7;
  wire end_addr_carry_n_8;
  wire end_addr_carry_n_9;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_15;
  wire fifo_rctl_n_16;
  wire fifo_rctl_n_17;
  wire fifo_rctl_n_18;
  wire fifo_rctl_n_19;
  wire fifo_rctl_n_6;
  wire [42:38]fifo_rreq_data;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_72;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg_n_6;
  wire first_sect;
  wire first_sect_carry__0_i_1__0_n_6;
  wire first_sect_carry__0_i_2__0_n_6;
  wire first_sect_carry__0_i_3__0_n_6;
  wire first_sect_carry__0_n_8;
  wire first_sect_carry__0_n_9;
  wire first_sect_carry_i_1__0_n_6;
  wire first_sect_carry_i_2__0_n_6;
  wire first_sect_carry_i_3__0_n_6;
  wire first_sect_carry_i_4__0_n_6;
  wire first_sect_carry_n_6;
  wire first_sect_carry_n_7;
  wire first_sect_carry_n_8;
  wire first_sect_carry_n_9;
  wire invalid_len_event;
  wire invalid_len_event0;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_carry__0_n_8;
  wire last_sect_carry__0_n_9;
  wire last_sect_carry_n_6;
  wire last_sect_carry_n_7;
  wire last_sect_carry_n_8;
  wire last_sect_carry_n_9;
  wire load_p1_from_p2;
  wire [28:0]m_axi_hostmem_ARADDR;
  wire [3:0]\m_axi_hostmem_ARLEN[3] ;
  wire m_axi_hostmem_ARREADY;
  wire m_axi_hostmem_ARVALID;
  wire [64:0]m_axi_hostmem_RLAST;
  wire m_axi_hostmem_RREADY;
  wire [1:0]m_axi_hostmem_RRESP;
  wire m_axi_hostmem_RVALID;
  wire next_beat;
  wire next_rreq;
  wire [19:0]p_0_in;
  wire [19:0]p_0_in0_in;
  wire [4:0]p_0_in__2;
  wire p_0_out_carry__0_n_11;
  wire p_0_out_carry__0_n_12;
  wire p_0_out_carry__0_n_13;
  wire p_0_out_carry__0_n_8;
  wire p_0_out_carry__0_n_9;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_11;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_13;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire p_21_in;
  wire p_22_in;
  wire pop0;
  wire [28:0]q;
  wire rdata_ack_t;
  wire rreq_handling_reg_n_6;
  wire rs2f_rreq_ack;
  wire [42:0]rs2f_rreq_data;
  wire rs2f_rreq_valid;
  wire s_ready_t_reg;
  wire [0:0]s_ready_t_reg_0;
  wire [31:3]sect_addr;
  wire \sect_addr_buf_reg_n_6_[10] ;
  wire \sect_addr_buf_reg_n_6_[11] ;
  wire \sect_addr_buf_reg_n_6_[12] ;
  wire \sect_addr_buf_reg_n_6_[13] ;
  wire \sect_addr_buf_reg_n_6_[14] ;
  wire \sect_addr_buf_reg_n_6_[15] ;
  wire \sect_addr_buf_reg_n_6_[16] ;
  wire \sect_addr_buf_reg_n_6_[17] ;
  wire \sect_addr_buf_reg_n_6_[18] ;
  wire \sect_addr_buf_reg_n_6_[19] ;
  wire \sect_addr_buf_reg_n_6_[20] ;
  wire \sect_addr_buf_reg_n_6_[21] ;
  wire \sect_addr_buf_reg_n_6_[22] ;
  wire \sect_addr_buf_reg_n_6_[23] ;
  wire \sect_addr_buf_reg_n_6_[24] ;
  wire \sect_addr_buf_reg_n_6_[25] ;
  wire \sect_addr_buf_reg_n_6_[26] ;
  wire \sect_addr_buf_reg_n_6_[27] ;
  wire \sect_addr_buf_reg_n_6_[28] ;
  wire \sect_addr_buf_reg_n_6_[29] ;
  wire \sect_addr_buf_reg_n_6_[30] ;
  wire \sect_addr_buf_reg_n_6_[31] ;
  wire \sect_addr_buf_reg_n_6_[3] ;
  wire \sect_addr_buf_reg_n_6_[4] ;
  wire \sect_addr_buf_reg_n_6_[5] ;
  wire \sect_addr_buf_reg_n_6_[6] ;
  wire \sect_addr_buf_reg_n_6_[7] ;
  wire \sect_addr_buf_reg_n_6_[8] ;
  wire \sect_addr_buf_reg_n_6_[9] ;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__0_n_8;
  wire sect_cnt0_carry__0_n_9;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry__1_n_8;
  wire sect_cnt0_carry__1_n_9;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__2_n_7;
  wire sect_cnt0_carry__2_n_8;
  wire sect_cnt0_carry__2_n_9;
  wire sect_cnt0_carry__3_n_8;
  wire sect_cnt0_carry__3_n_9;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire sect_cnt0_carry_n_8;
  wire sect_cnt0_carry_n_9;
  wire \sect_cnt_reg_n_6_[0] ;
  wire \sect_cnt_reg_n_6_[10] ;
  wire \sect_cnt_reg_n_6_[11] ;
  wire \sect_cnt_reg_n_6_[12] ;
  wire \sect_cnt_reg_n_6_[13] ;
  wire \sect_cnt_reg_n_6_[14] ;
  wire \sect_cnt_reg_n_6_[15] ;
  wire \sect_cnt_reg_n_6_[16] ;
  wire \sect_cnt_reg_n_6_[17] ;
  wire \sect_cnt_reg_n_6_[18] ;
  wire \sect_cnt_reg_n_6_[19] ;
  wire \sect_cnt_reg_n_6_[1] ;
  wire \sect_cnt_reg_n_6_[2] ;
  wire \sect_cnt_reg_n_6_[3] ;
  wire \sect_cnt_reg_n_6_[4] ;
  wire \sect_cnt_reg_n_6_[5] ;
  wire \sect_cnt_reg_n_6_[6] ;
  wire \sect_cnt_reg_n_6_[7] ;
  wire \sect_cnt_reg_n_6_[8] ;
  wire \sect_cnt_reg_n_6_[9] ;
  wire \sect_len_buf[0]_i_1__0_n_6 ;
  wire \sect_len_buf[1]_i_1__0_n_6 ;
  wire \sect_len_buf[2]_i_1__0_n_6 ;
  wire \sect_len_buf[3]_i_1__0_n_6 ;
  wire \sect_len_buf[4]_i_1__0_n_6 ;
  wire \sect_len_buf[5]_i_1__0_n_6 ;
  wire \sect_len_buf[6]_i_1__0_n_6 ;
  wire \sect_len_buf[7]_i_1__0_n_6 ;
  wire \sect_len_buf[8]_i_2__0_n_6 ;
  wire \sect_len_buf_reg_n_6_[0] ;
  wire \sect_len_buf_reg_n_6_[1] ;
  wire \sect_len_buf_reg_n_6_[2] ;
  wire \sect_len_buf_reg_n_6_[3] ;
  wire \sect_len_buf_reg_n_6_[4] ;
  wire \sect_len_buf_reg_n_6_[5] ;
  wire \sect_len_buf_reg_n_6_[6] ;
  wire \sect_len_buf_reg_n_6_[7] ;
  wire \sect_len_buf_reg_n_6_[8] ;
  wire \start_addr_buf_reg_n_6_[10] ;
  wire \start_addr_buf_reg_n_6_[11] ;
  wire \start_addr_buf_reg_n_6_[3] ;
  wire \start_addr_buf_reg_n_6_[4] ;
  wire \start_addr_buf_reg_n_6_[5] ;
  wire \start_addr_buf_reg_n_6_[6] ;
  wire \start_addr_buf_reg_n_6_[7] ;
  wire \start_addr_buf_reg_n_6_[8] ;
  wire \start_addr_buf_reg_n_6_[9] ;
  wire \start_addr_reg_n_6_[10] ;
  wire \start_addr_reg_n_6_[11] ;
  wire \start_addr_reg_n_6_[12] ;
  wire \start_addr_reg_n_6_[13] ;
  wire \start_addr_reg_n_6_[14] ;
  wire \start_addr_reg_n_6_[15] ;
  wire \start_addr_reg_n_6_[16] ;
  wire \start_addr_reg_n_6_[17] ;
  wire \start_addr_reg_n_6_[18] ;
  wire \start_addr_reg_n_6_[19] ;
  wire \start_addr_reg_n_6_[20] ;
  wire \start_addr_reg_n_6_[21] ;
  wire \start_addr_reg_n_6_[22] ;
  wire \start_addr_reg_n_6_[23] ;
  wire \start_addr_reg_n_6_[24] ;
  wire \start_addr_reg_n_6_[25] ;
  wire \start_addr_reg_n_6_[26] ;
  wire \start_addr_reg_n_6_[27] ;
  wire \start_addr_reg_n_6_[28] ;
  wire \start_addr_reg_n_6_[29] ;
  wire \start_addr_reg_n_6_[30] ;
  wire \start_addr_reg_n_6_[31] ;
  wire \start_addr_reg_n_6_[3] ;
  wire \start_addr_reg_n_6_[4] ;
  wire \start_addr_reg_n_6_[5] ;
  wire \start_addr_reg_n_6_[6] ;
  wire \start_addr_reg_n_6_[7] ;
  wire \start_addr_reg_n_6_[8] ;
  wire \start_addr_reg_n_6_[9] ;
  wire usedw19_out;
  wire [5:0]usedw_reg;
  wire [0:0]NLW_align_len0_carry_O_UNCONNECTED;
  wire [3:1]NLW_align_len0_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_align_len0_carry__0_O_UNCONNECTED;
  wire [3:1]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[5]_i_2_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:0]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry
       (.CI(1'b0),
        .CO({align_len0_carry_n_6,align_len0_carry_n_7,align_len0_carry_n_8,align_len0_carry_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,fifo_rreq_data[38],1'b0,1'b0}),
        .O({align_len0[12],align_len0[9:8],NLW_align_len0_carry_O_UNCONNECTED[0]}),
        .S({1'b1,fifo_rreq_n_63,1'b1,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__0
       (.CI(align_len0_carry_n_6),
        .CO({NLW_align_len0_carry__0_CO_UNCONNECTED[3:1],align_len0_carry__0_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,fifo_rreq_data[42]}),
        .O({NLW_align_len0_carry__0_O_UNCONNECTED[3:2],align_len0[31],align_len0[13]}),
        .S({1'b0,1'b0,1'b1,fifo_rreq_n_31}));
  FDRE \align_len_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[12]),
        .Q(\align_len_reg_n_6_[12] ),
        .R(SR));
  FDRE \align_len_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[13]),
        .Q(\align_len_reg_n_6_[13] ),
        .R(SR));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[31]),
        .Q(\align_len_reg_n_6_[31] ),
        .R(SR));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[8]),
        .Q(\align_len_reg_n_6_[8] ),
        .R(SR));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[9]),
        .Q(\align_len_reg_n_6_[9] ),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_6_[8] ),
        .Q(beat_len_buf[5]),
        .R(SR));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_6_[9] ),
        .Q(beat_len_buf[6]),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_6_[12] ),
        .Q(beat_len_buf[8]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_buffer__parameterized0 buff_rdata
       (.D({p_0_out_carry__0_n_11,p_0_out_carry__0_n_12,p_0_out_carry__0_n_13,p_0_out_carry_n_10,p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13}),
        .DI({usedw_reg[3:1],usedw19_out}),
        .E(next_beat),
        .Q({usedw_reg[5:4],usedw_reg[0]}),
        .S({buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\bus_equal_gen.rdata_valid_t_reg (buff_rdata_n_16),
        .\bus_equal_gen.rdata_valid_t_reg_0 (\bus_equal_gen.rdata_valid_t_reg_n_6 ),
        .data_vld_reg({data_pack,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42,buff_rdata_n_43,buff_rdata_n_44,buff_rdata_n_45,buff_rdata_n_46,buff_rdata_n_47,buff_rdata_n_48,buff_rdata_n_49,buff_rdata_n_50,buff_rdata_n_51,buff_rdata_n_52,buff_rdata_n_53,buff_rdata_n_54,buff_rdata_n_55,buff_rdata_n_56,buff_rdata_n_57,buff_rdata_n_58,buff_rdata_n_59,buff_rdata_n_60,buff_rdata_n_61,buff_rdata_n_62,buff_rdata_n_63,buff_rdata_n_64,buff_rdata_n_65,buff_rdata_n_66,buff_rdata_n_67,buff_rdata_n_68,buff_rdata_n_69,buff_rdata_n_70,buff_rdata_n_71,buff_rdata_n_72,buff_rdata_n_73,buff_rdata_n_74,buff_rdata_n_75,buff_rdata_n_76,buff_rdata_n_77,buff_rdata_n_78,buff_rdata_n_79,buff_rdata_n_80,buff_rdata_n_81,buff_rdata_n_82,buff_rdata_n_83,buff_rdata_n_84,buff_rdata_n_85,buff_rdata_n_86,buff_rdata_n_87,buff_rdata_n_88}),
        .m_axi_hostmem_RLAST(m_axi_hostmem_RLAST),
        .m_axi_hostmem_RREADY(m_axi_hostmem_RREADY),
        .m_axi_hostmem_RRESP(m_axi_hostmem_RRESP),
        .m_axi_hostmem_RVALID(m_axi_hostmem_RVALID),
        .rdata_ack_t(rdata_ack_t),
        .\usedw_reg[7]_0 ({buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23}));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_88),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[0] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_78),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[10] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_77),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[11] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_76),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[12] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_75),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[13] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_74),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[14] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_73),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[15] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_72),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[16] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_71),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[17] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_70),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[18] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_69),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[19] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_87),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[1] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_68),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[20] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_67),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[21] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_66),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[22] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_65),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[23] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_64),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[24] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_63),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[25] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_62),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[26] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_61),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[27] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_60),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[28] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_59),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[29] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_86),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[2] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_58),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[30] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_57),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[31] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_56),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[32] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_55),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[33] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_54),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[34] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_53),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[35] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_52),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[36] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_51),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[37] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_50),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[38] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_49),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[39] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_85),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[3] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_48),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[40] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_47),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[41] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_46),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[42] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_45),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[43] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_44),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[44] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_43),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[45] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_42),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[46] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_41),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[47] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_40),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[48] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_39),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[49] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_84),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[4] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_38),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[50] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_37),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[51] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_36),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[52] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_35),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[53] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_34),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[54] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_33),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[55] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_32),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[56] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_31),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[57] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_30),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[58] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_29),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[59] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_83),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[5] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_28),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[60] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_27),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[61] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_26),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[62] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_25),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[63] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_82),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[6] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_81),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[7] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_80),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[8] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_79),
        .Q(\bus_equal_gen.data_buf_reg_n_6_[9] ),
        .R(1'b0));
  FDRE \bus_equal_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_16),
        .Q(\bus_equal_gen.rdata_valid_t_reg_n_6 ),
        .R(SR));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_6),
        .Q(m_axi_hostmem_ARVALID),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[10]),
        .I3(\could_multi_bursts.araddr_buf[31]_i_4_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[10] ),
        .O(araddr_tmp[10]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[11]),
        .I3(\could_multi_bursts.araddr_buf[31]_i_4_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[11] ),
        .O(araddr_tmp[11]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[12]),
        .I3(\could_multi_bursts.araddr_buf[31]_i_4_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[12] ),
        .O(araddr_tmp[12]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[13]),
        .I3(\could_multi_bursts.araddr_buf[31]_i_4_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[13] ),
        .O(araddr_tmp[13]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[14]),
        .I3(\could_multi_bursts.araddr_buf[31]_i_4_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[14] ),
        .O(araddr_tmp[14]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[15]),
        .I3(\could_multi_bursts.araddr_buf[31]_i_4_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[15] ),
        .O(araddr_tmp[15]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[16]),
        .I3(\could_multi_bursts.araddr_buf[31]_i_4_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[16] ),
        .O(araddr_tmp[16]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[17]),
        .I3(\could_multi_bursts.araddr_buf[31]_i_4_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[17] ),
        .O(araddr_tmp[17]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[18]),
        .I3(\could_multi_bursts.araddr_buf[31]_i_4_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[18] ),
        .O(araddr_tmp[18]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[19]),
        .I3(\could_multi_bursts.araddr_buf[31]_i_4_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[19] ),
        .O(araddr_tmp[19]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[20]),
        .I3(\could_multi_bursts.araddr_buf[31]_i_4_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[20] ),
        .O(araddr_tmp[20]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[21]),
        .I3(\could_multi_bursts.araddr_buf[31]_i_4_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[21] ),
        .O(araddr_tmp[21]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[22]),
        .I3(\could_multi_bursts.araddr_buf[31]_i_4_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[22] ),
        .O(araddr_tmp[22]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[23]),
        .I3(\could_multi_bursts.araddr_buf[31]_i_4_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[23] ),
        .O(araddr_tmp[23]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[24]),
        .I3(\could_multi_bursts.araddr_buf[31]_i_4_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[24] ),
        .O(araddr_tmp[24]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[25]),
        .I3(\could_multi_bursts.araddr_buf[31]_i_4_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[25] ),
        .O(araddr_tmp[25]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[26]),
        .I3(\could_multi_bursts.araddr_buf[31]_i_4_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[26] ),
        .O(araddr_tmp[26]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[27]),
        .I3(\could_multi_bursts.araddr_buf[31]_i_4_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[27] ),
        .O(araddr_tmp[27]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[28]),
        .I3(\could_multi_bursts.araddr_buf[31]_i_4_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[28] ),
        .O(araddr_tmp[28]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[29]),
        .I3(\could_multi_bursts.araddr_buf[31]_i_4_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[29] ),
        .O(araddr_tmp[29]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[30]),
        .I3(\could_multi_bursts.araddr_buf[31]_i_4_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[30] ),
        .O(araddr_tmp[30]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[31]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[31]),
        .I3(\could_multi_bursts.araddr_buf[31]_i_4_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[31] ),
        .O(araddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.araddr_buf[31]_i_4 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .O(\could_multi_bursts.araddr_buf[31]_i_4_n_6 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[3]),
        .I3(\could_multi_bursts.araddr_buf[31]_i_4_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[3] ),
        .O(araddr_tmp[3]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[4]),
        .I3(\could_multi_bursts.araddr_buf[31]_i_4_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[4] ),
        .O(araddr_tmp[4]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[5]),
        .I3(\could_multi_bursts.araddr_buf[31]_i_4_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[5] ),
        .O(araddr_tmp[5]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.araddr_buf[5]_i_3 
       (.I0(m_axi_hostmem_ARADDR[2]),
        .I1(\m_axi_hostmem_ARLEN[3] [2]),
        .I2(\m_axi_hostmem_ARLEN[3] [1]),
        .I3(\m_axi_hostmem_ARLEN[3] [0]),
        .O(\could_multi_bursts.araddr_buf[5]_i_3_n_6 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[5]_i_4 
       (.I0(m_axi_hostmem_ARADDR[1]),
        .I1(\m_axi_hostmem_ARLEN[3] [1]),
        .I2(\m_axi_hostmem_ARLEN[3] [0]),
        .O(\could_multi_bursts.araddr_buf[5]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[5]_i_5 
       (.I0(m_axi_hostmem_ARADDR[0]),
        .I1(\m_axi_hostmem_ARLEN[3] [0]),
        .O(\could_multi_bursts.araddr_buf[5]_i_5_n_6 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[6]),
        .I3(\could_multi_bursts.araddr_buf[31]_i_4_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[6] ),
        .O(araddr_tmp[6]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[7]),
        .I3(\could_multi_bursts.araddr_buf[31]_i_4_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[7] ),
        .O(araddr_tmp[7]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[8]),
        .I3(\could_multi_bursts.araddr_buf[31]_i_4_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[8] ),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[9]),
        .I3(\could_multi_bursts.araddr_buf[31]_i_4_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[9] ),
        .O(araddr_tmp[9]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[9]_i_3 
       (.I0(m_axi_hostmem_ARADDR[4]),
        .I1(\m_axi_hostmem_ARLEN[3] [2]),
        .I2(\m_axi_hostmem_ARLEN[3] [0]),
        .I3(\m_axi_hostmem_ARLEN[3] [1]),
        .I4(\m_axi_hostmem_ARLEN[3] [3]),
        .O(\could_multi_bursts.araddr_buf[9]_i_3_n_6 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.araddr_buf[9]_i_4 
       (.I0(m_axi_hostmem_ARADDR[3]),
        .I1(\m_axi_hostmem_ARLEN[3] [3]),
        .I2(\m_axi_hostmem_ARLEN[3] [2]),
        .I3(\m_axi_hostmem_ARLEN[3] [0]),
        .I4(\m_axi_hostmem_ARLEN[3] [1]),
        .O(\could_multi_bursts.araddr_buf[9]_i_4_n_6 ));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[10]),
        .Q(m_axi_hostmem_ARADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[11]),
        .Q(m_axi_hostmem_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[12]),
        .Q(m_axi_hostmem_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[13]),
        .Q(m_axi_hostmem_ARADDR[10]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[13]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[9]_i_2_n_6 ),
        .CO({\could_multi_bursts.araddr_buf_reg[13]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[13]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[13]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[13]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_hostmem_ARADDR[8:7]}),
        .O(data1[13:10]),
        .S(m_axi_hostmem_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[14]),
        .Q(m_axi_hostmem_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[15]),
        .Q(m_axi_hostmem_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[16]),
        .Q(m_axi_hostmem_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[17]),
        .Q(m_axi_hostmem_ARADDR[14]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[17]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[13]_i_2_n_6 ),
        .CO({\could_multi_bursts.araddr_buf_reg[17]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[17]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[17]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[17]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[17:14]),
        .S(m_axi_hostmem_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[18]),
        .Q(m_axi_hostmem_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[19]),
        .Q(m_axi_hostmem_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[20]),
        .Q(m_axi_hostmem_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[21]),
        .Q(m_axi_hostmem_ARADDR[18]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[21]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[17]_i_2_n_6 ),
        .CO({\could_multi_bursts.araddr_buf_reg[21]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[21]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[21]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[21]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[21:18]),
        .S(m_axi_hostmem_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[22]),
        .Q(m_axi_hostmem_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[23]),
        .Q(m_axi_hostmem_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[24]),
        .Q(m_axi_hostmem_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[25]),
        .Q(m_axi_hostmem_ARADDR[22]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[25]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[21]_i_2_n_6 ),
        .CO({\could_multi_bursts.araddr_buf_reg[25]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[25]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[25]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[25]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[25:22]),
        .S(m_axi_hostmem_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[26]),
        .Q(m_axi_hostmem_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[27]),
        .Q(m_axi_hostmem_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[28]),
        .Q(m_axi_hostmem_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[29]),
        .Q(m_axi_hostmem_ARADDR[26]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[29]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[25]_i_2_n_6 ),
        .CO({\could_multi_bursts.araddr_buf_reg[29]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[29]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[29]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[29]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[29:26]),
        .S(m_axi_hostmem_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[30]),
        .Q(m_axi_hostmem_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[31]),
        .Q(m_axi_hostmem_ARADDR[28]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[31]_i_3 
       (.CI(\could_multi_bursts.araddr_buf_reg[29]_i_2_n_6 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_3_CO_UNCONNECTED [3:1],\could_multi_bursts.araddr_buf_reg[31]_i_3_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_3_O_UNCONNECTED [3:2],data1[31:30]}),
        .S({1'b0,1'b0,m_axi_hostmem_ARADDR[28:27]}));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[3]),
        .Q(m_axi_hostmem_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[4]),
        .Q(m_axi_hostmem_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[5]),
        .Q(m_axi_hostmem_ARADDR[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[5]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[5]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[5]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[5]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[5]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({m_axi_hostmem_ARADDR[2:0],1'b0}),
        .O({data1[5:3],\NLW_could_multi_bursts.araddr_buf_reg[5]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[5]_i_3_n_6 ,\could_multi_bursts.araddr_buf[5]_i_4_n_6 ,\could_multi_bursts.araddr_buf[5]_i_5_n_6 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[6]),
        .Q(m_axi_hostmem_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[7]),
        .Q(m_axi_hostmem_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[8]),
        .Q(m_axi_hostmem_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[9]),
        .Q(m_axi_hostmem_ARADDR[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[9]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[5]_i_2_n_6 ),
        .CO({\could_multi_bursts.araddr_buf_reg[9]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[9]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[9]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[9]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI(m_axi_hostmem_ARADDR[6:3]),
        .O(data1[9:6]),
        .S({m_axi_hostmem_ARADDR[6:5],\could_multi_bursts.araddr_buf[9]_i_3_n_6 ,\could_multi_bursts.araddr_buf[9]_i_4_n_6 }));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_18),
        .D(fifo_rctl_n_15),
        .Q(\m_axi_hostmem_ARLEN[3] [0]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_18),
        .D(fifo_rctl_n_16),
        .Q(\m_axi_hostmem_ARLEN[3] [1]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_18),
        .D(fifo_rctl_n_17),
        .Q(\m_axi_hostmem_ARLEN[3] [2]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_18),
        .D(fifo_rctl_n_19),
        .Q(\m_axi_hostmem_ARLEN[3] [3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in__2[4]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(p_0_in__2[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_rctl_n_13));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(p_0_in__2[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_rctl_n_13));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(p_0_in__2[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_rctl_n_13));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(p_0_in__2[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_rctl_n_13));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(p_0_in__2[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_rctl_n_13));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_11),
        .Q(\could_multi_bursts.sect_handling_reg_n_6 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[3]_i_1__0 
       (.I0(\start_addr_reg_n_6_[3] ),
        .I1(\align_len_reg_n_6_[8] ),
        .O(end_addr[3]));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_6_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_6_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_6_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_6_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_6_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_6_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_6_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_6_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_6_[9] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_6,end_addr_carry_n_7,end_addr_carry_n_8,end_addr_carry_n_9}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_6_[6] ,\start_addr_reg_n_6_[5] ,\start_addr_reg_n_6_[4] ,\start_addr_reg_n_6_[3] }),
        .O({end_addr[6:4],NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1__0_n_6,end_addr_carry_i_2__0_n_6,end_addr_carry_i_3__0_n_6,end_addr_carry_i_4__0_n_6}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_6),
        .CO({end_addr_carry__0_n_6,end_addr_carry__0_n_7,end_addr_carry__0_n_8,end_addr_carry__0_n_9}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_6_[10] ,\start_addr_reg_n_6_[9] ,\start_addr_reg_n_6_[8] ,\start_addr_reg_n_6_[7] }),
        .O(end_addr[10:7]),
        .S({end_addr_carry__0_i_1__0_n_6,end_addr_carry__0_i_2__0_n_6,end_addr_carry__0_i_3__0_n_6,end_addr_carry__0_i_4__0_n_6}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1__0
       (.I0(\start_addr_reg_n_6_[10] ),
        .I1(\align_len_reg_n_6_[12] ),
        .O(end_addr_carry__0_i_1__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2__0
       (.I0(\start_addr_reg_n_6_[9] ),
        .I1(\align_len_reg_n_6_[9] ),
        .O(end_addr_carry__0_i_2__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3__0
       (.I0(\start_addr_reg_n_6_[8] ),
        .I1(\align_len_reg_n_6_[8] ),
        .O(end_addr_carry__0_i_3__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4__0
       (.I0(\start_addr_reg_n_6_[7] ),
        .I1(\align_len_reg_n_6_[8] ),
        .O(end_addr_carry__0_i_4__0_n_6));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_6),
        .CO({end_addr_carry__1_n_6,end_addr_carry__1_n_7,end_addr_carry__1_n_8,end_addr_carry__1_n_9}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_6_[14] ,\start_addr_reg_n_6_[13] ,\start_addr_reg_n_6_[12] ,\start_addr_reg_n_6_[11] }),
        .O(end_addr[14:11]),
        .S({end_addr_carry__1_i_1__0_n_6,end_addr_carry__1_i_2__0_n_6,end_addr_carry__1_i_3__0_n_6,end_addr_carry__1_i_4__0_n_6}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1__0
       (.I0(\start_addr_reg_n_6_[14] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__1_i_1__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2__0
       (.I0(\start_addr_reg_n_6_[13] ),
        .I1(\align_len_reg_n_6_[13] ),
        .O(end_addr_carry__1_i_2__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3__0
       (.I0(\start_addr_reg_n_6_[12] ),
        .I1(\align_len_reg_n_6_[12] ),
        .O(end_addr_carry__1_i_3__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4__0
       (.I0(\start_addr_reg_n_6_[11] ),
        .I1(\align_len_reg_n_6_[12] ),
        .O(end_addr_carry__1_i_4__0_n_6));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_6),
        .CO({end_addr_carry__2_n_6,end_addr_carry__2_n_7,end_addr_carry__2_n_8,end_addr_carry__2_n_9}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_6_[18] ,\start_addr_reg_n_6_[17] ,\start_addr_reg_n_6_[16] ,\start_addr_reg_n_6_[15] }),
        .O(end_addr[18:15]),
        .S({end_addr_carry__2_i_1__0_n_6,end_addr_carry__2_i_2__0_n_6,end_addr_carry__2_i_3__0_n_6,end_addr_carry__2_i_4__0_n_6}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1__0
       (.I0(\start_addr_reg_n_6_[18] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__2_i_1__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2__0
       (.I0(\start_addr_reg_n_6_[17] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__2_i_2__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3__0
       (.I0(\start_addr_reg_n_6_[16] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__2_i_3__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4__0
       (.I0(\start_addr_reg_n_6_[15] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__2_i_4__0_n_6));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_6),
        .CO({end_addr_carry__3_n_6,end_addr_carry__3_n_7,end_addr_carry__3_n_8,end_addr_carry__3_n_9}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_6_[22] ,\start_addr_reg_n_6_[21] ,\start_addr_reg_n_6_[20] ,\start_addr_reg_n_6_[19] }),
        .O(end_addr[22:19]),
        .S({end_addr_carry__3_i_1__0_n_6,end_addr_carry__3_i_2__0_n_6,end_addr_carry__3_i_3__0_n_6,end_addr_carry__3_i_4__0_n_6}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1__0
       (.I0(\start_addr_reg_n_6_[22] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__3_i_1__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2__0
       (.I0(\start_addr_reg_n_6_[21] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__3_i_2__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3__0
       (.I0(\start_addr_reg_n_6_[20] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__3_i_3__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4__0
       (.I0(\start_addr_reg_n_6_[19] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__3_i_4__0_n_6));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_6),
        .CO({end_addr_carry__4_n_6,end_addr_carry__4_n_7,end_addr_carry__4_n_8,end_addr_carry__4_n_9}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_6_[26] ,\start_addr_reg_n_6_[25] ,\start_addr_reg_n_6_[24] ,\start_addr_reg_n_6_[23] }),
        .O(end_addr[26:23]),
        .S({end_addr_carry__4_i_1__0_n_6,end_addr_carry__4_i_2__0_n_6,end_addr_carry__4_i_3__0_n_6,end_addr_carry__4_i_4__0_n_6}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1__0
       (.I0(\start_addr_reg_n_6_[26] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__4_i_1__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2__0
       (.I0(\start_addr_reg_n_6_[25] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__4_i_2__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3__0
       (.I0(\start_addr_reg_n_6_[24] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__4_i_3__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4__0
       (.I0(\start_addr_reg_n_6_[23] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__4_i_4__0_n_6));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_6),
        .CO({end_addr_carry__5_n_6,end_addr_carry__5_n_7,end_addr_carry__5_n_8,end_addr_carry__5_n_9}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_6_[30] ,\start_addr_reg_n_6_[29] ,\start_addr_reg_n_6_[28] ,\start_addr_reg_n_6_[27] }),
        .O(end_addr[30:27]),
        .S({end_addr_carry__5_i_1__0_n_6,end_addr_carry__5_i_2__0_n_6,end_addr_carry__5_i_3__0_n_6,end_addr_carry__5_i_4__0_n_6}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1__0
       (.I0(\start_addr_reg_n_6_[30] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__5_i_1__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2__0
       (.I0(\start_addr_reg_n_6_[29] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__5_i_2__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3__0
       (.I0(\start_addr_reg_n_6_[28] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__5_i_3__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4__0
       (.I0(\start_addr_reg_n_6_[27] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__5_i_4__0_n_6));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_6),
        .CO(NLW_end_addr_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3:1],end_addr[31]}),
        .S({1'b0,1'b0,1'b0,end_addr_carry__6_i_1__0_n_6}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1__0
       (.I0(\start_addr_reg_n_6_[31] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__6_i_1__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1__0
       (.I0(\start_addr_reg_n_6_[6] ),
        .I1(\align_len_reg_n_6_[8] ),
        .O(end_addr_carry_i_1__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2__0
       (.I0(\start_addr_reg_n_6_[5] ),
        .I1(\align_len_reg_n_6_[8] ),
        .O(end_addr_carry_i_2__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3__0
       (.I0(\start_addr_reg_n_6_[4] ),
        .I1(\align_len_reg_n_6_[8] ),
        .O(end_addr_carry_i_3__0_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4__0
       (.I0(\start_addr_reg_n_6_[3] ),
        .I1(\align_len_reg_n_6_[8] ),
        .O(end_addr_carry_i_4__0_n_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_fifo__parameterized1_2 fifo_rctl
       (.CO(last_sect),
        .Q({\sect_len_buf_reg_n_6_[3] ,\sect_len_buf_reg_n_6_[2] ,\sect_len_buf_reg_n_6_[1] ,\sect_len_buf_reg_n_6_[0] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\could_multi_bursts.ARVALID_Dummy_reg (fifo_rctl_n_6),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (m_axi_hostmem_ARVALID),
        .\could_multi_bursts.arlen_buf_reg[0] (fifo_rctl_n_15),
        .\could_multi_bursts.arlen_buf_reg[0]_0 (fifo_rctl_n_18),
        .\could_multi_bursts.arlen_buf_reg[1] (fifo_rctl_n_16),
        .\could_multi_bursts.arlen_buf_reg[2] (fifo_rctl_n_17),
        .\could_multi_bursts.arlen_buf_reg[3] (fifo_rctl_n_19),
        .\could_multi_bursts.last_loop__8 (\could_multi_bursts.last_loop__8 ),
        .\could_multi_bursts.loop_cnt_reg[4] (fifo_rctl_n_13),
        .\could_multi_bursts.sect_handling_reg (fifo_rctl_n_11),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_6 ),
        .\dout_buf_reg[66] (data_pack),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(fifo_rreq_valid_buf_reg_n_6),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg1(invalid_len_event_reg1),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .invalid_len_event_reg2_reg(fifo_rctl_n_12),
        .m_axi_hostmem_ARREADY(m_axi_hostmem_ARREADY),
        .p_21_in(p_21_in),
        .p_22_in(p_22_in),
        .pop0(pop0),
        .rreq_handling_reg(fifo_rctl_n_10),
        .rreq_handling_reg_0(rreq_handling_reg_n_6),
        .\sect_addr_buf_reg[3] (fifo_rctl_n_14),
        .\sect_cnt_reg[18] (first_sect));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_fifo__parameterized0_3 fifo_rreq
       (.CO(last_sect),
        .D({fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29}),
        .E(align_len),
        .Q({\start_addr_reg_n_6_[31] ,\start_addr_reg_n_6_[30] ,\start_addr_reg_n_6_[29] ,\start_addr_reg_n_6_[28] ,\start_addr_reg_n_6_[27] ,\start_addr_reg_n_6_[26] ,\start_addr_reg_n_6_[25] ,\start_addr_reg_n_6_[24] ,\start_addr_reg_n_6_[23] ,\start_addr_reg_n_6_[22] ,\start_addr_reg_n_6_[21] ,\start_addr_reg_n_6_[20] ,\start_addr_reg_n_6_[19] ,\start_addr_reg_n_6_[18] ,\start_addr_reg_n_6_[17] ,\start_addr_reg_n_6_[16] ,\start_addr_reg_n_6_[15] ,\start_addr_reg_n_6_[14] ,\start_addr_reg_n_6_[13] ,\start_addr_reg_n_6_[12] }),
        .S(fifo_rreq_n_31),
        .SR(SR),
        .\align_len_reg[12] (fifo_rreq_n_63),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.last_loop__8 (\could_multi_bursts.last_loop__8 ),
        .\could_multi_bursts.loop_cnt_reg[4] (\could_multi_bursts.loop_cnt_reg ),
        .\data_p1_reg[42] ({rs2f_rreq_data[42],rs2f_rreq_data[38],rs2f_rreq_data[28:0]}),
        .\end_addr_buf_reg[31] (p_0_in0_in),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(fifo_rreq_valid_buf_reg_n_6),
        .invalid_len_event0(invalid_len_event0),
        .invalid_len_event_reg({fifo_rreq_data[42],fifo_rreq_data[38],q}),
        .next_rreq(next_rreq),
        .p_22_in(p_22_in),
        .pop0(pop0),
        .rreq_handling_reg(rreq_handling_reg_n_6),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (fifo_rreq_n_72),
        .\sect_cnt_reg[19] ({\sect_cnt_reg_n_6_[19] ,\sect_cnt_reg_n_6_[18] ,\sect_cnt_reg_n_6_[17] ,\sect_cnt_reg_n_6_[16] ,\sect_cnt_reg_n_6_[15] ,\sect_cnt_reg_n_6_[14] ,\sect_cnt_reg_n_6_[13] ,\sect_cnt_reg_n_6_[12] ,\sect_cnt_reg_n_6_[11] ,\sect_cnt_reg_n_6_[10] ,\sect_cnt_reg_n_6_[9] ,\sect_cnt_reg_n_6_[8] ,\sect_cnt_reg_n_6_[7] ,\sect_cnt_reg_n_6_[6] ,\sect_cnt_reg_n_6_[5] ,\sect_cnt_reg_n_6_[4] ,\sect_cnt_reg_n_6_[3] ,\sect_cnt_reg_n_6_[2] ,\sect_cnt_reg_n_6_[1] ,\sect_cnt_reg_n_6_[0] }),
        .\sect_len_buf_reg[8] ({\sect_len_buf_reg_n_6_[8] ,\sect_len_buf_reg_n_6_[7] ,\sect_len_buf_reg_n_6_[6] ,\sect_len_buf_reg_n_6_[5] ,\sect_len_buf_reg_n_6_[4] }),
        .\start_addr_reg[3] ({fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67}),
        .\start_addr_reg[3]_0 ({fifo_rreq_n_68,fifo_rreq_n_69,fifo_rreq_n_70}),
        .\state_reg[0] (rs2f_rreq_valid));
  FDRE fifo_rreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_valid),
        .Q(fifo_rreq_valid_buf_reg_n_6),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_6,first_sect_carry_n_7,first_sect_carry_n_8,first_sect_carry_n_9}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__0_n_6,first_sect_carry_i_2__0_n_6,first_sect_carry_i_3__0_n_6,first_sect_carry_i_4__0_n_6}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_6),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_8,first_sect_carry__0_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1__0_n_6,first_sect_carry__0_i_2__0_n_6,first_sect_carry__0_i_3__0_n_6}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1__0
       (.I0(\sect_cnt_reg_n_6_[18] ),
        .I1(p_0_in[18]),
        .I2(p_0_in[19]),
        .I3(\sect_cnt_reg_n_6_[19] ),
        .O(first_sect_carry__0_i_1__0_n_6));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__0
       (.I0(\sect_cnt_reg_n_6_[16] ),
        .I1(p_0_in[16]),
        .I2(\sect_cnt_reg_n_6_[15] ),
        .I3(p_0_in[15]),
        .I4(\sect_cnt_reg_n_6_[17] ),
        .I5(p_0_in[17]),
        .O(first_sect_carry__0_i_2__0_n_6));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg_n_6_[13] ),
        .I1(p_0_in[13]),
        .I2(\sect_cnt_reg_n_6_[12] ),
        .I3(p_0_in[12]),
        .I4(\sect_cnt_reg_n_6_[14] ),
        .I5(p_0_in[14]),
        .O(first_sect_carry__0_i_3__0_n_6));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__0
       (.I0(\sect_cnt_reg_n_6_[10] ),
        .I1(p_0_in[10]),
        .I2(\sect_cnt_reg_n_6_[9] ),
        .I3(p_0_in[9]),
        .I4(\sect_cnt_reg_n_6_[11] ),
        .I5(p_0_in[11]),
        .O(first_sect_carry_i_1__0_n_6));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_6_[7] ),
        .I1(p_0_in[7]),
        .I2(\sect_cnt_reg_n_6_[6] ),
        .I3(p_0_in[6]),
        .I4(\sect_cnt_reg_n_6_[8] ),
        .I5(p_0_in[8]),
        .O(first_sect_carry_i_2__0_n_6));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_6_[4] ),
        .I1(p_0_in[4]),
        .I2(\sect_cnt_reg_n_6_[3] ),
        .I3(p_0_in[3]),
        .I4(\sect_cnt_reg_n_6_[5] ),
        .I5(p_0_in[5]),
        .O(first_sect_carry_i_3__0_n_6));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(\sect_cnt_reg_n_6_[1] ),
        .I1(p_0_in[1]),
        .I2(\sect_cnt_reg_n_6_[0] ),
        .I3(p_0_in[0]),
        .I4(\sect_cnt_reg_n_6_[2] ),
        .I5(p_0_in[2]),
        .O(first_sect_carry_i_4__0_n_6));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event0),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_12),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_6,last_sect_carry_n_7,last_sect_carry_n_8,last_sect_carry_n_9}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_6),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_8,last_sect_carry__0_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_rreq_n_68,fifo_rreq_n_69,fifo_rreq_n_70}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_6,p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9}),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],usedw19_out}),
        .O({p_0_out_carry_n_10,p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13}),
        .S({buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_6),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_8,p_0_out_carry__0_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_11,p_0_out_carry__0_n_12,p_0_out_carry__0_n_13}),
        .S({1'b0,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23}));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_10),
        .Q(rreq_handling_reg_n_6),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_reg_slice__parameterized0 rs_rdata
       (.Mem2Stream_Batch9_U0_m_axi_in_V_RREADY(Mem2Stream_Batch9_U0_m_axi_in_V_RREADY),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .\bus_equal_gen.data_buf_reg[63] ({\bus_equal_gen.data_buf_reg_n_6_[63] ,\bus_equal_gen.data_buf_reg_n_6_[62] ,\bus_equal_gen.data_buf_reg_n_6_[61] ,\bus_equal_gen.data_buf_reg_n_6_[60] ,\bus_equal_gen.data_buf_reg_n_6_[59] ,\bus_equal_gen.data_buf_reg_n_6_[58] ,\bus_equal_gen.data_buf_reg_n_6_[57] ,\bus_equal_gen.data_buf_reg_n_6_[56] ,\bus_equal_gen.data_buf_reg_n_6_[55] ,\bus_equal_gen.data_buf_reg_n_6_[54] ,\bus_equal_gen.data_buf_reg_n_6_[53] ,\bus_equal_gen.data_buf_reg_n_6_[52] ,\bus_equal_gen.data_buf_reg_n_6_[51] ,\bus_equal_gen.data_buf_reg_n_6_[50] ,\bus_equal_gen.data_buf_reg_n_6_[49] ,\bus_equal_gen.data_buf_reg_n_6_[48] ,\bus_equal_gen.data_buf_reg_n_6_[47] ,\bus_equal_gen.data_buf_reg_n_6_[46] ,\bus_equal_gen.data_buf_reg_n_6_[45] ,\bus_equal_gen.data_buf_reg_n_6_[44] ,\bus_equal_gen.data_buf_reg_n_6_[43] ,\bus_equal_gen.data_buf_reg_n_6_[42] ,\bus_equal_gen.data_buf_reg_n_6_[41] ,\bus_equal_gen.data_buf_reg_n_6_[40] ,\bus_equal_gen.data_buf_reg_n_6_[39] ,\bus_equal_gen.data_buf_reg_n_6_[38] ,\bus_equal_gen.data_buf_reg_n_6_[37] ,\bus_equal_gen.data_buf_reg_n_6_[36] ,\bus_equal_gen.data_buf_reg_n_6_[35] ,\bus_equal_gen.data_buf_reg_n_6_[34] ,\bus_equal_gen.data_buf_reg_n_6_[33] ,\bus_equal_gen.data_buf_reg_n_6_[32] ,\bus_equal_gen.data_buf_reg_n_6_[31] ,\bus_equal_gen.data_buf_reg_n_6_[30] ,\bus_equal_gen.data_buf_reg_n_6_[29] ,\bus_equal_gen.data_buf_reg_n_6_[28] ,\bus_equal_gen.data_buf_reg_n_6_[27] ,\bus_equal_gen.data_buf_reg_n_6_[26] ,\bus_equal_gen.data_buf_reg_n_6_[25] ,\bus_equal_gen.data_buf_reg_n_6_[24] ,\bus_equal_gen.data_buf_reg_n_6_[23] ,\bus_equal_gen.data_buf_reg_n_6_[22] ,\bus_equal_gen.data_buf_reg_n_6_[21] ,\bus_equal_gen.data_buf_reg_n_6_[20] ,\bus_equal_gen.data_buf_reg_n_6_[19] ,\bus_equal_gen.data_buf_reg_n_6_[18] ,\bus_equal_gen.data_buf_reg_n_6_[17] ,\bus_equal_gen.data_buf_reg_n_6_[16] ,\bus_equal_gen.data_buf_reg_n_6_[15] ,\bus_equal_gen.data_buf_reg_n_6_[14] ,\bus_equal_gen.data_buf_reg_n_6_[13] ,\bus_equal_gen.data_buf_reg_n_6_[12] ,\bus_equal_gen.data_buf_reg_n_6_[11] ,\bus_equal_gen.data_buf_reg_n_6_[10] ,\bus_equal_gen.data_buf_reg_n_6_[9] ,\bus_equal_gen.data_buf_reg_n_6_[8] ,\bus_equal_gen.data_buf_reg_n_6_[7] ,\bus_equal_gen.data_buf_reg_n_6_[6] ,\bus_equal_gen.data_buf_reg_n_6_[5] ,\bus_equal_gen.data_buf_reg_n_6_[4] ,\bus_equal_gen.data_buf_reg_n_6_[3] ,\bus_equal_gen.data_buf_reg_n_6_[2] ,\bus_equal_gen.data_buf_reg_n_6_[1] ,\bus_equal_gen.data_buf_reg_n_6_[0] }),
        .\bus_equal_gen.rdata_valid_t_reg (\bus_equal_gen.rdata_valid_t_reg_n_6 ),
        .\e_V_reg_170_reg[63] (\e_V_reg_170_reg[63] ),
        .rdata_ack_t(rdata_ack_t));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_reg_slice_4 rs_rreq
       (.Mem2Stream_Batch9_U0_m_axi_in_V_ARVALID(Mem2Stream_Batch9_U0_m_axi_in_V_ARVALID),
        .Q(rs2f_rreq_valid),
        .SR(SR),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm_reg[1]_1 ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_0 ),
        .ap_clk(ap_clk),
        .\data_p1_reg[28]_0 (\data_p1_reg[28] ),
        .\data_p2_reg[28]_0 (\data_p2_reg[28] ),
        .load_p1_from_p2(load_p1_from_p2),
        .\q_reg[42] ({rs2f_rreq_data[42],rs2f_rreq_data[38],rs2f_rreq_data[28:0]}),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(s_ready_t_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_6_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_6_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(p_0_in[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(p_0_in[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(p_0_in[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(p_0_in[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(p_0_in[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(p_0_in[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(p_0_in[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(p_0_in[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(p_0_in[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(p_0_in[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(p_0_in[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(p_0_in[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(p_0_in[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(p_0_in[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(p_0_in[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(p_0_in[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(p_0_in[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(p_0_in[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(p_0_in[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(p_0_in[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[19] ),
        .O(sect_addr[31]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_6_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_6_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_6_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_6_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_6_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_6_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_6_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_6_[10] ),
        .R(fifo_rctl_n_14));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_6_[11] ),
        .R(fifo_rctl_n_14));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_6_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_6_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_6_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_6_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_6_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_6_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_6_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_6_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_6_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_6_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_6_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_6_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_6_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_6_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_6_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_6_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_6_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_6_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_6_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_6_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_6_[3] ),
        .R(fifo_rctl_n_14));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_6_[4] ),
        .R(fifo_rctl_n_14));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_6_[5] ),
        .R(fifo_rctl_n_14));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_6_[6] ),
        .R(fifo_rctl_n_14));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_6_[7] ),
        .R(fifo_rctl_n_14));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_6_[8] ),
        .R(fifo_rctl_n_14));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_6_[9] ),
        .R(fifo_rctl_n_14));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_6,sect_cnt0_carry_n_7,sect_cnt0_carry_n_8,sect_cnt0_carry_n_9}),
        .CYINIT(\sect_cnt_reg_n_6_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_6_[4] ,\sect_cnt_reg_n_6_[3] ,\sect_cnt_reg_n_6_[2] ,\sect_cnt_reg_n_6_[1] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_6),
        .CO({sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7,sect_cnt0_carry__0_n_8,sect_cnt0_carry__0_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_6_[8] ,\sect_cnt_reg_n_6_[7] ,\sect_cnt_reg_n_6_[6] ,\sect_cnt_reg_n_6_[5] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_6),
        .CO({sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7,sect_cnt0_carry__1_n_8,sect_cnt0_carry__1_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_6_[12] ,\sect_cnt_reg_n_6_[11] ,\sect_cnt_reg_n_6_[10] ,\sect_cnt_reg_n_6_[9] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_6),
        .CO({sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7,sect_cnt0_carry__2_n_8,sect_cnt0_carry__2_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_6_[16] ,\sect_cnt_reg_n_6_[15] ,\sect_cnt_reg_n_6_[14] ,\sect_cnt_reg_n_6_[13] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_6),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_8,sect_cnt0_carry__3_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,\sect_cnt_reg_n_6_[19] ,\sect_cnt_reg_n_6_[18] ,\sect_cnt_reg_n_6_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_72),
        .D(fifo_rreq_n_29),
        .Q(\sect_cnt_reg_n_6_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_72),
        .D(fifo_rreq_n_19),
        .Q(\sect_cnt_reg_n_6_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_72),
        .D(fifo_rreq_n_18),
        .Q(\sect_cnt_reg_n_6_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_72),
        .D(fifo_rreq_n_17),
        .Q(\sect_cnt_reg_n_6_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_72),
        .D(fifo_rreq_n_16),
        .Q(\sect_cnt_reg_n_6_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_72),
        .D(fifo_rreq_n_15),
        .Q(\sect_cnt_reg_n_6_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_72),
        .D(fifo_rreq_n_14),
        .Q(\sect_cnt_reg_n_6_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_72),
        .D(fifo_rreq_n_13),
        .Q(\sect_cnt_reg_n_6_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_72),
        .D(fifo_rreq_n_12),
        .Q(\sect_cnt_reg_n_6_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_72),
        .D(fifo_rreq_n_11),
        .Q(\sect_cnt_reg_n_6_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_72),
        .D(fifo_rreq_n_10),
        .Q(\sect_cnt_reg_n_6_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_72),
        .D(fifo_rreq_n_28),
        .Q(\sect_cnt_reg_n_6_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_72),
        .D(fifo_rreq_n_27),
        .Q(\sect_cnt_reg_n_6_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_72),
        .D(fifo_rreq_n_26),
        .Q(\sect_cnt_reg_n_6_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_72),
        .D(fifo_rreq_n_25),
        .Q(\sect_cnt_reg_n_6_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_72),
        .D(fifo_rreq_n_24),
        .Q(\sect_cnt_reg_n_6_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_72),
        .D(fifo_rreq_n_23),
        .Q(\sect_cnt_reg_n_6_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_72),
        .D(fifo_rreq_n_22),
        .Q(\sect_cnt_reg_n_6_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_72),
        .D(fifo_rreq_n_21),
        .Q(\sect_cnt_reg_n_6_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_72),
        .D(fifo_rreq_n_20),
        .Q(\sect_cnt_reg_n_6_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hF0CC55FF)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(\start_addr_buf_reg_n_6_[3] ),
        .I1(\end_addr_buf_reg_n_6_[3] ),
        .I2(beat_len_buf[5]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[0]_i_1__0_n_6 ));
  LUT5 #(
    .INIT(32'hF0CC55FF)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(\start_addr_buf_reg_n_6_[4] ),
        .I1(\end_addr_buf_reg_n_6_[4] ),
        .I2(beat_len_buf[5]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[1]_i_1__0_n_6 ));
  LUT5 #(
    .INIT(32'hF0CC55FF)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(\start_addr_buf_reg_n_6_[5] ),
        .I1(\end_addr_buf_reg_n_6_[5] ),
        .I2(beat_len_buf[5]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[2]_i_1__0_n_6 ));
  LUT5 #(
    .INIT(32'hF0CC55FF)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(\start_addr_buf_reg_n_6_[6] ),
        .I1(\end_addr_buf_reg_n_6_[6] ),
        .I2(beat_len_buf[5]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[3]_i_1__0_n_6 ));
  LUT5 #(
    .INIT(32'hF0CC55FF)) 
    \sect_len_buf[4]_i_1__0 
       (.I0(\start_addr_buf_reg_n_6_[7] ),
        .I1(\end_addr_buf_reg_n_6_[7] ),
        .I2(beat_len_buf[5]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[4]_i_1__0_n_6 ));
  LUT5 #(
    .INIT(32'hF0CC55FF)) 
    \sect_len_buf[5]_i_1__0 
       (.I0(\start_addr_buf_reg_n_6_[8] ),
        .I1(\end_addr_buf_reg_n_6_[8] ),
        .I2(beat_len_buf[5]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[5]_i_1__0_n_6 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[6]_i_1__0 
       (.I0(beat_len_buf[6]),
        .I1(\start_addr_buf_reg_n_6_[9] ),
        .I2(\end_addr_buf_reg_n_6_[9] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[6]_i_1__0_n_6 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[7]_i_1__0 
       (.I0(beat_len_buf[8]),
        .I1(\start_addr_buf_reg_n_6_[10] ),
        .I2(\end_addr_buf_reg_n_6_[10] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[7]_i_1__0_n_6 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[8]_i_2__0 
       (.I0(beat_len_buf[8]),
        .I1(\start_addr_buf_reg_n_6_[11] ),
        .I2(\end_addr_buf_reg_n_6_[11] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[8]_i_2__0_n_6 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\sect_len_buf[0]_i_1__0_n_6 ),
        .Q(\sect_len_buf_reg_n_6_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\sect_len_buf[1]_i_1__0_n_6 ),
        .Q(\sect_len_buf_reg_n_6_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\sect_len_buf[2]_i_1__0_n_6 ),
        .Q(\sect_len_buf_reg_n_6_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\sect_len_buf[3]_i_1__0_n_6 ),
        .Q(\sect_len_buf_reg_n_6_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\sect_len_buf[4]_i_1__0_n_6 ),
        .Q(\sect_len_buf_reg_n_6_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\sect_len_buf[5]_i_1__0_n_6 ),
        .Q(\sect_len_buf_reg_n_6_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\sect_len_buf[6]_i_1__0_n_6 ),
        .Q(\sect_len_buf_reg_n_6_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\sect_len_buf[7]_i_1__0_n_6 ),
        .Q(\sect_len_buf_reg_n_6_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\sect_len_buf[8]_i_2__0_n_6 ),
        .Q(\sect_len_buf_reg_n_6_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[10] ),
        .Q(\start_addr_buf_reg_n_6_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[11] ),
        .Q(\start_addr_buf_reg_n_6_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[12] ),
        .Q(p_0_in[0]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[13] ),
        .Q(p_0_in[1]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[14] ),
        .Q(p_0_in[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[15] ),
        .Q(p_0_in[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[16] ),
        .Q(p_0_in[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[17] ),
        .Q(p_0_in[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[18] ),
        .Q(p_0_in[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[19] ),
        .Q(p_0_in[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[20] ),
        .Q(p_0_in[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[21] ),
        .Q(p_0_in[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[22] ),
        .Q(p_0_in[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[23] ),
        .Q(p_0_in[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[24] ),
        .Q(p_0_in[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[25] ),
        .Q(p_0_in[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[26] ),
        .Q(p_0_in[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[27] ),
        .Q(p_0_in[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[28] ),
        .Q(p_0_in[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[29] ),
        .Q(p_0_in[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[30] ),
        .Q(p_0_in[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[31] ),
        .Q(p_0_in[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[3] ),
        .Q(\start_addr_buf_reg_n_6_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[4] ),
        .Q(\start_addr_buf_reg_n_6_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[5] ),
        .Q(\start_addr_buf_reg_n_6_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[6] ),
        .Q(\start_addr_buf_reg_n_6_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[7] ),
        .Q(\start_addr_buf_reg_n_6_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[8] ),
        .Q(\start_addr_buf_reg_n_6_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_6_[9] ),
        .Q(\start_addr_buf_reg_n_6_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[7]),
        .Q(\start_addr_reg_n_6_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[8]),
        .Q(\start_addr_reg_n_6_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[9]),
        .Q(\start_addr_reg_n_6_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[10]),
        .Q(\start_addr_reg_n_6_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[11]),
        .Q(\start_addr_reg_n_6_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[12]),
        .Q(\start_addr_reg_n_6_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[13]),
        .Q(\start_addr_reg_n_6_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[14]),
        .Q(\start_addr_reg_n_6_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[15]),
        .Q(\start_addr_reg_n_6_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[16]),
        .Q(\start_addr_reg_n_6_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[17]),
        .Q(\start_addr_reg_n_6_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[18]),
        .Q(\start_addr_reg_n_6_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[19]),
        .Q(\start_addr_reg_n_6_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[20]),
        .Q(\start_addr_reg_n_6_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[21]),
        .Q(\start_addr_reg_n_6_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[22]),
        .Q(\start_addr_reg_n_6_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[23]),
        .Q(\start_addr_reg_n_6_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[24]),
        .Q(\start_addr_reg_n_6_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[25]),
        .Q(\start_addr_reg_n_6_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[26]),
        .Q(\start_addr_reg_n_6_[29] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[27]),
        .Q(\start_addr_reg_n_6_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[28]),
        .Q(\start_addr_reg_n_6_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[0]),
        .Q(\start_addr_reg_n_6_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[1]),
        .Q(\start_addr_reg_n_6_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[2]),
        .Q(\start_addr_reg_n_6_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[3]),
        .Q(\start_addr_reg_n_6_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[4]),
        .Q(\start_addr_reg_n_6_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[5]),
        .Q(\start_addr_reg_n_6_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[6]),
        .Q(\start_addr_reg_n_6_[9] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_reg_slice
   (s_ready_t_reg_0,
    Q,
    \ap_CS_fsm_reg[2] ,
    \q_reg[42] ,
    SR,
    ap_clk,
    rs2f_wreq_ack,
    Stream2Mem_Batch_U0_m_axi_out_V_AWVALID,
    \sum2_reg_157_reg[28] ,
    \ap_CS_fsm_reg[2]_0 ,
    \sum2_reg_157_reg[28]_0 ,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 );
  output s_ready_t_reg_0;
  output [0:0]Q;
  output \ap_CS_fsm_reg[2] ;
  output [30:0]\q_reg[42] ;
  input [0:0]SR;
  input ap_clk;
  input rs2f_wreq_ack;
  input Stream2Mem_Batch_U0_m_axi_out_V_AWVALID;
  input [28:0]\sum2_reg_157_reg[28] ;
  input [30:0]\ap_CS_fsm_reg[2]_0 ;
  input [28:0]\sum2_reg_157_reg[28]_0 ;
  input [0:0]\ap_CS_fsm_reg[1] ;
  input [0:0]\ap_CS_fsm_reg[1]_0 ;

  wire [0:0]Q;
  wire [0:0]SR;
  wire Stream2Mem_Batch_U0_m_axi_out_V_AWVALID;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2] ;
  wire [30:0]\ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire \data_p1[0]_i_1_n_6 ;
  wire \data_p1[10]_i_1_n_6 ;
  wire \data_p1[11]_i_1_n_6 ;
  wire \data_p1[12]_i_1_n_6 ;
  wire \data_p1[13]_i_1_n_6 ;
  wire \data_p1[14]_i_1_n_6 ;
  wire \data_p1[15]_i_1_n_6 ;
  wire \data_p1[16]_i_1_n_6 ;
  wire \data_p1[17]_i_1_n_6 ;
  wire \data_p1[18]_i_1_n_6 ;
  wire \data_p1[19]_i_1_n_6 ;
  wire \data_p1[1]_i_1_n_6 ;
  wire \data_p1[20]_i_1_n_6 ;
  wire \data_p1[21]_i_1_n_6 ;
  wire \data_p1[22]_i_1_n_6 ;
  wire \data_p1[23]_i_1_n_6 ;
  wire \data_p1[24]_i_1_n_6 ;
  wire \data_p1[25]_i_1_n_6 ;
  wire \data_p1[26]_i_1_n_6 ;
  wire \data_p1[27]_i_1_n_6 ;
  wire \data_p1[28]_i_1_n_6 ;
  wire \data_p1[2]_i_1_n_6 ;
  wire \data_p1[38]_i_1_n_6 ;
  wire \data_p1[3]_i_1_n_6 ;
  wire \data_p1[42]_i_2_n_6 ;
  wire \data_p1[4]_i_1_n_6 ;
  wire \data_p1[5]_i_1_n_6 ;
  wire \data_p1[6]_i_1_n_6 ;
  wire \data_p1[7]_i_1_n_6 ;
  wire \data_p1[8]_i_1_n_6 ;
  wire \data_p1[9]_i_1_n_6 ;
  wire [42:0]data_p2;
  wire load_p1;
  wire [30:0]\q_reg[42] ;
  wire rs2f_wreq_ack;
  wire s_ready_t_i_1_n_6;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_6 ;
  wire \state[1]_i_1__0_n_6 ;
  wire [28:0]\sum2_reg_157_reg[28] ;
  wire [28:0]\sum2_reg_157_reg[28]_0 ;

  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[2]_i_3__0 
       (.I0(s_ready_t_reg_0),
        .I1(\ap_CS_fsm_reg[1] ),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[0]_i_1 
       (.I0(data_p2[0]),
        .I1(Q),
        .I2(state),
        .I3(\sum2_reg_157_reg[28] [0]),
        .I4(\ap_CS_fsm_reg[2]_0 [29]),
        .I5(\sum2_reg_157_reg[28]_0 [0]),
        .O(\data_p1[0]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[10]_i_1 
       (.I0(data_p2[10]),
        .I1(Q),
        .I2(state),
        .I3(\sum2_reg_157_reg[28] [10]),
        .I4(\ap_CS_fsm_reg[2]_0 [29]),
        .I5(\sum2_reg_157_reg[28]_0 [10]),
        .O(\data_p1[10]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[11]_i_1 
       (.I0(data_p2[11]),
        .I1(Q),
        .I2(state),
        .I3(\sum2_reg_157_reg[28] [11]),
        .I4(\ap_CS_fsm_reg[2]_0 [29]),
        .I5(\sum2_reg_157_reg[28]_0 [11]),
        .O(\data_p1[11]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[12]_i_1 
       (.I0(data_p2[12]),
        .I1(Q),
        .I2(state),
        .I3(\sum2_reg_157_reg[28] [12]),
        .I4(\ap_CS_fsm_reg[2]_0 [29]),
        .I5(\sum2_reg_157_reg[28]_0 [12]),
        .O(\data_p1[12]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[13]_i_1 
       (.I0(data_p2[13]),
        .I1(Q),
        .I2(state),
        .I3(\sum2_reg_157_reg[28] [13]),
        .I4(\ap_CS_fsm_reg[2]_0 [29]),
        .I5(\sum2_reg_157_reg[28]_0 [13]),
        .O(\data_p1[13]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[14]_i_1 
       (.I0(data_p2[14]),
        .I1(Q),
        .I2(state),
        .I3(\sum2_reg_157_reg[28] [14]),
        .I4(\ap_CS_fsm_reg[2]_0 [29]),
        .I5(\sum2_reg_157_reg[28]_0 [14]),
        .O(\data_p1[14]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[15]_i_1 
       (.I0(data_p2[15]),
        .I1(Q),
        .I2(state),
        .I3(\sum2_reg_157_reg[28] [15]),
        .I4(\ap_CS_fsm_reg[2]_0 [29]),
        .I5(\sum2_reg_157_reg[28]_0 [15]),
        .O(\data_p1[15]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[16]_i_1 
       (.I0(data_p2[16]),
        .I1(Q),
        .I2(state),
        .I3(\sum2_reg_157_reg[28] [16]),
        .I4(\ap_CS_fsm_reg[2]_0 [29]),
        .I5(\sum2_reg_157_reg[28]_0 [16]),
        .O(\data_p1[16]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[17]_i_1 
       (.I0(data_p2[17]),
        .I1(Q),
        .I2(state),
        .I3(\sum2_reg_157_reg[28] [17]),
        .I4(\ap_CS_fsm_reg[2]_0 [29]),
        .I5(\sum2_reg_157_reg[28]_0 [17]),
        .O(\data_p1[17]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[18]_i_1 
       (.I0(data_p2[18]),
        .I1(Q),
        .I2(state),
        .I3(\sum2_reg_157_reg[28] [18]),
        .I4(\ap_CS_fsm_reg[2]_0 [29]),
        .I5(\sum2_reg_157_reg[28]_0 [18]),
        .O(\data_p1[18]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[19]_i_1 
       (.I0(data_p2[19]),
        .I1(Q),
        .I2(state),
        .I3(\sum2_reg_157_reg[28] [19]),
        .I4(\ap_CS_fsm_reg[2]_0 [29]),
        .I5(\sum2_reg_157_reg[28]_0 [19]),
        .O(\data_p1[19]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[1]_i_1 
       (.I0(data_p2[1]),
        .I1(Q),
        .I2(state),
        .I3(\sum2_reg_157_reg[28] [1]),
        .I4(\ap_CS_fsm_reg[2]_0 [29]),
        .I5(\sum2_reg_157_reg[28]_0 [1]),
        .O(\data_p1[1]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[20]_i_1 
       (.I0(data_p2[20]),
        .I1(Q),
        .I2(state),
        .I3(\sum2_reg_157_reg[28] [20]),
        .I4(\ap_CS_fsm_reg[2]_0 [29]),
        .I5(\sum2_reg_157_reg[28]_0 [20]),
        .O(\data_p1[20]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[21]_i_1 
       (.I0(data_p2[21]),
        .I1(Q),
        .I2(state),
        .I3(\sum2_reg_157_reg[28] [21]),
        .I4(\ap_CS_fsm_reg[2]_0 [29]),
        .I5(\sum2_reg_157_reg[28]_0 [21]),
        .O(\data_p1[21]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[22]_i_1 
       (.I0(data_p2[22]),
        .I1(Q),
        .I2(state),
        .I3(\sum2_reg_157_reg[28] [22]),
        .I4(\ap_CS_fsm_reg[2]_0 [29]),
        .I5(\sum2_reg_157_reg[28]_0 [22]),
        .O(\data_p1[22]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[23]_i_1 
       (.I0(data_p2[23]),
        .I1(Q),
        .I2(state),
        .I3(\sum2_reg_157_reg[28] [23]),
        .I4(\ap_CS_fsm_reg[2]_0 [29]),
        .I5(\sum2_reg_157_reg[28]_0 [23]),
        .O(\data_p1[23]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[24]_i_1 
       (.I0(data_p2[24]),
        .I1(Q),
        .I2(state),
        .I3(\sum2_reg_157_reg[28] [24]),
        .I4(\ap_CS_fsm_reg[2]_0 [29]),
        .I5(\sum2_reg_157_reg[28]_0 [24]),
        .O(\data_p1[24]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[25]_i_1 
       (.I0(data_p2[25]),
        .I1(Q),
        .I2(state),
        .I3(\sum2_reg_157_reg[28] [25]),
        .I4(\ap_CS_fsm_reg[2]_0 [29]),
        .I5(\sum2_reg_157_reg[28]_0 [25]),
        .O(\data_p1[25]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[26]_i_1 
       (.I0(data_p2[26]),
        .I1(Q),
        .I2(state),
        .I3(\sum2_reg_157_reg[28] [26]),
        .I4(\ap_CS_fsm_reg[2]_0 [29]),
        .I5(\sum2_reg_157_reg[28]_0 [26]),
        .O(\data_p1[26]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[27]_i_1 
       (.I0(data_p2[27]),
        .I1(Q),
        .I2(state),
        .I3(\sum2_reg_157_reg[28] [27]),
        .I4(\ap_CS_fsm_reg[2]_0 [29]),
        .I5(\sum2_reg_157_reg[28]_0 [27]),
        .O(\data_p1[27]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[28]_i_1 
       (.I0(data_p2[28]),
        .I1(Q),
        .I2(state),
        .I3(\sum2_reg_157_reg[28] [28]),
        .I4(\ap_CS_fsm_reg[2]_0 [29]),
        .I5(\sum2_reg_157_reg[28]_0 [28]),
        .O(\data_p1[28]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[2]_i_1 
       (.I0(data_p2[2]),
        .I1(Q),
        .I2(state),
        .I3(\sum2_reg_157_reg[28] [2]),
        .I4(\ap_CS_fsm_reg[2]_0 [29]),
        .I5(\sum2_reg_157_reg[28]_0 [2]),
        .O(\data_p1[2]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1 
       (.I0(data_p2[38]),
        .I1(Q),
        .I2(state),
        .I3(\ap_CS_fsm_reg[2]_0 [29]),
        .O(\data_p1[38]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[3]_i_1 
       (.I0(data_p2[3]),
        .I1(Q),
        .I2(state),
        .I3(\sum2_reg_157_reg[28] [3]),
        .I4(\ap_CS_fsm_reg[2]_0 [29]),
        .I5(\sum2_reg_157_reg[28]_0 [3]),
        .O(\data_p1[3]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'h8AC0)) 
    \data_p1[42]_i_1__0 
       (.I0(Stream2Mem_Batch_U0_m_axi_out_V_AWVALID),
        .I1(rs2f_wreq_ack),
        .I2(Q),
        .I3(state),
        .O(load_p1));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h08FB)) 
    \data_p1[42]_i_2 
       (.I0(data_p2[42]),
        .I1(Q),
        .I2(state),
        .I3(\ap_CS_fsm_reg[2]_0 [29]),
        .O(\data_p1[42]_i_2_n_6 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[4]_i_1 
       (.I0(data_p2[4]),
        .I1(Q),
        .I2(state),
        .I3(\sum2_reg_157_reg[28] [4]),
        .I4(\ap_CS_fsm_reg[2]_0 [29]),
        .I5(\sum2_reg_157_reg[28]_0 [4]),
        .O(\data_p1[4]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[5]_i_1 
       (.I0(data_p2[5]),
        .I1(Q),
        .I2(state),
        .I3(\sum2_reg_157_reg[28] [5]),
        .I4(\ap_CS_fsm_reg[2]_0 [29]),
        .I5(\sum2_reg_157_reg[28]_0 [5]),
        .O(\data_p1[5]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[6]_i_1 
       (.I0(data_p2[6]),
        .I1(Q),
        .I2(state),
        .I3(\sum2_reg_157_reg[28] [6]),
        .I4(\ap_CS_fsm_reg[2]_0 [29]),
        .I5(\sum2_reg_157_reg[28]_0 [6]),
        .O(\data_p1[6]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[7]_i_1 
       (.I0(data_p2[7]),
        .I1(Q),
        .I2(state),
        .I3(\sum2_reg_157_reg[28] [7]),
        .I4(\ap_CS_fsm_reg[2]_0 [29]),
        .I5(\sum2_reg_157_reg[28]_0 [7]),
        .O(\data_p1[7]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[8]_i_1 
       (.I0(data_p2[8]),
        .I1(Q),
        .I2(state),
        .I3(\sum2_reg_157_reg[28] [8]),
        .I4(\ap_CS_fsm_reg[2]_0 [29]),
        .I5(\sum2_reg_157_reg[28]_0 [8]),
        .O(\data_p1[8]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[9]_i_1 
       (.I0(data_p2[9]),
        .I1(Q),
        .I2(state),
        .I3(\sum2_reg_157_reg[28] [9]),
        .I4(\ap_CS_fsm_reg[2]_0 [29]),
        .I5(\sum2_reg_157_reg[28]_0 [9]),
        .O(\data_p1[9]_i_1_n_6 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_6 ),
        .Q(\q_reg[42] [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_6 ),
        .Q(\q_reg[42] [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_6 ),
        .Q(\q_reg[42] [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_6 ),
        .Q(\q_reg[42] [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_6 ),
        .Q(\q_reg[42] [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_6 ),
        .Q(\q_reg[42] [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_6 ),
        .Q(\q_reg[42] [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_6 ),
        .Q(\q_reg[42] [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_6 ),
        .Q(\q_reg[42] [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_6 ),
        .Q(\q_reg[42] [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_6 ),
        .Q(\q_reg[42] [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_6 ),
        .Q(\q_reg[42] [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_6 ),
        .Q(\q_reg[42] [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_6 ),
        .Q(\q_reg[42] [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_6 ),
        .Q(\q_reg[42] [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_6 ),
        .Q(\q_reg[42] [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_6 ),
        .Q(\q_reg[42] [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_6 ),
        .Q(\q_reg[42] [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_6 ),
        .Q(\q_reg[42] [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_6 ),
        .Q(\q_reg[42] [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_6 ),
        .Q(\q_reg[42] [28]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_6 ),
        .Q(\q_reg[42] [2]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_6 ),
        .Q(\q_reg[42] [29]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_6 ),
        .Q(\q_reg[42] [3]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_2_n_6 ),
        .Q(\q_reg[42] [30]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_6 ),
        .Q(\q_reg[42] [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_6 ),
        .Q(\q_reg[42] [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_6 ),
        .Q(\q_reg[42] [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_6 ),
        .Q(\q_reg[42] [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_6 ),
        .Q(\q_reg[42] [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_6 ),
        .Q(\q_reg[42] [9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\ap_CS_fsm_reg[2]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\ap_CS_fsm_reg[2]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\ap_CS_fsm_reg[2]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\ap_CS_fsm_reg[2]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\ap_CS_fsm_reg[2]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\ap_CS_fsm_reg[2]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\ap_CS_fsm_reg[2]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\ap_CS_fsm_reg[2]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\ap_CS_fsm_reg[2]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\ap_CS_fsm_reg[2]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\ap_CS_fsm_reg[2]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\ap_CS_fsm_reg[2]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\ap_CS_fsm_reg[2]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\ap_CS_fsm_reg[2]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\ap_CS_fsm_reg[2]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\ap_CS_fsm_reg[2]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\ap_CS_fsm_reg[2]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\ap_CS_fsm_reg[2]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\ap_CS_fsm_reg[2]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\ap_CS_fsm_reg[2]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\ap_CS_fsm_reg[2]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\ap_CS_fsm_reg[2]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\ap_CS_fsm_reg[2]_0 [29]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\ap_CS_fsm_reg[2]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\ap_CS_fsm_reg[2]_0 [30]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\ap_CS_fsm_reg[2]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\ap_CS_fsm_reg[2]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\ap_CS_fsm_reg[2]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\ap_CS_fsm_reg[2]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\ap_CS_fsm_reg[2]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\ap_CS_fsm_reg[2]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'hA2FFFAAA)) 
    s_ready_t_i_1
       (.I0(s_ready_t_reg_0),
        .I1(Stream2Mem_Batch_U0_m_axi_out_V_AWVALID),
        .I2(rs2f_wreq_ack),
        .I3(Q),
        .I4(state),
        .O(s_ready_t_i_1_n_6));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_6),
        .Q(s_ready_t_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'hDDFFC000)) 
    \state[0]_i_1__0 
       (.I0(rs2f_wreq_ack),
        .I1(Stream2Mem_Batch_U0_m_axi_out_V_AWVALID),
        .I2(s_ready_t_reg_0),
        .I3(state),
        .I4(Q),
        .O(\state[0]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'hDDFD)) 
    \state[1]_i_1__0 
       (.I0(Q),
        .I1(rs2f_wreq_ack),
        .I2(state),
        .I3(Stream2Mem_Batch_U0_m_axi_out_V_AWVALID),
        .O(\state[1]_i_1__0_n_6 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_6 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_6 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "image_filter_hostmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_reg_slice_4
   (s_ready_t_reg_0,
    Q,
    load_p1_from_p2,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[2] ,
    \data_p1_reg[28]_0 ,
    \q_reg[42] ,
    SR,
    ap_clk,
    rs2f_rreq_ack,
    Mem2Stream_Batch9_U0_m_axi_in_V_ARVALID,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    s_ready_t_reg_1,
    \data_p2_reg[28]_0 );
  output s_ready_t_reg_0;
  output [0:0]Q;
  output load_p1_from_p2;
  output \ap_CS_fsm_reg[1] ;
  output [0:0]\ap_CS_fsm_reg[2] ;
  output [28:0]\data_p1_reg[28]_0 ;
  output [30:0]\q_reg[42] ;
  input [0:0]SR;
  input ap_clk;
  input rs2f_rreq_ack;
  input Mem2Stream_Batch9_U0_m_axi_in_V_ARVALID;
  input [30:0]\ap_CS_fsm_reg[2]_0 ;
  input [0:0]\ap_CS_fsm_reg[1]_0 ;
  input [0:0]\ap_CS_fsm_reg[1]_1 ;
  input [0:0]s_ready_t_reg_1;
  input [28:0]\data_p2_reg[28]_0 ;

  wire Mem2Stream_Batch9_U0_m_axi_in_V_ARVALID;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[1]_1 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire [30:0]\ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire \data_p1[38]_i_1__0_n_6 ;
  wire \data_p1[42]_i_2__0_n_6 ;
  wire [28:0]\data_p1_reg[28]_0 ;
  wire [42:38]data_p2;
  wire [28:0]\data_p2_reg[28]_0 ;
  wire load_p1;
  wire load_p1_from_p2;
  wire [30:0]\q_reg[42] ;
  wire rs2f_rreq_ack;
  wire s_ready_t_i_1__0_n_6;
  wire s_ready_t_reg_0;
  wire [0:0]s_ready_t_reg_1;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_6 ;
  wire \state[1]_i_1__1_n_6 ;

  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(s_ready_t_reg_0),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(\ap_CS_fsm_reg[1]_1 ),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p1[28]_i_2 
       (.I0(Q),
        .I1(state),
        .O(load_p1_from_p2));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__0 
       (.I0(data_p2[38]),
        .I1(Q),
        .I2(state),
        .I3(\ap_CS_fsm_reg[2]_0 [29]),
        .O(\data_p1[38]_i_1__0_n_6 ));
  LUT4 #(
    .INIT(16'h8AC0)) 
    \data_p1[42]_i_1 
       (.I0(Mem2Stream_Batch9_U0_m_axi_in_V_ARVALID),
        .I1(rs2f_rreq_ack),
        .I2(Q),
        .I3(state),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_2__0 
       (.I0(data_p2[42]),
        .I1(Q),
        .I2(state),
        .I3(\ap_CS_fsm_reg[2]_0 [30]),
        .O(\data_p1[42]_i_2__0_n_6 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p2_reg[28]_0 [0]),
        .Q(\q_reg[42] [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p2_reg[28]_0 [10]),
        .Q(\q_reg[42] [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p2_reg[28]_0 [11]),
        .Q(\q_reg[42] [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p2_reg[28]_0 [12]),
        .Q(\q_reg[42] [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p2_reg[28]_0 [13]),
        .Q(\q_reg[42] [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p2_reg[28]_0 [14]),
        .Q(\q_reg[42] [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p2_reg[28]_0 [15]),
        .Q(\q_reg[42] [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p2_reg[28]_0 [16]),
        .Q(\q_reg[42] [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p2_reg[28]_0 [17]),
        .Q(\q_reg[42] [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p2_reg[28]_0 [18]),
        .Q(\q_reg[42] [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p2_reg[28]_0 [19]),
        .Q(\q_reg[42] [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p2_reg[28]_0 [1]),
        .Q(\q_reg[42] [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p2_reg[28]_0 [20]),
        .Q(\q_reg[42] [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p2_reg[28]_0 [21]),
        .Q(\q_reg[42] [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p2_reg[28]_0 [22]),
        .Q(\q_reg[42] [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p2_reg[28]_0 [23]),
        .Q(\q_reg[42] [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p2_reg[28]_0 [24]),
        .Q(\q_reg[42] [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p2_reg[28]_0 [25]),
        .Q(\q_reg[42] [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p2_reg[28]_0 [26]),
        .Q(\q_reg[42] [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p2_reg[28]_0 [27]),
        .Q(\q_reg[42] [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p2_reg[28]_0 [28]),
        .Q(\q_reg[42] [28]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p2_reg[28]_0 [2]),
        .Q(\q_reg[42] [2]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_6 ),
        .Q(\q_reg[42] [29]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p2_reg[28]_0 [3]),
        .Q(\q_reg[42] [3]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_2__0_n_6 ),
        .Q(\q_reg[42] [30]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p2_reg[28]_0 [4]),
        .Q(\q_reg[42] [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p2_reg[28]_0 [5]),
        .Q(\q_reg[42] [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p2_reg[28]_0 [6]),
        .Q(\q_reg[42] [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p2_reg[28]_0 [7]),
        .Q(\q_reg[42] [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p2_reg[28]_0 [8]),
        .Q(\q_reg[42] [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p2_reg[28]_0 [9]),
        .Q(\q_reg[42] [9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\ap_CS_fsm_reg[2]_0 [0]),
        .Q(\data_p1_reg[28]_0 [0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\ap_CS_fsm_reg[2]_0 [10]),
        .Q(\data_p1_reg[28]_0 [10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\ap_CS_fsm_reg[2]_0 [11]),
        .Q(\data_p1_reg[28]_0 [11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\ap_CS_fsm_reg[2]_0 [12]),
        .Q(\data_p1_reg[28]_0 [12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\ap_CS_fsm_reg[2]_0 [13]),
        .Q(\data_p1_reg[28]_0 [13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\ap_CS_fsm_reg[2]_0 [14]),
        .Q(\data_p1_reg[28]_0 [14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\ap_CS_fsm_reg[2]_0 [15]),
        .Q(\data_p1_reg[28]_0 [15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\ap_CS_fsm_reg[2]_0 [16]),
        .Q(\data_p1_reg[28]_0 [16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\ap_CS_fsm_reg[2]_0 [17]),
        .Q(\data_p1_reg[28]_0 [17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\ap_CS_fsm_reg[2]_0 [18]),
        .Q(\data_p1_reg[28]_0 [18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\ap_CS_fsm_reg[2]_0 [19]),
        .Q(\data_p1_reg[28]_0 [19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\ap_CS_fsm_reg[2]_0 [1]),
        .Q(\data_p1_reg[28]_0 [1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\ap_CS_fsm_reg[2]_0 [20]),
        .Q(\data_p1_reg[28]_0 [20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\ap_CS_fsm_reg[2]_0 [21]),
        .Q(\data_p1_reg[28]_0 [21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\ap_CS_fsm_reg[2]_0 [22]),
        .Q(\data_p1_reg[28]_0 [22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\ap_CS_fsm_reg[2]_0 [23]),
        .Q(\data_p1_reg[28]_0 [23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\ap_CS_fsm_reg[2]_0 [24]),
        .Q(\data_p1_reg[28]_0 [24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\ap_CS_fsm_reg[2]_0 [25]),
        .Q(\data_p1_reg[28]_0 [25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\ap_CS_fsm_reg[2]_0 [26]),
        .Q(\data_p1_reg[28]_0 [26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\ap_CS_fsm_reg[2]_0 [27]),
        .Q(\data_p1_reg[28]_0 [27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\ap_CS_fsm_reg[2]_0 [28]),
        .Q(\data_p1_reg[28]_0 [28]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\ap_CS_fsm_reg[2]_0 [2]),
        .Q(\data_p1_reg[28]_0 [2]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\ap_CS_fsm_reg[2]_0 [29]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\ap_CS_fsm_reg[2]_0 [3]),
        .Q(\data_p1_reg[28]_0 [3]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\ap_CS_fsm_reg[2]_0 [30]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\ap_CS_fsm_reg[2]_0 [4]),
        .Q(\data_p1_reg[28]_0 [4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\ap_CS_fsm_reg[2]_0 [5]),
        .Q(\data_p1_reg[28]_0 [5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\ap_CS_fsm_reg[2]_0 [6]),
        .Q(\data_p1_reg[28]_0 [6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\ap_CS_fsm_reg[2]_0 [7]),
        .Q(\data_p1_reg[28]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\ap_CS_fsm_reg[2]_0 [8]),
        .Q(\data_p1_reg[28]_0 [8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\ap_CS_fsm_reg[2]_0 [9]),
        .Q(\data_p1_reg[28]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'hA2FFFAAA)) 
    s_ready_t_i_1__0
       (.I0(s_ready_t_reg_0),
        .I1(Mem2Stream_Batch9_U0_m_axi_in_V_ARVALID),
        .I2(rs2f_rreq_ack),
        .I3(Q),
        .I4(state),
        .O(s_ready_t_i_1__0_n_6));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_6),
        .Q(s_ready_t_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'hDDFFC000)) 
    \state[0]_i_1__1 
       (.I0(rs2f_rreq_ack),
        .I1(Mem2Stream_Batch9_U0_m_axi_in_V_ARVALID),
        .I2(s_ready_t_reg_0),
        .I3(state),
        .I4(Q),
        .O(\state[0]_i_1__1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hDDFD)) 
    \state[1]_i_1__1 
       (.I0(Q),
        .I1(rs2f_rreq_ack),
        .I2(state),
        .I3(Mem2Stream_Batch9_U0_m_axi_in_V_ARVALID),
        .O(\state[1]_i_1__1_n_6 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_6 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_6 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "image_filter_hostmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    Q,
    \e_V_reg_170_reg[63] ,
    SR,
    ap_clk,
    Mem2Stream_Batch9_U0_m_axi_in_V_RREADY,
    \bus_equal_gen.rdata_valid_t_reg ,
    \bus_equal_gen.data_buf_reg[63] );
  output rdata_ack_t;
  output [0:0]Q;
  output [63:0]\e_V_reg_170_reg[63] ;
  input [0:0]SR;
  input ap_clk;
  input Mem2Stream_Batch9_U0_m_axi_in_V_RREADY;
  input \bus_equal_gen.rdata_valid_t_reg ;
  input [63:0]\bus_equal_gen.data_buf_reg[63] ;

  wire Mem2Stream_Batch9_U0_m_axi_in_V_RREADY;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire [63:0]\bus_equal_gen.data_buf_reg[63] ;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire \data_p1[0]_i_1__1_n_6 ;
  wire \data_p1[10]_i_1__1_n_6 ;
  wire \data_p1[11]_i_1__1_n_6 ;
  wire \data_p1[12]_i_1__1_n_6 ;
  wire \data_p1[13]_i_1__1_n_6 ;
  wire \data_p1[14]_i_1__1_n_6 ;
  wire \data_p1[15]_i_1__1_n_6 ;
  wire \data_p1[16]_i_1__1_n_6 ;
  wire \data_p1[17]_i_1__1_n_6 ;
  wire \data_p1[18]_i_1__1_n_6 ;
  wire \data_p1[19]_i_1__1_n_6 ;
  wire \data_p1[1]_i_1__1_n_6 ;
  wire \data_p1[20]_i_1__1_n_6 ;
  wire \data_p1[21]_i_1__1_n_6 ;
  wire \data_p1[22]_i_1__1_n_6 ;
  wire \data_p1[23]_i_1__1_n_6 ;
  wire \data_p1[24]_i_1__1_n_6 ;
  wire \data_p1[25]_i_1__1_n_6 ;
  wire \data_p1[26]_i_1__1_n_6 ;
  wire \data_p1[27]_i_1__1_n_6 ;
  wire \data_p1[28]_i_1__1_n_6 ;
  wire \data_p1[29]_i_1_n_6 ;
  wire \data_p1[2]_i_1__1_n_6 ;
  wire \data_p1[30]_i_1_n_6 ;
  wire \data_p1[31]_i_1_n_6 ;
  wire \data_p1[32]_i_1_n_6 ;
  wire \data_p1[33]_i_1_n_6 ;
  wire \data_p1[34]_i_1_n_6 ;
  wire \data_p1[35]_i_1_n_6 ;
  wire \data_p1[36]_i_1_n_6 ;
  wire \data_p1[37]_i_1_n_6 ;
  wire \data_p1[38]_i_1__1_n_6 ;
  wire \data_p1[39]_i_1_n_6 ;
  wire \data_p1[3]_i_1__1_n_6 ;
  wire \data_p1[40]_i_1_n_6 ;
  wire \data_p1[41]_i_1_n_6 ;
  wire \data_p1[42]_i_1__1_n_6 ;
  wire \data_p1[43]_i_1_n_6 ;
  wire \data_p1[44]_i_1_n_6 ;
  wire \data_p1[45]_i_1_n_6 ;
  wire \data_p1[46]_i_1_n_6 ;
  wire \data_p1[47]_i_1_n_6 ;
  wire \data_p1[48]_i_1_n_6 ;
  wire \data_p1[49]_i_1_n_6 ;
  wire \data_p1[4]_i_1__1_n_6 ;
  wire \data_p1[50]_i_1_n_6 ;
  wire \data_p1[51]_i_1_n_6 ;
  wire \data_p1[52]_i_1_n_6 ;
  wire \data_p1[53]_i_1_n_6 ;
  wire \data_p1[54]_i_1_n_6 ;
  wire \data_p1[55]_i_1_n_6 ;
  wire \data_p1[56]_i_1_n_6 ;
  wire \data_p1[57]_i_1_n_6 ;
  wire \data_p1[58]_i_1_n_6 ;
  wire \data_p1[59]_i_1_n_6 ;
  wire \data_p1[5]_i_1__1_n_6 ;
  wire \data_p1[60]_i_1_n_6 ;
  wire \data_p1[61]_i_1_n_6 ;
  wire \data_p1[62]_i_1_n_6 ;
  wire \data_p1[63]_i_2_n_6 ;
  wire \data_p1[6]_i_1__1_n_6 ;
  wire \data_p1[7]_i_1__1_n_6 ;
  wire \data_p1[8]_i_1__1_n_6 ;
  wire \data_p1[9]_i_1__1_n_6 ;
  wire \data_p2_reg_n_6_[0] ;
  wire \data_p2_reg_n_6_[10] ;
  wire \data_p2_reg_n_6_[11] ;
  wire \data_p2_reg_n_6_[12] ;
  wire \data_p2_reg_n_6_[13] ;
  wire \data_p2_reg_n_6_[14] ;
  wire \data_p2_reg_n_6_[15] ;
  wire \data_p2_reg_n_6_[16] ;
  wire \data_p2_reg_n_6_[17] ;
  wire \data_p2_reg_n_6_[18] ;
  wire \data_p2_reg_n_6_[19] ;
  wire \data_p2_reg_n_6_[1] ;
  wire \data_p2_reg_n_6_[20] ;
  wire \data_p2_reg_n_6_[21] ;
  wire \data_p2_reg_n_6_[22] ;
  wire \data_p2_reg_n_6_[23] ;
  wire \data_p2_reg_n_6_[24] ;
  wire \data_p2_reg_n_6_[25] ;
  wire \data_p2_reg_n_6_[26] ;
  wire \data_p2_reg_n_6_[27] ;
  wire \data_p2_reg_n_6_[28] ;
  wire \data_p2_reg_n_6_[29] ;
  wire \data_p2_reg_n_6_[2] ;
  wire \data_p2_reg_n_6_[30] ;
  wire \data_p2_reg_n_6_[31] ;
  wire \data_p2_reg_n_6_[32] ;
  wire \data_p2_reg_n_6_[33] ;
  wire \data_p2_reg_n_6_[34] ;
  wire \data_p2_reg_n_6_[35] ;
  wire \data_p2_reg_n_6_[36] ;
  wire \data_p2_reg_n_6_[37] ;
  wire \data_p2_reg_n_6_[38] ;
  wire \data_p2_reg_n_6_[39] ;
  wire \data_p2_reg_n_6_[3] ;
  wire \data_p2_reg_n_6_[40] ;
  wire \data_p2_reg_n_6_[41] ;
  wire \data_p2_reg_n_6_[42] ;
  wire \data_p2_reg_n_6_[43] ;
  wire \data_p2_reg_n_6_[44] ;
  wire \data_p2_reg_n_6_[45] ;
  wire \data_p2_reg_n_6_[46] ;
  wire \data_p2_reg_n_6_[47] ;
  wire \data_p2_reg_n_6_[48] ;
  wire \data_p2_reg_n_6_[49] ;
  wire \data_p2_reg_n_6_[4] ;
  wire \data_p2_reg_n_6_[50] ;
  wire \data_p2_reg_n_6_[51] ;
  wire \data_p2_reg_n_6_[52] ;
  wire \data_p2_reg_n_6_[53] ;
  wire \data_p2_reg_n_6_[54] ;
  wire \data_p2_reg_n_6_[55] ;
  wire \data_p2_reg_n_6_[56] ;
  wire \data_p2_reg_n_6_[57] ;
  wire \data_p2_reg_n_6_[58] ;
  wire \data_p2_reg_n_6_[59] ;
  wire \data_p2_reg_n_6_[5] ;
  wire \data_p2_reg_n_6_[60] ;
  wire \data_p2_reg_n_6_[61] ;
  wire \data_p2_reg_n_6_[62] ;
  wire \data_p2_reg_n_6_[63] ;
  wire \data_p2_reg_n_6_[6] ;
  wire \data_p2_reg_n_6_[7] ;
  wire \data_p2_reg_n_6_[8] ;
  wire \data_p2_reg_n_6_[9] ;
  wire [63:0]\e_V_reg_170_reg[63] ;
  wire load_p1;
  wire load_p2;
  wire rdata_ack_t;
  wire s_ready_t_i_1__1_n_6;
  wire [1:1]state;
  wire \state[0]_i_1_n_6 ;
  wire \state[1]_i_1_n_6 ;

  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__1 
       (.I0(\data_p2_reg_n_6_[0] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [0]),
        .O(\data_p1[0]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__1 
       (.I0(\data_p2_reg_n_6_[10] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [10]),
        .O(\data_p1[10]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__1 
       (.I0(\data_p2_reg_n_6_[11] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [11]),
        .O(\data_p1[11]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__1 
       (.I0(\data_p2_reg_n_6_[12] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [12]),
        .O(\data_p1[12]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__1 
       (.I0(\data_p2_reg_n_6_[13] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [13]),
        .O(\data_p1[13]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__1 
       (.I0(\data_p2_reg_n_6_[14] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [14]),
        .O(\data_p1[14]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__1 
       (.I0(\data_p2_reg_n_6_[15] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [15]),
        .O(\data_p1[15]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__1 
       (.I0(\data_p2_reg_n_6_[16] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [16]),
        .O(\data_p1[16]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__1 
       (.I0(\data_p2_reg_n_6_[17] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [17]),
        .O(\data_p1[17]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__1 
       (.I0(\data_p2_reg_n_6_[18] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [18]),
        .O(\data_p1[18]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__1 
       (.I0(\data_p2_reg_n_6_[19] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [19]),
        .O(\data_p1[19]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__1 
       (.I0(\data_p2_reg_n_6_[1] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [1]),
        .O(\data_p1[1]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__1 
       (.I0(\data_p2_reg_n_6_[20] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [20]),
        .O(\data_p1[20]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__1 
       (.I0(\data_p2_reg_n_6_[21] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [21]),
        .O(\data_p1[21]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__1 
       (.I0(\data_p2_reg_n_6_[22] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [22]),
        .O(\data_p1[22]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__1 
       (.I0(\data_p2_reg_n_6_[23] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [23]),
        .O(\data_p1[23]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__1 
       (.I0(\data_p2_reg_n_6_[24] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [24]),
        .O(\data_p1[24]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__1 
       (.I0(\data_p2_reg_n_6_[25] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [25]),
        .O(\data_p1[25]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__1 
       (.I0(\data_p2_reg_n_6_[26] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [26]),
        .O(\data_p1[26]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__1 
       (.I0(\data_p2_reg_n_6_[27] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [27]),
        .O(\data_p1[27]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__1 
       (.I0(\data_p2_reg_n_6_[28] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [28]),
        .O(\data_p1[28]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(\data_p2_reg_n_6_[29] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [29]),
        .O(\data_p1[29]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__1 
       (.I0(\data_p2_reg_n_6_[2] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [2]),
        .O(\data_p1[2]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(\data_p2_reg_n_6_[30] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [30]),
        .O(\data_p1[30]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1 
       (.I0(\data_p2_reg_n_6_[31] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [31]),
        .O(\data_p1[31]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1 
       (.I0(\data_p2_reg_n_6_[32] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [32]),
        .O(\data_p1[32]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1 
       (.I0(\data_p2_reg_n_6_[33] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [33]),
        .O(\data_p1[33]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(\data_p2_reg_n_6_[34] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [34]),
        .O(\data_p1[34]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1 
       (.I0(\data_p2_reg_n_6_[35] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [35]),
        .O(\data_p1[35]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1 
       (.I0(\data_p2_reg_n_6_[36] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [36]),
        .O(\data_p1[36]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1 
       (.I0(\data_p2_reg_n_6_[37] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [37]),
        .O(\data_p1[37]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__1 
       (.I0(\data_p2_reg_n_6_[38] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [38]),
        .O(\data_p1[38]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1 
       (.I0(\data_p2_reg_n_6_[39] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [39]),
        .O(\data_p1[39]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__1 
       (.I0(\data_p2_reg_n_6_[3] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [3]),
        .O(\data_p1[3]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1 
       (.I0(\data_p2_reg_n_6_[40] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [40]),
        .O(\data_p1[40]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1 
       (.I0(\data_p2_reg_n_6_[41] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [41]),
        .O(\data_p1[41]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__1 
       (.I0(\data_p2_reg_n_6_[42] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [42]),
        .O(\data_p1[42]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1 
       (.I0(\data_p2_reg_n_6_[43] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [43]),
        .O(\data_p1[43]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1 
       (.I0(\data_p2_reg_n_6_[44] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [44]),
        .O(\data_p1[44]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1 
       (.I0(\data_p2_reg_n_6_[45] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [45]),
        .O(\data_p1[45]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1 
       (.I0(\data_p2_reg_n_6_[46] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [46]),
        .O(\data_p1[46]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1 
       (.I0(\data_p2_reg_n_6_[47] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [47]),
        .O(\data_p1[47]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1 
       (.I0(\data_p2_reg_n_6_[48] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [48]),
        .O(\data_p1[48]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1 
       (.I0(\data_p2_reg_n_6_[49] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [49]),
        .O(\data_p1[49]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__1 
       (.I0(\data_p2_reg_n_6_[4] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [4]),
        .O(\data_p1[4]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1 
       (.I0(\data_p2_reg_n_6_[50] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [50]),
        .O(\data_p1[50]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1 
       (.I0(\data_p2_reg_n_6_[51] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [51]),
        .O(\data_p1[51]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1 
       (.I0(\data_p2_reg_n_6_[52] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [52]),
        .O(\data_p1[52]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1 
       (.I0(\data_p2_reg_n_6_[53] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [53]),
        .O(\data_p1[53]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1 
       (.I0(\data_p2_reg_n_6_[54] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [54]),
        .O(\data_p1[54]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1 
       (.I0(\data_p2_reg_n_6_[55] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [55]),
        .O(\data_p1[55]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1 
       (.I0(\data_p2_reg_n_6_[56] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [56]),
        .O(\data_p1[56]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1 
       (.I0(\data_p2_reg_n_6_[57] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [57]),
        .O(\data_p1[57]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1 
       (.I0(\data_p2_reg_n_6_[58] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [58]),
        .O(\data_p1[58]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1 
       (.I0(\data_p2_reg_n_6_[59] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [59]),
        .O(\data_p1[59]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__1 
       (.I0(\data_p2_reg_n_6_[5] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [5]),
        .O(\data_p1[5]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1 
       (.I0(\data_p2_reg_n_6_[60] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [60]),
        .O(\data_p1[60]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1 
       (.I0(\data_p2_reg_n_6_[61] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [61]),
        .O(\data_p1[61]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1 
       (.I0(\data_p2_reg_n_6_[62] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [62]),
        .O(\data_p1[62]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'h8AC0)) 
    \data_p1[63]_i_1 
       (.I0(\bus_equal_gen.rdata_valid_t_reg ),
        .I1(Mem2Stream_Batch9_U0_m_axi_in_V_RREADY),
        .I2(Q),
        .I3(state),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_2 
       (.I0(\data_p2_reg_n_6_[63] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [63]),
        .O(\data_p1[63]_i_2_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__1 
       (.I0(\data_p2_reg_n_6_[6] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [6]),
        .O(\data_p1[6]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__1 
       (.I0(\data_p2_reg_n_6_[7] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [7]),
        .O(\data_p1[7]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__1 
       (.I0(\data_p2_reg_n_6_[8] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [8]),
        .O(\data_p1[8]_i_1__1_n_6 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__1 
       (.I0(\data_p2_reg_n_6_[9] ),
        .I1(Q),
        .I2(state),
        .I3(\bus_equal_gen.data_buf_reg[63] [9]),
        .O(\data_p1[9]_i_1__1_n_6 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [32]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [33]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [34]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [35]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [36]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [37]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [38]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [39]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [40]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [41]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [42]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [43]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [44]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [45]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [46]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [47]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [48]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [49]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [50]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [51]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [52]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [53]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [54]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [55]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [56]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [57]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [58]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [59]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [60]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [61]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [62]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2_n_6 ),
        .Q(\e_V_reg_170_reg[63] [63]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_6 ),
        .Q(\e_V_reg_170_reg[63] [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[63]_i_1 
       (.I0(\bus_equal_gen.rdata_valid_t_reg ),
        .I1(rdata_ack_t),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [0]),
        .Q(\data_p2_reg_n_6_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [10]),
        .Q(\data_p2_reg_n_6_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [11]),
        .Q(\data_p2_reg_n_6_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [12]),
        .Q(\data_p2_reg_n_6_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [13]),
        .Q(\data_p2_reg_n_6_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [14]),
        .Q(\data_p2_reg_n_6_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [15]),
        .Q(\data_p2_reg_n_6_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [16]),
        .Q(\data_p2_reg_n_6_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [17]),
        .Q(\data_p2_reg_n_6_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [18]),
        .Q(\data_p2_reg_n_6_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [19]),
        .Q(\data_p2_reg_n_6_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [1]),
        .Q(\data_p2_reg_n_6_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [20]),
        .Q(\data_p2_reg_n_6_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [21]),
        .Q(\data_p2_reg_n_6_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [22]),
        .Q(\data_p2_reg_n_6_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [23]),
        .Q(\data_p2_reg_n_6_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [24]),
        .Q(\data_p2_reg_n_6_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [25]),
        .Q(\data_p2_reg_n_6_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [26]),
        .Q(\data_p2_reg_n_6_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [27]),
        .Q(\data_p2_reg_n_6_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [28]),
        .Q(\data_p2_reg_n_6_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [29]),
        .Q(\data_p2_reg_n_6_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [2]),
        .Q(\data_p2_reg_n_6_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [30]),
        .Q(\data_p2_reg_n_6_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [31]),
        .Q(\data_p2_reg_n_6_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [32]),
        .Q(\data_p2_reg_n_6_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [33]),
        .Q(\data_p2_reg_n_6_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [34]),
        .Q(\data_p2_reg_n_6_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [35]),
        .Q(\data_p2_reg_n_6_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [36]),
        .Q(\data_p2_reg_n_6_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [37]),
        .Q(\data_p2_reg_n_6_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [38]),
        .Q(\data_p2_reg_n_6_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [39]),
        .Q(\data_p2_reg_n_6_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [3]),
        .Q(\data_p2_reg_n_6_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [40]),
        .Q(\data_p2_reg_n_6_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [41]),
        .Q(\data_p2_reg_n_6_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [42]),
        .Q(\data_p2_reg_n_6_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [43]),
        .Q(\data_p2_reg_n_6_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [44]),
        .Q(\data_p2_reg_n_6_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [45]),
        .Q(\data_p2_reg_n_6_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [46]),
        .Q(\data_p2_reg_n_6_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [47]),
        .Q(\data_p2_reg_n_6_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [48]),
        .Q(\data_p2_reg_n_6_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [49]),
        .Q(\data_p2_reg_n_6_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [4]),
        .Q(\data_p2_reg_n_6_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [50]),
        .Q(\data_p2_reg_n_6_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [51]),
        .Q(\data_p2_reg_n_6_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [52]),
        .Q(\data_p2_reg_n_6_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [53]),
        .Q(\data_p2_reg_n_6_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [54]),
        .Q(\data_p2_reg_n_6_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [55]),
        .Q(\data_p2_reg_n_6_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [56]),
        .Q(\data_p2_reg_n_6_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [57]),
        .Q(\data_p2_reg_n_6_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [58]),
        .Q(\data_p2_reg_n_6_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [59]),
        .Q(\data_p2_reg_n_6_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [5]),
        .Q(\data_p2_reg_n_6_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [60]),
        .Q(\data_p2_reg_n_6_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [61]),
        .Q(\data_p2_reg_n_6_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [62]),
        .Q(\data_p2_reg_n_6_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [63]),
        .Q(\data_p2_reg_n_6_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [6]),
        .Q(\data_p2_reg_n_6_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [7]),
        .Q(\data_p2_reg_n_6_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [8]),
        .Q(\data_p2_reg_n_6_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[63] [9]),
        .Q(\data_p2_reg_n_6_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'hA2FFFAAA)) 
    s_ready_t_i_1__1
       (.I0(rdata_ack_t),
        .I1(\bus_equal_gen.rdata_valid_t_reg ),
        .I2(Mem2Stream_Batch9_U0_m_axi_in_V_RREADY),
        .I3(Q),
        .I4(state),
        .O(s_ready_t_i_1__1_n_6));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_6),
        .Q(rdata_ack_t),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'hDDFFC000)) 
    \state[0]_i_1 
       (.I0(Mem2Stream_Batch9_U0_m_axi_in_V_RREADY),
        .I1(\bus_equal_gen.rdata_valid_t_reg ),
        .I2(rdata_ack_t),
        .I3(state),
        .I4(Q),
        .O(\state[0]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'hDDFD)) 
    \state[1]_i_1 
       (.I0(Q),
        .I1(Mem2Stream_Batch9_U0_m_axi_in_V_RREADY),
        .I2(state),
        .I3(\bus_equal_gen.rdata_valid_t_reg ),
        .O(\state[1]_i_1_n_6 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_6 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_6 ),
        .Q(state),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_throttl
   (\throttl_cnt_reg[7]_0 ,
    Q,
    AWREADY_Dummy,
    \could_multi_bursts.loop_cnt_reg[0] ,
    req_en__6,
    \could_multi_bursts.loop_cnt_reg[0]_0 ,
    D,
    throttl_cnt10_out__4,
    \could_multi_bursts.awlen_buf_reg[3] ,
    m_axi_hostmem_AWREADY,
    SR,
    E,
    ap_clk);
  output \throttl_cnt_reg[7]_0 ;
  output [0:0]Q;
  output AWREADY_Dummy;
  output \could_multi_bursts.loop_cnt_reg[0] ;
  output req_en__6;
  output \could_multi_bursts.loop_cnt_reg[0]_0 ;
  input [0:0]D;
  input throttl_cnt10_out__4;
  input [2:0]\could_multi_bursts.awlen_buf_reg[3] ;
  input m_axi_hostmem_AWREADY;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;

  wire AWREADY_Dummy;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire [2:0]\could_multi_bursts.awlen_buf_reg[3] ;
  wire \could_multi_bursts.loop_cnt_reg[0] ;
  wire \could_multi_bursts.loop_cnt_reg[0]_0 ;
  wire m_axi_hostmem_AWREADY;
  wire m_axi_hostmem_AWVALID_INST_0_i_2_n_6;
  wire m_axi_hostmem_AWVALID_INST_0_i_3_n_6;
  wire [7:1]p_0_in;
  wire req_en__6;
  wire throttl_cnt10_out__4;
  wire \throttl_cnt[7]_i_5_n_6 ;
  wire \throttl_cnt[7]_i_6_n_6 ;
  wire [7:1]throttl_cnt_reg;
  wire \throttl_cnt_reg[7]_0 ;

  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \could_multi_bursts.AWVALID_Dummy_i_2 
       (.I0(m_axi_hostmem_AWREADY),
        .I1(\could_multi_bursts.loop_cnt_reg[0] ),
        .I2(throttl_cnt_reg[7]),
        .I3(throttl_cnt_reg[6]),
        .I4(throttl_cnt_reg[1]),
        .I5(Q),
        .O(AWREADY_Dummy));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \could_multi_bursts.awaddr_buf[31]_i_5 
       (.I0(throttl_cnt_reg[7]),
        .I1(throttl_cnt_reg[6]),
        .I2(throttl_cnt_reg[1]),
        .I3(Q),
        .O(\could_multi_bursts.loop_cnt_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \could_multi_bursts.awaddr_buf[31]_i_6 
       (.I0(throttl_cnt_reg[3]),
        .I1(throttl_cnt_reg[2]),
        .I2(throttl_cnt_reg[5]),
        .I3(throttl_cnt_reg[4]),
        .O(\could_multi_bursts.loop_cnt_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    m_axi_hostmem_AWVALID_INST_0_i_1
       (.I0(m_axi_hostmem_AWVALID_INST_0_i_2_n_6),
        .I1(throttl_cnt_reg[6]),
        .I2(throttl_cnt_reg[7]),
        .I3(m_axi_hostmem_AWVALID_INST_0_i_3_n_6),
        .I4(throttl_cnt_reg[2]),
        .I5(throttl_cnt_reg[3]),
        .O(req_en__6));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'hE)) 
    m_axi_hostmem_AWVALID_INST_0_i_2
       (.I0(Q),
        .I1(throttl_cnt_reg[1]),
        .O(m_axi_hostmem_AWVALID_INST_0_i_2_n_6));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h1)) 
    m_axi_hostmem_AWVALID_INST_0_i_3
       (.I0(throttl_cnt_reg[4]),
        .I1(throttl_cnt_reg[5]),
        .O(m_axi_hostmem_AWVALID_INST_0_i_3_n_6));
  LUT4 #(
    .INIT(16'hF099)) 
    \throttl_cnt[1]_i_1 
       (.I0(throttl_cnt_reg[1]),
        .I1(Q),
        .I2(\could_multi_bursts.awlen_buf_reg[3] [0]),
        .I3(throttl_cnt10_out__4),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'hFF00A9A9)) 
    \throttl_cnt[2]_i_1 
       (.I0(throttl_cnt_reg[2]),
        .I1(Q),
        .I2(throttl_cnt_reg[1]),
        .I3(\could_multi_bursts.awlen_buf_reg[3] [1]),
        .I4(throttl_cnt10_out__4),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \throttl_cnt[3]_i_1 
       (.I0(throttl_cnt_reg[3]),
        .I1(throttl_cnt_reg[1]),
        .I2(Q),
        .I3(throttl_cnt_reg[2]),
        .I4(throttl_cnt10_out__4),
        .I5(\could_multi_bursts.awlen_buf_reg[3] [2]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h0000FFFE00000001)) 
    \throttl_cnt[4]_i_1 
       (.I0(throttl_cnt_reg[2]),
        .I1(Q),
        .I2(throttl_cnt_reg[1]),
        .I3(throttl_cnt_reg[3]),
        .I4(throttl_cnt10_out__4),
        .I5(throttl_cnt_reg[4]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h0E01)) 
    \throttl_cnt[5]_i_1 
       (.I0(\throttl_cnt[7]_i_5_n_6 ),
        .I1(throttl_cnt_reg[4]),
        .I2(throttl_cnt10_out__4),
        .I3(throttl_cnt_reg[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'h00FE0001)) 
    \throttl_cnt[6]_i_1 
       (.I0(throttl_cnt_reg[4]),
        .I1(\throttl_cnt[7]_i_5_n_6 ),
        .I2(throttl_cnt_reg[5]),
        .I3(throttl_cnt10_out__4),
        .I4(throttl_cnt_reg[6]),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h0000FFFE00000001)) 
    \throttl_cnt[7]_i_2 
       (.I0(throttl_cnt_reg[5]),
        .I1(\throttl_cnt[7]_i_5_n_6 ),
        .I2(throttl_cnt_reg[4]),
        .I3(throttl_cnt_reg[6]),
        .I4(throttl_cnt10_out__4),
        .I5(throttl_cnt_reg[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \throttl_cnt[7]_i_3 
       (.I0(throttl_cnt_reg[4]),
        .I1(throttl_cnt_reg[5]),
        .I2(\throttl_cnt[7]_i_6_n_6 ),
        .I3(throttl_cnt_reg[6]),
        .I4(throttl_cnt_reg[7]),
        .I5(throttl_cnt_reg[3]),
        .O(\throttl_cnt_reg[7]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \throttl_cnt[7]_i_5 
       (.I0(throttl_cnt_reg[2]),
        .I1(Q),
        .I2(throttl_cnt_reg[1]),
        .I3(throttl_cnt_reg[3]),
        .O(\throttl_cnt[7]_i_5_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \throttl_cnt[7]_i_6 
       (.I0(throttl_cnt_reg[1]),
        .I1(Q),
        .I2(throttl_cnt_reg[2]),
        .O(\throttl_cnt[7]_i_6_n_6 ));
  FDRE \throttl_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D),
        .Q(Q),
        .R(SR));
  FDRE \throttl_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[1]),
        .Q(throttl_cnt_reg[1]),
        .R(SR));
  FDRE \throttl_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(throttl_cnt_reg[2]),
        .R(SR));
  FDRE \throttl_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(throttl_cnt_reg[3]),
        .R(SR));
  FDRE \throttl_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(throttl_cnt_reg[4]),
        .R(SR));
  FDRE \throttl_cnt_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(throttl_cnt_reg[5]),
        .R(SR));
  FDRE \throttl_cnt_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[6]),
        .Q(throttl_cnt_reg[6]),
        .R(SR));
  FDRE \throttl_cnt_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[7]),
        .Q(throttl_cnt_reg[7]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_write
   (mem_reg,
    SR,
    s_ready_t_reg,
    m_axi_hostmem_BREADY,
    \pout_reg[2] ,
    hostmem_BVALID,
    m_axi_hostmem_WVALID,
    m_axi_hostmem_WLAST,
    E,
    throttl_cnt10_out__4,
    m_axi_hostmem_AWVALID,
    \throttl_cnt_reg[0] ,
    Q,
    m_axi_hostmem_AWADDR,
    \ap_CS_fsm_reg[2] ,
    m_axi_hostmem_WDATA,
    m_axi_hostmem_WSTRB,
    ap_clk,
    D,
    Stream2Mem_Batch_U0_m_axi_out_V_WVALID,
    data_vld_reg,
    ap_rst_n,
    AWREADY_Dummy,
    m_axi_hostmem_WREADY,
    \throttl_cnt_reg[4] ,
    req_en__6,
    \throttl_cnt_reg[0]_0 ,
    \throttl_cnt_reg[7] ,
    \throttl_cnt_reg[3] ,
    m_axi_hostmem_AWREADY,
    m_axi_hostmem_BVALID,
    pop0,
    Stream2Mem_Batch_U0_m_axi_out_V_AWVALID,
    \sum2_reg_157_reg[28] ,
    \ap_CS_fsm_reg[2]_0 ,
    \sum2_reg_157_reg[28]_0 ,
    \ap_CS_fsm_reg[1] ,
    full_n_reg,
    \ap_CS_fsm_reg[1]_0 );
  output mem_reg;
  output [0:0]SR;
  output s_ready_t_reg;
  output m_axi_hostmem_BREADY;
  output \pout_reg[2] ;
  output hostmem_BVALID;
  output m_axi_hostmem_WVALID;
  output m_axi_hostmem_WLAST;
  output [0:0]E;
  output throttl_cnt10_out__4;
  output m_axi_hostmem_AWVALID;
  output [0:0]\throttl_cnt_reg[0] ;
  output [3:0]Q;
  output [28:0]m_axi_hostmem_AWADDR;
  output \ap_CS_fsm_reg[2] ;
  output [63:0]m_axi_hostmem_WDATA;
  output [7:0]m_axi_hostmem_WSTRB;
  input ap_clk;
  input [63:0]D;
  input Stream2Mem_Batch_U0_m_axi_out_V_WVALID;
  input data_vld_reg;
  input ap_rst_n;
  input AWREADY_Dummy;
  input m_axi_hostmem_WREADY;
  input \throttl_cnt_reg[4] ;
  input req_en__6;
  input [0:0]\throttl_cnt_reg[0]_0 ;
  input \throttl_cnt_reg[7] ;
  input \throttl_cnt_reg[3] ;
  input m_axi_hostmem_AWREADY;
  input m_axi_hostmem_BVALID;
  input pop0;
  input Stream2Mem_Batch_U0_m_axi_out_V_AWVALID;
  input [28:0]\sum2_reg_157_reg[28] ;
  input [30:0]\ap_CS_fsm_reg[2]_0 ;
  input [28:0]\sum2_reg_157_reg[28]_0 ;
  input [0:0]\ap_CS_fsm_reg[1] ;
  input [0:0]full_n_reg;
  input [0:0]\ap_CS_fsm_reg[1]_0 ;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [63:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire Stream2Mem_Batch_U0_m_axi_out_V_AWVALID;
  wire Stream2Mem_Batch_U0_m_axi_out_V_WVALID;
  wire [31:8]align_len0;
  wire align_len0__0;
  wire \align_len0_inferred__1/i__carry__0_n_9 ;
  wire \align_len0_inferred__1/i__carry_n_6 ;
  wire \align_len0_inferred__1/i__carry_n_7 ;
  wire \align_len0_inferred__1/i__carry_n_8 ;
  wire \align_len0_inferred__1/i__carry_n_9 ;
  wire \align_len_reg_n_6_[12] ;
  wire \align_len_reg_n_6_[13] ;
  wire \align_len_reg_n_6_[31] ;
  wire \align_len_reg_n_6_[8] ;
  wire \align_len_reg_n_6_[9] ;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2] ;
  wire [30:0]\ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:3]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [8:3]beat_len_buf;
  wire buff_wdata_n_17;
  wire buff_wdata_n_18;
  wire buff_wdata_n_19;
  wire buff_wdata_n_20;
  wire buff_wdata_n_21;
  wire buff_wdata_n_22;
  wire buff_wdata_n_23;
  wire buff_wdata_n_24;
  wire buff_wdata_n_33;
  wire buff_wdata_n_34;
  wire buff_wdata_n_35;
  wire buff_wdata_n_36;
  wire buff_wdata_n_37;
  wire buff_wdata_n_38;
  wire buff_wdata_n_39;
  wire buff_wdata_n_40;
  wire buff_wdata_n_41;
  wire buff_wdata_n_42;
  wire buff_wdata_n_43;
  wire buff_wdata_n_44;
  wire buff_wdata_n_45;
  wire buff_wdata_n_46;
  wire buff_wdata_n_47;
  wire buff_wdata_n_48;
  wire buff_wdata_n_49;
  wire buff_wdata_n_50;
  wire buff_wdata_n_51;
  wire buff_wdata_n_52;
  wire buff_wdata_n_53;
  wire buff_wdata_n_54;
  wire buff_wdata_n_55;
  wire buff_wdata_n_56;
  wire buff_wdata_n_57;
  wire buff_wdata_n_58;
  wire buff_wdata_n_59;
  wire buff_wdata_n_60;
  wire buff_wdata_n_61;
  wire buff_wdata_n_62;
  wire buff_wdata_n_63;
  wire buff_wdata_n_64;
  wire buff_wdata_n_65;
  wire buff_wdata_n_66;
  wire buff_wdata_n_67;
  wire buff_wdata_n_68;
  wire buff_wdata_n_69;
  wire buff_wdata_n_70;
  wire buff_wdata_n_71;
  wire buff_wdata_n_72;
  wire buff_wdata_n_73;
  wire buff_wdata_n_74;
  wire buff_wdata_n_75;
  wire buff_wdata_n_76;
  wire buff_wdata_n_77;
  wire buff_wdata_n_78;
  wire buff_wdata_n_79;
  wire buff_wdata_n_80;
  wire buff_wdata_n_81;
  wire buff_wdata_n_82;
  wire buff_wdata_n_83;
  wire buff_wdata_n_84;
  wire buff_wdata_n_85;
  wire buff_wdata_n_86;
  wire buff_wdata_n_87;
  wire buff_wdata_n_88;
  wire buff_wdata_n_89;
  wire buff_wdata_n_9;
  wire buff_wdata_n_90;
  wire buff_wdata_n_91;
  wire buff_wdata_n_92;
  wire buff_wdata_n_93;
  wire buff_wdata_n_94;
  wire buff_wdata_n_95;
  wire buff_wdata_n_96;
  wire burst_valid;
  wire \bus_equal_gen.fifo_burst_n_14 ;
  wire \bus_equal_gen.fifo_burst_n_15 ;
  wire \bus_equal_gen.len_cnt[7]_i_3_n_6 ;
  wire [7:0]\bus_equal_gen.len_cnt_reg__0 ;
  wire \could_multi_bursts.awaddr_buf[31]_i_8_n_6 ;
  wire \could_multi_bursts.awaddr_buf[5]_i_3_n_6 ;
  wire \could_multi_bursts.awaddr_buf[5]_i_4_n_6 ;
  wire \could_multi_bursts.awaddr_buf[5]_i_5_n_6 ;
  wire \could_multi_bursts.awaddr_buf[9]_i_3_n_6 ;
  wire \could_multi_bursts.awaddr_buf[9]_i_4_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[13]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[13]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[13]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[13]_i_2_n_9 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_9 ;
  wire \could_multi_bursts.awaddr_buf_reg[21]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[21]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[21]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[21]_i_2_n_9 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_9 ;
  wire \could_multi_bursts.awaddr_buf_reg[29]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[29]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[29]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[29]_i_2_n_9 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_9 ;
  wire \could_multi_bursts.awaddr_buf_reg[5]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[5]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[5]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[5]_i_2_n_9 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_9 ;
  wire \could_multi_bursts.last_loop__8 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_6 ;
  wire [4:0]\could_multi_bursts.loop_cnt_reg__0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_6 ;
  wire [31:3]data1;
  wire data_valid;
  wire data_vld_reg;
  wire [31:3]end_addr;
  wire \end_addr_buf_reg_n_6_[10] ;
  wire \end_addr_buf_reg_n_6_[11] ;
  wire \end_addr_buf_reg_n_6_[3] ;
  wire \end_addr_buf_reg_n_6_[4] ;
  wire \end_addr_buf_reg_n_6_[5] ;
  wire \end_addr_buf_reg_n_6_[6] ;
  wire \end_addr_buf_reg_n_6_[7] ;
  wire \end_addr_buf_reg_n_6_[8] ;
  wire \end_addr_buf_reg_n_6_[9] ;
  wire end_addr_carry__0_i_1_n_6;
  wire end_addr_carry__0_i_2_n_6;
  wire end_addr_carry__0_i_3_n_6;
  wire end_addr_carry__0_i_4_n_6;
  wire end_addr_carry__0_n_6;
  wire end_addr_carry__0_n_7;
  wire end_addr_carry__0_n_8;
  wire end_addr_carry__0_n_9;
  wire end_addr_carry__1_i_1_n_6;
  wire end_addr_carry__1_i_2_n_6;
  wire end_addr_carry__1_i_3_n_6;
  wire end_addr_carry__1_i_4_n_6;
  wire end_addr_carry__1_n_6;
  wire end_addr_carry__1_n_7;
  wire end_addr_carry__1_n_8;
  wire end_addr_carry__1_n_9;
  wire end_addr_carry__2_i_1_n_6;
  wire end_addr_carry__2_i_2_n_6;
  wire end_addr_carry__2_i_3_n_6;
  wire end_addr_carry__2_i_4_n_6;
  wire end_addr_carry__2_n_6;
  wire end_addr_carry__2_n_7;
  wire end_addr_carry__2_n_8;
  wire end_addr_carry__2_n_9;
  wire end_addr_carry__3_i_1_n_6;
  wire end_addr_carry__3_i_2_n_6;
  wire end_addr_carry__3_i_3_n_6;
  wire end_addr_carry__3_i_4_n_6;
  wire end_addr_carry__3_n_6;
  wire end_addr_carry__3_n_7;
  wire end_addr_carry__3_n_8;
  wire end_addr_carry__3_n_9;
  wire end_addr_carry__4_i_1_n_6;
  wire end_addr_carry__4_i_2_n_6;
  wire end_addr_carry__4_i_3_n_6;
  wire end_addr_carry__4_i_4_n_6;
  wire end_addr_carry__4_n_6;
  wire end_addr_carry__4_n_7;
  wire end_addr_carry__4_n_8;
  wire end_addr_carry__4_n_9;
  wire end_addr_carry__5_i_1_n_6;
  wire end_addr_carry__5_i_2_n_6;
  wire end_addr_carry__5_i_3_n_6;
  wire end_addr_carry__5_i_4_n_6;
  wire end_addr_carry__5_n_6;
  wire end_addr_carry__5_n_7;
  wire end_addr_carry__5_n_8;
  wire end_addr_carry__5_n_9;
  wire end_addr_carry__6_i_1_n_6;
  wire end_addr_carry_i_1_n_6;
  wire end_addr_carry_i_2_n_6;
  wire end_addr_carry_i_3_n_6;
  wire end_addr_carry_i_4_n_6;
  wire end_addr_carry_n_6;
  wire end_addr_carry_n_7;
  wire end_addr_carry_n_8;
  wire end_addr_carry_n_9;
  wire fifo_burst_ready;
  wire fifo_resp_n_13;
  wire fifo_resp_n_14;
  wire fifo_resp_n_15;
  wire fifo_resp_n_16;
  wire fifo_resp_n_17;
  wire fifo_resp_n_18;
  wire fifo_resp_n_6;
  wire [42:38]fifo_wreq_data;
  wire fifo_wreq_n_10;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_70;
  wire fifo_wreq_n_71;
  wire fifo_wreq_n_72;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_n_6;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_6;
  wire first_sect_carry__0_i_2_n_6;
  wire first_sect_carry__0_i_3_n_6;
  wire first_sect_carry__0_n_8;
  wire first_sect_carry__0_n_9;
  wire first_sect_carry_i_1_n_6;
  wire first_sect_carry_i_2_n_6;
  wire first_sect_carry_i_3_n_6;
  wire first_sect_carry_i_4_n_6;
  wire first_sect_carry_n_6;
  wire first_sect_carry_n_7;
  wire first_sect_carry_n_8;
  wire first_sect_carry_n_9;
  wire [0:0]full_n_reg;
  wire hostmem_BVALID;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_buf0;
  wire last_sect_carry__0_n_8;
  wire last_sect_carry__0_n_9;
  wire last_sect_carry_n_6;
  wire last_sect_carry_n_7;
  wire last_sect_carry_n_8;
  wire last_sect_carry_n_9;
  wire [28:0]m_axi_hostmem_AWADDR;
  wire m_axi_hostmem_AWREADY;
  wire m_axi_hostmem_AWVALID;
  wire m_axi_hostmem_BREADY;
  wire m_axi_hostmem_BVALID;
  wire [63:0]m_axi_hostmem_WDATA;
  wire m_axi_hostmem_WLAST;
  wire m_axi_hostmem_WREADY;
  wire [7:0]m_axi_hostmem_WSTRB;
  wire m_axi_hostmem_WVALID;
  wire mem_reg;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire [19:0]p_0_in;
  wire [19:0]p_0_in0_in;
  wire [4:0]p_0_in__0;
  wire [7:0]p_0_in__1;
  wire p_0_out_carry__0_n_11;
  wire p_0_out_carry__0_n_12;
  wire p_0_out_carry__0_n_13;
  wire p_0_out_carry__0_n_8;
  wire p_0_out_carry__0_n_9;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_11;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_13;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire p_28_in;
  wire p_32_in;
  wire pop0;
  wire pop0_0;
  wire \pout_reg[2] ;
  wire push;
  wire req_en__6;
  wire rs2f_wreq_ack;
  wire [42:0]rs2f_wreq_data;
  wire rs2f_wreq_valid;
  wire s_ready_t_reg;
  wire [31:3]sect_addr;
  wire \sect_addr_buf_reg_n_6_[10] ;
  wire \sect_addr_buf_reg_n_6_[11] ;
  wire \sect_addr_buf_reg_n_6_[12] ;
  wire \sect_addr_buf_reg_n_6_[13] ;
  wire \sect_addr_buf_reg_n_6_[14] ;
  wire \sect_addr_buf_reg_n_6_[15] ;
  wire \sect_addr_buf_reg_n_6_[16] ;
  wire \sect_addr_buf_reg_n_6_[17] ;
  wire \sect_addr_buf_reg_n_6_[18] ;
  wire \sect_addr_buf_reg_n_6_[19] ;
  wire \sect_addr_buf_reg_n_6_[20] ;
  wire \sect_addr_buf_reg_n_6_[21] ;
  wire \sect_addr_buf_reg_n_6_[22] ;
  wire \sect_addr_buf_reg_n_6_[23] ;
  wire \sect_addr_buf_reg_n_6_[24] ;
  wire \sect_addr_buf_reg_n_6_[25] ;
  wire \sect_addr_buf_reg_n_6_[26] ;
  wire \sect_addr_buf_reg_n_6_[27] ;
  wire \sect_addr_buf_reg_n_6_[28] ;
  wire \sect_addr_buf_reg_n_6_[29] ;
  wire \sect_addr_buf_reg_n_6_[30] ;
  wire \sect_addr_buf_reg_n_6_[31] ;
  wire \sect_addr_buf_reg_n_6_[3] ;
  wire \sect_addr_buf_reg_n_6_[4] ;
  wire \sect_addr_buf_reg_n_6_[5] ;
  wire \sect_addr_buf_reg_n_6_[6] ;
  wire \sect_addr_buf_reg_n_6_[7] ;
  wire \sect_addr_buf_reg_n_6_[8] ;
  wire \sect_addr_buf_reg_n_6_[9] ;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__0_n_8;
  wire sect_cnt0_carry__0_n_9;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry__1_n_8;
  wire sect_cnt0_carry__1_n_9;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__2_n_7;
  wire sect_cnt0_carry__2_n_8;
  wire sect_cnt0_carry__2_n_9;
  wire sect_cnt0_carry__3_n_8;
  wire sect_cnt0_carry__3_n_9;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire sect_cnt0_carry_n_8;
  wire sect_cnt0_carry_n_9;
  wire \sect_cnt_reg_n_6_[0] ;
  wire \sect_cnt_reg_n_6_[10] ;
  wire \sect_cnt_reg_n_6_[11] ;
  wire \sect_cnt_reg_n_6_[12] ;
  wire \sect_cnt_reg_n_6_[13] ;
  wire \sect_cnt_reg_n_6_[14] ;
  wire \sect_cnt_reg_n_6_[15] ;
  wire \sect_cnt_reg_n_6_[16] ;
  wire \sect_cnt_reg_n_6_[17] ;
  wire \sect_cnt_reg_n_6_[18] ;
  wire \sect_cnt_reg_n_6_[19] ;
  wire \sect_cnt_reg_n_6_[1] ;
  wire \sect_cnt_reg_n_6_[2] ;
  wire \sect_cnt_reg_n_6_[3] ;
  wire \sect_cnt_reg_n_6_[4] ;
  wire \sect_cnt_reg_n_6_[5] ;
  wire \sect_cnt_reg_n_6_[6] ;
  wire \sect_cnt_reg_n_6_[7] ;
  wire \sect_cnt_reg_n_6_[8] ;
  wire \sect_cnt_reg_n_6_[9] ;
  wire \sect_len_buf[0]_i_1_n_6 ;
  wire \sect_len_buf[1]_i_1_n_6 ;
  wire \sect_len_buf[2]_i_1_n_6 ;
  wire \sect_len_buf[3]_i_1_n_6 ;
  wire \sect_len_buf[4]_i_1_n_6 ;
  wire \sect_len_buf[5]_i_1_n_6 ;
  wire \sect_len_buf[6]_i_1_n_6 ;
  wire \sect_len_buf[7]_i_1_n_6 ;
  wire \sect_len_buf[8]_i_2_n_6 ;
  wire \sect_len_buf_reg_n_6_[0] ;
  wire \sect_len_buf_reg_n_6_[1] ;
  wire \sect_len_buf_reg_n_6_[2] ;
  wire \sect_len_buf_reg_n_6_[3] ;
  wire \sect_len_buf_reg_n_6_[4] ;
  wire \sect_len_buf_reg_n_6_[5] ;
  wire \sect_len_buf_reg_n_6_[6] ;
  wire \sect_len_buf_reg_n_6_[7] ;
  wire \sect_len_buf_reg_n_6_[8] ;
  wire \start_addr_buf_reg_n_6_[10] ;
  wire \start_addr_buf_reg_n_6_[11] ;
  wire \start_addr_buf_reg_n_6_[3] ;
  wire \start_addr_buf_reg_n_6_[4] ;
  wire \start_addr_buf_reg_n_6_[5] ;
  wire \start_addr_buf_reg_n_6_[6] ;
  wire \start_addr_buf_reg_n_6_[7] ;
  wire \start_addr_buf_reg_n_6_[8] ;
  wire \start_addr_buf_reg_n_6_[9] ;
  wire \start_addr_reg_n_6_[10] ;
  wire \start_addr_reg_n_6_[11] ;
  wire \start_addr_reg_n_6_[12] ;
  wire \start_addr_reg_n_6_[13] ;
  wire \start_addr_reg_n_6_[14] ;
  wire \start_addr_reg_n_6_[15] ;
  wire \start_addr_reg_n_6_[16] ;
  wire \start_addr_reg_n_6_[17] ;
  wire \start_addr_reg_n_6_[18] ;
  wire \start_addr_reg_n_6_[19] ;
  wire \start_addr_reg_n_6_[20] ;
  wire \start_addr_reg_n_6_[21] ;
  wire \start_addr_reg_n_6_[22] ;
  wire \start_addr_reg_n_6_[23] ;
  wire \start_addr_reg_n_6_[24] ;
  wire \start_addr_reg_n_6_[25] ;
  wire \start_addr_reg_n_6_[26] ;
  wire \start_addr_reg_n_6_[27] ;
  wire \start_addr_reg_n_6_[28] ;
  wire \start_addr_reg_n_6_[29] ;
  wire \start_addr_reg_n_6_[30] ;
  wire \start_addr_reg_n_6_[31] ;
  wire \start_addr_reg_n_6_[3] ;
  wire \start_addr_reg_n_6_[4] ;
  wire \start_addr_reg_n_6_[5] ;
  wire \start_addr_reg_n_6_[6] ;
  wire \start_addr_reg_n_6_[7] ;
  wire \start_addr_reg_n_6_[8] ;
  wire \start_addr_reg_n_6_[9] ;
  wire [28:0]\sum2_reg_157_reg[28] ;
  wire [28:0]\sum2_reg_157_reg[28]_0 ;
  wire throttl_cnt10_out__4;
  wire [0:0]\throttl_cnt_reg[0] ;
  wire [0:0]\throttl_cnt_reg[0]_0 ;
  wire \throttl_cnt_reg[3] ;
  wire \throttl_cnt_reg[4] ;
  wire \throttl_cnt_reg[7] ;
  wire [7:0]tmp_strb;
  wire usedw19_out;
  wire [5:0]usedw_reg;
  wire wreq_handling_reg_n_6;
  wire [0:0]\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:1]\NLW_align_len0_inferred__1/i__carry__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_align_len0_inferred__1/i__carry__0_O_UNCONNECTED ;
  wire [3:1]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[5]_i_2_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:0]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\align_len0_inferred__1/i__carry_n_6 ,\align_len0_inferred__1/i__carry_n_7 ,\align_len0_inferred__1/i__carry_n_8 ,\align_len0_inferred__1/i__carry_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,fifo_wreq_data[38],1'b0,1'b0}),
        .O({align_len0[12],align_len0[9:8],\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [0]}),
        .S({1'b1,fifo_wreq_n_63,1'b1,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__0 
       (.CI(\align_len0_inferred__1/i__carry_n_6 ),
        .CO({\NLW_align_len0_inferred__1/i__carry__0_CO_UNCONNECTED [3:1],\align_len0_inferred__1/i__carry__0_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,fifo_wreq_data[42]}),
        .O({\NLW_align_len0_inferred__1/i__carry__0_O_UNCONNECTED [3:2],align_len0[31],align_len0[13]}),
        .S({1'b0,1'b0,1'b1,fifo_wreq_n_62}));
  FDRE \align_len_reg[12] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(align_len0[12]),
        .Q(\align_len_reg_n_6_[12] ),
        .R(fifo_wreq_n_72));
  FDRE \align_len_reg[13] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(align_len0[13]),
        .Q(\align_len_reg_n_6_[13] ),
        .R(fifo_wreq_n_72));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(align_len0[31]),
        .Q(\align_len_reg_n_6_[31] ),
        .R(fifo_wreq_n_72));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(align_len0[8]),
        .Q(\align_len_reg_n_6_[8] ),
        .R(fifo_wreq_n_72));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(align_len0[9]),
        .Q(\align_len_reg_n_6_[9] ),
        .R(fifo_wreq_n_72));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_6_[8] ),
        .Q(beat_len_buf[3]),
        .R(SR));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_6_[9] ),
        .Q(beat_len_buf[6]),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_6_[12] ),
        .Q(beat_len_buf[8]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_buffer buff_wdata
       (.D(D),
        .DI({usedw_reg[3:1],usedw19_out}),
        .Q(\bus_equal_gen.len_cnt_reg__0 [7:6]),
        .S({buff_wdata_n_18,buff_wdata_n_19,buff_wdata_n_20,buff_wdata_n_21}),
        .SR(SR),
        .Stream2Mem_Batch_U0_m_axi_out_V_WVALID(Stream2Mem_Batch_U0_m_axi_out_V_WVALID),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WVALID_Dummy_reg (buff_wdata_n_17),
        .\bus_equal_gen.WVALID_Dummy_reg_0 (m_axi_hostmem_WVALID),
        .\bus_equal_gen.strb_buf_reg[7] ({tmp_strb,buff_wdata_n_33,buff_wdata_n_34,buff_wdata_n_35,buff_wdata_n_36,buff_wdata_n_37,buff_wdata_n_38,buff_wdata_n_39,buff_wdata_n_40,buff_wdata_n_41,buff_wdata_n_42,buff_wdata_n_43,buff_wdata_n_44,buff_wdata_n_45,buff_wdata_n_46,buff_wdata_n_47,buff_wdata_n_48,buff_wdata_n_49,buff_wdata_n_50,buff_wdata_n_51,buff_wdata_n_52,buff_wdata_n_53,buff_wdata_n_54,buff_wdata_n_55,buff_wdata_n_56,buff_wdata_n_57,buff_wdata_n_58,buff_wdata_n_59,buff_wdata_n_60,buff_wdata_n_61,buff_wdata_n_62,buff_wdata_n_63,buff_wdata_n_64,buff_wdata_n_65,buff_wdata_n_66,buff_wdata_n_67,buff_wdata_n_68,buff_wdata_n_69,buff_wdata_n_70,buff_wdata_n_71,buff_wdata_n_72,buff_wdata_n_73,buff_wdata_n_74,buff_wdata_n_75,buff_wdata_n_76,buff_wdata_n_77,buff_wdata_n_78,buff_wdata_n_79,buff_wdata_n_80,buff_wdata_n_81,buff_wdata_n_82,buff_wdata_n_83,buff_wdata_n_84,buff_wdata_n_85,buff_wdata_n_86,buff_wdata_n_87,buff_wdata_n_88,buff_wdata_n_89,buff_wdata_n_90,buff_wdata_n_91,buff_wdata_n_92,buff_wdata_n_93,buff_wdata_n_94,buff_wdata_n_95,buff_wdata_n_96}),
        .data_valid(data_valid),
        .full_n_reg_0(full_n_reg),
        .m_axi_hostmem_WREADY(m_axi_hostmem_WREADY),
        .mem_reg_0(mem_reg),
        .\q_reg[0] (buff_wdata_n_9),
        .\usedw_reg[5]_0 ({p_0_out_carry__0_n_11,p_0_out_carry__0_n_12,p_0_out_carry__0_n_13,p_0_out_carry_n_10,p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13}),
        .\usedw_reg[7]_0 ({usedw_reg[5:4],usedw_reg[0]}),
        .\usedw_reg[7]_1 ({buff_wdata_n_22,buff_wdata_n_23,buff_wdata_n_24}));
  FDRE \bus_equal_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_14 ),
        .Q(m_axi_hostmem_WLAST),
        .R(SR));
  FDRE \bus_equal_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_17),
        .Q(m_axi_hostmem_WVALID),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_96),
        .Q(m_axi_hostmem_WDATA[0]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_86),
        .Q(m_axi_hostmem_WDATA[10]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_85),
        .Q(m_axi_hostmem_WDATA[11]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_84),
        .Q(m_axi_hostmem_WDATA[12]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_83),
        .Q(m_axi_hostmem_WDATA[13]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_82),
        .Q(m_axi_hostmem_WDATA[14]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_81),
        .Q(m_axi_hostmem_WDATA[15]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_80),
        .Q(m_axi_hostmem_WDATA[16]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_79),
        .Q(m_axi_hostmem_WDATA[17]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_78),
        .Q(m_axi_hostmem_WDATA[18]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_77),
        .Q(m_axi_hostmem_WDATA[19]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_95),
        .Q(m_axi_hostmem_WDATA[1]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_76),
        .Q(m_axi_hostmem_WDATA[20]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_75),
        .Q(m_axi_hostmem_WDATA[21]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_74),
        .Q(m_axi_hostmem_WDATA[22]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_73),
        .Q(m_axi_hostmem_WDATA[23]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_72),
        .Q(m_axi_hostmem_WDATA[24]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_71),
        .Q(m_axi_hostmem_WDATA[25]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_70),
        .Q(m_axi_hostmem_WDATA[26]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_69),
        .Q(m_axi_hostmem_WDATA[27]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_68),
        .Q(m_axi_hostmem_WDATA[28]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_67),
        .Q(m_axi_hostmem_WDATA[29]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_94),
        .Q(m_axi_hostmem_WDATA[2]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_66),
        .Q(m_axi_hostmem_WDATA[30]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_65),
        .Q(m_axi_hostmem_WDATA[31]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_64),
        .Q(m_axi_hostmem_WDATA[32]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_63),
        .Q(m_axi_hostmem_WDATA[33]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_62),
        .Q(m_axi_hostmem_WDATA[34]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_61),
        .Q(m_axi_hostmem_WDATA[35]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_60),
        .Q(m_axi_hostmem_WDATA[36]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_59),
        .Q(m_axi_hostmem_WDATA[37]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_58),
        .Q(m_axi_hostmem_WDATA[38]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_57),
        .Q(m_axi_hostmem_WDATA[39]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_93),
        .Q(m_axi_hostmem_WDATA[3]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_56),
        .Q(m_axi_hostmem_WDATA[40]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_55),
        .Q(m_axi_hostmem_WDATA[41]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_54),
        .Q(m_axi_hostmem_WDATA[42]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_53),
        .Q(m_axi_hostmem_WDATA[43]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_52),
        .Q(m_axi_hostmem_WDATA[44]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_51),
        .Q(m_axi_hostmem_WDATA[45]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_50),
        .Q(m_axi_hostmem_WDATA[46]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_49),
        .Q(m_axi_hostmem_WDATA[47]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_48),
        .Q(m_axi_hostmem_WDATA[48]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_47),
        .Q(m_axi_hostmem_WDATA[49]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_92),
        .Q(m_axi_hostmem_WDATA[4]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_46),
        .Q(m_axi_hostmem_WDATA[50]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_45),
        .Q(m_axi_hostmem_WDATA[51]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_44),
        .Q(m_axi_hostmem_WDATA[52]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_43),
        .Q(m_axi_hostmem_WDATA[53]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_42),
        .Q(m_axi_hostmem_WDATA[54]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_41),
        .Q(m_axi_hostmem_WDATA[55]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_40),
        .Q(m_axi_hostmem_WDATA[56]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_39),
        .Q(m_axi_hostmem_WDATA[57]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_38),
        .Q(m_axi_hostmem_WDATA[58]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_37),
        .Q(m_axi_hostmem_WDATA[59]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_91),
        .Q(m_axi_hostmem_WDATA[5]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_36),
        .Q(m_axi_hostmem_WDATA[60]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_35),
        .Q(m_axi_hostmem_WDATA[61]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_34),
        .Q(m_axi_hostmem_WDATA[62]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_33),
        .Q(m_axi_hostmem_WDATA[63]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_90),
        .Q(m_axi_hostmem_WDATA[6]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_89),
        .Q(m_axi_hostmem_WDATA[7]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_88),
        .Q(m_axi_hostmem_WDATA[8]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(buff_wdata_n_87),
        .Q(m_axi_hostmem_WDATA[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_fifo \bus_equal_gen.fifo_burst 
       (.E(p_32_in),
        .Q(\bus_equal_gen.len_cnt_reg__0 [5:0]),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WLAST_Dummy_reg (\bus_equal_gen.fifo_burst_n_14 ),
        .\bus_equal_gen.WVALID_Dummy_reg (m_axi_hostmem_WVALID),
        .\bus_equal_gen.len_cnt_reg[7] (\bus_equal_gen.fifo_burst_n_15 ),
        .\bus_equal_gen.len_cnt_reg[7]_0 (buff_wdata_n_9),
        .\could_multi_bursts.last_loop__8 (\could_multi_bursts.last_loop__8 ),
        .\could_multi_bursts.loop_cnt_reg[4] (\could_multi_bursts.loop_cnt_reg__0 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .data_valid(data_valid),
        .fifo_burst_ready(fifo_burst_ready),
        .in(awlen_tmp),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .m_axi_hostmem_WLAST(m_axi_hostmem_WLAST),
        .m_axi_hostmem_WREADY(m_axi_hostmem_WREADY),
        .\sect_len_buf_reg[8] ({\sect_len_buf_reg_n_6_[8] ,\sect_len_buf_reg_n_6_[7] ,\sect_len_buf_reg_n_6_[6] ,\sect_len_buf_reg_n_6_[5] ,\sect_len_buf_reg_n_6_[4] ,\sect_len_buf_reg_n_6_[3] ,\sect_len_buf_reg_n_6_[2] ,\sect_len_buf_reg_n_6_[1] ,\sect_len_buf_reg_n_6_[0] }));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_equal_gen.len_cnt[0]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[1]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_equal_gen.len_cnt[2]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bus_equal_gen.len_cnt[3]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bus_equal_gen.len_cnt[4]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [3]),
        .I4(\bus_equal_gen.len_cnt_reg__0 [4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \bus_equal_gen.len_cnt[5]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [3]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I4(\bus_equal_gen.len_cnt_reg__0 [4]),
        .I5(\bus_equal_gen.len_cnt_reg__0 [5]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[6]_i_1 
       (.I0(\bus_equal_gen.len_cnt[7]_i_3_n_6 ),
        .I1(\bus_equal_gen.len_cnt_reg__0 [6]),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_equal_gen.len_cnt[7]_i_2 
       (.I0(\bus_equal_gen.len_cnt[7]_i_3_n_6 ),
        .I1(\bus_equal_gen.len_cnt_reg__0 [6]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [7]),
        .O(p_0_in__1[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_equal_gen.len_cnt[7]_i_3 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [5]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [3]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I4(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I5(\bus_equal_gen.len_cnt_reg__0 [4]),
        .O(\bus_equal_gen.len_cnt[7]_i_3_n_6 ));
  FDRE \bus_equal_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(p_0_in__1[0]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [0]),
        .R(\bus_equal_gen.fifo_burst_n_15 ));
  FDRE \bus_equal_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(p_0_in__1[1]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [1]),
        .R(\bus_equal_gen.fifo_burst_n_15 ));
  FDRE \bus_equal_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(p_0_in__1[2]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [2]),
        .R(\bus_equal_gen.fifo_burst_n_15 ));
  FDRE \bus_equal_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(p_0_in__1[3]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [3]),
        .R(\bus_equal_gen.fifo_burst_n_15 ));
  FDRE \bus_equal_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(p_0_in__1[4]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [4]),
        .R(\bus_equal_gen.fifo_burst_n_15 ));
  FDRE \bus_equal_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(p_0_in__1[5]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [5]),
        .R(\bus_equal_gen.fifo_burst_n_15 ));
  FDRE \bus_equal_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(p_0_in__1[6]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [6]),
        .R(\bus_equal_gen.fifo_burst_n_15 ));
  FDRE \bus_equal_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(p_0_in__1[7]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [7]),
        .R(\bus_equal_gen.fifo_burst_n_15 ));
  FDRE \bus_equal_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(tmp_strb[0]),
        .Q(m_axi_hostmem_WSTRB[0]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(tmp_strb[1]),
        .Q(m_axi_hostmem_WSTRB[1]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(tmp_strb[2]),
        .Q(m_axi_hostmem_WSTRB[2]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(tmp_strb[3]),
        .Q(m_axi_hostmem_WSTRB[3]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(tmp_strb[4]),
        .Q(m_axi_hostmem_WSTRB[4]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(tmp_strb[5]),
        .Q(m_axi_hostmem_WSTRB[5]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(tmp_strb[6]),
        .Q(m_axi_hostmem_WSTRB[6]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(tmp_strb[7]),
        .Q(m_axi_hostmem_WSTRB[7]),
        .R(SR));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_6),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I2(data1[10]),
        .I3(\could_multi_bursts.awaddr_buf[31]_i_8_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[10] ),
        .O(awaddr_tmp[10]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I2(data1[11]),
        .I3(\could_multi_bursts.awaddr_buf[31]_i_8_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[11] ),
        .O(awaddr_tmp[11]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I2(data1[12]),
        .I3(\could_multi_bursts.awaddr_buf[31]_i_8_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[12] ),
        .O(awaddr_tmp[12]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I2(data1[13]),
        .I3(\could_multi_bursts.awaddr_buf[31]_i_8_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[13] ),
        .O(awaddr_tmp[13]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I2(data1[14]),
        .I3(\could_multi_bursts.awaddr_buf[31]_i_8_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[14] ),
        .O(awaddr_tmp[14]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I2(data1[15]),
        .I3(\could_multi_bursts.awaddr_buf[31]_i_8_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[15] ),
        .O(awaddr_tmp[15]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I2(data1[16]),
        .I3(\could_multi_bursts.awaddr_buf[31]_i_8_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[16] ),
        .O(awaddr_tmp[16]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I2(data1[17]),
        .I3(\could_multi_bursts.awaddr_buf[31]_i_8_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[17] ),
        .O(awaddr_tmp[17]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I2(data1[18]),
        .I3(\could_multi_bursts.awaddr_buf[31]_i_8_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[18] ),
        .O(awaddr_tmp[18]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I2(data1[19]),
        .I3(\could_multi_bursts.awaddr_buf[31]_i_8_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[19] ),
        .O(awaddr_tmp[19]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I2(data1[20]),
        .I3(\could_multi_bursts.awaddr_buf[31]_i_8_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[20] ),
        .O(awaddr_tmp[20]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I2(data1[21]),
        .I3(\could_multi_bursts.awaddr_buf[31]_i_8_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[21] ),
        .O(awaddr_tmp[21]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I2(data1[22]),
        .I3(\could_multi_bursts.awaddr_buf[31]_i_8_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[22] ),
        .O(awaddr_tmp[22]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I2(data1[23]),
        .I3(\could_multi_bursts.awaddr_buf[31]_i_8_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[23] ),
        .O(awaddr_tmp[23]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I2(data1[24]),
        .I3(\could_multi_bursts.awaddr_buf[31]_i_8_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[24] ),
        .O(awaddr_tmp[24]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I2(data1[25]),
        .I3(\could_multi_bursts.awaddr_buf[31]_i_8_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[25] ),
        .O(awaddr_tmp[25]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I2(data1[26]),
        .I3(\could_multi_bursts.awaddr_buf[31]_i_8_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[26] ),
        .O(awaddr_tmp[26]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I2(data1[27]),
        .I3(\could_multi_bursts.awaddr_buf[31]_i_8_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[27] ),
        .O(awaddr_tmp[27]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I2(data1[28]),
        .I3(\could_multi_bursts.awaddr_buf[31]_i_8_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[28] ),
        .O(awaddr_tmp[28]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I2(data1[29]),
        .I3(\could_multi_bursts.awaddr_buf[31]_i_8_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[29] ),
        .O(awaddr_tmp[29]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I2(data1[30]),
        .I3(\could_multi_bursts.awaddr_buf[31]_i_8_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[30] ),
        .O(awaddr_tmp[30]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[31]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I2(data1[31]),
        .I3(\could_multi_bursts.awaddr_buf[31]_i_8_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[31] ),
        .O(awaddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.awaddr_buf[31]_i_8 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .O(\could_multi_bursts.awaddr_buf[31]_i_8_n_6 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I2(data1[3]),
        .I3(\could_multi_bursts.awaddr_buf[31]_i_8_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[3] ),
        .O(awaddr_tmp[3]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I2(data1[4]),
        .I3(\could_multi_bursts.awaddr_buf[31]_i_8_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[4] ),
        .O(awaddr_tmp[4]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I2(data1[5]),
        .I3(\could_multi_bursts.awaddr_buf[31]_i_8_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[5] ),
        .O(awaddr_tmp[5]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.awaddr_buf[5]_i_3 
       (.I0(m_axi_hostmem_AWADDR[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\could_multi_bursts.awaddr_buf[5]_i_3_n_6 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[5]_i_4 
       (.I0(m_axi_hostmem_AWADDR[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\could_multi_bursts.awaddr_buf[5]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[5]_i_5 
       (.I0(m_axi_hostmem_AWADDR[0]),
        .I1(Q[0]),
        .O(\could_multi_bursts.awaddr_buf[5]_i_5_n_6 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I2(data1[6]),
        .I3(\could_multi_bursts.awaddr_buf[31]_i_8_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[6] ),
        .O(awaddr_tmp[6]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I2(data1[7]),
        .I3(\could_multi_bursts.awaddr_buf[31]_i_8_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[7] ),
        .O(awaddr_tmp[7]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I2(data1[8]),
        .I3(\could_multi_bursts.awaddr_buf[31]_i_8_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[8] ),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I2(data1[9]),
        .I3(\could_multi_bursts.awaddr_buf[31]_i_8_n_6 ),
        .I4(\sect_addr_buf_reg_n_6_[9] ),
        .O(awaddr_tmp[9]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[9]_i_3 
       (.I0(m_axi_hostmem_AWADDR[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\could_multi_bursts.awaddr_buf[9]_i_3_n_6 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.awaddr_buf[9]_i_4 
       (.I0(m_axi_hostmem_AWADDR[3]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\could_multi_bursts.awaddr_buf[9]_i_4_n_6 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[10]),
        .Q(m_axi_hostmem_AWADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[11]),
        .Q(m_axi_hostmem_AWADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[12]),
        .Q(m_axi_hostmem_AWADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[13]),
        .Q(m_axi_hostmem_AWADDR[10]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[13]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_6 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[13]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[13]_i_2_n_7 ,\could_multi_bursts.awaddr_buf_reg[13]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[13]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_hostmem_AWADDR[8:7]}),
        .O(data1[13:10]),
        .S(m_axi_hostmem_AWADDR[10:7]));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[14]),
        .Q(m_axi_hostmem_AWADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[15]),
        .Q(m_axi_hostmem_AWADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[16]),
        .Q(m_axi_hostmem_AWADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[17]),
        .Q(m_axi_hostmem_AWADDR[14]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[17]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[13]_i_2_n_6 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_7 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[17:14]),
        .S(m_axi_hostmem_AWADDR[14:11]));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[18]),
        .Q(m_axi_hostmem_AWADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[19]),
        .Q(m_axi_hostmem_AWADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[20]),
        .Q(m_axi_hostmem_AWADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[21]),
        .Q(m_axi_hostmem_AWADDR[18]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[21]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_6 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[21]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[21]_i_2_n_7 ,\could_multi_bursts.awaddr_buf_reg[21]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[21]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[21:18]),
        .S(m_axi_hostmem_AWADDR[18:15]));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[22]),
        .Q(m_axi_hostmem_AWADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[23]),
        .Q(m_axi_hostmem_AWADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[24]),
        .Q(m_axi_hostmem_AWADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[25]),
        .Q(m_axi_hostmem_AWADDR[22]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[25]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[21]_i_2_n_6 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_7 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[25:22]),
        .S(m_axi_hostmem_AWADDR[22:19]));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[26]),
        .Q(m_axi_hostmem_AWADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[27]),
        .Q(m_axi_hostmem_AWADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[28]),
        .Q(m_axi_hostmem_AWADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[29]),
        .Q(m_axi_hostmem_AWADDR[26]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[29]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_6 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[29]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[29]_i_2_n_7 ,\could_multi_bursts.awaddr_buf_reg[29]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[29]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[29:26]),
        .S(m_axi_hostmem_AWADDR[26:23]));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[30]),
        .Q(m_axi_hostmem_AWADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[31]),
        .Q(m_axi_hostmem_AWADDR[28]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[31]_i_7 
       (.CI(\could_multi_bursts.awaddr_buf_reg[29]_i_2_n_6 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_CO_UNCONNECTED [3:1],\could_multi_bursts.awaddr_buf_reg[31]_i_7_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_O_UNCONNECTED [3:2],data1[31:30]}),
        .S({1'b0,1'b0,m_axi_hostmem_AWADDR[28:27]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[3]),
        .Q(m_axi_hostmem_AWADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[4]),
        .Q(m_axi_hostmem_AWADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[5]),
        .Q(m_axi_hostmem_AWADDR[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[5]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[5]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[5]_i_2_n_7 ,\could_multi_bursts.awaddr_buf_reg[5]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[5]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({m_axi_hostmem_AWADDR[2:0],1'b0}),
        .O({data1[5:3],\NLW_could_multi_bursts.awaddr_buf_reg[5]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[5]_i_3_n_6 ,\could_multi_bursts.awaddr_buf[5]_i_4_n_6 ,\could_multi_bursts.awaddr_buf[5]_i_5_n_6 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[6]),
        .Q(m_axi_hostmem_AWADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[7]),
        .Q(m_axi_hostmem_AWADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[8]),
        .Q(m_axi_hostmem_AWADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[9]),
        .Q(m_axi_hostmem_AWADDR[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[9]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[5]_i_2_n_6 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_7 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI(m_axi_hostmem_AWADDR[6:3]),
        .O(data1[9:6]),
        .S({m_axi_hostmem_AWADDR[6:5],\could_multi_bursts.awaddr_buf[9]_i_3_n_6 ,\could_multi_bursts.awaddr_buf[9]_i_4_n_6 }));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_16),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_6 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(p_0_in__0[4]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[0]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .R(fifo_resp_n_17));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[1]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .R(fifo_resp_n_17));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[2]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .R(fifo_resp_n_17));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[3]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .R(fifo_resp_n_17));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[4]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .R(fifo_resp_n_17));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_14),
        .Q(\could_multi_bursts.sect_handling_reg_n_6 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[3]_i_1 
       (.I0(\start_addr_reg_n_6_[3] ),
        .I1(\align_len_reg_n_6_[8] ),
        .O(end_addr[3]));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_6_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_6_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_6_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_6_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_6_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_6_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_6_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_6_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_6_[9] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_6,end_addr_carry_n_7,end_addr_carry_n_8,end_addr_carry_n_9}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_6_[6] ,\start_addr_reg_n_6_[5] ,\start_addr_reg_n_6_[4] ,\start_addr_reg_n_6_[3] }),
        .O({end_addr[6:4],NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1_n_6,end_addr_carry_i_2_n_6,end_addr_carry_i_3_n_6,end_addr_carry_i_4_n_6}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_6),
        .CO({end_addr_carry__0_n_6,end_addr_carry__0_n_7,end_addr_carry__0_n_8,end_addr_carry__0_n_9}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_6_[10] ,\start_addr_reg_n_6_[9] ,\start_addr_reg_n_6_[8] ,\start_addr_reg_n_6_[7] }),
        .O(end_addr[10:7]),
        .S({end_addr_carry__0_i_1_n_6,end_addr_carry__0_i_2_n_6,end_addr_carry__0_i_3_n_6,end_addr_carry__0_i_4_n_6}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1
       (.I0(\start_addr_reg_n_6_[10] ),
        .I1(\align_len_reg_n_6_[12] ),
        .O(end_addr_carry__0_i_1_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2
       (.I0(\start_addr_reg_n_6_[9] ),
        .I1(\align_len_reg_n_6_[9] ),
        .O(end_addr_carry__0_i_2_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3
       (.I0(\start_addr_reg_n_6_[8] ),
        .I1(\align_len_reg_n_6_[8] ),
        .O(end_addr_carry__0_i_3_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4
       (.I0(\start_addr_reg_n_6_[7] ),
        .I1(\align_len_reg_n_6_[8] ),
        .O(end_addr_carry__0_i_4_n_6));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_6),
        .CO({end_addr_carry__1_n_6,end_addr_carry__1_n_7,end_addr_carry__1_n_8,end_addr_carry__1_n_9}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_6_[14] ,\start_addr_reg_n_6_[13] ,\start_addr_reg_n_6_[12] ,\start_addr_reg_n_6_[11] }),
        .O(end_addr[14:11]),
        .S({end_addr_carry__1_i_1_n_6,end_addr_carry__1_i_2_n_6,end_addr_carry__1_i_3_n_6,end_addr_carry__1_i_4_n_6}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1
       (.I0(\start_addr_reg_n_6_[14] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__1_i_1_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2
       (.I0(\start_addr_reg_n_6_[13] ),
        .I1(\align_len_reg_n_6_[13] ),
        .O(end_addr_carry__1_i_2_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3
       (.I0(\start_addr_reg_n_6_[12] ),
        .I1(\align_len_reg_n_6_[12] ),
        .O(end_addr_carry__1_i_3_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4
       (.I0(\start_addr_reg_n_6_[11] ),
        .I1(\align_len_reg_n_6_[12] ),
        .O(end_addr_carry__1_i_4_n_6));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_6),
        .CO({end_addr_carry__2_n_6,end_addr_carry__2_n_7,end_addr_carry__2_n_8,end_addr_carry__2_n_9}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_6_[18] ,\start_addr_reg_n_6_[17] ,\start_addr_reg_n_6_[16] ,\start_addr_reg_n_6_[15] }),
        .O(end_addr[18:15]),
        .S({end_addr_carry__2_i_1_n_6,end_addr_carry__2_i_2_n_6,end_addr_carry__2_i_3_n_6,end_addr_carry__2_i_4_n_6}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1
       (.I0(\start_addr_reg_n_6_[18] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__2_i_1_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2
       (.I0(\start_addr_reg_n_6_[17] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__2_i_2_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3
       (.I0(\start_addr_reg_n_6_[16] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__2_i_3_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4
       (.I0(\start_addr_reg_n_6_[15] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__2_i_4_n_6));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_6),
        .CO({end_addr_carry__3_n_6,end_addr_carry__3_n_7,end_addr_carry__3_n_8,end_addr_carry__3_n_9}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_6_[22] ,\start_addr_reg_n_6_[21] ,\start_addr_reg_n_6_[20] ,\start_addr_reg_n_6_[19] }),
        .O(end_addr[22:19]),
        .S({end_addr_carry__3_i_1_n_6,end_addr_carry__3_i_2_n_6,end_addr_carry__3_i_3_n_6,end_addr_carry__3_i_4_n_6}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1
       (.I0(\start_addr_reg_n_6_[22] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__3_i_1_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2
       (.I0(\start_addr_reg_n_6_[21] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__3_i_2_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3
       (.I0(\start_addr_reg_n_6_[20] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__3_i_3_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4
       (.I0(\start_addr_reg_n_6_[19] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__3_i_4_n_6));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_6),
        .CO({end_addr_carry__4_n_6,end_addr_carry__4_n_7,end_addr_carry__4_n_8,end_addr_carry__4_n_9}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_6_[26] ,\start_addr_reg_n_6_[25] ,\start_addr_reg_n_6_[24] ,\start_addr_reg_n_6_[23] }),
        .O(end_addr[26:23]),
        .S({end_addr_carry__4_i_1_n_6,end_addr_carry__4_i_2_n_6,end_addr_carry__4_i_3_n_6,end_addr_carry__4_i_4_n_6}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1
       (.I0(\start_addr_reg_n_6_[26] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__4_i_1_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2
       (.I0(\start_addr_reg_n_6_[25] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__4_i_2_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3
       (.I0(\start_addr_reg_n_6_[24] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__4_i_3_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4
       (.I0(\start_addr_reg_n_6_[23] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__4_i_4_n_6));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_6),
        .CO({end_addr_carry__5_n_6,end_addr_carry__5_n_7,end_addr_carry__5_n_8,end_addr_carry__5_n_9}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_6_[30] ,\start_addr_reg_n_6_[29] ,\start_addr_reg_n_6_[28] ,\start_addr_reg_n_6_[27] }),
        .O(end_addr[30:27]),
        .S({end_addr_carry__5_i_1_n_6,end_addr_carry__5_i_2_n_6,end_addr_carry__5_i_3_n_6,end_addr_carry__5_i_4_n_6}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1
       (.I0(\start_addr_reg_n_6_[30] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__5_i_1_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2
       (.I0(\start_addr_reg_n_6_[29] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__5_i_2_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3
       (.I0(\start_addr_reg_n_6_[28] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__5_i_3_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4
       (.I0(\start_addr_reg_n_6_[27] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__5_i_4_n_6));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_6),
        .CO(NLW_end_addr_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3:1],end_addr[31]}),
        .S({1'b0,1'b0,1'b0,end_addr_carry__6_i_1_n_6}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1
       (.I0(\start_addr_reg_n_6_[31] ),
        .I1(\align_len_reg_n_6_[31] ),
        .O(end_addr_carry__6_i_1_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1
       (.I0(\start_addr_reg_n_6_[6] ),
        .I1(\align_len_reg_n_6_[8] ),
        .O(end_addr_carry_i_1_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2
       (.I0(\start_addr_reg_n_6_[5] ),
        .I1(\align_len_reg_n_6_[8] ),
        .O(end_addr_carry_i_2_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3
       (.I0(\start_addr_reg_n_6_[4] ),
        .I1(\align_len_reg_n_6_[8] ),
        .O(end_addr_carry_i_3_n_6));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4
       (.I0(\start_addr_reg_n_6_[3] ),
        .I1(\align_len_reg_n_6_[8] ),
        .O(end_addr_carry_i_4_n_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_fifo__parameterized1 fifo_resp
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .CO(last_sect),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.AWVALID_Dummy_reg (fifo_resp_n_6),
        .\could_multi_bursts.last_loop__8 (\could_multi_bursts.last_loop__8 ),
        .\could_multi_bursts.last_sect_buf_reg (fifo_resp_n_16),
        .\could_multi_bursts.last_sect_buf_reg_0 (\could_multi_bursts.last_sect_buf_reg_n_6 ),
        .\could_multi_bursts.loop_cnt_reg[4] (fifo_resp_n_17),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_resp_n_14),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_6 ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_n_6),
        .full_n_reg_0(m_axi_hostmem_BREADY),
        .invalid_len_event_reg1(invalid_len_event_reg1),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .invalid_len_event_reg2_reg(fifo_resp_n_15),
        .last_sect_buf0(last_sect_buf0),
        .m_axi_hostmem_AWREADY(m_axi_hostmem_AWREADY),
        .m_axi_hostmem_BVALID(m_axi_hostmem_BVALID),
        .next_resp(next_resp),
        .next_resp0(next_resp0),
        .p_28_in(p_28_in),
        .pop0(pop0_0),
        .push(push),
        .\sect_addr_buf_reg[3] (fifo_resp_n_18),
        .\sect_cnt_reg[18] (first_sect),
        .\throttl_cnt_reg[3] (\throttl_cnt_reg[3] ),
        .\throttl_cnt_reg[7] (\throttl_cnt_reg[7] ),
        .wreq_handling_reg(fifo_resp_n_13),
        .wreq_handling_reg_0(wreq_handling_reg_n_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_fifo__parameterized2 fifo_resp_to_user
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .data_vld_reg_0(data_vld_reg),
        .hostmem_BVALID(hostmem_BVALID),
        .m_axi_hostmem_BREADY(m_axi_hostmem_BREADY),
        .pop0(pop0),
        .\pout_reg[2]_0 (\pout_reg[2] ),
        .push(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_fifo__parameterized0 fifo_wreq
       (.CO(last_sect),
        .D({fifo_wreq_n_10,fifo_wreq_n_11,fifo_wreq_n_12,fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29}),
        .E(align_len0__0),
        .Q({\start_addr_reg_n_6_[31] ,\start_addr_reg_n_6_[30] ,\start_addr_reg_n_6_[29] ,\start_addr_reg_n_6_[28] ,\start_addr_reg_n_6_[27] ,\start_addr_reg_n_6_[26] ,\start_addr_reg_n_6_[25] ,\start_addr_reg_n_6_[24] ,\start_addr_reg_n_6_[23] ,\start_addr_reg_n_6_[22] ,\start_addr_reg_n_6_[21] ,\start_addr_reg_n_6_[20] ,\start_addr_reg_n_6_[19] ,\start_addr_reg_n_6_[18] ,\start_addr_reg_n_6_[17] ,\start_addr_reg_n_6_[16] ,\start_addr_reg_n_6_[15] ,\start_addr_reg_n_6_[14] ,\start_addr_reg_n_6_[13] ,\start_addr_reg_n_6_[12] }),
        .S(fifo_wreq_n_62),
        .SR(SR),
        .\align_len_reg[12] (fifo_wreq_n_63),
        .\align_len_reg[31] ({fifo_wreq_data[42],fifo_wreq_data[38],fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61}),
        .\align_len_reg[31]_0 ({fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67}),
        .\align_len_reg[31]_1 ({fifo_wreq_n_68,fifo_wreq_n_69,fifo_wreq_n_70}),
        .\align_len_reg[31]_2 (fifo_wreq_n_72),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\data_p1_reg[42] ({rs2f_wreq_data[42],rs2f_wreq_data[38],rs2f_wreq_data[28:0]}),
        .\end_addr_buf_reg[31] (p_0_in0_in),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_n_6),
        .invalid_len_event_reg(fifo_wreq_n_30),
        .last_sect_buf0(last_sect_buf0),
        .next_wreq(next_wreq),
        .p_28_in(p_28_in),
        .pop0(pop0_0),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (fifo_wreq_n_71),
        .\sect_cnt_reg[19] ({\sect_cnt_reg_n_6_[19] ,\sect_cnt_reg_n_6_[18] ,\sect_cnt_reg_n_6_[17] ,\sect_cnt_reg_n_6_[16] ,\sect_cnt_reg_n_6_[15] ,\sect_cnt_reg_n_6_[14] ,\sect_cnt_reg_n_6_[13] ,\sect_cnt_reg_n_6_[12] ,\sect_cnt_reg_n_6_[11] ,\sect_cnt_reg_n_6_[10] ,\sect_cnt_reg_n_6_[9] ,\sect_cnt_reg_n_6_[8] ,\sect_cnt_reg_n_6_[7] ,\sect_cnt_reg_n_6_[6] ,\sect_cnt_reg_n_6_[5] ,\sect_cnt_reg_n_6_[4] ,\sect_cnt_reg_n_6_[3] ,\sect_cnt_reg_n_6_[2] ,\sect_cnt_reg_n_6_[1] ,\sect_cnt_reg_n_6_[0] }),
        .\state_reg[0] (rs2f_wreq_valid),
        .wreq_handling_reg(wreq_handling_reg_n_6));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_6),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_6,first_sect_carry_n_7,first_sect_carry_n_8,first_sect_carry_n_9}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_6,first_sect_carry_i_2_n_6,first_sect_carry_i_3_n_6,first_sect_carry_i_4_n_6}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_6),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_8,first_sect_carry__0_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1_n_6,first_sect_carry__0_i_2_n_6,first_sect_carry__0_i_3_n_6}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_6_[18] ),
        .I1(p_0_in[18]),
        .I2(p_0_in[19]),
        .I3(\sect_cnt_reg_n_6_[19] ),
        .O(first_sect_carry__0_i_1_n_6));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_6_[16] ),
        .I1(p_0_in[16]),
        .I2(\sect_cnt_reg_n_6_[15] ),
        .I3(p_0_in[15]),
        .I4(\sect_cnt_reg_n_6_[17] ),
        .I5(p_0_in[17]),
        .O(first_sect_carry__0_i_2_n_6));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_6_[13] ),
        .I1(p_0_in[13]),
        .I2(\sect_cnt_reg_n_6_[12] ),
        .I3(p_0_in[12]),
        .I4(\sect_cnt_reg_n_6_[14] ),
        .I5(p_0_in[14]),
        .O(first_sect_carry__0_i_3_n_6));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_6_[10] ),
        .I1(p_0_in[10]),
        .I2(\sect_cnt_reg_n_6_[9] ),
        .I3(p_0_in[9]),
        .I4(\sect_cnt_reg_n_6_[11] ),
        .I5(p_0_in[11]),
        .O(first_sect_carry_i_1_n_6));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_6_[7] ),
        .I1(p_0_in[7]),
        .I2(\sect_cnt_reg_n_6_[6] ),
        .I3(p_0_in[6]),
        .I4(\sect_cnt_reg_n_6_[8] ),
        .I5(p_0_in[8]),
        .O(first_sect_carry_i_2_n_6));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_6_[4] ),
        .I1(p_0_in[4]),
        .I2(\sect_cnt_reg_n_6_[3] ),
        .I3(p_0_in[3]),
        .I4(\sect_cnt_reg_n_6_[5] ),
        .I5(p_0_in[5]),
        .O(first_sect_carry_i_3_n_6));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_6_[1] ),
        .I1(p_0_in[1]),
        .I2(\sect_cnt_reg_n_6_[0] ),
        .I3(p_0_in[0]),
        .I4(\sect_cnt_reg_n_6_[2] ),
        .I5(p_0_in[2]),
        .O(first_sect_carry_i_4_n_6));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_30),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_15),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_6,last_sect_carry_n_7,last_sect_carry_n_8,last_sect_carry_n_9}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_6),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_8,last_sect_carry__0_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_wreq_n_68,fifo_wreq_n_69,fifo_wreq_n_70}));
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_hostmem_AWVALID_INST_0
       (.I0(AWVALID_Dummy),
        .I1(req_en__6),
        .O(m_axi_hostmem_AWVALID));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_6,p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9}),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],usedw19_out}),
        .O({p_0_out_carry_n_10,p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13}),
        .S({buff_wdata_n_18,buff_wdata_n_19,buff_wdata_n_20,buff_wdata_n_21}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_6),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_8,p_0_out_carry__0_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_11,p_0_out_carry__0_n_12,p_0_out_carry__0_n_13}),
        .S({1'b0,buff_wdata_n_22,buff_wdata_n_23,buff_wdata_n_24}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_reg_slice rs_wreq
       (.Q(rs2f_wreq_valid),
        .SR(SR),
        .Stream2Mem_Batch_U0_m_axi_out_V_AWVALID(Stream2Mem_Batch_U0_m_axi_out_V_AWVALID),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_0 ),
        .ap_clk(ap_clk),
        .\q_reg[42] ({rs2f_wreq_data[42],rs2f_wreq_data[38],rs2f_wreq_data[28:0]}),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .s_ready_t_reg_0(s_ready_t_reg),
        .\sum2_reg_157_reg[28] (\sum2_reg_157_reg[28] ),
        .\sum2_reg_157_reg[28]_0 (\sum2_reg_157_reg[28]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_6_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_6_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_6_[19] ),
        .O(sect_addr[31]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_6_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_6_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_6_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_6_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_6_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_6_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_6_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_6_[10] ),
        .R(fifo_resp_n_18));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_6_[11] ),
        .R(fifo_resp_n_18));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_6_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_6_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_6_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_6_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_6_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_6_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_6_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_6_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_6_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_6_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_6_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_6_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_6_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_6_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_6_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_6_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_6_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_6_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_6_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_6_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_6_[3] ),
        .R(fifo_resp_n_18));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_6_[4] ),
        .R(fifo_resp_n_18));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_6_[5] ),
        .R(fifo_resp_n_18));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_6_[6] ),
        .R(fifo_resp_n_18));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_6_[7] ),
        .R(fifo_resp_n_18));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_6_[8] ),
        .R(fifo_resp_n_18));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_6_[9] ),
        .R(fifo_resp_n_18));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_6,sect_cnt0_carry_n_7,sect_cnt0_carry_n_8,sect_cnt0_carry_n_9}),
        .CYINIT(\sect_cnt_reg_n_6_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_6_[4] ,\sect_cnt_reg_n_6_[3] ,\sect_cnt_reg_n_6_[2] ,\sect_cnt_reg_n_6_[1] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_6),
        .CO({sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7,sect_cnt0_carry__0_n_8,sect_cnt0_carry__0_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_6_[8] ,\sect_cnt_reg_n_6_[7] ,\sect_cnt_reg_n_6_[6] ,\sect_cnt_reg_n_6_[5] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_6),
        .CO({sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7,sect_cnt0_carry__1_n_8,sect_cnt0_carry__1_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_6_[12] ,\sect_cnt_reg_n_6_[11] ,\sect_cnt_reg_n_6_[10] ,\sect_cnt_reg_n_6_[9] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_6),
        .CO({sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7,sect_cnt0_carry__2_n_8,sect_cnt0_carry__2_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_6_[16] ,\sect_cnt_reg_n_6_[15] ,\sect_cnt_reg_n_6_[14] ,\sect_cnt_reg_n_6_[13] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_6),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_8,sect_cnt0_carry__3_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,\sect_cnt_reg_n_6_[19] ,\sect_cnt_reg_n_6_[18] ,\sect_cnt_reg_n_6_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_71),
        .D(fifo_wreq_n_29),
        .Q(\sect_cnt_reg_n_6_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_71),
        .D(fifo_wreq_n_19),
        .Q(\sect_cnt_reg_n_6_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_71),
        .D(fifo_wreq_n_18),
        .Q(\sect_cnt_reg_n_6_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_71),
        .D(fifo_wreq_n_17),
        .Q(\sect_cnt_reg_n_6_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_71),
        .D(fifo_wreq_n_16),
        .Q(\sect_cnt_reg_n_6_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_71),
        .D(fifo_wreq_n_15),
        .Q(\sect_cnt_reg_n_6_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_71),
        .D(fifo_wreq_n_14),
        .Q(\sect_cnt_reg_n_6_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_71),
        .D(fifo_wreq_n_13),
        .Q(\sect_cnt_reg_n_6_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_71),
        .D(fifo_wreq_n_12),
        .Q(\sect_cnt_reg_n_6_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_71),
        .D(fifo_wreq_n_11),
        .Q(\sect_cnt_reg_n_6_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_71),
        .D(fifo_wreq_n_10),
        .Q(\sect_cnt_reg_n_6_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_71),
        .D(fifo_wreq_n_28),
        .Q(\sect_cnt_reg_n_6_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_71),
        .D(fifo_wreq_n_27),
        .Q(\sect_cnt_reg_n_6_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_71),
        .D(fifo_wreq_n_26),
        .Q(\sect_cnt_reg_n_6_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_71),
        .D(fifo_wreq_n_25),
        .Q(\sect_cnt_reg_n_6_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_71),
        .D(fifo_wreq_n_24),
        .Q(\sect_cnt_reg_n_6_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_71),
        .D(fifo_wreq_n_23),
        .Q(\sect_cnt_reg_n_6_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_71),
        .D(fifo_wreq_n_22),
        .Q(\sect_cnt_reg_n_6_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_71),
        .D(fifo_wreq_n_21),
        .Q(\sect_cnt_reg_n_6_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_71),
        .D(fifo_wreq_n_20),
        .Q(\sect_cnt_reg_n_6_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hF0CC55FF)) 
    \sect_len_buf[0]_i_1 
       (.I0(\start_addr_buf_reg_n_6_[3] ),
        .I1(\end_addr_buf_reg_n_6_[3] ),
        .I2(beat_len_buf[3]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[0]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'hF0CC55FF)) 
    \sect_len_buf[1]_i_1 
       (.I0(\start_addr_buf_reg_n_6_[4] ),
        .I1(\end_addr_buf_reg_n_6_[4] ),
        .I2(beat_len_buf[3]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[1]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'hF0CC55FF)) 
    \sect_len_buf[2]_i_1 
       (.I0(\start_addr_buf_reg_n_6_[5] ),
        .I1(\end_addr_buf_reg_n_6_[5] ),
        .I2(beat_len_buf[3]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[2]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'hF0CC55FF)) 
    \sect_len_buf[3]_i_1 
       (.I0(\start_addr_buf_reg_n_6_[6] ),
        .I1(\end_addr_buf_reg_n_6_[6] ),
        .I2(beat_len_buf[3]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[3]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'hF0CC55FF)) 
    \sect_len_buf[4]_i_1 
       (.I0(\start_addr_buf_reg_n_6_[7] ),
        .I1(\end_addr_buf_reg_n_6_[7] ),
        .I2(beat_len_buf[3]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[4]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'hF0CC55FF)) 
    \sect_len_buf[5]_i_1 
       (.I0(\start_addr_buf_reg_n_6_[8] ),
        .I1(\end_addr_buf_reg_n_6_[8] ),
        .I2(beat_len_buf[3]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[5]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[6]_i_1 
       (.I0(beat_len_buf[6]),
        .I1(\start_addr_buf_reg_n_6_[9] ),
        .I2(\end_addr_buf_reg_n_6_[9] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[6]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[7]_i_1 
       (.I0(beat_len_buf[8]),
        .I1(\start_addr_buf_reg_n_6_[10] ),
        .I2(\end_addr_buf_reg_n_6_[10] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[7]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[8]_i_2 
       (.I0(beat_len_buf[8]),
        .I1(\start_addr_buf_reg_n_6_[11] ),
        .I2(\end_addr_buf_reg_n_6_[11] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[8]_i_2_n_6 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(\sect_len_buf[0]_i_1_n_6 ),
        .Q(\sect_len_buf_reg_n_6_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(\sect_len_buf[1]_i_1_n_6 ),
        .Q(\sect_len_buf_reg_n_6_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(\sect_len_buf[2]_i_1_n_6 ),
        .Q(\sect_len_buf_reg_n_6_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(\sect_len_buf[3]_i_1_n_6 ),
        .Q(\sect_len_buf_reg_n_6_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(\sect_len_buf[4]_i_1_n_6 ),
        .Q(\sect_len_buf_reg_n_6_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(\sect_len_buf[5]_i_1_n_6 ),
        .Q(\sect_len_buf_reg_n_6_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(\sect_len_buf[6]_i_1_n_6 ),
        .Q(\sect_len_buf_reg_n_6_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(\sect_len_buf[7]_i_1_n_6 ),
        .Q(\sect_len_buf_reg_n_6_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(\sect_len_buf[8]_i_2_n_6 ),
        .Q(\sect_len_buf_reg_n_6_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[10] ),
        .Q(\start_addr_buf_reg_n_6_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[11] ),
        .Q(\start_addr_buf_reg_n_6_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[12] ),
        .Q(p_0_in[0]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[13] ),
        .Q(p_0_in[1]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[14] ),
        .Q(p_0_in[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[15] ),
        .Q(p_0_in[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[16] ),
        .Q(p_0_in[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[17] ),
        .Q(p_0_in[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[18] ),
        .Q(p_0_in[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[19] ),
        .Q(p_0_in[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[20] ),
        .Q(p_0_in[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[21] ),
        .Q(p_0_in[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[22] ),
        .Q(p_0_in[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[23] ),
        .Q(p_0_in[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[24] ),
        .Q(p_0_in[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[25] ),
        .Q(p_0_in[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[26] ),
        .Q(p_0_in[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[27] ),
        .Q(p_0_in[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[28] ),
        .Q(p_0_in[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[29] ),
        .Q(p_0_in[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[30] ),
        .Q(p_0_in[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[31] ),
        .Q(p_0_in[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[3] ),
        .Q(\start_addr_buf_reg_n_6_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[4] ),
        .Q(\start_addr_buf_reg_n_6_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[5] ),
        .Q(\start_addr_buf_reg_n_6_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[6] ),
        .Q(\start_addr_buf_reg_n_6_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[7] ),
        .Q(\start_addr_buf_reg_n_6_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[8] ),
        .Q(\start_addr_buf_reg_n_6_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_6_[9] ),
        .Q(\start_addr_buf_reg_n_6_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(fifo_wreq_n_54),
        .Q(\start_addr_reg_n_6_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(fifo_wreq_n_53),
        .Q(\start_addr_reg_n_6_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(fifo_wreq_n_52),
        .Q(\start_addr_reg_n_6_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(fifo_wreq_n_51),
        .Q(\start_addr_reg_n_6_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(fifo_wreq_n_50),
        .Q(\start_addr_reg_n_6_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(fifo_wreq_n_49),
        .Q(\start_addr_reg_n_6_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(fifo_wreq_n_48),
        .Q(\start_addr_reg_n_6_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(fifo_wreq_n_47),
        .Q(\start_addr_reg_n_6_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(fifo_wreq_n_46),
        .Q(\start_addr_reg_n_6_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(fifo_wreq_n_45),
        .Q(\start_addr_reg_n_6_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(fifo_wreq_n_44),
        .Q(\start_addr_reg_n_6_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(fifo_wreq_n_43),
        .Q(\start_addr_reg_n_6_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(fifo_wreq_n_42),
        .Q(\start_addr_reg_n_6_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(fifo_wreq_n_41),
        .Q(\start_addr_reg_n_6_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(fifo_wreq_n_40),
        .Q(\start_addr_reg_n_6_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(fifo_wreq_n_39),
        .Q(\start_addr_reg_n_6_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(fifo_wreq_n_38),
        .Q(\start_addr_reg_n_6_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(fifo_wreq_n_37),
        .Q(\start_addr_reg_n_6_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(fifo_wreq_n_36),
        .Q(\start_addr_reg_n_6_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(fifo_wreq_n_35),
        .Q(\start_addr_reg_n_6_[29] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(fifo_wreq_n_34),
        .Q(\start_addr_reg_n_6_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(fifo_wreq_n_33),
        .Q(\start_addr_reg_n_6_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(fifo_wreq_n_61),
        .Q(\start_addr_reg_n_6_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(fifo_wreq_n_60),
        .Q(\start_addr_reg_n_6_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(fifo_wreq_n_59),
        .Q(\start_addr_reg_n_6_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(fifo_wreq_n_58),
        .Q(\start_addr_reg_n_6_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(fifo_wreq_n_57),
        .Q(\start_addr_reg_n_6_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(fifo_wreq_n_56),
        .Q(\start_addr_reg_n_6_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(fifo_wreq_n_55),
        .Q(\start_addr_reg_n_6_[9] ),
        .R(SR));
  LUT3 #(
    .INIT(8'h8B)) 
    \throttl_cnt[0]_i_1 
       (.I0(Q[0]),
        .I1(throttl_cnt10_out__4),
        .I2(\throttl_cnt_reg[0]_0 ),
        .O(\throttl_cnt_reg[0] ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \throttl_cnt[7]_i_1 
       (.I0(\throttl_cnt_reg[4] ),
        .I1(m_axi_hostmem_WVALID),
        .I2(m_axi_hostmem_WREADY),
        .I3(throttl_cnt10_out__4),
        .O(E));
  LUT6 #(
    .INIT(64'hAAAAAAA800000000)) 
    \throttl_cnt[7]_i_4 
       (.I0(AWVALID_Dummy),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(AWREADY_Dummy),
        .O(throttl_cnt10_out__4));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_13),
        .Q(wreq_handling_reg_n_6),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_process_32u_s
   (start_once_reg,
    image_process_32u_U0_ap_idle,
    Q,
    WEBWE,
    D,
    \raddr_reg[0] ,
    E,
    dout_valid_reg,
    \waddr_reg[0] ,
    \usedw_reg[0] ,
    full_n_reg,
    S,
    \q_tmp_reg[31] ,
    SR,
    ap_clk,
    ap_rst_n,
    image_process_32u_U0_ap_start,
    start_for_StreamingDataWidthCo_1_U0_full_n,
    inter0_2_V_V_full_n,
    inter0_1_V_V_empty_n,
    \raddr_reg[0]_0 ,
    empty_n,
    dout_valid_reg_0,
    \usedw_reg[1] ,
    \dout_buf_reg[31] );
  output start_once_reg;
  output image_process_32u_U0_ap_idle;
  output [0:0]Q;
  output [0:0]WEBWE;
  output [0:0]D;
  output \raddr_reg[0] ;
  output [0:0]E;
  output dout_valid_reg;
  output [0:0]\waddr_reg[0] ;
  output [0:0]\usedw_reg[0] ;
  output full_n_reg;
  output [0:0]S;
  output [31:0]\q_tmp_reg[31] ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input image_process_32u_U0_ap_start;
  input start_for_StreamingDataWidthCo_1_U0_full_n;
  input inter0_2_V_V_full_n;
  input inter0_1_V_V_empty_n;
  input [0:0]\raddr_reg[0]_0 ;
  input empty_n;
  input dout_valid_reg_0;
  input [0:0]\usedw_reg[1] ;
  input [31:0]\dout_buf_reg[31] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm[1]_i_2__3_n_6 ;
  wire \ap_CS_fsm[1]_i_3__3_n_6 ;
  wire \ap_CS_fsm[2]_i_4_n_6 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg_n_6_[0] ;
  wire [2:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__2_n_6;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_6;
  wire ap_enable_reg_pp0_iter1_reg_n_6;
  wire ap_enable_reg_pp0_iter2_i_1__2_n_6;
  wire ap_enable_reg_pp0_iter2_reg_n_6;
  wire ap_reg_pp0_iter1_exitcond_reg_108;
  wire \ap_reg_pp0_iter1_exitcond_reg_108[0]_i_1_n_6 ;
  wire ap_rst_n;
  wire [31:0]\dout_buf_reg[31] ;
  wire dout_valid_reg;
  wire dout_valid_reg_0;
  wire empty_n;
  wire exitcond_fu_90_p2;
  wire \exitcond_reg_108[0]_i_1_n_6 ;
  wire \exitcond_reg_108_reg_n_6_[0] ;
  wire full_n_reg;
  wire [7:0]i_1_fu_96_p2;
  wire i_reg_79;
  wire i_reg_790;
  wire \i_reg_79[7]_i_4_n_6 ;
  wire [7:0]i_reg_79_reg__0;
  wire image_process_32u_U0_ap_idle;
  wire image_process_32u_U0_ap_start;
  wire inter0_1_V_V_empty_n;
  wire inter0_2_V_V_full_n;
  wire mem_reg_i_10_n_6;
  wire mem_reg_i_10_n_7;
  wire mem_reg_i_10_n_8;
  wire mem_reg_i_10_n_9;
  wire mem_reg_i_11_n_6;
  wire mem_reg_i_11_n_7;
  wire mem_reg_i_11_n_8;
  wire mem_reg_i_11_n_9;
  wire mem_reg_i_12_n_8;
  wire mem_reg_i_12_n_9;
  wire mem_reg_i_13_n_6;
  wire mem_reg_i_13_n_7;
  wire mem_reg_i_13_n_8;
  wire mem_reg_i_13_n_9;
  wire mem_reg_i_14_n_6;
  wire mem_reg_i_14_n_7;
  wire mem_reg_i_14_n_8;
  wire mem_reg_i_14_n_9;
  wire mem_reg_i_15_n_6;
  wire mem_reg_i_15_n_7;
  wire mem_reg_i_15_n_8;
  wire mem_reg_i_15_n_9;
  wire mem_reg_i_19_n_6;
  wire mem_reg_i_20_n_6;
  wire mem_reg_i_21_n_6;
  wire mem_reg_i_8_n_6;
  wire mem_reg_i_8_n_7;
  wire mem_reg_i_8_n_8;
  wire mem_reg_i_8_n_9;
  wire mem_reg_i_9_n_6;
  wire mem_reg_i_9_n_7;
  wire mem_reg_i_9_n_8;
  wire mem_reg_i_9_n_9;
  wire [31:0]\q_tmp_reg[31] ;
  wire \raddr_reg[0] ;
  wire [0:0]\raddr_reg[0]_0 ;
  wire start_for_StreamingDataWidthCo_1_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__1_n_6;
  wire [31:1]tmp_V_reg_117;
  wire tmp_V_reg_1170;
  wire [0:0]\usedw_reg[0] ;
  wire [0:0]\usedw_reg[1] ;
  wire [0:0]\waddr_reg[0] ;
  wire [3:2]NLW_mem_reg_i_12_CO_UNCONNECTED;
  wire [3:3]NLW_mem_reg_i_12_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h2333233323333333)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(Q),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm_reg_n_6_[0] ),
        .I3(image_process_32u_U0_ap_start),
        .I4(start_for_StreamingDataWidthCo_1_U0_full_n),
        .I5(start_once_reg),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hFFEF0F0F)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(\ap_CS_fsm[1]_i_2__3_n_6 ),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(\ap_CS_fsm[1]_i_3__3_n_6 ),
        .I3(\ap_CS_fsm_reg_n_6_[0] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'hAABF)) 
    \ap_CS_fsm[1]_i_2__3 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_6),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(exitcond_fu_90_p2),
        .I3(ap_enable_reg_pp0_iter2_reg_n_6),
        .O(\ap_CS_fsm[1]_i_2__3_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h777F)) 
    \ap_CS_fsm[1]_i_3__3 
       (.I0(\ap_CS_fsm_reg_n_6_[0] ),
        .I1(image_process_32u_U0_ap_start),
        .I2(start_for_StreamingDataWidthCo_1_U0_full_n),
        .I3(start_once_reg),
        .O(\ap_CS_fsm[1]_i_3__3_n_6 ));
  LUT6 #(
    .INIT(64'h0000000000EA0000)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_6),
        .I1(exitcond_fu_90_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_6),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_block_pp0_stage0_subdone),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \ap_CS_fsm[2]_i_2__1 
       (.I0(i_reg_79_reg__0[4]),
        .I1(i_reg_79_reg__0[5]),
        .I2(i_reg_79_reg__0[7]),
        .I3(i_reg_79_reg__0[6]),
        .I4(\ap_CS_fsm[2]_i_4_n_6 ),
        .O(exitcond_fu_90_p2));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(inter0_1_V_V_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_6),
        .I2(\exitcond_reg_108_reg_n_6_[0] ),
        .I3(inter0_2_V_V_full_n),
        .I4(ap_enable_reg_pp0_iter2_reg_n_6),
        .I5(ap_reg_pp0_iter1_exitcond_reg_108),
        .O(ap_block_pp0_stage0_subdone));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(i_reg_79_reg__0[1]),
        .I1(i_reg_79_reg__0[0]),
        .I2(i_reg_79_reg__0[3]),
        .I3(i_reg_79_reg__0[2]),
        .O(\ap_CS_fsm[2]_i_4_n_6 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_6_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q),
        .R(SR));
  LUT6 #(
    .INIT(64'h8A8A008A8A8A8A8A)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[1]_i_3__3_n_6 ),
        .I3(exitcond_fu_90_p2),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_1__2_n_6));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__2_n_6),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h888800A0)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_6),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(exitcond_fu_90_p2),
        .I4(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_6));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_6),
        .Q(ap_enable_reg_pp0_iter1_reg_n_6),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88A000A0)) 
    ap_enable_reg_pp0_iter2_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter2_reg_n_6),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(\ap_CS_fsm[1]_i_3__3_n_6 ),
        .O(ap_enable_reg_pp0_iter2_i_1__2_n_6));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__2_n_6),
        .Q(ap_enable_reg_pp0_iter2_reg_n_6),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_reg_pp0_iter1_exitcond_reg_108[0]_i_1 
       (.I0(\exitcond_reg_108_reg_n_6_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_reg_pp0_iter1_exitcond_reg_108),
        .O(\ap_reg_pp0_iter1_exitcond_reg_108[0]_i_1_n_6 ));
  FDRE \ap_reg_pp0_iter1_exitcond_reg_108_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_exitcond_reg_108[0]_i_1_n_6 ),
        .Q(ap_reg_pp0_iter1_exitcond_reg_108),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00002000AAAAAAAA)) 
    \dout_buf[31]_i_1 
       (.I0(empty_n),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_6),
        .I4(\exitcond_reg_108_reg_n_6_[0] ),
        .I5(inter0_1_V_V_empty_n),
        .O(E));
  LUT6 #(
    .INIT(64'hEEEEEEEEECEEEEEE)) 
    dout_valid_i_1__2
       (.I0(inter0_1_V_V_empty_n),
        .I1(empty_n),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1_reg_n_6),
        .I5(\exitcond_reg_108_reg_n_6_[0] ),
        .O(dout_valid_reg));
  LUT6 #(
    .INIT(64'hFFFF04FFFFFFFFFF)) 
    empty_n_i_3__3
       (.I0(inter0_1_V_V_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_6),
        .I2(\exitcond_reg_108_reg_n_6_[0] ),
        .I3(ap_enable_reg_pp0_iter2_reg_n_6),
        .I4(ap_reg_pp0_iter1_exitcond_reg_108),
        .I5(inter0_2_V_V_full_n),
        .O(full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_reg_108[0]_i_1 
       (.I0(exitcond_fu_90_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(\exitcond_reg_108_reg_n_6_[0] ),
        .O(\exitcond_reg_108[0]_i_1_n_6 ));
  FDRE \exitcond_reg_108_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_108[0]_i_1_n_6 ),
        .Q(\exitcond_reg_108_reg_n_6_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_79[0]_i_1 
       (.I0(i_reg_79_reg__0[0]),
        .O(i_1_fu_96_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_79[1]_i_1 
       (.I0(i_reg_79_reg__0[0]),
        .I1(i_reg_79_reg__0[1]),
        .O(i_1_fu_96_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_reg_79[2]_i_1 
       (.I0(i_reg_79_reg__0[0]),
        .I1(i_reg_79_reg__0[1]),
        .I2(i_reg_79_reg__0[2]),
        .O(i_1_fu_96_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_reg_79[3]_i_1 
       (.I0(i_reg_79_reg__0[2]),
        .I1(i_reg_79_reg__0[1]),
        .I2(i_reg_79_reg__0[0]),
        .I3(i_reg_79_reg__0[3]),
        .O(i_1_fu_96_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_reg_79[4]_i_1 
       (.I0(i_reg_79_reg__0[3]),
        .I1(i_reg_79_reg__0[0]),
        .I2(i_reg_79_reg__0[1]),
        .I3(i_reg_79_reg__0[2]),
        .I4(i_reg_79_reg__0[4]),
        .O(i_1_fu_96_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_reg_79[5]_i_1 
       (.I0(i_reg_79_reg__0[2]),
        .I1(i_reg_79_reg__0[1]),
        .I2(i_reg_79_reg__0[0]),
        .I3(i_reg_79_reg__0[3]),
        .I4(i_reg_79_reg__0[4]),
        .I5(i_reg_79_reg__0[5]),
        .O(i_1_fu_96_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i_reg_79[6]_i_1 
       (.I0(\i_reg_79[7]_i_4_n_6 ),
        .I1(i_reg_79_reg__0[6]),
        .O(i_1_fu_96_p2[6]));
  LUT5 #(
    .INIT(32'h0000FBFF)) 
    \i_reg_79[7]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(exitcond_fu_90_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm[1]_i_3__3_n_6 ),
        .O(i_reg_79));
  LUT4 #(
    .INIT(16'h0400)) 
    \i_reg_79[7]_i_2 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(exitcond_fu_90_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .O(i_reg_790));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \i_reg_79[7]_i_3 
       (.I0(i_reg_79_reg__0[6]),
        .I1(\i_reg_79[7]_i_4_n_6 ),
        .I2(i_reg_79_reg__0[7]),
        .O(i_1_fu_96_p2[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_reg_79[7]_i_4 
       (.I0(i_reg_79_reg__0[2]),
        .I1(i_reg_79_reg__0[1]),
        .I2(i_reg_79_reg__0[0]),
        .I3(i_reg_79_reg__0[3]),
        .I4(i_reg_79_reg__0[4]),
        .I5(i_reg_79_reg__0[5]),
        .O(\i_reg_79[7]_i_4_n_6 ));
  FDRE \i_reg_79_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_790),
        .D(i_1_fu_96_p2[0]),
        .Q(i_reg_79_reg__0[0]),
        .R(i_reg_79));
  FDRE \i_reg_79_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_790),
        .D(i_1_fu_96_p2[1]),
        .Q(i_reg_79_reg__0[1]),
        .R(i_reg_79));
  FDRE \i_reg_79_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_790),
        .D(i_1_fu_96_p2[2]),
        .Q(i_reg_79_reg__0[2]),
        .R(i_reg_79));
  FDRE \i_reg_79_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_790),
        .D(i_1_fu_96_p2[3]),
        .Q(i_reg_79_reg__0[3]),
        .R(i_reg_79));
  FDRE \i_reg_79_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_790),
        .D(i_1_fu_96_p2[4]),
        .Q(i_reg_79_reg__0[4]),
        .R(i_reg_79));
  FDRE \i_reg_79_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_790),
        .D(i_1_fu_96_p2[5]),
        .Q(i_reg_79_reg__0[5]),
        .R(i_reg_79));
  FDRE \i_reg_79_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_790),
        .D(i_1_fu_96_p2[6]),
        .Q(i_reg_79_reg__0[6]),
        .R(i_reg_79));
  FDRE \i_reg_79_reg[7] 
       (.C(ap_clk),
        .CE(i_reg_790),
        .D(i_1_fu_96_p2[7]),
        .Q(i_reg_79_reg__0[7]),
        .R(i_reg_79));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h222A)) 
    int_ap_idle_i_3
       (.I0(\ap_CS_fsm_reg_n_6_[0] ),
        .I1(image_process_32u_U0_ap_start),
        .I2(start_for_StreamingDataWidthCo_1_U0_full_n),
        .I3(start_once_reg),
        .O(image_process_32u_U0_ap_idle));
  CARRY4 mem_reg_i_10
       (.CI(mem_reg_i_11_n_6),
        .CO({mem_reg_i_10_n_6,mem_reg_i_10_n_7,mem_reg_i_10_n_8,mem_reg_i_10_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_V_reg_117[6:5]}),
        .O(\q_tmp_reg[31] [8:5]),
        .S({tmp_V_reg_117[8:7],mem_reg_i_19_n_6,mem_reg_i_20_n_6}));
  CARRY4 mem_reg_i_11
       (.CI(1'b0),
        .CO({mem_reg_i_11_n_6,mem_reg_i_11_n_7,mem_reg_i_11_n_8,mem_reg_i_11_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_V_reg_117[2],1'b0}),
        .O(\q_tmp_reg[31] [4:1]),
        .S({tmp_V_reg_117[4:3],mem_reg_i_21_n_6,tmp_V_reg_117[1]}));
  CARRY4 mem_reg_i_12
       (.CI(mem_reg_i_13_n_6),
        .CO({NLW_mem_reg_i_12_CO_UNCONNECTED[3:2],mem_reg_i_12_n_8,mem_reg_i_12_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_mem_reg_i_12_O_UNCONNECTED[3],\q_tmp_reg[31] [31:29]}),
        .S({1'b0,tmp_V_reg_117[31:29]}));
  CARRY4 mem_reg_i_13
       (.CI(mem_reg_i_14_n_6),
        .CO({mem_reg_i_13_n_6,mem_reg_i_13_n_7,mem_reg_i_13_n_8,mem_reg_i_13_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\q_tmp_reg[31] [28:25]),
        .S(tmp_V_reg_117[28:25]));
  CARRY4 mem_reg_i_14
       (.CI(mem_reg_i_15_n_6),
        .CO({mem_reg_i_14_n_6,mem_reg_i_14_n_7,mem_reg_i_14_n_8,mem_reg_i_14_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\q_tmp_reg[31] [24:21]),
        .S(tmp_V_reg_117[24:21]));
  CARRY4 mem_reg_i_15
       (.CI(mem_reg_i_8_n_6),
        .CO({mem_reg_i_15_n_6,mem_reg_i_15_n_7,mem_reg_i_15_n_8,mem_reg_i_15_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\q_tmp_reg[31] [20:17]),
        .S(tmp_V_reg_117[20:17]));
  LUT6 #(
    .INIT(64'h4040404040004040)) 
    mem_reg_i_16__1
       (.I0(ap_reg_pp0_iter1_exitcond_reg_108),
        .I1(ap_enable_reg_pp0_iter2_reg_n_6),
        .I2(inter0_2_V_V_full_n),
        .I3(\exitcond_reg_108_reg_n_6_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_6),
        .I5(inter0_1_V_V_empty_n),
        .O(WEBWE));
  LUT1 #(
    .INIT(2'h1)) 
    mem_reg_i_19
       (.I0(tmp_V_reg_117[6]),
        .O(mem_reg_i_19_n_6));
  LUT1 #(
    .INIT(2'h1)) 
    mem_reg_i_20
       (.I0(tmp_V_reg_117[5]),
        .O(mem_reg_i_20_n_6));
  LUT1 #(
    .INIT(2'h1)) 
    mem_reg_i_21
       (.I0(tmp_V_reg_117[2]),
        .O(mem_reg_i_21_n_6));
  LUT6 #(
    .INIT(64'hAAAA8AAAFFFFFFFF)) 
    mem_reg_i_42__1
       (.I0(inter0_1_V_V_empty_n),
        .I1(\exitcond_reg_108_reg_n_6_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_6),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(empty_n),
        .O(\raddr_reg[0] ));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_7__2
       (.I0(\raddr_reg[0] ),
        .I1(\raddr_reg[0]_0 ),
        .O(D));
  CARRY4 mem_reg_i_8
       (.CI(mem_reg_i_9_n_6),
        .CO({mem_reg_i_8_n_6,mem_reg_i_8_n_7,mem_reg_i_8_n_8,mem_reg_i_8_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\q_tmp_reg[31] [16:13]),
        .S(tmp_V_reg_117[16:13]));
  CARRY4 mem_reg_i_9
       (.CI(mem_reg_i_10_n_6),
        .CO({mem_reg_i_9_n_6,mem_reg_i_9_n_7,mem_reg_i_9_n_8,mem_reg_i_9_n_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\q_tmp_reg[31] [12:9]),
        .S(tmp_V_reg_117[12:9]));
  LUT4 #(
    .INIT(16'h00F8)) 
    start_once_reg_i_1__1
       (.I0(image_process_32u_U0_ap_start),
        .I1(start_for_StreamingDataWidthCo_1_U0_full_n),
        .I2(start_once_reg),
        .I3(Q),
        .O(start_once_reg_i_1__1_n_6));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__1_n_6),
        .Q(start_once_reg),
        .R(SR));
  LUT3 #(
    .INIT(8'h02)) 
    \tmp_V_reg_117[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(\exitcond_reg_108_reg_n_6_[0] ),
        .O(tmp_V_reg_1170));
  FDRE \tmp_V_reg_117_reg[0] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1170),
        .D(\dout_buf_reg[31] [0]),
        .Q(\q_tmp_reg[31] [0]),
        .R(1'b0));
  FDRE \tmp_V_reg_117_reg[10] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1170),
        .D(\dout_buf_reg[31] [10]),
        .Q(tmp_V_reg_117[10]),
        .R(1'b0));
  FDRE \tmp_V_reg_117_reg[11] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1170),
        .D(\dout_buf_reg[31] [11]),
        .Q(tmp_V_reg_117[11]),
        .R(1'b0));
  FDRE \tmp_V_reg_117_reg[12] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1170),
        .D(\dout_buf_reg[31] [12]),
        .Q(tmp_V_reg_117[12]),
        .R(1'b0));
  FDRE \tmp_V_reg_117_reg[13] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1170),
        .D(\dout_buf_reg[31] [13]),
        .Q(tmp_V_reg_117[13]),
        .R(1'b0));
  FDRE \tmp_V_reg_117_reg[14] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1170),
        .D(\dout_buf_reg[31] [14]),
        .Q(tmp_V_reg_117[14]),
        .R(1'b0));
  FDRE \tmp_V_reg_117_reg[15] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1170),
        .D(\dout_buf_reg[31] [15]),
        .Q(tmp_V_reg_117[15]),
        .R(1'b0));
  FDRE \tmp_V_reg_117_reg[16] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1170),
        .D(\dout_buf_reg[31] [16]),
        .Q(tmp_V_reg_117[16]),
        .R(1'b0));
  FDRE \tmp_V_reg_117_reg[17] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1170),
        .D(\dout_buf_reg[31] [17]),
        .Q(tmp_V_reg_117[17]),
        .R(1'b0));
  FDRE \tmp_V_reg_117_reg[18] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1170),
        .D(\dout_buf_reg[31] [18]),
        .Q(tmp_V_reg_117[18]),
        .R(1'b0));
  FDRE \tmp_V_reg_117_reg[19] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1170),
        .D(\dout_buf_reg[31] [19]),
        .Q(tmp_V_reg_117[19]),
        .R(1'b0));
  FDRE \tmp_V_reg_117_reg[1] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1170),
        .D(\dout_buf_reg[31] [1]),
        .Q(tmp_V_reg_117[1]),
        .R(1'b0));
  FDRE \tmp_V_reg_117_reg[20] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1170),
        .D(\dout_buf_reg[31] [20]),
        .Q(tmp_V_reg_117[20]),
        .R(1'b0));
  FDRE \tmp_V_reg_117_reg[21] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1170),
        .D(\dout_buf_reg[31] [21]),
        .Q(tmp_V_reg_117[21]),
        .R(1'b0));
  FDRE \tmp_V_reg_117_reg[22] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1170),
        .D(\dout_buf_reg[31] [22]),
        .Q(tmp_V_reg_117[22]),
        .R(1'b0));
  FDRE \tmp_V_reg_117_reg[23] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1170),
        .D(\dout_buf_reg[31] [23]),
        .Q(tmp_V_reg_117[23]),
        .R(1'b0));
  FDRE \tmp_V_reg_117_reg[24] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1170),
        .D(\dout_buf_reg[31] [24]),
        .Q(tmp_V_reg_117[24]),
        .R(1'b0));
  FDRE \tmp_V_reg_117_reg[25] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1170),
        .D(\dout_buf_reg[31] [25]),
        .Q(tmp_V_reg_117[25]),
        .R(1'b0));
  FDRE \tmp_V_reg_117_reg[26] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1170),
        .D(\dout_buf_reg[31] [26]),
        .Q(tmp_V_reg_117[26]),
        .R(1'b0));
  FDRE \tmp_V_reg_117_reg[27] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1170),
        .D(\dout_buf_reg[31] [27]),
        .Q(tmp_V_reg_117[27]),
        .R(1'b0));
  FDRE \tmp_V_reg_117_reg[28] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1170),
        .D(\dout_buf_reg[31] [28]),
        .Q(tmp_V_reg_117[28]),
        .R(1'b0));
  FDRE \tmp_V_reg_117_reg[29] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1170),
        .D(\dout_buf_reg[31] [29]),
        .Q(tmp_V_reg_117[29]),
        .R(1'b0));
  FDRE \tmp_V_reg_117_reg[2] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1170),
        .D(\dout_buf_reg[31] [2]),
        .Q(tmp_V_reg_117[2]),
        .R(1'b0));
  FDRE \tmp_V_reg_117_reg[30] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1170),
        .D(\dout_buf_reg[31] [30]),
        .Q(tmp_V_reg_117[30]),
        .R(1'b0));
  FDRE \tmp_V_reg_117_reg[31] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1170),
        .D(\dout_buf_reg[31] [31]),
        .Q(tmp_V_reg_117[31]),
        .R(1'b0));
  FDRE \tmp_V_reg_117_reg[3] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1170),
        .D(\dout_buf_reg[31] [3]),
        .Q(tmp_V_reg_117[3]),
        .R(1'b0));
  FDRE \tmp_V_reg_117_reg[4] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1170),
        .D(\dout_buf_reg[31] [4]),
        .Q(tmp_V_reg_117[4]),
        .R(1'b0));
  FDRE \tmp_V_reg_117_reg[5] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1170),
        .D(\dout_buf_reg[31] [5]),
        .Q(tmp_V_reg_117[5]),
        .R(1'b0));
  FDRE \tmp_V_reg_117_reg[6] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1170),
        .D(\dout_buf_reg[31] [6]),
        .Q(tmp_V_reg_117[6]),
        .R(1'b0));
  FDRE \tmp_V_reg_117_reg[7] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1170),
        .D(\dout_buf_reg[31] [7]),
        .Q(tmp_V_reg_117[7]),
        .R(1'b0));
  FDRE \tmp_V_reg_117_reg[8] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1170),
        .D(\dout_buf_reg[31] [8]),
        .Q(tmp_V_reg_117[8]),
        .R(1'b0));
  FDRE \tmp_V_reg_117_reg[9] 
       (.C(ap_clk),
        .CE(tmp_V_reg_1170),
        .D(\dout_buf_reg[31] [9]),
        .Q(tmp_V_reg_117[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5565555555555555)) 
    \usedw[4]_i_6__0 
       (.I0(\usedw_reg[1] ),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2_reg_n_6),
        .I3(ap_reg_pp0_iter1_exitcond_reg_108),
        .I4(inter0_2_V_V_full_n),
        .I5(dout_valid_reg_0),
        .O(S));
  LUT5 #(
    .INIT(32'h0020FFDF)) 
    \usedw[6]_i_1__1 
       (.I0(inter0_2_V_V_full_n),
        .I1(ap_reg_pp0_iter1_exitcond_reg_108),
        .I2(ap_enable_reg_pp0_iter2_reg_n_6),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(dout_valid_reg_0),
        .O(\usedw_reg[0] ));
  LUT6 #(
    .INIT(64'h2020202020002020)) 
    \waddr[6]_i_1__3 
       (.I0(inter0_2_V_V_full_n),
        .I1(ap_reg_pp0_iter1_exitcond_reg_108),
        .I2(ap_enable_reg_pp0_iter2_reg_n_6),
        .I3(\exitcond_reg_108_reg_n_6_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_6),
        .I5(inter0_1_V_V_empty_n),
        .O(\waddr_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Streamibkb
   (start_for_StreamingDataWidthCo_U0_full_n,
    StreamingDataWidthCo_U0_ap_start,
    ap_clk,
    ap_rst_n,
    ap_ready,
    Mem2Stream_Batch9_U0_ap_start,
    start_once_reg,
    Mem2Stream_Batch9_U0_start_write,
    SR);
  output start_for_StreamingDataWidthCo_U0_full_n;
  output StreamingDataWidthCo_U0_ap_start;
  input ap_clk;
  input ap_rst_n;
  input ap_ready;
  input Mem2Stream_Batch9_U0_ap_start;
  input start_once_reg;
  input Mem2Stream_Batch9_U0_start_write;
  input [0:0]SR;

  wire Mem2Stream_Batch9_U0_ap_start;
  wire Mem2Stream_Batch9_U0_start_write;
  wire [0:0]SR;
  wire StreamingDataWidthCo_U0_ap_start;
  wire ap_clk;
  wire ap_ready;
  wire ap_rst_n;
  wire internal_empty_n_i_1__0_n_6;
  wire internal_full_n_i_1__0_n_6;
  wire mOutPtr0__5;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_6 ;
  wire \mOutPtr[1]_i_1_n_6 ;
  wire \mOutPtr_reg_n_6_[0] ;
  wire \mOutPtr_reg_n_6_[1] ;
  wire start_for_StreamingDataWidthCo_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__0
       (.I0(StreamingDataWidthCo_U0_ap_start),
        .I1(mOutPtr0__5),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_6_[1] ),
        .I5(\mOutPtr_reg_n_6_[0] ),
        .O(internal_empty_n_i_1__0_n_6));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_6),
        .Q(StreamingDataWidthCo_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__0
       (.I0(mOutPtr0__5),
        .I1(\mOutPtr_reg_n_6_[1] ),
        .I2(\mOutPtr_reg_n_6_[0] ),
        .I3(start_for_StreamingDataWidthCo_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__0_n_6));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT5 #(
    .INIT(32'h02220000)) 
    internal_full_n_i_2__0
       (.I0(Mem2Stream_Batch9_U0_ap_start),
        .I1(start_once_reg),
        .I2(ap_ready),
        .I3(StreamingDataWidthCo_U0_ap_start),
        .I4(start_for_StreamingDataWidthCo_U0_full_n),
        .O(mOutPtr0__5));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT5 #(
    .INIT(32'hA2AA0000)) 
    internal_full_n_i_3
       (.I0(ap_ready),
        .I1(Mem2Stream_Batch9_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_StreamingDataWidthCo_U0_full_n),
        .I4(StreamingDataWidthCo_U0_ap_start),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_6),
        .Q(start_for_StreamingDataWidthCo_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2DDD0FFFD222F000)) 
    \mOutPtr[0]_i_1 
       (.I0(Mem2Stream_Batch9_U0_ap_start),
        .I1(start_once_reg),
        .I2(ap_ready),
        .I3(StreamingDataWidthCo_U0_ap_start),
        .I4(start_for_StreamingDataWidthCo_U0_full_n),
        .I5(\mOutPtr_reg_n_6_[0] ),
        .O(\mOutPtr[0]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hE777AFFF18885000)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_6_[0] ),
        .I1(start_for_StreamingDataWidthCo_U0_full_n),
        .I2(StreamingDataWidthCo_U0_ap_start),
        .I3(ap_ready),
        .I4(Mem2Stream_Batch9_U0_start_write),
        .I5(\mOutPtr_reg_n_6_[1] ),
        .O(\mOutPtr[1]_i_1_n_6 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_6 ),
        .Q(\mOutPtr_reg_n_6_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_6 ),
        .Q(\mOutPtr_reg_n_6_[1] ),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_StreamidEe
   (start_for_StreamingDataWidthCo_1_U0_full_n,
    StreamingDataWidthCo_1_U0_ap_start,
    ap_NS_fsm18_out,
    ap_clk,
    Q,
    ap_rst_n,
    start_once_reg,
    image_process_32u_U0_ap_start,
    image_process_32u_U0_start_write,
    SR);
  output start_for_StreamingDataWidthCo_1_U0_full_n;
  output StreamingDataWidthCo_1_U0_ap_start;
  output ap_NS_fsm18_out;
  input ap_clk;
  input [1:0]Q;
  input ap_rst_n;
  input start_once_reg;
  input image_process_32u_U0_ap_start;
  input image_process_32u_U0_start_write;
  input [0:0]SR;

  wire [1:0]Q;
  wire [0:0]SR;
  wire StreamingDataWidthCo_1_U0_ap_start;
  wire ap_NS_fsm18_out;
  wire ap_clk;
  wire ap_rst_n;
  wire image_process_32u_U0_ap_start;
  wire image_process_32u_U0_start_write;
  wire internal_empty_n_i_1__2_n_6;
  wire internal_full_n_i_1__2_n_6;
  wire mOutPtr0__5;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_6 ;
  wire \mOutPtr[1]_i_1_n_6 ;
  wire \mOutPtr_reg_n_6_[0] ;
  wire \mOutPtr_reg_n_6_[1] ;
  wire start_for_StreamingDataWidthCo_1_U0_full_n;
  wire start_once_reg;

  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_66[0]_i_8 
       (.I0(StreamingDataWidthCo_1_U0_ap_start),
        .I1(Q[0]),
        .O(ap_NS_fsm18_out));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__2
       (.I0(StreamingDataWidthCo_1_U0_ap_start),
        .I1(mOutPtr0__5),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_6_[1] ),
        .I5(\mOutPtr_reg_n_6_[0] ),
        .O(internal_empty_n_i_1__2_n_6));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_6),
        .Q(StreamingDataWidthCo_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__2
       (.I0(mOutPtr0__5),
        .I1(\mOutPtr_reg_n_6_[1] ),
        .I2(\mOutPtr_reg_n_6_[0] ),
        .I3(start_for_StreamingDataWidthCo_1_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__2_n_6));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT5 #(
    .INIT(32'h04440000)) 
    internal_full_n_i_2__2
       (.I0(start_once_reg),
        .I1(image_process_32u_U0_ap_start),
        .I2(Q[1]),
        .I3(StreamingDataWidthCo_1_U0_ap_start),
        .I4(start_for_StreamingDataWidthCo_1_U0_full_n),
        .O(mOutPtr0__5));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT5 #(
    .INIT(32'h8AAA0000)) 
    internal_full_n_i_3__1
       (.I0(Q[1]),
        .I1(start_once_reg),
        .I2(image_process_32u_U0_ap_start),
        .I3(start_for_StreamingDataWidthCo_1_U0_full_n),
        .I4(StreamingDataWidthCo_1_U0_ap_start),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_6),
        .Q(start_for_StreamingDataWidthCo_1_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4BBB0FFFB444F000)) 
    \mOutPtr[0]_i_1 
       (.I0(start_once_reg),
        .I1(image_process_32u_U0_ap_start),
        .I2(Q[1]),
        .I3(StreamingDataWidthCo_1_U0_ap_start),
        .I4(start_for_StreamingDataWidthCo_1_U0_full_n),
        .I5(\mOutPtr_reg_n_6_[0] ),
        .O(\mOutPtr[0]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hE777AFFF18885000)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_6_[0] ),
        .I1(start_for_StreamingDataWidthCo_1_U0_full_n),
        .I2(StreamingDataWidthCo_1_U0_ap_start),
        .I3(Q[1]),
        .I4(image_process_32u_U0_start_write),
        .I5(\mOutPtr_reg_n_6_[1] ),
        .O(\mOutPtr[1]_i_1_n_6 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_6 ),
        .Q(\mOutPtr_reg_n_6_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_6 ),
        .Q(\mOutPtr_reg_n_6_[1] ),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_image_pcud
   (start_for_image_process_32u_U0_full_n,
    image_process_32u_U0_ap_start,
    image_process_32u_U0_start_write,
    ap_clk,
    start_for_StreamingDataWidthCo_1_U0_full_n,
    start_once_reg,
    ap_rst_n,
    Q,
    StreamingDataWidthCo_U0_ap_start,
    start_once_reg_0,
    StreamingDataWidthCo_U0_start_write,
    SR);
  output start_for_image_process_32u_U0_full_n;
  output image_process_32u_U0_ap_start;
  output image_process_32u_U0_start_write;
  input ap_clk;
  input start_for_StreamingDataWidthCo_1_U0_full_n;
  input start_once_reg;
  input ap_rst_n;
  input [0:0]Q;
  input StreamingDataWidthCo_U0_ap_start;
  input start_once_reg_0;
  input StreamingDataWidthCo_U0_start_write;
  input [0:0]SR;

  wire [0:0]Q;
  wire [0:0]SR;
  wire StreamingDataWidthCo_U0_ap_start;
  wire StreamingDataWidthCo_U0_start_write;
  wire ap_clk;
  wire ap_rst_n;
  wire image_process_32u_U0_ap_start;
  wire image_process_32u_U0_start_write;
  wire internal_empty_n_i_1__1_n_6;
  wire internal_full_n_i_1__1_n_6;
  wire mOutPtr0__5;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_6 ;
  wire \mOutPtr[1]_i_1_n_6 ;
  wire \mOutPtr_reg_n_6_[0] ;
  wire \mOutPtr_reg_n_6_[1] ;
  wire start_for_StreamingDataWidthCo_1_U0_full_n;
  wire start_for_image_process_32u_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__1
       (.I0(image_process_32u_U0_ap_start),
        .I1(mOutPtr0__5),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_6_[1] ),
        .I5(\mOutPtr_reg_n_6_[0] ),
        .O(internal_empty_n_i_1__1_n_6));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_6),
        .Q(image_process_32u_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__1
       (.I0(mOutPtr0__5),
        .I1(\mOutPtr_reg_n_6_[1] ),
        .I2(\mOutPtr_reg_n_6_[0] ),
        .I3(start_for_image_process_32u_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__1_n_6));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT5 #(
    .INIT(32'h02220000)) 
    internal_full_n_i_2__1
       (.I0(StreamingDataWidthCo_U0_ap_start),
        .I1(start_once_reg_0),
        .I2(Q),
        .I3(image_process_32u_U0_ap_start),
        .I4(start_for_image_process_32u_U0_full_n),
        .O(mOutPtr0__5));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT5 #(
    .INIT(32'hA2AA0000)) 
    internal_full_n_i_3__0
       (.I0(Q),
        .I1(StreamingDataWidthCo_U0_ap_start),
        .I2(start_once_reg_0),
        .I3(start_for_image_process_32u_U0_full_n),
        .I4(image_process_32u_U0_ap_start),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_6),
        .Q(start_for_image_process_32u_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2DDD0FFFD222F000)) 
    \mOutPtr[0]_i_1 
       (.I0(StreamingDataWidthCo_U0_ap_start),
        .I1(start_once_reg_0),
        .I2(Q),
        .I3(image_process_32u_U0_ap_start),
        .I4(start_for_image_process_32u_U0_full_n),
        .I5(\mOutPtr_reg_n_6_[0] ),
        .O(\mOutPtr[0]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hE777AFFF18885000)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_6_[0] ),
        .I1(start_for_image_process_32u_U0_full_n),
        .I2(image_process_32u_U0_ap_start),
        .I3(Q),
        .I4(StreamingDataWidthCo_U0_start_write),
        .I5(\mOutPtr_reg_n_6_[1] ),
        .O(\mOutPtr[1]_i_1_n_6 ));
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[1]_i_2__1 
       (.I0(image_process_32u_U0_ap_start),
        .I1(start_for_StreamingDataWidthCo_1_U0_full_n),
        .I2(start_once_reg),
        .O(image_process_32u_U0_start_write));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_6 ),
        .Q(\mOutPtr_reg_n_6_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_6 ),
        .Q(\mOutPtr_reg_n_6_[1] ),
        .S(SR));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
