;buildInfoPackage: chisel3, version: 3.3.1, scalaVersion: 2.12.11, sbtVersion: 1.3.10
circuit exu : 
  extmodule gated_latch : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch @[lib.scala 334:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 335:14]
    clkhdr.CK <= io.clk @[lib.scala 336:18]
    clkhdr.EN <= io.en @[lib.scala 337:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 338:18]
    
  extmodule gated_latch_1 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_1 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_1 @[lib.scala 334:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 335:14]
    clkhdr.CK <= io.clk @[lib.scala 336:18]
    clkhdr.EN <= io.en @[lib.scala 337:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 338:18]
    
  extmodule gated_latch_2 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_2 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_2 @[lib.scala 334:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 335:14]
    clkhdr.CK <= io.clk @[lib.scala 336:18]
    clkhdr.EN <= io.en @[lib.scala 337:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 338:18]
    
  extmodule gated_latch_3 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_3 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_3 @[lib.scala 334:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 335:14]
    clkhdr.CK <= io.clk @[lib.scala 336:18]
    clkhdr.EN <= io.en @[lib.scala 337:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 338:18]
    
  extmodule gated_latch_4 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_4 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_4 @[lib.scala 334:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 335:14]
    clkhdr.CK <= io.clk @[lib.scala 336:18]
    clkhdr.EN <= io.en @[lib.scala 337:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 338:18]
    
  extmodule gated_latch_5 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_5 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_5 @[lib.scala 334:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 335:14]
    clkhdr.CK <= io.clk @[lib.scala 336:18]
    clkhdr.EN <= io.en @[lib.scala 337:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 338:18]
    
  extmodule gated_latch_6 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_6 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_6 @[lib.scala 334:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 335:14]
    clkhdr.CK <= io.clk @[lib.scala 336:18]
    clkhdr.EN <= io.en @[lib.scala 337:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 338:18]
    
  extmodule gated_latch_7 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_7 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_7 @[lib.scala 334:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 335:14]
    clkhdr.CK <= io.clk @[lib.scala 336:18]
    clkhdr.EN <= io.en @[lib.scala 337:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 338:18]
    
  extmodule gated_latch_8 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_8 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_8 @[lib.scala 334:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 335:14]
    clkhdr.CK <= io.clk @[lib.scala 336:18]
    clkhdr.EN <= io.en @[lib.scala 337:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 338:18]
    
  extmodule gated_latch_9 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_9 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_9 @[lib.scala 334:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 335:14]
    clkhdr.CK <= io.clk @[lib.scala 336:18]
    clkhdr.EN <= io.en @[lib.scala 337:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 338:18]
    
  extmodule gated_latch_10 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_10 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_10 @[lib.scala 334:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 335:14]
    clkhdr.CK <= io.clk @[lib.scala 336:18]
    clkhdr.EN <= io.en @[lib.scala 337:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 338:18]
    
  extmodule gated_latch_11 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_11 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_11 @[lib.scala 334:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 335:14]
    clkhdr.CK <= io.clk @[lib.scala 336:18]
    clkhdr.EN <= io.en @[lib.scala 337:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 338:18]
    
  extmodule gated_latch_12 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_12 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_12 @[lib.scala 334:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 335:14]
    clkhdr.CK <= io.clk @[lib.scala 336:18]
    clkhdr.EN <= io.en @[lib.scala 337:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 338:18]
    
  extmodule gated_latch_13 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_13 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_13 @[lib.scala 334:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 335:14]
    clkhdr.CK <= io.clk @[lib.scala 336:18]
    clkhdr.EN <= io.en @[lib.scala 337:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 338:18]
    
  extmodule gated_latch_14 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_14 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_14 @[lib.scala 334:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 335:14]
    clkhdr.CK <= io.clk @[lib.scala 336:18]
    clkhdr.EN <= io.en @[lib.scala 337:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 338:18]
    
  extmodule gated_latch_15 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_15 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_15 @[lib.scala 334:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 335:14]
    clkhdr.CK <= io.clk @[lib.scala 336:18]
    clkhdr.EN <= io.en @[lib.scala 337:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 338:18]
    
  extmodule gated_latch_16 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_16 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_16 @[lib.scala 334:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 335:14]
    clkhdr.CK <= io.clk @[lib.scala 336:18]
    clkhdr.EN <= io.en @[lib.scala 337:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 338:18]
    
  extmodule gated_latch_17 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_17 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_17 @[lib.scala 334:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 335:14]
    clkhdr.CK <= io.clk @[lib.scala 336:18]
    clkhdr.EN <= io.en @[lib.scala 337:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 338:18]
    
  extmodule gated_latch_18 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_18 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_18 @[lib.scala 334:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 335:14]
    clkhdr.CK <= io.clk @[lib.scala 336:18]
    clkhdr.EN <= io.en @[lib.scala 337:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 338:18]
    
  extmodule gated_latch_19 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_19 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_19 @[lib.scala 334:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 335:14]
    clkhdr.CK <= io.clk @[lib.scala 336:18]
    clkhdr.EN <= io.en @[lib.scala 337:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 338:18]
    
  module exu_alu_ctl : 
    input clock : Clock
    input reset : AsyncReset
    output io : {dec_alu : {flip dec_i0_alu_decode_d : UInt<1>, flip dec_csr_ren_d : UInt<1>, flip dec_i0_br_immed_d : UInt<12>, exu_i0_pc_x : UInt<31>}, flip dec_i0_pc_d : UInt<31>, flip scan_mode : UInt<1>, flip flush_upper_x : UInt<1>, flip dec_tlu_flush_lower_r : UInt<1>, flip enable : UInt<1>, flip i0_ap : {land : UInt<1>, lor : UInt<1>, lxor : UInt<1>, sll : UInt<1>, srl : UInt<1>, sra : UInt<1>, beq : UInt<1>, bne : UInt<1>, blt : UInt<1>, bge : UInt<1>, add : UInt<1>, sub : UInt<1>, slt : UInt<1>, unsign : UInt<1>, jal : UInt<1>, predict_t : UInt<1>, predict_nt : UInt<1>, csr_write : UInt<1>, csr_imm : UInt<1>}, flip a_in : SInt<32>, flip b_in : UInt<32>, flip pp_in : {valid : UInt<1>, bits : {misp : UInt<1>, ataken : UInt<1>, boffset : UInt<1>, pc4 : UInt<1>, hist : UInt<2>, toffset : UInt<12>, br_error : UInt<1>, br_start_error : UInt<1>, prett : UInt<31>, pcall : UInt<1>, pret : UInt<1>, pja : UInt<1>, way : UInt<1>}}, result_ff : UInt<32>, flush_upper_out : UInt<1>, flush_final_out : UInt<1>, flush_path_out : UInt<31>, pred_correct_out : UInt<1>, predict_p_out : {valid : UInt<1>, bits : {misp : UInt<1>, ataken : UInt<1>, boffset : UInt<1>, pc4 : UInt<1>, hist : UInt<2>, toffset : UInt<12>, br_error : UInt<1>, br_start_error : UInt<1>, prett : UInt<31>, pcall : UInt<1>, pret : UInt<1>, pja : UInt<1>, way : UInt<1>}}}
    
    node _T = bits(io.scan_mode, 0, 0) @[exu_alu_ctl.scala 30:80]
    inst rvclkhdr of rvclkhdr_18 @[lib.scala 368:23]
    rvclkhdr.clock <= clock
    rvclkhdr.reset <= reset
    rvclkhdr.io.clk <= clock @[lib.scala 370:18]
    rvclkhdr.io.en <= io.enable @[lib.scala 371:17]
    rvclkhdr.io.scan_mode <= _T @[lib.scala 372:24]
    reg _T_1 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16]
    _T_1 <= io.dec_i0_pc_d @[lib.scala 374:16]
    io.dec_alu.exu_i0_pc_x <= _T_1 @[exu_alu_ctl.scala 30:26]
    wire result : UInt<32>
    result <= UInt<1>("h00")
    node _T_2 = bits(io.scan_mode, 0, 0) @[exu_alu_ctl.scala 32:62]
    inst rvclkhdr_1 of rvclkhdr_19 @[lib.scala 368:23]
    rvclkhdr_1.clock <= clock
    rvclkhdr_1.reset <= reset
    rvclkhdr_1.io.clk <= clock @[lib.scala 370:18]
    rvclkhdr_1.io.en <= io.enable @[lib.scala 371:17]
    rvclkhdr_1.io.scan_mode <= _T_2 @[lib.scala 372:24]
    reg _T_3 : UInt, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16]
    _T_3 <= result @[lib.scala 374:16]
    io.result_ff <= _T_3 @[exu_alu_ctl.scala 32:16]
    node _T_4 = bits(io.i0_ap.sub, 0, 0) @[exu_alu_ctl.scala 34:32]
    node _T_5 = not(io.b_in) @[exu_alu_ctl.scala 34:40]
    node bm = mux(_T_4, _T_5, io.b_in) @[exu_alu_ctl.scala 34:17]
    wire aout : UInt<33>
    aout <= UInt<1>("h00")
    node _T_6 = bits(io.i0_ap.sub, 0, 0) @[exu_alu_ctl.scala 37:28]
    node _T_7 = asUInt(io.a_in) @[Cat.scala 29:58]
    node _T_8 = cat(UInt<1>("h00"), _T_7) @[Cat.scala 29:58]
    node _T_9 = not(io.b_in) @[exu_alu_ctl.scala 37:73]
    node _T_10 = cat(UInt<1>("h00"), _T_9) @[Cat.scala 29:58]
    node _T_11 = add(_T_8, _T_10) @[exu_alu_ctl.scala 37:58]
    node _T_12 = tail(_T_11, 1) @[exu_alu_ctl.scala 37:58]
    node _T_13 = cat(UInt<32>("h00"), io.i0_ap.sub) @[Cat.scala 29:58]
    node _T_14 = add(_T_12, _T_13) @[exu_alu_ctl.scala 37:83]
    node _T_15 = tail(_T_14, 1) @[exu_alu_ctl.scala 37:83]
    node _T_16 = asUInt(io.a_in) @[Cat.scala 29:58]
    node _T_17 = cat(UInt<1>("h00"), _T_16) @[Cat.scala 29:58]
    node _T_18 = cat(UInt<1>("h00"), io.b_in) @[Cat.scala 29:58]
    node _T_19 = add(_T_17, _T_18) @[exu_alu_ctl.scala 37:138]
    node _T_20 = tail(_T_19, 1) @[exu_alu_ctl.scala 37:138]
    node _T_21 = cat(UInt<32>("h00"), io.i0_ap.sub) @[Cat.scala 29:58]
    node _T_22 = add(_T_20, _T_21) @[exu_alu_ctl.scala 37:163]
    node _T_23 = tail(_T_22, 1) @[exu_alu_ctl.scala 37:163]
    node _T_24 = mux(_T_6, _T_15, _T_23) @[exu_alu_ctl.scala 37:14]
    aout <= _T_24 @[exu_alu_ctl.scala 37:8]
    node cout = bits(aout, 32, 32) @[exu_alu_ctl.scala 38:18]
    node _T_25 = bits(io.a_in, 31, 31) @[exu_alu_ctl.scala 40:22]
    node _T_26 = eq(_T_25, UInt<1>("h00")) @[exu_alu_ctl.scala 40:14]
    node _T_27 = bits(bm, 31, 31) @[exu_alu_ctl.scala 40:32]
    node _T_28 = eq(_T_27, UInt<1>("h00")) @[exu_alu_ctl.scala 40:29]
    node _T_29 = and(_T_26, _T_28) @[exu_alu_ctl.scala 40:27]
    node _T_30 = bits(aout, 31, 31) @[exu_alu_ctl.scala 40:44]
    node _T_31 = and(_T_29, _T_30) @[exu_alu_ctl.scala 40:37]
    node _T_32 = bits(io.a_in, 31, 31) @[exu_alu_ctl.scala 40:61]
    node _T_33 = bits(bm, 31, 31) @[exu_alu_ctl.scala 40:71]
    node _T_34 = and(_T_32, _T_33) @[exu_alu_ctl.scala 40:66]
    node _T_35 = bits(aout, 31, 31) @[exu_alu_ctl.scala 40:83]
    node _T_36 = eq(_T_35, UInt<1>("h00")) @[exu_alu_ctl.scala 40:78]
    node _T_37 = and(_T_34, _T_36) @[exu_alu_ctl.scala 40:76]
    node ov = or(_T_31, _T_37) @[exu_alu_ctl.scala 40:50]
    node _T_38 = asSInt(io.b_in) @[exu_alu_ctl.scala 42:50]
    node eq = eq(io.a_in, _T_38) @[exu_alu_ctl.scala 42:38]
    node ne = not(eq) @[exu_alu_ctl.scala 43:29]
    node neg = bits(aout, 31, 31) @[exu_alu_ctl.scala 44:34]
    node _T_39 = eq(io.i0_ap.unsign, UInt<1>("h00")) @[exu_alu_ctl.scala 45:30]
    node _T_40 = xor(neg, ov) @[exu_alu_ctl.scala 45:54]
    node _T_41 = and(_T_39, _T_40) @[exu_alu_ctl.scala 45:47]
    node _T_42 = eq(cout, UInt<1>("h00")) @[exu_alu_ctl.scala 45:84]
    node _T_43 = and(io.i0_ap.unsign, _T_42) @[exu_alu_ctl.scala 45:82]
    node lt = or(_T_41, _T_43) @[exu_alu_ctl.scala 45:61]
    node ge = eq(lt, UInt<1>("h00")) @[exu_alu_ctl.scala 46:29]
    node _T_44 = bits(io.dec_alu.dec_csr_ren_d, 0, 0) @[exu_alu_ctl.scala 50:30]
    node _T_45 = asSInt(io.b_in) @[exu_alu_ctl.scala 50:61]
    node _T_46 = bits(io.i0_ap.land, 0, 0) @[exu_alu_ctl.scala 51:19]
    node _T_47 = asSInt(io.b_in) @[exu_alu_ctl.scala 51:53]
    node _T_48 = and(io.a_in, _T_47) @[exu_alu_ctl.scala 51:42]
    node _T_49 = asSInt(_T_48) @[exu_alu_ctl.scala 51:42]
    node _T_50 = bits(io.i0_ap.lor, 0, 0) @[exu_alu_ctl.scala 52:18]
    node _T_51 = asSInt(io.b_in) @[exu_alu_ctl.scala 52:53]
    node _T_52 = or(io.a_in, _T_51) @[exu_alu_ctl.scala 52:42]
    node _T_53 = asSInt(_T_52) @[exu_alu_ctl.scala 52:42]
    node _T_54 = bits(io.i0_ap.lxor, 0, 0) @[exu_alu_ctl.scala 53:19]
    node _T_55 = asSInt(io.b_in) @[exu_alu_ctl.scala 53:53]
    node _T_56 = xor(io.a_in, _T_55) @[exu_alu_ctl.scala 53:42]
    node _T_57 = asSInt(_T_56) @[exu_alu_ctl.scala 53:42]
    wire _T_58 : SInt<32> @[Mux.scala 27:72]
    node _T_59 = asUInt(_T_45) @[Mux.scala 27:72]
    node _T_60 = asSInt(_T_59) @[Mux.scala 27:72]
    _T_58 <= _T_60 @[Mux.scala 27:72]
    wire _T_61 : SInt<32> @[Mux.scala 27:72]
    node _T_62 = asUInt(_T_49) @[Mux.scala 27:72]
    node _T_63 = asSInt(_T_62) @[Mux.scala 27:72]
    _T_61 <= _T_63 @[Mux.scala 27:72]
    wire _T_64 : SInt<32> @[Mux.scala 27:72]
    node _T_65 = asUInt(_T_53) @[Mux.scala 27:72]
    node _T_66 = asSInt(_T_65) @[Mux.scala 27:72]
    _T_64 <= _T_66 @[Mux.scala 27:72]
    wire _T_67 : SInt<32> @[Mux.scala 27:72]
    node _T_68 = asUInt(_T_57) @[Mux.scala 27:72]
    node _T_69 = asSInt(_T_68) @[Mux.scala 27:72]
    _T_67 <= _T_69 @[Mux.scala 27:72]
    node _T_70 = mux(_T_44, _T_58, asSInt(UInt<1>("h00"))) @[Mux.scala 27:72]
    node _T_71 = mux(_T_46, _T_61, asSInt(UInt<1>("h00"))) @[Mux.scala 27:72]
    node _T_72 = mux(_T_50, _T_64, asSInt(UInt<1>("h00"))) @[Mux.scala 27:72]
    node _T_73 = mux(_T_54, _T_67, asSInt(UInt<1>("h00"))) @[Mux.scala 27:72]
    node _T_74 = or(_T_70, _T_71) @[Mux.scala 27:72]
    node _T_75 = asSInt(_T_74) @[Mux.scala 27:72]
    node _T_76 = or(_T_75, _T_72) @[Mux.scala 27:72]
    node _T_77 = asSInt(_T_76) @[Mux.scala 27:72]
    node _T_78 = or(_T_77, _T_73) @[Mux.scala 27:72]
    node _T_79 = asSInt(_T_78) @[Mux.scala 27:72]
    wire lout : SInt<32> @[Mux.scala 27:72]
    node _T_80 = asUInt(_T_79) @[Mux.scala 27:72]
    node _T_81 = asSInt(_T_80) @[Mux.scala 27:72]
    lout <= _T_81 @[Mux.scala 27:72]
    node _T_82 = bits(io.i0_ap.sll, 0, 0) @[exu_alu_ctl.scala 56:18]
    node _T_83 = bits(io.b_in, 4, 0) @[exu_alu_ctl.scala 56:63]
    node _T_84 = cat(UInt<1>("h00"), _T_83) @[Cat.scala 29:58]
    node _T_85 = sub(UInt<6>("h020"), _T_84) @[exu_alu_ctl.scala 56:41]
    node _T_86 = tail(_T_85, 1) @[exu_alu_ctl.scala 56:41]
    node _T_87 = bits(io.i0_ap.srl, 0, 0) @[exu_alu_ctl.scala 57:18]
    node _T_88 = bits(io.b_in, 4, 0) @[exu_alu_ctl.scala 57:63]
    node _T_89 = cat(UInt<1>("h00"), _T_88) @[Cat.scala 29:58]
    node _T_90 = bits(io.i0_ap.sra, 0, 0) @[exu_alu_ctl.scala 58:18]
    node _T_91 = bits(io.b_in, 4, 0) @[exu_alu_ctl.scala 58:63]
    node _T_92 = cat(UInt<1>("h00"), _T_91) @[Cat.scala 29:58]
    node _T_93 = mux(_T_82, _T_86, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_94 = mux(_T_87, _T_89, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_95 = mux(_T_90, _T_92, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_96 = or(_T_93, _T_94) @[Mux.scala 27:72]
    node _T_97 = or(_T_96, _T_95) @[Mux.scala 27:72]
    wire shift_amount : UInt<6> @[Mux.scala 27:72]
    shift_amount <= _T_97 @[Mux.scala 27:72]
    wire shift_mask : UInt<32>
    shift_mask <= UInt<1>("h00")
    wire _T_98 : UInt<1>[5] @[lib.scala 12:48]
    _T_98[0] <= io.i0_ap.sll @[lib.scala 12:48]
    _T_98[1] <= io.i0_ap.sll @[lib.scala 12:48]
    _T_98[2] <= io.i0_ap.sll @[lib.scala 12:48]
    _T_98[3] <= io.i0_ap.sll @[lib.scala 12:48]
    _T_98[4] <= io.i0_ap.sll @[lib.scala 12:48]
    node _T_99 = cat(_T_98[0], _T_98[1]) @[Cat.scala 29:58]
    node _T_100 = cat(_T_99, _T_98[2]) @[Cat.scala 29:58]
    node _T_101 = cat(_T_100, _T_98[3]) @[Cat.scala 29:58]
    node _T_102 = cat(_T_101, _T_98[4]) @[Cat.scala 29:58]
    node _T_103 = bits(io.b_in, 4, 0) @[exu_alu_ctl.scala 61:73]
    node _T_104 = and(_T_102, _T_103) @[exu_alu_ctl.scala 61:64]
    node _T_105 = dshl(UInt<32>("h0ffffffff"), _T_104) @[exu_alu_ctl.scala 61:39]
    shift_mask <= _T_105 @[exu_alu_ctl.scala 61:14]
    wire shift_extend : UInt<63>
    shift_extend <= UInt<1>("h00")
    wire _T_106 : UInt<1>[31] @[lib.scala 12:48]
    _T_106[0] <= io.i0_ap.sra @[lib.scala 12:48]
    _T_106[1] <= io.i0_ap.sra @[lib.scala 12:48]
    _T_106[2] <= io.i0_ap.sra @[lib.scala 12:48]
    _T_106[3] <= io.i0_ap.sra @[lib.scala 12:48]
    _T_106[4] <= io.i0_ap.sra @[lib.scala 12:48]
    _T_106[5] <= io.i0_ap.sra @[lib.scala 12:48]
    _T_106[6] <= io.i0_ap.sra @[lib.scala 12:48]
    _T_106[7] <= io.i0_ap.sra @[lib.scala 12:48]
    _T_106[8] <= io.i0_ap.sra @[lib.scala 12:48]
    _T_106[9] <= io.i0_ap.sra @[lib.scala 12:48]
    _T_106[10] <= io.i0_ap.sra @[lib.scala 12:48]
    _T_106[11] <= io.i0_ap.sra @[lib.scala 12:48]
    _T_106[12] <= io.i0_ap.sra @[lib.scala 12:48]
    _T_106[13] <= io.i0_ap.sra @[lib.scala 12:48]
    _T_106[14] <= io.i0_ap.sra @[lib.scala 12:48]
    _T_106[15] <= io.i0_ap.sra @[lib.scala 12:48]
    _T_106[16] <= io.i0_ap.sra @[lib.scala 12:48]
    _T_106[17] <= io.i0_ap.sra @[lib.scala 12:48]
    _T_106[18] <= io.i0_ap.sra @[lib.scala 12:48]
    _T_106[19] <= io.i0_ap.sra @[lib.scala 12:48]
    _T_106[20] <= io.i0_ap.sra @[lib.scala 12:48]
    _T_106[21] <= io.i0_ap.sra @[lib.scala 12:48]
    _T_106[22] <= io.i0_ap.sra @[lib.scala 12:48]
    _T_106[23] <= io.i0_ap.sra @[lib.scala 12:48]
    _T_106[24] <= io.i0_ap.sra @[lib.scala 12:48]
    _T_106[25] <= io.i0_ap.sra @[lib.scala 12:48]
    _T_106[26] <= io.i0_ap.sra @[lib.scala 12:48]
    _T_106[27] <= io.i0_ap.sra @[lib.scala 12:48]
    _T_106[28] <= io.i0_ap.sra @[lib.scala 12:48]
    _T_106[29] <= io.i0_ap.sra @[lib.scala 12:48]
    _T_106[30] <= io.i0_ap.sra @[lib.scala 12:48]
    node _T_107 = cat(_T_106[0], _T_106[1]) @[Cat.scala 29:58]
    node _T_108 = cat(_T_107, _T_106[2]) @[Cat.scala 29:58]
    node _T_109 = cat(_T_108, _T_106[3]) @[Cat.scala 29:58]
    node _T_110 = cat(_T_109, _T_106[4]) @[Cat.scala 29:58]
    node _T_111 = cat(_T_110, _T_106[5]) @[Cat.scala 29:58]
    node _T_112 = cat(_T_111, _T_106[6]) @[Cat.scala 29:58]
    node _T_113 = cat(_T_112, _T_106[7]) @[Cat.scala 29:58]
    node _T_114 = cat(_T_113, _T_106[8]) @[Cat.scala 29:58]
    node _T_115 = cat(_T_114, _T_106[9]) @[Cat.scala 29:58]
    node _T_116 = cat(_T_115, _T_106[10]) @[Cat.scala 29:58]
    node _T_117 = cat(_T_116, _T_106[11]) @[Cat.scala 29:58]
    node _T_118 = cat(_T_117, _T_106[12]) @[Cat.scala 29:58]
    node _T_119 = cat(_T_118, _T_106[13]) @[Cat.scala 29:58]
    node _T_120 = cat(_T_119, _T_106[14]) @[Cat.scala 29:58]
    node _T_121 = cat(_T_120, _T_106[15]) @[Cat.scala 29:58]
    node _T_122 = cat(_T_121, _T_106[16]) @[Cat.scala 29:58]
    node _T_123 = cat(_T_122, _T_106[17]) @[Cat.scala 29:58]
    node _T_124 = cat(_T_123, _T_106[18]) @[Cat.scala 29:58]
    node _T_125 = cat(_T_124, _T_106[19]) @[Cat.scala 29:58]
    node _T_126 = cat(_T_125, _T_106[20]) @[Cat.scala 29:58]
    node _T_127 = cat(_T_126, _T_106[21]) @[Cat.scala 29:58]
    node _T_128 = cat(_T_127, _T_106[22]) @[Cat.scala 29:58]
    node _T_129 = cat(_T_128, _T_106[23]) @[Cat.scala 29:58]
    node _T_130 = cat(_T_129, _T_106[24]) @[Cat.scala 29:58]
    node _T_131 = cat(_T_130, _T_106[25]) @[Cat.scala 29:58]
    node _T_132 = cat(_T_131, _T_106[26]) @[Cat.scala 29:58]
    node _T_133 = cat(_T_132, _T_106[27]) @[Cat.scala 29:58]
    node _T_134 = cat(_T_133, _T_106[28]) @[Cat.scala 29:58]
    node _T_135 = cat(_T_134, _T_106[29]) @[Cat.scala 29:58]
    node _T_136 = cat(_T_135, _T_106[30]) @[Cat.scala 29:58]
    node _T_137 = bits(io.a_in, 31, 31) @[exu_alu_ctl.scala 64:64]
    wire _T_138 : UInt<1>[31] @[lib.scala 12:48]
    _T_138[0] <= _T_137 @[lib.scala 12:48]
    _T_138[1] <= _T_137 @[lib.scala 12:48]
    _T_138[2] <= _T_137 @[lib.scala 12:48]
    _T_138[3] <= _T_137 @[lib.scala 12:48]
    _T_138[4] <= _T_137 @[lib.scala 12:48]
    _T_138[5] <= _T_137 @[lib.scala 12:48]
    _T_138[6] <= _T_137 @[lib.scala 12:48]
    _T_138[7] <= _T_137 @[lib.scala 12:48]
    _T_138[8] <= _T_137 @[lib.scala 12:48]
    _T_138[9] <= _T_137 @[lib.scala 12:48]
    _T_138[10] <= _T_137 @[lib.scala 12:48]
    _T_138[11] <= _T_137 @[lib.scala 12:48]
    _T_138[12] <= _T_137 @[lib.scala 12:48]
    _T_138[13] <= _T_137 @[lib.scala 12:48]
    _T_138[14] <= _T_137 @[lib.scala 12:48]
    _T_138[15] <= _T_137 @[lib.scala 12:48]
    _T_138[16] <= _T_137 @[lib.scala 12:48]
    _T_138[17] <= _T_137 @[lib.scala 12:48]
    _T_138[18] <= _T_137 @[lib.scala 12:48]
    _T_138[19] <= _T_137 @[lib.scala 12:48]
    _T_138[20] <= _T_137 @[lib.scala 12:48]
    _T_138[21] <= _T_137 @[lib.scala 12:48]
    _T_138[22] <= _T_137 @[lib.scala 12:48]
    _T_138[23] <= _T_137 @[lib.scala 12:48]
    _T_138[24] <= _T_137 @[lib.scala 12:48]
    _T_138[25] <= _T_137 @[lib.scala 12:48]
    _T_138[26] <= _T_137 @[lib.scala 12:48]
    _T_138[27] <= _T_137 @[lib.scala 12:48]
    _T_138[28] <= _T_137 @[lib.scala 12:48]
    _T_138[29] <= _T_137 @[lib.scala 12:48]
    _T_138[30] <= _T_137 @[lib.scala 12:48]
    node _T_139 = cat(_T_138[0], _T_138[1]) @[Cat.scala 29:58]
    node _T_140 = cat(_T_139, _T_138[2]) @[Cat.scala 29:58]
    node _T_141 = cat(_T_140, _T_138[3]) @[Cat.scala 29:58]
    node _T_142 = cat(_T_141, _T_138[4]) @[Cat.scala 29:58]
    node _T_143 = cat(_T_142, _T_138[5]) @[Cat.scala 29:58]
    node _T_144 = cat(_T_143, _T_138[6]) @[Cat.scala 29:58]
    node _T_145 = cat(_T_144, _T_138[7]) @[Cat.scala 29:58]
    node _T_146 = cat(_T_145, _T_138[8]) @[Cat.scala 29:58]
    node _T_147 = cat(_T_146, _T_138[9]) @[Cat.scala 29:58]
    node _T_148 = cat(_T_147, _T_138[10]) @[Cat.scala 29:58]
    node _T_149 = cat(_T_148, _T_138[11]) @[Cat.scala 29:58]
    node _T_150 = cat(_T_149, _T_138[12]) @[Cat.scala 29:58]
    node _T_151 = cat(_T_150, _T_138[13]) @[Cat.scala 29:58]
    node _T_152 = cat(_T_151, _T_138[14]) @[Cat.scala 29:58]
    node _T_153 = cat(_T_152, _T_138[15]) @[Cat.scala 29:58]
    node _T_154 = cat(_T_153, _T_138[16]) @[Cat.scala 29:58]
    node _T_155 = cat(_T_154, _T_138[17]) @[Cat.scala 29:58]
    node _T_156 = cat(_T_155, _T_138[18]) @[Cat.scala 29:58]
    node _T_157 = cat(_T_156, _T_138[19]) @[Cat.scala 29:58]
    node _T_158 = cat(_T_157, _T_138[20]) @[Cat.scala 29:58]
    node _T_159 = cat(_T_158, _T_138[21]) @[Cat.scala 29:58]
    node _T_160 = cat(_T_159, _T_138[22]) @[Cat.scala 29:58]
    node _T_161 = cat(_T_160, _T_138[23]) @[Cat.scala 29:58]
    node _T_162 = cat(_T_161, _T_138[24]) @[Cat.scala 29:58]
    node _T_163 = cat(_T_162, _T_138[25]) @[Cat.scala 29:58]
    node _T_164 = cat(_T_163, _T_138[26]) @[Cat.scala 29:58]
    node _T_165 = cat(_T_164, _T_138[27]) @[Cat.scala 29:58]
    node _T_166 = cat(_T_165, _T_138[28]) @[Cat.scala 29:58]
    node _T_167 = cat(_T_166, _T_138[29]) @[Cat.scala 29:58]
    node _T_168 = cat(_T_167, _T_138[30]) @[Cat.scala 29:58]
    node _T_169 = and(_T_136, _T_168) @[exu_alu_ctl.scala 64:47]
    wire _T_170 : UInt<1>[31] @[lib.scala 12:48]
    _T_170[0] <= io.i0_ap.sll @[lib.scala 12:48]
    _T_170[1] <= io.i0_ap.sll @[lib.scala 12:48]
    _T_170[2] <= io.i0_ap.sll @[lib.scala 12:48]
    _T_170[3] <= io.i0_ap.sll @[lib.scala 12:48]
    _T_170[4] <= io.i0_ap.sll @[lib.scala 12:48]
    _T_170[5] <= io.i0_ap.sll @[lib.scala 12:48]
    _T_170[6] <= io.i0_ap.sll @[lib.scala 12:48]
    _T_170[7] <= io.i0_ap.sll @[lib.scala 12:48]
    _T_170[8] <= io.i0_ap.sll @[lib.scala 12:48]
    _T_170[9] <= io.i0_ap.sll @[lib.scala 12:48]
    _T_170[10] <= io.i0_ap.sll @[lib.scala 12:48]
    _T_170[11] <= io.i0_ap.sll @[lib.scala 12:48]
    _T_170[12] <= io.i0_ap.sll @[lib.scala 12:48]
    _T_170[13] <= io.i0_ap.sll @[lib.scala 12:48]
    _T_170[14] <= io.i0_ap.sll @[lib.scala 12:48]
    _T_170[15] <= io.i0_ap.sll @[lib.scala 12:48]
    _T_170[16] <= io.i0_ap.sll @[lib.scala 12:48]
    _T_170[17] <= io.i0_ap.sll @[lib.scala 12:48]
    _T_170[18] <= io.i0_ap.sll @[lib.scala 12:48]
    _T_170[19] <= io.i0_ap.sll @[lib.scala 12:48]
    _T_170[20] <= io.i0_ap.sll @[lib.scala 12:48]
    _T_170[21] <= io.i0_ap.sll @[lib.scala 12:48]
    _T_170[22] <= io.i0_ap.sll @[lib.scala 12:48]
    _T_170[23] <= io.i0_ap.sll @[lib.scala 12:48]
    _T_170[24] <= io.i0_ap.sll @[lib.scala 12:48]
    _T_170[25] <= io.i0_ap.sll @[lib.scala 12:48]
    _T_170[26] <= io.i0_ap.sll @[lib.scala 12:48]
    _T_170[27] <= io.i0_ap.sll @[lib.scala 12:48]
    _T_170[28] <= io.i0_ap.sll @[lib.scala 12:48]
    _T_170[29] <= io.i0_ap.sll @[lib.scala 12:48]
    _T_170[30] <= io.i0_ap.sll @[lib.scala 12:48]
    node _T_171 = cat(_T_170[0], _T_170[1]) @[Cat.scala 29:58]
    node _T_172 = cat(_T_171, _T_170[2]) @[Cat.scala 29:58]
    node _T_173 = cat(_T_172, _T_170[3]) @[Cat.scala 29:58]
    node _T_174 = cat(_T_173, _T_170[4]) @[Cat.scala 29:58]
    node _T_175 = cat(_T_174, _T_170[5]) @[Cat.scala 29:58]
    node _T_176 = cat(_T_175, _T_170[6]) @[Cat.scala 29:58]
    node _T_177 = cat(_T_176, _T_170[7]) @[Cat.scala 29:58]
    node _T_178 = cat(_T_177, _T_170[8]) @[Cat.scala 29:58]
    node _T_179 = cat(_T_178, _T_170[9]) @[Cat.scala 29:58]
    node _T_180 = cat(_T_179, _T_170[10]) @[Cat.scala 29:58]
    node _T_181 = cat(_T_180, _T_170[11]) @[Cat.scala 29:58]
    node _T_182 = cat(_T_181, _T_170[12]) @[Cat.scala 29:58]
    node _T_183 = cat(_T_182, _T_170[13]) @[Cat.scala 29:58]
    node _T_184 = cat(_T_183, _T_170[14]) @[Cat.scala 29:58]
    node _T_185 = cat(_T_184, _T_170[15]) @[Cat.scala 29:58]
    node _T_186 = cat(_T_185, _T_170[16]) @[Cat.scala 29:58]
    node _T_187 = cat(_T_186, _T_170[17]) @[Cat.scala 29:58]
    node _T_188 = cat(_T_187, _T_170[18]) @[Cat.scala 29:58]
    node _T_189 = cat(_T_188, _T_170[19]) @[Cat.scala 29:58]
    node _T_190 = cat(_T_189, _T_170[20]) @[Cat.scala 29:58]
    node _T_191 = cat(_T_190, _T_170[21]) @[Cat.scala 29:58]
    node _T_192 = cat(_T_191, _T_170[22]) @[Cat.scala 29:58]
    node _T_193 = cat(_T_192, _T_170[23]) @[Cat.scala 29:58]
    node _T_194 = cat(_T_193, _T_170[24]) @[Cat.scala 29:58]
    node _T_195 = cat(_T_194, _T_170[25]) @[Cat.scala 29:58]
    node _T_196 = cat(_T_195, _T_170[26]) @[Cat.scala 29:58]
    node _T_197 = cat(_T_196, _T_170[27]) @[Cat.scala 29:58]
    node _T_198 = cat(_T_197, _T_170[28]) @[Cat.scala 29:58]
    node _T_199 = cat(_T_198, _T_170[29]) @[Cat.scala 29:58]
    node _T_200 = cat(_T_199, _T_170[30]) @[Cat.scala 29:58]
    node _T_201 = bits(io.a_in, 30, 0) @[exu_alu_ctl.scala 64:105]
    node _T_202 = and(_T_200, _T_201) @[exu_alu_ctl.scala 64:96]
    node _T_203 = or(_T_169, _T_202) @[exu_alu_ctl.scala 64:71]
    node _T_204 = asUInt(io.a_in) @[Cat.scala 29:58]
    node _T_205 = cat(_T_203, _T_204) @[Cat.scala 29:58]
    shift_extend <= _T_205 @[exu_alu_ctl.scala 64:16]
    wire shift_long : UInt<63>
    shift_long <= UInt<1>("h00")
    node _T_206 = bits(shift_amount, 4, 0) @[exu_alu_ctl.scala 67:47]
    node _T_207 = dshr(shift_extend, _T_206) @[exu_alu_ctl.scala 67:32]
    shift_long <= _T_207 @[exu_alu_ctl.scala 67:14]
    node _T_208 = bits(shift_long, 31, 0) @[exu_alu_ctl.scala 69:27]
    node _T_209 = bits(shift_mask, 31, 0) @[exu_alu_ctl.scala 69:46]
    node sout = and(_T_208, _T_209) @[exu_alu_ctl.scala 69:34]
    node _T_210 = or(io.i0_ap.sll, io.i0_ap.srl) @[exu_alu_ctl.scala 72:44]
    node sel_shift = or(_T_210, io.i0_ap.sra) @[exu_alu_ctl.scala 72:59]
    node _T_211 = or(io.i0_ap.add, io.i0_ap.sub) @[exu_alu_ctl.scala 73:44]
    node _T_212 = eq(io.i0_ap.slt, UInt<1>("h00")) @[exu_alu_ctl.scala 73:62]
    node sel_adder = and(_T_211, _T_212) @[exu_alu_ctl.scala 73:60]
    node _T_213 = or(io.i0_ap.jal, io.pp_in.bits.pcall) @[exu_alu_ctl.scala 74:44]
    node _T_214 = or(_T_213, io.pp_in.bits.pja) @[exu_alu_ctl.scala 74:66]
    node sel_pc = or(_T_214, io.pp_in.bits.pret) @[exu_alu_ctl.scala 74:86]
    node _T_215 = bits(io.i0_ap.csr_imm, 0, 0) @[exu_alu_ctl.scala 75:50]
    node _T_216 = asSInt(io.b_in) @[exu_alu_ctl.scala 75:66]
    node csr_write_data = mux(_T_215, _T_216, io.a_in) @[exu_alu_ctl.scala 75:32]
    node slt_one = and(io.i0_ap.slt, lt) @[exu_alu_ctl.scala 77:43]
    node _T_217 = cat(io.dec_i0_pc_d, UInt<1>("h00")) @[Cat.scala 29:58]
    node _T_218 = cat(io.dec_alu.dec_i0_br_immed_d, UInt<1>("h00")) @[Cat.scala 29:58]
    node _T_219 = bits(_T_217, 12, 1) @[lib.scala 68:24]
    node _T_220 = bits(_T_218, 12, 1) @[lib.scala 68:40]
    node _T_221 = add(_T_219, _T_220) @[lib.scala 68:31]
    node _T_222 = bits(_T_217, 31, 13) @[lib.scala 69:20]
    node _T_223 = add(_T_222, UInt<1>("h01")) @[lib.scala 69:27]
    node _T_224 = tail(_T_223, 1) @[lib.scala 69:27]
    node _T_225 = bits(_T_217, 31, 13) @[lib.scala 70:20]
    node _T_226 = sub(_T_225, UInt<1>("h01")) @[lib.scala 70:27]
    node _T_227 = tail(_T_226, 1) @[lib.scala 70:27]
    node _T_228 = bits(_T_218, 12, 12) @[lib.scala 71:22]
    node _T_229 = bits(_T_221, 12, 12) @[lib.scala 72:39]
    node _T_230 = eq(_T_229, UInt<1>("h00")) @[lib.scala 72:28]
    node _T_231 = xor(_T_228, _T_230) @[lib.scala 72:26]
    node _T_232 = bits(_T_231, 0, 0) @[lib.scala 72:64]
    node _T_233 = bits(_T_217, 31, 13) @[lib.scala 72:76]
    node _T_234 = eq(_T_228, UInt<1>("h00")) @[lib.scala 73:20]
    node _T_235 = bits(_T_221, 12, 12) @[lib.scala 73:39]
    node _T_236 = and(_T_234, _T_235) @[lib.scala 73:26]
    node _T_237 = bits(_T_236, 0, 0) @[lib.scala 73:64]
    node _T_238 = bits(_T_221, 12, 12) @[lib.scala 74:39]
    node _T_239 = eq(_T_238, UInt<1>("h00")) @[lib.scala 74:28]
    node _T_240 = and(_T_228, _T_239) @[lib.scala 74:26]
    node _T_241 = bits(_T_240, 0, 0) @[lib.scala 74:64]
    node _T_242 = mux(_T_232, _T_233, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_243 = mux(_T_237, _T_224, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_244 = mux(_T_241, _T_227, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_245 = or(_T_242, _T_243) @[Mux.scala 27:72]
    node _T_246 = or(_T_245, _T_244) @[Mux.scala 27:72]
    wire _T_247 : UInt<19> @[Mux.scala 27:72]
    _T_247 <= _T_246 @[Mux.scala 27:72]
    node _T_248 = bits(_T_221, 11, 0) @[lib.scala 74:94]
    node _T_249 = cat(_T_247, _T_248) @[Cat.scala 29:58]
    node pcout = cat(_T_249, UInt<1>("h00")) @[Cat.scala 29:58]
    node _T_250 = bits(lout, 31, 0) @[exu_alu_ctl.scala 83:24]
    node _T_251 = cat(UInt<31>("h00"), slt_one) @[Cat.scala 29:58]
    node _T_252 = or(_T_250, _T_251) @[exu_alu_ctl.scala 83:31]
    node _T_253 = bits(sel_shift, 0, 0) @[exu_alu_ctl.scala 84:15]
    node _T_254 = bits(sout, 31, 0) @[exu_alu_ctl.scala 84:41]
    node _T_255 = bits(sel_adder, 0, 0) @[exu_alu_ctl.scala 85:15]
    node _T_256 = bits(aout, 31, 0) @[exu_alu_ctl.scala 85:41]
    node _T_257 = bits(sel_pc, 0, 0) @[exu_alu_ctl.scala 86:12]
    node _T_258 = bits(io.i0_ap.csr_write, 0, 0) @[exu_alu_ctl.scala 87:24]
    node _T_259 = bits(csr_write_data, 31, 0) @[exu_alu_ctl.scala 87:54]
    node _T_260 = mux(_T_253, _T_254, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_261 = mux(_T_255, _T_256, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_262 = mux(_T_257, pcout, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_263 = mux(_T_258, _T_259, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_264 = or(_T_260, _T_261) @[Mux.scala 27:72]
    node _T_265 = or(_T_264, _T_262) @[Mux.scala 27:72]
    node _T_266 = or(_T_265, _T_263) @[Mux.scala 27:72]
    wire _T_267 : UInt<32> @[Mux.scala 27:72]
    _T_267 <= _T_266 @[Mux.scala 27:72]
    node _T_268 = or(_T_252, _T_267) @[exu_alu_ctl.scala 83:56]
    result <= _T_268 @[exu_alu_ctl.scala 83:16]
    node _T_269 = or(io.i0_ap.jal, io.pp_in.bits.pcall) @[exu_alu_ctl.scala 91:48]
    node _T_270 = or(_T_269, io.pp_in.bits.pja) @[exu_alu_ctl.scala 92:25]
    node any_jal = or(_T_270, io.pp_in.bits.pret) @[exu_alu_ctl.scala 93:25]
    node _T_271 = and(io.i0_ap.beq, eq) @[exu_alu_ctl.scala 96:43]
    node _T_272 = and(io.i0_ap.bne, ne) @[exu_alu_ctl.scala 96:65]
    node _T_273 = or(_T_271, _T_272) @[exu_alu_ctl.scala 96:49]
    node _T_274 = and(io.i0_ap.blt, lt) @[exu_alu_ctl.scala 96:94]
    node _T_275 = or(_T_273, _T_274) @[exu_alu_ctl.scala 96:78]
    node _T_276 = and(io.i0_ap.bge, ge) @[exu_alu_ctl.scala 96:116]
    node _T_277 = or(_T_275, _T_276) @[exu_alu_ctl.scala 96:100]
    node actual_taken = or(_T_277, any_jal) @[exu_alu_ctl.scala 96:122]
    node _T_278 = and(io.dec_alu.dec_i0_alu_decode_d, io.i0_ap.predict_nt) @[exu_alu_ctl.scala 101:61]
    node _T_279 = eq(actual_taken, UInt<1>("h00")) @[exu_alu_ctl.scala 101:85]
    node _T_280 = and(_T_278, _T_279) @[exu_alu_ctl.scala 101:83]
    node _T_281 = eq(any_jal, UInt<1>("h00")) @[exu_alu_ctl.scala 101:101]
    node _T_282 = and(_T_280, _T_281) @[exu_alu_ctl.scala 101:99]
    node _T_283 = and(io.dec_alu.dec_i0_alu_decode_d, io.i0_ap.predict_t) @[exu_alu_ctl.scala 101:145]
    node _T_284 = and(_T_283, actual_taken) @[exu_alu_ctl.scala 101:167]
    node _T_285 = eq(any_jal, UInt<1>("h00")) @[exu_alu_ctl.scala 101:185]
    node _T_286 = and(_T_284, _T_285) @[exu_alu_ctl.scala 101:183]
    node _T_287 = or(_T_282, _T_286) @[exu_alu_ctl.scala 101:111]
    io.pred_correct_out <= _T_287 @[exu_alu_ctl.scala 101:26]
    node _T_288 = bits(any_jal, 0, 0) @[exu_alu_ctl.scala 103:37]
    node _T_289 = bits(aout, 31, 1) @[exu_alu_ctl.scala 103:49]
    node _T_290 = bits(pcout, 31, 1) @[exu_alu_ctl.scala 103:62]
    node _T_291 = mux(_T_288, _T_289, _T_290) @[exu_alu_ctl.scala 103:28]
    io.flush_path_out <= _T_291 @[exu_alu_ctl.scala 103:22]
    node _T_292 = eq(actual_taken, UInt<1>("h00")) @[exu_alu_ctl.scala 106:50]
    node _T_293 = and(io.i0_ap.predict_t, _T_292) @[exu_alu_ctl.scala 106:48]
    node _T_294 = and(io.i0_ap.predict_nt, actual_taken) @[exu_alu_ctl.scala 106:88]
    node cond_mispredict = or(_T_293, _T_294) @[exu_alu_ctl.scala 106:65]
    node _T_295 = bits(aout, 31, 1) @[exu_alu_ctl.scala 109:80]
    node _T_296 = neq(io.pp_in.bits.prett, _T_295) @[exu_alu_ctl.scala 109:72]
    node target_mispredict = and(io.pp_in.bits.pret, _T_296) @[exu_alu_ctl.scala 109:49]
    node _T_297 = or(io.i0_ap.jal, cond_mispredict) @[exu_alu_ctl.scala 111:45]
    node _T_298 = or(_T_297, target_mispredict) @[exu_alu_ctl.scala 111:63]
    node _T_299 = and(_T_298, io.dec_alu.dec_i0_alu_decode_d) @[exu_alu_ctl.scala 111:84]
    node _T_300 = eq(io.flush_upper_x, UInt<1>("h00")) @[exu_alu_ctl.scala 111:119]
    node _T_301 = and(_T_299, _T_300) @[exu_alu_ctl.scala 111:117]
    node _T_302 = eq(io.dec_tlu_flush_lower_r, UInt<1>("h00")) @[exu_alu_ctl.scala 111:141]
    node _T_303 = and(_T_301, _T_302) @[exu_alu_ctl.scala 111:139]
    io.flush_upper_out <= _T_303 @[exu_alu_ctl.scala 111:26]
    node _T_304 = or(io.i0_ap.jal, cond_mispredict) @[exu_alu_ctl.scala 112:45]
    node _T_305 = or(_T_304, target_mispredict) @[exu_alu_ctl.scala 112:63]
    node _T_306 = and(_T_305, io.dec_alu.dec_i0_alu_decode_d) @[exu_alu_ctl.scala 112:84]
    node _T_307 = eq(io.flush_upper_x, UInt<1>("h00")) @[exu_alu_ctl.scala 112:119]
    node _T_308 = and(_T_306, _T_307) @[exu_alu_ctl.scala 112:117]
    node _T_309 = or(_T_308, io.dec_tlu_flush_lower_r) @[exu_alu_ctl.scala 112:139]
    io.flush_final_out <= _T_309 @[exu_alu_ctl.scala 112:26]
    wire newhist : UInt<2>
    newhist <= UInt<1>("h00")
    node _T_310 = bits(io.pp_in.bits.hist, 1, 1) @[exu_alu_ctl.scala 116:40]
    node _T_311 = bits(io.pp_in.bits.hist, 0, 0) @[exu_alu_ctl.scala 116:65]
    node _T_312 = and(_T_310, _T_311) @[exu_alu_ctl.scala 116:44]
    node _T_313 = bits(io.pp_in.bits.hist, 0, 0) @[exu_alu_ctl.scala 116:92]
    node _T_314 = eq(_T_313, UInt<1>("h00")) @[exu_alu_ctl.scala 116:73]
    node _T_315 = and(_T_314, actual_taken) @[exu_alu_ctl.scala 116:96]
    node _T_316 = or(_T_312, _T_315) @[exu_alu_ctl.scala 116:70]
    node _T_317 = bits(io.pp_in.bits.hist, 1, 1) @[exu_alu_ctl.scala 117:25]
    node _T_318 = eq(_T_317, UInt<1>("h00")) @[exu_alu_ctl.scala 117:6]
    node _T_319 = eq(actual_taken, UInt<1>("h00")) @[exu_alu_ctl.scala 117:31]
    node _T_320 = and(_T_318, _T_319) @[exu_alu_ctl.scala 117:29]
    node _T_321 = bits(io.pp_in.bits.hist, 1, 1) @[exu_alu_ctl.scala 117:68]
    node _T_322 = and(_T_321, actual_taken) @[exu_alu_ctl.scala 117:72]
    node _T_323 = or(_T_320, _T_322) @[exu_alu_ctl.scala 117:47]
    node _T_324 = cat(_T_316, _T_323) @[Cat.scala 29:58]
    newhist <= _T_324 @[exu_alu_ctl.scala 116:14]
    io.predict_p_out.bits.way <= io.pp_in.bits.way @[exu_alu_ctl.scala 119:30]
    io.predict_p_out.bits.pja <= io.pp_in.bits.pja @[exu_alu_ctl.scala 119:30]
    io.predict_p_out.bits.pret <= io.pp_in.bits.pret @[exu_alu_ctl.scala 119:30]
    io.predict_p_out.bits.pcall <= io.pp_in.bits.pcall @[exu_alu_ctl.scala 119:30]
    io.predict_p_out.bits.prett <= io.pp_in.bits.prett @[exu_alu_ctl.scala 119:30]
    io.predict_p_out.bits.br_start_error <= io.pp_in.bits.br_start_error @[exu_alu_ctl.scala 119:30]
    io.predict_p_out.bits.br_error <= io.pp_in.bits.br_error @[exu_alu_ctl.scala 119:30]
    io.predict_p_out.bits.toffset <= io.pp_in.bits.toffset @[exu_alu_ctl.scala 119:30]
    io.predict_p_out.bits.hist <= io.pp_in.bits.hist @[exu_alu_ctl.scala 119:30]
    io.predict_p_out.bits.pc4 <= io.pp_in.bits.pc4 @[exu_alu_ctl.scala 119:30]
    io.predict_p_out.bits.boffset <= io.pp_in.bits.boffset @[exu_alu_ctl.scala 119:30]
    io.predict_p_out.bits.ataken <= io.pp_in.bits.ataken @[exu_alu_ctl.scala 119:30]
    io.predict_p_out.bits.misp <= io.pp_in.bits.misp @[exu_alu_ctl.scala 119:30]
    io.predict_p_out.valid <= io.pp_in.valid @[exu_alu_ctl.scala 119:30]
    node _T_325 = eq(io.flush_upper_x, UInt<1>("h00")) @[exu_alu_ctl.scala 120:38]
    node _T_326 = eq(io.dec_tlu_flush_lower_r, UInt<1>("h00")) @[exu_alu_ctl.scala 120:58]
    node _T_327 = and(_T_325, _T_326) @[exu_alu_ctl.scala 120:56]
    node _T_328 = or(cond_mispredict, target_mispredict) @[exu_alu_ctl.scala 120:103]
    node _T_329 = and(_T_327, _T_328) @[exu_alu_ctl.scala 120:84]
    io.predict_p_out.bits.misp <= _T_329 @[exu_alu_ctl.scala 120:35]
    io.predict_p_out.bits.ataken <= actual_taken @[exu_alu_ctl.scala 121:35]
    io.predict_p_out.bits.hist <= newhist @[exu_alu_ctl.scala 122:35]
    
  extmodule gated_latch_20 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_20 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_20 @[lib.scala 334:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 335:14]
    clkhdr.CK <= io.clk @[lib.scala 336:18]
    clkhdr.EN <= io.en @[lib.scala 337:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 338:18]
    
  extmodule gated_latch_21 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_21 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_21 @[lib.scala 334:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 335:14]
    clkhdr.CK <= io.clk @[lib.scala 336:18]
    clkhdr.EN <= io.en @[lib.scala 337:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 338:18]
    
  extmodule gated_latch_22 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_22 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_22 @[lib.scala 334:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 335:14]
    clkhdr.CK <= io.clk @[lib.scala 336:18]
    clkhdr.EN <= io.en @[lib.scala 337:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 338:18]
    
  module exu_mul_ctl : 
    input clock : Clock
    input reset : AsyncReset
    output io : {flip scan_mode : UInt<1>, flip mul_p : {valid : UInt<1>, bits : {rs1_sign : UInt<1>, rs2_sign : UInt<1>, low : UInt<1>, bext : UInt<1>, bdep : UInt<1>, clmul : UInt<1>, clmulh : UInt<1>, clmulr : UInt<1>, grev : UInt<1>, shfl : UInt<1>, unshfl : UInt<1>, crc32_b : UInt<1>, crc32_h : UInt<1>, crc32_w : UInt<1>, crc32c_b : UInt<1>, crc32c_h : UInt<1>, crc32c_w : UInt<1>, bfp : UInt<1>}}, flip rs1_in : UInt<32>, flip rs2_in : UInt<32>, result_x : UInt<32>}
    
    wire rs1_ext_in : SInt<33>
    rs1_ext_in <= asSInt(UInt<1>("h00"))
    wire rs2_ext_in : SInt<33>
    rs2_ext_in <= asSInt(UInt<1>("h00"))
    wire rs1_x : SInt<33>
    rs1_x <= asSInt(UInt<1>("h00"))
    wire rs2_x : SInt<33>
    rs2_x <= asSInt(UInt<1>("h00"))
    wire prod_x : SInt<66>
    prod_x <= asSInt(UInt<1>("h00"))
    wire low_x : UInt<1>
    low_x <= UInt<1>("h00")
    node _T = bits(io.rs1_in, 31, 31) @[exu_mul_ctl.scala 26:55]
    node _T_1 = and(io.mul_p.bits.rs1_sign, _T) @[exu_mul_ctl.scala 26:44]
    node _T_2 = cat(_T_1, io.rs1_in) @[Cat.scala 29:58]
    node _T_3 = asSInt(_T_2) @[exu_mul_ctl.scala 26:71]
    rs1_ext_in <= _T_3 @[exu_mul_ctl.scala 26:14]
    node _T_4 = bits(io.rs2_in, 31, 31) @[exu_mul_ctl.scala 27:55]
    node _T_5 = and(io.mul_p.bits.rs2_sign, _T_4) @[exu_mul_ctl.scala 27:44]
    node _T_6 = cat(_T_5, io.rs2_in) @[Cat.scala 29:58]
    node _T_7 = asSInt(_T_6) @[exu_mul_ctl.scala 27:71]
    rs2_ext_in <= _T_7 @[exu_mul_ctl.scala 27:14]
    node _T_8 = bits(io.mul_p.valid, 0, 0) @[exu_mul_ctl.scala 29:52]
    inst rvclkhdr of rvclkhdr_20 @[lib.scala 368:23]
    rvclkhdr.clock <= clock
    rvclkhdr.reset <= reset
    rvclkhdr.io.clk <= clock @[lib.scala 370:18]
    rvclkhdr.io.en <= _T_8 @[lib.scala 371:17]
    rvclkhdr.io.scan_mode <= io.scan_mode @[lib.scala 372:24]
    reg _T_9 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16]
    _T_9 <= io.mul_p.bits.low @[lib.scala 374:16]
    low_x <= _T_9 @[exu_mul_ctl.scala 29:9]
    node _T_10 = bits(io.mul_p.valid, 0, 0) @[exu_mul_ctl.scala 30:44]
    inst rvclkhdr_1 of rvclkhdr_21 @[lib.scala 388:23]
    rvclkhdr_1.clock <= clock
    rvclkhdr_1.reset <= reset
    rvclkhdr_1.io.clk <= clock @[lib.scala 390:18]
    rvclkhdr_1.io.en <= _T_10 @[lib.scala 391:17]
    rvclkhdr_1.io.scan_mode <= io.scan_mode @[lib.scala 392:24]
    reg _T_11 : SInt, rvclkhdr_1.io.l1clk with : (reset => (reset, asSInt(UInt<1>("h00")))) @[lib.scala 394:16]
    _T_11 <= rs1_ext_in @[lib.scala 394:16]
    rs1_x <= _T_11 @[exu_mul_ctl.scala 30:9]
    node _T_12 = bits(io.mul_p.valid, 0, 0) @[exu_mul_ctl.scala 31:45]
    inst rvclkhdr_2 of rvclkhdr_22 @[lib.scala 388:23]
    rvclkhdr_2.clock <= clock
    rvclkhdr_2.reset <= reset
    rvclkhdr_2.io.clk <= clock @[lib.scala 390:18]
    rvclkhdr_2.io.en <= _T_12 @[lib.scala 391:17]
    rvclkhdr_2.io.scan_mode <= io.scan_mode @[lib.scala 392:24]
    reg _T_13 : SInt, rvclkhdr_2.io.l1clk with : (reset => (reset, asSInt(UInt<1>("h00")))) @[lib.scala 394:16]
    _T_13 <= rs2_ext_in @[lib.scala 394:16]
    rs2_x <= _T_13 @[exu_mul_ctl.scala 31:9]
    node _T_14 = mul(rs1_x, rs2_x) @[exu_mul_ctl.scala 33:20]
    prod_x <= _T_14 @[exu_mul_ctl.scala 33:10]
    node _T_15 = bits(low_x, 0, 0) @[exu_mul_ctl.scala 34:36]
    node _T_16 = eq(_T_15, UInt<1>("h00")) @[exu_mul_ctl.scala 34:29]
    node _T_17 = bits(prod_x, 63, 32) @[exu_mul_ctl.scala 34:52]
    node _T_18 = bits(low_x, 0, 0) @[exu_mul_ctl.scala 34:67]
    node _T_19 = bits(prod_x, 31, 0) @[exu_mul_ctl.scala 34:83]
    node _T_20 = mux(_T_16, _T_17, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_21 = mux(_T_18, _T_19, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_22 = or(_T_20, _T_21) @[Mux.scala 27:72]
    wire _T_23 : UInt<32> @[Mux.scala 27:72]
    _T_23 <= _T_22 @[Mux.scala 27:72]
    io.result_x <= _T_23 @[exu_mul_ctl.scala 34:15]
    
  extmodule gated_latch_23 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_23 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_23 @[lib.scala 334:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 335:14]
    clkhdr.CK <= io.clk @[lib.scala 336:18]
    clkhdr.EN <= io.en @[lib.scala 337:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 338:18]
    
  extmodule gated_latch_24 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_24 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_24 @[lib.scala 334:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 335:14]
    clkhdr.CK <= io.clk @[lib.scala 336:18]
    clkhdr.EN <= io.en @[lib.scala 337:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 338:18]
    
  extmodule gated_latch_25 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_25 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_25 @[lib.scala 334:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 335:14]
    clkhdr.CK <= io.clk @[lib.scala 336:18]
    clkhdr.EN <= io.en @[lib.scala 337:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 338:18]
    
  extmodule gated_latch_26 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_26 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_26 @[lib.scala 334:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 335:14]
    clkhdr.CK <= io.clk @[lib.scala 336:18]
    clkhdr.EN <= io.en @[lib.scala 337:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 338:18]
    
  module exu_div_ctl : 
    input clock : Clock
    input reset : AsyncReset
    output io : {flip scan_mode : UInt<1>, flip dividend : UInt<32>, flip divisor : UInt<32>, exu_div_result : UInt<32>, exu_div_wren : UInt<1>, dec_div : {flip div_p : {valid : UInt<1>, bits : {unsign : UInt<1>, rem : UInt<1>}}, flip dec_div_cancel : UInt<1>}}
    
    wire run_state : UInt<1>
    run_state <= UInt<1>("h00")
    wire count : UInt<6>
    count <= UInt<6>("h00")
    wire m_ff : UInt<33>
    m_ff <= UInt<33>("h00")
    wire q_in : UInt<33>
    q_in <= UInt<33>("h00")
    wire q_ff : UInt<33>
    q_ff <= UInt<33>("h00")
    wire a_in : UInt<33>
    a_in <= UInt<33>("h00")
    wire a_ff : UInt<33>
    a_ff <= UInt<33>("h00")
    wire m_eff : UInt<33>
    m_eff <= UInt<33>("h00")
    wire dividend_neg_ff : UInt<1>
    dividend_neg_ff <= UInt<1>("h00")
    wire divisor_neg_ff : UInt<1>
    divisor_neg_ff <= UInt<1>("h00")
    wire dividend_comp : UInt<32>
    dividend_comp <= UInt<32>("h00")
    wire q_ff_comp : UInt<32>
    q_ff_comp <= UInt<32>("h00")
    wire a_ff_comp : UInt<32>
    a_ff_comp <= UInt<32>("h00")
    wire sign_ff : UInt<1>
    sign_ff <= UInt<1>("h00")
    wire rem_ff : UInt<1>
    rem_ff <= UInt<1>("h00")
    wire add : UInt<1>
    add <= UInt<1>("h00")
    wire a_eff : UInt<33>
    a_eff <= UInt<33>("h00")
    wire a_eff_shift : UInt<56>
    a_eff_shift <= UInt<56>("h00")
    wire rem_correct : UInt<1>
    rem_correct <= UInt<1>("h00")
    wire valid_ff_x : UInt<1>
    valid_ff_x <= UInt<1>("h00")
    wire finish_ff : UInt<1>
    finish_ff <= UInt<1>("h00")
    wire smallnum_case_ff : UInt<1>
    smallnum_case_ff <= UInt<1>("h00")
    wire smallnum_ff : UInt<4>
    smallnum_ff <= UInt<4>("h00")
    wire smallnum_case : UInt<1>
    smallnum_case <= UInt<1>("h00")
    wire count_in : UInt<6>
    count_in <= UInt<6>("h00")
    wire dividend_eff : UInt<32>
    dividend_eff <= UInt<32>("h00")
    wire a_shift : UInt<33>
    a_shift <= UInt<33>("h00")
    node _T = eq(io.dec_div.dec_div_cancel, UInt<1>("h00")) @[exu_div_ctl.scala 46:30]
    node valid_x = and(valid_ff_x, _T) @[exu_div_ctl.scala 46:28]
    node _T_1 = bits(q_ff, 31, 4) @[exu_div_ctl.scala 52:27]
    node _T_2 = eq(_T_1, UInt<1>("h00")) @[exu_div_ctl.scala 52:34]
    node _T_3 = bits(m_ff, 31, 4) @[exu_div_ctl.scala 52:50]
    node _T_4 = eq(_T_3, UInt<1>("h00")) @[exu_div_ctl.scala 52:57]
    node _T_5 = and(_T_2, _T_4) @[exu_div_ctl.scala 52:43]
    node _T_6 = bits(m_ff, 31, 0) @[exu_div_ctl.scala 52:73]
    node _T_7 = neq(_T_6, UInt<1>("h00")) @[exu_div_ctl.scala 52:80]
    node _T_8 = and(_T_5, _T_7) @[exu_div_ctl.scala 52:66]
    node _T_9 = eq(rem_ff, UInt<1>("h00")) @[exu_div_ctl.scala 52:91]
    node _T_10 = and(_T_8, _T_9) @[exu_div_ctl.scala 52:89]
    node _T_11 = and(_T_10, valid_x) @[exu_div_ctl.scala 52:99]
    node _T_12 = bits(q_ff, 31, 0) @[exu_div_ctl.scala 53:11]
    node _T_13 = eq(_T_12, UInt<1>("h00")) @[exu_div_ctl.scala 53:18]
    node _T_14 = bits(m_ff, 31, 0) @[exu_div_ctl.scala 53:34]
    node _T_15 = neq(_T_14, UInt<1>("h00")) @[exu_div_ctl.scala 53:41]
    node _T_16 = and(_T_13, _T_15) @[exu_div_ctl.scala 53:27]
    node _T_17 = eq(rem_ff, UInt<1>("h00")) @[exu_div_ctl.scala 53:52]
    node _T_18 = and(_T_16, _T_17) @[exu_div_ctl.scala 53:50]
    node _T_19 = and(_T_18, valid_x) @[exu_div_ctl.scala 53:60]
    node _T_20 = or(_T_11, _T_19) @[exu_div_ctl.scala 52:110]
    smallnum_case <= _T_20 @[exu_div_ctl.scala 52:17]
    node _T_21 = bits(q_ff, 3, 3) @[exu_div_ctl.scala 56:57]
    node _T_22 = bits(m_ff, 3, 3) @[exu_div_ctl.scala 57:74]
    node _T_23 = eq(_T_22, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_24 = bits(m_ff, 2, 2) @[exu_div_ctl.scala 57:74]
    node _T_25 = eq(_T_24, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_26 = bits(m_ff, 1, 1) @[exu_div_ctl.scala 57:74]
    node _T_27 = eq(_T_26, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_28 = and(_T_23, _T_25) @[exu_div_ctl.scala 57:94]
    node _T_29 = and(_T_28, _T_27) @[exu_div_ctl.scala 57:94]
    node _T_30 = and(_T_21, _T_29) @[exu_div_ctl.scala 58:10]
    node _T_31 = bits(q_ff, 3, 3) @[exu_div_ctl.scala 56:57]
    node _T_32 = bits(m_ff, 3, 3) @[exu_div_ctl.scala 57:74]
    node _T_33 = eq(_T_32, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_34 = bits(m_ff, 2, 2) @[exu_div_ctl.scala 57:74]
    node _T_35 = eq(_T_34, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_36 = and(_T_33, _T_35) @[exu_div_ctl.scala 57:94]
    node _T_37 = and(_T_31, _T_36) @[exu_div_ctl.scala 58:10]
    node _T_38 = bits(m_ff, 0, 0) @[exu_div_ctl.scala 64:37]
    node _T_39 = eq(_T_38, UInt<1>("h00")) @[exu_div_ctl.scala 64:32]
    node _T_40 = and(_T_37, _T_39) @[exu_div_ctl.scala 64:30]
    node _T_41 = bits(q_ff, 2, 2) @[exu_div_ctl.scala 56:57]
    node _T_42 = bits(m_ff, 3, 3) @[exu_div_ctl.scala 57:74]
    node _T_43 = eq(_T_42, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_44 = bits(m_ff, 2, 2) @[exu_div_ctl.scala 57:74]
    node _T_45 = eq(_T_44, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_46 = bits(m_ff, 1, 1) @[exu_div_ctl.scala 57:74]
    node _T_47 = eq(_T_46, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_48 = and(_T_43, _T_45) @[exu_div_ctl.scala 57:94]
    node _T_49 = and(_T_48, _T_47) @[exu_div_ctl.scala 57:94]
    node _T_50 = and(_T_41, _T_49) @[exu_div_ctl.scala 58:10]
    node _T_51 = or(_T_40, _T_50) @[exu_div_ctl.scala 64:41]
    node _T_52 = bits(q_ff, 3, 3) @[exu_div_ctl.scala 56:57]
    node _T_53 = bits(q_ff, 2, 2) @[exu_div_ctl.scala 56:57]
    node _T_54 = and(_T_52, _T_53) @[exu_div_ctl.scala 56:94]
    node _T_55 = bits(m_ff, 3, 3) @[exu_div_ctl.scala 57:74]
    node _T_56 = eq(_T_55, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_57 = bits(m_ff, 2, 2) @[exu_div_ctl.scala 57:74]
    node _T_58 = eq(_T_57, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_59 = and(_T_56, _T_58) @[exu_div_ctl.scala 57:94]
    node _T_60 = and(_T_54, _T_59) @[exu_div_ctl.scala 58:10]
    node _T_61 = or(_T_51, _T_60) @[exu_div_ctl.scala 64:73]
    node _T_62 = bits(q_ff, 2, 2) @[exu_div_ctl.scala 56:57]
    node _T_63 = bits(m_ff, 3, 3) @[exu_div_ctl.scala 57:74]
    node _T_64 = eq(_T_63, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_65 = bits(m_ff, 2, 2) @[exu_div_ctl.scala 57:74]
    node _T_66 = eq(_T_65, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_67 = and(_T_64, _T_66) @[exu_div_ctl.scala 57:94]
    node _T_68 = and(_T_62, _T_67) @[exu_div_ctl.scala 58:10]
    node _T_69 = bits(m_ff, 0, 0) @[exu_div_ctl.scala 66:37]
    node _T_70 = eq(_T_69, UInt<1>("h00")) @[exu_div_ctl.scala 66:32]
    node _T_71 = and(_T_68, _T_70) @[exu_div_ctl.scala 66:30]
    node _T_72 = bits(q_ff, 1, 1) @[exu_div_ctl.scala 56:57]
    node _T_73 = bits(m_ff, 3, 3) @[exu_div_ctl.scala 57:74]
    node _T_74 = eq(_T_73, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_75 = bits(m_ff, 2, 2) @[exu_div_ctl.scala 57:74]
    node _T_76 = eq(_T_75, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_77 = bits(m_ff, 1, 1) @[exu_div_ctl.scala 57:74]
    node _T_78 = eq(_T_77, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_79 = and(_T_74, _T_76) @[exu_div_ctl.scala 57:94]
    node _T_80 = and(_T_79, _T_78) @[exu_div_ctl.scala 57:94]
    node _T_81 = and(_T_72, _T_80) @[exu_div_ctl.scala 58:10]
    node _T_82 = or(_T_71, _T_81) @[exu_div_ctl.scala 66:41]
    node _T_83 = bits(q_ff, 3, 3) @[exu_div_ctl.scala 56:57]
    node _T_84 = bits(m_ff, 3, 3) @[exu_div_ctl.scala 57:74]
    node _T_85 = eq(_T_84, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_86 = bits(m_ff, 1, 1) @[exu_div_ctl.scala 57:74]
    node _T_87 = eq(_T_86, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_88 = and(_T_85, _T_87) @[exu_div_ctl.scala 57:94]
    node _T_89 = and(_T_83, _T_88) @[exu_div_ctl.scala 58:10]
    node _T_90 = bits(m_ff, 0, 0) @[exu_div_ctl.scala 66:110]
    node _T_91 = eq(_T_90, UInt<1>("h00")) @[exu_div_ctl.scala 66:105]
    node _T_92 = and(_T_89, _T_91) @[exu_div_ctl.scala 66:103]
    node _T_93 = or(_T_82, _T_92) @[exu_div_ctl.scala 66:76]
    node _T_94 = bits(q_ff, 3, 3) @[exu_div_ctl.scala 56:57]
    node _T_95 = bits(q_ff, 2, 2) @[exu_div_ctl.scala 56:74]
    node _T_96 = eq(_T_95, UInt<1>("h00")) @[exu_div_ctl.scala 56:69]
    node _T_97 = and(_T_94, _T_96) @[exu_div_ctl.scala 56:94]
    node _T_98 = bits(m_ff, 3, 3) @[exu_div_ctl.scala 57:74]
    node _T_99 = eq(_T_98, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_100 = bits(m_ff, 2, 2) @[exu_div_ctl.scala 57:74]
    node _T_101 = eq(_T_100, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_102 = bits(m_ff, 1, 1) @[exu_div_ctl.scala 57:57]
    node _T_103 = bits(m_ff, 0, 0) @[exu_div_ctl.scala 57:57]
    node _T_104 = and(_T_99, _T_101) @[exu_div_ctl.scala 57:94]
    node _T_105 = and(_T_104, _T_102) @[exu_div_ctl.scala 57:94]
    node _T_106 = and(_T_105, _T_103) @[exu_div_ctl.scala 57:94]
    node _T_107 = and(_T_97, _T_106) @[exu_div_ctl.scala 58:10]
    node _T_108 = or(_T_93, _T_107) @[exu_div_ctl.scala 66:114]
    node _T_109 = bits(q_ff, 3, 3) @[exu_div_ctl.scala 56:74]
    node _T_110 = eq(_T_109, UInt<1>("h00")) @[exu_div_ctl.scala 56:69]
    node _T_111 = bits(q_ff, 2, 2) @[exu_div_ctl.scala 56:57]
    node _T_112 = bits(q_ff, 1, 1) @[exu_div_ctl.scala 56:57]
    node _T_113 = and(_T_110, _T_111) @[exu_div_ctl.scala 56:94]
    node _T_114 = and(_T_113, _T_112) @[exu_div_ctl.scala 56:94]
    node _T_115 = bits(m_ff, 3, 3) @[exu_div_ctl.scala 57:74]
    node _T_116 = eq(_T_115, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_117 = bits(m_ff, 2, 2) @[exu_div_ctl.scala 57:74]
    node _T_118 = eq(_T_117, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_119 = and(_T_116, _T_118) @[exu_div_ctl.scala 57:94]
    node _T_120 = and(_T_114, _T_119) @[exu_div_ctl.scala 58:10]
    node _T_121 = or(_T_108, _T_120) @[exu_div_ctl.scala 67:43]
    node _T_122 = bits(q_ff, 3, 3) @[exu_div_ctl.scala 56:57]
    node _T_123 = bits(q_ff, 2, 2) @[exu_div_ctl.scala 56:57]
    node _T_124 = and(_T_122, _T_123) @[exu_div_ctl.scala 56:94]
    node _T_125 = bits(m_ff, 3, 3) @[exu_div_ctl.scala 57:74]
    node _T_126 = eq(_T_125, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_127 = and(_T_124, _T_126) @[exu_div_ctl.scala 58:10]
    node _T_128 = bits(m_ff, 0, 0) @[exu_div_ctl.scala 67:111]
    node _T_129 = eq(_T_128, UInt<1>("h00")) @[exu_div_ctl.scala 67:106]
    node _T_130 = and(_T_127, _T_129) @[exu_div_ctl.scala 67:104]
    node _T_131 = or(_T_121, _T_130) @[exu_div_ctl.scala 67:78]
    node _T_132 = bits(q_ff, 3, 3) @[exu_div_ctl.scala 56:57]
    node _T_133 = bits(q_ff, 2, 2) @[exu_div_ctl.scala 56:57]
    node _T_134 = and(_T_132, _T_133) @[exu_div_ctl.scala 56:94]
    node _T_135 = bits(m_ff, 3, 3) @[exu_div_ctl.scala 57:74]
    node _T_136 = eq(_T_135, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_137 = bits(m_ff, 2, 2) @[exu_div_ctl.scala 57:57]
    node _T_138 = bits(m_ff, 1, 1) @[exu_div_ctl.scala 57:74]
    node _T_139 = eq(_T_138, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_140 = and(_T_136, _T_137) @[exu_div_ctl.scala 57:94]
    node _T_141 = and(_T_140, _T_139) @[exu_div_ctl.scala 57:94]
    node _T_142 = and(_T_134, _T_141) @[exu_div_ctl.scala 58:10]
    node _T_143 = or(_T_131, _T_142) @[exu_div_ctl.scala 67:116]
    node _T_144 = bits(q_ff, 3, 3) @[exu_div_ctl.scala 56:57]
    node _T_145 = bits(q_ff, 1, 1) @[exu_div_ctl.scala 56:57]
    node _T_146 = and(_T_144, _T_145) @[exu_div_ctl.scala 56:94]
    node _T_147 = bits(m_ff, 3, 3) @[exu_div_ctl.scala 57:74]
    node _T_148 = eq(_T_147, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_149 = bits(m_ff, 1, 1) @[exu_div_ctl.scala 57:74]
    node _T_150 = eq(_T_149, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_151 = and(_T_148, _T_150) @[exu_div_ctl.scala 57:94]
    node _T_152 = and(_T_146, _T_151) @[exu_div_ctl.scala 58:10]
    node _T_153 = or(_T_143, _T_152) @[exu_div_ctl.scala 68:43]
    node _T_154 = bits(q_ff, 3, 3) @[exu_div_ctl.scala 56:57]
    node _T_155 = bits(q_ff, 2, 2) @[exu_div_ctl.scala 56:57]
    node _T_156 = bits(q_ff, 1, 1) @[exu_div_ctl.scala 56:57]
    node _T_157 = and(_T_154, _T_155) @[exu_div_ctl.scala 56:94]
    node _T_158 = and(_T_157, _T_156) @[exu_div_ctl.scala 56:94]
    node _T_159 = bits(m_ff, 3, 3) @[exu_div_ctl.scala 57:74]
    node _T_160 = eq(_T_159, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_161 = bits(m_ff, 2, 2) @[exu_div_ctl.scala 57:57]
    node _T_162 = and(_T_160, _T_161) @[exu_div_ctl.scala 57:94]
    node _T_163 = and(_T_158, _T_162) @[exu_div_ctl.scala 58:10]
    node _T_164 = or(_T_153, _T_163) @[exu_div_ctl.scala 68:77]
    node _T_165 = bits(q_ff, 2, 2) @[exu_div_ctl.scala 56:57]
    node _T_166 = bits(q_ff, 1, 1) @[exu_div_ctl.scala 56:57]
    node _T_167 = bits(q_ff, 0, 0) @[exu_div_ctl.scala 56:57]
    node _T_168 = and(_T_165, _T_166) @[exu_div_ctl.scala 56:94]
    node _T_169 = and(_T_168, _T_167) @[exu_div_ctl.scala 56:94]
    node _T_170 = bits(m_ff, 3, 3) @[exu_div_ctl.scala 57:74]
    node _T_171 = eq(_T_170, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_172 = bits(m_ff, 1, 1) @[exu_div_ctl.scala 57:74]
    node _T_173 = eq(_T_172, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_174 = and(_T_171, _T_173) @[exu_div_ctl.scala 57:94]
    node _T_175 = and(_T_169, _T_174) @[exu_div_ctl.scala 58:10]
    node _T_176 = bits(q_ff, 3, 3) @[exu_div_ctl.scala 56:57]
    node _T_177 = bits(q_ff, 2, 2) @[exu_div_ctl.scala 56:74]
    node _T_178 = eq(_T_177, UInt<1>("h00")) @[exu_div_ctl.scala 56:69]
    node _T_179 = bits(q_ff, 0, 0) @[exu_div_ctl.scala 56:57]
    node _T_180 = and(_T_176, _T_178) @[exu_div_ctl.scala 56:94]
    node _T_181 = and(_T_180, _T_179) @[exu_div_ctl.scala 56:94]
    node _T_182 = bits(m_ff, 3, 3) @[exu_div_ctl.scala 57:74]
    node _T_183 = eq(_T_182, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_184 = bits(m_ff, 1, 1) @[exu_div_ctl.scala 57:57]
    node _T_185 = bits(m_ff, 0, 0) @[exu_div_ctl.scala 57:57]
    node _T_186 = and(_T_183, _T_184) @[exu_div_ctl.scala 57:94]
    node _T_187 = and(_T_186, _T_185) @[exu_div_ctl.scala 57:94]
    node _T_188 = and(_T_181, _T_187) @[exu_div_ctl.scala 58:10]
    node _T_189 = or(_T_175, _T_188) @[exu_div_ctl.scala 70:44]
    node _T_190 = bits(q_ff, 2, 2) @[exu_div_ctl.scala 56:57]
    node _T_191 = bits(m_ff, 3, 3) @[exu_div_ctl.scala 57:74]
    node _T_192 = eq(_T_191, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_193 = bits(m_ff, 1, 1) @[exu_div_ctl.scala 57:74]
    node _T_194 = eq(_T_193, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_195 = and(_T_192, _T_194) @[exu_div_ctl.scala 57:94]
    node _T_196 = and(_T_190, _T_195) @[exu_div_ctl.scala 58:10]
    node _T_197 = bits(m_ff, 0, 0) @[exu_div_ctl.scala 70:118]
    node _T_198 = eq(_T_197, UInt<1>("h00")) @[exu_div_ctl.scala 70:113]
    node _T_199 = and(_T_196, _T_198) @[exu_div_ctl.scala 70:111]
    node _T_200 = or(_T_189, _T_199) @[exu_div_ctl.scala 70:84]
    node _T_201 = bits(q_ff, 1, 1) @[exu_div_ctl.scala 56:57]
    node _T_202 = bits(m_ff, 3, 3) @[exu_div_ctl.scala 57:74]
    node _T_203 = eq(_T_202, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_204 = bits(m_ff, 2, 2) @[exu_div_ctl.scala 57:74]
    node _T_205 = eq(_T_204, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_206 = and(_T_203, _T_205) @[exu_div_ctl.scala 57:94]
    node _T_207 = and(_T_201, _T_206) @[exu_div_ctl.scala 58:10]
    node _T_208 = bits(m_ff, 0, 0) @[exu_div_ctl.scala 71:39]
    node _T_209 = eq(_T_208, UInt<1>("h00")) @[exu_div_ctl.scala 71:34]
    node _T_210 = and(_T_207, _T_209) @[exu_div_ctl.scala 71:32]
    node _T_211 = or(_T_200, _T_210) @[exu_div_ctl.scala 70:126]
    node _T_212 = bits(q_ff, 0, 0) @[exu_div_ctl.scala 56:57]
    node _T_213 = bits(m_ff, 3, 3) @[exu_div_ctl.scala 57:74]
    node _T_214 = eq(_T_213, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_215 = bits(m_ff, 2, 2) @[exu_div_ctl.scala 57:74]
    node _T_216 = eq(_T_215, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_217 = bits(m_ff, 1, 1) @[exu_div_ctl.scala 57:74]
    node _T_218 = eq(_T_217, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_219 = and(_T_214, _T_216) @[exu_div_ctl.scala 57:94]
    node _T_220 = and(_T_219, _T_218) @[exu_div_ctl.scala 57:94]
    node _T_221 = and(_T_212, _T_220) @[exu_div_ctl.scala 58:10]
    node _T_222 = or(_T_211, _T_221) @[exu_div_ctl.scala 71:46]
    node _T_223 = bits(q_ff, 3, 3) @[exu_div_ctl.scala 56:74]
    node _T_224 = eq(_T_223, UInt<1>("h00")) @[exu_div_ctl.scala 56:69]
    node _T_225 = bits(q_ff, 2, 2) @[exu_div_ctl.scala 56:57]
    node _T_226 = bits(q_ff, 1, 1) @[exu_div_ctl.scala 56:74]
    node _T_227 = eq(_T_226, UInt<1>("h00")) @[exu_div_ctl.scala 56:69]
    node _T_228 = and(_T_224, _T_225) @[exu_div_ctl.scala 56:94]
    node _T_229 = and(_T_228, _T_227) @[exu_div_ctl.scala 56:94]
    node _T_230 = bits(m_ff, 3, 3) @[exu_div_ctl.scala 57:74]
    node _T_231 = eq(_T_230, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_232 = bits(m_ff, 2, 2) @[exu_div_ctl.scala 57:74]
    node _T_233 = eq(_T_232, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_234 = bits(m_ff, 1, 1) @[exu_div_ctl.scala 57:57]
    node _T_235 = bits(m_ff, 0, 0) @[exu_div_ctl.scala 57:57]
    node _T_236 = and(_T_231, _T_233) @[exu_div_ctl.scala 57:94]
    node _T_237 = and(_T_236, _T_234) @[exu_div_ctl.scala 57:94]
    node _T_238 = and(_T_237, _T_235) @[exu_div_ctl.scala 57:94]
    node _T_239 = and(_T_229, _T_238) @[exu_div_ctl.scala 58:10]
    node _T_240 = or(_T_222, _T_239) @[exu_div_ctl.scala 71:86]
    node _T_241 = bits(q_ff, 3, 3) @[exu_div_ctl.scala 56:74]
    node _T_242 = eq(_T_241, UInt<1>("h00")) @[exu_div_ctl.scala 56:69]
    node _T_243 = bits(q_ff, 2, 2) @[exu_div_ctl.scala 56:57]
    node _T_244 = bits(q_ff, 1, 1) @[exu_div_ctl.scala 56:57]
    node _T_245 = and(_T_242, _T_243) @[exu_div_ctl.scala 56:94]
    node _T_246 = and(_T_245, _T_244) @[exu_div_ctl.scala 56:94]
    node _T_247 = bits(m_ff, 3, 3) @[exu_div_ctl.scala 57:74]
    node _T_248 = eq(_T_247, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_249 = and(_T_246, _T_248) @[exu_div_ctl.scala 58:10]
    node _T_250 = bits(m_ff, 0, 0) @[exu_div_ctl.scala 72:42]
    node _T_251 = eq(_T_250, UInt<1>("h00")) @[exu_div_ctl.scala 72:37]
    node _T_252 = and(_T_249, _T_251) @[exu_div_ctl.scala 72:35]
    node _T_253 = or(_T_240, _T_252) @[exu_div_ctl.scala 71:128]
    node _T_254 = bits(q_ff, 3, 3) @[exu_div_ctl.scala 56:57]
    node _T_255 = bits(m_ff, 2, 2) @[exu_div_ctl.scala 57:74]
    node _T_256 = eq(_T_255, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_257 = bits(m_ff, 1, 1) @[exu_div_ctl.scala 57:74]
    node _T_258 = eq(_T_257, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_259 = and(_T_256, _T_258) @[exu_div_ctl.scala 57:94]
    node _T_260 = and(_T_254, _T_259) @[exu_div_ctl.scala 58:10]
    node _T_261 = bits(m_ff, 0, 0) @[exu_div_ctl.scala 72:81]
    node _T_262 = eq(_T_261, UInt<1>("h00")) @[exu_div_ctl.scala 72:76]
    node _T_263 = and(_T_260, _T_262) @[exu_div_ctl.scala 72:74]
    node _T_264 = or(_T_253, _T_263) @[exu_div_ctl.scala 72:46]
    node _T_265 = bits(q_ff, 3, 3) @[exu_div_ctl.scala 56:57]
    node _T_266 = bits(q_ff, 2, 2) @[exu_div_ctl.scala 56:74]
    node _T_267 = eq(_T_266, UInt<1>("h00")) @[exu_div_ctl.scala 56:69]
    node _T_268 = and(_T_265, _T_267) @[exu_div_ctl.scala 56:94]
    node _T_269 = bits(m_ff, 3, 3) @[exu_div_ctl.scala 57:74]
    node _T_270 = eq(_T_269, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_271 = bits(m_ff, 2, 2) @[exu_div_ctl.scala 57:57]
    node _T_272 = bits(m_ff, 1, 1) @[exu_div_ctl.scala 57:57]
    node _T_273 = and(_T_270, _T_271) @[exu_div_ctl.scala 57:94]
    node _T_274 = and(_T_273, _T_272) @[exu_div_ctl.scala 57:94]
    node _T_275 = and(_T_268, _T_274) @[exu_div_ctl.scala 58:10]
    node _T_276 = or(_T_264, _T_275) @[exu_div_ctl.scala 72:86]
    node _T_277 = bits(q_ff, 3, 3) @[exu_div_ctl.scala 56:74]
    node _T_278 = eq(_T_277, UInt<1>("h00")) @[exu_div_ctl.scala 56:69]
    node _T_279 = bits(q_ff, 2, 2) @[exu_div_ctl.scala 56:57]
    node _T_280 = bits(q_ff, 1, 1) @[exu_div_ctl.scala 56:57]
    node _T_281 = and(_T_278, _T_279) @[exu_div_ctl.scala 56:94]
    node _T_282 = and(_T_281, _T_280) @[exu_div_ctl.scala 56:94]
    node _T_283 = bits(m_ff, 3, 3) @[exu_div_ctl.scala 57:74]
    node _T_284 = eq(_T_283, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_285 = bits(m_ff, 2, 2) @[exu_div_ctl.scala 57:57]
    node _T_286 = bits(m_ff, 1, 1) @[exu_div_ctl.scala 57:74]
    node _T_287 = eq(_T_286, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_288 = and(_T_284, _T_285) @[exu_div_ctl.scala 57:94]
    node _T_289 = and(_T_288, _T_287) @[exu_div_ctl.scala 57:94]
    node _T_290 = and(_T_282, _T_289) @[exu_div_ctl.scala 58:10]
    node _T_291 = or(_T_276, _T_290) @[exu_div_ctl.scala 72:128]
    node _T_292 = bits(q_ff, 3, 3) @[exu_div_ctl.scala 56:74]
    node _T_293 = eq(_T_292, UInt<1>("h00")) @[exu_div_ctl.scala 56:69]
    node _T_294 = bits(q_ff, 2, 2) @[exu_div_ctl.scala 56:57]
    node _T_295 = bits(q_ff, 0, 0) @[exu_div_ctl.scala 56:57]
    node _T_296 = and(_T_293, _T_294) @[exu_div_ctl.scala 56:94]
    node _T_297 = and(_T_296, _T_295) @[exu_div_ctl.scala 56:94]
    node _T_298 = bits(m_ff, 3, 3) @[exu_div_ctl.scala 57:74]
    node _T_299 = eq(_T_298, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_300 = bits(m_ff, 1, 1) @[exu_div_ctl.scala 57:74]
    node _T_301 = eq(_T_300, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_302 = and(_T_299, _T_301) @[exu_div_ctl.scala 57:94]
    node _T_303 = and(_T_297, _T_302) @[exu_div_ctl.scala 58:10]
    node _T_304 = or(_T_291, _T_303) @[exu_div_ctl.scala 73:46]
    node _T_305 = bits(q_ff, 3, 3) @[exu_div_ctl.scala 56:57]
    node _T_306 = bits(q_ff, 2, 2) @[exu_div_ctl.scala 56:74]
    node _T_307 = eq(_T_306, UInt<1>("h00")) @[exu_div_ctl.scala 56:69]
    node _T_308 = bits(q_ff, 1, 1) @[exu_div_ctl.scala 56:74]
    node _T_309 = eq(_T_308, UInt<1>("h00")) @[exu_div_ctl.scala 56:69]
    node _T_310 = and(_T_305, _T_307) @[exu_div_ctl.scala 56:94]
    node _T_311 = and(_T_310, _T_309) @[exu_div_ctl.scala 56:94]
    node _T_312 = bits(m_ff, 3, 3) @[exu_div_ctl.scala 57:74]
    node _T_313 = eq(_T_312, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_314 = bits(m_ff, 2, 2) @[exu_div_ctl.scala 57:57]
    node _T_315 = bits(m_ff, 0, 0) @[exu_div_ctl.scala 57:57]
    node _T_316 = and(_T_313, _T_314) @[exu_div_ctl.scala 57:94]
    node _T_317 = and(_T_316, _T_315) @[exu_div_ctl.scala 57:94]
    node _T_318 = and(_T_311, _T_317) @[exu_div_ctl.scala 58:10]
    node _T_319 = or(_T_304, _T_318) @[exu_div_ctl.scala 73:86]
    node _T_320 = bits(q_ff, 2, 2) @[exu_div_ctl.scala 56:74]
    node _T_321 = eq(_T_320, UInt<1>("h00")) @[exu_div_ctl.scala 56:69]
    node _T_322 = bits(q_ff, 1, 1) @[exu_div_ctl.scala 56:57]
    node _T_323 = bits(q_ff, 0, 0) @[exu_div_ctl.scala 56:57]
    node _T_324 = and(_T_321, _T_322) @[exu_div_ctl.scala 56:94]
    node _T_325 = and(_T_324, _T_323) @[exu_div_ctl.scala 56:94]
    node _T_326 = bits(m_ff, 3, 3) @[exu_div_ctl.scala 57:74]
    node _T_327 = eq(_T_326, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_328 = bits(m_ff, 2, 2) @[exu_div_ctl.scala 57:74]
    node _T_329 = eq(_T_328, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_330 = and(_T_327, _T_329) @[exu_div_ctl.scala 57:94]
    node _T_331 = and(_T_325, _T_330) @[exu_div_ctl.scala 58:10]
    node _T_332 = or(_T_319, _T_331) @[exu_div_ctl.scala 73:128]
    node _T_333 = bits(q_ff, 3, 3) @[exu_div_ctl.scala 56:57]
    node _T_334 = bits(q_ff, 2, 2) @[exu_div_ctl.scala 56:57]
    node _T_335 = and(_T_333, _T_334) @[exu_div_ctl.scala 56:94]
    node _T_336 = bits(m_ff, 1, 1) @[exu_div_ctl.scala 57:74]
    node _T_337 = eq(_T_336, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_338 = and(_T_335, _T_337) @[exu_div_ctl.scala 58:10]
    node _T_339 = bits(m_ff, 0, 0) @[exu_div_ctl.scala 74:80]
    node _T_340 = eq(_T_339, UInt<1>("h00")) @[exu_div_ctl.scala 74:75]
    node _T_341 = and(_T_338, _T_340) @[exu_div_ctl.scala 74:73]
    node _T_342 = or(_T_332, _T_341) @[exu_div_ctl.scala 74:46]
    node _T_343 = bits(q_ff, 3, 3) @[exu_div_ctl.scala 56:74]
    node _T_344 = eq(_T_343, UInt<1>("h00")) @[exu_div_ctl.scala 56:69]
    node _T_345 = bits(q_ff, 2, 2) @[exu_div_ctl.scala 56:57]
    node _T_346 = bits(q_ff, 1, 1) @[exu_div_ctl.scala 56:57]
    node _T_347 = bits(q_ff, 0, 0) @[exu_div_ctl.scala 56:57]
    node _T_348 = and(_T_344, _T_345) @[exu_div_ctl.scala 56:94]
    node _T_349 = and(_T_348, _T_346) @[exu_div_ctl.scala 56:94]
    node _T_350 = and(_T_349, _T_347) @[exu_div_ctl.scala 56:94]
    node _T_351 = bits(m_ff, 3, 3) @[exu_div_ctl.scala 57:74]
    node _T_352 = eq(_T_351, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_353 = bits(m_ff, 2, 2) @[exu_div_ctl.scala 57:57]
    node _T_354 = and(_T_352, _T_353) @[exu_div_ctl.scala 57:94]
    node _T_355 = and(_T_350, _T_354) @[exu_div_ctl.scala 58:10]
    node _T_356 = or(_T_342, _T_355) @[exu_div_ctl.scala 74:86]
    node _T_357 = bits(q_ff, 3, 3) @[exu_div_ctl.scala 56:57]
    node _T_358 = bits(q_ff, 2, 2) @[exu_div_ctl.scala 56:57]
    node _T_359 = and(_T_357, _T_358) @[exu_div_ctl.scala 56:94]
    node _T_360 = bits(m_ff, 3, 3) @[exu_div_ctl.scala 57:57]
    node _T_361 = bits(m_ff, 2, 2) @[exu_div_ctl.scala 57:74]
    node _T_362 = eq(_T_361, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_363 = and(_T_360, _T_362) @[exu_div_ctl.scala 57:94]
    node _T_364 = and(_T_359, _T_363) @[exu_div_ctl.scala 58:10]
    node _T_365 = or(_T_356, _T_364) @[exu_div_ctl.scala 74:128]
    node _T_366 = bits(q_ff, 3, 3) @[exu_div_ctl.scala 56:57]
    node _T_367 = bits(q_ff, 1, 1) @[exu_div_ctl.scala 56:57]
    node _T_368 = and(_T_366, _T_367) @[exu_div_ctl.scala 56:94]
    node _T_369 = bits(m_ff, 3, 3) @[exu_div_ctl.scala 57:57]
    node _T_370 = bits(m_ff, 2, 2) @[exu_div_ctl.scala 57:74]
    node _T_371 = eq(_T_370, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_372 = bits(m_ff, 1, 1) @[exu_div_ctl.scala 57:74]
    node _T_373 = eq(_T_372, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_374 = and(_T_369, _T_371) @[exu_div_ctl.scala 57:94]
    node _T_375 = and(_T_374, _T_373) @[exu_div_ctl.scala 57:94]
    node _T_376 = and(_T_368, _T_375) @[exu_div_ctl.scala 58:10]
    node _T_377 = or(_T_365, _T_376) @[exu_div_ctl.scala 75:46]
    node _T_378 = bits(q_ff, 3, 3) @[exu_div_ctl.scala 56:57]
    node _T_379 = bits(q_ff, 0, 0) @[exu_div_ctl.scala 56:57]
    node _T_380 = and(_T_378, _T_379) @[exu_div_ctl.scala 56:94]
    node _T_381 = bits(m_ff, 2, 2) @[exu_div_ctl.scala 57:74]
    node _T_382 = eq(_T_381, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_383 = bits(m_ff, 1, 1) @[exu_div_ctl.scala 57:74]
    node _T_384 = eq(_T_383, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_385 = and(_T_382, _T_384) @[exu_div_ctl.scala 57:94]
    node _T_386 = and(_T_380, _T_385) @[exu_div_ctl.scala 58:10]
    node _T_387 = or(_T_377, _T_386) @[exu_div_ctl.scala 75:86]
    node _T_388 = bits(q_ff, 3, 3) @[exu_div_ctl.scala 56:57]
    node _T_389 = bits(q_ff, 1, 1) @[exu_div_ctl.scala 56:74]
    node _T_390 = eq(_T_389, UInt<1>("h00")) @[exu_div_ctl.scala 56:69]
    node _T_391 = and(_T_388, _T_390) @[exu_div_ctl.scala 56:94]
    node _T_392 = bits(m_ff, 3, 3) @[exu_div_ctl.scala 57:74]
    node _T_393 = eq(_T_392, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_394 = bits(m_ff, 2, 2) @[exu_div_ctl.scala 57:57]
    node _T_395 = bits(m_ff, 1, 1) @[exu_div_ctl.scala 57:57]
    node _T_396 = bits(m_ff, 0, 0) @[exu_div_ctl.scala 57:57]
    node _T_397 = and(_T_393, _T_394) @[exu_div_ctl.scala 57:94]
    node _T_398 = and(_T_397, _T_395) @[exu_div_ctl.scala 57:94]
    node _T_399 = and(_T_398, _T_396) @[exu_div_ctl.scala 57:94]
    node _T_400 = and(_T_391, _T_399) @[exu_div_ctl.scala 58:10]
    node _T_401 = or(_T_387, _T_400) @[exu_div_ctl.scala 75:128]
    node _T_402 = bits(q_ff, 3, 3) @[exu_div_ctl.scala 56:57]
    node _T_403 = bits(q_ff, 2, 2) @[exu_div_ctl.scala 56:57]
    node _T_404 = bits(q_ff, 1, 1) @[exu_div_ctl.scala 56:57]
    node _T_405 = and(_T_402, _T_403) @[exu_div_ctl.scala 56:94]
    node _T_406 = and(_T_405, _T_404) @[exu_div_ctl.scala 56:94]
    node _T_407 = bits(m_ff, 3, 3) @[exu_div_ctl.scala 57:57]
    node _T_408 = and(_T_406, _T_407) @[exu_div_ctl.scala 58:10]
    node _T_409 = bits(m_ff, 0, 0) @[exu_div_ctl.scala 76:82]
    node _T_410 = eq(_T_409, UInt<1>("h00")) @[exu_div_ctl.scala 76:77]
    node _T_411 = and(_T_408, _T_410) @[exu_div_ctl.scala 76:75]
    node _T_412 = or(_T_401, _T_411) @[exu_div_ctl.scala 76:46]
    node _T_413 = bits(q_ff, 3, 3) @[exu_div_ctl.scala 56:57]
    node _T_414 = bits(q_ff, 2, 2) @[exu_div_ctl.scala 56:57]
    node _T_415 = bits(q_ff, 1, 1) @[exu_div_ctl.scala 56:57]
    node _T_416 = and(_T_413, _T_414) @[exu_div_ctl.scala 56:94]
    node _T_417 = and(_T_416, _T_415) @[exu_div_ctl.scala 56:94]
    node _T_418 = bits(m_ff, 3, 3) @[exu_div_ctl.scala 57:57]
    node _T_419 = bits(m_ff, 1, 1) @[exu_div_ctl.scala 57:74]
    node _T_420 = eq(_T_419, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_421 = and(_T_418, _T_420) @[exu_div_ctl.scala 57:94]
    node _T_422 = and(_T_417, _T_421) @[exu_div_ctl.scala 58:10]
    node _T_423 = or(_T_412, _T_422) @[exu_div_ctl.scala 76:86]
    node _T_424 = bits(q_ff, 3, 3) @[exu_div_ctl.scala 56:57]
    node _T_425 = bits(q_ff, 2, 2) @[exu_div_ctl.scala 56:57]
    node _T_426 = bits(q_ff, 0, 0) @[exu_div_ctl.scala 56:57]
    node _T_427 = and(_T_424, _T_425) @[exu_div_ctl.scala 56:94]
    node _T_428 = and(_T_427, _T_426) @[exu_div_ctl.scala 56:94]
    node _T_429 = bits(m_ff, 3, 3) @[exu_div_ctl.scala 57:57]
    node _T_430 = bits(m_ff, 1, 1) @[exu_div_ctl.scala 57:74]
    node _T_431 = eq(_T_430, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_432 = and(_T_429, _T_431) @[exu_div_ctl.scala 57:94]
    node _T_433 = and(_T_428, _T_432) @[exu_div_ctl.scala 58:10]
    node _T_434 = or(_T_423, _T_433) @[exu_div_ctl.scala 76:128]
    node _T_435 = bits(q_ff, 3, 3) @[exu_div_ctl.scala 56:57]
    node _T_436 = bits(q_ff, 2, 2) @[exu_div_ctl.scala 56:74]
    node _T_437 = eq(_T_436, UInt<1>("h00")) @[exu_div_ctl.scala 56:69]
    node _T_438 = bits(q_ff, 1, 1) @[exu_div_ctl.scala 56:57]
    node _T_439 = and(_T_435, _T_437) @[exu_div_ctl.scala 56:94]
    node _T_440 = and(_T_439, _T_438) @[exu_div_ctl.scala 56:94]
    node _T_441 = bits(m_ff, 3, 3) @[exu_div_ctl.scala 57:74]
    node _T_442 = eq(_T_441, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_443 = bits(m_ff, 1, 1) @[exu_div_ctl.scala 57:57]
    node _T_444 = and(_T_442, _T_443) @[exu_div_ctl.scala 57:94]
    node _T_445 = and(_T_440, _T_444) @[exu_div_ctl.scala 58:10]
    node _T_446 = or(_T_434, _T_445) @[exu_div_ctl.scala 77:46]
    node _T_447 = bits(q_ff, 3, 3) @[exu_div_ctl.scala 56:57]
    node _T_448 = bits(q_ff, 1, 1) @[exu_div_ctl.scala 56:57]
    node _T_449 = bits(q_ff, 0, 0) @[exu_div_ctl.scala 56:57]
    node _T_450 = and(_T_447, _T_448) @[exu_div_ctl.scala 56:94]
    node _T_451 = and(_T_450, _T_449) @[exu_div_ctl.scala 56:94]
    node _T_452 = bits(m_ff, 2, 2) @[exu_div_ctl.scala 57:74]
    node _T_453 = eq(_T_452, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_454 = and(_T_451, _T_453) @[exu_div_ctl.scala 58:10]
    node _T_455 = or(_T_446, _T_454) @[exu_div_ctl.scala 77:86]
    node _T_456 = bits(q_ff, 3, 3) @[exu_div_ctl.scala 56:57]
    node _T_457 = bits(q_ff, 2, 2) @[exu_div_ctl.scala 56:57]
    node _T_458 = bits(q_ff, 1, 1) @[exu_div_ctl.scala 56:57]
    node _T_459 = bits(q_ff, 0, 0) @[exu_div_ctl.scala 56:57]
    node _T_460 = and(_T_456, _T_457) @[exu_div_ctl.scala 56:94]
    node _T_461 = and(_T_460, _T_458) @[exu_div_ctl.scala 56:94]
    node _T_462 = and(_T_461, _T_459) @[exu_div_ctl.scala 56:94]
    node _T_463 = bits(m_ff, 3, 3) @[exu_div_ctl.scala 57:57]
    node _T_464 = and(_T_462, _T_463) @[exu_div_ctl.scala 58:10]
    node _T_465 = or(_T_455, _T_464) @[exu_div_ctl.scala 77:128]
    node _T_466 = bits(q_ff, 3, 3) @[exu_div_ctl.scala 56:57]
    node _T_467 = bits(q_ff, 1, 1) @[exu_div_ctl.scala 56:57]
    node _T_468 = and(_T_466, _T_467) @[exu_div_ctl.scala 56:94]
    node _T_469 = bits(m_ff, 2, 2) @[exu_div_ctl.scala 57:74]
    node _T_470 = eq(_T_469, UInt<1>("h00")) @[exu_div_ctl.scala 57:69]
    node _T_471 = and(_T_468, _T_470) @[exu_div_ctl.scala 58:10]
    node _T_472 = bits(m_ff, 0, 0) @[exu_div_ctl.scala 78:79]
    node _T_473 = eq(_T_472, UInt<1>("h00")) @[exu_div_ctl.scala 78:74]
    node _T_474 = and(_T_471, _T_473) @[exu_div_ctl.scala 78:72]
    node _T_475 = or(_T_465, _T_474) @[exu_div_ctl.scala 78:46]
    node _T_476 = cat(_T_164, _T_475) @[Cat.scala 29:58]
    node _T_477 = cat(_T_30, _T_61) @[Cat.scala 29:58]
    node smallnum = cat(_T_477, _T_476) @[Cat.scala 29:58]
    wire shortq_enable_ff : UInt<1>
    shortq_enable_ff <= UInt<1>("h00")
    wire short_dividend : UInt<33>
    short_dividend <= UInt<33>("h00")
    wire shortq_shift_xx : UInt<4>
    shortq_shift_xx <= UInt<4>("h00")
    node _T_478 = bits(q_ff, 31, 31) @[exu_div_ctl.scala 87:40]
    node _T_479 = and(sign_ff, _T_478) @[exu_div_ctl.scala 87:34]
    node _T_480 = bits(q_ff, 31, 0) @[exu_div_ctl.scala 87:49]
    node _T_481 = cat(_T_479, _T_480) @[Cat.scala 29:58]
    short_dividend <= _T_481 @[exu_div_ctl.scala 87:18]
    node _T_482 = bits(short_dividend, 32, 32) @[exu_div_ctl.scala 92:22]
    node _T_483 = bits(_T_482, 0, 0) @[exu_div_ctl.scala 92:27]
    node _T_484 = eq(_T_483, UInt<1>("h00")) @[exu_div_ctl.scala 92:7]
    node _T_485 = bits(short_dividend, 31, 24) @[exu_div_ctl.scala 92:52]
    node _T_486 = mux(UInt<1>("h00"), UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
    node _T_487 = neq(_T_485, _T_486) @[exu_div_ctl.scala 92:60]
    node _T_488 = bits(short_dividend, 32, 32) @[exu_div_ctl.scala 93:21]
    node _T_489 = bits(_T_488, 0, 0) @[exu_div_ctl.scala 93:26]
    node _T_490 = bits(short_dividend, 31, 23) @[exu_div_ctl.scala 93:51]
    node _T_491 = mux(UInt<1>("h01"), UInt<9>("h01ff"), UInt<9>("h00")) @[Bitwise.scala 72:12]
    node _T_492 = neq(_T_490, _T_491) @[exu_div_ctl.scala 93:59]
    node _T_493 = mux(_T_484, _T_487, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_494 = mux(_T_489, _T_492, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_495 = or(_T_493, _T_494) @[Mux.scala 27:72]
    wire _T_496 : UInt<1> @[Mux.scala 27:72]
    _T_496 <= _T_495 @[Mux.scala 27:72]
    node _T_497 = bits(short_dividend, 32, 32) @[exu_div_ctl.scala 96:22]
    node _T_498 = bits(_T_497, 0, 0) @[exu_div_ctl.scala 96:27]
    node _T_499 = eq(_T_498, UInt<1>("h00")) @[exu_div_ctl.scala 96:7]
    node _T_500 = bits(short_dividend, 23, 16) @[exu_div_ctl.scala 96:52]
    node _T_501 = mux(UInt<1>("h00"), UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
    node _T_502 = neq(_T_500, _T_501) @[exu_div_ctl.scala 96:60]
    node _T_503 = bits(short_dividend, 32, 32) @[exu_div_ctl.scala 97:21]
    node _T_504 = bits(_T_503, 0, 0) @[exu_div_ctl.scala 97:26]
    node _T_505 = bits(short_dividend, 22, 15) @[exu_div_ctl.scala 97:51]
    node _T_506 = mux(UInt<1>("h01"), UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
    node _T_507 = neq(_T_505, _T_506) @[exu_div_ctl.scala 97:59]
    node _T_508 = mux(_T_499, _T_502, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_509 = mux(_T_504, _T_507, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_510 = or(_T_508, _T_509) @[Mux.scala 27:72]
    wire _T_511 : UInt<1> @[Mux.scala 27:72]
    _T_511 <= _T_510 @[Mux.scala 27:72]
    node _T_512 = bits(short_dividend, 32, 32) @[exu_div_ctl.scala 100:22]
    node _T_513 = bits(_T_512, 0, 0) @[exu_div_ctl.scala 100:27]
    node _T_514 = eq(_T_513, UInt<1>("h00")) @[exu_div_ctl.scala 100:7]
    node _T_515 = bits(short_dividend, 15, 8) @[exu_div_ctl.scala 100:52]
    node _T_516 = mux(UInt<1>("h00"), UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
    node _T_517 = neq(_T_515, _T_516) @[exu_div_ctl.scala 100:59]
    node _T_518 = bits(short_dividend, 32, 32) @[exu_div_ctl.scala 101:21]
    node _T_519 = bits(_T_518, 0, 0) @[exu_div_ctl.scala 101:26]
    node _T_520 = bits(short_dividend, 14, 7) @[exu_div_ctl.scala 101:51]
    node _T_521 = mux(UInt<1>("h01"), UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
    node _T_522 = neq(_T_520, _T_521) @[exu_div_ctl.scala 101:58]
    node _T_523 = mux(_T_514, _T_517, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_524 = mux(_T_519, _T_522, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_525 = or(_T_523, _T_524) @[Mux.scala 27:72]
    wire _T_526 : UInt<1> @[Mux.scala 27:72]
    _T_526 <= _T_525 @[Mux.scala 27:72]
    node _T_527 = cat(_T_496, _T_511) @[Cat.scala 29:58]
    node a_cls = cat(_T_527, _T_526) @[Cat.scala 29:58]
    node _T_528 = bits(m_ff, 32, 32) @[exu_div_ctl.scala 106:12]
    node _T_529 = bits(_T_528, 0, 0) @[exu_div_ctl.scala 106:17]
    node _T_530 = eq(_T_529, UInt<1>("h00")) @[exu_div_ctl.scala 106:7]
    node _T_531 = bits(m_ff, 31, 24) @[exu_div_ctl.scala 106:32]
    node _T_532 = mux(UInt<1>("h00"), UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
    node _T_533 = neq(_T_531, _T_532) @[exu_div_ctl.scala 106:40]
    node _T_534 = bits(m_ff, 32, 32) @[exu_div_ctl.scala 107:11]
    node _T_535 = bits(_T_534, 0, 0) @[exu_div_ctl.scala 107:16]
    node _T_536 = bits(m_ff, 31, 24) @[exu_div_ctl.scala 107:31]
    node _T_537 = mux(UInt<1>("h01"), UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
    node _T_538 = neq(_T_536, _T_537) @[exu_div_ctl.scala 107:39]
    node _T_539 = mux(_T_530, _T_533, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_540 = mux(_T_535, _T_538, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_541 = or(_T_539, _T_540) @[Mux.scala 27:72]
    wire _T_542 : UInt<1> @[Mux.scala 27:72]
    _T_542 <= _T_541 @[Mux.scala 27:72]
    node _T_543 = bits(m_ff, 32, 32) @[exu_div_ctl.scala 110:12]
    node _T_544 = bits(_T_543, 0, 0) @[exu_div_ctl.scala 110:17]
    node _T_545 = eq(_T_544, UInt<1>("h00")) @[exu_div_ctl.scala 110:7]
    node _T_546 = bits(m_ff, 23, 16) @[exu_div_ctl.scala 110:32]
    node _T_547 = mux(UInt<1>("h00"), UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
    node _T_548 = neq(_T_546, _T_547) @[exu_div_ctl.scala 110:40]
    node _T_549 = bits(m_ff, 32, 32) @[exu_div_ctl.scala 111:11]
    node _T_550 = bits(_T_549, 0, 0) @[exu_div_ctl.scala 111:16]
    node _T_551 = bits(m_ff, 23, 16) @[exu_div_ctl.scala 111:31]
    node _T_552 = mux(UInt<1>("h01"), UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
    node _T_553 = neq(_T_551, _T_552) @[exu_div_ctl.scala 111:39]
    node _T_554 = mux(_T_545, _T_548, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_555 = mux(_T_550, _T_553, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_556 = or(_T_554, _T_555) @[Mux.scala 27:72]
    wire _T_557 : UInt<1> @[Mux.scala 27:72]
    _T_557 <= _T_556 @[Mux.scala 27:72]
    node _T_558 = bits(m_ff, 32, 32) @[exu_div_ctl.scala 114:12]
    node _T_559 = bits(_T_558, 0, 0) @[exu_div_ctl.scala 114:17]
    node _T_560 = eq(_T_559, UInt<1>("h00")) @[exu_div_ctl.scala 114:7]
    node _T_561 = bits(m_ff, 15, 8) @[exu_div_ctl.scala 114:32]
    node _T_562 = mux(UInt<1>("h00"), UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
    node _T_563 = neq(_T_561, _T_562) @[exu_div_ctl.scala 114:39]
    node _T_564 = bits(m_ff, 32, 32) @[exu_div_ctl.scala 115:11]
    node _T_565 = bits(_T_564, 0, 0) @[exu_div_ctl.scala 115:16]
    node _T_566 = bits(m_ff, 15, 8) @[exu_div_ctl.scala 115:31]
    node _T_567 = mux(UInt<1>("h01"), UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
    node _T_568 = neq(_T_566, _T_567) @[exu_div_ctl.scala 115:38]
    node _T_569 = mux(_T_560, _T_563, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_570 = mux(_T_565, _T_568, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_571 = or(_T_569, _T_570) @[Mux.scala 27:72]
    wire _T_572 : UInt<1> @[Mux.scala 27:72]
    _T_572 <= _T_571 @[Mux.scala 27:72]
    node _T_573 = cat(_T_542, _T_557) @[Cat.scala 29:58]
    node b_cls = cat(_T_573, _T_572) @[Cat.scala 29:58]
    node _T_574 = bits(a_cls, 2, 1) @[exu_div_ctl.scala 119:13]
    node _T_575 = eq(_T_574, UInt<1>("h01")) @[exu_div_ctl.scala 119:19]
    node _T_576 = bits(b_cls, 2, 2) @[exu_div_ctl.scala 119:42]
    node _T_577 = eq(_T_576, UInt<1>("h01")) @[exu_div_ctl.scala 119:48]
    node _T_578 = and(_T_575, _T_577) @[exu_div_ctl.scala 119:34]
    node _T_579 = bits(a_cls, 2, 0) @[exu_div_ctl.scala 120:15]
    node _T_580 = eq(_T_579, UInt<1>("h01")) @[exu_div_ctl.scala 120:21]
    node _T_581 = bits(b_cls, 2, 2) @[exu_div_ctl.scala 120:44]
    node _T_582 = eq(_T_581, UInt<1>("h01")) @[exu_div_ctl.scala 120:50]
    node _T_583 = and(_T_580, _T_582) @[exu_div_ctl.scala 120:36]
    node _T_584 = or(_T_578, _T_583) @[exu_div_ctl.scala 119:65]
    node _T_585 = bits(a_cls, 2, 0) @[exu_div_ctl.scala 121:15]
    node _T_586 = eq(_T_585, UInt<1>("h00")) @[exu_div_ctl.scala 121:21]
    node _T_587 = bits(b_cls, 2, 2) @[exu_div_ctl.scala 121:44]
    node _T_588 = eq(_T_587, UInt<1>("h01")) @[exu_div_ctl.scala 121:50]
    node _T_589 = and(_T_586, _T_588) @[exu_div_ctl.scala 121:36]
    node _T_590 = or(_T_584, _T_589) @[exu_div_ctl.scala 120:67]
    node _T_591 = bits(a_cls, 2, 0) @[exu_div_ctl.scala 122:15]
    node _T_592 = eq(_T_591, UInt<1>("h01")) @[exu_div_ctl.scala 122:21]
    node _T_593 = bits(b_cls, 2, 1) @[exu_div_ctl.scala 122:44]
    node _T_594 = eq(_T_593, UInt<1>("h01")) @[exu_div_ctl.scala 122:50]
    node _T_595 = and(_T_592, _T_594) @[exu_div_ctl.scala 122:36]
    node _T_596 = or(_T_590, _T_595) @[exu_div_ctl.scala 121:67]
    node _T_597 = bits(a_cls, 2, 0) @[exu_div_ctl.scala 123:15]
    node _T_598 = eq(_T_597, UInt<1>("h00")) @[exu_div_ctl.scala 123:21]
    node _T_599 = bits(b_cls, 2, 1) @[exu_div_ctl.scala 123:44]
    node _T_600 = eq(_T_599, UInt<1>("h01")) @[exu_div_ctl.scala 123:50]
    node _T_601 = and(_T_598, _T_600) @[exu_div_ctl.scala 123:36]
    node _T_602 = or(_T_596, _T_601) @[exu_div_ctl.scala 122:67]
    node _T_603 = bits(a_cls, 2, 0) @[exu_div_ctl.scala 124:15]
    node _T_604 = eq(_T_603, UInt<1>("h00")) @[exu_div_ctl.scala 124:21]
    node _T_605 = bits(b_cls, 2, 0) @[exu_div_ctl.scala 124:44]
    node _T_606 = eq(_T_605, UInt<1>("h01")) @[exu_div_ctl.scala 124:50]
    node _T_607 = and(_T_604, _T_606) @[exu_div_ctl.scala 124:36]
    node _T_608 = or(_T_602, _T_607) @[exu_div_ctl.scala 123:67]
    node _T_609 = bits(a_cls, 2, 2) @[exu_div_ctl.scala 126:13]
    node _T_610 = eq(_T_609, UInt<1>("h01")) @[exu_div_ctl.scala 126:19]
    node _T_611 = bits(b_cls, 2, 2) @[exu_div_ctl.scala 126:42]
    node _T_612 = eq(_T_611, UInt<1>("h01")) @[exu_div_ctl.scala 126:48]
    node _T_613 = and(_T_610, _T_612) @[exu_div_ctl.scala 126:34]
    node _T_614 = bits(a_cls, 2, 1) @[exu_div_ctl.scala 127:15]
    node _T_615 = eq(_T_614, UInt<1>("h01")) @[exu_div_ctl.scala 127:21]
    node _T_616 = bits(b_cls, 2, 1) @[exu_div_ctl.scala 127:44]
    node _T_617 = eq(_T_616, UInt<1>("h01")) @[exu_div_ctl.scala 127:50]
    node _T_618 = and(_T_615, _T_617) @[exu_div_ctl.scala 127:36]
    node _T_619 = or(_T_613, _T_618) @[exu_div_ctl.scala 126:65]
    node _T_620 = bits(a_cls, 2, 0) @[exu_div_ctl.scala 128:15]
    node _T_621 = eq(_T_620, UInt<1>("h01")) @[exu_div_ctl.scala 128:21]
    node _T_622 = bits(b_cls, 2, 0) @[exu_div_ctl.scala 128:44]
    node _T_623 = eq(_T_622, UInt<1>("h01")) @[exu_div_ctl.scala 128:50]
    node _T_624 = and(_T_621, _T_623) @[exu_div_ctl.scala 128:36]
    node _T_625 = or(_T_619, _T_624) @[exu_div_ctl.scala 127:67]
    node _T_626 = bits(a_cls, 2, 0) @[exu_div_ctl.scala 129:15]
    node _T_627 = eq(_T_626, UInt<1>("h00")) @[exu_div_ctl.scala 129:21]
    node _T_628 = bits(b_cls, 2, 0) @[exu_div_ctl.scala 129:44]
    node _T_629 = eq(_T_628, UInt<1>("h00")) @[exu_div_ctl.scala 129:50]
    node _T_630 = and(_T_627, _T_629) @[exu_div_ctl.scala 129:36]
    node _T_631 = or(_T_625, _T_630) @[exu_div_ctl.scala 128:67]
    node _T_632 = bits(a_cls, 2, 2) @[exu_div_ctl.scala 131:13]
    node _T_633 = eq(_T_632, UInt<1>("h01")) @[exu_div_ctl.scala 131:19]
    node _T_634 = bits(b_cls, 2, 1) @[exu_div_ctl.scala 131:42]
    node _T_635 = eq(_T_634, UInt<1>("h01")) @[exu_div_ctl.scala 131:48]
    node _T_636 = and(_T_633, _T_635) @[exu_div_ctl.scala 131:34]
    node _T_637 = bits(a_cls, 2, 1) @[exu_div_ctl.scala 132:15]
    node _T_638 = eq(_T_637, UInt<1>("h01")) @[exu_div_ctl.scala 132:21]
    node _T_639 = bits(b_cls, 2, 0) @[exu_div_ctl.scala 132:44]
    node _T_640 = eq(_T_639, UInt<1>("h01")) @[exu_div_ctl.scala 132:50]
    node _T_641 = and(_T_638, _T_640) @[exu_div_ctl.scala 132:36]
    node _T_642 = or(_T_636, _T_641) @[exu_div_ctl.scala 131:65]
    node _T_643 = bits(a_cls, 2, 0) @[exu_div_ctl.scala 133:15]
    node _T_644 = eq(_T_643, UInt<1>("h01")) @[exu_div_ctl.scala 133:21]
    node _T_645 = bits(b_cls, 2, 0) @[exu_div_ctl.scala 133:44]
    node _T_646 = eq(_T_645, UInt<1>("h00")) @[exu_div_ctl.scala 133:50]
    node _T_647 = and(_T_644, _T_646) @[exu_div_ctl.scala 133:36]
    node _T_648 = or(_T_642, _T_647) @[exu_div_ctl.scala 132:67]
    node _T_649 = bits(a_cls, 2, 2) @[exu_div_ctl.scala 135:13]
    node _T_650 = eq(_T_649, UInt<1>("h01")) @[exu_div_ctl.scala 135:19]
    node _T_651 = bits(b_cls, 2, 0) @[exu_div_ctl.scala 135:42]
    node _T_652 = eq(_T_651, UInt<1>("h01")) @[exu_div_ctl.scala 135:48]
    node _T_653 = and(_T_650, _T_652) @[exu_div_ctl.scala 135:34]
    node _T_654 = bits(a_cls, 2, 1) @[exu_div_ctl.scala 136:15]
    node _T_655 = eq(_T_654, UInt<1>("h01")) @[exu_div_ctl.scala 136:21]
    node _T_656 = bits(b_cls, 2, 0) @[exu_div_ctl.scala 136:44]
    node _T_657 = eq(_T_656, UInt<1>("h00")) @[exu_div_ctl.scala 136:50]
    node _T_658 = and(_T_655, _T_657) @[exu_div_ctl.scala 136:36]
    node _T_659 = or(_T_653, _T_658) @[exu_div_ctl.scala 135:65]
    node _T_660 = cat(_T_648, _T_659) @[Cat.scala 29:58]
    node _T_661 = cat(_T_608, _T_631) @[Cat.scala 29:58]
    node shortq_raw = cat(_T_661, _T_660) @[Cat.scala 29:58]
    node _T_662 = bits(m_ff, 31, 0) @[exu_div_ctl.scala 139:42]
    node _T_663 = neq(_T_662, UInt<32>("h00")) @[exu_div_ctl.scala 139:49]
    node _T_664 = and(valid_ff_x, _T_663) @[exu_div_ctl.scala 139:35]
    node _T_665 = neq(shortq_raw, UInt<4>("h00")) @[exu_div_ctl.scala 139:78]
    node shortq_enable = and(_T_664, _T_665) @[exu_div_ctl.scala 139:64]
    node _T_666 = bits(shortq_enable, 0, 0) @[Bitwise.scala 72:15]
    node _T_667 = mux(_T_666, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
    node shortq_shift = and(_T_667, shortq_raw) @[exu_div_ctl.scala 140:44]
    node _T_668 = bits(shortq_shift_xx, 3, 3) @[exu_div_ctl.scala 143:20]
    node _T_669 = bits(_T_668, 0, 0) @[exu_div_ctl.scala 143:24]
    node _T_670 = bits(shortq_shift_xx, 2, 2) @[exu_div_ctl.scala 144:20]
    node _T_671 = bits(_T_670, 0, 0) @[exu_div_ctl.scala 144:24]
    node _T_672 = bits(shortq_shift_xx, 1, 1) @[exu_div_ctl.scala 145:20]
    node _T_673 = bits(_T_672, 0, 0) @[exu_div_ctl.scala 145:24]
    node _T_674 = bits(shortq_shift_xx, 0, 0) @[exu_div_ctl.scala 146:20]
    node _T_675 = bits(_T_674, 0, 0) @[exu_div_ctl.scala 146:24]
    node _T_676 = mux(_T_669, UInt<5>("h01f"), UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_677 = mux(_T_671, UInt<5>("h018"), UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_678 = mux(_T_673, UInt<5>("h010"), UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_679 = mux(_T_675, UInt<4>("h08"), UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_680 = or(_T_676, _T_677) @[Mux.scala 27:72]
    node _T_681 = or(_T_680, _T_678) @[Mux.scala 27:72]
    node _T_682 = or(_T_681, _T_679) @[Mux.scala 27:72]
    wire shortq_shift_ff : UInt<5> @[Mux.scala 27:72]
    shortq_shift_ff <= _T_682 @[Mux.scala 27:72]
    node _T_683 = eq(rem_ff, UInt<1>("h00")) @[exu_div_ctl.scala 150:40]
    node _T_684 = eq(count, UInt<6>("h020")) @[exu_div_ctl.scala 150:55]
    node _T_685 = eq(count, UInt<6>("h021")) @[exu_div_ctl.scala 150:76]
    node _T_686 = mux(_T_683, _T_684, _T_685) @[exu_div_ctl.scala 150:39]
    node finish = or(smallnum_case, _T_686) @[exu_div_ctl.scala 150:34]
    node _T_687 = or(io.dec_div.div_p.valid, run_state) @[exu_div_ctl.scala 151:43]
    node _T_688 = or(_T_687, finish) @[exu_div_ctl.scala 151:55]
    node div_clken = or(_T_688, finish_ff) @[exu_div_ctl.scala 151:64]
    node _T_689 = or(io.dec_div.div_p.valid, run_state) @[exu_div_ctl.scala 152:44]
    node _T_690 = eq(finish, UInt<1>("h00")) @[exu_div_ctl.scala 152:59]
    node _T_691 = and(_T_689, _T_690) @[exu_div_ctl.scala 152:57]
    node _T_692 = eq(io.dec_div.dec_div_cancel, UInt<1>("h00")) @[exu_div_ctl.scala 152:69]
    node run_in = and(_T_691, _T_692) @[exu_div_ctl.scala 152:67]
    node _T_693 = eq(finish, UInt<1>("h00")) @[exu_div_ctl.scala 153:37]
    node _T_694 = and(run_state, _T_693) @[exu_div_ctl.scala 153:35]
    node _T_695 = eq(io.dec_div.dec_div_cancel, UInt<1>("h00")) @[exu_div_ctl.scala 153:47]
    node _T_696 = and(_T_694, _T_695) @[exu_div_ctl.scala 153:45]
    node _T_697 = eq(shortq_enable, UInt<1>("h00")) @[exu_div_ctl.scala 153:76]
    node _T_698 = and(_T_696, _T_697) @[exu_div_ctl.scala 153:74]
    node _T_699 = bits(_T_698, 0, 0) @[Bitwise.scala 72:15]
    node _T_700 = mux(_T_699, UInt<6>("h03f"), UInt<6>("h00")) @[Bitwise.scala 72:12]
    node _T_701 = cat(UInt<1>("h00"), shortq_shift_ff) @[Cat.scala 29:58]
    node _T_702 = add(count, _T_701) @[exu_div_ctl.scala 153:102]
    node _T_703 = tail(_T_702, 1) @[exu_div_ctl.scala 153:102]
    node _T_704 = add(_T_703, UInt<6>("h01")) @[exu_div_ctl.scala 153:129]
    node _T_705 = tail(_T_704, 1) @[exu_div_ctl.scala 153:129]
    node _T_706 = and(_T_700, _T_705) @[exu_div_ctl.scala 153:93]
    count_in <= _T_706 @[exu_div_ctl.scala 153:14]
    node _T_707 = eq(io.dec_div.dec_div_cancel, UInt<1>("h00")) @[exu_div_ctl.scala 156:36]
    node _T_708 = and(finish_ff, _T_707) @[exu_div_ctl.scala 156:34]
    io.exu_div_wren <= _T_708 @[exu_div_ctl.scala 156:20]
    node _T_709 = eq(io.dec_div.div_p.bits.unsign, UInt<1>("h00")) @[exu_div_ctl.scala 157:20]
    node _T_710 = neq(io.divisor, UInt<32>("h00")) @[exu_div_ctl.scala 157:64]
    node sign_eff = and(_T_709, _T_710) @[exu_div_ctl.scala 157:50]
    node _T_711 = eq(run_state, UInt<1>("h00")) @[exu_div_ctl.scala 161:6]
    node _T_712 = bits(_T_711, 0, 0) @[exu_div_ctl.scala 161:18]
    node _T_713 = cat(UInt<1>("h00"), io.dividend) @[Cat.scala 29:58]
    node _T_714 = or(valid_ff_x, shortq_enable_ff) @[exu_div_ctl.scala 162:30]
    node _T_715 = and(run_state, _T_714) @[exu_div_ctl.scala 162:16]
    node _T_716 = bits(_T_715, 0, 0) @[exu_div_ctl.scala 162:51]
    node _T_717 = bits(dividend_eff, 31, 0) @[exu_div_ctl.scala 162:78]
    node _T_718 = bits(a_in, 32, 32) @[exu_div_ctl.scala 162:90]
    node _T_719 = eq(_T_718, UInt<1>("h00")) @[exu_div_ctl.scala 162:85]
    node _T_720 = cat(_T_717, _T_719) @[Cat.scala 29:58]
    node _T_721 = dshl(_T_720, shortq_shift_ff) @[exu_div_ctl.scala 162:96]
    node _T_722 = or(valid_ff_x, shortq_enable_ff) @[exu_div_ctl.scala 163:31]
    node _T_723 = eq(_T_722, UInt<1>("h00")) @[exu_div_ctl.scala 163:18]
    node _T_724 = and(run_state, _T_723) @[exu_div_ctl.scala 163:16]
    node _T_725 = bits(_T_724, 0, 0) @[exu_div_ctl.scala 163:52]
    node _T_726 = bits(q_ff, 31, 0) @[exu_div_ctl.scala 163:70]
    node _T_727 = bits(a_in, 32, 32) @[exu_div_ctl.scala 163:82]
    node _T_728 = eq(_T_727, UInt<1>("h00")) @[exu_div_ctl.scala 163:77]
    node _T_729 = cat(_T_726, _T_728) @[Cat.scala 29:58]
    node _T_730 = mux(_T_712, _T_713, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_731 = mux(_T_716, _T_721, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_732 = mux(_T_725, _T_729, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_733 = or(_T_730, _T_731) @[Mux.scala 27:72]
    node _T_734 = or(_T_733, _T_732) @[Mux.scala 27:72]
    wire _T_735 : UInt<64> @[Mux.scala 27:72]
    _T_735 <= _T_734 @[Mux.scala 27:72]
    q_in <= _T_735 @[exu_div_ctl.scala 160:8]
    node _T_736 = eq(shortq_enable, UInt<1>("h00")) @[exu_div_ctl.scala 165:61]
    node _T_737 = and(run_state, _T_736) @[exu_div_ctl.scala 165:59]
    node qff_enable = or(io.dec_div.div_p.valid, _T_737) @[exu_div_ctl.scala 165:46]
    node _T_738 = and(sign_ff, dividend_neg_ff) @[exu_div_ctl.scala 166:32]
    node _T_739 = bits(_T_738, 0, 0) @[exu_div_ctl.scala 166:51]
    node _T_740 = bits(q_ff, 31, 0) @[exu_div_ctl.scala 166:74]
    wire _T_741 : UInt<1>[31] @[lib.scala 401:20]
    node _T_742 = bits(_T_740, 0, 0) @[lib.scala 403:27]
    node _T_743 = orr(_T_742) @[lib.scala 403:35]
    node _T_744 = bits(_T_740, 1, 1) @[lib.scala 403:44]
    node _T_745 = not(_T_744) @[lib.scala 403:40]
    node _T_746 = bits(_T_740, 1, 1) @[lib.scala 403:51]
    node _T_747 = mux(_T_743, _T_745, _T_746) @[lib.scala 403:23]
    _T_741[0] <= _T_747 @[lib.scala 403:17]
    node _T_748 = bits(_T_740, 1, 0) @[lib.scala 403:27]
    node _T_749 = orr(_T_748) @[lib.scala 403:35]
    node _T_750 = bits(_T_740, 2, 2) @[lib.scala 403:44]
    node _T_751 = not(_T_750) @[lib.scala 403:40]
    node _T_752 = bits(_T_740, 2, 2) @[lib.scala 403:51]
    node _T_753 = mux(_T_749, _T_751, _T_752) @[lib.scala 403:23]
    _T_741[1] <= _T_753 @[lib.scala 403:17]
    node _T_754 = bits(_T_740, 2, 0) @[lib.scala 403:27]
    node _T_755 = orr(_T_754) @[lib.scala 403:35]
    node _T_756 = bits(_T_740, 3, 3) @[lib.scala 403:44]
    node _T_757 = not(_T_756) @[lib.scala 403:40]
    node _T_758 = bits(_T_740, 3, 3) @[lib.scala 403:51]
    node _T_759 = mux(_T_755, _T_757, _T_758) @[lib.scala 403:23]
    _T_741[2] <= _T_759 @[lib.scala 403:17]
    node _T_760 = bits(_T_740, 3, 0) @[lib.scala 403:27]
    node _T_761 = orr(_T_760) @[lib.scala 403:35]
    node _T_762 = bits(_T_740, 4, 4) @[lib.scala 403:44]
    node _T_763 = not(_T_762) @[lib.scala 403:40]
    node _T_764 = bits(_T_740, 4, 4) @[lib.scala 403:51]
    node _T_765 = mux(_T_761, _T_763, _T_764) @[lib.scala 403:23]
    _T_741[3] <= _T_765 @[lib.scala 403:17]
    node _T_766 = bits(_T_740, 4, 0) @[lib.scala 403:27]
    node _T_767 = orr(_T_766) @[lib.scala 403:35]
    node _T_768 = bits(_T_740, 5, 5) @[lib.scala 403:44]
    node _T_769 = not(_T_768) @[lib.scala 403:40]
    node _T_770 = bits(_T_740, 5, 5) @[lib.scala 403:51]
    node _T_771 = mux(_T_767, _T_769, _T_770) @[lib.scala 403:23]
    _T_741[4] <= _T_771 @[lib.scala 403:17]
    node _T_772 = bits(_T_740, 5, 0) @[lib.scala 403:27]
    node _T_773 = orr(_T_772) @[lib.scala 403:35]
    node _T_774 = bits(_T_740, 6, 6) @[lib.scala 403:44]
    node _T_775 = not(_T_774) @[lib.scala 403:40]
    node _T_776 = bits(_T_740, 6, 6) @[lib.scala 403:51]
    node _T_777 = mux(_T_773, _T_775, _T_776) @[lib.scala 403:23]
    _T_741[5] <= _T_777 @[lib.scala 403:17]
    node _T_778 = bits(_T_740, 6, 0) @[lib.scala 403:27]
    node _T_779 = orr(_T_778) @[lib.scala 403:35]
    node _T_780 = bits(_T_740, 7, 7) @[lib.scala 403:44]
    node _T_781 = not(_T_780) @[lib.scala 403:40]
    node _T_782 = bits(_T_740, 7, 7) @[lib.scala 403:51]
    node _T_783 = mux(_T_779, _T_781, _T_782) @[lib.scala 403:23]
    _T_741[6] <= _T_783 @[lib.scala 403:17]
    node _T_784 = bits(_T_740, 7, 0) @[lib.scala 403:27]
    node _T_785 = orr(_T_784) @[lib.scala 403:35]
    node _T_786 = bits(_T_740, 8, 8) @[lib.scala 403:44]
    node _T_787 = not(_T_786) @[lib.scala 403:40]
    node _T_788 = bits(_T_740, 8, 8) @[lib.scala 403:51]
    node _T_789 = mux(_T_785, _T_787, _T_788) @[lib.scala 403:23]
    _T_741[7] <= _T_789 @[lib.scala 403:17]
    node _T_790 = bits(_T_740, 8, 0) @[lib.scala 403:27]
    node _T_791 = orr(_T_790) @[lib.scala 403:35]
    node _T_792 = bits(_T_740, 9, 9) @[lib.scala 403:44]
    node _T_793 = not(_T_792) @[lib.scala 403:40]
    node _T_794 = bits(_T_740, 9, 9) @[lib.scala 403:51]
    node _T_795 = mux(_T_791, _T_793, _T_794) @[lib.scala 403:23]
    _T_741[8] <= _T_795 @[lib.scala 403:17]
    node _T_796 = bits(_T_740, 9, 0) @[lib.scala 403:27]
    node _T_797 = orr(_T_796) @[lib.scala 403:35]
    node _T_798 = bits(_T_740, 10, 10) @[lib.scala 403:44]
    node _T_799 = not(_T_798) @[lib.scala 403:40]
    node _T_800 = bits(_T_740, 10, 10) @[lib.scala 403:51]
    node _T_801 = mux(_T_797, _T_799, _T_800) @[lib.scala 403:23]
    _T_741[9] <= _T_801 @[lib.scala 403:17]
    node _T_802 = bits(_T_740, 10, 0) @[lib.scala 403:27]
    node _T_803 = orr(_T_802) @[lib.scala 403:35]
    node _T_804 = bits(_T_740, 11, 11) @[lib.scala 403:44]
    node _T_805 = not(_T_804) @[lib.scala 403:40]
    node _T_806 = bits(_T_740, 11, 11) @[lib.scala 403:51]
    node _T_807 = mux(_T_803, _T_805, _T_806) @[lib.scala 403:23]
    _T_741[10] <= _T_807 @[lib.scala 403:17]
    node _T_808 = bits(_T_740, 11, 0) @[lib.scala 403:27]
    node _T_809 = orr(_T_808) @[lib.scala 403:35]
    node _T_810 = bits(_T_740, 12, 12) @[lib.scala 403:44]
    node _T_811 = not(_T_810) @[lib.scala 403:40]
    node _T_812 = bits(_T_740, 12, 12) @[lib.scala 403:51]
    node _T_813 = mux(_T_809, _T_811, _T_812) @[lib.scala 403:23]
    _T_741[11] <= _T_813 @[lib.scala 403:17]
    node _T_814 = bits(_T_740, 12, 0) @[lib.scala 403:27]
    node _T_815 = orr(_T_814) @[lib.scala 403:35]
    node _T_816 = bits(_T_740, 13, 13) @[lib.scala 403:44]
    node _T_817 = not(_T_816) @[lib.scala 403:40]
    node _T_818 = bits(_T_740, 13, 13) @[lib.scala 403:51]
    node _T_819 = mux(_T_815, _T_817, _T_818) @[lib.scala 403:23]
    _T_741[12] <= _T_819 @[lib.scala 403:17]
    node _T_820 = bits(_T_740, 13, 0) @[lib.scala 403:27]
    node _T_821 = orr(_T_820) @[lib.scala 403:35]
    node _T_822 = bits(_T_740, 14, 14) @[lib.scala 403:44]
    node _T_823 = not(_T_822) @[lib.scala 403:40]
    node _T_824 = bits(_T_740, 14, 14) @[lib.scala 403:51]
    node _T_825 = mux(_T_821, _T_823, _T_824) @[lib.scala 403:23]
    _T_741[13] <= _T_825 @[lib.scala 403:17]
    node _T_826 = bits(_T_740, 14, 0) @[lib.scala 403:27]
    node _T_827 = orr(_T_826) @[lib.scala 403:35]
    node _T_828 = bits(_T_740, 15, 15) @[lib.scala 403:44]
    node _T_829 = not(_T_828) @[lib.scala 403:40]
    node _T_830 = bits(_T_740, 15, 15) @[lib.scala 403:51]
    node _T_831 = mux(_T_827, _T_829, _T_830) @[lib.scala 403:23]
    _T_741[14] <= _T_831 @[lib.scala 403:17]
    node _T_832 = bits(_T_740, 15, 0) @[lib.scala 403:27]
    node _T_833 = orr(_T_832) @[lib.scala 403:35]
    node _T_834 = bits(_T_740, 16, 16) @[lib.scala 403:44]
    node _T_835 = not(_T_834) @[lib.scala 403:40]
    node _T_836 = bits(_T_740, 16, 16) @[lib.scala 403:51]
    node _T_837 = mux(_T_833, _T_835, _T_836) @[lib.scala 403:23]
    _T_741[15] <= _T_837 @[lib.scala 403:17]
    node _T_838 = bits(_T_740, 16, 0) @[lib.scala 403:27]
    node _T_839 = orr(_T_838) @[lib.scala 403:35]
    node _T_840 = bits(_T_740, 17, 17) @[lib.scala 403:44]
    node _T_841 = not(_T_840) @[lib.scala 403:40]
    node _T_842 = bits(_T_740, 17, 17) @[lib.scala 403:51]
    node _T_843 = mux(_T_839, _T_841, _T_842) @[lib.scala 403:23]
    _T_741[16] <= _T_843 @[lib.scala 403:17]
    node _T_844 = bits(_T_740, 17, 0) @[lib.scala 403:27]
    node _T_845 = orr(_T_844) @[lib.scala 403:35]
    node _T_846 = bits(_T_740, 18, 18) @[lib.scala 403:44]
    node _T_847 = not(_T_846) @[lib.scala 403:40]
    node _T_848 = bits(_T_740, 18, 18) @[lib.scala 403:51]
    node _T_849 = mux(_T_845, _T_847, _T_848) @[lib.scala 403:23]
    _T_741[17] <= _T_849 @[lib.scala 403:17]
    node _T_850 = bits(_T_740, 18, 0) @[lib.scala 403:27]
    node _T_851 = orr(_T_850) @[lib.scala 403:35]
    node _T_852 = bits(_T_740, 19, 19) @[lib.scala 403:44]
    node _T_853 = not(_T_852) @[lib.scala 403:40]
    node _T_854 = bits(_T_740, 19, 19) @[lib.scala 403:51]
    node _T_855 = mux(_T_851, _T_853, _T_854) @[lib.scala 403:23]
    _T_741[18] <= _T_855 @[lib.scala 403:17]
    node _T_856 = bits(_T_740, 19, 0) @[lib.scala 403:27]
    node _T_857 = orr(_T_856) @[lib.scala 403:35]
    node _T_858 = bits(_T_740, 20, 20) @[lib.scala 403:44]
    node _T_859 = not(_T_858) @[lib.scala 403:40]
    node _T_860 = bits(_T_740, 20, 20) @[lib.scala 403:51]
    node _T_861 = mux(_T_857, _T_859, _T_860) @[lib.scala 403:23]
    _T_741[19] <= _T_861 @[lib.scala 403:17]
    node _T_862 = bits(_T_740, 20, 0) @[lib.scala 403:27]
    node _T_863 = orr(_T_862) @[lib.scala 403:35]
    node _T_864 = bits(_T_740, 21, 21) @[lib.scala 403:44]
    node _T_865 = not(_T_864) @[lib.scala 403:40]
    node _T_866 = bits(_T_740, 21, 21) @[lib.scala 403:51]
    node _T_867 = mux(_T_863, _T_865, _T_866) @[lib.scala 403:23]
    _T_741[20] <= _T_867 @[lib.scala 403:17]
    node _T_868 = bits(_T_740, 21, 0) @[lib.scala 403:27]
    node _T_869 = orr(_T_868) @[lib.scala 403:35]
    node _T_870 = bits(_T_740, 22, 22) @[lib.scala 403:44]
    node _T_871 = not(_T_870) @[lib.scala 403:40]
    node _T_872 = bits(_T_740, 22, 22) @[lib.scala 403:51]
    node _T_873 = mux(_T_869, _T_871, _T_872) @[lib.scala 403:23]
    _T_741[21] <= _T_873 @[lib.scala 403:17]
    node _T_874 = bits(_T_740, 22, 0) @[lib.scala 403:27]
    node _T_875 = orr(_T_874) @[lib.scala 403:35]
    node _T_876 = bits(_T_740, 23, 23) @[lib.scala 403:44]
    node _T_877 = not(_T_876) @[lib.scala 403:40]
    node _T_878 = bits(_T_740, 23, 23) @[lib.scala 403:51]
    node _T_879 = mux(_T_875, _T_877, _T_878) @[lib.scala 403:23]
    _T_741[22] <= _T_879 @[lib.scala 403:17]
    node _T_880 = bits(_T_740, 23, 0) @[lib.scala 403:27]
    node _T_881 = orr(_T_880) @[lib.scala 403:35]
    node _T_882 = bits(_T_740, 24, 24) @[lib.scala 403:44]
    node _T_883 = not(_T_882) @[lib.scala 403:40]
    node _T_884 = bits(_T_740, 24, 24) @[lib.scala 403:51]
    node _T_885 = mux(_T_881, _T_883, _T_884) @[lib.scala 403:23]
    _T_741[23] <= _T_885 @[lib.scala 403:17]
    node _T_886 = bits(_T_740, 24, 0) @[lib.scala 403:27]
    node _T_887 = orr(_T_886) @[lib.scala 403:35]
    node _T_888 = bits(_T_740, 25, 25) @[lib.scala 403:44]
    node _T_889 = not(_T_888) @[lib.scala 403:40]
    node _T_890 = bits(_T_740, 25, 25) @[lib.scala 403:51]
    node _T_891 = mux(_T_887, _T_889, _T_890) @[lib.scala 403:23]
    _T_741[24] <= _T_891 @[lib.scala 403:17]
    node _T_892 = bits(_T_740, 25, 0) @[lib.scala 403:27]
    node _T_893 = orr(_T_892) @[lib.scala 403:35]
    node _T_894 = bits(_T_740, 26, 26) @[lib.scala 403:44]
    node _T_895 = not(_T_894) @[lib.scala 403:40]
    node _T_896 = bits(_T_740, 26, 26) @[lib.scala 403:51]
    node _T_897 = mux(_T_893, _T_895, _T_896) @[lib.scala 403:23]
    _T_741[25] <= _T_897 @[lib.scala 403:17]
    node _T_898 = bits(_T_740, 26, 0) @[lib.scala 403:27]
    node _T_899 = orr(_T_898) @[lib.scala 403:35]
    node _T_900 = bits(_T_740, 27, 27) @[lib.scala 403:44]
    node _T_901 = not(_T_900) @[lib.scala 403:40]
    node _T_902 = bits(_T_740, 27, 27) @[lib.scala 403:51]
    node _T_903 = mux(_T_899, _T_901, _T_902) @[lib.scala 403:23]
    _T_741[26] <= _T_903 @[lib.scala 403:17]
    node _T_904 = bits(_T_740, 27, 0) @[lib.scala 403:27]
    node _T_905 = orr(_T_904) @[lib.scala 403:35]
    node _T_906 = bits(_T_740, 28, 28) @[lib.scala 403:44]
    node _T_907 = not(_T_906) @[lib.scala 403:40]
    node _T_908 = bits(_T_740, 28, 28) @[lib.scala 403:51]
    node _T_909 = mux(_T_905, _T_907, _T_908) @[lib.scala 403:23]
    _T_741[27] <= _T_909 @[lib.scala 403:17]
    node _T_910 = bits(_T_740, 28, 0) @[lib.scala 403:27]
    node _T_911 = orr(_T_910) @[lib.scala 403:35]
    node _T_912 = bits(_T_740, 29, 29) @[lib.scala 403:44]
    node _T_913 = not(_T_912) @[lib.scala 403:40]
    node _T_914 = bits(_T_740, 29, 29) @[lib.scala 403:51]
    node _T_915 = mux(_T_911, _T_913, _T_914) @[lib.scala 403:23]
    _T_741[28] <= _T_915 @[lib.scala 403:17]
    node _T_916 = bits(_T_740, 29, 0) @[lib.scala 403:27]
    node _T_917 = orr(_T_916) @[lib.scala 403:35]
    node _T_918 = bits(_T_740, 30, 30) @[lib.scala 403:44]
    node _T_919 = not(_T_918) @[lib.scala 403:40]
    node _T_920 = bits(_T_740, 30, 30) @[lib.scala 403:51]
    node _T_921 = mux(_T_917, _T_919, _T_920) @[lib.scala 403:23]
    _T_741[29] <= _T_921 @[lib.scala 403:17]
    node _T_922 = bits(_T_740, 30, 0) @[lib.scala 403:27]
    node _T_923 = orr(_T_922) @[lib.scala 403:35]
    node _T_924 = bits(_T_740, 31, 31) @[lib.scala 403:44]
    node _T_925 = not(_T_924) @[lib.scala 403:40]
    node _T_926 = bits(_T_740, 31, 31) @[lib.scala 403:51]
    node _T_927 = mux(_T_923, _T_925, _T_926) @[lib.scala 403:23]
    _T_741[30] <= _T_927 @[lib.scala 403:17]
    node _T_928 = cat(_T_741[2], _T_741[1]) @[lib.scala 405:14]
    node _T_929 = cat(_T_928, _T_741[0]) @[lib.scala 405:14]
    node _T_930 = cat(_T_741[4], _T_741[3]) @[lib.scala 405:14]
    node _T_931 = cat(_T_741[6], _T_741[5]) @[lib.scala 405:14]
    node _T_932 = cat(_T_931, _T_930) @[lib.scala 405:14]
    node _T_933 = cat(_T_932, _T_929) @[lib.scala 405:14]
    node _T_934 = cat(_T_741[8], _T_741[7]) @[lib.scala 405:14]
    node _T_935 = cat(_T_741[10], _T_741[9]) @[lib.scala 405:14]
    node _T_936 = cat(_T_935, _T_934) @[lib.scala 405:14]
    node _T_937 = cat(_T_741[12], _T_741[11]) @[lib.scala 405:14]
    node _T_938 = cat(_T_741[14], _T_741[13]) @[lib.scala 405:14]
    node _T_939 = cat(_T_938, _T_937) @[lib.scala 405:14]
    node _T_940 = cat(_T_939, _T_936) @[lib.scala 405:14]
    node _T_941 = cat(_T_940, _T_933) @[lib.scala 405:14]
    node _T_942 = cat(_T_741[16], _T_741[15]) @[lib.scala 405:14]
    node _T_943 = cat(_T_741[18], _T_741[17]) @[lib.scala 405:14]
    node _T_944 = cat(_T_943, _T_942) @[lib.scala 405:14]
    node _T_945 = cat(_T_741[20], _T_741[19]) @[lib.scala 405:14]
    node _T_946 = cat(_T_741[22], _T_741[21]) @[lib.scala 405:14]
    node _T_947 = cat(_T_946, _T_945) @[lib.scala 405:14]
    node _T_948 = cat(_T_947, _T_944) @[lib.scala 405:14]
    node _T_949 = cat(_T_741[24], _T_741[23]) @[lib.scala 405:14]
    node _T_950 = cat(_T_741[26], _T_741[25]) @[lib.scala 405:14]
    node _T_951 = cat(_T_950, _T_949) @[lib.scala 405:14]
    node _T_952 = cat(_T_741[28], _T_741[27]) @[lib.scala 405:14]
    node _T_953 = cat(_T_741[30], _T_741[29]) @[lib.scala 405:14]
    node _T_954 = cat(_T_953, _T_952) @[lib.scala 405:14]
    node _T_955 = cat(_T_954, _T_951) @[lib.scala 405:14]
    node _T_956 = cat(_T_955, _T_948) @[lib.scala 405:14]
    node _T_957 = cat(_T_956, _T_941) @[lib.scala 405:14]
    node _T_958 = bits(_T_740, 0, 0) @[lib.scala 405:24]
    node _T_959 = cat(_T_957, _T_958) @[Cat.scala 29:58]
    node _T_960 = bits(q_ff, 31, 0) @[exu_div_ctl.scala 166:86]
    node _T_961 = mux(_T_739, _T_959, _T_960) @[exu_div_ctl.scala 166:22]
    dividend_eff <= _T_961 @[exu_div_ctl.scala 166:16]
    node _T_962 = bits(add, 0, 0) @[exu_div_ctl.scala 169:20]
    node _T_963 = not(m_ff) @[exu_div_ctl.scala 169:35]
    node _T_964 = mux(_T_962, m_ff, _T_963) @[exu_div_ctl.scala 169:15]
    m_eff <= _T_964 @[exu_div_ctl.scala 169:9]
    node _T_965 = cat(UInt<24>("h00"), dividend_eff) @[Cat.scala 29:58]
    node _T_966 = dshl(_T_965, shortq_shift_ff) @[exu_div_ctl.scala 170:47]
    a_eff_shift <= _T_966 @[exu_div_ctl.scala 170:15]
    node _T_967 = bits(rem_correct, 0, 0) @[exu_div_ctl.scala 172:17]
    node _T_968 = eq(rem_correct, UInt<1>("h00")) @[exu_div_ctl.scala 173:6]
    node _T_969 = eq(shortq_enable_ff, UInt<1>("h00")) @[exu_div_ctl.scala 173:21]
    node _T_970 = and(_T_968, _T_969) @[exu_div_ctl.scala 173:19]
    node _T_971 = bits(_T_970, 0, 0) @[exu_div_ctl.scala 173:40]
    node _T_972 = bits(a_ff, 31, 0) @[exu_div_ctl.scala 173:58]
    node _T_973 = bits(q_ff, 32, 32) @[exu_div_ctl.scala 173:70]
    node _T_974 = cat(_T_972, _T_973) @[Cat.scala 29:58]
    node _T_975 = eq(rem_correct, UInt<1>("h00")) @[exu_div_ctl.scala 174:6]
    node _T_976 = and(_T_975, shortq_enable_ff) @[exu_div_ctl.scala 174:19]
    node _T_977 = bits(_T_976, 0, 0) @[exu_div_ctl.scala 174:40]
    node _T_978 = bits(a_eff_shift, 55, 32) @[exu_div_ctl.scala 174:74]
    node _T_979 = cat(UInt<9>("h00"), _T_978) @[Cat.scala 29:58]
    node _T_980 = mux(_T_967, a_ff, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_981 = mux(_T_971, _T_974, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_982 = mux(_T_977, _T_979, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_983 = or(_T_980, _T_981) @[Mux.scala 27:72]
    node _T_984 = or(_T_983, _T_982) @[Mux.scala 27:72]
    wire _T_985 : UInt<33> @[Mux.scala 27:72]
    _T_985 <= _T_984 @[Mux.scala 27:72]
    a_eff <= _T_985 @[exu_div_ctl.scala 171:9]
    node _T_986 = eq(shortq_enable, UInt<1>("h00")) @[exu_div_ctl.scala 176:60]
    node _T_987 = and(run_state, _T_986) @[exu_div_ctl.scala 176:58]
    node _T_988 = neq(count, UInt<6>("h021")) @[exu_div_ctl.scala 176:84]
    node _T_989 = and(_T_987, _T_988) @[exu_div_ctl.scala 176:75]
    node _T_990 = or(io.dec_div.div_p.valid, _T_989) @[exu_div_ctl.scala 176:45]
    node aff_enable = or(_T_990, rem_correct) @[exu_div_ctl.scala 176:100]
    node _T_991 = bits(run_state, 0, 0) @[Bitwise.scala 72:15]
    node _T_992 = mux(_T_991, UInt<33>("h01ffffffff"), UInt<33>("h00")) @[Bitwise.scala 72:12]
    node _T_993 = and(_T_992, a_eff) @[exu_div_ctl.scala 177:33]
    a_shift <= _T_993 @[exu_div_ctl.scala 177:11]
    node _T_994 = bits(run_state, 0, 0) @[Bitwise.scala 72:15]
    node _T_995 = mux(_T_994, UInt<33>("h01ffffffff"), UInt<33>("h00")) @[Bitwise.scala 72:12]
    node _T_996 = add(a_shift, m_eff) @[exu_div_ctl.scala 178:41]
    node _T_997 = tail(_T_996, 1) @[exu_div_ctl.scala 178:41]
    node _T_998 = eq(add, UInt<1>("h00")) @[exu_div_ctl.scala 178:65]
    node _T_999 = cat(UInt<32>("h00"), _T_998) @[Cat.scala 29:58]
    node _T_1000 = add(_T_997, _T_999) @[exu_div_ctl.scala 178:49]
    node _T_1001 = tail(_T_1000, 1) @[exu_div_ctl.scala 178:49]
    node _T_1002 = and(_T_995, _T_1001) @[exu_div_ctl.scala 178:30]
    a_in <= _T_1002 @[exu_div_ctl.scala 178:8]
    node m_already_comp = and(divisor_neg_ff, sign_ff) @[exu_div_ctl.scala 179:48]
    node _T_1003 = bits(a_ff, 32, 32) @[exu_div_ctl.scala 181:16]
    node _T_1004 = or(_T_1003, rem_correct) @[exu_div_ctl.scala 181:21]
    node _T_1005 = xor(_T_1004, m_already_comp) @[exu_div_ctl.scala 181:36]
    add <= _T_1005 @[exu_div_ctl.scala 181:8]
    node _T_1006 = eq(count, UInt<6>("h021")) @[exu_div_ctl.scala 182:26]
    node _T_1007 = and(_T_1006, rem_ff) @[exu_div_ctl.scala 182:41]
    node _T_1008 = bits(a_ff, 32, 32) @[exu_div_ctl.scala 182:56]
    node _T_1009 = and(_T_1007, _T_1008) @[exu_div_ctl.scala 182:50]
    rem_correct <= _T_1009 @[exu_div_ctl.scala 182:16]
    node _T_1010 = xor(dividend_neg_ff, divisor_neg_ff) @[exu_div_ctl.scala 183:50]
    node _T_1011 = and(sign_ff, _T_1010) @[exu_div_ctl.scala 183:31]
    node _T_1012 = bits(_T_1011, 0, 0) @[exu_div_ctl.scala 183:69]
    node _T_1013 = bits(q_ff, 31, 0) @[exu_div_ctl.scala 183:91]
    wire _T_1014 : UInt<1>[31] @[lib.scala 401:20]
    node _T_1015 = bits(_T_1013, 0, 0) @[lib.scala 403:27]
    node _T_1016 = orr(_T_1015) @[lib.scala 403:35]
    node _T_1017 = bits(_T_1013, 1, 1) @[lib.scala 403:44]
    node _T_1018 = not(_T_1017) @[lib.scala 403:40]
    node _T_1019 = bits(_T_1013, 1, 1) @[lib.scala 403:51]
    node _T_1020 = mux(_T_1016, _T_1018, _T_1019) @[lib.scala 403:23]
    _T_1014[0] <= _T_1020 @[lib.scala 403:17]
    node _T_1021 = bits(_T_1013, 1, 0) @[lib.scala 403:27]
    node _T_1022 = orr(_T_1021) @[lib.scala 403:35]
    node _T_1023 = bits(_T_1013, 2, 2) @[lib.scala 403:44]
    node _T_1024 = not(_T_1023) @[lib.scala 403:40]
    node _T_1025 = bits(_T_1013, 2, 2) @[lib.scala 403:51]
    node _T_1026 = mux(_T_1022, _T_1024, _T_1025) @[lib.scala 403:23]
    _T_1014[1] <= _T_1026 @[lib.scala 403:17]
    node _T_1027 = bits(_T_1013, 2, 0) @[lib.scala 403:27]
    node _T_1028 = orr(_T_1027) @[lib.scala 403:35]
    node _T_1029 = bits(_T_1013, 3, 3) @[lib.scala 403:44]
    node _T_1030 = not(_T_1029) @[lib.scala 403:40]
    node _T_1031 = bits(_T_1013, 3, 3) @[lib.scala 403:51]
    node _T_1032 = mux(_T_1028, _T_1030, _T_1031) @[lib.scala 403:23]
    _T_1014[2] <= _T_1032 @[lib.scala 403:17]
    node _T_1033 = bits(_T_1013, 3, 0) @[lib.scala 403:27]
    node _T_1034 = orr(_T_1033) @[lib.scala 403:35]
    node _T_1035 = bits(_T_1013, 4, 4) @[lib.scala 403:44]
    node _T_1036 = not(_T_1035) @[lib.scala 403:40]
    node _T_1037 = bits(_T_1013, 4, 4) @[lib.scala 403:51]
    node _T_1038 = mux(_T_1034, _T_1036, _T_1037) @[lib.scala 403:23]
    _T_1014[3] <= _T_1038 @[lib.scala 403:17]
    node _T_1039 = bits(_T_1013, 4, 0) @[lib.scala 403:27]
    node _T_1040 = orr(_T_1039) @[lib.scala 403:35]
    node _T_1041 = bits(_T_1013, 5, 5) @[lib.scala 403:44]
    node _T_1042 = not(_T_1041) @[lib.scala 403:40]
    node _T_1043 = bits(_T_1013, 5, 5) @[lib.scala 403:51]
    node _T_1044 = mux(_T_1040, _T_1042, _T_1043) @[lib.scala 403:23]
    _T_1014[4] <= _T_1044 @[lib.scala 403:17]
    node _T_1045 = bits(_T_1013, 5, 0) @[lib.scala 403:27]
    node _T_1046 = orr(_T_1045) @[lib.scala 403:35]
    node _T_1047 = bits(_T_1013, 6, 6) @[lib.scala 403:44]
    node _T_1048 = not(_T_1047) @[lib.scala 403:40]
    node _T_1049 = bits(_T_1013, 6, 6) @[lib.scala 403:51]
    node _T_1050 = mux(_T_1046, _T_1048, _T_1049) @[lib.scala 403:23]
    _T_1014[5] <= _T_1050 @[lib.scala 403:17]
    node _T_1051 = bits(_T_1013, 6, 0) @[lib.scala 403:27]
    node _T_1052 = orr(_T_1051) @[lib.scala 403:35]
    node _T_1053 = bits(_T_1013, 7, 7) @[lib.scala 403:44]
    node _T_1054 = not(_T_1053) @[lib.scala 403:40]
    node _T_1055 = bits(_T_1013, 7, 7) @[lib.scala 403:51]
    node _T_1056 = mux(_T_1052, _T_1054, _T_1055) @[lib.scala 403:23]
    _T_1014[6] <= _T_1056 @[lib.scala 403:17]
    node _T_1057 = bits(_T_1013, 7, 0) @[lib.scala 403:27]
    node _T_1058 = orr(_T_1057) @[lib.scala 403:35]
    node _T_1059 = bits(_T_1013, 8, 8) @[lib.scala 403:44]
    node _T_1060 = not(_T_1059) @[lib.scala 403:40]
    node _T_1061 = bits(_T_1013, 8, 8) @[lib.scala 403:51]
    node _T_1062 = mux(_T_1058, _T_1060, _T_1061) @[lib.scala 403:23]
    _T_1014[7] <= _T_1062 @[lib.scala 403:17]
    node _T_1063 = bits(_T_1013, 8, 0) @[lib.scala 403:27]
    node _T_1064 = orr(_T_1063) @[lib.scala 403:35]
    node _T_1065 = bits(_T_1013, 9, 9) @[lib.scala 403:44]
    node _T_1066 = not(_T_1065) @[lib.scala 403:40]
    node _T_1067 = bits(_T_1013, 9, 9) @[lib.scala 403:51]
    node _T_1068 = mux(_T_1064, _T_1066, _T_1067) @[lib.scala 403:23]
    _T_1014[8] <= _T_1068 @[lib.scala 403:17]
    node _T_1069 = bits(_T_1013, 9, 0) @[lib.scala 403:27]
    node _T_1070 = orr(_T_1069) @[lib.scala 403:35]
    node _T_1071 = bits(_T_1013, 10, 10) @[lib.scala 403:44]
    node _T_1072 = not(_T_1071) @[lib.scala 403:40]
    node _T_1073 = bits(_T_1013, 10, 10) @[lib.scala 403:51]
    node _T_1074 = mux(_T_1070, _T_1072, _T_1073) @[lib.scala 403:23]
    _T_1014[9] <= _T_1074 @[lib.scala 403:17]
    node _T_1075 = bits(_T_1013, 10, 0) @[lib.scala 403:27]
    node _T_1076 = orr(_T_1075) @[lib.scala 403:35]
    node _T_1077 = bits(_T_1013, 11, 11) @[lib.scala 403:44]
    node _T_1078 = not(_T_1077) @[lib.scala 403:40]
    node _T_1079 = bits(_T_1013, 11, 11) @[lib.scala 403:51]
    node _T_1080 = mux(_T_1076, _T_1078, _T_1079) @[lib.scala 403:23]
    _T_1014[10] <= _T_1080 @[lib.scala 403:17]
    node _T_1081 = bits(_T_1013, 11, 0) @[lib.scala 403:27]
    node _T_1082 = orr(_T_1081) @[lib.scala 403:35]
    node _T_1083 = bits(_T_1013, 12, 12) @[lib.scala 403:44]
    node _T_1084 = not(_T_1083) @[lib.scala 403:40]
    node _T_1085 = bits(_T_1013, 12, 12) @[lib.scala 403:51]
    node _T_1086 = mux(_T_1082, _T_1084, _T_1085) @[lib.scala 403:23]
    _T_1014[11] <= _T_1086 @[lib.scala 403:17]
    node _T_1087 = bits(_T_1013, 12, 0) @[lib.scala 403:27]
    node _T_1088 = orr(_T_1087) @[lib.scala 403:35]
    node _T_1089 = bits(_T_1013, 13, 13) @[lib.scala 403:44]
    node _T_1090 = not(_T_1089) @[lib.scala 403:40]
    node _T_1091 = bits(_T_1013, 13, 13) @[lib.scala 403:51]
    node _T_1092 = mux(_T_1088, _T_1090, _T_1091) @[lib.scala 403:23]
    _T_1014[12] <= _T_1092 @[lib.scala 403:17]
    node _T_1093 = bits(_T_1013, 13, 0) @[lib.scala 403:27]
    node _T_1094 = orr(_T_1093) @[lib.scala 403:35]
    node _T_1095 = bits(_T_1013, 14, 14) @[lib.scala 403:44]
    node _T_1096 = not(_T_1095) @[lib.scala 403:40]
    node _T_1097 = bits(_T_1013, 14, 14) @[lib.scala 403:51]
    node _T_1098 = mux(_T_1094, _T_1096, _T_1097) @[lib.scala 403:23]
    _T_1014[13] <= _T_1098 @[lib.scala 403:17]
    node _T_1099 = bits(_T_1013, 14, 0) @[lib.scala 403:27]
    node _T_1100 = orr(_T_1099) @[lib.scala 403:35]
    node _T_1101 = bits(_T_1013, 15, 15) @[lib.scala 403:44]
    node _T_1102 = not(_T_1101) @[lib.scala 403:40]
    node _T_1103 = bits(_T_1013, 15, 15) @[lib.scala 403:51]
    node _T_1104 = mux(_T_1100, _T_1102, _T_1103) @[lib.scala 403:23]
    _T_1014[14] <= _T_1104 @[lib.scala 403:17]
    node _T_1105 = bits(_T_1013, 15, 0) @[lib.scala 403:27]
    node _T_1106 = orr(_T_1105) @[lib.scala 403:35]
    node _T_1107 = bits(_T_1013, 16, 16) @[lib.scala 403:44]
    node _T_1108 = not(_T_1107) @[lib.scala 403:40]
    node _T_1109 = bits(_T_1013, 16, 16) @[lib.scala 403:51]
    node _T_1110 = mux(_T_1106, _T_1108, _T_1109) @[lib.scala 403:23]
    _T_1014[15] <= _T_1110 @[lib.scala 403:17]
    node _T_1111 = bits(_T_1013, 16, 0) @[lib.scala 403:27]
    node _T_1112 = orr(_T_1111) @[lib.scala 403:35]
    node _T_1113 = bits(_T_1013, 17, 17) @[lib.scala 403:44]
    node _T_1114 = not(_T_1113) @[lib.scala 403:40]
    node _T_1115 = bits(_T_1013, 17, 17) @[lib.scala 403:51]
    node _T_1116 = mux(_T_1112, _T_1114, _T_1115) @[lib.scala 403:23]
    _T_1014[16] <= _T_1116 @[lib.scala 403:17]
    node _T_1117 = bits(_T_1013, 17, 0) @[lib.scala 403:27]
    node _T_1118 = orr(_T_1117) @[lib.scala 403:35]
    node _T_1119 = bits(_T_1013, 18, 18) @[lib.scala 403:44]
    node _T_1120 = not(_T_1119) @[lib.scala 403:40]
    node _T_1121 = bits(_T_1013, 18, 18) @[lib.scala 403:51]
    node _T_1122 = mux(_T_1118, _T_1120, _T_1121) @[lib.scala 403:23]
    _T_1014[17] <= _T_1122 @[lib.scala 403:17]
    node _T_1123 = bits(_T_1013, 18, 0) @[lib.scala 403:27]
    node _T_1124 = orr(_T_1123) @[lib.scala 403:35]
    node _T_1125 = bits(_T_1013, 19, 19) @[lib.scala 403:44]
    node _T_1126 = not(_T_1125) @[lib.scala 403:40]
    node _T_1127 = bits(_T_1013, 19, 19) @[lib.scala 403:51]
    node _T_1128 = mux(_T_1124, _T_1126, _T_1127) @[lib.scala 403:23]
    _T_1014[18] <= _T_1128 @[lib.scala 403:17]
    node _T_1129 = bits(_T_1013, 19, 0) @[lib.scala 403:27]
    node _T_1130 = orr(_T_1129) @[lib.scala 403:35]
    node _T_1131 = bits(_T_1013, 20, 20) @[lib.scala 403:44]
    node _T_1132 = not(_T_1131) @[lib.scala 403:40]
    node _T_1133 = bits(_T_1013, 20, 20) @[lib.scala 403:51]
    node _T_1134 = mux(_T_1130, _T_1132, _T_1133) @[lib.scala 403:23]
    _T_1014[19] <= _T_1134 @[lib.scala 403:17]
    node _T_1135 = bits(_T_1013, 20, 0) @[lib.scala 403:27]
    node _T_1136 = orr(_T_1135) @[lib.scala 403:35]
    node _T_1137 = bits(_T_1013, 21, 21) @[lib.scala 403:44]
    node _T_1138 = not(_T_1137) @[lib.scala 403:40]
    node _T_1139 = bits(_T_1013, 21, 21) @[lib.scala 403:51]
    node _T_1140 = mux(_T_1136, _T_1138, _T_1139) @[lib.scala 403:23]
    _T_1014[20] <= _T_1140 @[lib.scala 403:17]
    node _T_1141 = bits(_T_1013, 21, 0) @[lib.scala 403:27]
    node _T_1142 = orr(_T_1141) @[lib.scala 403:35]
    node _T_1143 = bits(_T_1013, 22, 22) @[lib.scala 403:44]
    node _T_1144 = not(_T_1143) @[lib.scala 403:40]
    node _T_1145 = bits(_T_1013, 22, 22) @[lib.scala 403:51]
    node _T_1146 = mux(_T_1142, _T_1144, _T_1145) @[lib.scala 403:23]
    _T_1014[21] <= _T_1146 @[lib.scala 403:17]
    node _T_1147 = bits(_T_1013, 22, 0) @[lib.scala 403:27]
    node _T_1148 = orr(_T_1147) @[lib.scala 403:35]
    node _T_1149 = bits(_T_1013, 23, 23) @[lib.scala 403:44]
    node _T_1150 = not(_T_1149) @[lib.scala 403:40]
    node _T_1151 = bits(_T_1013, 23, 23) @[lib.scala 403:51]
    node _T_1152 = mux(_T_1148, _T_1150, _T_1151) @[lib.scala 403:23]
    _T_1014[22] <= _T_1152 @[lib.scala 403:17]
    node _T_1153 = bits(_T_1013, 23, 0) @[lib.scala 403:27]
    node _T_1154 = orr(_T_1153) @[lib.scala 403:35]
    node _T_1155 = bits(_T_1013, 24, 24) @[lib.scala 403:44]
    node _T_1156 = not(_T_1155) @[lib.scala 403:40]
    node _T_1157 = bits(_T_1013, 24, 24) @[lib.scala 403:51]
    node _T_1158 = mux(_T_1154, _T_1156, _T_1157) @[lib.scala 403:23]
    _T_1014[23] <= _T_1158 @[lib.scala 403:17]
    node _T_1159 = bits(_T_1013, 24, 0) @[lib.scala 403:27]
    node _T_1160 = orr(_T_1159) @[lib.scala 403:35]
    node _T_1161 = bits(_T_1013, 25, 25) @[lib.scala 403:44]
    node _T_1162 = not(_T_1161) @[lib.scala 403:40]
    node _T_1163 = bits(_T_1013, 25, 25) @[lib.scala 403:51]
    node _T_1164 = mux(_T_1160, _T_1162, _T_1163) @[lib.scala 403:23]
    _T_1014[24] <= _T_1164 @[lib.scala 403:17]
    node _T_1165 = bits(_T_1013, 25, 0) @[lib.scala 403:27]
    node _T_1166 = orr(_T_1165) @[lib.scala 403:35]
    node _T_1167 = bits(_T_1013, 26, 26) @[lib.scala 403:44]
    node _T_1168 = not(_T_1167) @[lib.scala 403:40]
    node _T_1169 = bits(_T_1013, 26, 26) @[lib.scala 403:51]
    node _T_1170 = mux(_T_1166, _T_1168, _T_1169) @[lib.scala 403:23]
    _T_1014[25] <= _T_1170 @[lib.scala 403:17]
    node _T_1171 = bits(_T_1013, 26, 0) @[lib.scala 403:27]
    node _T_1172 = orr(_T_1171) @[lib.scala 403:35]
    node _T_1173 = bits(_T_1013, 27, 27) @[lib.scala 403:44]
    node _T_1174 = not(_T_1173) @[lib.scala 403:40]
    node _T_1175 = bits(_T_1013, 27, 27) @[lib.scala 403:51]
    node _T_1176 = mux(_T_1172, _T_1174, _T_1175) @[lib.scala 403:23]
    _T_1014[26] <= _T_1176 @[lib.scala 403:17]
    node _T_1177 = bits(_T_1013, 27, 0) @[lib.scala 403:27]
    node _T_1178 = orr(_T_1177) @[lib.scala 403:35]
    node _T_1179 = bits(_T_1013, 28, 28) @[lib.scala 403:44]
    node _T_1180 = not(_T_1179) @[lib.scala 403:40]
    node _T_1181 = bits(_T_1013, 28, 28) @[lib.scala 403:51]
    node _T_1182 = mux(_T_1178, _T_1180, _T_1181) @[lib.scala 403:23]
    _T_1014[27] <= _T_1182 @[lib.scala 403:17]
    node _T_1183 = bits(_T_1013, 28, 0) @[lib.scala 403:27]
    node _T_1184 = orr(_T_1183) @[lib.scala 403:35]
    node _T_1185 = bits(_T_1013, 29, 29) @[lib.scala 403:44]
    node _T_1186 = not(_T_1185) @[lib.scala 403:40]
    node _T_1187 = bits(_T_1013, 29, 29) @[lib.scala 403:51]
    node _T_1188 = mux(_T_1184, _T_1186, _T_1187) @[lib.scala 403:23]
    _T_1014[28] <= _T_1188 @[lib.scala 403:17]
    node _T_1189 = bits(_T_1013, 29, 0) @[lib.scala 403:27]
    node _T_1190 = orr(_T_1189) @[lib.scala 403:35]
    node _T_1191 = bits(_T_1013, 30, 30) @[lib.scala 403:44]
    node _T_1192 = not(_T_1191) @[lib.scala 403:40]
    node _T_1193 = bits(_T_1013, 30, 30) @[lib.scala 403:51]
    node _T_1194 = mux(_T_1190, _T_1192, _T_1193) @[lib.scala 403:23]
    _T_1014[29] <= _T_1194 @[lib.scala 403:17]
    node _T_1195 = bits(_T_1013, 30, 0) @[lib.scala 403:27]
    node _T_1196 = orr(_T_1195) @[lib.scala 403:35]
    node _T_1197 = bits(_T_1013, 31, 31) @[lib.scala 403:44]
    node _T_1198 = not(_T_1197) @[lib.scala 403:40]
    node _T_1199 = bits(_T_1013, 31, 31) @[lib.scala 403:51]
    node _T_1200 = mux(_T_1196, _T_1198, _T_1199) @[lib.scala 403:23]
    _T_1014[30] <= _T_1200 @[lib.scala 403:17]
    node _T_1201 = cat(_T_1014[2], _T_1014[1]) @[lib.scala 405:14]
    node _T_1202 = cat(_T_1201, _T_1014[0]) @[lib.scala 405:14]
    node _T_1203 = cat(_T_1014[4], _T_1014[3]) @[lib.scala 405:14]
    node _T_1204 = cat(_T_1014[6], _T_1014[5]) @[lib.scala 405:14]
    node _T_1205 = cat(_T_1204, _T_1203) @[lib.scala 405:14]
    node _T_1206 = cat(_T_1205, _T_1202) @[lib.scala 405:14]
    node _T_1207 = cat(_T_1014[8], _T_1014[7]) @[lib.scala 405:14]
    node _T_1208 = cat(_T_1014[10], _T_1014[9]) @[lib.scala 405:14]
    node _T_1209 = cat(_T_1208, _T_1207) @[lib.scala 405:14]
    node _T_1210 = cat(_T_1014[12], _T_1014[11]) @[lib.scala 405:14]
    node _T_1211 = cat(_T_1014[14], _T_1014[13]) @[lib.scala 405:14]
    node _T_1212 = cat(_T_1211, _T_1210) @[lib.scala 405:14]
    node _T_1213 = cat(_T_1212, _T_1209) @[lib.scala 405:14]
    node _T_1214 = cat(_T_1213, _T_1206) @[lib.scala 405:14]
    node _T_1215 = cat(_T_1014[16], _T_1014[15]) @[lib.scala 405:14]
    node _T_1216 = cat(_T_1014[18], _T_1014[17]) @[lib.scala 405:14]
    node _T_1217 = cat(_T_1216, _T_1215) @[lib.scala 405:14]
    node _T_1218 = cat(_T_1014[20], _T_1014[19]) @[lib.scala 405:14]
    node _T_1219 = cat(_T_1014[22], _T_1014[21]) @[lib.scala 405:14]
    node _T_1220 = cat(_T_1219, _T_1218) @[lib.scala 405:14]
    node _T_1221 = cat(_T_1220, _T_1217) @[lib.scala 405:14]
    node _T_1222 = cat(_T_1014[24], _T_1014[23]) @[lib.scala 405:14]
    node _T_1223 = cat(_T_1014[26], _T_1014[25]) @[lib.scala 405:14]
    node _T_1224 = cat(_T_1223, _T_1222) @[lib.scala 405:14]
    node _T_1225 = cat(_T_1014[28], _T_1014[27]) @[lib.scala 405:14]
    node _T_1226 = cat(_T_1014[30], _T_1014[29]) @[lib.scala 405:14]
    node _T_1227 = cat(_T_1226, _T_1225) @[lib.scala 405:14]
    node _T_1228 = cat(_T_1227, _T_1224) @[lib.scala 405:14]
    node _T_1229 = cat(_T_1228, _T_1221) @[lib.scala 405:14]
    node _T_1230 = cat(_T_1229, _T_1214) @[lib.scala 405:14]
    node _T_1231 = bits(_T_1013, 0, 0) @[lib.scala 405:24]
    node _T_1232 = cat(_T_1230, _T_1231) @[Cat.scala 29:58]
    node _T_1233 = bits(q_ff, 31, 0) @[exu_div_ctl.scala 183:104]
    node q_ff_eff = mux(_T_1012, _T_1232, _T_1233) @[exu_div_ctl.scala 183:21]
    node _T_1234 = and(sign_ff, dividend_neg_ff) @[exu_div_ctl.scala 184:31]
    node _T_1235 = bits(_T_1234, 0, 0) @[exu_div_ctl.scala 184:51]
    node _T_1236 = bits(a_ff, 31, 0) @[exu_div_ctl.scala 184:74]
    wire _T_1237 : UInt<1>[31] @[lib.scala 401:20]
    node _T_1238 = bits(_T_1236, 0, 0) @[lib.scala 403:27]
    node _T_1239 = orr(_T_1238) @[lib.scala 403:35]
    node _T_1240 = bits(_T_1236, 1, 1) @[lib.scala 403:44]
    node _T_1241 = not(_T_1240) @[lib.scala 403:40]
    node _T_1242 = bits(_T_1236, 1, 1) @[lib.scala 403:51]
    node _T_1243 = mux(_T_1239, _T_1241, _T_1242) @[lib.scala 403:23]
    _T_1237[0] <= _T_1243 @[lib.scala 403:17]
    node _T_1244 = bits(_T_1236, 1, 0) @[lib.scala 403:27]
    node _T_1245 = orr(_T_1244) @[lib.scala 403:35]
    node _T_1246 = bits(_T_1236, 2, 2) @[lib.scala 403:44]
    node _T_1247 = not(_T_1246) @[lib.scala 403:40]
    node _T_1248 = bits(_T_1236, 2, 2) @[lib.scala 403:51]
    node _T_1249 = mux(_T_1245, _T_1247, _T_1248) @[lib.scala 403:23]
    _T_1237[1] <= _T_1249 @[lib.scala 403:17]
    node _T_1250 = bits(_T_1236, 2, 0) @[lib.scala 403:27]
    node _T_1251 = orr(_T_1250) @[lib.scala 403:35]
    node _T_1252 = bits(_T_1236, 3, 3) @[lib.scala 403:44]
    node _T_1253 = not(_T_1252) @[lib.scala 403:40]
    node _T_1254 = bits(_T_1236, 3, 3) @[lib.scala 403:51]
    node _T_1255 = mux(_T_1251, _T_1253, _T_1254) @[lib.scala 403:23]
    _T_1237[2] <= _T_1255 @[lib.scala 403:17]
    node _T_1256 = bits(_T_1236, 3, 0) @[lib.scala 403:27]
    node _T_1257 = orr(_T_1256) @[lib.scala 403:35]
    node _T_1258 = bits(_T_1236, 4, 4) @[lib.scala 403:44]
    node _T_1259 = not(_T_1258) @[lib.scala 403:40]
    node _T_1260 = bits(_T_1236, 4, 4) @[lib.scala 403:51]
    node _T_1261 = mux(_T_1257, _T_1259, _T_1260) @[lib.scala 403:23]
    _T_1237[3] <= _T_1261 @[lib.scala 403:17]
    node _T_1262 = bits(_T_1236, 4, 0) @[lib.scala 403:27]
    node _T_1263 = orr(_T_1262) @[lib.scala 403:35]
    node _T_1264 = bits(_T_1236, 5, 5) @[lib.scala 403:44]
    node _T_1265 = not(_T_1264) @[lib.scala 403:40]
    node _T_1266 = bits(_T_1236, 5, 5) @[lib.scala 403:51]
    node _T_1267 = mux(_T_1263, _T_1265, _T_1266) @[lib.scala 403:23]
    _T_1237[4] <= _T_1267 @[lib.scala 403:17]
    node _T_1268 = bits(_T_1236, 5, 0) @[lib.scala 403:27]
    node _T_1269 = orr(_T_1268) @[lib.scala 403:35]
    node _T_1270 = bits(_T_1236, 6, 6) @[lib.scala 403:44]
    node _T_1271 = not(_T_1270) @[lib.scala 403:40]
    node _T_1272 = bits(_T_1236, 6, 6) @[lib.scala 403:51]
    node _T_1273 = mux(_T_1269, _T_1271, _T_1272) @[lib.scala 403:23]
    _T_1237[5] <= _T_1273 @[lib.scala 403:17]
    node _T_1274 = bits(_T_1236, 6, 0) @[lib.scala 403:27]
    node _T_1275 = orr(_T_1274) @[lib.scala 403:35]
    node _T_1276 = bits(_T_1236, 7, 7) @[lib.scala 403:44]
    node _T_1277 = not(_T_1276) @[lib.scala 403:40]
    node _T_1278 = bits(_T_1236, 7, 7) @[lib.scala 403:51]
    node _T_1279 = mux(_T_1275, _T_1277, _T_1278) @[lib.scala 403:23]
    _T_1237[6] <= _T_1279 @[lib.scala 403:17]
    node _T_1280 = bits(_T_1236, 7, 0) @[lib.scala 403:27]
    node _T_1281 = orr(_T_1280) @[lib.scala 403:35]
    node _T_1282 = bits(_T_1236, 8, 8) @[lib.scala 403:44]
    node _T_1283 = not(_T_1282) @[lib.scala 403:40]
    node _T_1284 = bits(_T_1236, 8, 8) @[lib.scala 403:51]
    node _T_1285 = mux(_T_1281, _T_1283, _T_1284) @[lib.scala 403:23]
    _T_1237[7] <= _T_1285 @[lib.scala 403:17]
    node _T_1286 = bits(_T_1236, 8, 0) @[lib.scala 403:27]
    node _T_1287 = orr(_T_1286) @[lib.scala 403:35]
    node _T_1288 = bits(_T_1236, 9, 9) @[lib.scala 403:44]
    node _T_1289 = not(_T_1288) @[lib.scala 403:40]
    node _T_1290 = bits(_T_1236, 9, 9) @[lib.scala 403:51]
    node _T_1291 = mux(_T_1287, _T_1289, _T_1290) @[lib.scala 403:23]
    _T_1237[8] <= _T_1291 @[lib.scala 403:17]
    node _T_1292 = bits(_T_1236, 9, 0) @[lib.scala 403:27]
    node _T_1293 = orr(_T_1292) @[lib.scala 403:35]
    node _T_1294 = bits(_T_1236, 10, 10) @[lib.scala 403:44]
    node _T_1295 = not(_T_1294) @[lib.scala 403:40]
    node _T_1296 = bits(_T_1236, 10, 10) @[lib.scala 403:51]
    node _T_1297 = mux(_T_1293, _T_1295, _T_1296) @[lib.scala 403:23]
    _T_1237[9] <= _T_1297 @[lib.scala 403:17]
    node _T_1298 = bits(_T_1236, 10, 0) @[lib.scala 403:27]
    node _T_1299 = orr(_T_1298) @[lib.scala 403:35]
    node _T_1300 = bits(_T_1236, 11, 11) @[lib.scala 403:44]
    node _T_1301 = not(_T_1300) @[lib.scala 403:40]
    node _T_1302 = bits(_T_1236, 11, 11) @[lib.scala 403:51]
    node _T_1303 = mux(_T_1299, _T_1301, _T_1302) @[lib.scala 403:23]
    _T_1237[10] <= _T_1303 @[lib.scala 403:17]
    node _T_1304 = bits(_T_1236, 11, 0) @[lib.scala 403:27]
    node _T_1305 = orr(_T_1304) @[lib.scala 403:35]
    node _T_1306 = bits(_T_1236, 12, 12) @[lib.scala 403:44]
    node _T_1307 = not(_T_1306) @[lib.scala 403:40]
    node _T_1308 = bits(_T_1236, 12, 12) @[lib.scala 403:51]
    node _T_1309 = mux(_T_1305, _T_1307, _T_1308) @[lib.scala 403:23]
    _T_1237[11] <= _T_1309 @[lib.scala 403:17]
    node _T_1310 = bits(_T_1236, 12, 0) @[lib.scala 403:27]
    node _T_1311 = orr(_T_1310) @[lib.scala 403:35]
    node _T_1312 = bits(_T_1236, 13, 13) @[lib.scala 403:44]
    node _T_1313 = not(_T_1312) @[lib.scala 403:40]
    node _T_1314 = bits(_T_1236, 13, 13) @[lib.scala 403:51]
    node _T_1315 = mux(_T_1311, _T_1313, _T_1314) @[lib.scala 403:23]
    _T_1237[12] <= _T_1315 @[lib.scala 403:17]
    node _T_1316 = bits(_T_1236, 13, 0) @[lib.scala 403:27]
    node _T_1317 = orr(_T_1316) @[lib.scala 403:35]
    node _T_1318 = bits(_T_1236, 14, 14) @[lib.scala 403:44]
    node _T_1319 = not(_T_1318) @[lib.scala 403:40]
    node _T_1320 = bits(_T_1236, 14, 14) @[lib.scala 403:51]
    node _T_1321 = mux(_T_1317, _T_1319, _T_1320) @[lib.scala 403:23]
    _T_1237[13] <= _T_1321 @[lib.scala 403:17]
    node _T_1322 = bits(_T_1236, 14, 0) @[lib.scala 403:27]
    node _T_1323 = orr(_T_1322) @[lib.scala 403:35]
    node _T_1324 = bits(_T_1236, 15, 15) @[lib.scala 403:44]
    node _T_1325 = not(_T_1324) @[lib.scala 403:40]
    node _T_1326 = bits(_T_1236, 15, 15) @[lib.scala 403:51]
    node _T_1327 = mux(_T_1323, _T_1325, _T_1326) @[lib.scala 403:23]
    _T_1237[14] <= _T_1327 @[lib.scala 403:17]
    node _T_1328 = bits(_T_1236, 15, 0) @[lib.scala 403:27]
    node _T_1329 = orr(_T_1328) @[lib.scala 403:35]
    node _T_1330 = bits(_T_1236, 16, 16) @[lib.scala 403:44]
    node _T_1331 = not(_T_1330) @[lib.scala 403:40]
    node _T_1332 = bits(_T_1236, 16, 16) @[lib.scala 403:51]
    node _T_1333 = mux(_T_1329, _T_1331, _T_1332) @[lib.scala 403:23]
    _T_1237[15] <= _T_1333 @[lib.scala 403:17]
    node _T_1334 = bits(_T_1236, 16, 0) @[lib.scala 403:27]
    node _T_1335 = orr(_T_1334) @[lib.scala 403:35]
    node _T_1336 = bits(_T_1236, 17, 17) @[lib.scala 403:44]
    node _T_1337 = not(_T_1336) @[lib.scala 403:40]
    node _T_1338 = bits(_T_1236, 17, 17) @[lib.scala 403:51]
    node _T_1339 = mux(_T_1335, _T_1337, _T_1338) @[lib.scala 403:23]
    _T_1237[16] <= _T_1339 @[lib.scala 403:17]
    node _T_1340 = bits(_T_1236, 17, 0) @[lib.scala 403:27]
    node _T_1341 = orr(_T_1340) @[lib.scala 403:35]
    node _T_1342 = bits(_T_1236, 18, 18) @[lib.scala 403:44]
    node _T_1343 = not(_T_1342) @[lib.scala 403:40]
    node _T_1344 = bits(_T_1236, 18, 18) @[lib.scala 403:51]
    node _T_1345 = mux(_T_1341, _T_1343, _T_1344) @[lib.scala 403:23]
    _T_1237[17] <= _T_1345 @[lib.scala 403:17]
    node _T_1346 = bits(_T_1236, 18, 0) @[lib.scala 403:27]
    node _T_1347 = orr(_T_1346) @[lib.scala 403:35]
    node _T_1348 = bits(_T_1236, 19, 19) @[lib.scala 403:44]
    node _T_1349 = not(_T_1348) @[lib.scala 403:40]
    node _T_1350 = bits(_T_1236, 19, 19) @[lib.scala 403:51]
    node _T_1351 = mux(_T_1347, _T_1349, _T_1350) @[lib.scala 403:23]
    _T_1237[18] <= _T_1351 @[lib.scala 403:17]
    node _T_1352 = bits(_T_1236, 19, 0) @[lib.scala 403:27]
    node _T_1353 = orr(_T_1352) @[lib.scala 403:35]
    node _T_1354 = bits(_T_1236, 20, 20) @[lib.scala 403:44]
    node _T_1355 = not(_T_1354) @[lib.scala 403:40]
    node _T_1356 = bits(_T_1236, 20, 20) @[lib.scala 403:51]
    node _T_1357 = mux(_T_1353, _T_1355, _T_1356) @[lib.scala 403:23]
    _T_1237[19] <= _T_1357 @[lib.scala 403:17]
    node _T_1358 = bits(_T_1236, 20, 0) @[lib.scala 403:27]
    node _T_1359 = orr(_T_1358) @[lib.scala 403:35]
    node _T_1360 = bits(_T_1236, 21, 21) @[lib.scala 403:44]
    node _T_1361 = not(_T_1360) @[lib.scala 403:40]
    node _T_1362 = bits(_T_1236, 21, 21) @[lib.scala 403:51]
    node _T_1363 = mux(_T_1359, _T_1361, _T_1362) @[lib.scala 403:23]
    _T_1237[20] <= _T_1363 @[lib.scala 403:17]
    node _T_1364 = bits(_T_1236, 21, 0) @[lib.scala 403:27]
    node _T_1365 = orr(_T_1364) @[lib.scala 403:35]
    node _T_1366 = bits(_T_1236, 22, 22) @[lib.scala 403:44]
    node _T_1367 = not(_T_1366) @[lib.scala 403:40]
    node _T_1368 = bits(_T_1236, 22, 22) @[lib.scala 403:51]
    node _T_1369 = mux(_T_1365, _T_1367, _T_1368) @[lib.scala 403:23]
    _T_1237[21] <= _T_1369 @[lib.scala 403:17]
    node _T_1370 = bits(_T_1236, 22, 0) @[lib.scala 403:27]
    node _T_1371 = orr(_T_1370) @[lib.scala 403:35]
    node _T_1372 = bits(_T_1236, 23, 23) @[lib.scala 403:44]
    node _T_1373 = not(_T_1372) @[lib.scala 403:40]
    node _T_1374 = bits(_T_1236, 23, 23) @[lib.scala 403:51]
    node _T_1375 = mux(_T_1371, _T_1373, _T_1374) @[lib.scala 403:23]
    _T_1237[22] <= _T_1375 @[lib.scala 403:17]
    node _T_1376 = bits(_T_1236, 23, 0) @[lib.scala 403:27]
    node _T_1377 = orr(_T_1376) @[lib.scala 403:35]
    node _T_1378 = bits(_T_1236, 24, 24) @[lib.scala 403:44]
    node _T_1379 = not(_T_1378) @[lib.scala 403:40]
    node _T_1380 = bits(_T_1236, 24, 24) @[lib.scala 403:51]
    node _T_1381 = mux(_T_1377, _T_1379, _T_1380) @[lib.scala 403:23]
    _T_1237[23] <= _T_1381 @[lib.scala 403:17]
    node _T_1382 = bits(_T_1236, 24, 0) @[lib.scala 403:27]
    node _T_1383 = orr(_T_1382) @[lib.scala 403:35]
    node _T_1384 = bits(_T_1236, 25, 25) @[lib.scala 403:44]
    node _T_1385 = not(_T_1384) @[lib.scala 403:40]
    node _T_1386 = bits(_T_1236, 25, 25) @[lib.scala 403:51]
    node _T_1387 = mux(_T_1383, _T_1385, _T_1386) @[lib.scala 403:23]
    _T_1237[24] <= _T_1387 @[lib.scala 403:17]
    node _T_1388 = bits(_T_1236, 25, 0) @[lib.scala 403:27]
    node _T_1389 = orr(_T_1388) @[lib.scala 403:35]
    node _T_1390 = bits(_T_1236, 26, 26) @[lib.scala 403:44]
    node _T_1391 = not(_T_1390) @[lib.scala 403:40]
    node _T_1392 = bits(_T_1236, 26, 26) @[lib.scala 403:51]
    node _T_1393 = mux(_T_1389, _T_1391, _T_1392) @[lib.scala 403:23]
    _T_1237[25] <= _T_1393 @[lib.scala 403:17]
    node _T_1394 = bits(_T_1236, 26, 0) @[lib.scala 403:27]
    node _T_1395 = orr(_T_1394) @[lib.scala 403:35]
    node _T_1396 = bits(_T_1236, 27, 27) @[lib.scala 403:44]
    node _T_1397 = not(_T_1396) @[lib.scala 403:40]
    node _T_1398 = bits(_T_1236, 27, 27) @[lib.scala 403:51]
    node _T_1399 = mux(_T_1395, _T_1397, _T_1398) @[lib.scala 403:23]
    _T_1237[26] <= _T_1399 @[lib.scala 403:17]
    node _T_1400 = bits(_T_1236, 27, 0) @[lib.scala 403:27]
    node _T_1401 = orr(_T_1400) @[lib.scala 403:35]
    node _T_1402 = bits(_T_1236, 28, 28) @[lib.scala 403:44]
    node _T_1403 = not(_T_1402) @[lib.scala 403:40]
    node _T_1404 = bits(_T_1236, 28, 28) @[lib.scala 403:51]
    node _T_1405 = mux(_T_1401, _T_1403, _T_1404) @[lib.scala 403:23]
    _T_1237[27] <= _T_1405 @[lib.scala 403:17]
    node _T_1406 = bits(_T_1236, 28, 0) @[lib.scala 403:27]
    node _T_1407 = orr(_T_1406) @[lib.scala 403:35]
    node _T_1408 = bits(_T_1236, 29, 29) @[lib.scala 403:44]
    node _T_1409 = not(_T_1408) @[lib.scala 403:40]
    node _T_1410 = bits(_T_1236, 29, 29) @[lib.scala 403:51]
    node _T_1411 = mux(_T_1407, _T_1409, _T_1410) @[lib.scala 403:23]
    _T_1237[28] <= _T_1411 @[lib.scala 403:17]
    node _T_1412 = bits(_T_1236, 29, 0) @[lib.scala 403:27]
    node _T_1413 = orr(_T_1412) @[lib.scala 403:35]
    node _T_1414 = bits(_T_1236, 30, 30) @[lib.scala 403:44]
    node _T_1415 = not(_T_1414) @[lib.scala 403:40]
    node _T_1416 = bits(_T_1236, 30, 30) @[lib.scala 403:51]
    node _T_1417 = mux(_T_1413, _T_1415, _T_1416) @[lib.scala 403:23]
    _T_1237[29] <= _T_1417 @[lib.scala 403:17]
    node _T_1418 = bits(_T_1236, 30, 0) @[lib.scala 403:27]
    node _T_1419 = orr(_T_1418) @[lib.scala 403:35]
    node _T_1420 = bits(_T_1236, 31, 31) @[lib.scala 403:44]
    node _T_1421 = not(_T_1420) @[lib.scala 403:40]
    node _T_1422 = bits(_T_1236, 31, 31) @[lib.scala 403:51]
    node _T_1423 = mux(_T_1419, _T_1421, _T_1422) @[lib.scala 403:23]
    _T_1237[30] <= _T_1423 @[lib.scala 403:17]
    node _T_1424 = cat(_T_1237[2], _T_1237[1]) @[lib.scala 405:14]
    node _T_1425 = cat(_T_1424, _T_1237[0]) @[lib.scala 405:14]
    node _T_1426 = cat(_T_1237[4], _T_1237[3]) @[lib.scala 405:14]
    node _T_1427 = cat(_T_1237[6], _T_1237[5]) @[lib.scala 405:14]
    node _T_1428 = cat(_T_1427, _T_1426) @[lib.scala 405:14]
    node _T_1429 = cat(_T_1428, _T_1425) @[lib.scala 405:14]
    node _T_1430 = cat(_T_1237[8], _T_1237[7]) @[lib.scala 405:14]
    node _T_1431 = cat(_T_1237[10], _T_1237[9]) @[lib.scala 405:14]
    node _T_1432 = cat(_T_1431, _T_1430) @[lib.scala 405:14]
    node _T_1433 = cat(_T_1237[12], _T_1237[11]) @[lib.scala 405:14]
    node _T_1434 = cat(_T_1237[14], _T_1237[13]) @[lib.scala 405:14]
    node _T_1435 = cat(_T_1434, _T_1433) @[lib.scala 405:14]
    node _T_1436 = cat(_T_1435, _T_1432) @[lib.scala 405:14]
    node _T_1437 = cat(_T_1436, _T_1429) @[lib.scala 405:14]
    node _T_1438 = cat(_T_1237[16], _T_1237[15]) @[lib.scala 405:14]
    node _T_1439 = cat(_T_1237[18], _T_1237[17]) @[lib.scala 405:14]
    node _T_1440 = cat(_T_1439, _T_1438) @[lib.scala 405:14]
    node _T_1441 = cat(_T_1237[20], _T_1237[19]) @[lib.scala 405:14]
    node _T_1442 = cat(_T_1237[22], _T_1237[21]) @[lib.scala 405:14]
    node _T_1443 = cat(_T_1442, _T_1441) @[lib.scala 405:14]
    node _T_1444 = cat(_T_1443, _T_1440) @[lib.scala 405:14]
    node _T_1445 = cat(_T_1237[24], _T_1237[23]) @[lib.scala 405:14]
    node _T_1446 = cat(_T_1237[26], _T_1237[25]) @[lib.scala 405:14]
    node _T_1447 = cat(_T_1446, _T_1445) @[lib.scala 405:14]
    node _T_1448 = cat(_T_1237[28], _T_1237[27]) @[lib.scala 405:14]
    node _T_1449 = cat(_T_1237[30], _T_1237[29]) @[lib.scala 405:14]
    node _T_1450 = cat(_T_1449, _T_1448) @[lib.scala 405:14]
    node _T_1451 = cat(_T_1450, _T_1447) @[lib.scala 405:14]
    node _T_1452 = cat(_T_1451, _T_1444) @[lib.scala 405:14]
    node _T_1453 = cat(_T_1452, _T_1437) @[lib.scala 405:14]
    node _T_1454 = bits(_T_1236, 0, 0) @[lib.scala 405:24]
    node _T_1455 = cat(_T_1453, _T_1454) @[Cat.scala 29:58]
    node _T_1456 = bits(a_ff, 31, 0) @[exu_div_ctl.scala 184:87]
    node a_ff_eff = mux(_T_1235, _T_1455, _T_1456) @[exu_div_ctl.scala 184:21]
    node _T_1457 = bits(smallnum_case_ff, 0, 0) @[exu_div_ctl.scala 187:22]
    node _T_1458 = cat(UInt<28>("h00"), smallnum_ff) @[Cat.scala 29:58]
    node _T_1459 = bits(rem_ff, 0, 0) @[exu_div_ctl.scala 188:12]
    node _T_1460 = eq(smallnum_case_ff, UInt<1>("h00")) @[exu_div_ctl.scala 189:6]
    node _T_1461 = eq(rem_ff, UInt<1>("h00")) @[exu_div_ctl.scala 189:26]
    node _T_1462 = and(_T_1460, _T_1461) @[exu_div_ctl.scala 189:24]
    node _T_1463 = bits(_T_1462, 0, 0) @[exu_div_ctl.scala 189:35]
    node _T_1464 = mux(_T_1457, _T_1458, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_1465 = mux(_T_1459, a_ff_eff, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_1466 = mux(_T_1463, q_ff_eff, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_1467 = or(_T_1464, _T_1465) @[Mux.scala 27:72]
    node _T_1468 = or(_T_1467, _T_1466) @[Mux.scala 27:72]
    wire _T_1469 : UInt<32> @[Mux.scala 27:72]
    _T_1469 <= _T_1468 @[Mux.scala 27:72]
    io.exu_div_result <= _T_1469 @[exu_div_ctl.scala 186:21]
    node _T_1470 = bits(div_clken, 0, 0) @[exu_div_ctl.scala 192:46]
    inst rvclkhdr of rvclkhdr_23 @[lib.scala 343:22]
    rvclkhdr.clock <= clock
    rvclkhdr.reset <= reset
    rvclkhdr.io.clk <= clock @[lib.scala 344:17]
    rvclkhdr.io.en <= _T_1470 @[lib.scala 345:16]
    rvclkhdr.io.scan_mode <= io.scan_mode @[lib.scala 346:23]
    node _T_1471 = eq(io.dec_div.dec_div_cancel, UInt<1>("h00")) @[exu_div_ctl.scala 195:52]
    node _T_1472 = and(io.dec_div.div_p.valid, _T_1471) @[exu_div_ctl.scala 195:50]
    reg _T_1473 : UInt<1>, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[exu_div_ctl.scala 195:26]
    _T_1473 <= _T_1472 @[exu_div_ctl.scala 195:26]
    valid_ff_x <= _T_1473 @[exu_div_ctl.scala 195:16]
    node _T_1474 = eq(io.dec_div.dec_div_cancel, UInt<1>("h00")) @[exu_div_ctl.scala 196:35]
    node _T_1475 = and(finish, _T_1474) @[exu_div_ctl.scala 196:33]
    reg _T_1476 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[exu_div_ctl.scala 196:25]
    _T_1476 <= _T_1475 @[exu_div_ctl.scala 196:25]
    finish_ff <= _T_1476 @[exu_div_ctl.scala 196:15]
    reg _T_1477 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[exu_div_ctl.scala 197:25]
    _T_1477 <= run_in @[exu_div_ctl.scala 197:25]
    run_state <= _T_1477 @[exu_div_ctl.scala 197:15]
    reg _T_1478 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[exu_div_ctl.scala 198:21]
    _T_1478 <= count_in @[exu_div_ctl.scala 198:21]
    count <= _T_1478 @[exu_div_ctl.scala 198:11]
    node _T_1479 = bits(io.dividend, 31, 31) @[exu_div_ctl.scala 199:45]
    node _T_1480 = bits(io.dec_div.div_p.valid, 0, 0) @[exu_div_ctl.scala 199:79]
    reg _T_1481 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_1480 : @[Reg.scala 28:19]
      _T_1481 <= _T_1479 @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    dividend_neg_ff <= _T_1481 @[exu_div_ctl.scala 199:21]
    node _T_1482 = bits(io.divisor, 31, 31) @[exu_div_ctl.scala 200:43]
    node _T_1483 = bits(io.dec_div.div_p.valid, 0, 0) @[exu_div_ctl.scala 200:77]
    reg _T_1484 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_1483 : @[Reg.scala 28:19]
      _T_1484 <= _T_1482 @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    divisor_neg_ff <= _T_1484 @[exu_div_ctl.scala 200:20]
    node _T_1485 = bits(io.dec_div.div_p.valid, 0, 0) @[exu_div_ctl.scala 201:64]
    reg _T_1486 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_1485 : @[Reg.scala 28:19]
      _T_1486 <= sign_eff @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    sign_ff <= _T_1486 @[exu_div_ctl.scala 201:13]
    node _T_1487 = bits(io.dec_div.div_p.valid, 0, 0) @[exu_div_ctl.scala 202:80]
    reg _T_1488 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_1487 : @[Reg.scala 28:19]
      _T_1488 <= io.dec_div.div_p.bits.rem @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    rem_ff <= _T_1488 @[exu_div_ctl.scala 202:12]
    reg _T_1489 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[exu_div_ctl.scala 203:32]
    _T_1489 <= smallnum_case @[exu_div_ctl.scala 203:32]
    smallnum_case_ff <= _T_1489 @[exu_div_ctl.scala 203:22]
    reg _T_1490 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[exu_div_ctl.scala 204:27]
    _T_1490 <= smallnum @[exu_div_ctl.scala 204:27]
    smallnum_ff <= _T_1490 @[exu_div_ctl.scala 204:17]
    reg _T_1491 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[exu_div_ctl.scala 205:32]
    _T_1491 <= shortq_enable @[exu_div_ctl.scala 205:32]
    shortq_enable_ff <= _T_1491 @[exu_div_ctl.scala 205:22]
    reg _T_1492 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[exu_div_ctl.scala 206:31]
    _T_1492 <= shortq_shift @[exu_div_ctl.scala 206:31]
    shortq_shift_xx <= _T_1492 @[exu_div_ctl.scala 206:21]
    node _T_1493 = bits(qff_enable, 0, 0) @[exu_div_ctl.scala 208:35]
    inst rvclkhdr_1 of rvclkhdr_24 @[lib.scala 368:23]
    rvclkhdr_1.clock <= clock
    rvclkhdr_1.reset <= reset
    rvclkhdr_1.io.clk <= clock @[lib.scala 370:18]
    rvclkhdr_1.io.en <= _T_1493 @[lib.scala 371:17]
    rvclkhdr_1.io.scan_mode <= io.scan_mode @[lib.scala 372:24]
    reg _T_1494 : UInt, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16]
    _T_1494 <= q_in @[lib.scala 374:16]
    q_ff <= _T_1494 @[exu_div_ctl.scala 208:8]
    node _T_1495 = bits(aff_enable, 0, 0) @[exu_div_ctl.scala 209:35]
    inst rvclkhdr_2 of rvclkhdr_25 @[lib.scala 368:23]
    rvclkhdr_2.clock <= clock
    rvclkhdr_2.reset <= reset
    rvclkhdr_2.io.clk <= clock @[lib.scala 370:18]
    rvclkhdr_2.io.en <= _T_1495 @[lib.scala 371:17]
    rvclkhdr_2.io.scan_mode <= io.scan_mode @[lib.scala 372:24]
    reg _T_1496 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16]
    _T_1496 <= a_in @[lib.scala 374:16]
    a_ff <= _T_1496 @[exu_div_ctl.scala 209:8]
    node _T_1497 = eq(io.dec_div.div_p.bits.unsign, UInt<1>("h00")) @[exu_div_ctl.scala 210:22]
    node _T_1498 = bits(io.divisor, 31, 31) @[exu_div_ctl.scala 210:64]
    node _T_1499 = and(_T_1497, _T_1498) @[exu_div_ctl.scala 210:52]
    node _T_1500 = cat(_T_1499, io.divisor) @[Cat.scala 29:58]
    node _T_1501 = bits(io.dec_div.div_p.valid, 0, 0) @[exu_div_ctl.scala 210:106]
    inst rvclkhdr_3 of rvclkhdr_26 @[lib.scala 368:23]
    rvclkhdr_3.clock <= clock
    rvclkhdr_3.reset <= reset
    rvclkhdr_3.io.clk <= clock @[lib.scala 370:18]
    rvclkhdr_3.io.en <= _T_1501 @[lib.scala 371:17]
    rvclkhdr_3.io.scan_mode <= io.scan_mode @[lib.scala 372:24]
    reg _T_1502 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16]
    _T_1502 <= _T_1500 @[lib.scala 374:16]
    m_ff <= _T_1502 @[exu_div_ctl.scala 210:8]
    
  module exu : 
    input clock : Clock
    input reset : AsyncReset
    output io : {flip scan_mode : UInt<1>, dec_exu : {dec_alu : {flip dec_i0_alu_decode_d : UInt<1>, flip dec_csr_ren_d : UInt<1>, flip dec_i0_br_immed_d : UInt<12>, exu_i0_pc_x : UInt<31>}, dec_div : {flip div_p : {valid : UInt<1>, bits : {unsign : UInt<1>, rem : UInt<1>}}, flip dec_div_cancel : UInt<1>}, decode_exu : {flip dec_data_en : UInt<2>, flip dec_ctl_en : UInt<2>, flip i0_ap : {land : UInt<1>, lor : UInt<1>, lxor : UInt<1>, sll : UInt<1>, srl : UInt<1>, sra : UInt<1>, beq : UInt<1>, bne : UInt<1>, blt : UInt<1>, bge : UInt<1>, add : UInt<1>, sub : UInt<1>, slt : UInt<1>, unsign : UInt<1>, jal : UInt<1>, predict_t : UInt<1>, predict_nt : UInt<1>, csr_write : UInt<1>, csr_imm : UInt<1>}, flip dec_i0_predict_p_d : {valid : UInt<1>, bits : {misp : UInt<1>, ataken : UInt<1>, boffset : UInt<1>, pc4 : UInt<1>, hist : UInt<2>, toffset : UInt<12>, br_error : UInt<1>, br_start_error : UInt<1>, prett : UInt<31>, pcall : UInt<1>, pret : UInt<1>, pja : UInt<1>, way : UInt<1>}}, flip i0_predict_fghr_d : UInt<8>, flip i0_predict_index_d : UInt<8>, flip i0_predict_btag_d : UInt<5>, flip dec_i0_rs1_en_d : UInt<1>, flip dec_i0_rs2_en_d : UInt<1>, flip dec_i0_immed_d : UInt<32>, flip dec_i0_rs1_bypass_data_d : UInt<32>, flip dec_i0_rs2_bypass_data_d : UInt<32>, flip dec_i0_select_pc_d : UInt<1>, flip dec_i0_rs1_bypass_en_d : UInt<2>, flip dec_i0_rs2_bypass_en_d : UInt<2>, flip mul_p : {valid : UInt<1>, bits : {rs1_sign : UInt<1>, rs2_sign : UInt<1>, low : UInt<1>, bext : UInt<1>, bdep : UInt<1>, clmul : UInt<1>, clmulh : UInt<1>, clmulr : UInt<1>, grev : UInt<1>, shfl : UInt<1>, unshfl : UInt<1>, crc32_b : UInt<1>, crc32_h : UInt<1>, crc32_w : UInt<1>, crc32c_b : UInt<1>, crc32c_h : UInt<1>, crc32c_w : UInt<1>, bfp : UInt<1>}}, flip pred_correct_npc_x : UInt<31>, flip dec_extint_stall : UInt<1>, exu_i0_result_x : UInt<32>, exu_csr_rs1_x : UInt<32>}, tlu_exu : {flip dec_tlu_meihap : UInt<30>, flip dec_tlu_flush_lower_r : UInt<1>, flip dec_tlu_flush_path_r : UInt<31>, exu_i0_br_hist_r : UInt<2>, exu_i0_br_error_r : UInt<1>, exu_i0_br_start_error_r : UInt<1>, exu_i0_br_index_r : UInt<8>, exu_i0_br_valid_r : UInt<1>, exu_i0_br_mp_r : UInt<1>, exu_i0_br_middle_r : UInt<1>, exu_pmu_i0_br_misp : UInt<1>, exu_pmu_i0_br_ataken : UInt<1>, exu_pmu_i0_pc4 : UInt<1>, exu_npc_r : UInt<31>}, ib_exu : {flip dec_i0_pc_d : UInt<31>, flip dec_debug_wdata_rs1_d : UInt<1>}, gpr_exu : {flip gpr_i0_rs1_d : UInt<32>, flip gpr_i0_rs2_d : UInt<32>}}, exu_bp : {exu_i0_br_index_r : UInt<8>, exu_i0_br_fghr_r : UInt<8>, exu_i0_br_way_r : UInt<1>, exu_mp_pkt : {valid : UInt<1>, bits : {misp : UInt<1>, ataken : UInt<1>, boffset : UInt<1>, pc4 : UInt<1>, hist : UInt<2>, toffset : UInt<12>, br_error : UInt<1>, br_start_error : UInt<1>, prett : UInt<31>, pcall : UInt<1>, pret : UInt<1>, pja : UInt<1>, way : UInt<1>}}, exu_mp_eghr : UInt<8>, exu_mp_fghr : UInt<8>, exu_mp_index : UInt<8>, exu_mp_btag : UInt<5>}, exu_flush_final : UInt<1>, exu_div_result : UInt<32>, exu_div_wren : UInt<1>, flip dbg_cmd_wrdata : UInt<32>, flip lsu_exu : {flip exu_lsu_rs1_d : UInt<32>, flip exu_lsu_rs2_d : UInt<32>}, exu_flush_path_final : UInt<31>}
    
    wire ghr_x_ns : UInt<8> @[exu.scala 32:57]
    wire ghr_d_ns : UInt<8> @[exu.scala 33:57]
    wire ghr_d : UInt<8> @[exu.scala 34:67]
    wire i0_taken_d : UInt<1> @[exu.scala 35:63]
    wire mul_valid_x : UInt<1> @[exu.scala 36:63]
    wire i0_valid_d : UInt<1> @[exu.scala 37:63]
    wire flush_lower_ff : UInt<1> @[exu.scala 38:53]
    wire data_gate_en : UInt<1> @[exu.scala 39:55]
    wire csr_rs1_in_d : UInt<32> @[exu.scala 40:55]
    wire i0_predict_newp_d : {valid : UInt<1>, bits : {misp : UInt<1>, ataken : UInt<1>, boffset : UInt<1>, pc4 : UInt<1>, hist : UInt<2>, toffset : UInt<12>, br_error : UInt<1>, br_start_error : UInt<1>, prett : UInt<31>, pcall : UInt<1>, pret : UInt<1>, pja : UInt<1>, way : UInt<1>}} @[exu.scala 41:51]
    wire i0_flush_path_d : UInt<31> @[exu.scala 42:53]
    wire i0_predict_p_d : {valid : UInt<1>, bits : {misp : UInt<1>, ataken : UInt<1>, boffset : UInt<1>, pc4 : UInt<1>, hist : UInt<2>, toffset : UInt<12>, br_error : UInt<1>, br_start_error : UInt<1>, prett : UInt<31>, pcall : UInt<1>, pret : UInt<1>, pja : UInt<1>, way : UInt<1>}} @[exu.scala 43:53]
    wire i0_pp_r : {valid : UInt<1>, bits : {misp : UInt<1>, ataken : UInt<1>, boffset : UInt<1>, pc4 : UInt<1>, hist : UInt<2>, toffset : UInt<12>, br_error : UInt<1>, br_start_error : UInt<1>, prett : UInt<31>, pcall : UInt<1>, pret : UInt<1>, pja : UInt<1>, way : UInt<1>}} @[exu.scala 44:65]
    wire i0_predict_p_x : {valid : UInt<1>, bits : {misp : UInt<1>, ataken : UInt<1>, boffset : UInt<1>, pc4 : UInt<1>, hist : UInt<2>, toffset : UInt<12>, br_error : UInt<1>, br_start_error : UInt<1>, prett : UInt<31>, pcall : UInt<1>, pret : UInt<1>, pja : UInt<1>, way : UInt<1>}} @[exu.scala 45:53]
    wire final_predict_mp : {valid : UInt<1>, bits : {misp : UInt<1>, ataken : UInt<1>, boffset : UInt<1>, pc4 : UInt<1>, hist : UInt<2>, toffset : UInt<12>, br_error : UInt<1>, br_start_error : UInt<1>, prett : UInt<31>, pcall : UInt<1>, pret : UInt<1>, pja : UInt<1>, way : UInt<1>}} @[exu.scala 46:45]
    wire pred_correct_npc_r : UInt<32> @[exu.scala 47:51]
    wire i0_pred_correct_upper_d : UInt<1> @[exu.scala 48:41]
    wire i0_flush_upper_d : UInt<1> @[exu.scala 49:45]
    io.exu_bp.exu_mp_pkt.bits.prett <= UInt<1>("h00") @[exu.scala 50:57]
    io.exu_bp.exu_mp_pkt.bits.br_start_error <= UInt<1>("h00") @[exu.scala 51:43]
    io.exu_bp.exu_mp_pkt.bits.br_error <= UInt<1>("h00") @[exu.scala 52:49]
    io.exu_bp.exu_mp_pkt.valid <= UInt<1>("h00") @[exu.scala 53:55]
    i0_pp_r.bits.toffset <= UInt<1>("h00") @[exu.scala 54:33]
    node x_data_en = bits(io.dec_exu.decode_exu.dec_data_en, 1, 1) @[exu.scala 56:69]
    node r_data_en = bits(io.dec_exu.decode_exu.dec_data_en, 0, 0) @[exu.scala 57:69]
    node x_ctl_en = bits(io.dec_exu.decode_exu.dec_ctl_en, 1, 1) @[exu.scala 58:68]
    node r_ctl_en = bits(io.dec_exu.decode_exu.dec_ctl_en, 0, 0) @[exu.scala 59:68]
    node _T = cat(io.dec_exu.decode_exu.i0_predict_fghr_d, io.dec_exu.decode_exu.i0_predict_index_d) @[Cat.scala 29:58]
    node predpipe_d = cat(_T, io.dec_exu.decode_exu.i0_predict_btag_d) @[Cat.scala 29:58]
    node _T_1 = bits(x_data_en, 0, 0) @[exu.scala 63:59]
    inst rvclkhdr of rvclkhdr @[lib.scala 368:23]
    rvclkhdr.clock <= clock
    rvclkhdr.reset <= reset
    rvclkhdr.io.clk <= clock @[lib.scala 370:18]
    rvclkhdr.io.en <= _T_1 @[lib.scala 371:17]
    rvclkhdr.io.scan_mode <= io.scan_mode @[lib.scala 372:24]
    reg i0_flush_path_x : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16]
    i0_flush_path_x <= i0_flush_path_d @[lib.scala 374:16]
    node _T_2 = bits(x_data_en, 0, 0) @[exu.scala 64:89]
    inst rvclkhdr_1 of rvclkhdr_1 @[lib.scala 368:23]
    rvclkhdr_1.clock <= clock
    rvclkhdr_1.reset <= reset
    rvclkhdr_1.io.clk <= clock @[lib.scala 370:18]
    rvclkhdr_1.io.en <= _T_2 @[lib.scala 371:17]
    rvclkhdr_1.io.scan_mode <= io.scan_mode @[lib.scala 372:24]
    reg _T_3 : UInt, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16]
    _T_3 <= csr_rs1_in_d @[lib.scala 374:16]
    io.dec_exu.decode_exu.exu_csr_rs1_x <= _T_3 @[exu.scala 64:57]
    node _T_4 = bits(x_data_en, 0, 0) @[exu.scala 65:83]
    inst rvclkhdr_2 of rvclkhdr_2 @[lib.scala 378:23]
    rvclkhdr_2.clock <= clock
    rvclkhdr_2.reset <= reset
    rvclkhdr_2.io.clk <= clock @[lib.scala 380:18]
    rvclkhdr_2.io.en <= _T_4 @[lib.scala 381:17]
    rvclkhdr_2.io.scan_mode <= io.scan_mode @[lib.scala 382:24]
    wire _T_5 : {valid : UInt<1>, bits : {misp : UInt<1>, ataken : UInt<1>, boffset : UInt<1>, pc4 : UInt<1>, hist : UInt<2>, toffset : UInt<12>, br_error : UInt<1>, br_start_error : UInt<1>, prett : UInt<31>, pcall : UInt<1>, pret : UInt<1>, pja : UInt<1>, way : UInt<1>}} @[lib.scala 384:33]
    _T_5.bits.way <= UInt<1>("h00") @[lib.scala 384:33]
    _T_5.bits.pja <= UInt<1>("h00") @[lib.scala 384:33]
    _T_5.bits.pret <= UInt<1>("h00") @[lib.scala 384:33]
    _T_5.bits.pcall <= UInt<1>("h00") @[lib.scala 384:33]
    _T_5.bits.prett <= UInt<31>("h00") @[lib.scala 384:33]
    _T_5.bits.br_start_error <= UInt<1>("h00") @[lib.scala 384:33]
    _T_5.bits.br_error <= UInt<1>("h00") @[lib.scala 384:33]
    _T_5.bits.toffset <= UInt<12>("h00") @[lib.scala 384:33]
    _T_5.bits.hist <= UInt<2>("h00") @[lib.scala 384:33]
    _T_5.bits.pc4 <= UInt<1>("h00") @[lib.scala 384:33]
    _T_5.bits.boffset <= UInt<1>("h00") @[lib.scala 384:33]
    _T_5.bits.ataken <= UInt<1>("h00") @[lib.scala 384:33]
    _T_5.bits.misp <= UInt<1>("h00") @[lib.scala 384:33]
    _T_5.valid <= UInt<1>("h00") @[lib.scala 384:33]
    reg _T_6 : {valid : UInt<1>, bits : {misp : UInt<1>, ataken : UInt<1>, boffset : UInt<1>, pc4 : UInt<1>, hist : UInt<2>, toffset : UInt<12>, br_error : UInt<1>, br_start_error : UInt<1>, prett : UInt<31>, pcall : UInt<1>, pret : UInt<1>, pja : UInt<1>, way : UInt<1>}}, rvclkhdr_2.io.l1clk with : (reset => (reset, _T_5)) @[lib.scala 384:16]
    _T_6.bits.way <= i0_predict_p_d.bits.way @[lib.scala 384:16]
    _T_6.bits.pja <= i0_predict_p_d.bits.pja @[lib.scala 384:16]
    _T_6.bits.pret <= i0_predict_p_d.bits.pret @[lib.scala 384:16]
    _T_6.bits.pcall <= i0_predict_p_d.bits.pcall @[lib.scala 384:16]
    _T_6.bits.prett <= i0_predict_p_d.bits.prett @[lib.scala 384:16]
    _T_6.bits.br_start_error <= i0_predict_p_d.bits.br_start_error @[lib.scala 384:16]
    _T_6.bits.br_error <= i0_predict_p_d.bits.br_error @[lib.scala 384:16]
    _T_6.bits.toffset <= i0_predict_p_d.bits.toffset @[lib.scala 384:16]
    _T_6.bits.hist <= i0_predict_p_d.bits.hist @[lib.scala 384:16]
    _T_6.bits.pc4 <= i0_predict_p_d.bits.pc4 @[lib.scala 384:16]
    _T_6.bits.boffset <= i0_predict_p_d.bits.boffset @[lib.scala 384:16]
    _T_6.bits.ataken <= i0_predict_p_d.bits.ataken @[lib.scala 384:16]
    _T_6.bits.misp <= i0_predict_p_d.bits.misp @[lib.scala 384:16]
    _T_6.valid <= i0_predict_p_d.valid @[lib.scala 384:16]
    i0_predict_p_x.bits.way <= _T_6.bits.way @[exu.scala 65:49]
    i0_predict_p_x.bits.pja <= _T_6.bits.pja @[exu.scala 65:49]
    i0_predict_p_x.bits.pret <= _T_6.bits.pret @[exu.scala 65:49]
    i0_predict_p_x.bits.pcall <= _T_6.bits.pcall @[exu.scala 65:49]
    i0_predict_p_x.bits.prett <= _T_6.bits.prett @[exu.scala 65:49]
    i0_predict_p_x.bits.br_start_error <= _T_6.bits.br_start_error @[exu.scala 65:49]
    i0_predict_p_x.bits.br_error <= _T_6.bits.br_error @[exu.scala 65:49]
    i0_predict_p_x.bits.toffset <= _T_6.bits.toffset @[exu.scala 65:49]
    i0_predict_p_x.bits.hist <= _T_6.bits.hist @[exu.scala 65:49]
    i0_predict_p_x.bits.pc4 <= _T_6.bits.pc4 @[exu.scala 65:49]
    i0_predict_p_x.bits.boffset <= _T_6.bits.boffset @[exu.scala 65:49]
    i0_predict_p_x.bits.ataken <= _T_6.bits.ataken @[exu.scala 65:49]
    i0_predict_p_x.bits.misp <= _T_6.bits.misp @[exu.scala 65:49]
    i0_predict_p_x.valid <= _T_6.valid @[exu.scala 65:49]
    node _T_7 = bits(x_data_en, 0, 0) @[exu.scala 66:70]
    inst rvclkhdr_3 of rvclkhdr_3 @[lib.scala 368:23]
    rvclkhdr_3.clock <= clock
    rvclkhdr_3.reset <= reset
    rvclkhdr_3.io.clk <= clock @[lib.scala 370:18]
    rvclkhdr_3.io.en <= _T_7 @[lib.scala 371:17]
    rvclkhdr_3.io.scan_mode <= io.scan_mode @[lib.scala 372:24]
    reg predpipe_x : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16]
    predpipe_x <= predpipe_d @[lib.scala 374:16]
    node _T_8 = bits(r_data_en, 0, 0) @[exu.scala 67:79]
    inst rvclkhdr_4 of rvclkhdr_4 @[lib.scala 368:23]
    rvclkhdr_4.clock <= clock
    rvclkhdr_4.reset <= reset
    rvclkhdr_4.io.clk <= clock @[lib.scala 370:18]
    rvclkhdr_4.io.en <= _T_8 @[lib.scala 371:17]
    rvclkhdr_4.io.scan_mode <= io.scan_mode @[lib.scala 372:24]
    reg predpipe_r : UInt, rvclkhdr_4.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16]
    predpipe_r <= predpipe_x @[lib.scala 374:16]
    node _T_9 = bits(x_ctl_en, 0, 0) @[exu.scala 68:80]
    inst rvclkhdr_5 of rvclkhdr_5 @[lib.scala 368:23]
    rvclkhdr_5.clock <= clock
    rvclkhdr_5.reset <= reset
    rvclkhdr_5.io.clk <= clock @[lib.scala 370:18]
    rvclkhdr_5.io.en <= _T_9 @[lib.scala 371:17]
    rvclkhdr_5.io.scan_mode <= io.scan_mode @[lib.scala 372:24]
    reg ghr_x : UInt, rvclkhdr_5.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16]
    ghr_x <= ghr_x_ns @[lib.scala 374:16]
    node _T_10 = bits(x_ctl_en, 0, 0) @[exu.scala 69:75]
    inst rvclkhdr_6 of rvclkhdr_6 @[lib.scala 368:23]
    rvclkhdr_6.clock <= clock
    rvclkhdr_6.reset <= reset
    rvclkhdr_6.io.clk <= clock @[lib.scala 370:18]
    rvclkhdr_6.io.en <= _T_10 @[lib.scala 371:17]
    rvclkhdr_6.io.scan_mode <= io.scan_mode @[lib.scala 372:24]
    reg i0_pred_correct_upper_x : UInt, rvclkhdr_6.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16]
    i0_pred_correct_upper_x <= i0_pred_correct_upper_d @[lib.scala 374:16]
    node _T_11 = bits(x_ctl_en, 0, 0) @[exu.scala 70:60]
    inst rvclkhdr_7 of rvclkhdr_7 @[lib.scala 368:23]
    rvclkhdr_7.clock <= clock
    rvclkhdr_7.reset <= reset
    rvclkhdr_7.io.clk <= clock @[lib.scala 370:18]
    rvclkhdr_7.io.en <= _T_11 @[lib.scala 371:17]
    rvclkhdr_7.io.scan_mode <= io.scan_mode @[lib.scala 372:24]
    reg i0_flush_upper_x : UInt, rvclkhdr_7.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16]
    i0_flush_upper_x <= i0_flush_upper_d @[lib.scala 374:16]
    node _T_12 = bits(x_ctl_en, 0, 0) @[exu.scala 71:78]
    inst rvclkhdr_8 of rvclkhdr_8 @[lib.scala 368:23]
    rvclkhdr_8.clock <= clock
    rvclkhdr_8.reset <= reset
    rvclkhdr_8.io.clk <= clock @[lib.scala 370:18]
    rvclkhdr_8.io.en <= _T_12 @[lib.scala 371:17]
    rvclkhdr_8.io.scan_mode <= io.scan_mode @[lib.scala 372:24]
    reg i0_taken_x : UInt, rvclkhdr_8.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16]
    i0_taken_x <= i0_taken_d @[lib.scala 374:16]
    node _T_13 = bits(x_ctl_en, 0, 0) @[exu.scala 72:78]
    inst rvclkhdr_9 of rvclkhdr_9 @[lib.scala 368:23]
    rvclkhdr_9.clock <= clock
    rvclkhdr_9.reset <= reset
    rvclkhdr_9.io.clk <= clock @[lib.scala 370:18]
    rvclkhdr_9.io.en <= _T_13 @[lib.scala 371:17]
    rvclkhdr_9.io.scan_mode <= io.scan_mode @[lib.scala 372:24]
    reg i0_valid_x : UInt, rvclkhdr_9.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16]
    i0_valid_x <= i0_valid_d @[lib.scala 374:16]
    node _T_14 = bits(r_ctl_en, 0, 0) @[exu.scala 73:58]
    inst rvclkhdr_10 of rvclkhdr_10 @[lib.scala 378:23]
    rvclkhdr_10.clock <= clock
    rvclkhdr_10.reset <= reset
    rvclkhdr_10.io.clk <= clock @[lib.scala 380:18]
    rvclkhdr_10.io.en <= _T_14 @[lib.scala 381:17]
    rvclkhdr_10.io.scan_mode <= io.scan_mode @[lib.scala 382:24]
    wire _T_15 : {valid : UInt<1>, bits : {misp : UInt<1>, ataken : UInt<1>, boffset : UInt<1>, pc4 : UInt<1>, hist : UInt<2>, toffset : UInt<12>, br_error : UInt<1>, br_start_error : UInt<1>, prett : UInt<31>, pcall : UInt<1>, pret : UInt<1>, pja : UInt<1>, way : UInt<1>}} @[lib.scala 384:33]
    _T_15.bits.way <= UInt<1>("h00") @[lib.scala 384:33]
    _T_15.bits.pja <= UInt<1>("h00") @[lib.scala 384:33]
    _T_15.bits.pret <= UInt<1>("h00") @[lib.scala 384:33]
    _T_15.bits.pcall <= UInt<1>("h00") @[lib.scala 384:33]
    _T_15.bits.prett <= UInt<31>("h00") @[lib.scala 384:33]
    _T_15.bits.br_start_error <= UInt<1>("h00") @[lib.scala 384:33]
    _T_15.bits.br_error <= UInt<1>("h00") @[lib.scala 384:33]
    _T_15.bits.toffset <= UInt<12>("h00") @[lib.scala 384:33]
    _T_15.bits.hist <= UInt<2>("h00") @[lib.scala 384:33]
    _T_15.bits.pc4 <= UInt<1>("h00") @[lib.scala 384:33]
    _T_15.bits.boffset <= UInt<1>("h00") @[lib.scala 384:33]
    _T_15.bits.ataken <= UInt<1>("h00") @[lib.scala 384:33]
    _T_15.bits.misp <= UInt<1>("h00") @[lib.scala 384:33]
    _T_15.valid <= UInt<1>("h00") @[lib.scala 384:33]
    reg _T_16 : {valid : UInt<1>, bits : {misp : UInt<1>, ataken : UInt<1>, boffset : UInt<1>, pc4 : UInt<1>, hist : UInt<2>, toffset : UInt<12>, br_error : UInt<1>, br_start_error : UInt<1>, prett : UInt<31>, pcall : UInt<1>, pret : UInt<1>, pja : UInt<1>, way : UInt<1>}}, rvclkhdr_10.io.l1clk with : (reset => (reset, _T_15)) @[lib.scala 384:16]
    _T_16.bits.way <= i0_predict_p_x.bits.way @[lib.scala 384:16]
    _T_16.bits.pja <= i0_predict_p_x.bits.pja @[lib.scala 384:16]
    _T_16.bits.pret <= i0_predict_p_x.bits.pret @[lib.scala 384:16]
    _T_16.bits.pcall <= i0_predict_p_x.bits.pcall @[lib.scala 384:16]
    _T_16.bits.prett <= i0_predict_p_x.bits.prett @[lib.scala 384:16]
    _T_16.bits.br_start_error <= i0_predict_p_x.bits.br_start_error @[lib.scala 384:16]
    _T_16.bits.br_error <= i0_predict_p_x.bits.br_error @[lib.scala 384:16]
    _T_16.bits.toffset <= i0_predict_p_x.bits.toffset @[lib.scala 384:16]
    _T_16.bits.hist <= i0_predict_p_x.bits.hist @[lib.scala 384:16]
    _T_16.bits.pc4 <= i0_predict_p_x.bits.pc4 @[lib.scala 384:16]
    _T_16.bits.boffset <= i0_predict_p_x.bits.boffset @[lib.scala 384:16]
    _T_16.bits.ataken <= i0_predict_p_x.bits.ataken @[lib.scala 384:16]
    _T_16.bits.misp <= i0_predict_p_x.bits.misp @[lib.scala 384:16]
    _T_16.valid <= i0_predict_p_x.valid @[lib.scala 384:16]
    i0_pp_r.bits.way <= _T_16.bits.way @[exu.scala 73:25]
    i0_pp_r.bits.pja <= _T_16.bits.pja @[exu.scala 73:25]
    i0_pp_r.bits.pret <= _T_16.bits.pret @[exu.scala 73:25]
    i0_pp_r.bits.pcall <= _T_16.bits.pcall @[exu.scala 73:25]
    i0_pp_r.bits.prett <= _T_16.bits.prett @[exu.scala 73:25]
    i0_pp_r.bits.br_start_error <= _T_16.bits.br_start_error @[exu.scala 73:25]
    i0_pp_r.bits.br_error <= _T_16.bits.br_error @[exu.scala 73:25]
    i0_pp_r.bits.toffset <= _T_16.bits.toffset @[exu.scala 73:25]
    i0_pp_r.bits.hist <= _T_16.bits.hist @[exu.scala 73:25]
    i0_pp_r.bits.pc4 <= _T_16.bits.pc4 @[exu.scala 73:25]
    i0_pp_r.bits.boffset <= _T_16.bits.boffset @[exu.scala 73:25]
    i0_pp_r.bits.ataken <= _T_16.bits.ataken @[exu.scala 73:25]
    i0_pp_r.bits.misp <= _T_16.bits.misp @[exu.scala 73:25]
    i0_pp_r.valid <= _T_16.valid @[exu.scala 73:25]
    node _T_17 = bits(io.dec_exu.decode_exu.pred_correct_npc_x, 5, 0) @[exu.scala 74:85]
    node _T_18 = bits(r_ctl_en, 0, 0) @[exu.scala 74:101]
    inst rvclkhdr_11 of rvclkhdr_11 @[lib.scala 368:23]
    rvclkhdr_11.clock <= clock
    rvclkhdr_11.reset <= reset
    rvclkhdr_11.io.clk <= clock @[lib.scala 370:18]
    rvclkhdr_11.io.en <= _T_18 @[lib.scala 371:17]
    rvclkhdr_11.io.scan_mode <= io.scan_mode @[lib.scala 372:24]
    reg pred_temp1 : UInt, rvclkhdr_11.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16]
    pred_temp1 <= _T_17 @[lib.scala 374:16]
    node _T_19 = bits(r_ctl_en, 0, 0) @[exu.scala 75:75]
    inst rvclkhdr_12 of rvclkhdr_12 @[lib.scala 368:23]
    rvclkhdr_12.clock <= clock
    rvclkhdr_12.reset <= reset
    rvclkhdr_12.io.clk <= clock @[lib.scala 370:18]
    rvclkhdr_12.io.en <= _T_19 @[lib.scala 371:17]
    rvclkhdr_12.io.scan_mode <= io.scan_mode @[lib.scala 372:24]
    reg i0_pred_correct_upper_r : UInt, rvclkhdr_12.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16]
    i0_pred_correct_upper_r <= i0_pred_correct_upper_x @[lib.scala 374:16]
    node _T_20 = bits(r_data_en, 0, 0) @[exu.scala 76:68]
    inst rvclkhdr_13 of rvclkhdr_13 @[lib.scala 368:23]
    rvclkhdr_13.clock <= clock
    rvclkhdr_13.reset <= reset
    rvclkhdr_13.io.clk <= clock @[lib.scala 370:18]
    rvclkhdr_13.io.en <= _T_20 @[lib.scala 371:17]
    rvclkhdr_13.io.scan_mode <= io.scan_mode @[lib.scala 372:24]
    reg i0_flush_path_upper_r : UInt, rvclkhdr_13.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16]
    i0_flush_path_upper_r <= i0_flush_path_x @[lib.scala 374:16]
    node _T_21 = bits(io.dec_exu.decode_exu.pred_correct_npc_x, 30, 6) @[exu.scala 77:97]
    node _T_22 = bits(r_data_en, 0, 0) @[exu.scala 77:115]
    inst rvclkhdr_14 of rvclkhdr_14 @[lib.scala 368:23]
    rvclkhdr_14.clock <= clock
    rvclkhdr_14.reset <= reset
    rvclkhdr_14.io.clk <= clock @[lib.scala 370:18]
    rvclkhdr_14.io.en <= _T_22 @[lib.scala 371:17]
    rvclkhdr_14.io.scan_mode <= io.scan_mode @[lib.scala 372:24]
    reg pred_temp2 : UInt, rvclkhdr_14.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16]
    pred_temp2 <= _T_21 @[lib.scala 374:16]
    node _T_23 = cat(pred_temp2, pred_temp1) @[Cat.scala 29:58]
    pred_correct_npc_r <= _T_23 @[exu.scala 78:41]
    node _T_24 = eq(UInt<10>("h0200"), UInt<6>("h020")) @[exu.scala 80:24]
    node _T_25 = eq(UInt<10>("h0200"), UInt<7>("h040")) @[exu.scala 80:50]
    node _T_26 = or(_T_24, _T_25) @[exu.scala 80:32]
    when _T_26 : @[exu.scala 80:58]
      node _T_27 = bits(data_gate_en, 0, 0) @[exu.scala 81:71]
      reg _T_28 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
      when _T_27 : @[Reg.scala 28:19]
        _T_28 <= ghr_d_ns @[Reg.scala 28:23]
        skip @[Reg.scala 28:19]
      ghr_d <= _T_28 @[exu.scala 81:33]
      node _T_29 = bits(data_gate_en, 0, 0) @[exu.scala 82:88]
      reg _T_30 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
      when _T_29 : @[Reg.scala 28:19]
        _T_30 <= io.dec_exu.decode_exu.mul_p.valid @[Reg.scala 28:23]
        skip @[Reg.scala 28:19]
      mul_valid_x <= _T_30 @[exu.scala 82:25]
      node _T_31 = bits(data_gate_en, 0, 0) @[exu.scala 83:95]
      reg _T_32 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
      when _T_31 : @[Reg.scala 28:19]
        _T_32 <= io.dec_exu.tlu_exu.dec_tlu_flush_lower_r @[Reg.scala 28:23]
        skip @[Reg.scala 28:19]
      flush_lower_ff <= _T_32 @[exu.scala 83:25]
      skip @[exu.scala 80:58]
    else : @[exu.scala 84:14]
      node _T_33 = bits(data_gate_en, 0, 0) @[exu.scala 85:65]
      inst rvclkhdr_15 of rvclkhdr_15 @[lib.scala 368:23]
      rvclkhdr_15.clock <= clock
      rvclkhdr_15.reset <= reset
      rvclkhdr_15.io.clk <= clock @[lib.scala 370:18]
      rvclkhdr_15.io.en <= _T_33 @[lib.scala 371:17]
      rvclkhdr_15.io.scan_mode <= io.scan_mode @[lib.scala 372:24]
      reg _T_34 : UInt, rvclkhdr_15.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16]
      _T_34 <= ghr_d_ns @[lib.scala 374:16]
      ghr_d <= _T_34 @[exu.scala 85:33]
      node _T_35 = bits(data_gate_en, 0, 0) @[exu.scala 86:82]
      inst rvclkhdr_16 of rvclkhdr_16 @[lib.scala 368:23]
      rvclkhdr_16.clock <= clock
      rvclkhdr_16.reset <= reset
      rvclkhdr_16.io.clk <= clock @[lib.scala 370:18]
      rvclkhdr_16.io.en <= _T_35 @[lib.scala 371:17]
      rvclkhdr_16.io.scan_mode <= io.scan_mode @[lib.scala 372:24]
      reg _T_36 : UInt<1>, rvclkhdr_16.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16]
      _T_36 <= io.dec_exu.decode_exu.mul_p.valid @[lib.scala 374:16]
      mul_valid_x <= _T_36 @[exu.scala 86:25]
      node _T_37 = bits(data_gate_en, 0, 0) @[exu.scala 87:89]
      inst rvclkhdr_17 of rvclkhdr_17 @[lib.scala 368:23]
      rvclkhdr_17.clock <= clock
      rvclkhdr_17.reset <= reset
      rvclkhdr_17.io.clk <= clock @[lib.scala 370:18]
      rvclkhdr_17.io.en <= _T_37 @[lib.scala 371:17]
      rvclkhdr_17.io.scan_mode <= io.scan_mode @[lib.scala 372:24]
      reg _T_38 : UInt, rvclkhdr_17.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16]
      _T_38 <= io.dec_exu.tlu_exu.dec_tlu_flush_lower_r @[lib.scala 374:16]
      flush_lower_ff <= _T_38 @[exu.scala 87:25]
      skip @[exu.scala 84:14]
    node _T_39 = neq(ghr_d_ns, ghr_d) @[exu.scala 91:39]
    node _T_40 = neq(io.dec_exu.decode_exu.mul_p.valid, mul_valid_x) @[exu.scala 91:89]
    node _T_41 = or(_T_39, _T_40) @[exu.scala 91:50]
    node _T_42 = neq(io.dec_exu.tlu_exu.dec_tlu_flush_lower_r, flush_lower_ff) @[exu.scala 91:151]
    node _T_43 = or(_T_41, _T_42) @[exu.scala 91:106]
    data_gate_en <= _T_43 @[exu.scala 91:25]
    node _T_44 = bits(io.dec_exu.decode_exu.dec_i0_rs1_bypass_en_d, 0, 0) @[exu.scala 92:80]
    node _T_45 = bits(io.dec_exu.decode_exu.dec_i0_rs1_bypass_en_d, 1, 1) @[exu.scala 92:130]
    node i0_rs1_bypass_en_d = or(_T_44, _T_45) @[exu.scala 92:84]
    node _T_46 = bits(io.dec_exu.decode_exu.dec_i0_rs2_bypass_en_d, 0, 0) @[exu.scala 93:80]
    node _T_47 = bits(io.dec_exu.decode_exu.dec_i0_rs2_bypass_en_d, 1, 1) @[exu.scala 93:130]
    node i0_rs2_bypass_en_d = or(_T_46, _T_47) @[exu.scala 93:84]
    node _T_48 = bits(io.dec_exu.decode_exu.dec_i0_rs1_bypass_en_d, 0, 0) @[exu.scala 96:49]
    node _T_49 = bits(_T_48, 0, 0) @[exu.scala 96:53]
    node _T_50 = bits(io.dec_exu.decode_exu.dec_i0_rs1_bypass_en_d, 1, 1) @[exu.scala 97:49]
    node _T_51 = bits(_T_50, 0, 0) @[exu.scala 97:53]
    node _T_52 = mux(_T_49, io.dec_exu.decode_exu.dec_i0_rs1_bypass_data_d, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_53 = mux(_T_51, io.dec_exu.decode_exu.exu_i0_result_x, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_54 = or(_T_52, _T_53) @[Mux.scala 27:72]
    wire i0_rs1_bypass_data_d : UInt<32> @[Mux.scala 27:72]
    i0_rs1_bypass_data_d <= _T_54 @[Mux.scala 27:72]
    node _T_55 = bits(io.dec_exu.decode_exu.dec_i0_rs2_bypass_en_d, 0, 0) @[exu.scala 101:49]
    node _T_56 = bits(_T_55, 0, 0) @[exu.scala 101:53]
    node _T_57 = bits(io.dec_exu.decode_exu.dec_i0_rs2_bypass_en_d, 1, 1) @[exu.scala 102:49]
    node _T_58 = bits(_T_57, 0, 0) @[exu.scala 102:53]
    node _T_59 = mux(_T_56, io.dec_exu.decode_exu.dec_i0_rs2_bypass_data_d, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_60 = mux(_T_58, io.dec_exu.decode_exu.exu_i0_result_x, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_61 = or(_T_59, _T_60) @[Mux.scala 27:72]
    wire i0_rs2_bypass_data_d : UInt<32> @[Mux.scala 27:72]
    i0_rs2_bypass_data_d <= _T_61 @[Mux.scala 27:72]
    node _T_62 = bits(i0_rs1_bypass_en_d, 0, 0) @[exu.scala 106:24]
    node _T_63 = eq(i0_rs1_bypass_en_d, UInt<1>("h00")) @[exu.scala 107:6]
    node _T_64 = and(_T_63, io.dec_exu.decode_exu.dec_i0_select_pc_d) @[exu.scala 107:26]
    node _T_65 = bits(_T_64, 0, 0) @[exu.scala 107:71]
    node _T_66 = cat(io.dec_exu.ib_exu.dec_i0_pc_d, UInt<1>("h00")) @[Cat.scala 29:58]
    node _T_67 = eq(i0_rs1_bypass_en_d, UInt<1>("h00")) @[exu.scala 108:6]
    node _T_68 = and(_T_67, io.dec_exu.ib_exu.dec_debug_wdata_rs1_d) @[exu.scala 108:26]
    node _T_69 = bits(_T_68, 0, 0) @[exu.scala 108:70]
    node _T_70 = eq(i0_rs1_bypass_en_d, UInt<1>("h00")) @[exu.scala 109:6]
    node _T_71 = eq(io.dec_exu.ib_exu.dec_debug_wdata_rs1_d, UInt<1>("h00")) @[exu.scala 109:28]
    node _T_72 = and(_T_70, _T_71) @[exu.scala 109:26]
    node _T_73 = and(_T_72, io.dec_exu.decode_exu.dec_i0_rs1_en_d) @[exu.scala 109:69]
    node _T_74 = bits(_T_73, 0, 0) @[exu.scala 109:110]
    node _T_75 = mux(_T_62, i0_rs1_bypass_data_d, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_76 = mux(_T_65, _T_66, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_77 = mux(_T_69, io.dbg_cmd_wrdata, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_78 = mux(_T_74, io.dec_exu.gpr_exu.gpr_i0_rs1_d, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_79 = or(_T_75, _T_76) @[Mux.scala 27:72]
    node _T_80 = or(_T_79, _T_77) @[Mux.scala 27:72]
    node _T_81 = or(_T_80, _T_78) @[Mux.scala 27:72]
    wire i0_rs1_d : UInt<32> @[Mux.scala 27:72]
    i0_rs1_d <= _T_81 @[Mux.scala 27:72]
    node _T_82 = eq(i0_rs2_bypass_en_d, UInt<1>("h00")) @[exu.scala 113:6]
    node _T_83 = and(_T_82, io.dec_exu.decode_exu.dec_i0_rs2_en_d) @[exu.scala 113:26]
    node _T_84 = bits(_T_83, 0, 0) @[exu.scala 113:67]
    node _T_85 = eq(i0_rs2_bypass_en_d, UInt<1>("h00")) @[exu.scala 114:6]
    node _T_86 = bits(_T_85, 0, 0) @[exu.scala 114:27]
    node _T_87 = bits(i0_rs2_bypass_en_d, 0, 0) @[exu.scala 115:26]
    node _T_88 = mux(_T_84, io.dec_exu.gpr_exu.gpr_i0_rs2_d, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_89 = mux(_T_86, io.dec_exu.decode_exu.dec_i0_immed_d, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_90 = mux(_T_87, i0_rs2_bypass_data_d, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_91 = or(_T_88, _T_89) @[Mux.scala 27:72]
    node _T_92 = or(_T_91, _T_90) @[Mux.scala 27:72]
    wire i0_rs2_d : UInt<32> @[Mux.scala 27:72]
    i0_rs2_d <= _T_92 @[Mux.scala 27:72]
    node _T_93 = eq(i0_rs1_bypass_en_d, UInt<1>("h00")) @[exu.scala 120:6]
    node _T_94 = eq(io.dec_exu.decode_exu.dec_extint_stall, UInt<1>("h00")) @[exu.scala 120:28]
    node _T_95 = and(_T_93, _T_94) @[exu.scala 120:26]
    node _T_96 = and(_T_95, io.dec_exu.decode_exu.dec_i0_rs1_en_d) @[exu.scala 120:68]
    node _T_97 = bits(_T_96, 0, 0) @[exu.scala 120:109]
    node _T_98 = eq(io.dec_exu.decode_exu.dec_extint_stall, UInt<1>("h00")) @[exu.scala 121:27]
    node _T_99 = and(i0_rs1_bypass_en_d, _T_98) @[exu.scala 121:25]
    node _T_100 = bits(_T_99, 0, 0) @[exu.scala 121:68]
    node _T_101 = bits(io.dec_exu.decode_exu.dec_extint_stall, 0, 0) @[exu.scala 122:46]
    node _T_102 = cat(io.dec_exu.tlu_exu.dec_tlu_meihap, UInt<2>("h00")) @[Cat.scala 29:58]
    node _T_103 = mux(_T_97, io.dec_exu.gpr_exu.gpr_i0_rs1_d, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_104 = mux(_T_100, i0_rs1_bypass_data_d, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_105 = mux(_T_101, _T_102, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_106 = or(_T_103, _T_104) @[Mux.scala 27:72]
    node _T_107 = or(_T_106, _T_105) @[Mux.scala 27:72]
    wire _T_108 : UInt<32> @[Mux.scala 27:72]
    _T_108 <= _T_107 @[Mux.scala 27:72]
    io.lsu_exu.exu_lsu_rs1_d <= _T_108 @[exu.scala 119:27]
    node _T_109 = eq(i0_rs2_bypass_en_d, UInt<1>("h00")) @[exu.scala 126:6]
    node _T_110 = eq(io.dec_exu.decode_exu.dec_extint_stall, UInt<1>("h00")) @[exu.scala 126:28]
    node _T_111 = and(_T_109, _T_110) @[exu.scala 126:26]
    node _T_112 = and(_T_111, io.dec_exu.decode_exu.dec_i0_rs2_en_d) @[exu.scala 126:68]
    node _T_113 = bits(_T_112, 0, 0) @[exu.scala 126:109]
    node _T_114 = eq(io.dec_exu.decode_exu.dec_extint_stall, UInt<1>("h00")) @[exu.scala 127:27]
    node _T_115 = and(i0_rs2_bypass_en_d, _T_114) @[exu.scala 127:25]
    node _T_116 = bits(_T_115, 0, 0) @[exu.scala 127:68]
    node _T_117 = mux(_T_113, io.dec_exu.gpr_exu.gpr_i0_rs2_d, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_118 = mux(_T_116, i0_rs2_bypass_data_d, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_119 = or(_T_117, _T_118) @[Mux.scala 27:72]
    wire _T_120 : UInt<32> @[Mux.scala 27:72]
    _T_120 <= _T_119 @[Mux.scala 27:72]
    io.lsu_exu.exu_lsu_rs2_d <= _T_120 @[exu.scala 125:27]
    node _T_121 = eq(i0_rs1_bypass_en_d, UInt<1>("h00")) @[exu.scala 131:6]
    node _T_122 = and(_T_121, io.dec_exu.decode_exu.dec_i0_rs1_en_d) @[exu.scala 131:26]
    node _T_123 = bits(_T_122, 0, 0) @[exu.scala 131:67]
    node _T_124 = bits(i0_rs1_bypass_en_d, 0, 0) @[exu.scala 132:26]
    node _T_125 = mux(_T_123, io.dec_exu.gpr_exu.gpr_i0_rs1_d, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_126 = mux(_T_124, i0_rs1_bypass_data_d, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_127 = or(_T_125, _T_126) @[Mux.scala 27:72]
    wire muldiv_rs1_d : UInt<32> @[Mux.scala 27:72]
    muldiv_rs1_d <= _T_127 @[Mux.scala 27:72]
    node _T_128 = eq(i0_rs2_bypass_en_d, UInt<1>("h00")) @[exu.scala 136:6]
    node _T_129 = and(_T_128, io.dec_exu.decode_exu.dec_i0_rs2_en_d) @[exu.scala 136:26]
    node _T_130 = bits(_T_129, 0, 0) @[exu.scala 136:67]
    node _T_131 = eq(i0_rs2_bypass_en_d, UInt<1>("h00")) @[exu.scala 137:6]
    node _T_132 = bits(_T_131, 0, 0) @[exu.scala 137:27]
    node _T_133 = bits(i0_rs2_bypass_en_d, 0, 0) @[exu.scala 138:26]
    node _T_134 = mux(_T_130, io.dec_exu.gpr_exu.gpr_i0_rs2_d, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_135 = mux(_T_132, io.dec_exu.decode_exu.dec_i0_immed_d, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_136 = mux(_T_133, i0_rs2_bypass_data_d, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_137 = or(_T_134, _T_135) @[Mux.scala 27:72]
    node _T_138 = or(_T_137, _T_136) @[Mux.scala 27:72]
    wire muldiv_rs2_d : UInt<32> @[Mux.scala 27:72]
    muldiv_rs2_d <= _T_138 @[Mux.scala 27:72]
    node _T_139 = bits(io.dec_exu.dec_alu.dec_csr_ren_d, 0, 0) @[exu.scala 141:63]
    node _T_140 = mux(_T_139, i0_rs1_d, io.dec_exu.decode_exu.exu_csr_rs1_x) @[exu.scala 141:28]
    csr_rs1_in_d <= _T_140 @[exu.scala 141:22]
    inst i_alu of exu_alu_ctl @[exu.scala 144:19]
    i_alu.clock <= clock
    i_alu.reset <= reset
    io.dec_exu.dec_alu.exu_i0_pc_x <= i_alu.io.dec_alu.exu_i0_pc_x @[exu.scala 145:20]
    i_alu.io.dec_alu.dec_i0_br_immed_d <= io.dec_exu.dec_alu.dec_i0_br_immed_d @[exu.scala 145:20]
    i_alu.io.dec_alu.dec_csr_ren_d <= io.dec_exu.dec_alu.dec_csr_ren_d @[exu.scala 145:20]
    i_alu.io.dec_alu.dec_i0_alu_decode_d <= io.dec_exu.dec_alu.dec_i0_alu_decode_d @[exu.scala 145:20]
    i_alu.io.scan_mode <= io.scan_mode @[exu.scala 146:33]
    i_alu.io.enable <= x_ctl_en @[exu.scala 147:41]
    i_alu.io.pp_in.bits.way <= i0_predict_newp_d.bits.way @[exu.scala 148:41]
    i_alu.io.pp_in.bits.pja <= i0_predict_newp_d.bits.pja @[exu.scala 148:41]
    i_alu.io.pp_in.bits.pret <= i0_predict_newp_d.bits.pret @[exu.scala 148:41]
    i_alu.io.pp_in.bits.pcall <= i0_predict_newp_d.bits.pcall @[exu.scala 148:41]
    i_alu.io.pp_in.bits.prett <= i0_predict_newp_d.bits.prett @[exu.scala 148:41]
    i_alu.io.pp_in.bits.br_start_error <= i0_predict_newp_d.bits.br_start_error @[exu.scala 148:41]
    i_alu.io.pp_in.bits.br_error <= i0_predict_newp_d.bits.br_error @[exu.scala 148:41]
    i_alu.io.pp_in.bits.toffset <= i0_predict_newp_d.bits.toffset @[exu.scala 148:41]
    i_alu.io.pp_in.bits.hist <= i0_predict_newp_d.bits.hist @[exu.scala 148:41]
    i_alu.io.pp_in.bits.pc4 <= i0_predict_newp_d.bits.pc4 @[exu.scala 148:41]
    i_alu.io.pp_in.bits.boffset <= i0_predict_newp_d.bits.boffset @[exu.scala 148:41]
    i_alu.io.pp_in.bits.ataken <= i0_predict_newp_d.bits.ataken @[exu.scala 148:41]
    i_alu.io.pp_in.bits.misp <= i0_predict_newp_d.bits.misp @[exu.scala 148:41]
    i_alu.io.pp_in.valid <= i0_predict_newp_d.valid @[exu.scala 148:41]
    i_alu.io.flush_upper_x <= i0_flush_upper_x @[exu.scala 149:33]
    i_alu.io.dec_tlu_flush_lower_r <= io.dec_exu.tlu_exu.dec_tlu_flush_lower_r @[exu.scala 150:41]
    node _T_141 = asSInt(i0_rs1_d) @[exu.scala 151:44]
    i_alu.io.a_in <= _T_141 @[exu.scala 151:33]
    i_alu.io.b_in <= i0_rs2_d @[exu.scala 152:33]
    i_alu.io.dec_i0_pc_d <= io.dec_exu.ib_exu.dec_i0_pc_d @[exu.scala 153:41]
    i_alu.io.i0_ap.csr_imm <= io.dec_exu.decode_exu.i0_ap.csr_imm @[exu.scala 154:49]
    i_alu.io.i0_ap.csr_write <= io.dec_exu.decode_exu.i0_ap.csr_write @[exu.scala 154:49]
    i_alu.io.i0_ap.predict_nt <= io.dec_exu.decode_exu.i0_ap.predict_nt @[exu.scala 154:49]
    i_alu.io.i0_ap.predict_t <= io.dec_exu.decode_exu.i0_ap.predict_t @[exu.scala 154:49]
    i_alu.io.i0_ap.jal <= io.dec_exu.decode_exu.i0_ap.jal @[exu.scala 154:49]
    i_alu.io.i0_ap.unsign <= io.dec_exu.decode_exu.i0_ap.unsign @[exu.scala 154:49]
    i_alu.io.i0_ap.slt <= io.dec_exu.decode_exu.i0_ap.slt @[exu.scala 154:49]
    i_alu.io.i0_ap.sub <= io.dec_exu.decode_exu.i0_ap.sub @[exu.scala 154:49]
    i_alu.io.i0_ap.add <= io.dec_exu.decode_exu.i0_ap.add @[exu.scala 154:49]
    i_alu.io.i0_ap.bge <= io.dec_exu.decode_exu.i0_ap.bge @[exu.scala 154:49]
    i_alu.io.i0_ap.blt <= io.dec_exu.decode_exu.i0_ap.blt @[exu.scala 154:49]
    i_alu.io.i0_ap.bne <= io.dec_exu.decode_exu.i0_ap.bne @[exu.scala 154:49]
    i_alu.io.i0_ap.beq <= io.dec_exu.decode_exu.i0_ap.beq @[exu.scala 154:49]
    i_alu.io.i0_ap.sra <= io.dec_exu.decode_exu.i0_ap.sra @[exu.scala 154:49]
    i_alu.io.i0_ap.srl <= io.dec_exu.decode_exu.i0_ap.srl @[exu.scala 154:49]
    i_alu.io.i0_ap.sll <= io.dec_exu.decode_exu.i0_ap.sll @[exu.scala 154:49]
    i_alu.io.i0_ap.lxor <= io.dec_exu.decode_exu.i0_ap.lxor @[exu.scala 154:49]
    i_alu.io.i0_ap.lor <= io.dec_exu.decode_exu.i0_ap.lor @[exu.scala 154:49]
    i_alu.io.i0_ap.land <= io.dec_exu.decode_exu.i0_ap.land @[exu.scala 154:49]
    i0_flush_upper_d <= i_alu.io.flush_upper_out @[exu.scala 156:33]
    i0_flush_path_d <= i_alu.io.flush_path_out @[exu.scala 157:41]
    io.exu_flush_final <= i_alu.io.flush_final_out @[exu.scala 158:22]
    i0_predict_p_d.bits.way <= i_alu.io.predict_p_out.bits.way @[exu.scala 159:41]
    i0_predict_p_d.bits.pja <= i_alu.io.predict_p_out.bits.pja @[exu.scala 159:41]
    i0_predict_p_d.bits.pret <= i_alu.io.predict_p_out.bits.pret @[exu.scala 159:41]
    i0_predict_p_d.bits.pcall <= i_alu.io.predict_p_out.bits.pcall @[exu.scala 159:41]
    i0_predict_p_d.bits.prett <= i_alu.io.predict_p_out.bits.prett @[exu.scala 159:41]
    i0_predict_p_d.bits.br_start_error <= i_alu.io.predict_p_out.bits.br_start_error @[exu.scala 159:41]
    i0_predict_p_d.bits.br_error <= i_alu.io.predict_p_out.bits.br_error @[exu.scala 159:41]
    i0_predict_p_d.bits.toffset <= i_alu.io.predict_p_out.bits.toffset @[exu.scala 159:41]
    i0_predict_p_d.bits.hist <= i_alu.io.predict_p_out.bits.hist @[exu.scala 159:41]
    i0_predict_p_d.bits.pc4 <= i_alu.io.predict_p_out.bits.pc4 @[exu.scala 159:41]
    i0_predict_p_d.bits.boffset <= i_alu.io.predict_p_out.bits.boffset @[exu.scala 159:41]
    i0_predict_p_d.bits.ataken <= i_alu.io.predict_p_out.bits.ataken @[exu.scala 159:41]
    i0_predict_p_d.bits.misp <= i_alu.io.predict_p_out.bits.misp @[exu.scala 159:41]
    i0_predict_p_d.valid <= i_alu.io.predict_p_out.valid @[exu.scala 159:41]
    i0_pred_correct_upper_d <= i_alu.io.pred_correct_out @[exu.scala 160:27]
    inst i_mul of exu_mul_ctl @[exu.scala 162:19]
    i_mul.clock <= clock
    i_mul.reset <= reset
    i_mul.io.scan_mode <= io.scan_mode @[exu.scala 163:33]
    i_mul.io.mul_p.bits.bfp <= io.dec_exu.decode_exu.mul_p.bits.bfp @[exu.scala 164:41]
    i_mul.io.mul_p.bits.crc32c_w <= io.dec_exu.decode_exu.mul_p.bits.crc32c_w @[exu.scala 164:41]
    i_mul.io.mul_p.bits.crc32c_h <= io.dec_exu.decode_exu.mul_p.bits.crc32c_h @[exu.scala 164:41]
    i_mul.io.mul_p.bits.crc32c_b <= io.dec_exu.decode_exu.mul_p.bits.crc32c_b @[exu.scala 164:41]
    i_mul.io.mul_p.bits.crc32_w <= io.dec_exu.decode_exu.mul_p.bits.crc32_w @[exu.scala 164:41]
    i_mul.io.mul_p.bits.crc32_h <= io.dec_exu.decode_exu.mul_p.bits.crc32_h @[exu.scala 164:41]
    i_mul.io.mul_p.bits.crc32_b <= io.dec_exu.decode_exu.mul_p.bits.crc32_b @[exu.scala 164:41]
    i_mul.io.mul_p.bits.unshfl <= io.dec_exu.decode_exu.mul_p.bits.unshfl @[exu.scala 164:41]
    i_mul.io.mul_p.bits.shfl <= io.dec_exu.decode_exu.mul_p.bits.shfl @[exu.scala 164:41]
    i_mul.io.mul_p.bits.grev <= io.dec_exu.decode_exu.mul_p.bits.grev @[exu.scala 164:41]
    i_mul.io.mul_p.bits.clmulr <= io.dec_exu.decode_exu.mul_p.bits.clmulr @[exu.scala 164:41]
    i_mul.io.mul_p.bits.clmulh <= io.dec_exu.decode_exu.mul_p.bits.clmulh @[exu.scala 164:41]
    i_mul.io.mul_p.bits.clmul <= io.dec_exu.decode_exu.mul_p.bits.clmul @[exu.scala 164:41]
    i_mul.io.mul_p.bits.bdep <= io.dec_exu.decode_exu.mul_p.bits.bdep @[exu.scala 164:41]
    i_mul.io.mul_p.bits.bext <= io.dec_exu.decode_exu.mul_p.bits.bext @[exu.scala 164:41]
    i_mul.io.mul_p.bits.low <= io.dec_exu.decode_exu.mul_p.bits.low @[exu.scala 164:41]
    i_mul.io.mul_p.bits.rs2_sign <= io.dec_exu.decode_exu.mul_p.bits.rs2_sign @[exu.scala 164:41]
    i_mul.io.mul_p.bits.rs1_sign <= io.dec_exu.decode_exu.mul_p.bits.rs1_sign @[exu.scala 164:41]
    i_mul.io.mul_p.valid <= io.dec_exu.decode_exu.mul_p.valid @[exu.scala 164:41]
    i_mul.io.rs1_in <= muldiv_rs1_d @[exu.scala 165:41]
    i_mul.io.rs2_in <= muldiv_rs2_d @[exu.scala 166:41]
    inst i_div of exu_div_ctl @[exu.scala 169:19]
    i_div.clock <= clock
    i_div.reset <= reset
    i_div.io.dec_div.dec_div_cancel <= io.dec_exu.dec_div.dec_div_cancel @[exu.scala 170:20]
    i_div.io.dec_div.div_p.bits.rem <= io.dec_exu.dec_div.div_p.bits.rem @[exu.scala 170:20]
    i_div.io.dec_div.div_p.bits.unsign <= io.dec_exu.dec_div.div_p.bits.unsign @[exu.scala 170:20]
    i_div.io.dec_div.div_p.valid <= io.dec_exu.dec_div.div_p.valid @[exu.scala 170:20]
    i_div.io.scan_mode <= io.scan_mode @[exu.scala 171:33]
    i_div.io.dividend <= muldiv_rs1_d @[exu.scala 173:33]
    i_div.io.divisor <= muldiv_rs2_d @[exu.scala 174:33]
    io.exu_div_wren <= i_div.io.exu_div_wren @[exu.scala 175:41]
    io.exu_div_result <= i_div.io.exu_div_result @[exu.scala 176:33]
    node _T_142 = bits(mul_valid_x, 0, 0) @[exu.scala 178:77]
    node _T_143 = mux(_T_142, i_mul.io.result_x, i_alu.io.result_ff) @[exu.scala 178:64]
    io.dec_exu.decode_exu.exu_i0_result_x <= _T_143 @[exu.scala 178:58]
    i0_predict_newp_d.bits.way <= io.dec_exu.decode_exu.dec_i0_predict_p_d.bits.way @[exu.scala 179:32]
    i0_predict_newp_d.bits.pja <= io.dec_exu.decode_exu.dec_i0_predict_p_d.bits.pja @[exu.scala 179:32]
    i0_predict_newp_d.bits.pret <= io.dec_exu.decode_exu.dec_i0_predict_p_d.bits.pret @[exu.scala 179:32]
    i0_predict_newp_d.bits.pcall <= io.dec_exu.decode_exu.dec_i0_predict_p_d.bits.pcall @[exu.scala 179:32]
    i0_predict_newp_d.bits.prett <= io.dec_exu.decode_exu.dec_i0_predict_p_d.bits.prett @[exu.scala 179:32]
    i0_predict_newp_d.bits.br_start_error <= io.dec_exu.decode_exu.dec_i0_predict_p_d.bits.br_start_error @[exu.scala 179:32]
    i0_predict_newp_d.bits.br_error <= io.dec_exu.decode_exu.dec_i0_predict_p_d.bits.br_error @[exu.scala 179:32]
    i0_predict_newp_d.bits.toffset <= io.dec_exu.decode_exu.dec_i0_predict_p_d.bits.toffset @[exu.scala 179:32]
    i0_predict_newp_d.bits.hist <= io.dec_exu.decode_exu.dec_i0_predict_p_d.bits.hist @[exu.scala 179:32]
    i0_predict_newp_d.bits.pc4 <= io.dec_exu.decode_exu.dec_i0_predict_p_d.bits.pc4 @[exu.scala 179:32]
    i0_predict_newp_d.bits.boffset <= io.dec_exu.decode_exu.dec_i0_predict_p_d.bits.boffset @[exu.scala 179:32]
    i0_predict_newp_d.bits.ataken <= io.dec_exu.decode_exu.dec_i0_predict_p_d.bits.ataken @[exu.scala 179:32]
    i0_predict_newp_d.bits.misp <= io.dec_exu.decode_exu.dec_i0_predict_p_d.bits.misp @[exu.scala 179:32]
    i0_predict_newp_d.valid <= io.dec_exu.decode_exu.dec_i0_predict_p_d.valid @[exu.scala 179:32]
    node _T_144 = bits(io.dec_exu.ib_exu.dec_i0_pc_d, 0, 0) @[exu.scala 180:70]
    i0_predict_newp_d.bits.boffset <= _T_144 @[exu.scala 180:37]
    io.dec_exu.tlu_exu.exu_pmu_i0_br_misp <= i0_pp_r.bits.misp @[exu.scala 182:47]
    io.dec_exu.tlu_exu.exu_pmu_i0_br_ataken <= i0_pp_r.bits.ataken @[exu.scala 183:47]
    io.dec_exu.tlu_exu.exu_pmu_i0_pc4 <= i0_pp_r.bits.pc4 @[exu.scala 184:47]
    node _T_145 = and(i0_predict_p_d.valid, io.dec_exu.dec_alu.dec_i0_alu_decode_d) @[exu.scala 187:54]
    node _T_146 = eq(io.dec_exu.tlu_exu.dec_tlu_flush_lower_r, UInt<1>("h00")) @[exu.scala 187:97]
    node _T_147 = and(_T_145, _T_146) @[exu.scala 187:95]
    i0_valid_d <= _T_147 @[exu.scala 187:28]
    node _T_148 = and(i0_predict_p_d.bits.ataken, io.dec_exu.dec_alu.dec_i0_alu_decode_d) @[exu.scala 188:59]
    i0_taken_d <= _T_148 @[exu.scala 188:28]
    node _T_149 = eq(io.dec_exu.tlu_exu.dec_tlu_flush_lower_r, UInt<1>("h00")) @[exu.scala 194:6]
    node _T_150 = and(_T_149, i0_valid_d) @[exu.scala 194:48]
    node _T_151 = bits(_T_150, 0, 0) @[exu.scala 194:63]
    node _T_152 = bits(ghr_d, 6, 0) @[exu.scala 194:94]
    node _T_153 = cat(_T_152, i0_taken_d) @[Cat.scala 29:58]
    node _T_154 = eq(io.dec_exu.tlu_exu.dec_tlu_flush_lower_r, UInt<1>("h00")) @[exu.scala 195:6]
    node _T_155 = eq(i0_valid_d, UInt<1>("h00")) @[exu.scala 195:50]
    node _T_156 = and(_T_154, _T_155) @[exu.scala 195:48]
    node _T_157 = bits(_T_156, 0, 0) @[exu.scala 195:63]
    node _T_158 = bits(io.dec_exu.tlu_exu.dec_tlu_flush_lower_r, 0, 0) @[exu.scala 196:48]
    node _T_159 = mux(_T_151, _T_153, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_160 = mux(_T_157, ghr_d, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_161 = mux(_T_158, ghr_x, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_162 = or(_T_159, _T_160) @[Mux.scala 27:72]
    node _T_163 = or(_T_162, _T_161) @[Mux.scala 27:72]
    wire _T_164 : UInt @[Mux.scala 27:72]
    _T_164 <= _T_163 @[Mux.scala 27:72]
    ghr_d_ns <= _T_164 @[exu.scala 193:11]
    node _T_165 = eq(i0_valid_x, UInt<1>("h01")) @[exu.scala 200:27]
    node _T_166 = bits(ghr_x, 6, 0) @[exu.scala 200:44]
    node _T_167 = cat(_T_166, i0_taken_x) @[Cat.scala 29:58]
    node _T_168 = mux(_T_165, _T_167, ghr_x) @[exu.scala 200:16]
    ghr_x_ns <= _T_168 @[exu.scala 200:11]
    io.dec_exu.tlu_exu.exu_i0_br_valid_r <= i0_pp_r.valid @[exu.scala 202:52]
    io.dec_exu.tlu_exu.exu_i0_br_mp_r <= i0_pp_r.bits.misp @[exu.scala 203:52]
    io.exu_bp.exu_i0_br_way_r <= i0_pp_r.bits.way @[exu.scala 204:43]
    io.dec_exu.tlu_exu.exu_i0_br_hist_r <= i0_pp_r.bits.hist @[exu.scala 205:66]
    io.dec_exu.tlu_exu.exu_i0_br_error_r <= i0_pp_r.bits.br_error @[exu.scala 206:58]
    node _T_169 = xor(i0_pp_r.bits.pc4, i0_pp_r.bits.boffset) @[exu.scala 207:73]
    io.dec_exu.tlu_exu.exu_i0_br_middle_r <= _T_169 @[exu.scala 207:52]
    io.dec_exu.tlu_exu.exu_i0_br_start_error_r <= i0_pp_r.bits.br_start_error @[exu.scala 208:52]
    node _T_170 = bits(predpipe_r, 20, 13) @[exu.scala 209:72]
    io.exu_bp.exu_i0_br_fghr_r <= _T_170 @[exu.scala 209:58]
    node _T_171 = bits(predpipe_r, 12, 5) @[exu.scala 210:72]
    io.dec_exu.tlu_exu.exu_i0_br_index_r <= _T_171 @[exu.scala 210:58]
    io.exu_bp.exu_i0_br_index_r <= io.dec_exu.tlu_exu.exu_i0_br_index_r @[exu.scala 211:31]
    node _T_172 = eq(i0_flush_upper_x, UInt<1>("h01")) @[exu.scala 212:74]
    wire _T_173 : {valid : UInt<1>, bits : {misp : UInt<1>, ataken : UInt<1>, boffset : UInt<1>, pc4 : UInt<1>, hist : UInt<2>, toffset : UInt<12>, br_error : UInt<1>, br_start_error : UInt<1>, prett : UInt<31>, pcall : UInt<1>, pret : UInt<1>, pja : UInt<1>, way : UInt<1>}} @[exu.scala 212:108]
    _T_173.bits.way <= UInt<1>("h00") @[exu.scala 212:108]
    _T_173.bits.pja <= UInt<1>("h00") @[exu.scala 212:108]
    _T_173.bits.pret <= UInt<1>("h00") @[exu.scala 212:108]
    _T_173.bits.pcall <= UInt<1>("h00") @[exu.scala 212:108]
    _T_173.bits.prett <= UInt<31>("h00") @[exu.scala 212:108]
    _T_173.bits.br_start_error <= UInt<1>("h00") @[exu.scala 212:108]
    _T_173.bits.br_error <= UInt<1>("h00") @[exu.scala 212:108]
    _T_173.bits.toffset <= UInt<12>("h00") @[exu.scala 212:108]
    _T_173.bits.hist <= UInt<2>("h00") @[exu.scala 212:108]
    _T_173.bits.pc4 <= UInt<1>("h00") @[exu.scala 212:108]
    _T_173.bits.boffset <= UInt<1>("h00") @[exu.scala 212:108]
    _T_173.bits.ataken <= UInt<1>("h00") @[exu.scala 212:108]
    _T_173.bits.misp <= UInt<1>("h00") @[exu.scala 212:108]
    _T_173.valid <= UInt<1>("h00") @[exu.scala 212:108]
    node _T_174 = mux(_T_172, i0_predict_p_x, _T_173) @[exu.scala 212:57]
    final_predict_mp.bits.way <= _T_174.bits.way @[exu.scala 212:50]
    final_predict_mp.bits.pja <= _T_174.bits.pja @[exu.scala 212:50]
    final_predict_mp.bits.pret <= _T_174.bits.pret @[exu.scala 212:50]
    final_predict_mp.bits.pcall <= _T_174.bits.pcall @[exu.scala 212:50]
    final_predict_mp.bits.prett <= _T_174.bits.prett @[exu.scala 212:50]
    final_predict_mp.bits.br_start_error <= _T_174.bits.br_start_error @[exu.scala 212:50]
    final_predict_mp.bits.br_error <= _T_174.bits.br_error @[exu.scala 212:50]
    final_predict_mp.bits.toffset <= _T_174.bits.toffset @[exu.scala 212:50]
    final_predict_mp.bits.hist <= _T_174.bits.hist @[exu.scala 212:50]
    final_predict_mp.bits.pc4 <= _T_174.bits.pc4 @[exu.scala 212:50]
    final_predict_mp.bits.boffset <= _T_174.bits.boffset @[exu.scala 212:50]
    final_predict_mp.bits.ataken <= _T_174.bits.ataken @[exu.scala 212:50]
    final_predict_mp.bits.misp <= _T_174.bits.misp @[exu.scala 212:50]
    final_predict_mp.valid <= _T_174.valid @[exu.scala 212:50]
    node _T_175 = eq(i0_flush_upper_x, UInt<1>("h01")) @[exu.scala 213:66]
    node final_predpipe_mp = mux(_T_175, predpipe_x, UInt<1>("h00")) @[exu.scala 213:49]
    node _T_176 = eq(i0_flush_upper_x, UInt<1>("h01")) @[exu.scala 215:60]
    node _T_177 = eq(io.dec_exu.tlu_exu.dec_tlu_flush_lower_r, UInt<1>("h01")) @[exu.scala 215:111]
    node _T_178 = eq(_T_177, UInt<1>("h00")) @[exu.scala 215:69]
    node _T_179 = and(_T_176, _T_178) @[exu.scala 215:67]
    node after_flush_eghr = mux(_T_179, ghr_d, ghr_x) @[exu.scala 215:42]
    io.exu_bp.exu_mp_pkt.bits.way <= final_predict_mp.bits.way @[exu.scala 218:48]
    io.exu_bp.exu_mp_pkt.bits.misp <= final_predict_mp.bits.misp @[exu.scala 219:48]
    io.exu_bp.exu_mp_pkt.bits.pcall <= final_predict_mp.bits.pcall @[exu.scala 220:48]
    io.exu_bp.exu_mp_pkt.bits.pja <= final_predict_mp.bits.pja @[exu.scala 221:48]
    io.exu_bp.exu_mp_pkt.bits.pret <= final_predict_mp.bits.pret @[exu.scala 222:48]
    io.exu_bp.exu_mp_pkt.bits.ataken <= final_predict_mp.bits.ataken @[exu.scala 223:48]
    io.exu_bp.exu_mp_pkt.bits.boffset <= final_predict_mp.bits.boffset @[exu.scala 224:48]
    io.exu_bp.exu_mp_pkt.bits.pc4 <= final_predict_mp.bits.pc4 @[exu.scala 225:48]
    node _T_180 = bits(final_predict_mp.bits.hist, 1, 0) @[exu.scala 226:96]
    io.exu_bp.exu_mp_pkt.bits.hist <= _T_180 @[exu.scala 226:66]
    node _T_181 = bits(final_predict_mp.bits.toffset, 11, 0) @[exu.scala 227:91]
    io.exu_bp.exu_mp_pkt.bits.toffset <= _T_181 @[exu.scala 227:58]
    io.exu_bp.exu_mp_fghr <= after_flush_eghr @[exu.scala 228:43]
    node _T_182 = bits(final_predpipe_mp, 12, 5) @[exu.scala 229:87]
    io.exu_bp.exu_mp_index <= _T_182 @[exu.scala 229:66]
    node _T_183 = bits(final_predpipe_mp, 4, 0) @[exu.scala 230:79]
    io.exu_bp.exu_mp_btag <= _T_183 @[exu.scala 230:58]
    node _T_184 = bits(final_predpipe_mp, 20, 13) @[exu.scala 231:64]
    io.exu_bp.exu_mp_eghr <= _T_184 @[exu.scala 231:43]
    node _T_185 = bits(io.dec_exu.tlu_exu.dec_tlu_flush_lower_r, 0, 0) @[exu.scala 232:98]
    node _T_186 = mux(_T_185, io.dec_exu.tlu_exu.dec_tlu_flush_path_r, i0_flush_path_d) @[exu.scala 232:56]
    io.exu_flush_path_final <= _T_186 @[exu.scala 232:50]
    node _T_187 = eq(i0_pred_correct_upper_r, UInt<1>("h01")) @[exu.scala 233:96]
    node _T_188 = mux(_T_187, pred_correct_npc_r, i0_flush_path_upper_r) @[exu.scala 233:72]
    io.dec_exu.tlu_exu.exu_npc_r <= _T_188 @[exu.scala 233:66]
    
