
Final_project.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002c8e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000001c4  00800060  00002c8e  00002d22  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000039  00800224  00800224  00002ee6  2**0
                  ALLOC
  3 .stab         0000300c  00000000  00000000  00002ee8  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001696  00000000  00000000  00005ef4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000180  00000000  00000000  0000758a  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001d1  00000000  00000000  0000770a  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002010  00000000  00000000  000078db  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001161  00000000  00000000  000098eb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001003  00000000  00000000  0000aa4c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001a0  00000000  00000000  0000ba50  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002be  00000000  00000000  0000bbf0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000090e  00000000  00000000  0000beae  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000c7bc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 59 09 	jmp	0x12b2	; 0x12b2 <__vector_6>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 bc 08 	jmp	0x1178	; 0x1178 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	12 e0       	ldi	r17, 0x02	; 2
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ee e8       	ldi	r30, 0x8E	; 142
      68:	fc e2       	ldi	r31, 0x2C	; 44
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a4 32       	cpi	r26, 0x24	; 36
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	12 e0       	ldi	r17, 0x02	; 2
      78:	a4 e2       	ldi	r26, 0x24	; 36
      7a:	b2 e0       	ldi	r27, 0x02	; 2
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ad 35       	cpi	r26, 0x5D	; 93
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 0e 13 	call	0x261c	; 0x261c <main>
      8a:	0c 94 45 16 	jmp	0x2c8a	; 0x2c8a <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 07 04 	call	0x80e	; 0x80e <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 07 04 	call	0x80e	; 0x80e <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 05 16 	jmp	0x2c0a	; 0x2c0a <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a4 ee       	ldi	r26, 0xE4	; 228
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 21 16 	jmp	0x2c42	; 0x2c42 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 11 16 	jmp	0x2c22	; 0x2c22 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 aa 04 	call	0x954	; 0x954 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 2d 16 	jmp	0x2c5a	; 0x2c5a <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 11 16 	jmp	0x2c22	; 0x2c22 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 aa 04 	call	0x954	; 0x954 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 2d 16 	jmp	0x2c5a	; 0x2c5a <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 05 16 	jmp	0x2c0a	; 0x2c0a <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	84 ee       	ldi	r24, 0xE4	; 228
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 aa 04 	call	0x954	; 0x954 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 21 16 	jmp	0x2c42	; 0x2c42 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 11 16 	jmp	0x2c22	; 0x2c22 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 f7 05 	call	0xbee	; 0xbee <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 2d 16 	jmp	0x2c5a	; 0x2c5a <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 11 16 	jmp	0x2c22	; 0x2c22 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 f7 05 	call	0xbee	; 0xbee <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 2d 16 	jmp	0x2c5a	; 0x2c5a <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 11 16 	jmp	0x2c22	; 0x2c22 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 f7 05 	call	0xbee	; 0xbee <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 2d 16 	jmp	0x2c5a	; 0x2c5a <__epilogue_restores__+0x18>

00000752 <__floatsisf>:
     752:	a8 e0       	ldi	r26, 0x08	; 8
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 0e 16 	jmp	0x2c1c	; 0x2c1c <__prologue_saves__+0x12>
     75e:	9b 01       	movw	r18, r22
     760:	ac 01       	movw	r20, r24
     762:	83 e0       	ldi	r24, 0x03	; 3
     764:	89 83       	std	Y+1, r24	; 0x01
     766:	da 01       	movw	r26, r20
     768:	c9 01       	movw	r24, r18
     76a:	88 27       	eor	r24, r24
     76c:	b7 fd       	sbrc	r27, 7
     76e:	83 95       	inc	r24
     770:	99 27       	eor	r25, r25
     772:	aa 27       	eor	r26, r26
     774:	bb 27       	eor	r27, r27
     776:	b8 2e       	mov	r11, r24
     778:	21 15       	cp	r18, r1
     77a:	31 05       	cpc	r19, r1
     77c:	41 05       	cpc	r20, r1
     77e:	51 05       	cpc	r21, r1
     780:	19 f4       	brne	.+6      	; 0x788 <__floatsisf+0x36>
     782:	82 e0       	ldi	r24, 0x02	; 2
     784:	89 83       	std	Y+1, r24	; 0x01
     786:	3a c0       	rjmp	.+116    	; 0x7fc <__floatsisf+0xaa>
     788:	88 23       	and	r24, r24
     78a:	a9 f0       	breq	.+42     	; 0x7b6 <__floatsisf+0x64>
     78c:	20 30       	cpi	r18, 0x00	; 0
     78e:	80 e0       	ldi	r24, 0x00	; 0
     790:	38 07       	cpc	r19, r24
     792:	80 e0       	ldi	r24, 0x00	; 0
     794:	48 07       	cpc	r20, r24
     796:	80 e8       	ldi	r24, 0x80	; 128
     798:	58 07       	cpc	r21, r24
     79a:	29 f4       	brne	.+10     	; 0x7a6 <__floatsisf+0x54>
     79c:	60 e0       	ldi	r22, 0x00	; 0
     79e:	70 e0       	ldi	r23, 0x00	; 0
     7a0:	80 e0       	ldi	r24, 0x00	; 0
     7a2:	9f ec       	ldi	r25, 0xCF	; 207
     7a4:	30 c0       	rjmp	.+96     	; 0x806 <__floatsisf+0xb4>
     7a6:	ee 24       	eor	r14, r14
     7a8:	ff 24       	eor	r15, r15
     7aa:	87 01       	movw	r16, r14
     7ac:	e2 1a       	sub	r14, r18
     7ae:	f3 0a       	sbc	r15, r19
     7b0:	04 0b       	sbc	r16, r20
     7b2:	15 0b       	sbc	r17, r21
     7b4:	02 c0       	rjmp	.+4      	; 0x7ba <__floatsisf+0x68>
     7b6:	79 01       	movw	r14, r18
     7b8:	8a 01       	movw	r16, r20
     7ba:	8e e1       	ldi	r24, 0x1E	; 30
     7bc:	c8 2e       	mov	r12, r24
     7be:	d1 2c       	mov	r13, r1
     7c0:	dc 82       	std	Y+4, r13	; 0x04
     7c2:	cb 82       	std	Y+3, r12	; 0x03
     7c4:	ed 82       	std	Y+5, r14	; 0x05
     7c6:	fe 82       	std	Y+6, r15	; 0x06
     7c8:	0f 83       	std	Y+7, r16	; 0x07
     7ca:	18 87       	std	Y+8, r17	; 0x08
     7cc:	c8 01       	movw	r24, r16
     7ce:	b7 01       	movw	r22, r14
     7d0:	0e 94 5b 04 	call	0x8b6	; 0x8b6 <__clzsi2>
     7d4:	01 97       	sbiw	r24, 0x01	; 1
     7d6:	18 16       	cp	r1, r24
     7d8:	19 06       	cpc	r1, r25
     7da:	84 f4       	brge	.+32     	; 0x7fc <__floatsisf+0xaa>
     7dc:	08 2e       	mov	r0, r24
     7de:	04 c0       	rjmp	.+8      	; 0x7e8 <__floatsisf+0x96>
     7e0:	ee 0c       	add	r14, r14
     7e2:	ff 1c       	adc	r15, r15
     7e4:	00 1f       	adc	r16, r16
     7e6:	11 1f       	adc	r17, r17
     7e8:	0a 94       	dec	r0
     7ea:	d2 f7       	brpl	.-12     	; 0x7e0 <__floatsisf+0x8e>
     7ec:	ed 82       	std	Y+5, r14	; 0x05
     7ee:	fe 82       	std	Y+6, r15	; 0x06
     7f0:	0f 83       	std	Y+7, r16	; 0x07
     7f2:	18 87       	std	Y+8, r17	; 0x08
     7f4:	c8 1a       	sub	r12, r24
     7f6:	d9 0a       	sbc	r13, r25
     7f8:	dc 82       	std	Y+4, r13	; 0x04
     7fa:	cb 82       	std	Y+3, r12	; 0x03
     7fc:	ba 82       	std	Y+2, r11	; 0x02
     7fe:	ce 01       	movw	r24, r28
     800:	01 96       	adiw	r24, 0x01	; 1
     802:	0e 94 aa 04 	call	0x954	; 0x954 <__pack_f>
     806:	28 96       	adiw	r28, 0x08	; 8
     808:	e9 e0       	ldi	r30, 0x09	; 9
     80a:	0c 94 2a 16 	jmp	0x2c54	; 0x2c54 <__epilogue_restores__+0x12>

0000080e <__fixsfsi>:
     80e:	ac e0       	ldi	r26, 0x0C	; 12
     810:	b0 e0       	ldi	r27, 0x00	; 0
     812:	ed e0       	ldi	r30, 0x0D	; 13
     814:	f4 e0       	ldi	r31, 0x04	; 4
     816:	0c 94 15 16 	jmp	0x2c2a	; 0x2c2a <__prologue_saves__+0x20>
     81a:	69 83       	std	Y+1, r22	; 0x01
     81c:	7a 83       	std	Y+2, r23	; 0x02
     81e:	8b 83       	std	Y+3, r24	; 0x03
     820:	9c 83       	std	Y+4, r25	; 0x04
     822:	ce 01       	movw	r24, r28
     824:	01 96       	adiw	r24, 0x01	; 1
     826:	be 01       	movw	r22, r28
     828:	6b 5f       	subi	r22, 0xFB	; 251
     82a:	7f 4f       	sbci	r23, 0xFF	; 255
     82c:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     830:	8d 81       	ldd	r24, Y+5	; 0x05
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	61 f1       	breq	.+88     	; 0x88e <__stack+0x2f>
     836:	82 30       	cpi	r24, 0x02	; 2
     838:	50 f1       	brcs	.+84     	; 0x88e <__stack+0x2f>
     83a:	84 30       	cpi	r24, 0x04	; 4
     83c:	21 f4       	brne	.+8      	; 0x846 <__fixsfsi+0x38>
     83e:	8e 81       	ldd	r24, Y+6	; 0x06
     840:	88 23       	and	r24, r24
     842:	51 f1       	breq	.+84     	; 0x898 <__stack+0x39>
     844:	2e c0       	rjmp	.+92     	; 0x8a2 <__stack+0x43>
     846:	2f 81       	ldd	r18, Y+7	; 0x07
     848:	38 85       	ldd	r19, Y+8	; 0x08
     84a:	37 fd       	sbrc	r19, 7
     84c:	20 c0       	rjmp	.+64     	; 0x88e <__stack+0x2f>
     84e:	6e 81       	ldd	r22, Y+6	; 0x06
     850:	2f 31       	cpi	r18, 0x1F	; 31
     852:	31 05       	cpc	r19, r1
     854:	1c f0       	brlt	.+6      	; 0x85c <__fixsfsi+0x4e>
     856:	66 23       	and	r22, r22
     858:	f9 f0       	breq	.+62     	; 0x898 <__stack+0x39>
     85a:	23 c0       	rjmp	.+70     	; 0x8a2 <__stack+0x43>
     85c:	8e e1       	ldi	r24, 0x1E	; 30
     85e:	90 e0       	ldi	r25, 0x00	; 0
     860:	82 1b       	sub	r24, r18
     862:	93 0b       	sbc	r25, r19
     864:	29 85       	ldd	r18, Y+9	; 0x09
     866:	3a 85       	ldd	r19, Y+10	; 0x0a
     868:	4b 85       	ldd	r20, Y+11	; 0x0b
     86a:	5c 85       	ldd	r21, Y+12	; 0x0c
     86c:	04 c0       	rjmp	.+8      	; 0x876 <__stack+0x17>
     86e:	56 95       	lsr	r21
     870:	47 95       	ror	r20
     872:	37 95       	ror	r19
     874:	27 95       	ror	r18
     876:	8a 95       	dec	r24
     878:	d2 f7       	brpl	.-12     	; 0x86e <__stack+0xf>
     87a:	66 23       	and	r22, r22
     87c:	b1 f0       	breq	.+44     	; 0x8aa <__stack+0x4b>
     87e:	50 95       	com	r21
     880:	40 95       	com	r20
     882:	30 95       	com	r19
     884:	21 95       	neg	r18
     886:	3f 4f       	sbci	r19, 0xFF	; 255
     888:	4f 4f       	sbci	r20, 0xFF	; 255
     88a:	5f 4f       	sbci	r21, 0xFF	; 255
     88c:	0e c0       	rjmp	.+28     	; 0x8aa <__stack+0x4b>
     88e:	20 e0       	ldi	r18, 0x00	; 0
     890:	30 e0       	ldi	r19, 0x00	; 0
     892:	40 e0       	ldi	r20, 0x00	; 0
     894:	50 e0       	ldi	r21, 0x00	; 0
     896:	09 c0       	rjmp	.+18     	; 0x8aa <__stack+0x4b>
     898:	2f ef       	ldi	r18, 0xFF	; 255
     89a:	3f ef       	ldi	r19, 0xFF	; 255
     89c:	4f ef       	ldi	r20, 0xFF	; 255
     89e:	5f e7       	ldi	r21, 0x7F	; 127
     8a0:	04 c0       	rjmp	.+8      	; 0x8aa <__stack+0x4b>
     8a2:	20 e0       	ldi	r18, 0x00	; 0
     8a4:	30 e0       	ldi	r19, 0x00	; 0
     8a6:	40 e0       	ldi	r20, 0x00	; 0
     8a8:	50 e8       	ldi	r21, 0x80	; 128
     8aa:	b9 01       	movw	r22, r18
     8ac:	ca 01       	movw	r24, r20
     8ae:	2c 96       	adiw	r28, 0x0c	; 12
     8b0:	e2 e0       	ldi	r30, 0x02	; 2
     8b2:	0c 94 31 16 	jmp	0x2c62	; 0x2c62 <__epilogue_restores__+0x20>

000008b6 <__clzsi2>:
     8b6:	ef 92       	push	r14
     8b8:	ff 92       	push	r15
     8ba:	0f 93       	push	r16
     8bc:	1f 93       	push	r17
     8be:	7b 01       	movw	r14, r22
     8c0:	8c 01       	movw	r16, r24
     8c2:	80 e0       	ldi	r24, 0x00	; 0
     8c4:	e8 16       	cp	r14, r24
     8c6:	80 e0       	ldi	r24, 0x00	; 0
     8c8:	f8 06       	cpc	r15, r24
     8ca:	81 e0       	ldi	r24, 0x01	; 1
     8cc:	08 07       	cpc	r16, r24
     8ce:	80 e0       	ldi	r24, 0x00	; 0
     8d0:	18 07       	cpc	r17, r24
     8d2:	88 f4       	brcc	.+34     	; 0x8f6 <__clzsi2+0x40>
     8d4:	8f ef       	ldi	r24, 0xFF	; 255
     8d6:	e8 16       	cp	r14, r24
     8d8:	f1 04       	cpc	r15, r1
     8da:	01 05       	cpc	r16, r1
     8dc:	11 05       	cpc	r17, r1
     8de:	31 f0       	breq	.+12     	; 0x8ec <__clzsi2+0x36>
     8e0:	28 f0       	brcs	.+10     	; 0x8ec <__clzsi2+0x36>
     8e2:	88 e0       	ldi	r24, 0x08	; 8
     8e4:	90 e0       	ldi	r25, 0x00	; 0
     8e6:	a0 e0       	ldi	r26, 0x00	; 0
     8e8:	b0 e0       	ldi	r27, 0x00	; 0
     8ea:	17 c0       	rjmp	.+46     	; 0x91a <__clzsi2+0x64>
     8ec:	80 e0       	ldi	r24, 0x00	; 0
     8ee:	90 e0       	ldi	r25, 0x00	; 0
     8f0:	a0 e0       	ldi	r26, 0x00	; 0
     8f2:	b0 e0       	ldi	r27, 0x00	; 0
     8f4:	12 c0       	rjmp	.+36     	; 0x91a <__clzsi2+0x64>
     8f6:	80 e0       	ldi	r24, 0x00	; 0
     8f8:	e8 16       	cp	r14, r24
     8fa:	80 e0       	ldi	r24, 0x00	; 0
     8fc:	f8 06       	cpc	r15, r24
     8fe:	80 e0       	ldi	r24, 0x00	; 0
     900:	08 07       	cpc	r16, r24
     902:	81 e0       	ldi	r24, 0x01	; 1
     904:	18 07       	cpc	r17, r24
     906:	28 f0       	brcs	.+10     	; 0x912 <__clzsi2+0x5c>
     908:	88 e1       	ldi	r24, 0x18	; 24
     90a:	90 e0       	ldi	r25, 0x00	; 0
     90c:	a0 e0       	ldi	r26, 0x00	; 0
     90e:	b0 e0       	ldi	r27, 0x00	; 0
     910:	04 c0       	rjmp	.+8      	; 0x91a <__clzsi2+0x64>
     912:	80 e1       	ldi	r24, 0x10	; 16
     914:	90 e0       	ldi	r25, 0x00	; 0
     916:	a0 e0       	ldi	r26, 0x00	; 0
     918:	b0 e0       	ldi	r27, 0x00	; 0
     91a:	20 e2       	ldi	r18, 0x20	; 32
     91c:	30 e0       	ldi	r19, 0x00	; 0
     91e:	40 e0       	ldi	r20, 0x00	; 0
     920:	50 e0       	ldi	r21, 0x00	; 0
     922:	28 1b       	sub	r18, r24
     924:	39 0b       	sbc	r19, r25
     926:	4a 0b       	sbc	r20, r26
     928:	5b 0b       	sbc	r21, r27
     92a:	04 c0       	rjmp	.+8      	; 0x934 <__clzsi2+0x7e>
     92c:	16 95       	lsr	r17
     92e:	07 95       	ror	r16
     930:	f7 94       	ror	r15
     932:	e7 94       	ror	r14
     934:	8a 95       	dec	r24
     936:	d2 f7       	brpl	.-12     	; 0x92c <__clzsi2+0x76>
     938:	f7 01       	movw	r30, r14
     93a:	e4 51       	subi	r30, 0x14	; 20
     93c:	ff 4f       	sbci	r31, 0xFF	; 255
     93e:	80 81       	ld	r24, Z
     940:	28 1b       	sub	r18, r24
     942:	31 09       	sbc	r19, r1
     944:	41 09       	sbc	r20, r1
     946:	51 09       	sbc	r21, r1
     948:	c9 01       	movw	r24, r18
     94a:	1f 91       	pop	r17
     94c:	0f 91       	pop	r16
     94e:	ff 90       	pop	r15
     950:	ef 90       	pop	r14
     952:	08 95       	ret

00000954 <__pack_f>:
     954:	df 92       	push	r13
     956:	ef 92       	push	r14
     958:	ff 92       	push	r15
     95a:	0f 93       	push	r16
     95c:	1f 93       	push	r17
     95e:	fc 01       	movw	r30, r24
     960:	e4 80       	ldd	r14, Z+4	; 0x04
     962:	f5 80       	ldd	r15, Z+5	; 0x05
     964:	06 81       	ldd	r16, Z+6	; 0x06
     966:	17 81       	ldd	r17, Z+7	; 0x07
     968:	d1 80       	ldd	r13, Z+1	; 0x01
     96a:	80 81       	ld	r24, Z
     96c:	82 30       	cpi	r24, 0x02	; 2
     96e:	48 f4       	brcc	.+18     	; 0x982 <__pack_f+0x2e>
     970:	80 e0       	ldi	r24, 0x00	; 0
     972:	90 e0       	ldi	r25, 0x00	; 0
     974:	a0 e1       	ldi	r26, 0x10	; 16
     976:	b0 e0       	ldi	r27, 0x00	; 0
     978:	e8 2a       	or	r14, r24
     97a:	f9 2a       	or	r15, r25
     97c:	0a 2b       	or	r16, r26
     97e:	1b 2b       	or	r17, r27
     980:	a5 c0       	rjmp	.+330    	; 0xacc <__pack_f+0x178>
     982:	84 30       	cpi	r24, 0x04	; 4
     984:	09 f4       	brne	.+2      	; 0x988 <__pack_f+0x34>
     986:	9f c0       	rjmp	.+318    	; 0xac6 <__pack_f+0x172>
     988:	82 30       	cpi	r24, 0x02	; 2
     98a:	21 f4       	brne	.+8      	; 0x994 <__pack_f+0x40>
     98c:	ee 24       	eor	r14, r14
     98e:	ff 24       	eor	r15, r15
     990:	87 01       	movw	r16, r14
     992:	05 c0       	rjmp	.+10     	; 0x99e <__pack_f+0x4a>
     994:	e1 14       	cp	r14, r1
     996:	f1 04       	cpc	r15, r1
     998:	01 05       	cpc	r16, r1
     99a:	11 05       	cpc	r17, r1
     99c:	19 f4       	brne	.+6      	; 0x9a4 <__pack_f+0x50>
     99e:	e0 e0       	ldi	r30, 0x00	; 0
     9a0:	f0 e0       	ldi	r31, 0x00	; 0
     9a2:	96 c0       	rjmp	.+300    	; 0xad0 <__pack_f+0x17c>
     9a4:	62 81       	ldd	r22, Z+2	; 0x02
     9a6:	73 81       	ldd	r23, Z+3	; 0x03
     9a8:	9f ef       	ldi	r25, 0xFF	; 255
     9aa:	62 38       	cpi	r22, 0x82	; 130
     9ac:	79 07       	cpc	r23, r25
     9ae:	0c f0       	brlt	.+2      	; 0x9b2 <__pack_f+0x5e>
     9b0:	5b c0       	rjmp	.+182    	; 0xa68 <__pack_f+0x114>
     9b2:	22 e8       	ldi	r18, 0x82	; 130
     9b4:	3f ef       	ldi	r19, 0xFF	; 255
     9b6:	26 1b       	sub	r18, r22
     9b8:	37 0b       	sbc	r19, r23
     9ba:	2a 31       	cpi	r18, 0x1A	; 26
     9bc:	31 05       	cpc	r19, r1
     9be:	2c f0       	brlt	.+10     	; 0x9ca <__pack_f+0x76>
     9c0:	20 e0       	ldi	r18, 0x00	; 0
     9c2:	30 e0       	ldi	r19, 0x00	; 0
     9c4:	40 e0       	ldi	r20, 0x00	; 0
     9c6:	50 e0       	ldi	r21, 0x00	; 0
     9c8:	2a c0       	rjmp	.+84     	; 0xa1e <__pack_f+0xca>
     9ca:	b8 01       	movw	r22, r16
     9cc:	a7 01       	movw	r20, r14
     9ce:	02 2e       	mov	r0, r18
     9d0:	04 c0       	rjmp	.+8      	; 0x9da <__pack_f+0x86>
     9d2:	76 95       	lsr	r23
     9d4:	67 95       	ror	r22
     9d6:	57 95       	ror	r21
     9d8:	47 95       	ror	r20
     9da:	0a 94       	dec	r0
     9dc:	d2 f7       	brpl	.-12     	; 0x9d2 <__pack_f+0x7e>
     9de:	81 e0       	ldi	r24, 0x01	; 1
     9e0:	90 e0       	ldi	r25, 0x00	; 0
     9e2:	a0 e0       	ldi	r26, 0x00	; 0
     9e4:	b0 e0       	ldi	r27, 0x00	; 0
     9e6:	04 c0       	rjmp	.+8      	; 0x9f0 <__pack_f+0x9c>
     9e8:	88 0f       	add	r24, r24
     9ea:	99 1f       	adc	r25, r25
     9ec:	aa 1f       	adc	r26, r26
     9ee:	bb 1f       	adc	r27, r27
     9f0:	2a 95       	dec	r18
     9f2:	d2 f7       	brpl	.-12     	; 0x9e8 <__pack_f+0x94>
     9f4:	01 97       	sbiw	r24, 0x01	; 1
     9f6:	a1 09       	sbc	r26, r1
     9f8:	b1 09       	sbc	r27, r1
     9fa:	8e 21       	and	r24, r14
     9fc:	9f 21       	and	r25, r15
     9fe:	a0 23       	and	r26, r16
     a00:	b1 23       	and	r27, r17
     a02:	00 97       	sbiw	r24, 0x00	; 0
     a04:	a1 05       	cpc	r26, r1
     a06:	b1 05       	cpc	r27, r1
     a08:	21 f0       	breq	.+8      	; 0xa12 <__pack_f+0xbe>
     a0a:	81 e0       	ldi	r24, 0x01	; 1
     a0c:	90 e0       	ldi	r25, 0x00	; 0
     a0e:	a0 e0       	ldi	r26, 0x00	; 0
     a10:	b0 e0       	ldi	r27, 0x00	; 0
     a12:	9a 01       	movw	r18, r20
     a14:	ab 01       	movw	r20, r22
     a16:	28 2b       	or	r18, r24
     a18:	39 2b       	or	r19, r25
     a1a:	4a 2b       	or	r20, r26
     a1c:	5b 2b       	or	r21, r27
     a1e:	da 01       	movw	r26, r20
     a20:	c9 01       	movw	r24, r18
     a22:	8f 77       	andi	r24, 0x7F	; 127
     a24:	90 70       	andi	r25, 0x00	; 0
     a26:	a0 70       	andi	r26, 0x00	; 0
     a28:	b0 70       	andi	r27, 0x00	; 0
     a2a:	80 34       	cpi	r24, 0x40	; 64
     a2c:	91 05       	cpc	r25, r1
     a2e:	a1 05       	cpc	r26, r1
     a30:	b1 05       	cpc	r27, r1
     a32:	39 f4       	brne	.+14     	; 0xa42 <__pack_f+0xee>
     a34:	27 ff       	sbrs	r18, 7
     a36:	09 c0       	rjmp	.+18     	; 0xa4a <__pack_f+0xf6>
     a38:	20 5c       	subi	r18, 0xC0	; 192
     a3a:	3f 4f       	sbci	r19, 0xFF	; 255
     a3c:	4f 4f       	sbci	r20, 0xFF	; 255
     a3e:	5f 4f       	sbci	r21, 0xFF	; 255
     a40:	04 c0       	rjmp	.+8      	; 0xa4a <__pack_f+0xf6>
     a42:	21 5c       	subi	r18, 0xC1	; 193
     a44:	3f 4f       	sbci	r19, 0xFF	; 255
     a46:	4f 4f       	sbci	r20, 0xFF	; 255
     a48:	5f 4f       	sbci	r21, 0xFF	; 255
     a4a:	e0 e0       	ldi	r30, 0x00	; 0
     a4c:	f0 e0       	ldi	r31, 0x00	; 0
     a4e:	20 30       	cpi	r18, 0x00	; 0
     a50:	a0 e0       	ldi	r26, 0x00	; 0
     a52:	3a 07       	cpc	r19, r26
     a54:	a0 e0       	ldi	r26, 0x00	; 0
     a56:	4a 07       	cpc	r20, r26
     a58:	a0 e4       	ldi	r26, 0x40	; 64
     a5a:	5a 07       	cpc	r21, r26
     a5c:	10 f0       	brcs	.+4      	; 0xa62 <__pack_f+0x10e>
     a5e:	e1 e0       	ldi	r30, 0x01	; 1
     a60:	f0 e0       	ldi	r31, 0x00	; 0
     a62:	79 01       	movw	r14, r18
     a64:	8a 01       	movw	r16, r20
     a66:	27 c0       	rjmp	.+78     	; 0xab6 <__pack_f+0x162>
     a68:	60 38       	cpi	r22, 0x80	; 128
     a6a:	71 05       	cpc	r23, r1
     a6c:	64 f5       	brge	.+88     	; 0xac6 <__pack_f+0x172>
     a6e:	fb 01       	movw	r30, r22
     a70:	e1 58       	subi	r30, 0x81	; 129
     a72:	ff 4f       	sbci	r31, 0xFF	; 255
     a74:	d8 01       	movw	r26, r16
     a76:	c7 01       	movw	r24, r14
     a78:	8f 77       	andi	r24, 0x7F	; 127
     a7a:	90 70       	andi	r25, 0x00	; 0
     a7c:	a0 70       	andi	r26, 0x00	; 0
     a7e:	b0 70       	andi	r27, 0x00	; 0
     a80:	80 34       	cpi	r24, 0x40	; 64
     a82:	91 05       	cpc	r25, r1
     a84:	a1 05       	cpc	r26, r1
     a86:	b1 05       	cpc	r27, r1
     a88:	39 f4       	brne	.+14     	; 0xa98 <__pack_f+0x144>
     a8a:	e7 fe       	sbrs	r14, 7
     a8c:	0d c0       	rjmp	.+26     	; 0xaa8 <__pack_f+0x154>
     a8e:	80 e4       	ldi	r24, 0x40	; 64
     a90:	90 e0       	ldi	r25, 0x00	; 0
     a92:	a0 e0       	ldi	r26, 0x00	; 0
     a94:	b0 e0       	ldi	r27, 0x00	; 0
     a96:	04 c0       	rjmp	.+8      	; 0xaa0 <__pack_f+0x14c>
     a98:	8f e3       	ldi	r24, 0x3F	; 63
     a9a:	90 e0       	ldi	r25, 0x00	; 0
     a9c:	a0 e0       	ldi	r26, 0x00	; 0
     a9e:	b0 e0       	ldi	r27, 0x00	; 0
     aa0:	e8 0e       	add	r14, r24
     aa2:	f9 1e       	adc	r15, r25
     aa4:	0a 1f       	adc	r16, r26
     aa6:	1b 1f       	adc	r17, r27
     aa8:	17 ff       	sbrs	r17, 7
     aaa:	05 c0       	rjmp	.+10     	; 0xab6 <__pack_f+0x162>
     aac:	16 95       	lsr	r17
     aae:	07 95       	ror	r16
     ab0:	f7 94       	ror	r15
     ab2:	e7 94       	ror	r14
     ab4:	31 96       	adiw	r30, 0x01	; 1
     ab6:	87 e0       	ldi	r24, 0x07	; 7
     ab8:	16 95       	lsr	r17
     aba:	07 95       	ror	r16
     abc:	f7 94       	ror	r15
     abe:	e7 94       	ror	r14
     ac0:	8a 95       	dec	r24
     ac2:	d1 f7       	brne	.-12     	; 0xab8 <__pack_f+0x164>
     ac4:	05 c0       	rjmp	.+10     	; 0xad0 <__pack_f+0x17c>
     ac6:	ee 24       	eor	r14, r14
     ac8:	ff 24       	eor	r15, r15
     aca:	87 01       	movw	r16, r14
     acc:	ef ef       	ldi	r30, 0xFF	; 255
     ace:	f0 e0       	ldi	r31, 0x00	; 0
     ad0:	6e 2f       	mov	r22, r30
     ad2:	67 95       	ror	r22
     ad4:	66 27       	eor	r22, r22
     ad6:	67 95       	ror	r22
     ad8:	90 2f       	mov	r25, r16
     ada:	9f 77       	andi	r25, 0x7F	; 127
     adc:	d7 94       	ror	r13
     ade:	dd 24       	eor	r13, r13
     ae0:	d7 94       	ror	r13
     ae2:	8e 2f       	mov	r24, r30
     ae4:	86 95       	lsr	r24
     ae6:	49 2f       	mov	r20, r25
     ae8:	46 2b       	or	r20, r22
     aea:	58 2f       	mov	r21, r24
     aec:	5d 29       	or	r21, r13
     aee:	b7 01       	movw	r22, r14
     af0:	ca 01       	movw	r24, r20
     af2:	1f 91       	pop	r17
     af4:	0f 91       	pop	r16
     af6:	ff 90       	pop	r15
     af8:	ef 90       	pop	r14
     afa:	df 90       	pop	r13
     afc:	08 95       	ret

00000afe <__unpack_f>:
     afe:	fc 01       	movw	r30, r24
     b00:	db 01       	movw	r26, r22
     b02:	40 81       	ld	r20, Z
     b04:	51 81       	ldd	r21, Z+1	; 0x01
     b06:	22 81       	ldd	r18, Z+2	; 0x02
     b08:	62 2f       	mov	r22, r18
     b0a:	6f 77       	andi	r22, 0x7F	; 127
     b0c:	70 e0       	ldi	r23, 0x00	; 0
     b0e:	22 1f       	adc	r18, r18
     b10:	22 27       	eor	r18, r18
     b12:	22 1f       	adc	r18, r18
     b14:	93 81       	ldd	r25, Z+3	; 0x03
     b16:	89 2f       	mov	r24, r25
     b18:	88 0f       	add	r24, r24
     b1a:	82 2b       	or	r24, r18
     b1c:	28 2f       	mov	r18, r24
     b1e:	30 e0       	ldi	r19, 0x00	; 0
     b20:	99 1f       	adc	r25, r25
     b22:	99 27       	eor	r25, r25
     b24:	99 1f       	adc	r25, r25
     b26:	11 96       	adiw	r26, 0x01	; 1
     b28:	9c 93       	st	X, r25
     b2a:	11 97       	sbiw	r26, 0x01	; 1
     b2c:	21 15       	cp	r18, r1
     b2e:	31 05       	cpc	r19, r1
     b30:	a9 f5       	brne	.+106    	; 0xb9c <__unpack_f+0x9e>
     b32:	41 15       	cp	r20, r1
     b34:	51 05       	cpc	r21, r1
     b36:	61 05       	cpc	r22, r1
     b38:	71 05       	cpc	r23, r1
     b3a:	11 f4       	brne	.+4      	; 0xb40 <__unpack_f+0x42>
     b3c:	82 e0       	ldi	r24, 0x02	; 2
     b3e:	37 c0       	rjmp	.+110    	; 0xbae <__unpack_f+0xb0>
     b40:	82 e8       	ldi	r24, 0x82	; 130
     b42:	9f ef       	ldi	r25, 0xFF	; 255
     b44:	13 96       	adiw	r26, 0x03	; 3
     b46:	9c 93       	st	X, r25
     b48:	8e 93       	st	-X, r24
     b4a:	12 97       	sbiw	r26, 0x02	; 2
     b4c:	9a 01       	movw	r18, r20
     b4e:	ab 01       	movw	r20, r22
     b50:	67 e0       	ldi	r22, 0x07	; 7
     b52:	22 0f       	add	r18, r18
     b54:	33 1f       	adc	r19, r19
     b56:	44 1f       	adc	r20, r20
     b58:	55 1f       	adc	r21, r21
     b5a:	6a 95       	dec	r22
     b5c:	d1 f7       	brne	.-12     	; 0xb52 <__unpack_f+0x54>
     b5e:	83 e0       	ldi	r24, 0x03	; 3
     b60:	8c 93       	st	X, r24
     b62:	0d c0       	rjmp	.+26     	; 0xb7e <__unpack_f+0x80>
     b64:	22 0f       	add	r18, r18
     b66:	33 1f       	adc	r19, r19
     b68:	44 1f       	adc	r20, r20
     b6a:	55 1f       	adc	r21, r21
     b6c:	12 96       	adiw	r26, 0x02	; 2
     b6e:	8d 91       	ld	r24, X+
     b70:	9c 91       	ld	r25, X
     b72:	13 97       	sbiw	r26, 0x03	; 3
     b74:	01 97       	sbiw	r24, 0x01	; 1
     b76:	13 96       	adiw	r26, 0x03	; 3
     b78:	9c 93       	st	X, r25
     b7a:	8e 93       	st	-X, r24
     b7c:	12 97       	sbiw	r26, 0x02	; 2
     b7e:	20 30       	cpi	r18, 0x00	; 0
     b80:	80 e0       	ldi	r24, 0x00	; 0
     b82:	38 07       	cpc	r19, r24
     b84:	80 e0       	ldi	r24, 0x00	; 0
     b86:	48 07       	cpc	r20, r24
     b88:	80 e4       	ldi	r24, 0x40	; 64
     b8a:	58 07       	cpc	r21, r24
     b8c:	58 f3       	brcs	.-42     	; 0xb64 <__unpack_f+0x66>
     b8e:	14 96       	adiw	r26, 0x04	; 4
     b90:	2d 93       	st	X+, r18
     b92:	3d 93       	st	X+, r19
     b94:	4d 93       	st	X+, r20
     b96:	5c 93       	st	X, r21
     b98:	17 97       	sbiw	r26, 0x07	; 7
     b9a:	08 95       	ret
     b9c:	2f 3f       	cpi	r18, 0xFF	; 255
     b9e:	31 05       	cpc	r19, r1
     ba0:	79 f4       	brne	.+30     	; 0xbc0 <__unpack_f+0xc2>
     ba2:	41 15       	cp	r20, r1
     ba4:	51 05       	cpc	r21, r1
     ba6:	61 05       	cpc	r22, r1
     ba8:	71 05       	cpc	r23, r1
     baa:	19 f4       	brne	.+6      	; 0xbb2 <__unpack_f+0xb4>
     bac:	84 e0       	ldi	r24, 0x04	; 4
     bae:	8c 93       	st	X, r24
     bb0:	08 95       	ret
     bb2:	64 ff       	sbrs	r22, 4
     bb4:	03 c0       	rjmp	.+6      	; 0xbbc <__unpack_f+0xbe>
     bb6:	81 e0       	ldi	r24, 0x01	; 1
     bb8:	8c 93       	st	X, r24
     bba:	12 c0       	rjmp	.+36     	; 0xbe0 <__unpack_f+0xe2>
     bbc:	1c 92       	st	X, r1
     bbe:	10 c0       	rjmp	.+32     	; 0xbe0 <__unpack_f+0xe2>
     bc0:	2f 57       	subi	r18, 0x7F	; 127
     bc2:	30 40       	sbci	r19, 0x00	; 0
     bc4:	13 96       	adiw	r26, 0x03	; 3
     bc6:	3c 93       	st	X, r19
     bc8:	2e 93       	st	-X, r18
     bca:	12 97       	sbiw	r26, 0x02	; 2
     bcc:	83 e0       	ldi	r24, 0x03	; 3
     bce:	8c 93       	st	X, r24
     bd0:	87 e0       	ldi	r24, 0x07	; 7
     bd2:	44 0f       	add	r20, r20
     bd4:	55 1f       	adc	r21, r21
     bd6:	66 1f       	adc	r22, r22
     bd8:	77 1f       	adc	r23, r23
     bda:	8a 95       	dec	r24
     bdc:	d1 f7       	brne	.-12     	; 0xbd2 <__unpack_f+0xd4>
     bde:	70 64       	ori	r23, 0x40	; 64
     be0:	14 96       	adiw	r26, 0x04	; 4
     be2:	4d 93       	st	X+, r20
     be4:	5d 93       	st	X+, r21
     be6:	6d 93       	st	X+, r22
     be8:	7c 93       	st	X, r23
     bea:	17 97       	sbiw	r26, 0x07	; 7
     bec:	08 95       	ret

00000bee <__fpcmp_parts_f>:
     bee:	1f 93       	push	r17
     bf0:	dc 01       	movw	r26, r24
     bf2:	fb 01       	movw	r30, r22
     bf4:	9c 91       	ld	r25, X
     bf6:	92 30       	cpi	r25, 0x02	; 2
     bf8:	08 f4       	brcc	.+2      	; 0xbfc <__fpcmp_parts_f+0xe>
     bfa:	47 c0       	rjmp	.+142    	; 0xc8a <__fpcmp_parts_f+0x9c>
     bfc:	80 81       	ld	r24, Z
     bfe:	82 30       	cpi	r24, 0x02	; 2
     c00:	08 f4       	brcc	.+2      	; 0xc04 <__fpcmp_parts_f+0x16>
     c02:	43 c0       	rjmp	.+134    	; 0xc8a <__fpcmp_parts_f+0x9c>
     c04:	94 30       	cpi	r25, 0x04	; 4
     c06:	51 f4       	brne	.+20     	; 0xc1c <__fpcmp_parts_f+0x2e>
     c08:	11 96       	adiw	r26, 0x01	; 1
     c0a:	1c 91       	ld	r17, X
     c0c:	84 30       	cpi	r24, 0x04	; 4
     c0e:	99 f5       	brne	.+102    	; 0xc76 <__fpcmp_parts_f+0x88>
     c10:	81 81       	ldd	r24, Z+1	; 0x01
     c12:	68 2f       	mov	r22, r24
     c14:	70 e0       	ldi	r23, 0x00	; 0
     c16:	61 1b       	sub	r22, r17
     c18:	71 09       	sbc	r23, r1
     c1a:	3f c0       	rjmp	.+126    	; 0xc9a <__fpcmp_parts_f+0xac>
     c1c:	84 30       	cpi	r24, 0x04	; 4
     c1e:	21 f0       	breq	.+8      	; 0xc28 <__fpcmp_parts_f+0x3a>
     c20:	92 30       	cpi	r25, 0x02	; 2
     c22:	31 f4       	brne	.+12     	; 0xc30 <__fpcmp_parts_f+0x42>
     c24:	82 30       	cpi	r24, 0x02	; 2
     c26:	b9 f1       	breq	.+110    	; 0xc96 <__fpcmp_parts_f+0xa8>
     c28:	81 81       	ldd	r24, Z+1	; 0x01
     c2a:	88 23       	and	r24, r24
     c2c:	89 f1       	breq	.+98     	; 0xc90 <__fpcmp_parts_f+0xa2>
     c2e:	2d c0       	rjmp	.+90     	; 0xc8a <__fpcmp_parts_f+0x9c>
     c30:	11 96       	adiw	r26, 0x01	; 1
     c32:	1c 91       	ld	r17, X
     c34:	11 97       	sbiw	r26, 0x01	; 1
     c36:	82 30       	cpi	r24, 0x02	; 2
     c38:	f1 f0       	breq	.+60     	; 0xc76 <__fpcmp_parts_f+0x88>
     c3a:	81 81       	ldd	r24, Z+1	; 0x01
     c3c:	18 17       	cp	r17, r24
     c3e:	d9 f4       	brne	.+54     	; 0xc76 <__fpcmp_parts_f+0x88>
     c40:	12 96       	adiw	r26, 0x02	; 2
     c42:	2d 91       	ld	r18, X+
     c44:	3c 91       	ld	r19, X
     c46:	13 97       	sbiw	r26, 0x03	; 3
     c48:	82 81       	ldd	r24, Z+2	; 0x02
     c4a:	93 81       	ldd	r25, Z+3	; 0x03
     c4c:	82 17       	cp	r24, r18
     c4e:	93 07       	cpc	r25, r19
     c50:	94 f0       	brlt	.+36     	; 0xc76 <__fpcmp_parts_f+0x88>
     c52:	28 17       	cp	r18, r24
     c54:	39 07       	cpc	r19, r25
     c56:	bc f0       	brlt	.+46     	; 0xc86 <__fpcmp_parts_f+0x98>
     c58:	14 96       	adiw	r26, 0x04	; 4
     c5a:	8d 91       	ld	r24, X+
     c5c:	9d 91       	ld	r25, X+
     c5e:	0d 90       	ld	r0, X+
     c60:	bc 91       	ld	r27, X
     c62:	a0 2d       	mov	r26, r0
     c64:	24 81       	ldd	r18, Z+4	; 0x04
     c66:	35 81       	ldd	r19, Z+5	; 0x05
     c68:	46 81       	ldd	r20, Z+6	; 0x06
     c6a:	57 81       	ldd	r21, Z+7	; 0x07
     c6c:	28 17       	cp	r18, r24
     c6e:	39 07       	cpc	r19, r25
     c70:	4a 07       	cpc	r20, r26
     c72:	5b 07       	cpc	r21, r27
     c74:	18 f4       	brcc	.+6      	; 0xc7c <__fpcmp_parts_f+0x8e>
     c76:	11 23       	and	r17, r17
     c78:	41 f0       	breq	.+16     	; 0xc8a <__fpcmp_parts_f+0x9c>
     c7a:	0a c0       	rjmp	.+20     	; 0xc90 <__fpcmp_parts_f+0xa2>
     c7c:	82 17       	cp	r24, r18
     c7e:	93 07       	cpc	r25, r19
     c80:	a4 07       	cpc	r26, r20
     c82:	b5 07       	cpc	r27, r21
     c84:	40 f4       	brcc	.+16     	; 0xc96 <__fpcmp_parts_f+0xa8>
     c86:	11 23       	and	r17, r17
     c88:	19 f0       	breq	.+6      	; 0xc90 <__fpcmp_parts_f+0xa2>
     c8a:	61 e0       	ldi	r22, 0x01	; 1
     c8c:	70 e0       	ldi	r23, 0x00	; 0
     c8e:	05 c0       	rjmp	.+10     	; 0xc9a <__fpcmp_parts_f+0xac>
     c90:	6f ef       	ldi	r22, 0xFF	; 255
     c92:	7f ef       	ldi	r23, 0xFF	; 255
     c94:	02 c0       	rjmp	.+4      	; 0xc9a <__fpcmp_parts_f+0xac>
     c96:	60 e0       	ldi	r22, 0x00	; 0
     c98:	70 e0       	ldi	r23, 0x00	; 0
     c9a:	cb 01       	movw	r24, r22
     c9c:	1f 91       	pop	r17
     c9e:	08 95       	ret

00000ca0 <USART_voidInit>:
#include "USART_INTERFACE.h"
#include "USART_RIGSTER.h"
#include "USART_PRIVET.h"

void USART_voidInit(void)
{
     ca0:	df 93       	push	r29
     ca2:	cf 93       	push	r28
     ca4:	0f 92       	push	r0
     ca6:	cd b7       	in	r28, 0x3d	; 61
     ca8:	de b7       	in	r29, 0x3e	; 62
	/*set BUAD rate*/
	CLR_BIT(UCSRA,UCSRA_U2X);
     caa:	ab e2       	ldi	r26, 0x2B	; 43
     cac:	b0 e0       	ldi	r27, 0x00	; 0
     cae:	eb e2       	ldi	r30, 0x2B	; 43
     cb0:	f0 e0       	ldi	r31, 0x00	; 0
     cb2:	80 81       	ld	r24, Z
     cb4:	8d 7f       	andi	r24, 0xFD	; 253
     cb6:	8c 93       	st	X, r24
	UBRRL=51;
     cb8:	e9 e2       	ldi	r30, 0x29	; 41
     cba:	f0 e0       	ldi	r31, 0x00	; 0
     cbc:	83 e3       	ldi	r24, 0x33	; 51
     cbe:	80 83       	st	Z, r24

	u8 Local_u8Value=0;
     cc0:	19 82       	std	Y+1, r1	; 0x01
	/*Using UCSRC register*/
	SET_BIT(Local_u8Value,UCSRC_URSEL);
     cc2:	89 81       	ldd	r24, Y+1	; 0x01
     cc4:	80 68       	ori	r24, 0x80	; 128
     cc6:	89 83       	std	Y+1, r24	; 0x01

	//*Asynchronous*/
	CLR_BIT(Local_u8Value,UCSRC_UMSEL);
     cc8:	89 81       	ldd	r24, Y+1	; 0x01
     cca:	8f 7b       	andi	r24, 0xBF	; 191
     ccc:	89 83       	std	Y+1, r24	; 0x01
	/*no parity*/
	CLR_BIT(Local_u8Value,UCSRC_UPM1);
     cce:	89 81       	ldd	r24, Y+1	; 0x01
     cd0:	8f 7d       	andi	r24, 0xDF	; 223
     cd2:	89 83       	std	Y+1, r24	; 0x01
	CLR_BIT(Local_u8Value,UCSRC_UPM0);
     cd4:	89 81       	ldd	r24, Y+1	; 0x01
     cd6:	8f 7e       	andi	r24, 0xEF	; 239
     cd8:	89 83       	std	Y+1, r24	; 0x01


	/**one stop bit*/
	CLR_BIT(Local_u8Value,UCSRC_USBS);
     cda:	89 81       	ldd	r24, Y+1	; 0x01
     cdc:	87 7f       	andi	r24, 0xF7	; 247
     cde:	89 83       	std	Y+1, r24	; 0x01

	/*on char size 8-bit mode*/
	SET_BIT(Local_u8Value,UCSRC_UCSZ1);
     ce0:	89 81       	ldd	r24, Y+1	; 0x01
     ce2:	84 60       	ori	r24, 0x04	; 4
     ce4:	89 83       	std	Y+1, r24	; 0x01
	SET_BIT(Local_u8Value,UCSRC_UCSZ0);
     ce6:	89 81       	ldd	r24, Y+1	; 0x01
     ce8:	82 60       	ori	r24, 0x02	; 2
     cea:	89 83       	std	Y+1, r24	; 0x01
	CLR_BIT(UCSRB,UCSRB_UCSZ2);
     cec:	aa e2       	ldi	r26, 0x2A	; 42
     cee:	b0 e0       	ldi	r27, 0x00	; 0
     cf0:	ea e2       	ldi	r30, 0x2A	; 42
     cf2:	f0 e0       	ldi	r31, 0x00	; 0
     cf4:	80 81       	ld	r24, Z
     cf6:	8b 7f       	andi	r24, 0xFB	; 251
     cf8:	8c 93       	st	X, r24

	UCSRC=Local_u8Value;
     cfa:	e0 e4       	ldi	r30, 0x40	; 64
     cfc:	f0 e0       	ldi	r31, 0x00	; 0
     cfe:	89 81       	ldd	r24, Y+1	; 0x01
     d00:	80 83       	st	Z, r24

	SET_BIT(UCSRB,UCSRB_TXEN);    //transmitter enable
     d02:	aa e2       	ldi	r26, 0x2A	; 42
     d04:	b0 e0       	ldi	r27, 0x00	; 0
     d06:	ea e2       	ldi	r30, 0x2A	; 42
     d08:	f0 e0       	ldi	r31, 0x00	; 0
     d0a:	80 81       	ld	r24, Z
     d0c:	88 60       	ori	r24, 0x08	; 8
     d0e:	8c 93       	st	X, r24
	SET_BIT(UCSRB,UCSRB_RXEN);    //receiver   enable
     d10:	aa e2       	ldi	r26, 0x2A	; 42
     d12:	b0 e0       	ldi	r27, 0x00	; 0
     d14:	ea e2       	ldi	r30, 0x2A	; 42
     d16:	f0 e0       	ldi	r31, 0x00	; 0
     d18:	80 81       	ld	r24, Z
     d1a:	80 61       	ori	r24, 0x10	; 16
     d1c:	8c 93       	st	X, r24

}
     d1e:	0f 90       	pop	r0
     d20:	cf 91       	pop	r28
     d22:	df 91       	pop	r29
     d24:	08 95       	ret

00000d26 <USART_u8Read>:



u8 USART_u8Read()
{
     d26:	df 93       	push	r29
     d28:	cf 93       	push	r28
     d2a:	cd b7       	in	r28, 0x3d	; 61
     d2c:	de b7       	in	r29, 0x3e	; 62
	while(GET_BIT(UCSRA,UCSRA_RXC)==0);
     d2e:	eb e2       	ldi	r30, 0x2B	; 43
     d30:	f0 e0       	ldi	r31, 0x00	; 0
     d32:	80 81       	ld	r24, Z
     d34:	88 23       	and	r24, r24
     d36:	dc f7       	brge	.-10     	; 0xd2e <USART_u8Read+0x8>
	return UDR;
     d38:	ec e2       	ldi	r30, 0x2C	; 44
     d3a:	f0 e0       	ldi	r31, 0x00	; 0
     d3c:	80 81       	ld	r24, Z
}
     d3e:	cf 91       	pop	r28
     d40:	df 91       	pop	r29
     d42:	08 95       	ret

00000d44 <USART_voidSend>:

void USART_voidSend(u8 Copy_data)
{
     d44:	df 93       	push	r29
     d46:	cf 93       	push	r28
     d48:	0f 92       	push	r0
     d4a:	cd b7       	in	r28, 0x3d	; 61
     d4c:	de b7       	in	r29, 0x3e	; 62
     d4e:	89 83       	std	Y+1, r24	; 0x01
	while(GET_BIT(UCSRA,UCSRA_UDRE)==0);
     d50:	eb e2       	ldi	r30, 0x2B	; 43
     d52:	f0 e0       	ldi	r31, 0x00	; 0
     d54:	80 81       	ld	r24, Z
     d56:	82 95       	swap	r24
     d58:	86 95       	lsr	r24
     d5a:	87 70       	andi	r24, 0x07	; 7
     d5c:	88 2f       	mov	r24, r24
     d5e:	90 e0       	ldi	r25, 0x00	; 0
     d60:	81 70       	andi	r24, 0x01	; 1
     d62:	90 70       	andi	r25, 0x00	; 0
     d64:	00 97       	sbiw	r24, 0x00	; 0
     d66:	a1 f3       	breq	.-24     	; 0xd50 <USART_voidSend+0xc>
	UDR=Copy_data;
     d68:	ec e2       	ldi	r30, 0x2C	; 44
     d6a:	f0 e0       	ldi	r31, 0x00	; 0
     d6c:	89 81       	ldd	r24, Y+1	; 0x01
     d6e:	80 83       	st	Z, r24

}
     d70:	0f 90       	pop	r0
     d72:	cf 91       	pop	r28
     d74:	df 91       	pop	r29
     d76:	08 95       	ret

00000d78 <USART_SendString>:

void USART_SendString(u8* Copy_data)
{
     d78:	df 93       	push	r29
     d7a:	cf 93       	push	r28
     d7c:	00 d0       	rcall	.+0      	; 0xd7e <USART_SendString+0x6>
     d7e:	0f 92       	push	r0
     d80:	cd b7       	in	r28, 0x3d	; 61
     d82:	de b7       	in	r29, 0x3e	; 62
     d84:	9b 83       	std	Y+3, r25	; 0x03
     d86:	8a 83       	std	Y+2, r24	; 0x02
	u8 i=0;
     d88:	19 82       	std	Y+1, r1	; 0x01
     d8a:	0e c0       	rjmp	.+28     	; 0xda8 <USART_SendString+0x30>
	while(Copy_data[i]!='\0')
	{
		USART_voidSend(Copy_data[i]);
     d8c:	89 81       	ldd	r24, Y+1	; 0x01
     d8e:	28 2f       	mov	r18, r24
     d90:	30 e0       	ldi	r19, 0x00	; 0
     d92:	8a 81       	ldd	r24, Y+2	; 0x02
     d94:	9b 81       	ldd	r25, Y+3	; 0x03
     d96:	fc 01       	movw	r30, r24
     d98:	e2 0f       	add	r30, r18
     d9a:	f3 1f       	adc	r31, r19
     d9c:	80 81       	ld	r24, Z
     d9e:	0e 94 a2 06 	call	0xd44	; 0xd44 <USART_voidSend>
		i++;
     da2:	89 81       	ldd	r24, Y+1	; 0x01
     da4:	8f 5f       	subi	r24, 0xFF	; 255
     da6:	89 83       	std	Y+1, r24	; 0x01
}

void USART_SendString(u8* Copy_data)
{
	u8 i=0;
	while(Copy_data[i]!='\0')
     da8:	89 81       	ldd	r24, Y+1	; 0x01
     daa:	28 2f       	mov	r18, r24
     dac:	30 e0       	ldi	r19, 0x00	; 0
     dae:	8a 81       	ldd	r24, Y+2	; 0x02
     db0:	9b 81       	ldd	r25, Y+3	; 0x03
     db2:	fc 01       	movw	r30, r24
     db4:	e2 0f       	add	r30, r18
     db6:	f3 1f       	adc	r31, r19
     db8:	80 81       	ld	r24, Z
     dba:	88 23       	and	r24, r24
     dbc:	39 f7       	brne	.-50     	; 0xd8c <USART_SendString+0x14>
	{
		USART_voidSend(Copy_data[i]);
		i++;
	}
}
     dbe:	0f 90       	pop	r0
     dc0:	0f 90       	pop	r0
     dc2:	0f 90       	pop	r0
     dc4:	cf 91       	pop	r28
     dc6:	df 91       	pop	r29
     dc8:	08 95       	ret

00000dca <USART_ReciveString>:

u8* USART_ReciveString()
{
     dca:	df 93       	push	r29
     dcc:	cf 93       	push	r28
     dce:	00 d0       	rcall	.+0      	; 0xdd0 <USART_ReciveString+0x6>
     dd0:	00 d0       	rcall	.+0      	; 0xdd2 <USART_ReciveString+0x8>
     dd2:	cd b7       	in	r28, 0x3d	; 61
     dd4:	de b7       	in	r29, 0x3e	; 62
	static u8 string[50]={0};
	for(u8 i=0;i<50;i++){string[i]=0;}			//reset the arr
     dd6:	19 82       	std	Y+1, r1	; 0x01
     dd8:	0a c0       	rjmp	.+20     	; 0xdee <USART_ReciveString+0x24>
     dda:	89 81       	ldd	r24, Y+1	; 0x01
     ddc:	88 2f       	mov	r24, r24
     dde:	90 e0       	ldi	r25, 0x00	; 0
     de0:	fc 01       	movw	r30, r24
     de2:	ec 5d       	subi	r30, 0xDC	; 220
     de4:	fd 4f       	sbci	r31, 0xFD	; 253
     de6:	10 82       	st	Z, r1
     de8:	89 81       	ldd	r24, Y+1	; 0x01
     dea:	8f 5f       	subi	r24, 0xFF	; 255
     dec:	89 83       	std	Y+1, r24	; 0x01
     dee:	89 81       	ldd	r24, Y+1	; 0x01
     df0:	82 33       	cpi	r24, 0x32	; 50
     df2:	98 f3       	brcs	.-26     	; 0xdda <USART_ReciveString+0x10>

	u8 flag=0,i=0;										//counter
     df4:	1c 82       	std	Y+4, r1	; 0x04
     df6:	1b 82       	std	Y+3, r1	; 0x03
	u8 x=USART_u8Read();					//to chick if Enter is get first
     df8:	0e 94 93 06 	call	0xd26	; 0xd26 <USART_u8Read>
     dfc:	8a 83       	std	Y+2, r24	; 0x02
     dfe:	2a c0       	rjmp	.+84     	; 0xe54 <USART_ReciveString+0x8a>
	while(x !=0x0D)								//Enter hex represintaion
	{
		string[i]=x;
     e00:	8b 81       	ldd	r24, Y+3	; 0x03
     e02:	88 2f       	mov	r24, r24
     e04:	90 e0       	ldi	r25, 0x00	; 0
     e06:	fc 01       	movw	r30, r24
     e08:	ec 5d       	subi	r30, 0xDC	; 220
     e0a:	fd 4f       	sbci	r31, 0xFD	; 253
     e0c:	8a 81       	ldd	r24, Y+2	; 0x02
     e0e:	80 83       	st	Z, r24
		x=USART_u8Read();
     e10:	0e 94 93 06 	call	0xd26	; 0xd26 <USART_u8Read>
     e14:	8a 83       	std	Y+2, r24	; 0x02
		i++;
     e16:	8b 81       	ldd	r24, Y+3	; 0x03
     e18:	8f 5f       	subi	r24, 0xFF	; 255
     e1a:	8b 83       	std	Y+3, r24	; 0x03

		if(x==0x08)							//delete hex represintaion
     e1c:	8a 81       	ldd	r24, Y+2	; 0x02
     e1e:	88 30       	cpi	r24, 0x08	; 8
     e20:	91 f4       	brne	.+36     	; 0xe46 <USART_ReciveString+0x7c>
		{
			i-=2;
     e22:	8b 81       	ldd	r24, Y+3	; 0x03
     e24:	82 50       	subi	r24, 0x02	; 2
     e26:	8b 83       	std	Y+3, r24	; 0x03
			x=USART_u8Read();
     e28:	0e 94 93 06 	call	0xd26	; 0xd26 <USART_u8Read>
     e2c:	8a 83       	std	Y+2, r24	; 0x02
     e2e:	08 c0       	rjmp	.+16     	; 0xe40 <USART_ReciveString+0x76>
			while(x==0x08)
			{
				i--;
     e30:	8b 81       	ldd	r24, Y+3	; 0x03
     e32:	81 50       	subi	r24, 0x01	; 1
     e34:	8b 83       	std	Y+3, r24	; 0x03
				x=USART_u8Read();
     e36:	0e 94 93 06 	call	0xd26	; 0xd26 <USART_u8Read>
     e3a:	8a 83       	std	Y+2, r24	; 0x02
				flag=1;
     e3c:	81 e0       	ldi	r24, 0x01	; 1
     e3e:	8c 83       	std	Y+4, r24	; 0x04

		if(x==0x08)							//delete hex represintaion
		{
			i-=2;
			x=USART_u8Read();
			while(x==0x08)
     e40:	8a 81       	ldd	r24, Y+2	; 0x02
     e42:	88 30       	cpi	r24, 0x08	; 8
     e44:	a9 f3       	breq	.-22     	; 0xe30 <USART_ReciveString+0x66>
				x=USART_u8Read();
				flag=1;
			}

		}
		if(flag==1){i++;flag=0;}
     e46:	8c 81       	ldd	r24, Y+4	; 0x04
     e48:	81 30       	cpi	r24, 0x01	; 1
     e4a:	21 f4       	brne	.+8      	; 0xe54 <USART_ReciveString+0x8a>
     e4c:	8b 81       	ldd	r24, Y+3	; 0x03
     e4e:	8f 5f       	subi	r24, 0xFF	; 255
     e50:	8b 83       	std	Y+3, r24	; 0x03
     e52:	1c 82       	std	Y+4, r1	; 0x04
	static u8 string[50]={0};
	for(u8 i=0;i<50;i++){string[i]=0;}			//reset the arr

	u8 flag=0,i=0;										//counter
	u8 x=USART_u8Read();					//to chick if Enter is get first
	while(x !=0x0D)								//Enter hex represintaion
     e54:	8a 81       	ldd	r24, Y+2	; 0x02
     e56:	8d 30       	cpi	r24, 0x0D	; 13
     e58:	99 f6       	brne	.-90     	; 0xe00 <USART_ReciveString+0x36>
     e5a:	0a c0       	rjmp	.+20     	; 0xe70 <USART_ReciveString+0xa6>

		}
		if(flag==1){i++;flag=0;}
	}

	for(;i<50;i++){string[i]=0;}
     e5c:	8b 81       	ldd	r24, Y+3	; 0x03
     e5e:	88 2f       	mov	r24, r24
     e60:	90 e0       	ldi	r25, 0x00	; 0
     e62:	fc 01       	movw	r30, r24
     e64:	ec 5d       	subi	r30, 0xDC	; 220
     e66:	fd 4f       	sbci	r31, 0xFD	; 253
     e68:	10 82       	st	Z, r1
     e6a:	8b 81       	ldd	r24, Y+3	; 0x03
     e6c:	8f 5f       	subi	r24, 0xFF	; 255
     e6e:	8b 83       	std	Y+3, r24	; 0x03
     e70:	8b 81       	ldd	r24, Y+3	; 0x03
     e72:	82 33       	cpi	r24, 0x32	; 50
     e74:	98 f3       	brcs	.-26     	; 0xe5c <USART_ReciveString+0x92>
	return string;
     e76:	84 e2       	ldi	r24, 0x24	; 36
     e78:	92 e0       	ldi	r25, 0x02	; 2
}
     e7a:	0f 90       	pop	r0
     e7c:	0f 90       	pop	r0
     e7e:	0f 90       	pop	r0
     e80:	0f 90       	pop	r0
     e82:	cf 91       	pop	r28
     e84:	df 91       	pop	r29
     e86:	08 95       	ret

00000e88 <time_for_1ms>:
static u16 ms=0;



static void time_for_1ms()
{
     e88:	df 93       	push	r29
     e8a:	cf 93       	push	r28
     e8c:	cd b7       	in	r28, 0x3d	; 61
     e8e:	de b7       	in	r29, 0x3e	; 62
	static u8 counter=0;
	counter++;
     e90:	80 91 5c 02 	lds	r24, 0x025C
     e94:	8f 5f       	subi	r24, 0xFF	; 255
     e96:	80 93 5c 02 	sts	0x025C, r24
	if(counter == 4)
     e9a:	80 91 5c 02 	lds	r24, 0x025C
     e9e:	84 30       	cpi	r24, 0x04	; 4
     ea0:	79 f4       	brne	.+30     	; 0xec0 <time_for_1ms+0x38>
	{
		counter=0;
     ea2:	10 92 5c 02 	sts	0x025C, r1
		ms++;
     ea6:	80 91 5a 02 	lds	r24, 0x025A
     eaa:	90 91 5b 02 	lds	r25, 0x025B
     eae:	01 96       	adiw	r24, 0x01	; 1
     eb0:	90 93 5b 02 	sts	0x025B, r25
     eb4:	80 93 5a 02 	sts	0x025A, r24
		TCNT0=20;
     eb8:	e2 e5       	ldi	r30, 0x52	; 82
     eba:	f0 e0       	ldi	r31, 0x00	; 0
     ebc:	84 e1       	ldi	r24, 0x14	; 20
     ebe:	80 83       	st	Z, r24
	}
}
     ec0:	cf 91       	pop	r28
     ec2:	df 91       	pop	r29
     ec4:	08 95       	ret

00000ec6 <Timer_init>:

void Timer_init()
{
     ec6:	df 93       	push	r29
     ec8:	cf 93       	push	r28
     eca:	cd b7       	in	r28, 0x3d	; 61
     ecc:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TCCR0,TCCR0_WGM00);
#elif Mode == CTC
	SET_BIT(TCCR0,TCCR0_WGM01);
	CLR_BIT(TCCR0,TCCR0_WGM00);
#elif Mode == Fast_PWM
	SET_BIT(TCCR0,TCCR0_WGM01);
     ece:	a3 e5       	ldi	r26, 0x53	; 83
     ed0:	b0 e0       	ldi	r27, 0x00	; 0
     ed2:	e3 e5       	ldi	r30, 0x53	; 83
     ed4:	f0 e0       	ldi	r31, 0x00	; 0
     ed6:	80 81       	ld	r24, Z
     ed8:	88 60       	ori	r24, 0x08	; 8
     eda:	8c 93       	st	X, r24
	SET_BIT(TCCR0,TCCR0_WGM00);
     edc:	a3 e5       	ldi	r26, 0x53	; 83
     ede:	b0 e0       	ldi	r27, 0x00	; 0
     ee0:	e3 e5       	ldi	r30, 0x53	; 83
     ee2:	f0 e0       	ldi	r31, 0x00	; 0
     ee4:	80 81       	ld	r24, Z
     ee6:	80 64       	ori	r24, 0x40	; 64
     ee8:	8c 93       	st	X, r24
	TIMER0_FastPwmMode(NonInvertingMode);
     eea:	81 e0       	ldi	r24, 0x01	; 1
     eec:	0e 94 9b 07 	call	0xf36	; 0xf36 <TIMER0_FastPwmMode>
#elif CLOCK == presquler_8
	CLR_BIT(TCCR0,TCCR0_CS02);
	SET_BIT(TCCR0,TCCR0_CS01);
	CLR_BIT(TCCR0,TCCR0_CS00);
#elif CLOCK == presquler_64
	CLR_BIT(TCCR0,TCCR0_CS02);
     ef0:	a3 e5       	ldi	r26, 0x53	; 83
     ef2:	b0 e0       	ldi	r27, 0x00	; 0
     ef4:	e3 e5       	ldi	r30, 0x53	; 83
     ef6:	f0 e0       	ldi	r31, 0x00	; 0
     ef8:	80 81       	ld	r24, Z
     efa:	8b 7f       	andi	r24, 0xFB	; 251
     efc:	8c 93       	st	X, r24
	SET_BIT(TCCR0,TCCR0_CS01);
     efe:	a3 e5       	ldi	r26, 0x53	; 83
     f00:	b0 e0       	ldi	r27, 0x00	; 0
     f02:	e3 e5       	ldi	r30, 0x53	; 83
     f04:	f0 e0       	ldi	r31, 0x00	; 0
     f06:	80 81       	ld	r24, Z
     f08:	82 60       	ori	r24, 0x02	; 2
     f0a:	8c 93       	st	X, r24
	SET_BIT(TCCR0,TCCR0_CS00);
     f0c:	a3 e5       	ldi	r26, 0x53	; 83
     f0e:	b0 e0       	ldi	r27, 0x00	; 0
     f10:	e3 e5       	ldi	r30, 0x53	; 83
     f12:	f0 e0       	ldi	r31, 0x00	; 0
     f14:	80 81       	ld	r24, Z
     f16:	81 60       	ori	r24, 0x01	; 1
     f18:	8c 93       	st	X, r24


#endif

	/*Output compara mach interuput enable*/
	SET_BIT(TIMSK,TIMSK_OCIE0);
     f1a:	a9 e5       	ldi	r26, 0x59	; 89
     f1c:	b0 e0       	ldi	r27, 0x00	; 0
     f1e:	e9 e5       	ldi	r30, 0x59	; 89
     f20:	f0 e0       	ldi	r31, 0x00	; 0
     f22:	80 81       	ld	r24, Z
     f24:	82 60       	ori	r24, 0x02	; 2
     f26:	8c 93       	st	X, r24


	/*Set compare mach value*/
	OCR0=75;
     f28:	ec e5       	ldi	r30, 0x5C	; 92
     f2a:	f0 e0       	ldi	r31, 0x00	; 0
     f2c:	8b e4       	ldi	r24, 0x4B	; 75
     f2e:	80 83       	st	Z, r24
}
     f30:	cf 91       	pop	r28
     f32:	df 91       	pop	r29
     f34:	08 95       	ret

00000f36 <TIMER0_FastPwmMode>:

void TIMER0_FastPwmMode(u8 FAST_PWM_MODE)
{
     f36:	df 93       	push	r29
     f38:	cf 93       	push	r28
     f3a:	0f 92       	push	r0
     f3c:	cd b7       	in	r28, 0x3d	; 61
     f3e:	de b7       	in	r29, 0x3e	; 62
     f40:	89 83       	std	Y+1, r24	; 0x01
	if(FAST_PWM_MODE ==NonInvertingMode)
     f42:	89 81       	ldd	r24, Y+1	; 0x01
     f44:	81 30       	cpi	r24, 0x01	; 1
     f46:	79 f4       	brne	.+30     	; 0xf66 <TIMER0_FastPwmMode+0x30>
	{
		SET_BIT(TCCR0,TCCR0_COM01);
     f48:	a3 e5       	ldi	r26, 0x53	; 83
     f4a:	b0 e0       	ldi	r27, 0x00	; 0
     f4c:	e3 e5       	ldi	r30, 0x53	; 83
     f4e:	f0 e0       	ldi	r31, 0x00	; 0
     f50:	80 81       	ld	r24, Z
     f52:	80 62       	ori	r24, 0x20	; 32
     f54:	8c 93       	st	X, r24
		CLR_BIT(TCCR0,TCCR0_COM00);
     f56:	a3 e5       	ldi	r26, 0x53	; 83
     f58:	b0 e0       	ldi	r27, 0x00	; 0
     f5a:	e3 e5       	ldi	r30, 0x53	; 83
     f5c:	f0 e0       	ldi	r31, 0x00	; 0
     f5e:	80 81       	ld	r24, Z
     f60:	8f 7e       	andi	r24, 0xEF	; 239
     f62:	8c 93       	st	X, r24
     f64:	11 c0       	rjmp	.+34     	; 0xf88 <TIMER0_FastPwmMode+0x52>
	}
	else if(FAST_PWM_MODE ==InvertingMode)
     f66:	89 81       	ldd	r24, Y+1	; 0x01
     f68:	82 30       	cpi	r24, 0x02	; 2
     f6a:	71 f4       	brne	.+28     	; 0xf88 <TIMER0_FastPwmMode+0x52>
	{
		SET_BIT(TCCR0,TCCR0_COM01);
     f6c:	a3 e5       	ldi	r26, 0x53	; 83
     f6e:	b0 e0       	ldi	r27, 0x00	; 0
     f70:	e3 e5       	ldi	r30, 0x53	; 83
     f72:	f0 e0       	ldi	r31, 0x00	; 0
     f74:	80 81       	ld	r24, Z
     f76:	80 62       	ori	r24, 0x20	; 32
     f78:	8c 93       	st	X, r24
		SET_BIT(TCCR0,TCCR0_COM00);
     f7a:	a3 e5       	ldi	r26, 0x53	; 83
     f7c:	b0 e0       	ldi	r27, 0x00	; 0
     f7e:	e3 e5       	ldi	r30, 0x53	; 83
     f80:	f0 e0       	ldi	r31, 0x00	; 0
     f82:	80 81       	ld	r24, Z
     f84:	80 61       	ori	r24, 0x10	; 16
     f86:	8c 93       	st	X, r24
	}
}
     f88:	0f 90       	pop	r0
     f8a:	cf 91       	pop	r28
     f8c:	df 91       	pop	r29
     f8e:	08 95       	ret

00000f90 <TIMER_OC0State>:

void TIMER_OC0State()
{
     f90:	df 93       	push	r29
     f92:	cf 93       	push	r28
     f94:	cd b7       	in	r28, 0x3d	; 61
     f96:	de b7       	in	r29, 0x3e	; 62
#if OC0State ==  disconnected
	CLR_BIT(TCCR0,TCCR0_COM01);
	CLR_BIT(TCCR0,TCCR0_COM00);
#elif OC0State == Toggle
	CLR_BIT(TCCR0,TCCR0_COM01);
     f98:	a3 e5       	ldi	r26, 0x53	; 83
     f9a:	b0 e0       	ldi	r27, 0x00	; 0
     f9c:	e3 e5       	ldi	r30, 0x53	; 83
     f9e:	f0 e0       	ldi	r31, 0x00	; 0
     fa0:	80 81       	ld	r24, Z
     fa2:	8f 7d       	andi	r24, 0xDF	; 223
     fa4:	8c 93       	st	X, r24
	SET_BIT(TCCR0,TCCR0_COM00);
     fa6:	a3 e5       	ldi	r26, 0x53	; 83
     fa8:	b0 e0       	ldi	r27, 0x00	; 0
     faa:	e3 e5       	ldi	r30, 0x53	; 83
     fac:	f0 e0       	ldi	r31, 0x00	; 0
     fae:	80 81       	ld	r24, Z
     fb0:	80 61       	ori	r24, 0x10	; 16
     fb2:	8c 93       	st	X, r24
	SET_BIT(TCCR0,TCCR0_COM01);
	SET_BIT(TCCR0,TCCR0_COM00);
#else
#error "Warning :OC0State is not correct "
#endif
}
     fb4:	cf 91       	pop	r28
     fb6:	df 91       	pop	r29
     fb8:	08 95       	ret

00000fba <TIMER_SetOCR0TO>:
void TIMER_SetOCR0TO(u8 num)
{
     fba:	df 93       	push	r29
     fbc:	cf 93       	push	r28
     fbe:	0f 92       	push	r0
     fc0:	cd b7       	in	r28, 0x3d	; 61
     fc2:	de b7       	in	r29, 0x3e	; 62
     fc4:	89 83       	std	Y+1, r24	; 0x01
	OCR0=num;
     fc6:	ec e5       	ldi	r30, 0x5C	; 92
     fc8:	f0 e0       	ldi	r31, 0x00	; 0
     fca:	89 81       	ldd	r24, Y+1	; 0x01
     fcc:	80 83       	st	Z, r24
}
     fce:	0f 90       	pop	r0
     fd0:	cf 91       	pop	r28
     fd2:	df 91       	pop	r29
     fd4:	08 95       	ret

00000fd6 <TIMER_SetTCNT0TO>:
void TIMER_SetTCNT0TO(u8 num)
{
     fd6:	df 93       	push	r29
     fd8:	cf 93       	push	r28
     fda:	0f 92       	push	r0
     fdc:	cd b7       	in	r28, 0x3d	; 61
     fde:	de b7       	in	r29, 0x3e	; 62
     fe0:	89 83       	std	Y+1, r24	; 0x01
	TCNT0=num;
     fe2:	e2 e5       	ldi	r30, 0x52	; 82
     fe4:	f0 e0       	ldi	r31, 0x00	; 0
     fe6:	89 81       	ldd	r24, Y+1	; 0x01
     fe8:	80 83       	st	Z, r24
}
     fea:	0f 90       	pop	r0
     fec:	cf 91       	pop	r28
     fee:	df 91       	pop	r29
     ff0:	08 95       	ret

00000ff2 <TIMER_delay_ms>:

void TIMER_delay_ms(u16 time_ms)
{
     ff2:	df 93       	push	r29
     ff4:	cf 93       	push	r28
     ff6:	00 d0       	rcall	.+0      	; 0xff8 <TIMER_delay_ms+0x6>
     ff8:	cd b7       	in	r28, 0x3d	; 61
     ffa:	de b7       	in	r29, 0x3e	; 62
     ffc:	9a 83       	std	Y+2, r25	; 0x02
     ffe:	89 83       	std	Y+1, r24	; 0x01
		SET_BIT(TCCR0,TCCR0_CS01);
		CLR_BIT(TCCR0,TCCR0_CS00);

	 * **/

	GIE_voidEnable();
    1000:	0e 94 8c 09 	call	0x1318	; 0x1318 <GIE_voidEnable>
	/*To Enable Interubt*/
	TCCR0 |=0b00000010;
    1004:	a3 e5       	ldi	r26, 0x53	; 83
    1006:	b0 e0       	ldi	r27, 0x00	; 0
    1008:	e3 e5       	ldi	r30, 0x53	; 83
    100a:	f0 e0       	ldi	r31, 0x00	; 0
    100c:	80 81       	ld	r24, Z
    100e:	82 60       	ori	r24, 0x02	; 2
    1010:	8c 93       	st	X, r24
	TCNT0=20;
    1012:	e2 e5       	ldi	r30, 0x52	; 82
    1014:	f0 e0       	ldi	r31, 0x00	; 0
    1016:	84 e1       	ldi	r24, 0x14	; 20
    1018:	80 83       	st	Z, r24
	TIMER_SetCallBack(&time_for_1ms);
    101a:	84 e4       	ldi	r24, 0x44	; 68
    101c:	97 e0       	ldi	r25, 0x07	; 7
    101e:	0e 94 2a 08 	call	0x1054	; 0x1054 <TIMER_SetCallBack>

	/*Enable overflow interupt*/
	SET_BIT(TIMSK,TIMSK_TOIE0);
    1022:	a9 e5       	ldi	r26, 0x59	; 89
    1024:	b0 e0       	ldi	r27, 0x00	; 0
    1026:	e9 e5       	ldi	r30, 0x59	; 89
    1028:	f0 e0       	ldi	r31, 0x00	; 0
    102a:	80 81       	ld	r24, Z
    102c:	81 60       	ori	r24, 0x01	; 1
    102e:	8c 93       	st	X, r24

	while(ms != time_ms)
    1030:	20 91 5a 02 	lds	r18, 0x025A
    1034:	30 91 5b 02 	lds	r19, 0x025B
    1038:	89 81       	ldd	r24, Y+1	; 0x01
    103a:	9a 81       	ldd	r25, Y+2	; 0x02
    103c:	28 17       	cp	r18, r24
    103e:	39 07       	cpc	r19, r25
    1040:	b9 f7       	brne	.-18     	; 0x1030 <TIMER_delay_ms+0x3e>
	{}
	ms =0;
    1042:	10 92 5b 02 	sts	0x025B, r1
    1046:	10 92 5a 02 	sts	0x025A, r1
}
    104a:	0f 90       	pop	r0
    104c:	0f 90       	pop	r0
    104e:	cf 91       	pop	r28
    1050:	df 91       	pop	r29
    1052:	08 95       	ret

00001054 <TIMER_SetCallBack>:




u8 TIMER_SetCallBack(void (*Copy_pvCallBackFunc)(void))
{
    1054:	df 93       	push	r29
    1056:	cf 93       	push	r28
    1058:	00 d0       	rcall	.+0      	; 0x105a <TIMER_SetCallBack+0x6>
    105a:	0f 92       	push	r0
    105c:	cd b7       	in	r28, 0x3d	; 61
    105e:	de b7       	in	r29, 0x3e	; 62
    1060:	9b 83       	std	Y+3, r25	; 0x03
    1062:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8ErrorStauts=OK;
    1064:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_pvCallBackFunc != NULL)
    1066:	8a 81       	ldd	r24, Y+2	; 0x02
    1068:	9b 81       	ldd	r25, Y+3	; 0x03
    106a:	00 97       	sbiw	r24, 0x00	; 0
    106c:	31 f0       	breq	.+12     	; 0x107a <TIMER_SetCallBack+0x26>
	{
		TIMER0_pvCallBackFunc=Copy_pvCallBackFunc;
    106e:	8a 81       	ldd	r24, Y+2	; 0x02
    1070:	9b 81       	ldd	r25, Y+3	; 0x03
    1072:	90 93 57 02 	sts	0x0257, r25
    1076:	80 93 56 02 	sts	0x0256, r24
	}
	else
	{

	}
	return Local_u8ErrorStauts;
    107a:	89 81       	ldd	r24, Y+1	; 0x01
}
    107c:	0f 90       	pop	r0
    107e:	0f 90       	pop	r0
    1080:	0f 90       	pop	r0
    1082:	cf 91       	pop	r28
    1084:	df 91       	pop	r29
    1086:	08 95       	ret

00001088 <ICU_Init>:

void ICU_Init()
{
    1088:	df 93       	push	r29
    108a:	cf 93       	push	r28
    108c:	cd b7       	in	r28, 0x3d	; 61
    108e:	de b7       	in	r29, 0x3e	; 62

	///**Set to rising eddge*/
	SET_BIT(TCCR1B,TCCR1B_ICES1);
    1090:	ae e4       	ldi	r26, 0x4E	; 78
    1092:	b0 e0       	ldi	r27, 0x00	; 0
    1094:	ee e4       	ldi	r30, 0x4E	; 78
    1096:	f0 e0       	ldi	r31, 0x00	; 0
    1098:	80 81       	ld	r24, Z
    109a:	80 64       	ori	r24, 0x40	; 64
    109c:	8c 93       	st	X, r24
	/*Enable interupt*/
	SET_BIT(TIMSK,TIMSK_TICIE1);
    109e:	a9 e5       	ldi	r26, 0x59	; 89
    10a0:	b0 e0       	ldi	r27, 0x00	; 0
    10a2:	e9 e5       	ldi	r30, 0x59	; 89
    10a4:	f0 e0       	ldi	r31, 0x00	; 0
    10a6:	80 81       	ld	r24, Z
    10a8:	80 62       	ori	r24, 0x20	; 32
    10aa:	8c 93       	st	X, r24


}
    10ac:	cf 91       	pop	r28
    10ae:	df 91       	pop	r29
    10b0:	08 95       	ret

000010b2 <ICU_SetEdge>:

void ICU_SetEdge(u8 Edge)
{
    10b2:	df 93       	push	r29
    10b4:	cf 93       	push	r28
    10b6:	0f 92       	push	r0
    10b8:	cd b7       	in	r28, 0x3d	; 61
    10ba:	de b7       	in	r29, 0x3e	; 62
    10bc:	89 83       	std	Y+1, r24	; 0x01
	if(Edge==ICU_RISING_EDGE)
    10be:	89 81       	ldd	r24, Y+1	; 0x01
    10c0:	81 30       	cpi	r24, 0x01	; 1
    10c2:	41 f4       	brne	.+16     	; 0x10d4 <ICU_SetEdge+0x22>
	{
		SET_BIT(TCCR1B,TCCR1B_ICES1);
    10c4:	ae e4       	ldi	r26, 0x4E	; 78
    10c6:	b0 e0       	ldi	r27, 0x00	; 0
    10c8:	ee e4       	ldi	r30, 0x4E	; 78
    10ca:	f0 e0       	ldi	r31, 0x00	; 0
    10cc:	80 81       	ld	r24, Z
    10ce:	80 64       	ori	r24, 0x40	; 64
    10d0:	8c 93       	st	X, r24
    10d2:	0a c0       	rjmp	.+20     	; 0x10e8 <ICU_SetEdge+0x36>
	}
	else if(Edge==ICU_FALLING_EDGE)
    10d4:	89 81       	ldd	r24, Y+1	; 0x01
    10d6:	82 30       	cpi	r24, 0x02	; 2
    10d8:	39 f4       	brne	.+14     	; 0x10e8 <ICU_SetEdge+0x36>
	{
		CLR_BIT(TCCR1B,TCCR1B_ICES1);
    10da:	ae e4       	ldi	r26, 0x4E	; 78
    10dc:	b0 e0       	ldi	r27, 0x00	; 0
    10de:	ee e4       	ldi	r30, 0x4E	; 78
    10e0:	f0 e0       	ldi	r31, 0x00	; 0
    10e2:	80 81       	ld	r24, Z
    10e4:	8f 7b       	andi	r24, 0xBF	; 191
    10e6:	8c 93       	st	X, r24
	}

}
    10e8:	0f 90       	pop	r0
    10ea:	cf 91       	pop	r28
    10ec:	df 91       	pop	r29
    10ee:	08 95       	ret

000010f0 <ICU_EnableIntrupt>:

void ICU_EnableIntrupt()
{
    10f0:	df 93       	push	r29
    10f2:	cf 93       	push	r28
    10f4:	cd b7       	in	r28, 0x3d	; 61
    10f6:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,TIMSK_TICIE1);
    10f8:	a9 e5       	ldi	r26, 0x59	; 89
    10fa:	b0 e0       	ldi	r27, 0x00	; 0
    10fc:	e9 e5       	ldi	r30, 0x59	; 89
    10fe:	f0 e0       	ldi	r31, 0x00	; 0
    1100:	80 81       	ld	r24, Z
    1102:	80 62       	ori	r24, 0x20	; 32
    1104:	8c 93       	st	X, r24
}
    1106:	cf 91       	pop	r28
    1108:	df 91       	pop	r29
    110a:	08 95       	ret

0000110c <ICU_DisableIntrupt>:

void ICU_DisableIntrupt()
{
    110c:	df 93       	push	r29
    110e:	cf 93       	push	r28
    1110:	cd b7       	in	r28, 0x3d	; 61
    1112:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TIMSK,TIMSK_TICIE1);
    1114:	a9 e5       	ldi	r26, 0x59	; 89
    1116:	b0 e0       	ldi	r27, 0x00	; 0
    1118:	e9 e5       	ldi	r30, 0x59	; 89
    111a:	f0 e0       	ldi	r31, 0x00	; 0
    111c:	80 81       	ld	r24, Z
    111e:	8f 7d       	andi	r24, 0xDF	; 223
    1120:	8c 93       	st	X, r24
}
    1122:	cf 91       	pop	r28
    1124:	df 91       	pop	r29
    1126:	08 95       	ret

00001128 <ICU_ReadICU>:

u16 ICU_ReadICU()
{
    1128:	df 93       	push	r29
    112a:	cf 93       	push	r28
    112c:	cd b7       	in	r28, 0x3d	; 61
    112e:	de b7       	in	r29, 0x3e	; 62
	return ICR1;
    1130:	e6 e4       	ldi	r30, 0x46	; 70
    1132:	f0 e0       	ldi	r31, 0x00	; 0
    1134:	80 81       	ld	r24, Z
    1136:	91 81       	ldd	r25, Z+1	; 0x01
}
    1138:	cf 91       	pop	r28
    113a:	df 91       	pop	r29
    113c:	08 95       	ret

0000113e <ICU_SetCallBack>:

u8 ICU_SetCallBack(void (*Copy_pvCallBackFunc)(void))
{
    113e:	df 93       	push	r29
    1140:	cf 93       	push	r28
    1142:	00 d0       	rcall	.+0      	; 0x1144 <ICU_SetCallBack+0x6>
    1144:	0f 92       	push	r0
    1146:	cd b7       	in	r28, 0x3d	; 61
    1148:	de b7       	in	r29, 0x3e	; 62
    114a:	9b 83       	std	Y+3, r25	; 0x03
    114c:	8a 83       	std	Y+2, r24	; 0x02

	u8 Local_u8ErrorStauts=OK;
    114e:	19 82       	std	Y+1, r1	; 0x01

	if(Copy_pvCallBackFunc!=NULL)
    1150:	8a 81       	ldd	r24, Y+2	; 0x02
    1152:	9b 81       	ldd	r25, Y+3	; 0x03
    1154:	00 97       	sbiw	r24, 0x00	; 0
    1156:	39 f0       	breq	.+14     	; 0x1166 <ICU_SetCallBack+0x28>
	{
		ICU_pvCallBackFunc=Copy_pvCallBackFunc;
    1158:	8a 81       	ldd	r24, Y+2	; 0x02
    115a:	9b 81       	ldd	r25, Y+3	; 0x03
    115c:	90 93 59 02 	sts	0x0259, r25
    1160:	80 93 58 02 	sts	0x0258, r24
    1164:	02 c0       	rjmp	.+4      	; 0x116a <ICU_SetCallBack+0x2c>
	}
	else
	{
		Local_u8ErrorStauts=NOT_OK;
    1166:	81 e0       	ldi	r24, 0x01	; 1
    1168:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorStauts;
    116a:	89 81       	ldd	r24, Y+1	; 0x01

}
    116c:	0f 90       	pop	r0
    116e:	0f 90       	pop	r0
    1170:	0f 90       	pop	r0
    1172:	cf 91       	pop	r28
    1174:	df 91       	pop	r29
    1176:	08 95       	ret

00001178 <__vector_11>:

void __vector_11 (void) __attribute__((signal));
void __vector_11 (void)
{
    1178:	1f 92       	push	r1
    117a:	0f 92       	push	r0
    117c:	0f b6       	in	r0, 0x3f	; 63
    117e:	0f 92       	push	r0
    1180:	11 24       	eor	r1, r1
    1182:	2f 93       	push	r18
    1184:	3f 93       	push	r19
    1186:	4f 93       	push	r20
    1188:	5f 93       	push	r21
    118a:	6f 93       	push	r22
    118c:	7f 93       	push	r23
    118e:	8f 93       	push	r24
    1190:	9f 93       	push	r25
    1192:	af 93       	push	r26
    1194:	bf 93       	push	r27
    1196:	ef 93       	push	r30
    1198:	ff 93       	push	r31
    119a:	df 93       	push	r29
    119c:	cf 93       	push	r28
    119e:	cd b7       	in	r28, 0x3d	; 61
    11a0:	de b7       	in	r29, 0x3e	; 62
	if(TIMER0_pvCallBackFunc != NULL)
    11a2:	80 91 56 02 	lds	r24, 0x0256
    11a6:	90 91 57 02 	lds	r25, 0x0257
    11aa:	00 97       	sbiw	r24, 0x00	; 0
    11ac:	29 f0       	breq	.+10     	; 0x11b8 <__vector_11+0x40>
	{
		TIMER0_pvCallBackFunc();
    11ae:	e0 91 56 02 	lds	r30, 0x0256
    11b2:	f0 91 57 02 	lds	r31, 0x0257
    11b6:	09 95       	icall
	}

}
    11b8:	cf 91       	pop	r28
    11ba:	df 91       	pop	r29
    11bc:	ff 91       	pop	r31
    11be:	ef 91       	pop	r30
    11c0:	bf 91       	pop	r27
    11c2:	af 91       	pop	r26
    11c4:	9f 91       	pop	r25
    11c6:	8f 91       	pop	r24
    11c8:	7f 91       	pop	r23
    11ca:	6f 91       	pop	r22
    11cc:	5f 91       	pop	r21
    11ce:	4f 91       	pop	r20
    11d0:	3f 91       	pop	r19
    11d2:	2f 91       	pop	r18
    11d4:	0f 90       	pop	r0
    11d6:	0f be       	out	0x3f, r0	; 63
    11d8:	0f 90       	pop	r0
    11da:	1f 90       	pop	r1
    11dc:	18 95       	reti

000011de <Timer1_init>:
/////////////////////////////////////////////////////////////////
void Timer1_init()
{
    11de:	df 93       	push	r29
    11e0:	cf 93       	push	r28
    11e2:	cd b7       	in	r28, 0x3d	; 61
    11e4:	de b7       	in	r29, 0x3e	; 62
	/*Fast PWM non-inverting mode*/
	SET_BIT(TCCR1A,TCCR1A_COM1A1);
    11e6:	af e4       	ldi	r26, 0x4F	; 79
    11e8:	b0 e0       	ldi	r27, 0x00	; 0
    11ea:	ef e4       	ldi	r30, 0x4F	; 79
    11ec:	f0 e0       	ldi	r31, 0x00	; 0
    11ee:	80 81       	ld	r24, Z
    11f0:	80 68       	ori	r24, 0x80	; 128
    11f2:	8c 93       	st	X, r24
	CLR_BIT(TCCR1A,TCCR1A_COM1A0);
    11f4:	af e4       	ldi	r26, 0x4F	; 79
    11f6:	b0 e0       	ldi	r27, 0x00	; 0
    11f8:	ef e4       	ldi	r30, 0x4F	; 79
    11fa:	f0 e0       	ldi	r31, 0x00	; 0
    11fc:	80 81       	ld	r24, Z
    11fe:	8f 7b       	andi	r24, 0xBF	; 191
    1200:	8c 93       	st	X, r24

	/*Set to fast PWM mode*/
	CLR_BIT(TCCR1A,TCCR1A_WGM10);
    1202:	af e4       	ldi	r26, 0x4F	; 79
    1204:	b0 e0       	ldi	r27, 0x00	; 0
    1206:	ef e4       	ldi	r30, 0x4F	; 79
    1208:	f0 e0       	ldi	r31, 0x00	; 0
    120a:	80 81       	ld	r24, Z
    120c:	8e 7f       	andi	r24, 0xFE	; 254
    120e:	8c 93       	st	X, r24
	SET_BIT(TCCR1A,TCCR1A_WGM11);
    1210:	af e4       	ldi	r26, 0x4F	; 79
    1212:	b0 e0       	ldi	r27, 0x00	; 0
    1214:	ef e4       	ldi	r30, 0x4F	; 79
    1216:	f0 e0       	ldi	r31, 0x00	; 0
    1218:	80 81       	ld	r24, Z
    121a:	82 60       	ori	r24, 0x02	; 2
    121c:	8c 93       	st	X, r24
	SET_BIT(TCCR1B,TCCR1B_WGM12);
    121e:	ae e4       	ldi	r26, 0x4E	; 78
    1220:	b0 e0       	ldi	r27, 0x00	; 0
    1222:	ee e4       	ldi	r30, 0x4E	; 78
    1224:	f0 e0       	ldi	r31, 0x00	; 0
    1226:	80 81       	ld	r24, Z
    1228:	88 60       	ori	r24, 0x08	; 8
    122a:	8c 93       	st	X, r24
	SET_BIT(TCCR1B,TCCR1B_WGM13);
    122c:	ae e4       	ldi	r26, 0x4E	; 78
    122e:	b0 e0       	ldi	r27, 0x00	; 0
    1230:	ee e4       	ldi	r30, 0x4E	; 78
    1232:	f0 e0       	ldi	r31, 0x00	; 0
    1234:	80 81       	ld	r24, Z
    1236:	80 61       	ori	r24, 0x10	; 16
    1238:	8c 93       	st	X, r24

	/*Set Clock*/
	CLR_BIT(TCCR1B,TCCR1B_CS10);
    123a:	ae e4       	ldi	r26, 0x4E	; 78
    123c:	b0 e0       	ldi	r27, 0x00	; 0
    123e:	ee e4       	ldi	r30, 0x4E	; 78
    1240:	f0 e0       	ldi	r31, 0x00	; 0
    1242:	80 81       	ld	r24, Z
    1244:	8e 7f       	andi	r24, 0xFE	; 254
    1246:	8c 93       	st	X, r24
	CLR_BIT(TCCR1B,TCCR1B_CS12);
    1248:	ae e4       	ldi	r26, 0x4E	; 78
    124a:	b0 e0       	ldi	r27, 0x00	; 0
    124c:	ee e4       	ldi	r30, 0x4E	; 78
    124e:	f0 e0       	ldi	r31, 0x00	; 0
    1250:	80 81       	ld	r24, Z
    1252:	8b 7f       	andi	r24, 0xFB	; 251
    1254:	8c 93       	st	X, r24
	SET_BIT(TCCR1B,TCCR1B_CS11);
    1256:	ae e4       	ldi	r26, 0x4E	; 78
    1258:	b0 e0       	ldi	r27, 0x00	; 0
    125a:	ee e4       	ldi	r30, 0x4E	; 78
    125c:	f0 e0       	ldi	r31, 0x00	; 0
    125e:	80 81       	ld	r24, Z
    1260:	82 60       	ori	r24, 0x02	; 2
    1262:	8c 93       	st	X, r24

}
    1264:	cf 91       	pop	r28
    1266:	df 91       	pop	r29
    1268:	08 95       	ret

0000126a <Timer1_SetICR>:


void Timer1_SetICR(u16 Copy_data)
{
    126a:	df 93       	push	r29
    126c:	cf 93       	push	r28
    126e:	00 d0       	rcall	.+0      	; 0x1270 <Timer1_SetICR+0x6>
    1270:	cd b7       	in	r28, 0x3d	; 61
    1272:	de b7       	in	r29, 0x3e	; 62
    1274:	9a 83       	std	Y+2, r25	; 0x02
    1276:	89 83       	std	Y+1, r24	; 0x01
	ICR1=Copy_data;
    1278:	e6 e4       	ldi	r30, 0x46	; 70
    127a:	f0 e0       	ldi	r31, 0x00	; 0
    127c:	89 81       	ldd	r24, Y+1	; 0x01
    127e:	9a 81       	ldd	r25, Y+2	; 0x02
    1280:	91 83       	std	Z+1, r25	; 0x01
    1282:	80 83       	st	Z, r24
	}
    1284:	0f 90       	pop	r0
    1286:	0f 90       	pop	r0
    1288:	cf 91       	pop	r28
    128a:	df 91       	pop	r29
    128c:	08 95       	ret

0000128e <Timer1_SetChannelACompaermach>:

void Timer1_SetChannelACompaermach(u16 Copy_data)
{
    128e:	df 93       	push	r29
    1290:	cf 93       	push	r28
    1292:	00 d0       	rcall	.+0      	; 0x1294 <Timer1_SetChannelACompaermach+0x6>
    1294:	cd b7       	in	r28, 0x3d	; 61
    1296:	de b7       	in	r29, 0x3e	; 62
    1298:	9a 83       	std	Y+2, r25	; 0x02
    129a:	89 83       	std	Y+1, r24	; 0x01
	OCR1A=Copy_data;
    129c:	ea e4       	ldi	r30, 0x4A	; 74
    129e:	f0 e0       	ldi	r31, 0x00	; 0
    12a0:	89 81       	ldd	r24, Y+1	; 0x01
    12a2:	9a 81       	ldd	r25, Y+2	; 0x02
    12a4:	91 83       	std	Z+1, r25	; 0x01
    12a6:	80 83       	st	Z, r24
}
    12a8:	0f 90       	pop	r0
    12aa:	0f 90       	pop	r0
    12ac:	cf 91       	pop	r28
    12ae:	df 91       	pop	r29
    12b0:	08 95       	ret

000012b2 <__vector_6>:
////////////////////////////////////////////////////////////////


void __vector_6 (void) __attribute__((signal));
void __vector_6 (void)
{
    12b2:	1f 92       	push	r1
    12b4:	0f 92       	push	r0
    12b6:	0f b6       	in	r0, 0x3f	; 63
    12b8:	0f 92       	push	r0
    12ba:	11 24       	eor	r1, r1
    12bc:	2f 93       	push	r18
    12be:	3f 93       	push	r19
    12c0:	4f 93       	push	r20
    12c2:	5f 93       	push	r21
    12c4:	6f 93       	push	r22
    12c6:	7f 93       	push	r23
    12c8:	8f 93       	push	r24
    12ca:	9f 93       	push	r25
    12cc:	af 93       	push	r26
    12ce:	bf 93       	push	r27
    12d0:	ef 93       	push	r30
    12d2:	ff 93       	push	r31
    12d4:	df 93       	push	r29
    12d6:	cf 93       	push	r28
    12d8:	cd b7       	in	r28, 0x3d	; 61
    12da:	de b7       	in	r29, 0x3e	; 62
	if(ICU_pvCallBackFunc != NULL)
    12dc:	80 91 58 02 	lds	r24, 0x0258
    12e0:	90 91 59 02 	lds	r25, 0x0259
    12e4:	00 97       	sbiw	r24, 0x00	; 0
    12e6:	29 f0       	breq	.+10     	; 0x12f2 <__vector_6+0x40>
	{
		ICU_pvCallBackFunc();
    12e8:	e0 91 58 02 	lds	r30, 0x0258
    12ec:	f0 91 59 02 	lds	r31, 0x0259
    12f0:	09 95       	icall
	}

}
    12f2:	cf 91       	pop	r28
    12f4:	df 91       	pop	r29
    12f6:	ff 91       	pop	r31
    12f8:	ef 91       	pop	r30
    12fa:	bf 91       	pop	r27
    12fc:	af 91       	pop	r26
    12fe:	9f 91       	pop	r25
    1300:	8f 91       	pop	r24
    1302:	7f 91       	pop	r23
    1304:	6f 91       	pop	r22
    1306:	5f 91       	pop	r21
    1308:	4f 91       	pop	r20
    130a:	3f 91       	pop	r19
    130c:	2f 91       	pop	r18
    130e:	0f 90       	pop	r0
    1310:	0f be       	out	0x3f, r0	; 63
    1312:	0f 90       	pop	r0
    1314:	1f 90       	pop	r1
    1316:	18 95       	reti

00001318 <GIE_voidEnable>:
#include "GIE_PRIVET.h"



void GIE_voidEnable(void)
{
    1318:	df 93       	push	r29
    131a:	cf 93       	push	r28
    131c:	cd b7       	in	r28, 0x3d	; 61
    131e:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SREG,SREG_I);
    1320:	af e5       	ldi	r26, 0x5F	; 95
    1322:	b0 e0       	ldi	r27, 0x00	; 0
    1324:	ef e5       	ldi	r30, 0x5F	; 95
    1326:	f0 e0       	ldi	r31, 0x00	; 0
    1328:	80 81       	ld	r24, Z
    132a:	80 68       	ori	r24, 0x80	; 128
    132c:	8c 93       	st	X, r24
	}
    132e:	cf 91       	pop	r28
    1330:	df 91       	pop	r29
    1332:	08 95       	ret

00001334 <GIE_voidDesable>:
void GIE_voidDesable(void)
{
    1334:	df 93       	push	r29
    1336:	cf 93       	push	r28
    1338:	cd b7       	in	r28, 0x3d	; 61
    133a:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(SREG,SREG_I);
    133c:	af e5       	ldi	r26, 0x5F	; 95
    133e:	b0 e0       	ldi	r27, 0x00	; 0
    1340:	ef e5       	ldi	r30, 0x5F	; 95
    1342:	f0 e0       	ldi	r31, 0x00	; 0
    1344:	80 81       	ld	r24, Z
    1346:	8f 77       	andi	r24, 0x7F	; 127
    1348:	8c 93       	st	X, r24
	}
    134a:	cf 91       	pop	r28
    134c:	df 91       	pop	r29
    134e:	08 95       	ret

00001350 <DIO_SetPinDirection>:
#include "DIO_INTERFACE.h"



void DIO_SetPinDirection(u8 Port , u8 Pin , u8 Direction)
{
    1350:	df 93       	push	r29
    1352:	cf 93       	push	r28
    1354:	00 d0       	rcall	.+0      	; 0x1356 <DIO_SetPinDirection+0x6>
    1356:	00 d0       	rcall	.+0      	; 0x1358 <DIO_SetPinDirection+0x8>
    1358:	0f 92       	push	r0
    135a:	cd b7       	in	r28, 0x3d	; 61
    135c:	de b7       	in	r29, 0x3e	; 62
    135e:	89 83       	std	Y+1, r24	; 0x01
    1360:	6a 83       	std	Y+2, r22	; 0x02
    1362:	4b 83       	std	Y+3, r20	; 0x03
	switch(Port)
    1364:	89 81       	ldd	r24, Y+1	; 0x01
    1366:	28 2f       	mov	r18, r24
    1368:	30 e0       	ldi	r19, 0x00	; 0
    136a:	3d 83       	std	Y+5, r19	; 0x05
    136c:	2c 83       	std	Y+4, r18	; 0x04
    136e:	8c 81       	ldd	r24, Y+4	; 0x04
    1370:	9d 81       	ldd	r25, Y+5	; 0x05
    1372:	81 30       	cpi	r24, 0x01	; 1
    1374:	91 05       	cpc	r25, r1
    1376:	09 f4       	brne	.+2      	; 0x137a <DIO_SetPinDirection+0x2a>
    1378:	47 c0       	rjmp	.+142    	; 0x1408 <DIO_SetPinDirection+0xb8>
    137a:	2c 81       	ldd	r18, Y+4	; 0x04
    137c:	3d 81       	ldd	r19, Y+5	; 0x05
    137e:	22 30       	cpi	r18, 0x02	; 2
    1380:	31 05       	cpc	r19, r1
    1382:	2c f4       	brge	.+10     	; 0x138e <DIO_SetPinDirection+0x3e>
    1384:	8c 81       	ldd	r24, Y+4	; 0x04
    1386:	9d 81       	ldd	r25, Y+5	; 0x05
    1388:	00 97       	sbiw	r24, 0x00	; 0
    138a:	71 f0       	breq	.+28     	; 0x13a8 <DIO_SetPinDirection+0x58>
    138c:	cb c0       	rjmp	.+406    	; 0x1524 <DIO_SetPinDirection+0x1d4>
    138e:	2c 81       	ldd	r18, Y+4	; 0x04
    1390:	3d 81       	ldd	r19, Y+5	; 0x05
    1392:	22 30       	cpi	r18, 0x02	; 2
    1394:	31 05       	cpc	r19, r1
    1396:	09 f4       	brne	.+2      	; 0x139a <DIO_SetPinDirection+0x4a>
    1398:	67 c0       	rjmp	.+206    	; 0x1468 <DIO_SetPinDirection+0x118>
    139a:	8c 81       	ldd	r24, Y+4	; 0x04
    139c:	9d 81       	ldd	r25, Y+5	; 0x05
    139e:	83 30       	cpi	r24, 0x03	; 3
    13a0:	91 05       	cpc	r25, r1
    13a2:	09 f4       	brne	.+2      	; 0x13a6 <DIO_SetPinDirection+0x56>
    13a4:	91 c0       	rjmp	.+290    	; 0x14c8 <DIO_SetPinDirection+0x178>
    13a6:	be c0       	rjmp	.+380    	; 0x1524 <DIO_SetPinDirection+0x1d4>
	{
		case DIO_PORTA: 
		if(Direction == DIO_INPUT) 
    13a8:	8b 81       	ldd	r24, Y+3	; 0x03
    13aa:	88 23       	and	r24, r24
    13ac:	a9 f4       	brne	.+42     	; 0x13d8 <DIO_SetPinDirection+0x88>
		{ 
			CLR_BIT(DDRA_REG,Pin);
    13ae:	aa e3       	ldi	r26, 0x3A	; 58
    13b0:	b0 e0       	ldi	r27, 0x00	; 0
    13b2:	ea e3       	ldi	r30, 0x3A	; 58
    13b4:	f0 e0       	ldi	r31, 0x00	; 0
    13b6:	80 81       	ld	r24, Z
    13b8:	48 2f       	mov	r20, r24
    13ba:	8a 81       	ldd	r24, Y+2	; 0x02
    13bc:	28 2f       	mov	r18, r24
    13be:	30 e0       	ldi	r19, 0x00	; 0
    13c0:	81 e0       	ldi	r24, 0x01	; 1
    13c2:	90 e0       	ldi	r25, 0x00	; 0
    13c4:	02 2e       	mov	r0, r18
    13c6:	02 c0       	rjmp	.+4      	; 0x13cc <DIO_SetPinDirection+0x7c>
    13c8:	88 0f       	add	r24, r24
    13ca:	99 1f       	adc	r25, r25
    13cc:	0a 94       	dec	r0
    13ce:	e2 f7       	brpl	.-8      	; 0x13c8 <DIO_SetPinDirection+0x78>
    13d0:	80 95       	com	r24
    13d2:	84 23       	and	r24, r20
    13d4:	8c 93       	st	X, r24
    13d6:	a6 c0       	rjmp	.+332    	; 0x1524 <DIO_SetPinDirection+0x1d4>
		} 
		else if(Direction == DIO_OUTPUT) 
    13d8:	8b 81       	ldd	r24, Y+3	; 0x03
    13da:	81 30       	cpi	r24, 0x01	; 1
    13dc:	09 f0       	breq	.+2      	; 0x13e0 <DIO_SetPinDirection+0x90>
    13de:	a2 c0       	rjmp	.+324    	; 0x1524 <DIO_SetPinDirection+0x1d4>
		{
			SET_BIT(DDRA_REG,Pin);
    13e0:	aa e3       	ldi	r26, 0x3A	; 58
    13e2:	b0 e0       	ldi	r27, 0x00	; 0
    13e4:	ea e3       	ldi	r30, 0x3A	; 58
    13e6:	f0 e0       	ldi	r31, 0x00	; 0
    13e8:	80 81       	ld	r24, Z
    13ea:	48 2f       	mov	r20, r24
    13ec:	8a 81       	ldd	r24, Y+2	; 0x02
    13ee:	28 2f       	mov	r18, r24
    13f0:	30 e0       	ldi	r19, 0x00	; 0
    13f2:	81 e0       	ldi	r24, 0x01	; 1
    13f4:	90 e0       	ldi	r25, 0x00	; 0
    13f6:	02 2e       	mov	r0, r18
    13f8:	02 c0       	rjmp	.+4      	; 0x13fe <DIO_SetPinDirection+0xae>
    13fa:	88 0f       	add	r24, r24
    13fc:	99 1f       	adc	r25, r25
    13fe:	0a 94       	dec	r0
    1400:	e2 f7       	brpl	.-8      	; 0x13fa <DIO_SetPinDirection+0xaa>
    1402:	84 2b       	or	r24, r20
    1404:	8c 93       	st	X, r24
    1406:	8e c0       	rjmp	.+284    	; 0x1524 <DIO_SetPinDirection+0x1d4>
		}  
		break;
		case DIO_PORTB: 
		if(Direction == DIO_INPUT) 
    1408:	8b 81       	ldd	r24, Y+3	; 0x03
    140a:	88 23       	and	r24, r24
    140c:	a9 f4       	brne	.+42     	; 0x1438 <DIO_SetPinDirection+0xe8>
		{ 
			CLR_BIT(DDRB_REG,Pin);
    140e:	a7 e3       	ldi	r26, 0x37	; 55
    1410:	b0 e0       	ldi	r27, 0x00	; 0
    1412:	e7 e3       	ldi	r30, 0x37	; 55
    1414:	f0 e0       	ldi	r31, 0x00	; 0
    1416:	80 81       	ld	r24, Z
    1418:	48 2f       	mov	r20, r24
    141a:	8a 81       	ldd	r24, Y+2	; 0x02
    141c:	28 2f       	mov	r18, r24
    141e:	30 e0       	ldi	r19, 0x00	; 0
    1420:	81 e0       	ldi	r24, 0x01	; 1
    1422:	90 e0       	ldi	r25, 0x00	; 0
    1424:	02 2e       	mov	r0, r18
    1426:	02 c0       	rjmp	.+4      	; 0x142c <DIO_SetPinDirection+0xdc>
    1428:	88 0f       	add	r24, r24
    142a:	99 1f       	adc	r25, r25
    142c:	0a 94       	dec	r0
    142e:	e2 f7       	brpl	.-8      	; 0x1428 <DIO_SetPinDirection+0xd8>
    1430:	80 95       	com	r24
    1432:	84 23       	and	r24, r20
    1434:	8c 93       	st	X, r24
    1436:	76 c0       	rjmp	.+236    	; 0x1524 <DIO_SetPinDirection+0x1d4>
		} 
		else if(Direction == DIO_OUTPUT) 
    1438:	8b 81       	ldd	r24, Y+3	; 0x03
    143a:	81 30       	cpi	r24, 0x01	; 1
    143c:	09 f0       	breq	.+2      	; 0x1440 <DIO_SetPinDirection+0xf0>
    143e:	72 c0       	rjmp	.+228    	; 0x1524 <DIO_SetPinDirection+0x1d4>
		{
			SET_BIT(DDRB_REG,Pin);
    1440:	a7 e3       	ldi	r26, 0x37	; 55
    1442:	b0 e0       	ldi	r27, 0x00	; 0
    1444:	e7 e3       	ldi	r30, 0x37	; 55
    1446:	f0 e0       	ldi	r31, 0x00	; 0
    1448:	80 81       	ld	r24, Z
    144a:	48 2f       	mov	r20, r24
    144c:	8a 81       	ldd	r24, Y+2	; 0x02
    144e:	28 2f       	mov	r18, r24
    1450:	30 e0       	ldi	r19, 0x00	; 0
    1452:	81 e0       	ldi	r24, 0x01	; 1
    1454:	90 e0       	ldi	r25, 0x00	; 0
    1456:	02 2e       	mov	r0, r18
    1458:	02 c0       	rjmp	.+4      	; 0x145e <DIO_SetPinDirection+0x10e>
    145a:	88 0f       	add	r24, r24
    145c:	99 1f       	adc	r25, r25
    145e:	0a 94       	dec	r0
    1460:	e2 f7       	brpl	.-8      	; 0x145a <DIO_SetPinDirection+0x10a>
    1462:	84 2b       	or	r24, r20
    1464:	8c 93       	st	X, r24
    1466:	5e c0       	rjmp	.+188    	; 0x1524 <DIO_SetPinDirection+0x1d4>
		}  
		break;
		case DIO_PORTC: 
		if(Direction == DIO_INPUT) 
    1468:	8b 81       	ldd	r24, Y+3	; 0x03
    146a:	88 23       	and	r24, r24
    146c:	a9 f4       	brne	.+42     	; 0x1498 <DIO_SetPinDirection+0x148>
		{ 
			CLR_BIT(DDRC_REG,Pin);
    146e:	a4 e3       	ldi	r26, 0x34	; 52
    1470:	b0 e0       	ldi	r27, 0x00	; 0
    1472:	e4 e3       	ldi	r30, 0x34	; 52
    1474:	f0 e0       	ldi	r31, 0x00	; 0
    1476:	80 81       	ld	r24, Z
    1478:	48 2f       	mov	r20, r24
    147a:	8a 81       	ldd	r24, Y+2	; 0x02
    147c:	28 2f       	mov	r18, r24
    147e:	30 e0       	ldi	r19, 0x00	; 0
    1480:	81 e0       	ldi	r24, 0x01	; 1
    1482:	90 e0       	ldi	r25, 0x00	; 0
    1484:	02 2e       	mov	r0, r18
    1486:	02 c0       	rjmp	.+4      	; 0x148c <DIO_SetPinDirection+0x13c>
    1488:	88 0f       	add	r24, r24
    148a:	99 1f       	adc	r25, r25
    148c:	0a 94       	dec	r0
    148e:	e2 f7       	brpl	.-8      	; 0x1488 <DIO_SetPinDirection+0x138>
    1490:	80 95       	com	r24
    1492:	84 23       	and	r24, r20
    1494:	8c 93       	st	X, r24
    1496:	46 c0       	rjmp	.+140    	; 0x1524 <DIO_SetPinDirection+0x1d4>
		} 
		else if(Direction == DIO_OUTPUT) 
    1498:	8b 81       	ldd	r24, Y+3	; 0x03
    149a:	81 30       	cpi	r24, 0x01	; 1
    149c:	09 f0       	breq	.+2      	; 0x14a0 <DIO_SetPinDirection+0x150>
    149e:	42 c0       	rjmp	.+132    	; 0x1524 <DIO_SetPinDirection+0x1d4>
		{
			SET_BIT(DDRC_REG,Pin);
    14a0:	a4 e3       	ldi	r26, 0x34	; 52
    14a2:	b0 e0       	ldi	r27, 0x00	; 0
    14a4:	e4 e3       	ldi	r30, 0x34	; 52
    14a6:	f0 e0       	ldi	r31, 0x00	; 0
    14a8:	80 81       	ld	r24, Z
    14aa:	48 2f       	mov	r20, r24
    14ac:	8a 81       	ldd	r24, Y+2	; 0x02
    14ae:	28 2f       	mov	r18, r24
    14b0:	30 e0       	ldi	r19, 0x00	; 0
    14b2:	81 e0       	ldi	r24, 0x01	; 1
    14b4:	90 e0       	ldi	r25, 0x00	; 0
    14b6:	02 2e       	mov	r0, r18
    14b8:	02 c0       	rjmp	.+4      	; 0x14be <DIO_SetPinDirection+0x16e>
    14ba:	88 0f       	add	r24, r24
    14bc:	99 1f       	adc	r25, r25
    14be:	0a 94       	dec	r0
    14c0:	e2 f7       	brpl	.-8      	; 0x14ba <DIO_SetPinDirection+0x16a>
    14c2:	84 2b       	or	r24, r20
    14c4:	8c 93       	st	X, r24
    14c6:	2e c0       	rjmp	.+92     	; 0x1524 <DIO_SetPinDirection+0x1d4>
		}  
		break;
		case DIO_PORTD: 
		if(Direction == DIO_INPUT) 
    14c8:	8b 81       	ldd	r24, Y+3	; 0x03
    14ca:	88 23       	and	r24, r24
    14cc:	a9 f4       	brne	.+42     	; 0x14f8 <DIO_SetPinDirection+0x1a8>
		{ 
			CLR_BIT(DDRD_REG,Pin);
    14ce:	a1 e3       	ldi	r26, 0x31	; 49
    14d0:	b0 e0       	ldi	r27, 0x00	; 0
    14d2:	e1 e3       	ldi	r30, 0x31	; 49
    14d4:	f0 e0       	ldi	r31, 0x00	; 0
    14d6:	80 81       	ld	r24, Z
    14d8:	48 2f       	mov	r20, r24
    14da:	8a 81       	ldd	r24, Y+2	; 0x02
    14dc:	28 2f       	mov	r18, r24
    14de:	30 e0       	ldi	r19, 0x00	; 0
    14e0:	81 e0       	ldi	r24, 0x01	; 1
    14e2:	90 e0       	ldi	r25, 0x00	; 0
    14e4:	02 2e       	mov	r0, r18
    14e6:	02 c0       	rjmp	.+4      	; 0x14ec <DIO_SetPinDirection+0x19c>
    14e8:	88 0f       	add	r24, r24
    14ea:	99 1f       	adc	r25, r25
    14ec:	0a 94       	dec	r0
    14ee:	e2 f7       	brpl	.-8      	; 0x14e8 <DIO_SetPinDirection+0x198>
    14f0:	80 95       	com	r24
    14f2:	84 23       	and	r24, r20
    14f4:	8c 93       	st	X, r24
    14f6:	16 c0       	rjmp	.+44     	; 0x1524 <DIO_SetPinDirection+0x1d4>
		} 
		else if(Direction == DIO_OUTPUT) 
    14f8:	8b 81       	ldd	r24, Y+3	; 0x03
    14fa:	81 30       	cpi	r24, 0x01	; 1
    14fc:	99 f4       	brne	.+38     	; 0x1524 <DIO_SetPinDirection+0x1d4>
		{
			SET_BIT(DDRD_REG,Pin);
    14fe:	a1 e3       	ldi	r26, 0x31	; 49
    1500:	b0 e0       	ldi	r27, 0x00	; 0
    1502:	e1 e3       	ldi	r30, 0x31	; 49
    1504:	f0 e0       	ldi	r31, 0x00	; 0
    1506:	80 81       	ld	r24, Z
    1508:	48 2f       	mov	r20, r24
    150a:	8a 81       	ldd	r24, Y+2	; 0x02
    150c:	28 2f       	mov	r18, r24
    150e:	30 e0       	ldi	r19, 0x00	; 0
    1510:	81 e0       	ldi	r24, 0x01	; 1
    1512:	90 e0       	ldi	r25, 0x00	; 0
    1514:	02 2e       	mov	r0, r18
    1516:	02 c0       	rjmp	.+4      	; 0x151c <DIO_SetPinDirection+0x1cc>
    1518:	88 0f       	add	r24, r24
    151a:	99 1f       	adc	r25, r25
    151c:	0a 94       	dec	r0
    151e:	e2 f7       	brpl	.-8      	; 0x1518 <DIO_SetPinDirection+0x1c8>
    1520:	84 2b       	or	r24, r20
    1522:	8c 93       	st	X, r24
		default:
		// " Port or Pin or Direction not valid "
		break;
	}
	
}
    1524:	0f 90       	pop	r0
    1526:	0f 90       	pop	r0
    1528:	0f 90       	pop	r0
    152a:	0f 90       	pop	r0
    152c:	0f 90       	pop	r0
    152e:	cf 91       	pop	r28
    1530:	df 91       	pop	r29
    1532:	08 95       	ret

00001534 <DIO_SetPinValue>:

void DIO_SetPinValue    (u8 Port , u8 Pin , u8 Value )
{
    1534:	df 93       	push	r29
    1536:	cf 93       	push	r28
    1538:	00 d0       	rcall	.+0      	; 0x153a <DIO_SetPinValue+0x6>
    153a:	00 d0       	rcall	.+0      	; 0x153c <DIO_SetPinValue+0x8>
    153c:	0f 92       	push	r0
    153e:	cd b7       	in	r28, 0x3d	; 61
    1540:	de b7       	in	r29, 0x3e	; 62
    1542:	89 83       	std	Y+1, r24	; 0x01
    1544:	6a 83       	std	Y+2, r22	; 0x02
    1546:	4b 83       	std	Y+3, r20	; 0x03
	switch(Port)
    1548:	89 81       	ldd	r24, Y+1	; 0x01
    154a:	28 2f       	mov	r18, r24
    154c:	30 e0       	ldi	r19, 0x00	; 0
    154e:	3d 83       	std	Y+5, r19	; 0x05
    1550:	2c 83       	std	Y+4, r18	; 0x04
    1552:	8c 81       	ldd	r24, Y+4	; 0x04
    1554:	9d 81       	ldd	r25, Y+5	; 0x05
    1556:	81 30       	cpi	r24, 0x01	; 1
    1558:	91 05       	cpc	r25, r1
    155a:	09 f4       	brne	.+2      	; 0x155e <DIO_SetPinValue+0x2a>
    155c:	47 c0       	rjmp	.+142    	; 0x15ec <DIO_SetPinValue+0xb8>
    155e:	2c 81       	ldd	r18, Y+4	; 0x04
    1560:	3d 81       	ldd	r19, Y+5	; 0x05
    1562:	22 30       	cpi	r18, 0x02	; 2
    1564:	31 05       	cpc	r19, r1
    1566:	2c f4       	brge	.+10     	; 0x1572 <DIO_SetPinValue+0x3e>
    1568:	8c 81       	ldd	r24, Y+4	; 0x04
    156a:	9d 81       	ldd	r25, Y+5	; 0x05
    156c:	00 97       	sbiw	r24, 0x00	; 0
    156e:	71 f0       	breq	.+28     	; 0x158c <DIO_SetPinValue+0x58>
    1570:	cb c0       	rjmp	.+406    	; 0x1708 <DIO_SetPinValue+0x1d4>
    1572:	2c 81       	ldd	r18, Y+4	; 0x04
    1574:	3d 81       	ldd	r19, Y+5	; 0x05
    1576:	22 30       	cpi	r18, 0x02	; 2
    1578:	31 05       	cpc	r19, r1
    157a:	09 f4       	brne	.+2      	; 0x157e <DIO_SetPinValue+0x4a>
    157c:	67 c0       	rjmp	.+206    	; 0x164c <DIO_SetPinValue+0x118>
    157e:	8c 81       	ldd	r24, Y+4	; 0x04
    1580:	9d 81       	ldd	r25, Y+5	; 0x05
    1582:	83 30       	cpi	r24, 0x03	; 3
    1584:	91 05       	cpc	r25, r1
    1586:	09 f4       	brne	.+2      	; 0x158a <DIO_SetPinValue+0x56>
    1588:	91 c0       	rjmp	.+290    	; 0x16ac <DIO_SetPinValue+0x178>
    158a:	be c0       	rjmp	.+380    	; 0x1708 <DIO_SetPinValue+0x1d4>
	{
		case DIO_PORTA: 
		if(Value == DIO_HIGH)
    158c:	8b 81       	ldd	r24, Y+3	; 0x03
    158e:	81 30       	cpi	r24, 0x01	; 1
    1590:	a1 f4       	brne	.+40     	; 0x15ba <DIO_SetPinValue+0x86>
		{ 
			SET_BIT(PORTA_REG,Pin);
    1592:	ab e3       	ldi	r26, 0x3B	; 59
    1594:	b0 e0       	ldi	r27, 0x00	; 0
    1596:	eb e3       	ldi	r30, 0x3B	; 59
    1598:	f0 e0       	ldi	r31, 0x00	; 0
    159a:	80 81       	ld	r24, Z
    159c:	48 2f       	mov	r20, r24
    159e:	8a 81       	ldd	r24, Y+2	; 0x02
    15a0:	28 2f       	mov	r18, r24
    15a2:	30 e0       	ldi	r19, 0x00	; 0
    15a4:	81 e0       	ldi	r24, 0x01	; 1
    15a6:	90 e0       	ldi	r25, 0x00	; 0
    15a8:	02 2e       	mov	r0, r18
    15aa:	02 c0       	rjmp	.+4      	; 0x15b0 <DIO_SetPinValue+0x7c>
    15ac:	88 0f       	add	r24, r24
    15ae:	99 1f       	adc	r25, r25
    15b0:	0a 94       	dec	r0
    15b2:	e2 f7       	brpl	.-8      	; 0x15ac <DIO_SetPinValue+0x78>
    15b4:	84 2b       	or	r24, r20
    15b6:	8c 93       	st	X, r24
    15b8:	a7 c0       	rjmp	.+334    	; 0x1708 <DIO_SetPinValue+0x1d4>
		} 
		else if(Value == DIO_LOW)
    15ba:	8b 81       	ldd	r24, Y+3	; 0x03
    15bc:	88 23       	and	r24, r24
    15be:	09 f0       	breq	.+2      	; 0x15c2 <DIO_SetPinValue+0x8e>
    15c0:	a3 c0       	rjmp	.+326    	; 0x1708 <DIO_SetPinValue+0x1d4>
		{
			CLR_BIT(PORTA_REG,Pin);
    15c2:	ab e3       	ldi	r26, 0x3B	; 59
    15c4:	b0 e0       	ldi	r27, 0x00	; 0
    15c6:	eb e3       	ldi	r30, 0x3B	; 59
    15c8:	f0 e0       	ldi	r31, 0x00	; 0
    15ca:	80 81       	ld	r24, Z
    15cc:	48 2f       	mov	r20, r24
    15ce:	8a 81       	ldd	r24, Y+2	; 0x02
    15d0:	28 2f       	mov	r18, r24
    15d2:	30 e0       	ldi	r19, 0x00	; 0
    15d4:	81 e0       	ldi	r24, 0x01	; 1
    15d6:	90 e0       	ldi	r25, 0x00	; 0
    15d8:	02 2e       	mov	r0, r18
    15da:	02 c0       	rjmp	.+4      	; 0x15e0 <DIO_SetPinValue+0xac>
    15dc:	88 0f       	add	r24, r24
    15de:	99 1f       	adc	r25, r25
    15e0:	0a 94       	dec	r0
    15e2:	e2 f7       	brpl	.-8      	; 0x15dc <DIO_SetPinValue+0xa8>
    15e4:	80 95       	com	r24
    15e6:	84 23       	and	r24, r20
    15e8:	8c 93       	st	X, r24
    15ea:	8e c0       	rjmp	.+284    	; 0x1708 <DIO_SetPinValue+0x1d4>
		}  
		break;
		case DIO_PORTB: 
		if(Value == DIO_HIGH)
    15ec:	8b 81       	ldd	r24, Y+3	; 0x03
    15ee:	81 30       	cpi	r24, 0x01	; 1
    15f0:	a1 f4       	brne	.+40     	; 0x161a <DIO_SetPinValue+0xe6>
		{ 
			SET_BIT(PORTB_REG,Pin);
    15f2:	a8 e3       	ldi	r26, 0x38	; 56
    15f4:	b0 e0       	ldi	r27, 0x00	; 0
    15f6:	e8 e3       	ldi	r30, 0x38	; 56
    15f8:	f0 e0       	ldi	r31, 0x00	; 0
    15fa:	80 81       	ld	r24, Z
    15fc:	48 2f       	mov	r20, r24
    15fe:	8a 81       	ldd	r24, Y+2	; 0x02
    1600:	28 2f       	mov	r18, r24
    1602:	30 e0       	ldi	r19, 0x00	; 0
    1604:	81 e0       	ldi	r24, 0x01	; 1
    1606:	90 e0       	ldi	r25, 0x00	; 0
    1608:	02 2e       	mov	r0, r18
    160a:	02 c0       	rjmp	.+4      	; 0x1610 <DIO_SetPinValue+0xdc>
    160c:	88 0f       	add	r24, r24
    160e:	99 1f       	adc	r25, r25
    1610:	0a 94       	dec	r0
    1612:	e2 f7       	brpl	.-8      	; 0x160c <DIO_SetPinValue+0xd8>
    1614:	84 2b       	or	r24, r20
    1616:	8c 93       	st	X, r24
    1618:	77 c0       	rjmp	.+238    	; 0x1708 <DIO_SetPinValue+0x1d4>
		} 
		else if(Value == DIO_LOW)
    161a:	8b 81       	ldd	r24, Y+3	; 0x03
    161c:	88 23       	and	r24, r24
    161e:	09 f0       	breq	.+2      	; 0x1622 <DIO_SetPinValue+0xee>
    1620:	73 c0       	rjmp	.+230    	; 0x1708 <DIO_SetPinValue+0x1d4>
		{
			CLR_BIT(PORTB_REG,Pin);
    1622:	a8 e3       	ldi	r26, 0x38	; 56
    1624:	b0 e0       	ldi	r27, 0x00	; 0
    1626:	e8 e3       	ldi	r30, 0x38	; 56
    1628:	f0 e0       	ldi	r31, 0x00	; 0
    162a:	80 81       	ld	r24, Z
    162c:	48 2f       	mov	r20, r24
    162e:	8a 81       	ldd	r24, Y+2	; 0x02
    1630:	28 2f       	mov	r18, r24
    1632:	30 e0       	ldi	r19, 0x00	; 0
    1634:	81 e0       	ldi	r24, 0x01	; 1
    1636:	90 e0       	ldi	r25, 0x00	; 0
    1638:	02 2e       	mov	r0, r18
    163a:	02 c0       	rjmp	.+4      	; 0x1640 <DIO_SetPinValue+0x10c>
    163c:	88 0f       	add	r24, r24
    163e:	99 1f       	adc	r25, r25
    1640:	0a 94       	dec	r0
    1642:	e2 f7       	brpl	.-8      	; 0x163c <DIO_SetPinValue+0x108>
    1644:	80 95       	com	r24
    1646:	84 23       	and	r24, r20
    1648:	8c 93       	st	X, r24
    164a:	5e c0       	rjmp	.+188    	; 0x1708 <DIO_SetPinValue+0x1d4>
		}  
		break;
		case DIO_PORTC: 
		if(Value == DIO_HIGH)
    164c:	8b 81       	ldd	r24, Y+3	; 0x03
    164e:	81 30       	cpi	r24, 0x01	; 1
    1650:	a1 f4       	brne	.+40     	; 0x167a <DIO_SetPinValue+0x146>
		{ 
			SET_BIT(PORTC_REG,Pin);
    1652:	a5 e3       	ldi	r26, 0x35	; 53
    1654:	b0 e0       	ldi	r27, 0x00	; 0
    1656:	e5 e3       	ldi	r30, 0x35	; 53
    1658:	f0 e0       	ldi	r31, 0x00	; 0
    165a:	80 81       	ld	r24, Z
    165c:	48 2f       	mov	r20, r24
    165e:	8a 81       	ldd	r24, Y+2	; 0x02
    1660:	28 2f       	mov	r18, r24
    1662:	30 e0       	ldi	r19, 0x00	; 0
    1664:	81 e0       	ldi	r24, 0x01	; 1
    1666:	90 e0       	ldi	r25, 0x00	; 0
    1668:	02 2e       	mov	r0, r18
    166a:	02 c0       	rjmp	.+4      	; 0x1670 <DIO_SetPinValue+0x13c>
    166c:	88 0f       	add	r24, r24
    166e:	99 1f       	adc	r25, r25
    1670:	0a 94       	dec	r0
    1672:	e2 f7       	brpl	.-8      	; 0x166c <DIO_SetPinValue+0x138>
    1674:	84 2b       	or	r24, r20
    1676:	8c 93       	st	X, r24
    1678:	47 c0       	rjmp	.+142    	; 0x1708 <DIO_SetPinValue+0x1d4>
		} 
		else if(Value == DIO_LOW)
    167a:	8b 81       	ldd	r24, Y+3	; 0x03
    167c:	88 23       	and	r24, r24
    167e:	09 f0       	breq	.+2      	; 0x1682 <DIO_SetPinValue+0x14e>
    1680:	43 c0       	rjmp	.+134    	; 0x1708 <DIO_SetPinValue+0x1d4>
		{
			CLR_BIT(PORTC_REG,Pin);
    1682:	a5 e3       	ldi	r26, 0x35	; 53
    1684:	b0 e0       	ldi	r27, 0x00	; 0
    1686:	e5 e3       	ldi	r30, 0x35	; 53
    1688:	f0 e0       	ldi	r31, 0x00	; 0
    168a:	80 81       	ld	r24, Z
    168c:	48 2f       	mov	r20, r24
    168e:	8a 81       	ldd	r24, Y+2	; 0x02
    1690:	28 2f       	mov	r18, r24
    1692:	30 e0       	ldi	r19, 0x00	; 0
    1694:	81 e0       	ldi	r24, 0x01	; 1
    1696:	90 e0       	ldi	r25, 0x00	; 0
    1698:	02 2e       	mov	r0, r18
    169a:	02 c0       	rjmp	.+4      	; 0x16a0 <DIO_SetPinValue+0x16c>
    169c:	88 0f       	add	r24, r24
    169e:	99 1f       	adc	r25, r25
    16a0:	0a 94       	dec	r0
    16a2:	e2 f7       	brpl	.-8      	; 0x169c <DIO_SetPinValue+0x168>
    16a4:	80 95       	com	r24
    16a6:	84 23       	and	r24, r20
    16a8:	8c 93       	st	X, r24
    16aa:	2e c0       	rjmp	.+92     	; 0x1708 <DIO_SetPinValue+0x1d4>
		}  
		break;
		case DIO_PORTD: 
		if(Value == DIO_HIGH)
    16ac:	8b 81       	ldd	r24, Y+3	; 0x03
    16ae:	81 30       	cpi	r24, 0x01	; 1
    16b0:	a1 f4       	brne	.+40     	; 0x16da <DIO_SetPinValue+0x1a6>
		{ 
			SET_BIT(PORTD_REG,Pin);
    16b2:	a2 e3       	ldi	r26, 0x32	; 50
    16b4:	b0 e0       	ldi	r27, 0x00	; 0
    16b6:	e2 e3       	ldi	r30, 0x32	; 50
    16b8:	f0 e0       	ldi	r31, 0x00	; 0
    16ba:	80 81       	ld	r24, Z
    16bc:	48 2f       	mov	r20, r24
    16be:	8a 81       	ldd	r24, Y+2	; 0x02
    16c0:	28 2f       	mov	r18, r24
    16c2:	30 e0       	ldi	r19, 0x00	; 0
    16c4:	81 e0       	ldi	r24, 0x01	; 1
    16c6:	90 e0       	ldi	r25, 0x00	; 0
    16c8:	02 2e       	mov	r0, r18
    16ca:	02 c0       	rjmp	.+4      	; 0x16d0 <DIO_SetPinValue+0x19c>
    16cc:	88 0f       	add	r24, r24
    16ce:	99 1f       	adc	r25, r25
    16d0:	0a 94       	dec	r0
    16d2:	e2 f7       	brpl	.-8      	; 0x16cc <DIO_SetPinValue+0x198>
    16d4:	84 2b       	or	r24, r20
    16d6:	8c 93       	st	X, r24
    16d8:	17 c0       	rjmp	.+46     	; 0x1708 <DIO_SetPinValue+0x1d4>
		} 
		else if(Value == DIO_LOW)
    16da:	8b 81       	ldd	r24, Y+3	; 0x03
    16dc:	88 23       	and	r24, r24
    16de:	a1 f4       	brne	.+40     	; 0x1708 <DIO_SetPinValue+0x1d4>
		{
			CLR_BIT(PORTD_REG,Pin);
    16e0:	a2 e3       	ldi	r26, 0x32	; 50
    16e2:	b0 e0       	ldi	r27, 0x00	; 0
    16e4:	e2 e3       	ldi	r30, 0x32	; 50
    16e6:	f0 e0       	ldi	r31, 0x00	; 0
    16e8:	80 81       	ld	r24, Z
    16ea:	48 2f       	mov	r20, r24
    16ec:	8a 81       	ldd	r24, Y+2	; 0x02
    16ee:	28 2f       	mov	r18, r24
    16f0:	30 e0       	ldi	r19, 0x00	; 0
    16f2:	81 e0       	ldi	r24, 0x01	; 1
    16f4:	90 e0       	ldi	r25, 0x00	; 0
    16f6:	02 2e       	mov	r0, r18
    16f8:	02 c0       	rjmp	.+4      	; 0x16fe <DIO_SetPinValue+0x1ca>
    16fa:	88 0f       	add	r24, r24
    16fc:	99 1f       	adc	r25, r25
    16fe:	0a 94       	dec	r0
    1700:	e2 f7       	brpl	.-8      	; 0x16fa <DIO_SetPinValue+0x1c6>
    1702:	80 95       	com	r24
    1704:	84 23       	and	r24, r20
    1706:	8c 93       	st	X, r24
		default:
		// " Port or Pin or Value not valid "
		break;
	}
	
}
    1708:	0f 90       	pop	r0
    170a:	0f 90       	pop	r0
    170c:	0f 90       	pop	r0
    170e:	0f 90       	pop	r0
    1710:	0f 90       	pop	r0
    1712:	cf 91       	pop	r28
    1714:	df 91       	pop	r29
    1716:	08 95       	ret

00001718 <DIO_GetPinValue>:

u8   DIO_GetPinValue    (u8 Port , u8 Pin )
{
    1718:	df 93       	push	r29
    171a:	cf 93       	push	r28
    171c:	00 d0       	rcall	.+0      	; 0x171e <DIO_GetPinValue+0x6>
    171e:	00 d0       	rcall	.+0      	; 0x1720 <DIO_GetPinValue+0x8>
    1720:	0f 92       	push	r0
    1722:	cd b7       	in	r28, 0x3d	; 61
    1724:	de b7       	in	r29, 0x3e	; 62
    1726:	8a 83       	std	Y+2, r24	; 0x02
    1728:	6b 83       	std	Y+3, r22	; 0x03
	u8 Value;
	switch(Port)
    172a:	8a 81       	ldd	r24, Y+2	; 0x02
    172c:	28 2f       	mov	r18, r24
    172e:	30 e0       	ldi	r19, 0x00	; 0
    1730:	3d 83       	std	Y+5, r19	; 0x05
    1732:	2c 83       	std	Y+4, r18	; 0x04
    1734:	4c 81       	ldd	r20, Y+4	; 0x04
    1736:	5d 81       	ldd	r21, Y+5	; 0x05
    1738:	41 30       	cpi	r20, 0x01	; 1
    173a:	51 05       	cpc	r21, r1
    173c:	41 f1       	breq	.+80     	; 0x178e <DIO_GetPinValue+0x76>
    173e:	8c 81       	ldd	r24, Y+4	; 0x04
    1740:	9d 81       	ldd	r25, Y+5	; 0x05
    1742:	82 30       	cpi	r24, 0x02	; 2
    1744:	91 05       	cpc	r25, r1
    1746:	34 f4       	brge	.+12     	; 0x1754 <DIO_GetPinValue+0x3c>
    1748:	2c 81       	ldd	r18, Y+4	; 0x04
    174a:	3d 81       	ldd	r19, Y+5	; 0x05
    174c:	21 15       	cp	r18, r1
    174e:	31 05       	cpc	r19, r1
    1750:	61 f0       	breq	.+24     	; 0x176a <DIO_GetPinValue+0x52>
    1752:	52 c0       	rjmp	.+164    	; 0x17f8 <DIO_GetPinValue+0xe0>
    1754:	4c 81       	ldd	r20, Y+4	; 0x04
    1756:	5d 81       	ldd	r21, Y+5	; 0x05
    1758:	42 30       	cpi	r20, 0x02	; 2
    175a:	51 05       	cpc	r21, r1
    175c:	51 f1       	breq	.+84     	; 0x17b2 <DIO_GetPinValue+0x9a>
    175e:	8c 81       	ldd	r24, Y+4	; 0x04
    1760:	9d 81       	ldd	r25, Y+5	; 0x05
    1762:	83 30       	cpi	r24, 0x03	; 3
    1764:	91 05       	cpc	r25, r1
    1766:	b9 f1       	breq	.+110    	; 0x17d6 <DIO_GetPinValue+0xbe>
    1768:	47 c0       	rjmp	.+142    	; 0x17f8 <DIO_GetPinValue+0xe0>
	{
		case DIO_PORTA: Value = GET_BIT(PINA_REG,Pin); break;
    176a:	e9 e3       	ldi	r30, 0x39	; 57
    176c:	f0 e0       	ldi	r31, 0x00	; 0
    176e:	80 81       	ld	r24, Z
    1770:	28 2f       	mov	r18, r24
    1772:	30 e0       	ldi	r19, 0x00	; 0
    1774:	8b 81       	ldd	r24, Y+3	; 0x03
    1776:	88 2f       	mov	r24, r24
    1778:	90 e0       	ldi	r25, 0x00	; 0
    177a:	a9 01       	movw	r20, r18
    177c:	02 c0       	rjmp	.+4      	; 0x1782 <DIO_GetPinValue+0x6a>
    177e:	55 95       	asr	r21
    1780:	47 95       	ror	r20
    1782:	8a 95       	dec	r24
    1784:	e2 f7       	brpl	.-8      	; 0x177e <DIO_GetPinValue+0x66>
    1786:	ca 01       	movw	r24, r20
    1788:	81 70       	andi	r24, 0x01	; 1
    178a:	89 83       	std	Y+1, r24	; 0x01
    178c:	35 c0       	rjmp	.+106    	; 0x17f8 <DIO_GetPinValue+0xe0>
		case DIO_PORTB: Value = GET_BIT(PINB_REG,Pin); break;
    178e:	e6 e3       	ldi	r30, 0x36	; 54
    1790:	f0 e0       	ldi	r31, 0x00	; 0
    1792:	80 81       	ld	r24, Z
    1794:	28 2f       	mov	r18, r24
    1796:	30 e0       	ldi	r19, 0x00	; 0
    1798:	8b 81       	ldd	r24, Y+3	; 0x03
    179a:	88 2f       	mov	r24, r24
    179c:	90 e0       	ldi	r25, 0x00	; 0
    179e:	a9 01       	movw	r20, r18
    17a0:	02 c0       	rjmp	.+4      	; 0x17a6 <DIO_GetPinValue+0x8e>
    17a2:	55 95       	asr	r21
    17a4:	47 95       	ror	r20
    17a6:	8a 95       	dec	r24
    17a8:	e2 f7       	brpl	.-8      	; 0x17a2 <DIO_GetPinValue+0x8a>
    17aa:	ca 01       	movw	r24, r20
    17ac:	81 70       	andi	r24, 0x01	; 1
    17ae:	89 83       	std	Y+1, r24	; 0x01
    17b0:	23 c0       	rjmp	.+70     	; 0x17f8 <DIO_GetPinValue+0xe0>
		case DIO_PORTC: Value = GET_BIT(PINC_REG,Pin); break;
    17b2:	e3 e3       	ldi	r30, 0x33	; 51
    17b4:	f0 e0       	ldi	r31, 0x00	; 0
    17b6:	80 81       	ld	r24, Z
    17b8:	28 2f       	mov	r18, r24
    17ba:	30 e0       	ldi	r19, 0x00	; 0
    17bc:	8b 81       	ldd	r24, Y+3	; 0x03
    17be:	88 2f       	mov	r24, r24
    17c0:	90 e0       	ldi	r25, 0x00	; 0
    17c2:	a9 01       	movw	r20, r18
    17c4:	02 c0       	rjmp	.+4      	; 0x17ca <DIO_GetPinValue+0xb2>
    17c6:	55 95       	asr	r21
    17c8:	47 95       	ror	r20
    17ca:	8a 95       	dec	r24
    17cc:	e2 f7       	brpl	.-8      	; 0x17c6 <DIO_GetPinValue+0xae>
    17ce:	ca 01       	movw	r24, r20
    17d0:	81 70       	andi	r24, 0x01	; 1
    17d2:	89 83       	std	Y+1, r24	; 0x01
    17d4:	11 c0       	rjmp	.+34     	; 0x17f8 <DIO_GetPinValue+0xe0>
		case DIO_PORTD: Value = GET_BIT(PIND_REG,Pin); break;
    17d6:	e0 e3       	ldi	r30, 0x30	; 48
    17d8:	f0 e0       	ldi	r31, 0x00	; 0
    17da:	80 81       	ld	r24, Z
    17dc:	28 2f       	mov	r18, r24
    17de:	30 e0       	ldi	r19, 0x00	; 0
    17e0:	8b 81       	ldd	r24, Y+3	; 0x03
    17e2:	88 2f       	mov	r24, r24
    17e4:	90 e0       	ldi	r25, 0x00	; 0
    17e6:	a9 01       	movw	r20, r18
    17e8:	02 c0       	rjmp	.+4      	; 0x17ee <DIO_GetPinValue+0xd6>
    17ea:	55 95       	asr	r21
    17ec:	47 95       	ror	r20
    17ee:	8a 95       	dec	r24
    17f0:	e2 f7       	brpl	.-8      	; 0x17ea <DIO_GetPinValue+0xd2>
    17f2:	ca 01       	movw	r24, r20
    17f4:	81 70       	andi	r24, 0x01	; 1
    17f6:	89 83       	std	Y+1, r24	; 0x01
		default:
		break;
	}
	return Value;
    17f8:	89 81       	ldd	r24, Y+1	; 0x01
}
    17fa:	0f 90       	pop	r0
    17fc:	0f 90       	pop	r0
    17fe:	0f 90       	pop	r0
    1800:	0f 90       	pop	r0
    1802:	0f 90       	pop	r0
    1804:	cf 91       	pop	r28
    1806:	df 91       	pop	r29
    1808:	08 95       	ret

0000180a <DIO_SetPortDirection>:

void DIO_SetPortDirection(u8 Port , u8 Direction)
{
    180a:	df 93       	push	r29
    180c:	cf 93       	push	r28
    180e:	00 d0       	rcall	.+0      	; 0x1810 <DIO_SetPortDirection+0x6>
    1810:	00 d0       	rcall	.+0      	; 0x1812 <DIO_SetPortDirection+0x8>
    1812:	cd b7       	in	r28, 0x3d	; 61
    1814:	de b7       	in	r29, 0x3e	; 62
    1816:	89 83       	std	Y+1, r24	; 0x01
    1818:	6a 83       	std	Y+2, r22	; 0x02
	switch(Port)
    181a:	89 81       	ldd	r24, Y+1	; 0x01
    181c:	28 2f       	mov	r18, r24
    181e:	30 e0       	ldi	r19, 0x00	; 0
    1820:	3c 83       	std	Y+4, r19	; 0x04
    1822:	2b 83       	std	Y+3, r18	; 0x03
    1824:	8b 81       	ldd	r24, Y+3	; 0x03
    1826:	9c 81       	ldd	r25, Y+4	; 0x04
    1828:	81 30       	cpi	r24, 0x01	; 1
    182a:	91 05       	cpc	r25, r1
    182c:	d1 f0       	breq	.+52     	; 0x1862 <DIO_SetPortDirection+0x58>
    182e:	2b 81       	ldd	r18, Y+3	; 0x03
    1830:	3c 81       	ldd	r19, Y+4	; 0x04
    1832:	22 30       	cpi	r18, 0x02	; 2
    1834:	31 05       	cpc	r19, r1
    1836:	2c f4       	brge	.+10     	; 0x1842 <DIO_SetPortDirection+0x38>
    1838:	8b 81       	ldd	r24, Y+3	; 0x03
    183a:	9c 81       	ldd	r25, Y+4	; 0x04
    183c:	00 97       	sbiw	r24, 0x00	; 0
    183e:	61 f0       	breq	.+24     	; 0x1858 <DIO_SetPortDirection+0x4e>
    1840:	1e c0       	rjmp	.+60     	; 0x187e <DIO_SetPortDirection+0x74>
    1842:	2b 81       	ldd	r18, Y+3	; 0x03
    1844:	3c 81       	ldd	r19, Y+4	; 0x04
    1846:	22 30       	cpi	r18, 0x02	; 2
    1848:	31 05       	cpc	r19, r1
    184a:	81 f0       	breq	.+32     	; 0x186c <DIO_SetPortDirection+0x62>
    184c:	8b 81       	ldd	r24, Y+3	; 0x03
    184e:	9c 81       	ldd	r25, Y+4	; 0x04
    1850:	83 30       	cpi	r24, 0x03	; 3
    1852:	91 05       	cpc	r25, r1
    1854:	81 f0       	breq	.+32     	; 0x1876 <DIO_SetPortDirection+0x6c>
    1856:	13 c0       	rjmp	.+38     	; 0x187e <DIO_SetPortDirection+0x74>
	{
		case DIO_PORTA: DDRA_REG = Direction; break;
    1858:	ea e3       	ldi	r30, 0x3A	; 58
    185a:	f0 e0       	ldi	r31, 0x00	; 0
    185c:	8a 81       	ldd	r24, Y+2	; 0x02
    185e:	80 83       	st	Z, r24
    1860:	0e c0       	rjmp	.+28     	; 0x187e <DIO_SetPortDirection+0x74>
		case DIO_PORTB: DDRB_REG = Direction; break;
    1862:	e7 e3       	ldi	r30, 0x37	; 55
    1864:	f0 e0       	ldi	r31, 0x00	; 0
    1866:	8a 81       	ldd	r24, Y+2	; 0x02
    1868:	80 83       	st	Z, r24
    186a:	09 c0       	rjmp	.+18     	; 0x187e <DIO_SetPortDirection+0x74>
		case DIO_PORTC: DDRC_REG = Direction; break;
    186c:	e4 e3       	ldi	r30, 0x34	; 52
    186e:	f0 e0       	ldi	r31, 0x00	; 0
    1870:	8a 81       	ldd	r24, Y+2	; 0x02
    1872:	80 83       	st	Z, r24
    1874:	04 c0       	rjmp	.+8      	; 0x187e <DIO_SetPortDirection+0x74>
		case DIO_PORTD: DDRD_REG = Direction; break;
    1876:	e1 e3       	ldi	r30, 0x31	; 49
    1878:	f0 e0       	ldi	r31, 0x00	; 0
    187a:	8a 81       	ldd	r24, Y+2	; 0x02
    187c:	80 83       	st	Z, r24
		default:
		break;
	}
}
    187e:	0f 90       	pop	r0
    1880:	0f 90       	pop	r0
    1882:	0f 90       	pop	r0
    1884:	0f 90       	pop	r0
    1886:	cf 91       	pop	r28
    1888:	df 91       	pop	r29
    188a:	08 95       	ret

0000188c <DIO_SetPortValue>:


void DIO_SetPortValue    (u8 Port , u8 Value   )
{
    188c:	df 93       	push	r29
    188e:	cf 93       	push	r28
    1890:	00 d0       	rcall	.+0      	; 0x1892 <DIO_SetPortValue+0x6>
    1892:	00 d0       	rcall	.+0      	; 0x1894 <DIO_SetPortValue+0x8>
    1894:	cd b7       	in	r28, 0x3d	; 61
    1896:	de b7       	in	r29, 0x3e	; 62
    1898:	89 83       	std	Y+1, r24	; 0x01
    189a:	6a 83       	std	Y+2, r22	; 0x02
	switch(Port)
    189c:	89 81       	ldd	r24, Y+1	; 0x01
    189e:	28 2f       	mov	r18, r24
    18a0:	30 e0       	ldi	r19, 0x00	; 0
    18a2:	3c 83       	std	Y+4, r19	; 0x04
    18a4:	2b 83       	std	Y+3, r18	; 0x03
    18a6:	8b 81       	ldd	r24, Y+3	; 0x03
    18a8:	9c 81       	ldd	r25, Y+4	; 0x04
    18aa:	81 30       	cpi	r24, 0x01	; 1
    18ac:	91 05       	cpc	r25, r1
    18ae:	d1 f0       	breq	.+52     	; 0x18e4 <DIO_SetPortValue+0x58>
    18b0:	2b 81       	ldd	r18, Y+3	; 0x03
    18b2:	3c 81       	ldd	r19, Y+4	; 0x04
    18b4:	22 30       	cpi	r18, 0x02	; 2
    18b6:	31 05       	cpc	r19, r1
    18b8:	2c f4       	brge	.+10     	; 0x18c4 <DIO_SetPortValue+0x38>
    18ba:	8b 81       	ldd	r24, Y+3	; 0x03
    18bc:	9c 81       	ldd	r25, Y+4	; 0x04
    18be:	00 97       	sbiw	r24, 0x00	; 0
    18c0:	61 f0       	breq	.+24     	; 0x18da <DIO_SetPortValue+0x4e>
    18c2:	1e c0       	rjmp	.+60     	; 0x1900 <DIO_SetPortValue+0x74>
    18c4:	2b 81       	ldd	r18, Y+3	; 0x03
    18c6:	3c 81       	ldd	r19, Y+4	; 0x04
    18c8:	22 30       	cpi	r18, 0x02	; 2
    18ca:	31 05       	cpc	r19, r1
    18cc:	81 f0       	breq	.+32     	; 0x18ee <DIO_SetPortValue+0x62>
    18ce:	8b 81       	ldd	r24, Y+3	; 0x03
    18d0:	9c 81       	ldd	r25, Y+4	; 0x04
    18d2:	83 30       	cpi	r24, 0x03	; 3
    18d4:	91 05       	cpc	r25, r1
    18d6:	81 f0       	breq	.+32     	; 0x18f8 <DIO_SetPortValue+0x6c>
    18d8:	13 c0       	rjmp	.+38     	; 0x1900 <DIO_SetPortValue+0x74>
	{
		case DIO_PORTA: PORTA_REG = Value; break;
    18da:	eb e3       	ldi	r30, 0x3B	; 59
    18dc:	f0 e0       	ldi	r31, 0x00	; 0
    18de:	8a 81       	ldd	r24, Y+2	; 0x02
    18e0:	80 83       	st	Z, r24
    18e2:	0e c0       	rjmp	.+28     	; 0x1900 <DIO_SetPortValue+0x74>
		case DIO_PORTB: PORTB_REG = Value; break;
    18e4:	e8 e3       	ldi	r30, 0x38	; 56
    18e6:	f0 e0       	ldi	r31, 0x00	; 0
    18e8:	8a 81       	ldd	r24, Y+2	; 0x02
    18ea:	80 83       	st	Z, r24
    18ec:	09 c0       	rjmp	.+18     	; 0x1900 <DIO_SetPortValue+0x74>
		case DIO_PORTC: PORTC_REG = Value; break;
    18ee:	e5 e3       	ldi	r30, 0x35	; 53
    18f0:	f0 e0       	ldi	r31, 0x00	; 0
    18f2:	8a 81       	ldd	r24, Y+2	; 0x02
    18f4:	80 83       	st	Z, r24
    18f6:	04 c0       	rjmp	.+8      	; 0x1900 <DIO_SetPortValue+0x74>
		case DIO_PORTD: PORTD_REG = Value; break;
    18f8:	e2 e3       	ldi	r30, 0x32	; 50
    18fa:	f0 e0       	ldi	r31, 0x00	; 0
    18fc:	8a 81       	ldd	r24, Y+2	; 0x02
    18fe:	80 83       	st	Z, r24
		default:
		break;
	}
}
    1900:	0f 90       	pop	r0
    1902:	0f 90       	pop	r0
    1904:	0f 90       	pop	r0
    1906:	0f 90       	pop	r0
    1908:	cf 91       	pop	r28
    190a:	df 91       	pop	r29
    190c:	08 95       	ret

0000190e <ADC_Init>:




void ADC_Init(void)
{
    190e:	df 93       	push	r29
    1910:	cf 93       	push	r28
    1912:	cd b7       	in	r28, 0x3d	; 61
    1914:	de b7       	in	r29, 0x3e	; 62
	// ADC Enable
	SET_BIT(ADCSRA,ADCSRA_ADEN);
    1916:	a6 e2       	ldi	r26, 0x26	; 38
    1918:	b0 e0       	ldi	r27, 0x00	; 0
    191a:	e6 e2       	ldi	r30, 0x26	; 38
    191c:	f0 e0       	ldi	r31, 0x00	; 0
    191e:	80 81       	ld	r24, Z
    1920:	80 68       	ori	r24, 0x80	; 128
    1922:	8c 93       	st	X, r24

	// Prescaler Configuration as 128
	SET_BIT(ADCSRA,ADCSRA_ADPS2);
    1924:	a6 e2       	ldi	r26, 0x26	; 38
    1926:	b0 e0       	ldi	r27, 0x00	; 0
    1928:	e6 e2       	ldi	r30, 0x26	; 38
    192a:	f0 e0       	ldi	r31, 0x00	; 0
    192c:	80 81       	ld	r24, Z
    192e:	84 60       	ori	r24, 0x04	; 4
    1930:	8c 93       	st	X, r24
	SET_BIT(ADCSRA,ADCSRA_ADPS1);
    1932:	a6 e2       	ldi	r26, 0x26	; 38
    1934:	b0 e0       	ldi	r27, 0x00	; 0
    1936:	e6 e2       	ldi	r30, 0x26	; 38
    1938:	f0 e0       	ldi	r31, 0x00	; 0
    193a:	80 81       	ld	r24, Z
    193c:	82 60       	ori	r24, 0x02	; 2
    193e:	8c 93       	st	X, r24
	SET_BIT(ADCSRA,ADCSRA_ADPS0);
    1940:	a6 e2       	ldi	r26, 0x26	; 38
    1942:	b0 e0       	ldi	r27, 0x00	; 0
    1944:	e6 e2       	ldi	r30, 0x26	; 38
    1946:	f0 e0       	ldi	r31, 0x00	; 0
    1948:	80 81       	ld	r24, Z
    194a:	81 60       	ori	r24, 0x01	; 1
    194c:	8c 93       	st	X, r24
	// Referance Voltage as AVCC with external capacitor
	CLR_BIT(ADMUX,ADMUX_REFS1);
    194e:	a7 e2       	ldi	r26, 0x27	; 39
    1950:	b0 e0       	ldi	r27, 0x00	; 0
    1952:	e7 e2       	ldi	r30, 0x27	; 39
    1954:	f0 e0       	ldi	r31, 0x00	; 0
    1956:	80 81       	ld	r24, Z
    1958:	8f 77       	andi	r24, 0x7F	; 127
    195a:	8c 93       	st	X, r24
	SET_BIT(ADMUX,ADMUX_REFS0);
    195c:	a7 e2       	ldi	r26, 0x27	; 39
    195e:	b0 e0       	ldi	r27, 0x00	; 0
    1960:	e7 e2       	ldi	r30, 0x27	; 39
    1962:	f0 e0       	ldi	r31, 0x00	; 0
    1964:	80 81       	ld	r24, Z
    1966:	80 64       	ori	r24, 0x40	; 64
    1968:	8c 93       	st	X, r24

	CLR_BIT(ADMUX,ADMUX_ADLAR);
    196a:	a7 e2       	ldi	r26, 0x27	; 39
    196c:	b0 e0       	ldi	r27, 0x00	; 0
    196e:	e7 e2       	ldi	r30, 0x27	; 39
    1970:	f0 e0       	ldi	r31, 0x00	; 0
    1972:	80 81       	ld	r24, Z
    1974:	8f 7d       	andi	r24, 0xDF	; 223
    1976:	8c 93       	st	X, r24
}
    1978:	cf 91       	pop	r28
    197a:	df 91       	pop	r29
    197c:	08 95       	ret

0000197e <ADC_Read>:

u16 ADC_Read (u8 channel)
{
    197e:	df 93       	push	r29
    1980:	cf 93       	push	r28
    1982:	0f 92       	push	r0
    1984:	cd b7       	in	r28, 0x3d	; 61
    1986:	de b7       	in	r29, 0x3e	; 62
    1988:	89 83       	std	Y+1, r24	; 0x01
	// ADC Channel Selection
	channel &= 0x07;
    198a:	89 81       	ldd	r24, Y+1	; 0x01
    198c:	87 70       	andi	r24, 0x07	; 7
    198e:	89 83       	std	Y+1, r24	; 0x01
	ADMUX &= 0xE0;
    1990:	a7 e2       	ldi	r26, 0x27	; 39
    1992:	b0 e0       	ldi	r27, 0x00	; 0
    1994:	e7 e2       	ldi	r30, 0x27	; 39
    1996:	f0 e0       	ldi	r31, 0x00	; 0
    1998:	80 81       	ld	r24, Z
    199a:	80 7e       	andi	r24, 0xE0	; 224
    199c:	8c 93       	st	X, r24
	ADMUX |= channel;
    199e:	a7 e2       	ldi	r26, 0x27	; 39
    19a0:	b0 e0       	ldi	r27, 0x00	; 0
    19a2:	e7 e2       	ldi	r30, 0x27	; 39
    19a4:	f0 e0       	ldi	r31, 0x00	; 0
    19a6:	90 81       	ld	r25, Z
    19a8:	89 81       	ldd	r24, Y+1	; 0x01
    19aa:	89 2b       	or	r24, r25
    19ac:	8c 93       	st	X, r24


	SET_BIT(ADCSRA,ADCSRA_ADSC);
    19ae:	a6 e2       	ldi	r26, 0x26	; 38
    19b0:	b0 e0       	ldi	r27, 0x00	; 0
    19b2:	e6 e2       	ldi	r30, 0x26	; 38
    19b4:	f0 e0       	ldi	r31, 0x00	; 0
    19b6:	80 81       	ld	r24, Z
    19b8:	80 64       	ori	r24, 0x40	; 64
    19ba:	8c 93       	st	X, r24

	while(GET_BIT(ADCSRA,ADCSRA_ADIF)==0);
    19bc:	e6 e2       	ldi	r30, 0x26	; 38
    19be:	f0 e0       	ldi	r31, 0x00	; 0
    19c0:	80 81       	ld	r24, Z
    19c2:	82 95       	swap	r24
    19c4:	8f 70       	andi	r24, 0x0F	; 15
    19c6:	88 2f       	mov	r24, r24
    19c8:	90 e0       	ldi	r25, 0x00	; 0
    19ca:	81 70       	andi	r24, 0x01	; 1
    19cc:	90 70       	andi	r25, 0x00	; 0
    19ce:	00 97       	sbiw	r24, 0x00	; 0
    19d0:	a9 f3       	breq	.-22     	; 0x19bc <ADC_Read+0x3e>

	SET_BIT(ADCSRA,ADCSRA_ADIF);
    19d2:	a6 e2       	ldi	r26, 0x26	; 38
    19d4:	b0 e0       	ldi	r27, 0x00	; 0
    19d6:	e6 e2       	ldi	r30, 0x26	; 38
    19d8:	f0 e0       	ldi	r31, 0x00	; 0
    19da:	80 81       	ld	r24, Z
    19dc:	80 61       	ori	r24, 0x10	; 16
    19de:	8c 93       	st	X, r24

	return ADC;
    19e0:	e4 e2       	ldi	r30, 0x24	; 36
    19e2:	f0 e0       	ldi	r31, 0x00	; 0
    19e4:	80 81       	ld	r24, Z
    19e6:	91 81       	ldd	r25, Z+1	; 0x01

}
    19e8:	0f 90       	pop	r0
    19ea:	cf 91       	pop	r28
    19ec:	df 91       	pop	r29
    19ee:	08 95       	ret

000019f0 <LCD_Init>:
#include "LCD_INTERFACE.h"



void LCD_Init(void)
{
    19f0:	df 93       	push	r29
    19f2:	cf 93       	push	r28
    19f4:	cd b7       	in	r28, 0x3d	; 61
    19f6:	de b7       	in	r29, 0x3e	; 62
    19f8:	e8 97       	sbiw	r28, 0x38	; 56
    19fa:	0f b6       	in	r0, 0x3f	; 63
    19fc:	f8 94       	cli
    19fe:	de bf       	out	0x3e, r29	; 62
    1a00:	0f be       	out	0x3f, r0	; 63
    1a02:	cd bf       	out	0x3d, r28	; 61
	DIO_SetPinDirection(RS,DIO_OUTPUT); //RS
    1a04:	81 e0       	ldi	r24, 0x01	; 1
    1a06:	60 e0       	ldi	r22, 0x00	; 0
    1a08:	41 e0       	ldi	r20, 0x01	; 1
    1a0a:	0e 94 a8 09 	call	0x1350	; 0x1350 <DIO_SetPinDirection>
	DIO_SetPinDirection(EN,DIO_OUTPUT); //EN
    1a0e:	81 e0       	ldi	r24, 0x01	; 1
    1a10:	61 e0       	ldi	r22, 0x01	; 1
    1a12:	41 e0       	ldi	r20, 0x01	; 1
    1a14:	0e 94 a8 09 	call	0x1350	; 0x1350 <DIO_SetPinDirection>

	DIO_SetPortDirection(LCD_PORT,0xFF);
    1a18:	82 e0       	ldi	r24, 0x02	; 2
    1a1a:	6f ef       	ldi	r22, 0xFF	; 255
    1a1c:	0e 94 05 0c 	call	0x180a	; 0x180a <DIO_SetPortDirection>
    1a20:	80 e0       	ldi	r24, 0x00	; 0
    1a22:	90 e0       	ldi	r25, 0x00	; 0
    1a24:	a8 ec       	ldi	r26, 0xC8	; 200
    1a26:	b2 e4       	ldi	r27, 0x42	; 66
    1a28:	8d ab       	std	Y+53, r24	; 0x35
    1a2a:	9e ab       	std	Y+54, r25	; 0x36
    1a2c:	af ab       	std	Y+55, r26	; 0x37
    1a2e:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1a30:	6d a9       	ldd	r22, Y+53	; 0x35
    1a32:	7e a9       	ldd	r23, Y+54	; 0x36
    1a34:	8f a9       	ldd	r24, Y+55	; 0x37
    1a36:	98 ad       	ldd	r25, Y+56	; 0x38
    1a38:	20 e0       	ldi	r18, 0x00	; 0
    1a3a:	30 e0       	ldi	r19, 0x00	; 0
    1a3c:	4a ef       	ldi	r20, 0xFA	; 250
    1a3e:	54 e4       	ldi	r21, 0x44	; 68
    1a40:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1a44:	dc 01       	movw	r26, r24
    1a46:	cb 01       	movw	r24, r22
    1a48:	89 ab       	std	Y+49, r24	; 0x31
    1a4a:	9a ab       	std	Y+50, r25	; 0x32
    1a4c:	ab ab       	std	Y+51, r26	; 0x33
    1a4e:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1a50:	69 a9       	ldd	r22, Y+49	; 0x31
    1a52:	7a a9       	ldd	r23, Y+50	; 0x32
    1a54:	8b a9       	ldd	r24, Y+51	; 0x33
    1a56:	9c a9       	ldd	r25, Y+52	; 0x34
    1a58:	20 e0       	ldi	r18, 0x00	; 0
    1a5a:	30 e0       	ldi	r19, 0x00	; 0
    1a5c:	40 e8       	ldi	r20, 0x80	; 128
    1a5e:	5f e3       	ldi	r21, 0x3F	; 63
    1a60:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1a64:	88 23       	and	r24, r24
    1a66:	2c f4       	brge	.+10     	; 0x1a72 <LCD_Init+0x82>
		__ticks = 1;
    1a68:	81 e0       	ldi	r24, 0x01	; 1
    1a6a:	90 e0       	ldi	r25, 0x00	; 0
    1a6c:	98 ab       	std	Y+48, r25	; 0x30
    1a6e:	8f a7       	std	Y+47, r24	; 0x2f
    1a70:	3f c0       	rjmp	.+126    	; 0x1af0 <LCD_Init+0x100>
	else if (__tmp > 65535)
    1a72:	69 a9       	ldd	r22, Y+49	; 0x31
    1a74:	7a a9       	ldd	r23, Y+50	; 0x32
    1a76:	8b a9       	ldd	r24, Y+51	; 0x33
    1a78:	9c a9       	ldd	r25, Y+52	; 0x34
    1a7a:	20 e0       	ldi	r18, 0x00	; 0
    1a7c:	3f ef       	ldi	r19, 0xFF	; 255
    1a7e:	4f e7       	ldi	r20, 0x7F	; 127
    1a80:	57 e4       	ldi	r21, 0x47	; 71
    1a82:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1a86:	18 16       	cp	r1, r24
    1a88:	4c f5       	brge	.+82     	; 0x1adc <LCD_Init+0xec>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1a8a:	6d a9       	ldd	r22, Y+53	; 0x35
    1a8c:	7e a9       	ldd	r23, Y+54	; 0x36
    1a8e:	8f a9       	ldd	r24, Y+55	; 0x37
    1a90:	98 ad       	ldd	r25, Y+56	; 0x38
    1a92:	20 e0       	ldi	r18, 0x00	; 0
    1a94:	30 e0       	ldi	r19, 0x00	; 0
    1a96:	40 e2       	ldi	r20, 0x20	; 32
    1a98:	51 e4       	ldi	r21, 0x41	; 65
    1a9a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1a9e:	dc 01       	movw	r26, r24
    1aa0:	cb 01       	movw	r24, r22
    1aa2:	bc 01       	movw	r22, r24
    1aa4:	cd 01       	movw	r24, r26
    1aa6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1aaa:	dc 01       	movw	r26, r24
    1aac:	cb 01       	movw	r24, r22
    1aae:	98 ab       	std	Y+48, r25	; 0x30
    1ab0:	8f a7       	std	Y+47, r24	; 0x2f
    1ab2:	0f c0       	rjmp	.+30     	; 0x1ad2 <LCD_Init+0xe2>
    1ab4:	88 ec       	ldi	r24, 0xC8	; 200
    1ab6:	90 e0       	ldi	r25, 0x00	; 0
    1ab8:	9e a7       	std	Y+46, r25	; 0x2e
    1aba:	8d a7       	std	Y+45, r24	; 0x2d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1abc:	8d a5       	ldd	r24, Y+45	; 0x2d
    1abe:	9e a5       	ldd	r25, Y+46	; 0x2e
    1ac0:	01 97       	sbiw	r24, 0x01	; 1
    1ac2:	f1 f7       	brne	.-4      	; 0x1ac0 <LCD_Init+0xd0>
    1ac4:	9e a7       	std	Y+46, r25	; 0x2e
    1ac6:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1ac8:	8f a5       	ldd	r24, Y+47	; 0x2f
    1aca:	98 a9       	ldd	r25, Y+48	; 0x30
    1acc:	01 97       	sbiw	r24, 0x01	; 1
    1ace:	98 ab       	std	Y+48, r25	; 0x30
    1ad0:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1ad2:	8f a5       	ldd	r24, Y+47	; 0x2f
    1ad4:	98 a9       	ldd	r25, Y+48	; 0x30
    1ad6:	00 97       	sbiw	r24, 0x00	; 0
    1ad8:	69 f7       	brne	.-38     	; 0x1ab4 <LCD_Init+0xc4>
    1ada:	14 c0       	rjmp	.+40     	; 0x1b04 <LCD_Init+0x114>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1adc:	69 a9       	ldd	r22, Y+49	; 0x31
    1ade:	7a a9       	ldd	r23, Y+50	; 0x32
    1ae0:	8b a9       	ldd	r24, Y+51	; 0x33
    1ae2:	9c a9       	ldd	r25, Y+52	; 0x34
    1ae4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ae8:	dc 01       	movw	r26, r24
    1aea:	cb 01       	movw	r24, r22
    1aec:	98 ab       	std	Y+48, r25	; 0x30
    1aee:	8f a7       	std	Y+47, r24	; 0x2f
    1af0:	8f a5       	ldd	r24, Y+47	; 0x2f
    1af2:	98 a9       	ldd	r25, Y+48	; 0x30
    1af4:	9c a7       	std	Y+44, r25	; 0x2c
    1af6:	8b a7       	std	Y+43, r24	; 0x2b
    1af8:	8b a5       	ldd	r24, Y+43	; 0x2b
    1afa:	9c a5       	ldd	r25, Y+44	; 0x2c
    1afc:	01 97       	sbiw	r24, 0x01	; 1
    1afe:	f1 f7       	brne	.-4      	; 0x1afc <LCD_Init+0x10c>
    1b00:	9c a7       	std	Y+44, r25	; 0x2c
    1b02:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(100);

	LCD_WriteCommand(0x38);
    1b04:	88 e3       	ldi	r24, 0x38	; 56
    1b06:	0e 94 ed 0e 	call	0x1dda	; 0x1dda <LCD_WriteCommand>
    1b0a:	80 e0       	ldi	r24, 0x00	; 0
    1b0c:	90 e0       	ldi	r25, 0x00	; 0
    1b0e:	a0 e8       	ldi	r26, 0x80	; 128
    1b10:	bf e3       	ldi	r27, 0x3F	; 63
    1b12:	8f a3       	std	Y+39, r24	; 0x27
    1b14:	98 a7       	std	Y+40, r25	; 0x28
    1b16:	a9 a7       	std	Y+41, r26	; 0x29
    1b18:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1b1a:	6f a1       	ldd	r22, Y+39	; 0x27
    1b1c:	78 a5       	ldd	r23, Y+40	; 0x28
    1b1e:	89 a5       	ldd	r24, Y+41	; 0x29
    1b20:	9a a5       	ldd	r25, Y+42	; 0x2a
    1b22:	20 e0       	ldi	r18, 0x00	; 0
    1b24:	30 e0       	ldi	r19, 0x00	; 0
    1b26:	4a ef       	ldi	r20, 0xFA	; 250
    1b28:	54 e4       	ldi	r21, 0x44	; 68
    1b2a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b2e:	dc 01       	movw	r26, r24
    1b30:	cb 01       	movw	r24, r22
    1b32:	8b a3       	std	Y+35, r24	; 0x23
    1b34:	9c a3       	std	Y+36, r25	; 0x24
    1b36:	ad a3       	std	Y+37, r26	; 0x25
    1b38:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1b3a:	6b a1       	ldd	r22, Y+35	; 0x23
    1b3c:	7c a1       	ldd	r23, Y+36	; 0x24
    1b3e:	8d a1       	ldd	r24, Y+37	; 0x25
    1b40:	9e a1       	ldd	r25, Y+38	; 0x26
    1b42:	20 e0       	ldi	r18, 0x00	; 0
    1b44:	30 e0       	ldi	r19, 0x00	; 0
    1b46:	40 e8       	ldi	r20, 0x80	; 128
    1b48:	5f e3       	ldi	r21, 0x3F	; 63
    1b4a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1b4e:	88 23       	and	r24, r24
    1b50:	2c f4       	brge	.+10     	; 0x1b5c <LCD_Init+0x16c>
		__ticks = 1;
    1b52:	81 e0       	ldi	r24, 0x01	; 1
    1b54:	90 e0       	ldi	r25, 0x00	; 0
    1b56:	9a a3       	std	Y+34, r25	; 0x22
    1b58:	89 a3       	std	Y+33, r24	; 0x21
    1b5a:	3f c0       	rjmp	.+126    	; 0x1bda <LCD_Init+0x1ea>
	else if (__tmp > 65535)
    1b5c:	6b a1       	ldd	r22, Y+35	; 0x23
    1b5e:	7c a1       	ldd	r23, Y+36	; 0x24
    1b60:	8d a1       	ldd	r24, Y+37	; 0x25
    1b62:	9e a1       	ldd	r25, Y+38	; 0x26
    1b64:	20 e0       	ldi	r18, 0x00	; 0
    1b66:	3f ef       	ldi	r19, 0xFF	; 255
    1b68:	4f e7       	ldi	r20, 0x7F	; 127
    1b6a:	57 e4       	ldi	r21, 0x47	; 71
    1b6c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1b70:	18 16       	cp	r1, r24
    1b72:	4c f5       	brge	.+82     	; 0x1bc6 <LCD_Init+0x1d6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1b74:	6f a1       	ldd	r22, Y+39	; 0x27
    1b76:	78 a5       	ldd	r23, Y+40	; 0x28
    1b78:	89 a5       	ldd	r24, Y+41	; 0x29
    1b7a:	9a a5       	ldd	r25, Y+42	; 0x2a
    1b7c:	20 e0       	ldi	r18, 0x00	; 0
    1b7e:	30 e0       	ldi	r19, 0x00	; 0
    1b80:	40 e2       	ldi	r20, 0x20	; 32
    1b82:	51 e4       	ldi	r21, 0x41	; 65
    1b84:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b88:	dc 01       	movw	r26, r24
    1b8a:	cb 01       	movw	r24, r22
    1b8c:	bc 01       	movw	r22, r24
    1b8e:	cd 01       	movw	r24, r26
    1b90:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b94:	dc 01       	movw	r26, r24
    1b96:	cb 01       	movw	r24, r22
    1b98:	9a a3       	std	Y+34, r25	; 0x22
    1b9a:	89 a3       	std	Y+33, r24	; 0x21
    1b9c:	0f c0       	rjmp	.+30     	; 0x1bbc <LCD_Init+0x1cc>
    1b9e:	88 ec       	ldi	r24, 0xC8	; 200
    1ba0:	90 e0       	ldi	r25, 0x00	; 0
    1ba2:	98 a3       	std	Y+32, r25	; 0x20
    1ba4:	8f 8f       	std	Y+31, r24	; 0x1f
    1ba6:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1ba8:	98 a1       	ldd	r25, Y+32	; 0x20
    1baa:	01 97       	sbiw	r24, 0x01	; 1
    1bac:	f1 f7       	brne	.-4      	; 0x1baa <LCD_Init+0x1ba>
    1bae:	98 a3       	std	Y+32, r25	; 0x20
    1bb0:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1bb2:	89 a1       	ldd	r24, Y+33	; 0x21
    1bb4:	9a a1       	ldd	r25, Y+34	; 0x22
    1bb6:	01 97       	sbiw	r24, 0x01	; 1
    1bb8:	9a a3       	std	Y+34, r25	; 0x22
    1bba:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1bbc:	89 a1       	ldd	r24, Y+33	; 0x21
    1bbe:	9a a1       	ldd	r25, Y+34	; 0x22
    1bc0:	00 97       	sbiw	r24, 0x00	; 0
    1bc2:	69 f7       	brne	.-38     	; 0x1b9e <LCD_Init+0x1ae>
    1bc4:	14 c0       	rjmp	.+40     	; 0x1bee <LCD_Init+0x1fe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1bc6:	6b a1       	ldd	r22, Y+35	; 0x23
    1bc8:	7c a1       	ldd	r23, Y+36	; 0x24
    1bca:	8d a1       	ldd	r24, Y+37	; 0x25
    1bcc:	9e a1       	ldd	r25, Y+38	; 0x26
    1bce:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1bd2:	dc 01       	movw	r26, r24
    1bd4:	cb 01       	movw	r24, r22
    1bd6:	9a a3       	std	Y+34, r25	; 0x22
    1bd8:	89 a3       	std	Y+33, r24	; 0x21
    1bda:	89 a1       	ldd	r24, Y+33	; 0x21
    1bdc:	9a a1       	ldd	r25, Y+34	; 0x22
    1bde:	9e 8f       	std	Y+30, r25	; 0x1e
    1be0:	8d 8f       	std	Y+29, r24	; 0x1d
    1be2:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1be4:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1be6:	01 97       	sbiw	r24, 0x01	; 1
    1be8:	f1 f7       	brne	.-4      	; 0x1be6 <LCD_Init+0x1f6>
    1bea:	9e 8f       	std	Y+30, r25	; 0x1e
    1bec:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);
	LCD_WriteCommand(0x0C);
    1bee:	8c e0       	ldi	r24, 0x0C	; 12
    1bf0:	0e 94 ed 0e 	call	0x1dda	; 0x1dda <LCD_WriteCommand>
    1bf4:	80 e0       	ldi	r24, 0x00	; 0
    1bf6:	90 e0       	ldi	r25, 0x00	; 0
    1bf8:	a0 e8       	ldi	r26, 0x80	; 128
    1bfa:	bf e3       	ldi	r27, 0x3F	; 63
    1bfc:	89 8f       	std	Y+25, r24	; 0x19
    1bfe:	9a 8f       	std	Y+26, r25	; 0x1a
    1c00:	ab 8f       	std	Y+27, r26	; 0x1b
    1c02:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1c04:	69 8d       	ldd	r22, Y+25	; 0x19
    1c06:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1c08:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1c0a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1c0c:	20 e0       	ldi	r18, 0x00	; 0
    1c0e:	30 e0       	ldi	r19, 0x00	; 0
    1c10:	4a ef       	ldi	r20, 0xFA	; 250
    1c12:	54 e4       	ldi	r21, 0x44	; 68
    1c14:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c18:	dc 01       	movw	r26, r24
    1c1a:	cb 01       	movw	r24, r22
    1c1c:	8d 8b       	std	Y+21, r24	; 0x15
    1c1e:	9e 8b       	std	Y+22, r25	; 0x16
    1c20:	af 8b       	std	Y+23, r26	; 0x17
    1c22:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1c24:	6d 89       	ldd	r22, Y+21	; 0x15
    1c26:	7e 89       	ldd	r23, Y+22	; 0x16
    1c28:	8f 89       	ldd	r24, Y+23	; 0x17
    1c2a:	98 8d       	ldd	r25, Y+24	; 0x18
    1c2c:	20 e0       	ldi	r18, 0x00	; 0
    1c2e:	30 e0       	ldi	r19, 0x00	; 0
    1c30:	40 e8       	ldi	r20, 0x80	; 128
    1c32:	5f e3       	ldi	r21, 0x3F	; 63
    1c34:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1c38:	88 23       	and	r24, r24
    1c3a:	2c f4       	brge	.+10     	; 0x1c46 <LCD_Init+0x256>
		__ticks = 1;
    1c3c:	81 e0       	ldi	r24, 0x01	; 1
    1c3e:	90 e0       	ldi	r25, 0x00	; 0
    1c40:	9c 8b       	std	Y+20, r25	; 0x14
    1c42:	8b 8b       	std	Y+19, r24	; 0x13
    1c44:	3f c0       	rjmp	.+126    	; 0x1cc4 <LCD_Init+0x2d4>
	else if (__tmp > 65535)
    1c46:	6d 89       	ldd	r22, Y+21	; 0x15
    1c48:	7e 89       	ldd	r23, Y+22	; 0x16
    1c4a:	8f 89       	ldd	r24, Y+23	; 0x17
    1c4c:	98 8d       	ldd	r25, Y+24	; 0x18
    1c4e:	20 e0       	ldi	r18, 0x00	; 0
    1c50:	3f ef       	ldi	r19, 0xFF	; 255
    1c52:	4f e7       	ldi	r20, 0x7F	; 127
    1c54:	57 e4       	ldi	r21, 0x47	; 71
    1c56:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1c5a:	18 16       	cp	r1, r24
    1c5c:	4c f5       	brge	.+82     	; 0x1cb0 <LCD_Init+0x2c0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1c5e:	69 8d       	ldd	r22, Y+25	; 0x19
    1c60:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1c62:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1c64:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1c66:	20 e0       	ldi	r18, 0x00	; 0
    1c68:	30 e0       	ldi	r19, 0x00	; 0
    1c6a:	40 e2       	ldi	r20, 0x20	; 32
    1c6c:	51 e4       	ldi	r21, 0x41	; 65
    1c6e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c72:	dc 01       	movw	r26, r24
    1c74:	cb 01       	movw	r24, r22
    1c76:	bc 01       	movw	r22, r24
    1c78:	cd 01       	movw	r24, r26
    1c7a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c7e:	dc 01       	movw	r26, r24
    1c80:	cb 01       	movw	r24, r22
    1c82:	9c 8b       	std	Y+20, r25	; 0x14
    1c84:	8b 8b       	std	Y+19, r24	; 0x13
    1c86:	0f c0       	rjmp	.+30     	; 0x1ca6 <LCD_Init+0x2b6>
    1c88:	88 ec       	ldi	r24, 0xC8	; 200
    1c8a:	90 e0       	ldi	r25, 0x00	; 0
    1c8c:	9a 8b       	std	Y+18, r25	; 0x12
    1c8e:	89 8b       	std	Y+17, r24	; 0x11
    1c90:	89 89       	ldd	r24, Y+17	; 0x11
    1c92:	9a 89       	ldd	r25, Y+18	; 0x12
    1c94:	01 97       	sbiw	r24, 0x01	; 1
    1c96:	f1 f7       	brne	.-4      	; 0x1c94 <LCD_Init+0x2a4>
    1c98:	9a 8b       	std	Y+18, r25	; 0x12
    1c9a:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1c9c:	8b 89       	ldd	r24, Y+19	; 0x13
    1c9e:	9c 89       	ldd	r25, Y+20	; 0x14
    1ca0:	01 97       	sbiw	r24, 0x01	; 1
    1ca2:	9c 8b       	std	Y+20, r25	; 0x14
    1ca4:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1ca6:	8b 89       	ldd	r24, Y+19	; 0x13
    1ca8:	9c 89       	ldd	r25, Y+20	; 0x14
    1caa:	00 97       	sbiw	r24, 0x00	; 0
    1cac:	69 f7       	brne	.-38     	; 0x1c88 <LCD_Init+0x298>
    1cae:	14 c0       	rjmp	.+40     	; 0x1cd8 <LCD_Init+0x2e8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1cb0:	6d 89       	ldd	r22, Y+21	; 0x15
    1cb2:	7e 89       	ldd	r23, Y+22	; 0x16
    1cb4:	8f 89       	ldd	r24, Y+23	; 0x17
    1cb6:	98 8d       	ldd	r25, Y+24	; 0x18
    1cb8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1cbc:	dc 01       	movw	r26, r24
    1cbe:	cb 01       	movw	r24, r22
    1cc0:	9c 8b       	std	Y+20, r25	; 0x14
    1cc2:	8b 8b       	std	Y+19, r24	; 0x13
    1cc4:	8b 89       	ldd	r24, Y+19	; 0x13
    1cc6:	9c 89       	ldd	r25, Y+20	; 0x14
    1cc8:	98 8b       	std	Y+16, r25	; 0x10
    1cca:	8f 87       	std	Y+15, r24	; 0x0f
    1ccc:	8f 85       	ldd	r24, Y+15	; 0x0f
    1cce:	98 89       	ldd	r25, Y+16	; 0x10
    1cd0:	01 97       	sbiw	r24, 0x01	; 1
    1cd2:	f1 f7       	brne	.-4      	; 0x1cd0 <LCD_Init+0x2e0>
    1cd4:	98 8b       	std	Y+16, r25	; 0x10
    1cd6:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	LCD_WriteCommand(0x01);
    1cd8:	81 e0       	ldi	r24, 0x01	; 1
    1cda:	0e 94 ed 0e 	call	0x1dda	; 0x1dda <LCD_WriteCommand>
    1cde:	80 e0       	ldi	r24, 0x00	; 0
    1ce0:	90 e0       	ldi	r25, 0x00	; 0
    1ce2:	a0 e0       	ldi	r26, 0x00	; 0
    1ce4:	b0 e4       	ldi	r27, 0x40	; 64
    1ce6:	8b 87       	std	Y+11, r24	; 0x0b
    1ce8:	9c 87       	std	Y+12, r25	; 0x0c
    1cea:	ad 87       	std	Y+13, r26	; 0x0d
    1cec:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1cee:	6b 85       	ldd	r22, Y+11	; 0x0b
    1cf0:	7c 85       	ldd	r23, Y+12	; 0x0c
    1cf2:	8d 85       	ldd	r24, Y+13	; 0x0d
    1cf4:	9e 85       	ldd	r25, Y+14	; 0x0e
    1cf6:	20 e0       	ldi	r18, 0x00	; 0
    1cf8:	30 e0       	ldi	r19, 0x00	; 0
    1cfa:	4a ef       	ldi	r20, 0xFA	; 250
    1cfc:	54 e4       	ldi	r21, 0x44	; 68
    1cfe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d02:	dc 01       	movw	r26, r24
    1d04:	cb 01       	movw	r24, r22
    1d06:	8f 83       	std	Y+7, r24	; 0x07
    1d08:	98 87       	std	Y+8, r25	; 0x08
    1d0a:	a9 87       	std	Y+9, r26	; 0x09
    1d0c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1d0e:	6f 81       	ldd	r22, Y+7	; 0x07
    1d10:	78 85       	ldd	r23, Y+8	; 0x08
    1d12:	89 85       	ldd	r24, Y+9	; 0x09
    1d14:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d16:	20 e0       	ldi	r18, 0x00	; 0
    1d18:	30 e0       	ldi	r19, 0x00	; 0
    1d1a:	40 e8       	ldi	r20, 0x80	; 128
    1d1c:	5f e3       	ldi	r21, 0x3F	; 63
    1d1e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1d22:	88 23       	and	r24, r24
    1d24:	2c f4       	brge	.+10     	; 0x1d30 <LCD_Init+0x340>
		__ticks = 1;
    1d26:	81 e0       	ldi	r24, 0x01	; 1
    1d28:	90 e0       	ldi	r25, 0x00	; 0
    1d2a:	9e 83       	std	Y+6, r25	; 0x06
    1d2c:	8d 83       	std	Y+5, r24	; 0x05
    1d2e:	3f c0       	rjmp	.+126    	; 0x1dae <LCD_Init+0x3be>
	else if (__tmp > 65535)
    1d30:	6f 81       	ldd	r22, Y+7	; 0x07
    1d32:	78 85       	ldd	r23, Y+8	; 0x08
    1d34:	89 85       	ldd	r24, Y+9	; 0x09
    1d36:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d38:	20 e0       	ldi	r18, 0x00	; 0
    1d3a:	3f ef       	ldi	r19, 0xFF	; 255
    1d3c:	4f e7       	ldi	r20, 0x7F	; 127
    1d3e:	57 e4       	ldi	r21, 0x47	; 71
    1d40:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1d44:	18 16       	cp	r1, r24
    1d46:	4c f5       	brge	.+82     	; 0x1d9a <LCD_Init+0x3aa>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1d48:	6b 85       	ldd	r22, Y+11	; 0x0b
    1d4a:	7c 85       	ldd	r23, Y+12	; 0x0c
    1d4c:	8d 85       	ldd	r24, Y+13	; 0x0d
    1d4e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1d50:	20 e0       	ldi	r18, 0x00	; 0
    1d52:	30 e0       	ldi	r19, 0x00	; 0
    1d54:	40 e2       	ldi	r20, 0x20	; 32
    1d56:	51 e4       	ldi	r21, 0x41	; 65
    1d58:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d5c:	dc 01       	movw	r26, r24
    1d5e:	cb 01       	movw	r24, r22
    1d60:	bc 01       	movw	r22, r24
    1d62:	cd 01       	movw	r24, r26
    1d64:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d68:	dc 01       	movw	r26, r24
    1d6a:	cb 01       	movw	r24, r22
    1d6c:	9e 83       	std	Y+6, r25	; 0x06
    1d6e:	8d 83       	std	Y+5, r24	; 0x05
    1d70:	0f c0       	rjmp	.+30     	; 0x1d90 <LCD_Init+0x3a0>
    1d72:	88 ec       	ldi	r24, 0xC8	; 200
    1d74:	90 e0       	ldi	r25, 0x00	; 0
    1d76:	9c 83       	std	Y+4, r25	; 0x04
    1d78:	8b 83       	std	Y+3, r24	; 0x03
    1d7a:	8b 81       	ldd	r24, Y+3	; 0x03
    1d7c:	9c 81       	ldd	r25, Y+4	; 0x04
    1d7e:	01 97       	sbiw	r24, 0x01	; 1
    1d80:	f1 f7       	brne	.-4      	; 0x1d7e <LCD_Init+0x38e>
    1d82:	9c 83       	std	Y+4, r25	; 0x04
    1d84:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d86:	8d 81       	ldd	r24, Y+5	; 0x05
    1d88:	9e 81       	ldd	r25, Y+6	; 0x06
    1d8a:	01 97       	sbiw	r24, 0x01	; 1
    1d8c:	9e 83       	std	Y+6, r25	; 0x06
    1d8e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d90:	8d 81       	ldd	r24, Y+5	; 0x05
    1d92:	9e 81       	ldd	r25, Y+6	; 0x06
    1d94:	00 97       	sbiw	r24, 0x00	; 0
    1d96:	69 f7       	brne	.-38     	; 0x1d72 <LCD_Init+0x382>
    1d98:	14 c0       	rjmp	.+40     	; 0x1dc2 <LCD_Init+0x3d2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d9a:	6f 81       	ldd	r22, Y+7	; 0x07
    1d9c:	78 85       	ldd	r23, Y+8	; 0x08
    1d9e:	89 85       	ldd	r24, Y+9	; 0x09
    1da0:	9a 85       	ldd	r25, Y+10	; 0x0a
    1da2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1da6:	dc 01       	movw	r26, r24
    1da8:	cb 01       	movw	r24, r22
    1daa:	9e 83       	std	Y+6, r25	; 0x06
    1dac:	8d 83       	std	Y+5, r24	; 0x05
    1dae:	8d 81       	ldd	r24, Y+5	; 0x05
    1db0:	9e 81       	ldd	r25, Y+6	; 0x06
    1db2:	9a 83       	std	Y+2, r25	; 0x02
    1db4:	89 83       	std	Y+1, r24	; 0x01
    1db6:	89 81       	ldd	r24, Y+1	; 0x01
    1db8:	9a 81       	ldd	r25, Y+2	; 0x02
    1dba:	01 97       	sbiw	r24, 0x01	; 1
    1dbc:	f1 f7       	brne	.-4      	; 0x1dba <LCD_Init+0x3ca>
    1dbe:	9a 83       	std	Y+2, r25	; 0x02
    1dc0:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	LCD_WriteCommand(0x06);
    1dc2:	86 e0       	ldi	r24, 0x06	; 6
    1dc4:	0e 94 ed 0e 	call	0x1dda	; 0x1dda <LCD_WriteCommand>
}
    1dc8:	e8 96       	adiw	r28, 0x38	; 56
    1dca:	0f b6       	in	r0, 0x3f	; 63
    1dcc:	f8 94       	cli
    1dce:	de bf       	out	0x3e, r29	; 62
    1dd0:	0f be       	out	0x3f, r0	; 63
    1dd2:	cd bf       	out	0x3d, r28	; 61
    1dd4:	cf 91       	pop	r28
    1dd6:	df 91       	pop	r29
    1dd8:	08 95       	ret

00001dda <LCD_WriteCommand>:

void LCD_WriteCommand(u8 Command)
{
    1dda:	df 93       	push	r29
    1ddc:	cf 93       	push	r28
    1dde:	cd b7       	in	r28, 0x3d	; 61
    1de0:	de b7       	in	r29, 0x3e	; 62
    1de2:	6d 97       	sbiw	r28, 0x1d	; 29
    1de4:	0f b6       	in	r0, 0x3f	; 63
    1de6:	f8 94       	cli
    1de8:	de bf       	out	0x3e, r29	; 62
    1dea:	0f be       	out	0x3f, r0	; 63
    1dec:	cd bf       	out	0x3d, r28	; 61
    1dee:	8d 8f       	std	Y+29, r24	; 0x1d
	/* Rs = 0*/
	DIO_SetPinValue(RS,DIO_LOW);
    1df0:	81 e0       	ldi	r24, 0x01	; 1
    1df2:	60 e0       	ldi	r22, 0x00	; 0
    1df4:	40 e0       	ldi	r20, 0x00	; 0
    1df6:	0e 94 9a 0a 	call	0x1534	; 0x1534 <DIO_SetPinValue>
	/* Rw = 0*/

	DIO_SetPortValue(LCD_PORT,Command);
    1dfa:	82 e0       	ldi	r24, 0x02	; 2
    1dfc:	6d 8d       	ldd	r22, Y+29	; 0x1d
    1dfe:	0e 94 46 0c 	call	0x188c	; 0x188c <DIO_SetPortValue>
	/*Set Enable */
	DIO_SetPinValue(EN,DIO_HIGH); //EN
    1e02:	81 e0       	ldi	r24, 0x01	; 1
    1e04:	61 e0       	ldi	r22, 0x01	; 1
    1e06:	41 e0       	ldi	r20, 0x01	; 1
    1e08:	0e 94 9a 0a 	call	0x1534	; 0x1534 <DIO_SetPinValue>
    1e0c:	80 e0       	ldi	r24, 0x00	; 0
    1e0e:	90 e0       	ldi	r25, 0x00	; 0
    1e10:	a0 e8       	ldi	r26, 0x80	; 128
    1e12:	bf e3       	ldi	r27, 0x3F	; 63
    1e14:	89 8f       	std	Y+25, r24	; 0x19
    1e16:	9a 8f       	std	Y+26, r25	; 0x1a
    1e18:	ab 8f       	std	Y+27, r26	; 0x1b
    1e1a:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1e1c:	69 8d       	ldd	r22, Y+25	; 0x19
    1e1e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1e20:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1e22:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1e24:	20 e0       	ldi	r18, 0x00	; 0
    1e26:	30 e0       	ldi	r19, 0x00	; 0
    1e28:	4a ef       	ldi	r20, 0xFA	; 250
    1e2a:	54 e4       	ldi	r21, 0x44	; 68
    1e2c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e30:	dc 01       	movw	r26, r24
    1e32:	cb 01       	movw	r24, r22
    1e34:	8d 8b       	std	Y+21, r24	; 0x15
    1e36:	9e 8b       	std	Y+22, r25	; 0x16
    1e38:	af 8b       	std	Y+23, r26	; 0x17
    1e3a:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1e3c:	6d 89       	ldd	r22, Y+21	; 0x15
    1e3e:	7e 89       	ldd	r23, Y+22	; 0x16
    1e40:	8f 89       	ldd	r24, Y+23	; 0x17
    1e42:	98 8d       	ldd	r25, Y+24	; 0x18
    1e44:	20 e0       	ldi	r18, 0x00	; 0
    1e46:	30 e0       	ldi	r19, 0x00	; 0
    1e48:	40 e8       	ldi	r20, 0x80	; 128
    1e4a:	5f e3       	ldi	r21, 0x3F	; 63
    1e4c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1e50:	88 23       	and	r24, r24
    1e52:	2c f4       	brge	.+10     	; 0x1e5e <LCD_WriteCommand+0x84>
		__ticks = 1;
    1e54:	81 e0       	ldi	r24, 0x01	; 1
    1e56:	90 e0       	ldi	r25, 0x00	; 0
    1e58:	9c 8b       	std	Y+20, r25	; 0x14
    1e5a:	8b 8b       	std	Y+19, r24	; 0x13
    1e5c:	3f c0       	rjmp	.+126    	; 0x1edc <LCD_WriteCommand+0x102>
	else if (__tmp > 65535)
    1e5e:	6d 89       	ldd	r22, Y+21	; 0x15
    1e60:	7e 89       	ldd	r23, Y+22	; 0x16
    1e62:	8f 89       	ldd	r24, Y+23	; 0x17
    1e64:	98 8d       	ldd	r25, Y+24	; 0x18
    1e66:	20 e0       	ldi	r18, 0x00	; 0
    1e68:	3f ef       	ldi	r19, 0xFF	; 255
    1e6a:	4f e7       	ldi	r20, 0x7F	; 127
    1e6c:	57 e4       	ldi	r21, 0x47	; 71
    1e6e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1e72:	18 16       	cp	r1, r24
    1e74:	4c f5       	brge	.+82     	; 0x1ec8 <LCD_WriteCommand+0xee>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1e76:	69 8d       	ldd	r22, Y+25	; 0x19
    1e78:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1e7a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1e7c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1e7e:	20 e0       	ldi	r18, 0x00	; 0
    1e80:	30 e0       	ldi	r19, 0x00	; 0
    1e82:	40 e2       	ldi	r20, 0x20	; 32
    1e84:	51 e4       	ldi	r21, 0x41	; 65
    1e86:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e8a:	dc 01       	movw	r26, r24
    1e8c:	cb 01       	movw	r24, r22
    1e8e:	bc 01       	movw	r22, r24
    1e90:	cd 01       	movw	r24, r26
    1e92:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e96:	dc 01       	movw	r26, r24
    1e98:	cb 01       	movw	r24, r22
    1e9a:	9c 8b       	std	Y+20, r25	; 0x14
    1e9c:	8b 8b       	std	Y+19, r24	; 0x13
    1e9e:	0f c0       	rjmp	.+30     	; 0x1ebe <LCD_WriteCommand+0xe4>
    1ea0:	88 ec       	ldi	r24, 0xC8	; 200
    1ea2:	90 e0       	ldi	r25, 0x00	; 0
    1ea4:	9a 8b       	std	Y+18, r25	; 0x12
    1ea6:	89 8b       	std	Y+17, r24	; 0x11
    1ea8:	89 89       	ldd	r24, Y+17	; 0x11
    1eaa:	9a 89       	ldd	r25, Y+18	; 0x12
    1eac:	01 97       	sbiw	r24, 0x01	; 1
    1eae:	f1 f7       	brne	.-4      	; 0x1eac <LCD_WriteCommand+0xd2>
    1eb0:	9a 8b       	std	Y+18, r25	; 0x12
    1eb2:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1eb4:	8b 89       	ldd	r24, Y+19	; 0x13
    1eb6:	9c 89       	ldd	r25, Y+20	; 0x14
    1eb8:	01 97       	sbiw	r24, 0x01	; 1
    1eba:	9c 8b       	std	Y+20, r25	; 0x14
    1ebc:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1ebe:	8b 89       	ldd	r24, Y+19	; 0x13
    1ec0:	9c 89       	ldd	r25, Y+20	; 0x14
    1ec2:	00 97       	sbiw	r24, 0x00	; 0
    1ec4:	69 f7       	brne	.-38     	; 0x1ea0 <LCD_WriteCommand+0xc6>
    1ec6:	14 c0       	rjmp	.+40     	; 0x1ef0 <LCD_WriteCommand+0x116>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1ec8:	6d 89       	ldd	r22, Y+21	; 0x15
    1eca:	7e 89       	ldd	r23, Y+22	; 0x16
    1ecc:	8f 89       	ldd	r24, Y+23	; 0x17
    1ece:	98 8d       	ldd	r25, Y+24	; 0x18
    1ed0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ed4:	dc 01       	movw	r26, r24
    1ed6:	cb 01       	movw	r24, r22
    1ed8:	9c 8b       	std	Y+20, r25	; 0x14
    1eda:	8b 8b       	std	Y+19, r24	; 0x13
    1edc:	8b 89       	ldd	r24, Y+19	; 0x13
    1ede:	9c 89       	ldd	r25, Y+20	; 0x14
    1ee0:	98 8b       	std	Y+16, r25	; 0x10
    1ee2:	8f 87       	std	Y+15, r24	; 0x0f
    1ee4:	8f 85       	ldd	r24, Y+15	; 0x0f
    1ee6:	98 89       	ldd	r25, Y+16	; 0x10
    1ee8:	01 97       	sbiw	r24, 0x01	; 1
    1eea:	f1 f7       	brne	.-4      	; 0x1ee8 <LCD_WriteCommand+0x10e>
    1eec:	98 8b       	std	Y+16, r25	; 0x10
    1eee:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	DIO_SetPinValue(EN,DIO_LOW);
    1ef0:	81 e0       	ldi	r24, 0x01	; 1
    1ef2:	61 e0       	ldi	r22, 0x01	; 1
    1ef4:	40 e0       	ldi	r20, 0x00	; 0
    1ef6:	0e 94 9a 0a 	call	0x1534	; 0x1534 <DIO_SetPinValue>
    1efa:	80 e0       	ldi	r24, 0x00	; 0
    1efc:	90 e0       	ldi	r25, 0x00	; 0
    1efe:	a0 ea       	ldi	r26, 0xA0	; 160
    1f00:	b0 e4       	ldi	r27, 0x40	; 64
    1f02:	8b 87       	std	Y+11, r24	; 0x0b
    1f04:	9c 87       	std	Y+12, r25	; 0x0c
    1f06:	ad 87       	std	Y+13, r26	; 0x0d
    1f08:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1f0a:	6b 85       	ldd	r22, Y+11	; 0x0b
    1f0c:	7c 85       	ldd	r23, Y+12	; 0x0c
    1f0e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1f10:	9e 85       	ldd	r25, Y+14	; 0x0e
    1f12:	20 e0       	ldi	r18, 0x00	; 0
    1f14:	30 e0       	ldi	r19, 0x00	; 0
    1f16:	4a ef       	ldi	r20, 0xFA	; 250
    1f18:	54 e4       	ldi	r21, 0x44	; 68
    1f1a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f1e:	dc 01       	movw	r26, r24
    1f20:	cb 01       	movw	r24, r22
    1f22:	8f 83       	std	Y+7, r24	; 0x07
    1f24:	98 87       	std	Y+8, r25	; 0x08
    1f26:	a9 87       	std	Y+9, r26	; 0x09
    1f28:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1f2a:	6f 81       	ldd	r22, Y+7	; 0x07
    1f2c:	78 85       	ldd	r23, Y+8	; 0x08
    1f2e:	89 85       	ldd	r24, Y+9	; 0x09
    1f30:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f32:	20 e0       	ldi	r18, 0x00	; 0
    1f34:	30 e0       	ldi	r19, 0x00	; 0
    1f36:	40 e8       	ldi	r20, 0x80	; 128
    1f38:	5f e3       	ldi	r21, 0x3F	; 63
    1f3a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1f3e:	88 23       	and	r24, r24
    1f40:	2c f4       	brge	.+10     	; 0x1f4c <LCD_WriteCommand+0x172>
		__ticks = 1;
    1f42:	81 e0       	ldi	r24, 0x01	; 1
    1f44:	90 e0       	ldi	r25, 0x00	; 0
    1f46:	9e 83       	std	Y+6, r25	; 0x06
    1f48:	8d 83       	std	Y+5, r24	; 0x05
    1f4a:	3f c0       	rjmp	.+126    	; 0x1fca <LCD_WriteCommand+0x1f0>
	else if (__tmp > 65535)
    1f4c:	6f 81       	ldd	r22, Y+7	; 0x07
    1f4e:	78 85       	ldd	r23, Y+8	; 0x08
    1f50:	89 85       	ldd	r24, Y+9	; 0x09
    1f52:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f54:	20 e0       	ldi	r18, 0x00	; 0
    1f56:	3f ef       	ldi	r19, 0xFF	; 255
    1f58:	4f e7       	ldi	r20, 0x7F	; 127
    1f5a:	57 e4       	ldi	r21, 0x47	; 71
    1f5c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1f60:	18 16       	cp	r1, r24
    1f62:	4c f5       	brge	.+82     	; 0x1fb6 <LCD_WriteCommand+0x1dc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1f64:	6b 85       	ldd	r22, Y+11	; 0x0b
    1f66:	7c 85       	ldd	r23, Y+12	; 0x0c
    1f68:	8d 85       	ldd	r24, Y+13	; 0x0d
    1f6a:	9e 85       	ldd	r25, Y+14	; 0x0e
    1f6c:	20 e0       	ldi	r18, 0x00	; 0
    1f6e:	30 e0       	ldi	r19, 0x00	; 0
    1f70:	40 e2       	ldi	r20, 0x20	; 32
    1f72:	51 e4       	ldi	r21, 0x41	; 65
    1f74:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f78:	dc 01       	movw	r26, r24
    1f7a:	cb 01       	movw	r24, r22
    1f7c:	bc 01       	movw	r22, r24
    1f7e:	cd 01       	movw	r24, r26
    1f80:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1f84:	dc 01       	movw	r26, r24
    1f86:	cb 01       	movw	r24, r22
    1f88:	9e 83       	std	Y+6, r25	; 0x06
    1f8a:	8d 83       	std	Y+5, r24	; 0x05
    1f8c:	0f c0       	rjmp	.+30     	; 0x1fac <LCD_WriteCommand+0x1d2>
    1f8e:	88 ec       	ldi	r24, 0xC8	; 200
    1f90:	90 e0       	ldi	r25, 0x00	; 0
    1f92:	9c 83       	std	Y+4, r25	; 0x04
    1f94:	8b 83       	std	Y+3, r24	; 0x03
    1f96:	8b 81       	ldd	r24, Y+3	; 0x03
    1f98:	9c 81       	ldd	r25, Y+4	; 0x04
    1f9a:	01 97       	sbiw	r24, 0x01	; 1
    1f9c:	f1 f7       	brne	.-4      	; 0x1f9a <LCD_WriteCommand+0x1c0>
    1f9e:	9c 83       	std	Y+4, r25	; 0x04
    1fa0:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1fa2:	8d 81       	ldd	r24, Y+5	; 0x05
    1fa4:	9e 81       	ldd	r25, Y+6	; 0x06
    1fa6:	01 97       	sbiw	r24, 0x01	; 1
    1fa8:	9e 83       	std	Y+6, r25	; 0x06
    1faa:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1fac:	8d 81       	ldd	r24, Y+5	; 0x05
    1fae:	9e 81       	ldd	r25, Y+6	; 0x06
    1fb0:	00 97       	sbiw	r24, 0x00	; 0
    1fb2:	69 f7       	brne	.-38     	; 0x1f8e <LCD_WriteCommand+0x1b4>
    1fb4:	14 c0       	rjmp	.+40     	; 0x1fde <LCD_WriteCommand+0x204>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1fb6:	6f 81       	ldd	r22, Y+7	; 0x07
    1fb8:	78 85       	ldd	r23, Y+8	; 0x08
    1fba:	89 85       	ldd	r24, Y+9	; 0x09
    1fbc:	9a 85       	ldd	r25, Y+10	; 0x0a
    1fbe:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1fc2:	dc 01       	movw	r26, r24
    1fc4:	cb 01       	movw	r24, r22
    1fc6:	9e 83       	std	Y+6, r25	; 0x06
    1fc8:	8d 83       	std	Y+5, r24	; 0x05
    1fca:	8d 81       	ldd	r24, Y+5	; 0x05
    1fcc:	9e 81       	ldd	r25, Y+6	; 0x06
    1fce:	9a 83       	std	Y+2, r25	; 0x02
    1fd0:	89 83       	std	Y+1, r24	; 0x01
    1fd2:	89 81       	ldd	r24, Y+1	; 0x01
    1fd4:	9a 81       	ldd	r25, Y+2	; 0x02
    1fd6:	01 97       	sbiw	r24, 0x01	; 1
    1fd8:	f1 f7       	brne	.-4      	; 0x1fd6 <LCD_WriteCommand+0x1fc>
    1fda:	9a 83       	std	Y+2, r25	; 0x02
    1fdc:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(5);
}
    1fde:	6d 96       	adiw	r28, 0x1d	; 29
    1fe0:	0f b6       	in	r0, 0x3f	; 63
    1fe2:	f8 94       	cli
    1fe4:	de bf       	out	0x3e, r29	; 62
    1fe6:	0f be       	out	0x3f, r0	; 63
    1fe8:	cd bf       	out	0x3d, r28	; 61
    1fea:	cf 91       	pop	r28
    1fec:	df 91       	pop	r29
    1fee:	08 95       	ret

00001ff0 <LCD_WriteData>:
void LCD_WriteData(u8 Data)
{
    1ff0:	df 93       	push	r29
    1ff2:	cf 93       	push	r28
    1ff4:	cd b7       	in	r28, 0x3d	; 61
    1ff6:	de b7       	in	r29, 0x3e	; 62
    1ff8:	6d 97       	sbiw	r28, 0x1d	; 29
    1ffa:	0f b6       	in	r0, 0x3f	; 63
    1ffc:	f8 94       	cli
    1ffe:	de bf       	out	0x3e, r29	; 62
    2000:	0f be       	out	0x3f, r0	; 63
    2002:	cd bf       	out	0x3d, r28	; 61
    2004:	8d 8f       	std	Y+29, r24	; 0x1d
	/* Rs = 0*/
	DIO_SetPinValue(RS,DIO_HIGH);
    2006:	81 e0       	ldi	r24, 0x01	; 1
    2008:	60 e0       	ldi	r22, 0x00	; 0
    200a:	41 e0       	ldi	r20, 0x01	; 1
    200c:	0e 94 9a 0a 	call	0x1534	; 0x1534 <DIO_SetPinValue>
	/* Rw = 0*/

	DIO_SetPortValue(LCD_PORT,Data);
    2010:	82 e0       	ldi	r24, 0x02	; 2
    2012:	6d 8d       	ldd	r22, Y+29	; 0x1d
    2014:	0e 94 46 0c 	call	0x188c	; 0x188c <DIO_SetPortValue>
	/*Set Enable */
	DIO_SetPinValue(EN,DIO_HIGH); //EN
    2018:	81 e0       	ldi	r24, 0x01	; 1
    201a:	61 e0       	ldi	r22, 0x01	; 1
    201c:	41 e0       	ldi	r20, 0x01	; 1
    201e:	0e 94 9a 0a 	call	0x1534	; 0x1534 <DIO_SetPinValue>
    2022:	80 e0       	ldi	r24, 0x00	; 0
    2024:	90 e0       	ldi	r25, 0x00	; 0
    2026:	a0 e8       	ldi	r26, 0x80	; 128
    2028:	bf e3       	ldi	r27, 0x3F	; 63
    202a:	89 8f       	std	Y+25, r24	; 0x19
    202c:	9a 8f       	std	Y+26, r25	; 0x1a
    202e:	ab 8f       	std	Y+27, r26	; 0x1b
    2030:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2032:	69 8d       	ldd	r22, Y+25	; 0x19
    2034:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2036:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2038:	9c 8d       	ldd	r25, Y+28	; 0x1c
    203a:	20 e0       	ldi	r18, 0x00	; 0
    203c:	30 e0       	ldi	r19, 0x00	; 0
    203e:	4a ef       	ldi	r20, 0xFA	; 250
    2040:	54 e4       	ldi	r21, 0x44	; 68
    2042:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2046:	dc 01       	movw	r26, r24
    2048:	cb 01       	movw	r24, r22
    204a:	8d 8b       	std	Y+21, r24	; 0x15
    204c:	9e 8b       	std	Y+22, r25	; 0x16
    204e:	af 8b       	std	Y+23, r26	; 0x17
    2050:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2052:	6d 89       	ldd	r22, Y+21	; 0x15
    2054:	7e 89       	ldd	r23, Y+22	; 0x16
    2056:	8f 89       	ldd	r24, Y+23	; 0x17
    2058:	98 8d       	ldd	r25, Y+24	; 0x18
    205a:	20 e0       	ldi	r18, 0x00	; 0
    205c:	30 e0       	ldi	r19, 0x00	; 0
    205e:	40 e8       	ldi	r20, 0x80	; 128
    2060:	5f e3       	ldi	r21, 0x3F	; 63
    2062:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2066:	88 23       	and	r24, r24
    2068:	2c f4       	brge	.+10     	; 0x2074 <LCD_WriteData+0x84>
		__ticks = 1;
    206a:	81 e0       	ldi	r24, 0x01	; 1
    206c:	90 e0       	ldi	r25, 0x00	; 0
    206e:	9c 8b       	std	Y+20, r25	; 0x14
    2070:	8b 8b       	std	Y+19, r24	; 0x13
    2072:	3f c0       	rjmp	.+126    	; 0x20f2 <LCD_WriteData+0x102>
	else if (__tmp > 65535)
    2074:	6d 89       	ldd	r22, Y+21	; 0x15
    2076:	7e 89       	ldd	r23, Y+22	; 0x16
    2078:	8f 89       	ldd	r24, Y+23	; 0x17
    207a:	98 8d       	ldd	r25, Y+24	; 0x18
    207c:	20 e0       	ldi	r18, 0x00	; 0
    207e:	3f ef       	ldi	r19, 0xFF	; 255
    2080:	4f e7       	ldi	r20, 0x7F	; 127
    2082:	57 e4       	ldi	r21, 0x47	; 71
    2084:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2088:	18 16       	cp	r1, r24
    208a:	4c f5       	brge	.+82     	; 0x20de <LCD_WriteData+0xee>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    208c:	69 8d       	ldd	r22, Y+25	; 0x19
    208e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2090:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2092:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2094:	20 e0       	ldi	r18, 0x00	; 0
    2096:	30 e0       	ldi	r19, 0x00	; 0
    2098:	40 e2       	ldi	r20, 0x20	; 32
    209a:	51 e4       	ldi	r21, 0x41	; 65
    209c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    20a0:	dc 01       	movw	r26, r24
    20a2:	cb 01       	movw	r24, r22
    20a4:	bc 01       	movw	r22, r24
    20a6:	cd 01       	movw	r24, r26
    20a8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    20ac:	dc 01       	movw	r26, r24
    20ae:	cb 01       	movw	r24, r22
    20b0:	9c 8b       	std	Y+20, r25	; 0x14
    20b2:	8b 8b       	std	Y+19, r24	; 0x13
    20b4:	0f c0       	rjmp	.+30     	; 0x20d4 <LCD_WriteData+0xe4>
    20b6:	88 ec       	ldi	r24, 0xC8	; 200
    20b8:	90 e0       	ldi	r25, 0x00	; 0
    20ba:	9a 8b       	std	Y+18, r25	; 0x12
    20bc:	89 8b       	std	Y+17, r24	; 0x11
    20be:	89 89       	ldd	r24, Y+17	; 0x11
    20c0:	9a 89       	ldd	r25, Y+18	; 0x12
    20c2:	01 97       	sbiw	r24, 0x01	; 1
    20c4:	f1 f7       	brne	.-4      	; 0x20c2 <LCD_WriteData+0xd2>
    20c6:	9a 8b       	std	Y+18, r25	; 0x12
    20c8:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    20ca:	8b 89       	ldd	r24, Y+19	; 0x13
    20cc:	9c 89       	ldd	r25, Y+20	; 0x14
    20ce:	01 97       	sbiw	r24, 0x01	; 1
    20d0:	9c 8b       	std	Y+20, r25	; 0x14
    20d2:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    20d4:	8b 89       	ldd	r24, Y+19	; 0x13
    20d6:	9c 89       	ldd	r25, Y+20	; 0x14
    20d8:	00 97       	sbiw	r24, 0x00	; 0
    20da:	69 f7       	brne	.-38     	; 0x20b6 <LCD_WriteData+0xc6>
    20dc:	14 c0       	rjmp	.+40     	; 0x2106 <LCD_WriteData+0x116>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    20de:	6d 89       	ldd	r22, Y+21	; 0x15
    20e0:	7e 89       	ldd	r23, Y+22	; 0x16
    20e2:	8f 89       	ldd	r24, Y+23	; 0x17
    20e4:	98 8d       	ldd	r25, Y+24	; 0x18
    20e6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    20ea:	dc 01       	movw	r26, r24
    20ec:	cb 01       	movw	r24, r22
    20ee:	9c 8b       	std	Y+20, r25	; 0x14
    20f0:	8b 8b       	std	Y+19, r24	; 0x13
    20f2:	8b 89       	ldd	r24, Y+19	; 0x13
    20f4:	9c 89       	ldd	r25, Y+20	; 0x14
    20f6:	98 8b       	std	Y+16, r25	; 0x10
    20f8:	8f 87       	std	Y+15, r24	; 0x0f
    20fa:	8f 85       	ldd	r24, Y+15	; 0x0f
    20fc:	98 89       	ldd	r25, Y+16	; 0x10
    20fe:	01 97       	sbiw	r24, 0x01	; 1
    2100:	f1 f7       	brne	.-4      	; 0x20fe <LCD_WriteData+0x10e>
    2102:	98 8b       	std	Y+16, r25	; 0x10
    2104:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	DIO_SetPinValue(EN,DIO_LOW);
    2106:	81 e0       	ldi	r24, 0x01	; 1
    2108:	61 e0       	ldi	r22, 0x01	; 1
    210a:	40 e0       	ldi	r20, 0x00	; 0
    210c:	0e 94 9a 0a 	call	0x1534	; 0x1534 <DIO_SetPinValue>
    2110:	80 e0       	ldi	r24, 0x00	; 0
    2112:	90 e0       	ldi	r25, 0x00	; 0
    2114:	a0 ea       	ldi	r26, 0xA0	; 160
    2116:	b0 e4       	ldi	r27, 0x40	; 64
    2118:	8b 87       	std	Y+11, r24	; 0x0b
    211a:	9c 87       	std	Y+12, r25	; 0x0c
    211c:	ad 87       	std	Y+13, r26	; 0x0d
    211e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2120:	6b 85       	ldd	r22, Y+11	; 0x0b
    2122:	7c 85       	ldd	r23, Y+12	; 0x0c
    2124:	8d 85       	ldd	r24, Y+13	; 0x0d
    2126:	9e 85       	ldd	r25, Y+14	; 0x0e
    2128:	20 e0       	ldi	r18, 0x00	; 0
    212a:	30 e0       	ldi	r19, 0x00	; 0
    212c:	4a ef       	ldi	r20, 0xFA	; 250
    212e:	54 e4       	ldi	r21, 0x44	; 68
    2130:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2134:	dc 01       	movw	r26, r24
    2136:	cb 01       	movw	r24, r22
    2138:	8f 83       	std	Y+7, r24	; 0x07
    213a:	98 87       	std	Y+8, r25	; 0x08
    213c:	a9 87       	std	Y+9, r26	; 0x09
    213e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2140:	6f 81       	ldd	r22, Y+7	; 0x07
    2142:	78 85       	ldd	r23, Y+8	; 0x08
    2144:	89 85       	ldd	r24, Y+9	; 0x09
    2146:	9a 85       	ldd	r25, Y+10	; 0x0a
    2148:	20 e0       	ldi	r18, 0x00	; 0
    214a:	30 e0       	ldi	r19, 0x00	; 0
    214c:	40 e8       	ldi	r20, 0x80	; 128
    214e:	5f e3       	ldi	r21, 0x3F	; 63
    2150:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2154:	88 23       	and	r24, r24
    2156:	2c f4       	brge	.+10     	; 0x2162 <LCD_WriteData+0x172>
		__ticks = 1;
    2158:	81 e0       	ldi	r24, 0x01	; 1
    215a:	90 e0       	ldi	r25, 0x00	; 0
    215c:	9e 83       	std	Y+6, r25	; 0x06
    215e:	8d 83       	std	Y+5, r24	; 0x05
    2160:	3f c0       	rjmp	.+126    	; 0x21e0 <LCD_WriteData+0x1f0>
	else if (__tmp > 65535)
    2162:	6f 81       	ldd	r22, Y+7	; 0x07
    2164:	78 85       	ldd	r23, Y+8	; 0x08
    2166:	89 85       	ldd	r24, Y+9	; 0x09
    2168:	9a 85       	ldd	r25, Y+10	; 0x0a
    216a:	20 e0       	ldi	r18, 0x00	; 0
    216c:	3f ef       	ldi	r19, 0xFF	; 255
    216e:	4f e7       	ldi	r20, 0x7F	; 127
    2170:	57 e4       	ldi	r21, 0x47	; 71
    2172:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2176:	18 16       	cp	r1, r24
    2178:	4c f5       	brge	.+82     	; 0x21cc <LCD_WriteData+0x1dc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    217a:	6b 85       	ldd	r22, Y+11	; 0x0b
    217c:	7c 85       	ldd	r23, Y+12	; 0x0c
    217e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2180:	9e 85       	ldd	r25, Y+14	; 0x0e
    2182:	20 e0       	ldi	r18, 0x00	; 0
    2184:	30 e0       	ldi	r19, 0x00	; 0
    2186:	40 e2       	ldi	r20, 0x20	; 32
    2188:	51 e4       	ldi	r21, 0x41	; 65
    218a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    218e:	dc 01       	movw	r26, r24
    2190:	cb 01       	movw	r24, r22
    2192:	bc 01       	movw	r22, r24
    2194:	cd 01       	movw	r24, r26
    2196:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    219a:	dc 01       	movw	r26, r24
    219c:	cb 01       	movw	r24, r22
    219e:	9e 83       	std	Y+6, r25	; 0x06
    21a0:	8d 83       	std	Y+5, r24	; 0x05
    21a2:	0f c0       	rjmp	.+30     	; 0x21c2 <LCD_WriteData+0x1d2>
    21a4:	88 ec       	ldi	r24, 0xC8	; 200
    21a6:	90 e0       	ldi	r25, 0x00	; 0
    21a8:	9c 83       	std	Y+4, r25	; 0x04
    21aa:	8b 83       	std	Y+3, r24	; 0x03
    21ac:	8b 81       	ldd	r24, Y+3	; 0x03
    21ae:	9c 81       	ldd	r25, Y+4	; 0x04
    21b0:	01 97       	sbiw	r24, 0x01	; 1
    21b2:	f1 f7       	brne	.-4      	; 0x21b0 <LCD_WriteData+0x1c0>
    21b4:	9c 83       	std	Y+4, r25	; 0x04
    21b6:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    21b8:	8d 81       	ldd	r24, Y+5	; 0x05
    21ba:	9e 81       	ldd	r25, Y+6	; 0x06
    21bc:	01 97       	sbiw	r24, 0x01	; 1
    21be:	9e 83       	std	Y+6, r25	; 0x06
    21c0:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    21c2:	8d 81       	ldd	r24, Y+5	; 0x05
    21c4:	9e 81       	ldd	r25, Y+6	; 0x06
    21c6:	00 97       	sbiw	r24, 0x00	; 0
    21c8:	69 f7       	brne	.-38     	; 0x21a4 <LCD_WriteData+0x1b4>
    21ca:	14 c0       	rjmp	.+40     	; 0x21f4 <LCD_WriteData+0x204>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    21cc:	6f 81       	ldd	r22, Y+7	; 0x07
    21ce:	78 85       	ldd	r23, Y+8	; 0x08
    21d0:	89 85       	ldd	r24, Y+9	; 0x09
    21d2:	9a 85       	ldd	r25, Y+10	; 0x0a
    21d4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    21d8:	dc 01       	movw	r26, r24
    21da:	cb 01       	movw	r24, r22
    21dc:	9e 83       	std	Y+6, r25	; 0x06
    21de:	8d 83       	std	Y+5, r24	; 0x05
    21e0:	8d 81       	ldd	r24, Y+5	; 0x05
    21e2:	9e 81       	ldd	r25, Y+6	; 0x06
    21e4:	9a 83       	std	Y+2, r25	; 0x02
    21e6:	89 83       	std	Y+1, r24	; 0x01
    21e8:	89 81       	ldd	r24, Y+1	; 0x01
    21ea:	9a 81       	ldd	r25, Y+2	; 0x02
    21ec:	01 97       	sbiw	r24, 0x01	; 1
    21ee:	f1 f7       	brne	.-4      	; 0x21ec <LCD_WriteData+0x1fc>
    21f0:	9a 83       	std	Y+2, r25	; 0x02
    21f2:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(5);
}
    21f4:	6d 96       	adiw	r28, 0x1d	; 29
    21f6:	0f b6       	in	r0, 0x3f	; 63
    21f8:	f8 94       	cli
    21fa:	de bf       	out	0x3e, r29	; 62
    21fc:	0f be       	out	0x3f, r0	; 63
    21fe:	cd bf       	out	0x3d, r28	; 61
    2200:	cf 91       	pop	r28
    2202:	df 91       	pop	r29
    2204:	08 95       	ret

00002206 <LCD_WriteString>:




void LCD_WriteString(char *Ptr)
{
    2206:	df 93       	push	r29
    2208:	cf 93       	push	r28
    220a:	00 d0       	rcall	.+0      	; 0x220c <LCD_WriteString+0x6>
    220c:	0f 92       	push	r0
    220e:	cd b7       	in	r28, 0x3d	; 61
    2210:	de b7       	in	r29, 0x3e	; 62
    2212:	9b 83       	std	Y+3, r25	; 0x03
    2214:	8a 83       	std	Y+2, r24	; 0x02
	u8 i = 0;
    2216:	19 82       	std	Y+1, r1	; 0x01
    2218:	0e c0       	rjmp	.+28     	; 0x2236 <LCD_WriteString+0x30>
	while(Ptr[i] != '\0')
	{
		LCD_WriteData(Ptr[i]);
    221a:	89 81       	ldd	r24, Y+1	; 0x01
    221c:	28 2f       	mov	r18, r24
    221e:	30 e0       	ldi	r19, 0x00	; 0
    2220:	8a 81       	ldd	r24, Y+2	; 0x02
    2222:	9b 81       	ldd	r25, Y+3	; 0x03
    2224:	fc 01       	movw	r30, r24
    2226:	e2 0f       	add	r30, r18
    2228:	f3 1f       	adc	r31, r19
    222a:	80 81       	ld	r24, Z
    222c:	0e 94 f8 0f 	call	0x1ff0	; 0x1ff0 <LCD_WriteData>
		i++;
    2230:	89 81       	ldd	r24, Y+1	; 0x01
    2232:	8f 5f       	subi	r24, 0xFF	; 255
    2234:	89 83       	std	Y+1, r24	; 0x01


void LCD_WriteString(char *Ptr)
{
	u8 i = 0;
	while(Ptr[i] != '\0')
    2236:	89 81       	ldd	r24, Y+1	; 0x01
    2238:	28 2f       	mov	r18, r24
    223a:	30 e0       	ldi	r19, 0x00	; 0
    223c:	8a 81       	ldd	r24, Y+2	; 0x02
    223e:	9b 81       	ldd	r25, Y+3	; 0x03
    2240:	fc 01       	movw	r30, r24
    2242:	e2 0f       	add	r30, r18
    2244:	f3 1f       	adc	r31, r19
    2246:	80 81       	ld	r24, Z
    2248:	88 23       	and	r24, r24
    224a:	39 f7       	brne	.-50     	; 0x221a <LCD_WriteString+0x14>
	{
		LCD_WriteData(Ptr[i]);
		i++;
	}
}
    224c:	0f 90       	pop	r0
    224e:	0f 90       	pop	r0
    2250:	0f 90       	pop	r0
    2252:	cf 91       	pop	r28
    2254:	df 91       	pop	r29
    2256:	08 95       	ret

00002258 <LCD_GoToXY>:




void LCD_GoToXY(u8 X_Pos , u8 Y_Pos)
{
    2258:	df 93       	push	r29
    225a:	cf 93       	push	r28
    225c:	00 d0       	rcall	.+0      	; 0x225e <LCD_GoToXY+0x6>
    225e:	0f 92       	push	r0
    2260:	cd b7       	in	r28, 0x3d	; 61
    2262:	de b7       	in	r29, 0x3e	; 62
    2264:	8a 83       	std	Y+2, r24	; 0x02
    2266:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_Adress;

	if (X_Pos==0)
    2268:	8a 81       	ldd	r24, Y+2	; 0x02
    226a:	88 23       	and	r24, r24
    226c:	19 f4       	brne	.+6      	; 0x2274 <LCD_GoToXY+0x1c>
	{
		Local_Adress=Y_Pos;
    226e:	8b 81       	ldd	r24, Y+3	; 0x03
    2270:	89 83       	std	Y+1, r24	; 0x01
    2272:	06 c0       	rjmp	.+12     	; 0x2280 <LCD_GoToXY+0x28>

	}

	else if (X_Pos==1)
    2274:	8a 81       	ldd	r24, Y+2	; 0x02
    2276:	81 30       	cpi	r24, 0x01	; 1
    2278:	19 f4       	brne	.+6      	; 0x2280 <LCD_GoToXY+0x28>
	{
		Local_Adress = Y_Pos+ 0x40 ;
    227a:	8b 81       	ldd	r24, Y+3	; 0x03
    227c:	80 5c       	subi	r24, 0xC0	; 192
    227e:	89 83       	std	Y+1, r24	; 0x01
	}

	/* set the calculated address into DDRAM */
	LCD_WriteCommand(Local_Adress+128);
    2280:	89 81       	ldd	r24, Y+1	; 0x01
    2282:	80 58       	subi	r24, 0x80	; 128
    2284:	0e 94 ed 0e 	call	0x1dda	; 0x1dda <LCD_WriteCommand>


}
    2288:	0f 90       	pop	r0
    228a:	0f 90       	pop	r0
    228c:	0f 90       	pop	r0
    228e:	cf 91       	pop	r28
    2290:	df 91       	pop	r29
    2292:	08 95       	ret

00002294 <LCD_voidDisplayIntegar>:


void LCD_voidDisplayIntegar(u32 COPY_u32Number)
{
    2294:	df 93       	push	r29
    2296:	cf 93       	push	r28
    2298:	cd b7       	in	r28, 0x3d	; 61
    229a:	de b7       	in	r29, 0x3e	; 62
    229c:	64 97       	sbiw	r28, 0x14	; 20
    229e:	0f b6       	in	r0, 0x3f	; 63
    22a0:	f8 94       	cli
    22a2:	de bf       	out	0x3e, r29	; 62
    22a4:	0f be       	out	0x3f, r0	; 63
    22a6:	cd bf       	out	0x3d, r28	; 61
    22a8:	69 8b       	std	Y+17, r22	; 0x11
    22aa:	7a 8b       	std	Y+18, r23	; 0x12
    22ac:	8b 8b       	std	Y+19, r24	; 0x13
    22ae:	9c 8b       	std	Y+20, r25	; 0x14
	u8 LOCAL_u8Num[10]={0};
    22b0:	8a e0       	ldi	r24, 0x0A	; 10
    22b2:	fe 01       	movw	r30, r28
    22b4:	37 96       	adiw	r30, 0x07	; 7
    22b6:	df 01       	movw	r26, r30
    22b8:	98 2f       	mov	r25, r24
    22ba:	1d 92       	st	X+, r1
    22bc:	9a 95       	dec	r25
    22be:	e9 f7       	brne	.-6      	; 0x22ba <LCD_voidDisplayIntegar+0x26>
	s16 i=0;
    22c0:	1e 82       	std	Y+6, r1	; 0x06
    22c2:	1d 82       	std	Y+5, r1	; 0x05
	u32 LOCAL_u32Remainder;
	if(COPY_u32Number==0)
    22c4:	89 89       	ldd	r24, Y+17	; 0x11
    22c6:	9a 89       	ldd	r25, Y+18	; 0x12
    22c8:	ab 89       	ldd	r26, Y+19	; 0x13
    22ca:	bc 89       	ldd	r27, Y+20	; 0x14
    22cc:	00 97       	sbiw	r24, 0x00	; 0
    22ce:	a1 05       	cpc	r26, r1
    22d0:	b1 05       	cpc	r27, r1
    22d2:	19 f4       	brne	.+6      	; 0x22da <LCD_voidDisplayIntegar+0x46>
	{
		LCD_WriteData('0');
    22d4:	80 e3       	ldi	r24, 0x30	; 48
    22d6:	0e 94 f8 0f 	call	0x1ff0	; 0x1ff0 <LCD_WriteData>
	}

	if(COPY_u32Number>0)
    22da:	89 89       	ldd	r24, Y+17	; 0x11
    22dc:	9a 89       	ldd	r25, Y+18	; 0x12
    22de:	ab 89       	ldd	r26, Y+19	; 0x13
    22e0:	bc 89       	ldd	r27, Y+20	; 0x14
    22e2:	00 97       	sbiw	r24, 0x00	; 0
    22e4:	a1 05       	cpc	r26, r1
    22e6:	b1 05       	cpc	r27, r1
    22e8:	09 f4       	brne	.+2      	; 0x22ec <LCD_voidDisplayIntegar+0x58>
    22ea:	55 c0       	rjmp	.+170    	; 0x2396 <LCD_voidDisplayIntegar+0x102>
    22ec:	32 c0       	rjmp	.+100    	; 0x2352 <LCD_voidDisplayIntegar+0xbe>
	{
		while(COPY_u32Number!=0)
		{
			LOCAL_u32Remainder=COPY_u32Number%10;
    22ee:	89 89       	ldd	r24, Y+17	; 0x11
    22f0:	9a 89       	ldd	r25, Y+18	; 0x12
    22f2:	ab 89       	ldd	r26, Y+19	; 0x13
    22f4:	bc 89       	ldd	r27, Y+20	; 0x14
    22f6:	2a e0       	ldi	r18, 0x0A	; 10
    22f8:	30 e0       	ldi	r19, 0x00	; 0
    22fa:	40 e0       	ldi	r20, 0x00	; 0
    22fc:	50 e0       	ldi	r21, 0x00	; 0
    22fe:	bc 01       	movw	r22, r24
    2300:	cd 01       	movw	r24, r26
    2302:	0e 94 e3 15 	call	0x2bc6	; 0x2bc6 <__udivmodsi4>
    2306:	dc 01       	movw	r26, r24
    2308:	cb 01       	movw	r24, r22
    230a:	89 83       	std	Y+1, r24	; 0x01
    230c:	9a 83       	std	Y+2, r25	; 0x02
    230e:	ab 83       	std	Y+3, r26	; 0x03
    2310:	bc 83       	std	Y+4, r27	; 0x04
			LOCAL_u8Num[i]=LOCAL_u32Remainder;
    2312:	2d 81       	ldd	r18, Y+5	; 0x05
    2314:	3e 81       	ldd	r19, Y+6	; 0x06
    2316:	49 81       	ldd	r20, Y+1	; 0x01
    2318:	ce 01       	movw	r24, r28
    231a:	07 96       	adiw	r24, 0x07	; 7
    231c:	fc 01       	movw	r30, r24
    231e:	e2 0f       	add	r30, r18
    2320:	f3 1f       	adc	r31, r19
    2322:	40 83       	st	Z, r20
			COPY_u32Number=COPY_u32Number/10;
    2324:	89 89       	ldd	r24, Y+17	; 0x11
    2326:	9a 89       	ldd	r25, Y+18	; 0x12
    2328:	ab 89       	ldd	r26, Y+19	; 0x13
    232a:	bc 89       	ldd	r27, Y+20	; 0x14
    232c:	2a e0       	ldi	r18, 0x0A	; 10
    232e:	30 e0       	ldi	r19, 0x00	; 0
    2330:	40 e0       	ldi	r20, 0x00	; 0
    2332:	50 e0       	ldi	r21, 0x00	; 0
    2334:	bc 01       	movw	r22, r24
    2336:	cd 01       	movw	r24, r26
    2338:	0e 94 e3 15 	call	0x2bc6	; 0x2bc6 <__udivmodsi4>
    233c:	da 01       	movw	r26, r20
    233e:	c9 01       	movw	r24, r18
    2340:	89 8b       	std	Y+17, r24	; 0x11
    2342:	9a 8b       	std	Y+18, r25	; 0x12
    2344:	ab 8b       	std	Y+19, r26	; 0x13
    2346:	bc 8b       	std	Y+20, r27	; 0x14
			i++;
    2348:	8d 81       	ldd	r24, Y+5	; 0x05
    234a:	9e 81       	ldd	r25, Y+6	; 0x06
    234c:	01 96       	adiw	r24, 0x01	; 1
    234e:	9e 83       	std	Y+6, r25	; 0x06
    2350:	8d 83       	std	Y+5, r24	; 0x05
		LCD_WriteData('0');
	}

	if(COPY_u32Number>0)
	{
		while(COPY_u32Number!=0)
    2352:	89 89       	ldd	r24, Y+17	; 0x11
    2354:	9a 89       	ldd	r25, Y+18	; 0x12
    2356:	ab 89       	ldd	r26, Y+19	; 0x13
    2358:	bc 89       	ldd	r27, Y+20	; 0x14
    235a:	00 97       	sbiw	r24, 0x00	; 0
    235c:	a1 05       	cpc	r26, r1
    235e:	b1 05       	cpc	r27, r1
    2360:	31 f6       	brne	.-116    	; 0x22ee <LCD_voidDisplayIntegar+0x5a>
			LOCAL_u32Remainder=COPY_u32Number%10;
			LOCAL_u8Num[i]=LOCAL_u32Remainder;
			COPY_u32Number=COPY_u32Number/10;
			i++;
		}
        i--;
    2362:	8d 81       	ldd	r24, Y+5	; 0x05
    2364:	9e 81       	ldd	r25, Y+6	; 0x06
    2366:	01 97       	sbiw	r24, 0x01	; 1
    2368:	9e 83       	std	Y+6, r25	; 0x06
    236a:	8d 83       	std	Y+5, r24	; 0x05
    236c:	10 c0       	rjmp	.+32     	; 0x238e <LCD_voidDisplayIntegar+0xfa>
		while(i>=0)
		{
			LCD_WriteData(LOCAL_u8Num[i]+48);
    236e:	2d 81       	ldd	r18, Y+5	; 0x05
    2370:	3e 81       	ldd	r19, Y+6	; 0x06
    2372:	ce 01       	movw	r24, r28
    2374:	07 96       	adiw	r24, 0x07	; 7
    2376:	fc 01       	movw	r30, r24
    2378:	e2 0f       	add	r30, r18
    237a:	f3 1f       	adc	r31, r19
    237c:	80 81       	ld	r24, Z
    237e:	80 5d       	subi	r24, 0xD0	; 208
    2380:	0e 94 f8 0f 	call	0x1ff0	; 0x1ff0 <LCD_WriteData>
			i--;
    2384:	8d 81       	ldd	r24, Y+5	; 0x05
    2386:	9e 81       	ldd	r25, Y+6	; 0x06
    2388:	01 97       	sbiw	r24, 0x01	; 1
    238a:	9e 83       	std	Y+6, r25	; 0x06
    238c:	8d 83       	std	Y+5, r24	; 0x05
			LOCAL_u8Num[i]=LOCAL_u32Remainder;
			COPY_u32Number=COPY_u32Number/10;
			i++;
		}
        i--;
		while(i>=0)
    238e:	8d 81       	ldd	r24, Y+5	; 0x05
    2390:	9e 81       	ldd	r25, Y+6	; 0x06
    2392:	99 23       	and	r25, r25
    2394:	64 f7       	brge	.-40     	; 0x236e <LCD_voidDisplayIntegar+0xda>
		{
			LCD_WriteData(LOCAL_u8Num[i]+48);
			i--;
		}
	}
}
    2396:	64 96       	adiw	r28, 0x14	; 20
    2398:	0f b6       	in	r0, 0x3f	; 63
    239a:	f8 94       	cli
    239c:	de bf       	out	0x3e, r29	; 62
    239e:	0f be       	out	0x3f, r0	; 63
    23a0:	cd bf       	out	0x3d, r28	; 61
    23a2:	cf 91       	pop	r28
    23a4:	df 91       	pop	r29
    23a6:	08 95       	ret

000023a8 <LCD_voidDisplaySpecialChar>:


void LCD_voidDisplaySpecialChar(u8* Ptr_u8PtrChar,u8 CGRam_index,u8 Copy_u8RowNum,u8 Copy_u8ColNum)
{
    23a8:	df 93       	push	r29
    23aa:	cf 93       	push	r28
    23ac:	cd b7       	in	r28, 0x3d	; 61
    23ae:	de b7       	in	r29, 0x3e	; 62
    23b0:	27 97       	sbiw	r28, 0x07	; 7
    23b2:	0f b6       	in	r0, 0x3f	; 63
    23b4:	f8 94       	cli
    23b6:	de bf       	out	0x3e, r29	; 62
    23b8:	0f be       	out	0x3f, r0	; 63
    23ba:	cd bf       	out	0x3d, r28	; 61
    23bc:	9c 83       	std	Y+4, r25	; 0x04
    23be:	8b 83       	std	Y+3, r24	; 0x03
    23c0:	6d 83       	std	Y+5, r22	; 0x05
    23c2:	4e 83       	std	Y+6, r20	; 0x06
    23c4:	2f 83       	std	Y+7, r18	; 0x07
	LCD_GoToXY( Copy_u8RowNum, Copy_u8ColNum);
    23c6:	8e 81       	ldd	r24, Y+6	; 0x06
    23c8:	6f 81       	ldd	r22, Y+7	; 0x07
    23ca:	0e 94 2c 11 	call	0x2258	; 0x2258 <LCD_GoToXY>
	LCD_WriteData(CGRam_index);
    23ce:	8d 81       	ldd	r24, Y+5	; 0x05
    23d0:	0e 94 f8 0f 	call	0x1ff0	; 0x1ff0 <LCD_WriteData>
	u8 Local_u8address;
	u8 Local_u8Index;
	if (CGRam_index < 8)
    23d4:	8d 81       	ldd	r24, Y+5	; 0x05
    23d6:	88 30       	cpi	r24, 0x08	; 8
    23d8:	18 f5       	brcc	.+70     	; 0x2420 <LCD_voidDisplaySpecialChar+0x78>
	{
		Local_u8address= CGRam_index * 8;
    23da:	8d 81       	ldd	r24, Y+5	; 0x05
    23dc:	88 2f       	mov	r24, r24
    23de:	90 e0       	ldi	r25, 0x00	; 0
    23e0:	88 0f       	add	r24, r24
    23e2:	99 1f       	adc	r25, r25
    23e4:	88 0f       	add	r24, r24
    23e6:	99 1f       	adc	r25, r25
    23e8:	88 0f       	add	r24, r24
    23ea:	99 1f       	adc	r25, r25
    23ec:	8a 83       	std	Y+2, r24	; 0x02
		Local_u8address=SET_BIT(Local_u8address,6);
    23ee:	8a 81       	ldd	r24, Y+2	; 0x02
    23f0:	80 64       	ori	r24, 0x40	; 64
    23f2:	8a 83       	std	Y+2, r24	; 0x02
		LCD_WriteCommand(Local_u8address);
    23f4:	8a 81       	ldd	r24, Y+2	; 0x02
    23f6:	0e 94 ed 0e 	call	0x1dda	; 0x1dda <LCD_WriteCommand>
		for(Local_u8Index = 0;Local_u8Index < 8;Local_u8Index++)
    23fa:	19 82       	std	Y+1, r1	; 0x01
    23fc:	0e c0       	rjmp	.+28     	; 0x241a <LCD_voidDisplaySpecialChar+0x72>
		{
			LCD_WriteData(Ptr_u8PtrChar[Local_u8Index]);
    23fe:	89 81       	ldd	r24, Y+1	; 0x01
    2400:	28 2f       	mov	r18, r24
    2402:	30 e0       	ldi	r19, 0x00	; 0
    2404:	8b 81       	ldd	r24, Y+3	; 0x03
    2406:	9c 81       	ldd	r25, Y+4	; 0x04
    2408:	fc 01       	movw	r30, r24
    240a:	e2 0f       	add	r30, r18
    240c:	f3 1f       	adc	r31, r19
    240e:	80 81       	ld	r24, Z
    2410:	0e 94 f8 0f 	call	0x1ff0	; 0x1ff0 <LCD_WriteData>
	if (CGRam_index < 8)
	{
		Local_u8address= CGRam_index * 8;
		Local_u8address=SET_BIT(Local_u8address,6);
		LCD_WriteCommand(Local_u8address);
		for(Local_u8Index = 0;Local_u8Index < 8;Local_u8Index++)
    2414:	89 81       	ldd	r24, Y+1	; 0x01
    2416:	8f 5f       	subi	r24, 0xFF	; 255
    2418:	89 83       	std	Y+1, r24	; 0x01
    241a:	89 81       	ldd	r24, Y+1	; 0x01
    241c:	88 30       	cpi	r24, 0x08	; 8
    241e:	78 f3       	brcs	.-34     	; 0x23fe <LCD_voidDisplaySpecialChar+0x56>
		{
			LCD_WriteData(Ptr_u8PtrChar[Local_u8Index]);
		}
	}
	LCD_WriteCommand(0x02);
    2420:	82 e0       	ldi	r24, 0x02	; 2
    2422:	0e 94 ed 0e 	call	0x1dda	; 0x1dda <LCD_WriteCommand>

}
    2426:	27 96       	adiw	r28, 0x07	; 7
    2428:	0f b6       	in	r0, 0x3f	; 63
    242a:	f8 94       	cli
    242c:	de bf       	out	0x3e, r29	; 62
    242e:	0f be       	out	0x3f, r0	; 63
    2430:	cd bf       	out	0x3d, r28	; 61
    2432:	cf 91       	pop	r28
    2434:	df 91       	pop	r29
    2436:	08 95       	ret

00002438 <KPD_Init>:
#include "KPD_CONFIG.h"
#include "KPD_INTERFACE.h"


void KPD_Init()
{
    2438:	df 93       	push	r29
    243a:	cf 93       	push	r28
    243c:	cd b7       	in	r28, 0x3d	; 61
    243e:	de b7       	in	r29, 0x3e	; 62
			DIO_SetPinDirection(KPD_PORT,KPD_COULMN0_PIN,DIO_OUTPUT);
    2440:	83 e0       	ldi	r24, 0x03	; 3
    2442:	60 e0       	ldi	r22, 0x00	; 0
    2444:	41 e0       	ldi	r20, 0x01	; 1
    2446:	0e 94 a8 09 	call	0x1350	; 0x1350 <DIO_SetPinDirection>
			DIO_SetPinDirection(KPD_PORT,KPD_COULMN1_PIN,DIO_OUTPUT);
    244a:	83 e0       	ldi	r24, 0x03	; 3
    244c:	61 e0       	ldi	r22, 0x01	; 1
    244e:	41 e0       	ldi	r20, 0x01	; 1
    2450:	0e 94 a8 09 	call	0x1350	; 0x1350 <DIO_SetPinDirection>
			DIO_SetPinDirection(KPD_PORT,KPD_COULMN2_PIN,DIO_OUTPUT);
    2454:	83 e0       	ldi	r24, 0x03	; 3
    2456:	62 e0       	ldi	r22, 0x02	; 2
    2458:	41 e0       	ldi	r20, 0x01	; 1
    245a:	0e 94 a8 09 	call	0x1350	; 0x1350 <DIO_SetPinDirection>
			DIO_SetPinDirection(KPD_PORT,KPD_COULMN3_PIN,DIO_OUTPUT);
    245e:	83 e0       	ldi	r24, 0x03	; 3
    2460:	63 e0       	ldi	r22, 0x03	; 3
    2462:	41 e0       	ldi	r20, 0x01	; 1
    2464:	0e 94 a8 09 	call	0x1350	; 0x1350 <DIO_SetPinDirection>

			DIO_SetPinDirection(KPD_PORT,KPD_ROW0_PIN,DIO_INPUT);
    2468:	83 e0       	ldi	r24, 0x03	; 3
    246a:	64 e0       	ldi	r22, 0x04	; 4
    246c:	40 e0       	ldi	r20, 0x00	; 0
    246e:	0e 94 a8 09 	call	0x1350	; 0x1350 <DIO_SetPinDirection>
			DIO_SetPinDirection(KPD_PORT,KPD_ROW1_PIN,DIO_INPUT);
    2472:	83 e0       	ldi	r24, 0x03	; 3
    2474:	65 e0       	ldi	r22, 0x05	; 5
    2476:	40 e0       	ldi	r20, 0x00	; 0
    2478:	0e 94 a8 09 	call	0x1350	; 0x1350 <DIO_SetPinDirection>
			DIO_SetPinDirection(KPD_PORT,KPD_ROW2_PIN,DIO_INPUT);
    247c:	83 e0       	ldi	r24, 0x03	; 3
    247e:	66 e0       	ldi	r22, 0x06	; 6
    2480:	40 e0       	ldi	r20, 0x00	; 0
    2482:	0e 94 a8 09 	call	0x1350	; 0x1350 <DIO_SetPinDirection>
			DIO_SetPinDirection(KPD_PORT,KPD_ROW3_PIN,DIO_INPUT);
    2486:	83 e0       	ldi	r24, 0x03	; 3
    2488:	67 e0       	ldi	r22, 0x07	; 7
    248a:	40 e0       	ldi	r20, 0x00	; 0
    248c:	0e 94 a8 09 	call	0x1350	; 0x1350 <DIO_SetPinDirection>
			//DIO_SetPortValue(KPD_PORT,0b00001111);
			DIO_SetPortValue(KPD_PORT,0xff);
    2490:	83 e0       	ldi	r24, 0x03	; 3
    2492:	6f ef       	ldi	r22, 0xFF	; 255
    2494:	0e 94 46 0c 	call	0x188c	; 0x188c <DIO_SetPortValue>
}
    2498:	cf 91       	pop	r28
    249a:	df 91       	pop	r29
    249c:	08 95       	ret

0000249e <KPD_u8GetPressedKye>:

u8 KPD_u8GetPressedKye(void)
{
    249e:	df 93       	push	r29
    24a0:	cf 93       	push	r28
    24a2:	cd b7       	in	r28, 0x3d	; 61
    24a4:	de b7       	in	r29, 0x3e	; 62
    24a6:	a1 97       	sbiw	r28, 0x21	; 33
    24a8:	0f b6       	in	r0, 0x3f	; 63
    24aa:	f8 94       	cli
    24ac:	de bf       	out	0x3e, r29	; 62
    24ae:	0f be       	out	0x3f, r0	; 63
    24b0:	cd bf       	out	0x3d, r28	; 61

	/*Indication for the pressed key value*/
	u8 Local_u8PressedKey=KPD_NO_PRESSED_KEY;
    24b2:	8f ef       	ldi	r24, 0xFF	; 255
    24b4:	8b 83       	std	Y+3, r24	; 0x03

	u8 Local_u8CoulmnArr[COULMN_NUM]={KPD_COULMN0_PIN,KPD_COULMN1_PIN,KPD_COULMN2_PIN,KPD_COULMN3_PIN};
    24b6:	1c 82       	std	Y+4, r1	; 0x04
    24b8:	81 e0       	ldi	r24, 0x01	; 1
    24ba:	8d 83       	std	Y+5, r24	; 0x05
    24bc:	82 e0       	ldi	r24, 0x02	; 2
    24be:	8e 83       	std	Y+6, r24	; 0x06
    24c0:	83 e0       	ldi	r24, 0x03	; 3
    24c2:	8f 83       	std	Y+7, r24	; 0x07
	u8 Local_u8RowArr[COULMN_NUM]={KPD_ROW0_PIN,KPD_ROW1_PIN,KPD_ROW2_PIN,KPD_ROW3_PIN};
    24c4:	84 e0       	ldi	r24, 0x04	; 4
    24c6:	88 87       	std	Y+8, r24	; 0x08
    24c8:	85 e0       	ldi	r24, 0x05	; 5
    24ca:	89 87       	std	Y+9, r24	; 0x09
    24cc:	86 e0       	ldi	r24, 0x06	; 6
    24ce:	8a 87       	std	Y+10, r24	; 0x0a
    24d0:	87 e0       	ldi	r24, 0x07	; 7
    24d2:	8b 87       	std	Y+11, r24	; 0x0b

	/*Array of values of key pad*/
	u8 Local_u8KPDArr[ROW_NUM][COULMN_NUM]= KPD_ARR_VAL;
    24d4:	ce 01       	movw	r24, r28
    24d6:	0c 96       	adiw	r24, 0x0c	; 12
    24d8:	9e 8f       	std	Y+30, r25	; 0x1e
    24da:	8d 8f       	std	Y+29, r24	; 0x1d
    24dc:	e4 e1       	ldi	r30, 0x14	; 20
    24de:	f2 e0       	ldi	r31, 0x02	; 2
    24e0:	f8 a3       	std	Y+32, r31	; 0x20
    24e2:	ef 8f       	std	Y+31, r30	; 0x1f
    24e4:	f0 e1       	ldi	r31, 0x10	; 16
    24e6:	f9 a3       	std	Y+33, r31	; 0x21
    24e8:	ef 8d       	ldd	r30, Y+31	; 0x1f
    24ea:	f8 a1       	ldd	r31, Y+32	; 0x20
    24ec:	00 80       	ld	r0, Z
    24ee:	8f 8d       	ldd	r24, Y+31	; 0x1f
    24f0:	98 a1       	ldd	r25, Y+32	; 0x20
    24f2:	01 96       	adiw	r24, 0x01	; 1
    24f4:	98 a3       	std	Y+32, r25	; 0x20
    24f6:	8f 8f       	std	Y+31, r24	; 0x1f
    24f8:	ed 8d       	ldd	r30, Y+29	; 0x1d
    24fa:	fe 8d       	ldd	r31, Y+30	; 0x1e
    24fc:	00 82       	st	Z, r0
    24fe:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2500:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2502:	01 96       	adiw	r24, 0x01	; 1
    2504:	9e 8f       	std	Y+30, r25	; 0x1e
    2506:	8d 8f       	std	Y+29, r24	; 0x1d
    2508:	99 a1       	ldd	r25, Y+33	; 0x21
    250a:	91 50       	subi	r25, 0x01	; 1
    250c:	99 a3       	std	Y+33, r25	; 0x21
    250e:	e9 a1       	ldd	r30, Y+33	; 0x21
    2510:	ee 23       	and	r30, r30
    2512:	51 f7       	brne	.-44     	; 0x24e8 <KPD_u8GetPressedKye+0x4a>

	u8 Local_u8ColumnIndex,Local_u8RowIndex;

	for(Local_u8ColumnIndex=0;Local_u8ColumnIndex < COULMN_NUM; Local_u8ColumnIndex++)
    2514:	1a 82       	std	Y+2, r1	; 0x02
    2516:	72 c0       	rjmp	.+228    	; 0x25fc <KPD_u8GetPressedKye+0x15e>
	{

		DIO_SetPinValue(KPD_PORT,Local_u8CoulmnArr[Local_u8ColumnIndex],DIO_LOW);
    2518:	8a 81       	ldd	r24, Y+2	; 0x02
    251a:	28 2f       	mov	r18, r24
    251c:	30 e0       	ldi	r19, 0x00	; 0
    251e:	ce 01       	movw	r24, r28
    2520:	04 96       	adiw	r24, 0x04	; 4
    2522:	fc 01       	movw	r30, r24
    2524:	e2 0f       	add	r30, r18
    2526:	f3 1f       	adc	r31, r19
    2528:	90 81       	ld	r25, Z
    252a:	83 e0       	ldi	r24, 0x03	; 3
    252c:	69 2f       	mov	r22, r25
    252e:	40 e0       	ldi	r20, 0x00	; 0
    2530:	0e 94 9a 0a 	call	0x1534	; 0x1534 <DIO_SetPinValue>

		for(Local_u8RowIndex=0;Local_u8RowIndex<ROW_NUM;Local_u8RowIndex++)
    2534:	19 82       	std	Y+1, r1	; 0x01
    2536:	4d c0       	rjmp	.+154    	; 0x25d2 <KPD_u8GetPressedKye+0x134>
		{
			if(DIO_GetPinValue(KPD_PORT,Local_u8RowArr[Local_u8RowIndex])==DIO_LOW)
    2538:	89 81       	ldd	r24, Y+1	; 0x01
    253a:	28 2f       	mov	r18, r24
    253c:	30 e0       	ldi	r19, 0x00	; 0
    253e:	ce 01       	movw	r24, r28
    2540:	08 96       	adiw	r24, 0x08	; 8
    2542:	fc 01       	movw	r30, r24
    2544:	e2 0f       	add	r30, r18
    2546:	f3 1f       	adc	r31, r19
    2548:	90 81       	ld	r25, Z
    254a:	83 e0       	ldi	r24, 0x03	; 3
    254c:	69 2f       	mov	r22, r25
    254e:	0e 94 8c 0b 	call	0x1718	; 0x1718 <DIO_GetPinValue>
    2552:	88 23       	and	r24, r24
    2554:	d9 f5       	brne	.+118    	; 0x25cc <KPD_u8GetPressedKye+0x12e>
			{
				Local_u8PressedKey=Local_u8KPDArr[Local_u8RowIndex][Local_u8ColumnIndex];
    2556:	89 81       	ldd	r24, Y+1	; 0x01
    2558:	28 2f       	mov	r18, r24
    255a:	30 e0       	ldi	r19, 0x00	; 0
    255c:	8a 81       	ldd	r24, Y+2	; 0x02
    255e:	48 2f       	mov	r20, r24
    2560:	50 e0       	ldi	r21, 0x00	; 0
    2562:	22 0f       	add	r18, r18
    2564:	33 1f       	adc	r19, r19
    2566:	22 0f       	add	r18, r18
    2568:	33 1f       	adc	r19, r19
    256a:	ce 01       	movw	r24, r28
    256c:	01 96       	adiw	r24, 0x01	; 1
    256e:	82 0f       	add	r24, r18
    2570:	93 1f       	adc	r25, r19
    2572:	84 0f       	add	r24, r20
    2574:	95 1f       	adc	r25, r21
    2576:	fc 01       	movw	r30, r24
    2578:	3b 96       	adiw	r30, 0x0b	; 11
    257a:	80 81       	ld	r24, Z
    257c:	8b 83       	std	Y+3, r24	; 0x03
    257e:	14 c0       	rjmp	.+40     	; 0x25a8 <KPD_u8GetPressedKye+0x10a>
				while(DIO_GetPinValue(KPD_PORT,Local_u8RowArr[Local_u8RowIndex])==DIO_LOW)
				{
					Local_u8PressedKey=Local_u8KPDArr[Local_u8RowIndex][Local_u8ColumnIndex];
    2580:	89 81       	ldd	r24, Y+1	; 0x01
    2582:	28 2f       	mov	r18, r24
    2584:	30 e0       	ldi	r19, 0x00	; 0
    2586:	8a 81       	ldd	r24, Y+2	; 0x02
    2588:	48 2f       	mov	r20, r24
    258a:	50 e0       	ldi	r21, 0x00	; 0
    258c:	22 0f       	add	r18, r18
    258e:	33 1f       	adc	r19, r19
    2590:	22 0f       	add	r18, r18
    2592:	33 1f       	adc	r19, r19
    2594:	ce 01       	movw	r24, r28
    2596:	01 96       	adiw	r24, 0x01	; 1
    2598:	82 0f       	add	r24, r18
    259a:	93 1f       	adc	r25, r19
    259c:	84 0f       	add	r24, r20
    259e:	95 1f       	adc	r25, r21
    25a0:	fc 01       	movw	r30, r24
    25a2:	3b 96       	adiw	r30, 0x0b	; 11
    25a4:	80 81       	ld	r24, Z
    25a6:	8b 83       	std	Y+3, r24	; 0x03
		for(Local_u8RowIndex=0;Local_u8RowIndex<ROW_NUM;Local_u8RowIndex++)
		{
			if(DIO_GetPinValue(KPD_PORT,Local_u8RowArr[Local_u8RowIndex])==DIO_LOW)
			{
				Local_u8PressedKey=Local_u8KPDArr[Local_u8RowIndex][Local_u8ColumnIndex];
				while(DIO_GetPinValue(KPD_PORT,Local_u8RowArr[Local_u8RowIndex])==DIO_LOW)
    25a8:	89 81       	ldd	r24, Y+1	; 0x01
    25aa:	28 2f       	mov	r18, r24
    25ac:	30 e0       	ldi	r19, 0x00	; 0
    25ae:	ce 01       	movw	r24, r28
    25b0:	08 96       	adiw	r24, 0x08	; 8
    25b2:	fc 01       	movw	r30, r24
    25b4:	e2 0f       	add	r30, r18
    25b6:	f3 1f       	adc	r31, r19
    25b8:	90 81       	ld	r25, Z
    25ba:	83 e0       	ldi	r24, 0x03	; 3
    25bc:	69 2f       	mov	r22, r25
    25be:	0e 94 8c 0b 	call	0x1718	; 0x1718 <DIO_GetPinValue>
    25c2:	88 23       	and	r24, r24
    25c4:	e9 f2       	breq	.-70     	; 0x2580 <KPD_u8GetPressedKye+0xe2>
				{
					Local_u8PressedKey=Local_u8KPDArr[Local_u8RowIndex][Local_u8ColumnIndex];
				}

				return Local_u8PressedKey;
    25c6:	fb 81       	ldd	r31, Y+3	; 0x03
    25c8:	fc 8f       	std	Y+28, r31	; 0x1c
    25ca:	1e c0       	rjmp	.+60     	; 0x2608 <KPD_u8GetPressedKye+0x16a>
	for(Local_u8ColumnIndex=0;Local_u8ColumnIndex < COULMN_NUM; Local_u8ColumnIndex++)
	{

		DIO_SetPinValue(KPD_PORT,Local_u8CoulmnArr[Local_u8ColumnIndex],DIO_LOW);

		for(Local_u8RowIndex=0;Local_u8RowIndex<ROW_NUM;Local_u8RowIndex++)
    25cc:	89 81       	ldd	r24, Y+1	; 0x01
    25ce:	8f 5f       	subi	r24, 0xFF	; 255
    25d0:	89 83       	std	Y+1, r24	; 0x01
    25d2:	89 81       	ldd	r24, Y+1	; 0x01
    25d4:	84 30       	cpi	r24, 0x04	; 4
    25d6:	08 f4       	brcc	.+2      	; 0x25da <KPD_u8GetPressedKye+0x13c>
    25d8:	af cf       	rjmp	.-162    	; 0x2538 <KPD_u8GetPressedKye+0x9a>
				}

				return Local_u8PressedKey;
			}
		}
		DIO_SetPinValue(KPD_PORT,Local_u8CoulmnArr[Local_u8ColumnIndex],DIO_HIGH);
    25da:	8a 81       	ldd	r24, Y+2	; 0x02
    25dc:	28 2f       	mov	r18, r24
    25de:	30 e0       	ldi	r19, 0x00	; 0
    25e0:	ce 01       	movw	r24, r28
    25e2:	04 96       	adiw	r24, 0x04	; 4
    25e4:	fc 01       	movw	r30, r24
    25e6:	e2 0f       	add	r30, r18
    25e8:	f3 1f       	adc	r31, r19
    25ea:	90 81       	ld	r25, Z
    25ec:	83 e0       	ldi	r24, 0x03	; 3
    25ee:	69 2f       	mov	r22, r25
    25f0:	41 e0       	ldi	r20, 0x01	; 1
    25f2:	0e 94 9a 0a 	call	0x1534	; 0x1534 <DIO_SetPinValue>
	/*Array of values of key pad*/
	u8 Local_u8KPDArr[ROW_NUM][COULMN_NUM]= KPD_ARR_VAL;

	u8 Local_u8ColumnIndex,Local_u8RowIndex;

	for(Local_u8ColumnIndex=0;Local_u8ColumnIndex < COULMN_NUM; Local_u8ColumnIndex++)
    25f6:	8a 81       	ldd	r24, Y+2	; 0x02
    25f8:	8f 5f       	subi	r24, 0xFF	; 255
    25fa:	8a 83       	std	Y+2, r24	; 0x02
    25fc:	8a 81       	ldd	r24, Y+2	; 0x02
    25fe:	84 30       	cpi	r24, 0x04	; 4
    2600:	08 f4       	brcc	.+2      	; 0x2604 <KPD_u8GetPressedKye+0x166>
    2602:	8a cf       	rjmp	.-236    	; 0x2518 <KPD_u8GetPressedKye+0x7a>
				return Local_u8PressedKey;
			}
		}
		DIO_SetPinValue(KPD_PORT,Local_u8CoulmnArr[Local_u8ColumnIndex],DIO_HIGH);
	}
	return Local_u8PressedKey;
    2604:	8b 81       	ldd	r24, Y+3	; 0x03
    2606:	8c 8f       	std	Y+28, r24	; 0x1c
    2608:	8c 8d       	ldd	r24, Y+28	; 0x1c
}
    260a:	a1 96       	adiw	r28, 0x21	; 33
    260c:	0f b6       	in	r0, 0x3f	; 63
    260e:	f8 94       	cli
    2610:	de bf       	out	0x3e, r29	; 62
    2612:	0f be       	out	0x3f, r0	; 63
    2614:	cd bf       	out	0x3d, r28	; 61
    2616:	cf 91       	pop	r28
    2618:	df 91       	pop	r29
    261a:	08 95       	ret

0000261c <main>:
		0b00000,
		0b00000,
};

int main(void)
{
    261c:	df 93       	push	r29
    261e:	cf 93       	push	r28
    2620:	cd b7       	in	r28, 0x3d	; 61
    2622:	de b7       	in	r29, 0x3e	; 62
    2624:	a6 97       	sbiw	r28, 0x26	; 38
    2626:	0f b6       	in	r0, 0x3f	; 63
    2628:	f8 94       	cli
    262a:	de bf       	out	0x3e, r29	; 62
    262c:	0f be       	out	0x3f, r0	; 63
    262e:	cd bf       	out	0x3d, r28	; 61
	DIO_SetPinDirection(DIO_PORTD,DIO_PIN0,DIO_INPUT);		//RXD pin
    2630:	83 e0       	ldi	r24, 0x03	; 3
    2632:	60 e0       	ldi	r22, 0x00	; 0
    2634:	40 e0       	ldi	r20, 0x00	; 0
    2636:	0e 94 a8 09 	call	0x1350	; 0x1350 <DIO_SetPinDirection>
	DIO_SetPinDirection(DIO_PORTD,DIO_PIN1,DIO_OUTPUT);		//TXD pin
    263a:	83 e0       	ldi	r24, 0x03	; 3
    263c:	61 e0       	ldi	r22, 0x01	; 1
    263e:	41 e0       	ldi	r20, 0x01	; 1
    2640:	0e 94 a8 09 	call	0x1350	; 0x1350 <DIO_SetPinDirection>
	DIO_SetPinDirection(DIO_PORTD,DIO_PIN5,DIO_OUTPUT);		//OCA1 pin
    2644:	83 e0       	ldi	r24, 0x03	; 3
    2646:	65 e0       	ldi	r22, 0x05	; 5
    2648:	41 e0       	ldi	r20, 0x01	; 1
    264a:	0e 94 a8 09 	call	0x1350	; 0x1350 <DIO_SetPinDirection>
	DIO_SetPinDirection(DIO_PORTA,DIO_PIN5,DIO_OUTPUT);		//room3
    264e:	80 e0       	ldi	r24, 0x00	; 0
    2650:	65 e0       	ldi	r22, 0x05	; 5
    2652:	41 e0       	ldi	r20, 0x01	; 1
    2654:	0e 94 a8 09 	call	0x1350	; 0x1350 <DIO_SetPinDirection>
	DIO_SetPinDirection(DIO_PORTA,DIO_PIN6,DIO_OUTPUT);		//room2
    2658:	80 e0       	ldi	r24, 0x00	; 0
    265a:	66 e0       	ldi	r22, 0x06	; 6
    265c:	41 e0       	ldi	r20, 0x01	; 1
    265e:	0e 94 a8 09 	call	0x1350	; 0x1350 <DIO_SetPinDirection>
	DIO_SetPinDirection(DIO_PORTA,DIO_PIN7,DIO_OUTPUT);		//room1
    2662:	80 e0       	ldi	r24, 0x00	; 0
    2664:	67 e0       	ldi	r22, 0x07	; 7
    2666:	41 e0       	ldi	r20, 0x01	; 1
    2668:	0e 94 a8 09 	call	0x1350	; 0x1350 <DIO_SetPinDirection>
	DIO_SetPinValue(DIO_PORTA,DIO_PIN5,DIO_LOW);			//room3 value
    266c:	80 e0       	ldi	r24, 0x00	; 0
    266e:	65 e0       	ldi	r22, 0x05	; 5
    2670:	40 e0       	ldi	r20, 0x00	; 0
    2672:	0e 94 9a 0a 	call	0x1534	; 0x1534 <DIO_SetPinValue>
	DIO_SetPinValue(DIO_PORTA,DIO_PIN6,DIO_LOW); 			//room2	value
    2676:	80 e0       	ldi	r24, 0x00	; 0
    2678:	66 e0       	ldi	r22, 0x06	; 6
    267a:	40 e0       	ldi	r20, 0x00	; 0
    267c:	0e 94 9a 0a 	call	0x1534	; 0x1534 <DIO_SetPinValue>
	DIO_SetPinValue(DIO_PORTA,DIO_PIN7,DIO_LOW); 			//room1 value
    2680:	80 e0       	ldi	r24, 0x00	; 0
    2682:	67 e0       	ldi	r22, 0x07	; 7
    2684:	40 e0       	ldi	r20, 0x00	; 0
    2686:	0e 94 9a 0a 	call	0x1534	; 0x1534 <DIO_SetPinValue>
	DIO_SetPinDirection(DIO_PORTA,DIO_PIN0,DIO_INPUT);		//LDR pin
    268a:	80 e0       	ldi	r24, 0x00	; 0
    268c:	60 e0       	ldi	r22, 0x00	; 0
    268e:	40 e0       	ldi	r20, 0x00	; 0
    2690:	0e 94 a8 09 	call	0x1350	; 0x1350 <DIO_SetPinDirection>
	DIO_SetPinDirection(DIO_PORTA,DIO_PIN1,DIO_INPUT);		//LM35 pin
    2694:	80 e0       	ldi	r24, 0x00	; 0
    2696:	61 e0       	ldi	r22, 0x01	; 1
    2698:	40 e0       	ldi	r20, 0x00	; 0
    269a:	0e 94 a8 09 	call	0x1350	; 0x1350 <DIO_SetPinDirection>
	DIO_SetPinDirection(DIO_PORTB,DIO_PIN3,DIO_OUTPUT);		//Motot pin
    269e:	81 e0       	ldi	r24, 0x01	; 1
    26a0:	63 e0       	ldi	r22, 0x03	; 3
    26a2:	41 e0       	ldi	r20, 0x01	; 1
    26a4:	0e 94 a8 09 	call	0x1350	; 0x1350 <DIO_SetPinDirection>
	Timer_init();											// timer0 init
    26a8:	0e 94 63 07 	call	0xec6	; 0xec6 <Timer_init>
	ADC_Init();												//ADC init
    26ac:	0e 94 87 0c 	call	0x190e	; 0x190e <ADC_Init>
	LCD_Init();												//LCD init
    26b0:	0e 94 f8 0c 	call	0x19f0	; 0x19f0 <LCD_Init>
	USART_voidInit();										//UART init
    26b4:	0e 94 50 06 	call	0xca0	; 0xca0 <USART_voidInit>
	Timer1_init();											//timer1 init
    26b8:	0e 94 ef 08 	call	0x11de	; 0x11de <Timer1_init>
	Timer1_SetICR(20000);									//timner 1 top value 20000
    26bc:	80 e2       	ldi	r24, 0x20	; 32
    26be:	9e e4       	ldi	r25, 0x4E	; 78
    26c0:	0e 94 35 09 	call	0x126a	; 0x126a <Timer1_SetICR>
	Timer1_SetChannelACompaermach(2000);					//timer 1 compare mach value 2000
    26c4:	80 ed       	ldi	r24, 0xD0	; 208
    26c6:	97 e0       	ldi	r25, 0x07	; 7
    26c8:	0e 94 47 09 	call	0x128e	; 0x128e <Timer1_SetChannelACompaermach>
	TIMER_SetOCR0TO(200);
    26cc:	88 ec       	ldi	r24, 0xC8	; 200
    26ce:	0e 94 dd 07 	call	0xfba	; 0xfba <TIMER_SetOCR0TO>

	u16 ADC_LM35=0;
    26d2:	1e a2       	std	Y+38, r1	; 0x26
    26d4:	1d a2       	std	Y+37, r1	; 0x25
	u8 ADC_Motor=0,access=0, counter=0,id=0;
    26d6:	1c a2       	std	Y+36, r1	; 0x24
    26d8:	1b a2       	std	Y+35, r1	; 0x23
    26da:	1a a2       	std	Y+34, r1	; 0x22
    26dc:	19 a2       	std	Y+33, r1	; 0x21

	u8 * z=NULL;
    26de:	18 a2       	std	Y+32, r1	; 0x20
    26e0:	1f 8e       	std	Y+31, r1	; 0x1f
	u8* pass=NULL;
    26e2:	1e 8e       	std	Y+30, r1	; 0x1e
    26e4:	1d 8e       	std	Y+29, r1	; 0x1d
    26e6:	ac c0       	rjmp	.+344    	; 0x2840 <main+0x224>
	while((pass==NULL))
	{

		USART_SendString("Enter your name: ");
    26e8:	80 e6       	ldi	r24, 0x60	; 96
    26ea:	90 e0       	ldi	r25, 0x00	; 0
    26ec:	0e 94 bc 06 	call	0xd78	; 0xd78 <USART_SendString>
		z=USART_ReciveString();
    26f0:	0e 94 e5 06 	call	0xdca	; 0xdca <USART_ReciveString>
    26f4:	98 a3       	std	Y+32, r25	; 0x20
    26f6:	8f 8f       	std	Y+31, r24	; 0x1f
		if((strcmp(z,"mohmaed")==0)||(strcmp(z,"mohmaed"+0x08)==0)){id=1;}
    26f8:	8f 8d       	ldd	r24, Y+31	; 0x1f
    26fa:	98 a1       	ldd	r25, Y+32	; 0x20
    26fc:	22 e7       	ldi	r18, 0x72	; 114
    26fe:	30 e0       	ldi	r19, 0x00	; 0
    2700:	b9 01       	movw	r22, r18
    2702:	0e 94 3c 16 	call	0x2c78	; 0x2c78 <strcmp>
    2706:	00 97       	sbiw	r24, 0x00	; 0
    2708:	49 f0       	breq	.+18     	; 0x271c <main+0x100>
    270a:	2a e7       	ldi	r18, 0x7A	; 122
    270c:	30 e0       	ldi	r19, 0x00	; 0
    270e:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2710:	98 a1       	ldd	r25, Y+32	; 0x20
    2712:	b9 01       	movw	r22, r18
    2714:	0e 94 3c 16 	call	0x2c78	; 0x2c78 <strcmp>
    2718:	00 97       	sbiw	r24, 0x00	; 0
    271a:	19 f4       	brne	.+6      	; 0x2722 <main+0x106>
    271c:	81 e0       	ldi	r24, 0x01	; 1
    271e:	89 a3       	std	Y+33, r24	; 0x21
    2720:	88 c0       	rjmp	.+272    	; 0x2832 <main+0x216>
		else if((strcmp(z,"ahmed")==0)||(strcmp(z,"ahmed"+0x08)==0)){id=3;}
    2722:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2724:	98 a1       	ldd	r25, Y+32	; 0x20
    2726:	2a e7       	ldi	r18, 0x7A	; 122
    2728:	30 e0       	ldi	r19, 0x00	; 0
    272a:	b9 01       	movw	r22, r18
    272c:	0e 94 3c 16 	call	0x2c78	; 0x2c78 <strcmp>
    2730:	00 97       	sbiw	r24, 0x00	; 0
    2732:	49 f0       	breq	.+18     	; 0x2746 <main+0x12a>
    2734:	22 e8       	ldi	r18, 0x82	; 130
    2736:	30 e0       	ldi	r19, 0x00	; 0
    2738:	8f 8d       	ldd	r24, Y+31	; 0x1f
    273a:	98 a1       	ldd	r25, Y+32	; 0x20
    273c:	b9 01       	movw	r22, r18
    273e:	0e 94 3c 16 	call	0x2c78	; 0x2c78 <strcmp>
    2742:	00 97       	sbiw	r24, 0x00	; 0
    2744:	19 f4       	brne	.+6      	; 0x274c <main+0x130>
    2746:	83 e0       	ldi	r24, 0x03	; 3
    2748:	89 a3       	std	Y+33, r24	; 0x21
    274a:	73 c0       	rjmp	.+230    	; 0x2832 <main+0x216>
		else{
			LCD_GoToXY(0,0);
    274c:	80 e0       	ldi	r24, 0x00	; 0
    274e:	60 e0       	ldi	r22, 0x00	; 0
    2750:	0e 94 2c 11 	call	0x2258	; 0x2258 <LCD_GoToXY>
			LCD_WriteString("try agine");
    2754:	80 e8       	ldi	r24, 0x80	; 128
    2756:	90 e0       	ldi	r25, 0x00	; 0
    2758:	0e 94 03 11 	call	0x2206	; 0x2206 <LCD_WriteString>
    275c:	6a c0       	rjmp	.+212    	; 0x2832 <main+0x216>
		}
		while((access==0)&&(id!=0))
		{
			USART_SendString("Enter your pass: ");
    275e:	8a e8       	ldi	r24, 0x8A	; 138
    2760:	90 e0       	ldi	r25, 0x00	; 0
    2762:	0e 94 bc 06 	call	0xd78	; 0xd78 <USART_SendString>
			pass=USART_ReciveString();
    2766:	0e 94 e5 06 	call	0xdca	; 0xdca <USART_ReciveString>
    276a:	9e 8f       	std	Y+30, r25	; 0x1e
    276c:	8d 8f       	std	Y+29, r24	; 0x1d
			if(((strcmp(pass,"1111")==0)||(strcmp(pass,"1111"+0x08)==0))&&(id==1)){
    276e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2770:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2772:	2c e9       	ldi	r18, 0x9C	; 156
    2774:	30 e0       	ldi	r19, 0x00	; 0
    2776:	b9 01       	movw	r22, r18
    2778:	0e 94 3c 16 	call	0x2c78	; 0x2c78 <strcmp>
    277c:	00 97       	sbiw	r24, 0x00	; 0
    277e:	49 f0       	breq	.+18     	; 0x2792 <main+0x176>
    2780:	24 ea       	ldi	r18, 0xA4	; 164
    2782:	30 e0       	ldi	r19, 0x00	; 0
    2784:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2786:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2788:	b9 01       	movw	r22, r18
    278a:	0e 94 3c 16 	call	0x2c78	; 0x2c78 <strcmp>
    278e:	00 97       	sbiw	r24, 0x00	; 0
    2790:	b9 f4       	brne	.+46     	; 0x27c0 <main+0x1a4>
    2792:	89 a1       	ldd	r24, Y+33	; 0x21
    2794:	81 30       	cpi	r24, 0x01	; 1
    2796:	a1 f4       	brne	.+40     	; 0x27c0 <main+0x1a4>
				access++;
    2798:	8b a1       	ldd	r24, Y+35	; 0x23
    279a:	8f 5f       	subi	r24, 0xFF	; 255
    279c:	8b a3       	std	Y+35, r24	; 0x23
				LCD_GoToXY(0,0);
    279e:	80 e0       	ldi	r24, 0x00	; 0
    27a0:	60 e0       	ldi	r22, 0x00	; 0
    27a2:	0e 94 2c 11 	call	0x2258	; 0x2258 <LCD_GoToXY>
				LCD_WriteString("welcome back");
    27a6:	81 ea       	ldi	r24, 0xA1	; 161
    27a8:	90 e0       	ldi	r25, 0x00	; 0
    27aa:	0e 94 03 11 	call	0x2206	; 0x2206 <LCD_WriteString>
				LCD_GoToXY(1,0);
    27ae:	81 e0       	ldi	r24, 0x01	; 1
    27b0:	60 e0       	ldi	r22, 0x00	; 0
    27b2:	0e 94 2c 11 	call	0x2258	; 0x2258 <LCD_GoToXY>
				LCD_WriteString("mohamed");
    27b6:	8e ea       	ldi	r24, 0xAE	; 174
    27b8:	90 e0       	ldi	r25, 0x00	; 0
    27ba:	0e 94 03 11 	call	0x2206	; 0x2206 <LCD_WriteString>
    27be:	39 c0       	rjmp	.+114    	; 0x2832 <main+0x216>
			}

			else if(((strcmp(pass,"3333")==0)||(strcmp(pass,"3333"+0x08)==0))&&(id==3)){
    27c0:	8d 8d       	ldd	r24, Y+29	; 0x1d
    27c2:	9e 8d       	ldd	r25, Y+30	; 0x1e
    27c4:	26 eb       	ldi	r18, 0xB6	; 182
    27c6:	30 e0       	ldi	r19, 0x00	; 0
    27c8:	b9 01       	movw	r22, r18
    27ca:	0e 94 3c 16 	call	0x2c78	; 0x2c78 <strcmp>
    27ce:	00 97       	sbiw	r24, 0x00	; 0
    27d0:	49 f0       	breq	.+18     	; 0x27e4 <main+0x1c8>
    27d2:	2e eb       	ldi	r18, 0xBE	; 190
    27d4:	30 e0       	ldi	r19, 0x00	; 0
    27d6:	8d 8d       	ldd	r24, Y+29	; 0x1d
    27d8:	9e 8d       	ldd	r25, Y+30	; 0x1e
    27da:	b9 01       	movw	r22, r18
    27dc:	0e 94 3c 16 	call	0x2c78	; 0x2c78 <strcmp>
    27e0:	00 97       	sbiw	r24, 0x00	; 0
    27e2:	b9 f4       	brne	.+46     	; 0x2812 <main+0x1f6>
    27e4:	89 a1       	ldd	r24, Y+33	; 0x21
    27e6:	83 30       	cpi	r24, 0x03	; 3
    27e8:	a1 f4       	brne	.+40     	; 0x2812 <main+0x1f6>
				access++;
    27ea:	8b a1       	ldd	r24, Y+35	; 0x23
    27ec:	8f 5f       	subi	r24, 0xFF	; 255
    27ee:	8b a3       	std	Y+35, r24	; 0x23
				LCD_GoToXY(0,0);
    27f0:	80 e0       	ldi	r24, 0x00	; 0
    27f2:	60 e0       	ldi	r22, 0x00	; 0
    27f4:	0e 94 2c 11 	call	0x2258	; 0x2258 <LCD_GoToXY>
				LCD_WriteString("welcome back");
    27f8:	81 ea       	ldi	r24, 0xA1	; 161
    27fa:	90 e0       	ldi	r25, 0x00	; 0
    27fc:	0e 94 03 11 	call	0x2206	; 0x2206 <LCD_WriteString>
				LCD_GoToXY(1,0);
    2800:	81 e0       	ldi	r24, 0x01	; 1
    2802:	60 e0       	ldi	r22, 0x00	; 0
    2804:	0e 94 2c 11 	call	0x2258	; 0x2258 <LCD_GoToXY>
				LCD_WriteString("ahmed");
    2808:	8a e7       	ldi	r24, 0x7A	; 122
    280a:	90 e0       	ldi	r25, 0x00	; 0
    280c:	0e 94 03 11 	call	0x2206	; 0x2206 <LCD_WriteString>
    2810:	10 c0       	rjmp	.+32     	; 0x2832 <main+0x216>
			}
			else
			{

				USART_SendString("try agine!!");
    2812:	8b eb       	ldi	r24, 0xBB	; 187
    2814:	90 e0       	ldi	r25, 0x00	; 0
    2816:	0e 94 bc 06 	call	0xd78	; 0xd78 <USART_SendString>
				USART_voidSend(0x0D);
    281a:	8d e0       	ldi	r24, 0x0D	; 13
    281c:	0e 94 a2 06 	call	0xd44	; 0xd44 <USART_voidSend>
				counter++;
    2820:	8a a1       	ldd	r24, Y+34	; 0x22
    2822:	8f 5f       	subi	r24, 0xFF	; 255
    2824:	8a a3       	std	Y+34, r24	; 0x22
				pass=NULL;
    2826:	1e 8e       	std	Y+30, r1	; 0x1e
    2828:	1d 8e       	std	Y+29, r1	; 0x1d
				if(counter==3){id=0;}
    282a:	8a a1       	ldd	r24, Y+34	; 0x22
    282c:	83 30       	cpi	r24, 0x03	; 3
    282e:	09 f4       	brne	.+2      	; 0x2832 <main+0x216>
    2830:	19 a2       	std	Y+33, r1	; 0x21
		else if((strcmp(z,"ahmed")==0)||(strcmp(z,"ahmed"+0x08)==0)){id=3;}
		else{
			LCD_GoToXY(0,0);
			LCD_WriteString("try agine");
		}
		while((access==0)&&(id!=0))
    2832:	8b a1       	ldd	r24, Y+35	; 0x23
    2834:	88 23       	and	r24, r24
    2836:	21 f4       	brne	.+8      	; 0x2840 <main+0x224>
    2838:	89 a1       	ldd	r24, Y+33	; 0x21
    283a:	88 23       	and	r24, r24
    283c:	09 f0       	breq	.+2      	; 0x2840 <main+0x224>
    283e:	8f cf       	rjmp	.-226    	; 0x275e <main+0x142>
	u16 ADC_LM35=0;
	u8 ADC_Motor=0,access=0, counter=0,id=0;

	u8 * z=NULL;
	u8* pass=NULL;
	while((pass==NULL))
    2840:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2842:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2844:	00 97       	sbiw	r24, 0x00	; 0
    2846:	09 f4       	brne	.+2      	; 0x284a <main+0x22e>
    2848:	4f cf       	rjmp	.-354    	; 0x26e8 <main+0xcc>
    284a:	80 e0       	ldi	r24, 0x00	; 0
    284c:	90 e0       	ldi	r25, 0x00	; 0
    284e:	aa ef       	ldi	r26, 0xFA	; 250
    2850:	b4 e4       	ldi	r27, 0x44	; 68
    2852:	89 8f       	std	Y+25, r24	; 0x19
    2854:	9a 8f       	std	Y+26, r25	; 0x1a
    2856:	ab 8f       	std	Y+27, r26	; 0x1b
    2858:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    285a:	69 8d       	ldd	r22, Y+25	; 0x19
    285c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    285e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2860:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2862:	20 e0       	ldi	r18, 0x00	; 0
    2864:	30 e0       	ldi	r19, 0x00	; 0
    2866:	4a ef       	ldi	r20, 0xFA	; 250
    2868:	54 e4       	ldi	r21, 0x44	; 68
    286a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    286e:	dc 01       	movw	r26, r24
    2870:	cb 01       	movw	r24, r22
    2872:	8d 8b       	std	Y+21, r24	; 0x15
    2874:	9e 8b       	std	Y+22, r25	; 0x16
    2876:	af 8b       	std	Y+23, r26	; 0x17
    2878:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    287a:	6d 89       	ldd	r22, Y+21	; 0x15
    287c:	7e 89       	ldd	r23, Y+22	; 0x16
    287e:	8f 89       	ldd	r24, Y+23	; 0x17
    2880:	98 8d       	ldd	r25, Y+24	; 0x18
    2882:	20 e0       	ldi	r18, 0x00	; 0
    2884:	30 e0       	ldi	r19, 0x00	; 0
    2886:	40 e8       	ldi	r20, 0x80	; 128
    2888:	5f e3       	ldi	r21, 0x3F	; 63
    288a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    288e:	88 23       	and	r24, r24
    2890:	2c f4       	brge	.+10     	; 0x289c <main+0x280>
		__ticks = 1;
    2892:	81 e0       	ldi	r24, 0x01	; 1
    2894:	90 e0       	ldi	r25, 0x00	; 0
    2896:	9c 8b       	std	Y+20, r25	; 0x14
    2898:	8b 8b       	std	Y+19, r24	; 0x13
    289a:	3f c0       	rjmp	.+126    	; 0x291a <main+0x2fe>
	else if (__tmp > 65535)
    289c:	6d 89       	ldd	r22, Y+21	; 0x15
    289e:	7e 89       	ldd	r23, Y+22	; 0x16
    28a0:	8f 89       	ldd	r24, Y+23	; 0x17
    28a2:	98 8d       	ldd	r25, Y+24	; 0x18
    28a4:	20 e0       	ldi	r18, 0x00	; 0
    28a6:	3f ef       	ldi	r19, 0xFF	; 255
    28a8:	4f e7       	ldi	r20, 0x7F	; 127
    28aa:	57 e4       	ldi	r21, 0x47	; 71
    28ac:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    28b0:	18 16       	cp	r1, r24
    28b2:	4c f5       	brge	.+82     	; 0x2906 <main+0x2ea>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    28b4:	69 8d       	ldd	r22, Y+25	; 0x19
    28b6:	7a 8d       	ldd	r23, Y+26	; 0x1a
    28b8:	8b 8d       	ldd	r24, Y+27	; 0x1b
    28ba:	9c 8d       	ldd	r25, Y+28	; 0x1c
    28bc:	20 e0       	ldi	r18, 0x00	; 0
    28be:	30 e0       	ldi	r19, 0x00	; 0
    28c0:	40 e2       	ldi	r20, 0x20	; 32
    28c2:	51 e4       	ldi	r21, 0x41	; 65
    28c4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    28c8:	dc 01       	movw	r26, r24
    28ca:	cb 01       	movw	r24, r22
    28cc:	bc 01       	movw	r22, r24
    28ce:	cd 01       	movw	r24, r26
    28d0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    28d4:	dc 01       	movw	r26, r24
    28d6:	cb 01       	movw	r24, r22
    28d8:	9c 8b       	std	Y+20, r25	; 0x14
    28da:	8b 8b       	std	Y+19, r24	; 0x13
    28dc:	0f c0       	rjmp	.+30     	; 0x28fc <main+0x2e0>
    28de:	88 ec       	ldi	r24, 0xC8	; 200
    28e0:	90 e0       	ldi	r25, 0x00	; 0
    28e2:	9a 8b       	std	Y+18, r25	; 0x12
    28e4:	89 8b       	std	Y+17, r24	; 0x11
    28e6:	89 89       	ldd	r24, Y+17	; 0x11
    28e8:	9a 89       	ldd	r25, Y+18	; 0x12
    28ea:	01 97       	sbiw	r24, 0x01	; 1
    28ec:	f1 f7       	brne	.-4      	; 0x28ea <main+0x2ce>
    28ee:	9a 8b       	std	Y+18, r25	; 0x12
    28f0:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    28f2:	8b 89       	ldd	r24, Y+19	; 0x13
    28f4:	9c 89       	ldd	r25, Y+20	; 0x14
    28f6:	01 97       	sbiw	r24, 0x01	; 1
    28f8:	9c 8b       	std	Y+20, r25	; 0x14
    28fa:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    28fc:	8b 89       	ldd	r24, Y+19	; 0x13
    28fe:	9c 89       	ldd	r25, Y+20	; 0x14
    2900:	00 97       	sbiw	r24, 0x00	; 0
    2902:	69 f7       	brne	.-38     	; 0x28de <main+0x2c2>
    2904:	14 c0       	rjmp	.+40     	; 0x292e <main+0x312>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2906:	6d 89       	ldd	r22, Y+21	; 0x15
    2908:	7e 89       	ldd	r23, Y+22	; 0x16
    290a:	8f 89       	ldd	r24, Y+23	; 0x17
    290c:	98 8d       	ldd	r25, Y+24	; 0x18
    290e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2912:	dc 01       	movw	r26, r24
    2914:	cb 01       	movw	r24, r22
    2916:	9c 8b       	std	Y+20, r25	; 0x14
    2918:	8b 8b       	std	Y+19, r24	; 0x13
    291a:	8b 89       	ldd	r24, Y+19	; 0x13
    291c:	9c 89       	ldd	r25, Y+20	; 0x14
    291e:	98 8b       	std	Y+16, r25	; 0x10
    2920:	8f 87       	std	Y+15, r24	; 0x0f
    2922:	8f 85       	ldd	r24, Y+15	; 0x0f
    2924:	98 89       	ldd	r25, Y+16	; 0x10
    2926:	01 97       	sbiw	r24, 0x01	; 1
    2928:	f1 f7       	brne	.-4      	; 0x2926 <main+0x30a>
    292a:	98 8b       	std	Y+16, r25	; 0x10
    292c:	8f 87       	std	Y+15, r24	; 0x0f
				if(counter==3){id=0;}
			}
		}
	}
	_delay_ms(2000);
	USART_SendString("options: ");
    292e:	87 ec       	ldi	r24, 0xC7	; 199
    2930:	90 e0       	ldi	r25, 0x00	; 0
    2932:	0e 94 bc 06 	call	0xd78	; 0xd78 <USART_SendString>
	USART_voidSend(0x0D);
    2936:	8d e0       	ldi	r24, 0x0D	; 13
    2938:	0e 94 a2 06 	call	0xd44	; 0xd44 <USART_voidSend>
	USART_SendString("open door");
    293c:	81 ed       	ldi	r24, 0xD1	; 209
    293e:	90 e0       	ldi	r25, 0x00	; 0
    2940:	0e 94 bc 06 	call	0xd78	; 0xd78 <USART_SendString>
	USART_voidSend(0x0D);
    2944:	8d e0       	ldi	r24, 0x0D	; 13
    2946:	0e 94 a2 06 	call	0xd44	; 0xd44 <USART_voidSend>
	Timer1_SetChannelACompaermach(999);
    294a:	87 ee       	ldi	r24, 0xE7	; 231
    294c:	93 e0       	ldi	r25, 0x03	; 3
    294e:	0e 94 47 09 	call	0x128e	; 0x128e <Timer1_SetChannelACompaermach>

	DIO_SetPinValue(DIO_PORTA,DIO_PIN5,DIO_LOW); //room3
    2952:	80 e0       	ldi	r24, 0x00	; 0
    2954:	65 e0       	ldi	r22, 0x05	; 5
    2956:	40 e0       	ldi	r20, 0x00	; 0
    2958:	0e 94 9a 0a 	call	0x1534	; 0x1534 <DIO_SetPinValue>
	DIO_SetPinValue(DIO_PORTA,DIO_PIN6,DIO_LOW); //room2
    295c:	80 e0       	ldi	r24, 0x00	; 0
    295e:	66 e0       	ldi	r22, 0x06	; 6
    2960:	40 e0       	ldi	r20, 0x00	; 0
    2962:	0e 94 9a 0a 	call	0x1534	; 0x1534 <DIO_SetPinValue>
	DIO_SetPinValue(DIO_PORTA,DIO_PIN7,DIO_LOW); //room1
    2966:	80 e0       	ldi	r24, 0x00	; 0
    2968:	67 e0       	ldi	r22, 0x07	; 7
    296a:	40 e0       	ldi	r20, 0x00	; 0
    296c:	0e 94 9a 0a 	call	0x1534	; 0x1534 <DIO_SetPinValue>

	while(1)
	{
		ADC_LM35=ADC_Read(0);
    2970:	80 e0       	ldi	r24, 0x00	; 0
    2972:	0e 94 bf 0c 	call	0x197e	; 0x197e <ADC_Read>
    2976:	9e a3       	std	Y+38, r25	; 0x26
    2978:	8d a3       	std	Y+37, r24	; 0x25
		ADC_Motor=ADC_Read(1);
    297a:	81 e0       	ldi	r24, 0x01	; 1
    297c:	0e 94 bf 0c 	call	0x197e	; 0x197e <ADC_Read>
    2980:	8c a3       	std	Y+36, r24	; 0x24
		LCD_WriteCommand(lcd_clr);
    2982:	81 e0       	ldi	r24, 0x01	; 1
    2984:	0e 94 ed 0e 	call	0x1dda	; 0x1dda <LCD_WriteCommand>
		LCD_WriteString("Degres: ");
    2988:	8b ed       	ldi	r24, 0xDB	; 219
    298a:	90 e0       	ldi	r25, 0x00	; 0
    298c:	0e 94 03 11 	call	0x2206	; 0x2206 <LCD_WriteString>
		LCD_voidDisplayIntegar(ADC_Motor*0.4868);
    2990:	8c a1       	ldd	r24, Y+36	; 0x24
    2992:	88 2f       	mov	r24, r24
    2994:	90 e0       	ldi	r25, 0x00	; 0
    2996:	aa 27       	eor	r26, r26
    2998:	97 fd       	sbrc	r25, 7
    299a:	a0 95       	com	r26
    299c:	ba 2f       	mov	r27, r26
    299e:	bc 01       	movw	r22, r24
    29a0:	cd 01       	movw	r24, r26
    29a2:	0e 94 a9 03 	call	0x752	; 0x752 <__floatsisf>
    29a6:	dc 01       	movw	r26, r24
    29a8:	cb 01       	movw	r24, r22
    29aa:	bc 01       	movw	r22, r24
    29ac:	cd 01       	movw	r24, r26
    29ae:	29 ed       	ldi	r18, 0xD9	; 217
    29b0:	3d e3       	ldi	r19, 0x3D	; 61
    29b2:	49 ef       	ldi	r20, 0xF9	; 249
    29b4:	5e e3       	ldi	r21, 0x3E	; 62
    29b6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    29ba:	dc 01       	movw	r26, r24
    29bc:	cb 01       	movw	r24, r22
    29be:	bc 01       	movw	r22, r24
    29c0:	cd 01       	movw	r24, r26
    29c2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    29c6:	dc 01       	movw	r26, r24
    29c8:	cb 01       	movw	r24, r22
    29ca:	bc 01       	movw	r22, r24
    29cc:	cd 01       	movw	r24, r26
    29ce:	0e 94 4a 11 	call	0x2294	; 0x2294 <LCD_voidDisplayIntegar>
		LCD_voidDisplaySpecialChar(arr,0x01,0,10);
    29d2:	8c ee       	ldi	r24, 0xEC	; 236
    29d4:	91 e0       	ldi	r25, 0x01	; 1
    29d6:	61 e0       	ldi	r22, 0x01	; 1
    29d8:	40 e0       	ldi	r20, 0x00	; 0
    29da:	2a e0       	ldi	r18, 0x0A	; 10
    29dc:	0e 94 d4 11 	call	0x23a8	; 0x23a8 <LCD_voidDisplaySpecialChar>
    29e0:	80 e0       	ldi	r24, 0x00	; 0
    29e2:	90 e0       	ldi	r25, 0x00	; 0
    29e4:	aa ef       	ldi	r26, 0xFA	; 250
    29e6:	b4 e4       	ldi	r27, 0x44	; 68
    29e8:	8b 87       	std	Y+11, r24	; 0x0b
    29ea:	9c 87       	std	Y+12, r25	; 0x0c
    29ec:	ad 87       	std	Y+13, r26	; 0x0d
    29ee:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    29f0:	6b 85       	ldd	r22, Y+11	; 0x0b
    29f2:	7c 85       	ldd	r23, Y+12	; 0x0c
    29f4:	8d 85       	ldd	r24, Y+13	; 0x0d
    29f6:	9e 85       	ldd	r25, Y+14	; 0x0e
    29f8:	20 e0       	ldi	r18, 0x00	; 0
    29fa:	30 e0       	ldi	r19, 0x00	; 0
    29fc:	4a ef       	ldi	r20, 0xFA	; 250
    29fe:	54 e4       	ldi	r21, 0x44	; 68
    2a00:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2a04:	dc 01       	movw	r26, r24
    2a06:	cb 01       	movw	r24, r22
    2a08:	8f 83       	std	Y+7, r24	; 0x07
    2a0a:	98 87       	std	Y+8, r25	; 0x08
    2a0c:	a9 87       	std	Y+9, r26	; 0x09
    2a0e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2a10:	6f 81       	ldd	r22, Y+7	; 0x07
    2a12:	78 85       	ldd	r23, Y+8	; 0x08
    2a14:	89 85       	ldd	r24, Y+9	; 0x09
    2a16:	9a 85       	ldd	r25, Y+10	; 0x0a
    2a18:	20 e0       	ldi	r18, 0x00	; 0
    2a1a:	30 e0       	ldi	r19, 0x00	; 0
    2a1c:	40 e8       	ldi	r20, 0x80	; 128
    2a1e:	5f e3       	ldi	r21, 0x3F	; 63
    2a20:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2a24:	88 23       	and	r24, r24
    2a26:	2c f4       	brge	.+10     	; 0x2a32 <main+0x416>
		__ticks = 1;
    2a28:	81 e0       	ldi	r24, 0x01	; 1
    2a2a:	90 e0       	ldi	r25, 0x00	; 0
    2a2c:	9e 83       	std	Y+6, r25	; 0x06
    2a2e:	8d 83       	std	Y+5, r24	; 0x05
    2a30:	3f c0       	rjmp	.+126    	; 0x2ab0 <main+0x494>
	else if (__tmp > 65535)
    2a32:	6f 81       	ldd	r22, Y+7	; 0x07
    2a34:	78 85       	ldd	r23, Y+8	; 0x08
    2a36:	89 85       	ldd	r24, Y+9	; 0x09
    2a38:	9a 85       	ldd	r25, Y+10	; 0x0a
    2a3a:	20 e0       	ldi	r18, 0x00	; 0
    2a3c:	3f ef       	ldi	r19, 0xFF	; 255
    2a3e:	4f e7       	ldi	r20, 0x7F	; 127
    2a40:	57 e4       	ldi	r21, 0x47	; 71
    2a42:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2a46:	18 16       	cp	r1, r24
    2a48:	4c f5       	brge	.+82     	; 0x2a9c <main+0x480>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2a4a:	6b 85       	ldd	r22, Y+11	; 0x0b
    2a4c:	7c 85       	ldd	r23, Y+12	; 0x0c
    2a4e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2a50:	9e 85       	ldd	r25, Y+14	; 0x0e
    2a52:	20 e0       	ldi	r18, 0x00	; 0
    2a54:	30 e0       	ldi	r19, 0x00	; 0
    2a56:	40 e2       	ldi	r20, 0x20	; 32
    2a58:	51 e4       	ldi	r21, 0x41	; 65
    2a5a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2a5e:	dc 01       	movw	r26, r24
    2a60:	cb 01       	movw	r24, r22
    2a62:	bc 01       	movw	r22, r24
    2a64:	cd 01       	movw	r24, r26
    2a66:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2a6a:	dc 01       	movw	r26, r24
    2a6c:	cb 01       	movw	r24, r22
    2a6e:	9e 83       	std	Y+6, r25	; 0x06
    2a70:	8d 83       	std	Y+5, r24	; 0x05
    2a72:	0f c0       	rjmp	.+30     	; 0x2a92 <main+0x476>
    2a74:	88 ec       	ldi	r24, 0xC8	; 200
    2a76:	90 e0       	ldi	r25, 0x00	; 0
    2a78:	9c 83       	std	Y+4, r25	; 0x04
    2a7a:	8b 83       	std	Y+3, r24	; 0x03
    2a7c:	8b 81       	ldd	r24, Y+3	; 0x03
    2a7e:	9c 81       	ldd	r25, Y+4	; 0x04
    2a80:	01 97       	sbiw	r24, 0x01	; 1
    2a82:	f1 f7       	brne	.-4      	; 0x2a80 <main+0x464>
    2a84:	9c 83       	std	Y+4, r25	; 0x04
    2a86:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2a88:	8d 81       	ldd	r24, Y+5	; 0x05
    2a8a:	9e 81       	ldd	r25, Y+6	; 0x06
    2a8c:	01 97       	sbiw	r24, 0x01	; 1
    2a8e:	9e 83       	std	Y+6, r25	; 0x06
    2a90:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2a92:	8d 81       	ldd	r24, Y+5	; 0x05
    2a94:	9e 81       	ldd	r25, Y+6	; 0x06
    2a96:	00 97       	sbiw	r24, 0x00	; 0
    2a98:	69 f7       	brne	.-38     	; 0x2a74 <main+0x458>
    2a9a:	14 c0       	rjmp	.+40     	; 0x2ac4 <main+0x4a8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2a9c:	6f 81       	ldd	r22, Y+7	; 0x07
    2a9e:	78 85       	ldd	r23, Y+8	; 0x08
    2aa0:	89 85       	ldd	r24, Y+9	; 0x09
    2aa2:	9a 85       	ldd	r25, Y+10	; 0x0a
    2aa4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2aa8:	dc 01       	movw	r26, r24
    2aaa:	cb 01       	movw	r24, r22
    2aac:	9e 83       	std	Y+6, r25	; 0x06
    2aae:	8d 83       	std	Y+5, r24	; 0x05
    2ab0:	8d 81       	ldd	r24, Y+5	; 0x05
    2ab2:	9e 81       	ldd	r25, Y+6	; 0x06
    2ab4:	9a 83       	std	Y+2, r25	; 0x02
    2ab6:	89 83       	std	Y+1, r24	; 0x01
    2ab8:	89 81       	ldd	r24, Y+1	; 0x01
    2aba:	9a 81       	ldd	r25, Y+2	; 0x02
    2abc:	01 97       	sbiw	r24, 0x01	; 1
    2abe:	f1 f7       	brne	.-4      	; 0x2abc <main+0x4a0>
    2ac0:	9a 83       	std	Y+2, r25	; 0x02
    2ac2:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(2000);
		if((ADC_LM35<=300)&&(ADC_LM35>100))
    2ac4:	8d a1       	ldd	r24, Y+37	; 0x25
    2ac6:	9e a1       	ldd	r25, Y+38	; 0x26
    2ac8:	21 e0       	ldi	r18, 0x01	; 1
    2aca:	8d 32       	cpi	r24, 0x2D	; 45
    2acc:	92 07       	cpc	r25, r18
    2ace:	a8 f4       	brcc	.+42     	; 0x2afa <main+0x4de>
    2ad0:	8d a1       	ldd	r24, Y+37	; 0x25
    2ad2:	9e a1       	ldd	r25, Y+38	; 0x26
    2ad4:	85 36       	cpi	r24, 0x65	; 101
    2ad6:	91 05       	cpc	r25, r1
    2ad8:	80 f0       	brcs	.+32     	; 0x2afa <main+0x4de>
		{
			DIO_SetPinValue(DIO_PORTA,DIO_PIN5,DIO_HIGH); //room3
    2ada:	80 e0       	ldi	r24, 0x00	; 0
    2adc:	65 e0       	ldi	r22, 0x05	; 5
    2ade:	41 e0       	ldi	r20, 0x01	; 1
    2ae0:	0e 94 9a 0a 	call	0x1534	; 0x1534 <DIO_SetPinValue>
			DIO_SetPinValue(DIO_PORTA,DIO_PIN6,DIO_HIGH); //room2
    2ae4:	80 e0       	ldi	r24, 0x00	; 0
    2ae6:	66 e0       	ldi	r22, 0x06	; 6
    2ae8:	41 e0       	ldi	r20, 0x01	; 1
    2aea:	0e 94 9a 0a 	call	0x1534	; 0x1534 <DIO_SetPinValue>
			DIO_SetPinValue(DIO_PORTA,DIO_PIN7,DIO_HIGH); //room1
    2aee:	80 e0       	ldi	r24, 0x00	; 0
    2af0:	67 e0       	ldi	r22, 0x07	; 7
    2af2:	41 e0       	ldi	r20, 0x01	; 1
    2af4:	0e 94 9a 0a 	call	0x1534	; 0x1534 <DIO_SetPinValue>
    2af8:	47 c0       	rjmp	.+142    	; 0x2b88 <main+0x56c>
		}
		else if((ADC_LM35<=500)&&(ADC_LM35>300))
    2afa:	8d a1       	ldd	r24, Y+37	; 0x25
    2afc:	9e a1       	ldd	r25, Y+38	; 0x26
    2afe:	21 e0       	ldi	r18, 0x01	; 1
    2b00:	85 3f       	cpi	r24, 0xF5	; 245
    2b02:	92 07       	cpc	r25, r18
    2b04:	b0 f4       	brcc	.+44     	; 0x2b32 <main+0x516>
    2b06:	8d a1       	ldd	r24, Y+37	; 0x25
    2b08:	9e a1       	ldd	r25, Y+38	; 0x26
    2b0a:	21 e0       	ldi	r18, 0x01	; 1
    2b0c:	8d 32       	cpi	r24, 0x2D	; 45
    2b0e:	92 07       	cpc	r25, r18
    2b10:	80 f0       	brcs	.+32     	; 0x2b32 <main+0x516>
		{
			DIO_SetPinValue(DIO_PORTA,DIO_PIN5,DIO_HIGH); //room3
    2b12:	80 e0       	ldi	r24, 0x00	; 0
    2b14:	65 e0       	ldi	r22, 0x05	; 5
    2b16:	41 e0       	ldi	r20, 0x01	; 1
    2b18:	0e 94 9a 0a 	call	0x1534	; 0x1534 <DIO_SetPinValue>
			DIO_SetPinValue(DIO_PORTA,DIO_PIN6,DIO_HIGH); //room2
    2b1c:	80 e0       	ldi	r24, 0x00	; 0
    2b1e:	66 e0       	ldi	r22, 0x06	; 6
    2b20:	41 e0       	ldi	r20, 0x01	; 1
    2b22:	0e 94 9a 0a 	call	0x1534	; 0x1534 <DIO_SetPinValue>
			DIO_SetPinValue(DIO_PORTA,DIO_PIN7,DIO_LOW); //room1
    2b26:	80 e0       	ldi	r24, 0x00	; 0
    2b28:	67 e0       	ldi	r22, 0x07	; 7
    2b2a:	40 e0       	ldi	r20, 0x00	; 0
    2b2c:	0e 94 9a 0a 	call	0x1534	; 0x1534 <DIO_SetPinValue>
    2b30:	2b c0       	rjmp	.+86     	; 0x2b88 <main+0x56c>
		}
		else if((ADC_LM35<=700)&&(ADC_LM35>500))
    2b32:	8d a1       	ldd	r24, Y+37	; 0x25
    2b34:	9e a1       	ldd	r25, Y+38	; 0x26
    2b36:	22 e0       	ldi	r18, 0x02	; 2
    2b38:	8d 3b       	cpi	r24, 0xBD	; 189
    2b3a:	92 07       	cpc	r25, r18
    2b3c:	b0 f4       	brcc	.+44     	; 0x2b6a <main+0x54e>
    2b3e:	8d a1       	ldd	r24, Y+37	; 0x25
    2b40:	9e a1       	ldd	r25, Y+38	; 0x26
    2b42:	21 e0       	ldi	r18, 0x01	; 1
    2b44:	85 3f       	cpi	r24, 0xF5	; 245
    2b46:	92 07       	cpc	r25, r18
    2b48:	80 f0       	brcs	.+32     	; 0x2b6a <main+0x54e>
		{
			DIO_SetPinValue(DIO_PORTA,DIO_PIN5,DIO_LOW); //room3
    2b4a:	80 e0       	ldi	r24, 0x00	; 0
    2b4c:	65 e0       	ldi	r22, 0x05	; 5
    2b4e:	40 e0       	ldi	r20, 0x00	; 0
    2b50:	0e 94 9a 0a 	call	0x1534	; 0x1534 <DIO_SetPinValue>
			DIO_SetPinValue(DIO_PORTA,DIO_PIN6,DIO_LOW); //room2
    2b54:	80 e0       	ldi	r24, 0x00	; 0
    2b56:	66 e0       	ldi	r22, 0x06	; 6
    2b58:	40 e0       	ldi	r20, 0x00	; 0
    2b5a:	0e 94 9a 0a 	call	0x1534	; 0x1534 <DIO_SetPinValue>
			DIO_SetPinValue(DIO_PORTA,DIO_PIN7,DIO_LOW); //room1
    2b5e:	80 e0       	ldi	r24, 0x00	; 0
    2b60:	67 e0       	ldi	r22, 0x07	; 7
    2b62:	40 e0       	ldi	r20, 0x00	; 0
    2b64:	0e 94 9a 0a 	call	0x1534	; 0x1534 <DIO_SetPinValue>
    2b68:	0f c0       	rjmp	.+30     	; 0x2b88 <main+0x56c>
		}
		else
		{
			DIO_SetPinValue(DIO_PORTA,DIO_PIN5,DIO_LOW); //room3
    2b6a:	80 e0       	ldi	r24, 0x00	; 0
    2b6c:	65 e0       	ldi	r22, 0x05	; 5
    2b6e:	40 e0       	ldi	r20, 0x00	; 0
    2b70:	0e 94 9a 0a 	call	0x1534	; 0x1534 <DIO_SetPinValue>
			DIO_SetPinValue(DIO_PORTA,DIO_PIN6,DIO_LOW); //room2
    2b74:	80 e0       	ldi	r24, 0x00	; 0
    2b76:	66 e0       	ldi	r22, 0x06	; 6
    2b78:	40 e0       	ldi	r20, 0x00	; 0
    2b7a:	0e 94 9a 0a 	call	0x1534	; 0x1534 <DIO_SetPinValue>
			DIO_SetPinValue(DIO_PORTA,DIO_PIN7,DIO_LOW); //room1
    2b7e:	80 e0       	ldi	r24, 0x00	; 0
    2b80:	67 e0       	ldi	r22, 0x07	; 7
    2b82:	40 e0       	ldi	r20, 0x00	; 0
    2b84:	0e 94 9a 0a 	call	0x1534	; 0x1534 <DIO_SetPinValue>
		}



		if((ADC_Motor<=100)&&(ADC_Motor>0))
    2b88:	8c a1       	ldd	r24, Y+36	; 0x24
    2b8a:	85 36       	cpi	r24, 0x65	; 101
    2b8c:	38 f4       	brcc	.+14     	; 0x2b9c <main+0x580>
    2b8e:	8c a1       	ldd	r24, Y+36	; 0x24
    2b90:	88 23       	and	r24, r24
    2b92:	21 f0       	breq	.+8      	; 0x2b9c <main+0x580>
		{
			TIMER_SetOCR0TO(50);
    2b94:	82 e3       	ldi	r24, 0x32	; 50
    2b96:	0e 94 dd 07 	call	0xfba	; 0xfba <TIMER_SetOCR0TO>
    2b9a:	ea ce       	rjmp	.-556    	; 0x2970 <main+0x354>
		}
		else if((ADC_Motor<=200)&&(ADC_Motor>100))
    2b9c:	8c a1       	ldd	r24, Y+36	; 0x24
    2b9e:	89 3c       	cpi	r24, 0xC9	; 201
    2ba0:	38 f4       	brcc	.+14     	; 0x2bb0 <main+0x594>
    2ba2:	8c a1       	ldd	r24, Y+36	; 0x24
    2ba4:	85 36       	cpi	r24, 0x65	; 101
    2ba6:	20 f0       	brcs	.+8      	; 0x2bb0 <main+0x594>
		{
			TIMER_SetOCR0TO(100);
    2ba8:	84 e6       	ldi	r24, 0x64	; 100
    2baa:	0e 94 dd 07 	call	0xfba	; 0xfba <TIMER_SetOCR0TO>
    2bae:	e0 ce       	rjmp	.-576    	; 0x2970 <main+0x354>
		}
		else if((ADC_Motor<=305)&&(ADC_Motor>200))
    2bb0:	8c a1       	ldd	r24, Y+36	; 0x24
    2bb2:	89 3c       	cpi	r24, 0xC9	; 201
    2bb4:	20 f0       	brcs	.+8      	; 0x2bbe <main+0x5a2>
		{
			TIMER_SetOCR0TO(200);
    2bb6:	88 ec       	ldi	r24, 0xC8	; 200
    2bb8:	0e 94 dd 07 	call	0xfba	; 0xfba <TIMER_SetOCR0TO>
    2bbc:	d9 ce       	rjmp	.-590    	; 0x2970 <main+0x354>
		}
		else
		{
			TIMER_SetOCR0TO(250);
    2bbe:	8a ef       	ldi	r24, 0xFA	; 250
    2bc0:	0e 94 dd 07 	call	0xfba	; 0xfba <TIMER_SetOCR0TO>
    2bc4:	d5 ce       	rjmp	.-598    	; 0x2970 <main+0x354>

00002bc6 <__udivmodsi4>:
    2bc6:	a1 e2       	ldi	r26, 0x21	; 33
    2bc8:	1a 2e       	mov	r1, r26
    2bca:	aa 1b       	sub	r26, r26
    2bcc:	bb 1b       	sub	r27, r27
    2bce:	fd 01       	movw	r30, r26
    2bd0:	0d c0       	rjmp	.+26     	; 0x2bec <__udivmodsi4_ep>

00002bd2 <__udivmodsi4_loop>:
    2bd2:	aa 1f       	adc	r26, r26
    2bd4:	bb 1f       	adc	r27, r27
    2bd6:	ee 1f       	adc	r30, r30
    2bd8:	ff 1f       	adc	r31, r31
    2bda:	a2 17       	cp	r26, r18
    2bdc:	b3 07       	cpc	r27, r19
    2bde:	e4 07       	cpc	r30, r20
    2be0:	f5 07       	cpc	r31, r21
    2be2:	20 f0       	brcs	.+8      	; 0x2bec <__udivmodsi4_ep>
    2be4:	a2 1b       	sub	r26, r18
    2be6:	b3 0b       	sbc	r27, r19
    2be8:	e4 0b       	sbc	r30, r20
    2bea:	f5 0b       	sbc	r31, r21

00002bec <__udivmodsi4_ep>:
    2bec:	66 1f       	adc	r22, r22
    2bee:	77 1f       	adc	r23, r23
    2bf0:	88 1f       	adc	r24, r24
    2bf2:	99 1f       	adc	r25, r25
    2bf4:	1a 94       	dec	r1
    2bf6:	69 f7       	brne	.-38     	; 0x2bd2 <__udivmodsi4_loop>
    2bf8:	60 95       	com	r22
    2bfa:	70 95       	com	r23
    2bfc:	80 95       	com	r24
    2bfe:	90 95       	com	r25
    2c00:	9b 01       	movw	r18, r22
    2c02:	ac 01       	movw	r20, r24
    2c04:	bd 01       	movw	r22, r26
    2c06:	cf 01       	movw	r24, r30
    2c08:	08 95       	ret

00002c0a <__prologue_saves__>:
    2c0a:	2f 92       	push	r2
    2c0c:	3f 92       	push	r3
    2c0e:	4f 92       	push	r4
    2c10:	5f 92       	push	r5
    2c12:	6f 92       	push	r6
    2c14:	7f 92       	push	r7
    2c16:	8f 92       	push	r8
    2c18:	9f 92       	push	r9
    2c1a:	af 92       	push	r10
    2c1c:	bf 92       	push	r11
    2c1e:	cf 92       	push	r12
    2c20:	df 92       	push	r13
    2c22:	ef 92       	push	r14
    2c24:	ff 92       	push	r15
    2c26:	0f 93       	push	r16
    2c28:	1f 93       	push	r17
    2c2a:	cf 93       	push	r28
    2c2c:	df 93       	push	r29
    2c2e:	cd b7       	in	r28, 0x3d	; 61
    2c30:	de b7       	in	r29, 0x3e	; 62
    2c32:	ca 1b       	sub	r28, r26
    2c34:	db 0b       	sbc	r29, r27
    2c36:	0f b6       	in	r0, 0x3f	; 63
    2c38:	f8 94       	cli
    2c3a:	de bf       	out	0x3e, r29	; 62
    2c3c:	0f be       	out	0x3f, r0	; 63
    2c3e:	cd bf       	out	0x3d, r28	; 61
    2c40:	09 94       	ijmp

00002c42 <__epilogue_restores__>:
    2c42:	2a 88       	ldd	r2, Y+18	; 0x12
    2c44:	39 88       	ldd	r3, Y+17	; 0x11
    2c46:	48 88       	ldd	r4, Y+16	; 0x10
    2c48:	5f 84       	ldd	r5, Y+15	; 0x0f
    2c4a:	6e 84       	ldd	r6, Y+14	; 0x0e
    2c4c:	7d 84       	ldd	r7, Y+13	; 0x0d
    2c4e:	8c 84       	ldd	r8, Y+12	; 0x0c
    2c50:	9b 84       	ldd	r9, Y+11	; 0x0b
    2c52:	aa 84       	ldd	r10, Y+10	; 0x0a
    2c54:	b9 84       	ldd	r11, Y+9	; 0x09
    2c56:	c8 84       	ldd	r12, Y+8	; 0x08
    2c58:	df 80       	ldd	r13, Y+7	; 0x07
    2c5a:	ee 80       	ldd	r14, Y+6	; 0x06
    2c5c:	fd 80       	ldd	r15, Y+5	; 0x05
    2c5e:	0c 81       	ldd	r16, Y+4	; 0x04
    2c60:	1b 81       	ldd	r17, Y+3	; 0x03
    2c62:	aa 81       	ldd	r26, Y+2	; 0x02
    2c64:	b9 81       	ldd	r27, Y+1	; 0x01
    2c66:	ce 0f       	add	r28, r30
    2c68:	d1 1d       	adc	r29, r1
    2c6a:	0f b6       	in	r0, 0x3f	; 63
    2c6c:	f8 94       	cli
    2c6e:	de bf       	out	0x3e, r29	; 62
    2c70:	0f be       	out	0x3f, r0	; 63
    2c72:	cd bf       	out	0x3d, r28	; 61
    2c74:	ed 01       	movw	r28, r26
    2c76:	08 95       	ret

00002c78 <strcmp>:
    2c78:	fb 01       	movw	r30, r22
    2c7a:	dc 01       	movw	r26, r24
    2c7c:	8d 91       	ld	r24, X+
    2c7e:	01 90       	ld	r0, Z+
    2c80:	80 19       	sub	r24, r0
    2c82:	01 10       	cpse	r0, r1
    2c84:	d9 f3       	breq	.-10     	; 0x2c7c <strcmp+0x4>
    2c86:	99 0b       	sbc	r25, r25
    2c88:	08 95       	ret

00002c8a <_exit>:
    2c8a:	f8 94       	cli

00002c8c <__stop_program>:
    2c8c:	ff cf       	rjmp	.-2      	; 0x2c8c <__stop_program>
