<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Assertions</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Assertions</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<br clear=all>
<div class="ui-layout-west">
<b>Assertions by Category</b><table class="noborder">
<col width="180">
<col span="3" width="60"><tr class="sortablehead"><td> </td><td>ASSERT</td><td>PROPERTIES</td><td>SEQUENCES</td>
<tr class="wht"><td class="lf">Total</td><td>0</td><td>12</td><td>0</td></tr>
<tr class="wht"><td class="lf">Category 0</td><td>0</td><td>12</td><td>0</td></tr>
</table>
<hr>
<br clear=all>
<b>Assertions by Severity</b><table class="noborder">
<col width="180">
<col span="3" width="60"><tr class="sortablehead"><td> </td><td>ASSERT</td><td>PROPERTIES</td><td>SEQUENCES</td>
<tr class="wht"><td class="lf">Total</td><td>0</td><td>12</td><td>0</td></tr>
<tr class="wht"><td class="lf">Severity 0</td><td>0</td><td>12</td><td>0</td></tr>
</table>
<hr>
<br clear=all>
<b>Summary for Cover Properties</b><table class="noborder">
<col width="180">
<col span="2" width="60"><tr class="sortablehead"><td> </td><td>NUMBER</td><td>PERCENT</td>
<tr class="wht"><td class="lf">Total Number</td><td>12</td><td>100.00</td></tr>
<tr class="wht"><td class="lf"><a href="#tag_pro_no_covr">Uncovered</a></td><td>1</td><td>8.33</td></tr>
<tr class="wht"><td class="lf"><a href="#tag_pro_match">Matches</a></td><td>11</td><td>91.67</td></tr>
</table>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<hr>
<br clear=all>
<b>Detail Report for Cover Properties</b><br clear=all>
<br clear=all>
Cover Properties Uncovered:<a name="tag_pro_no_covr"></a>
<table class="sortable rt">
<col width="180">
<col span="5" width="60"><tr class="sortablehead">
<td class="alfsrt">COVER PROPERTIES<td>CATEGORY</td><td>SEVERITY</td><td>ATTEMPTS</td><td>MATCHES</td><td>INCOMPLETE</td><td>SRC</td>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_top.RTL.sa.VALID_MISO_DATA_TRANSFER_COVER_MOD_2_3" title="mod1.html#1017265981" href="mod1.html#1017265981">top.RTL.sa.VALID_MISO_DATA_TRANSFER_COVER_MOD_2_3</a>
</td><td>0</td><td>0</td><td class="s9">9</td><td class="s3">0</td><td>0</td><td class="ct"><a title="/home1/B120/GokulK/VLSI_RN_ONLINE/UVM_LABS/mini_project/sim/../rtl/spi_assertion.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/B120/GokulK/VLSI_RN_ONLINE/UVM_LABS/mini_project/sim/../rtl/spi_assertion.sv')"><img class="sourcefile"></a>
</td></tr>
</table>
<br clear=all>
Cover Properties Matches:<a name="tag_pro_match"></a>
<table class="sortable rt">
<col width="180">
<col span="5" width="60"><tr class="sortablehead">
<td class="alfsrt">COVER PROPERTIES<td>CATEGORY</td><td>SEVERITY</td><td>ATTEMPTS</td><td>MATCHES</td><td>INCOMPLETE</td><td>SRC</td>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_top.RTL.sa.VALID_MISO_DATA_TRANSFER_COVER_MOD_1_4" title="mod1.html#7555837" href="mod1.html#7555837">top.RTL.sa.VALID_MISO_DATA_TRANSFER_COVER_MOD_1_4</a>
</td><td>0</td><td>0</td><td class="s9">8</td><td class="s9">1</td><td>0</td><td class="ct"><a title="/home1/B120/GokulK/VLSI_RN_ONLINE/UVM_LABS/mini_project/sim/../rtl/spi_assertion.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/B120/GokulK/VLSI_RN_ONLINE/UVM_LABS/mini_project/sim/../rtl/spi_assertion.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_top.RTL.sa.VALID_MOSI_DATA_TRANSFER_COVER" title="mod1.html#56282957" href="mod1.html#56282957">top.RTL.sa.VALID_MOSI_DATA_TRANSFER_COVER</a>
</td><td>0</td><td>0</td><td class="s9">8</td><td class="s9">1</td><td>0</td><td class="ct"><a title="/home1/B120/GokulK/VLSI_RN_ONLINE/UVM_LABS/mini_project/sim/../rtl/spi_assertion.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/B120/GokulK/VLSI_RN_ONLINE/UVM_LABS/mini_project/sim/../rtl/spi_assertion.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_top.apb.ADDR_RESERVED_COVER" title="mod0.html#439057207" href="mod0.html#439057207">top.apb.ADDR_RESERVED_COVER</a>
</td><td>0</td><td>0</td><td class="s9">161</td><td class="s9">15</td><td>0</td><td class="ct"><a title="/home1/B120/GokulK/VLSI_RN_ONLINE/UVM_LABS/mini_project/sim/../rtl/apb_if.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/B120/GokulK/VLSI_RN_ONLINE/UVM_LABS/mini_project/sim/../rtl/apb_if.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_top.apb.PENABLE_DEASSERT_COVER" title="mod0.html#614115152" href="mod0.html#614115152">top.apb.PENABLE_DEASSERT_COVER</a>
</td><td>0</td><td>0</td><td class="s9">161</td><td class="s9">142</td><td>0</td><td class="ct"><a title="/home1/B120/GokulK/VLSI_RN_ONLINE/UVM_LABS/mini_project/sim/../rtl/apb_if.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/B120/GokulK/VLSI_RN_ONLINE/UVM_LABS/mini_project/sim/../rtl/apb_if.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_top.apb.PENABLE_STABLE_COVER" title="mod0.html#206981948" href="mod0.html#206981948">top.apb.PENABLE_STABLE_COVER</a>
</td><td>0</td><td>0</td><td class="s9">161</td><td class="s9">5</td><td>0</td><td class="ct"><a title="/home1/B120/GokulK/VLSI_RN_ONLINE/UVM_LABS/mini_project/sim/../rtl/apb_if.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/B120/GokulK/VLSI_RN_ONLINE/UVM_LABS/mini_project/sim/../rtl/apb_if.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_top.apb.PREADY_ASSERT_COVER" title="mod0.html#920573851" href="mod0.html#920573851">top.apb.PREADY_ASSERT_COVER</a>
</td><td>0</td><td>0</td><td class="s9">161</td><td class="s9">142</td><td>0</td><td class="ct"><a title="/home1/B120/GokulK/VLSI_RN_ONLINE/UVM_LABS/mini_project/sim/../rtl/apb_if.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/B120/GokulK/VLSI_RN_ONLINE/UVM_LABS/mini_project/sim/../rtl/apb_if.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_top.apb.PREADY_LOW_AT_START_COVER" title="mod0.html#1892933344" href="mod0.html#1892933344">top.apb.PREADY_LOW_AT_START_COVER</a>
</td><td>0</td><td>0</td><td class="s9">161</td><td class="s9">5</td><td>0</td><td class="ct"><a title="/home1/B120/GokulK/VLSI_RN_ONLINE/UVM_LABS/mini_project/sim/../rtl/apb_if.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/B120/GokulK/VLSI_RN_ONLINE/UVM_LABS/mini_project/sim/../rtl/apb_if.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_top.apb.PSEL_TO_READY_COVER" title="mod0.html#1414370311" href="mod0.html#1414370311">top.apb.PSEL_TO_READY_COVER</a>
</td><td>0</td><td>0</td><td class="s9">161</td><td class="s9">10</td><td>0</td><td class="ct"><a title="/home1/B120/GokulK/VLSI_RN_ONLINE/UVM_LABS/mini_project/sim/../rtl/apb_if.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/B120/GokulK/VLSI_RN_ONLINE/UVM_LABS/mini_project/sim/../rtl/apb_if.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_top.apb.SIGNAL_STABLE_COVER" title="mod0.html#1366057595" href="mod0.html#1366057595">top.apb.SIGNAL_STABLE_COVER</a>
</td><td>0</td><td>0</td><td class="s9">161</td><td class="s9">5</td><td>0</td><td class="ct"><a title="/home1/B120/GokulK/VLSI_RN_ONLINE/UVM_LABS/mini_project/sim/../rtl/apb_if.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/B120/GokulK/VLSI_RN_ONLINE/UVM_LABS/mini_project/sim/../rtl/apb_if.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_top.apb.VALID_RD_DATA_TRANSFER_COVER" title="mod0.html#1973119757" href="mod0.html#1973119757">top.apb.VALID_RD_DATA_TRANSFER_COVER</a>
</td><td>0</td><td>0</td><td class="s9">161</td><td class="s9">2</td><td>0</td><td class="ct"><a title="/home1/B120/GokulK/VLSI_RN_ONLINE/UVM_LABS/mini_project/sim/../rtl/apb_if.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/B120/GokulK/VLSI_RN_ONLINE/UVM_LABS/mini_project/sim/../rtl/apb_if.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_top.apb.VALID_WR_DATA_TRANSFER_COVER" title="mod0.html#575056740" href="mod0.html#575056740">top.apb.VALID_WR_DATA_TRANSFER_COVER</a>
</td><td>0</td><td>0</td><td class="s9">161</td><td class="s9">8</td><td>0</td><td class="ct"><a title="/home1/B120/GokulK/VLSI_RN_ONLINE/UVM_LABS/mini_project/sim/../rtl/apb_if.sv" href="javascript:void(0);" onclick="openSrcFile('/home1/B120/GokulK/VLSI_RN_ONLINE/UVM_LABS/mini_project/sim/../rtl/apb_if.sv')"><img class="sourcefile"></a>
</td></tr>
</table>
<br clear=all>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#tag_pro_no_covr">Cover Properties Uncovered</a>    </li>
    <li>
      <a href="#tag_pro_match">Cover Properties Matches</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
