INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/dsp_25x18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_25x18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/mul_24x24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_24x24
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sim_1/new/tb_square.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_square
