// Seed: 3787572234
module module_0 (
    id_1
);
  inout wire id_1;
  initial #1 id_1 = 1;
  tri0 id_2, id_3;
  assign id_3 = 1;
  assign id_1 = id_2;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_2;
  module_0(
      id_1
  );
endmodule
