
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//vmstat_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004013b0 <.init>:
  4013b0:	stp	x29, x30, [sp, #-16]!
  4013b4:	mov	x29, sp
  4013b8:	bl	4016d0 <ferror@plt+0x60>
  4013bc:	ldp	x29, x30, [sp], #16
  4013c0:	ret

Disassembly of section .plt:

00000000004013d0 <_exit@plt-0x20>:
  4013d0:	stp	x16, x30, [sp, #-16]!
  4013d4:	adrp	x16, 41c000 <ferror@plt+0x1a990>
  4013d8:	ldr	x17, [x16, #4088]
  4013dc:	add	x16, x16, #0xff8
  4013e0:	br	x17
  4013e4:	nop
  4013e8:	nop
  4013ec:	nop

00000000004013f0 <_exit@plt>:
  4013f0:	adrp	x16, 41d000 <ferror@plt+0x1b990>
  4013f4:	ldr	x17, [x16]
  4013f8:	add	x16, x16, #0x0
  4013fc:	br	x17

0000000000401400 <strlen@plt>:
  401400:	adrp	x16, 41d000 <ferror@plt+0x1b990>
  401404:	ldr	x17, [x16, #8]
  401408:	add	x16, x16, #0x8
  40140c:	br	x17

0000000000401410 <fputs@plt>:
  401410:	adrp	x16, 41d000 <ferror@plt+0x1b990>
  401414:	ldr	x17, [x16, #16]
  401418:	add	x16, x16, #0x10
  40141c:	br	x17

0000000000401420 <exit@plt>:
  401420:	adrp	x16, 41d000 <ferror@plt+0x1b990>
  401424:	ldr	x17, [x16, #24]
  401428:	add	x16, x16, #0x18
  40142c:	br	x17

0000000000401430 <error@plt>:
  401430:	adrp	x16, 41d000 <ferror@plt+0x1b990>
  401434:	ldr	x17, [x16, #32]
  401438:	add	x16, x16, #0x20
  40143c:	br	x17

0000000000401440 <getpartitions_num@plt>:
  401440:	adrp	x16, 41d000 <ferror@plt+0x1b990>
  401444:	ldr	x17, [x16, #40]
  401448:	add	x16, x16, #0x28
  40144c:	br	x17

0000000000401450 <strtod@plt>:
  401450:	adrp	x16, 41d000 <ferror@plt+0x1b990>
  401454:	ldr	x17, [x16, #48]
  401458:	add	x16, x16, #0x30
  40145c:	br	x17

0000000000401460 <meminfo@plt>:
  401460:	adrp	x16, 41d000 <ferror@plt+0x1b990>
  401464:	ldr	x17, [x16, #56]
  401468:	add	x16, x16, #0x38
  40146c:	br	x17

0000000000401470 <strftime@plt>:
  401470:	adrp	x16, 41d000 <ferror@plt+0x1b990>
  401474:	ldr	x17, [x16, #64]
  401478:	add	x16, x16, #0x40
  40147c:	br	x17

0000000000401480 <__cxa_atexit@plt>:
  401480:	adrp	x16, 41d000 <ferror@plt+0x1b990>
  401484:	ldr	x17, [x16, #72]
  401488:	add	x16, x16, #0x48
  40148c:	br	x17

0000000000401490 <__fpending@plt>:
  401490:	adrp	x16, 41d000 <ferror@plt+0x1b990>
  401494:	ldr	x17, [x16, #80]
  401498:	add	x16, x16, #0x50
  40149c:	br	x17

00000000004014a0 <localtime@plt>:
  4014a0:	adrp	x16, 41d000 <ferror@plt+0x1b990>
  4014a4:	ldr	x17, [x16, #88]
  4014a8:	add	x16, x16, #0x58
  4014ac:	br	x17

00000000004014b0 <fclose@plt>:
  4014b0:	adrp	x16, 41d000 <ferror@plt+0x1b990>
  4014b4:	ldr	x17, [x16, #96]
  4014b8:	add	x16, x16, #0x60
  4014bc:	br	x17

00000000004014c0 <fopen@plt>:
  4014c0:	adrp	x16, 41d000 <ferror@plt+0x1b990>
  4014c4:	ldr	x17, [x16, #104]
  4014c8:	add	x16, x16, #0x68
  4014cc:	br	x17

00000000004014d0 <time@plt>:
  4014d0:	adrp	x16, 41d000 <ferror@plt+0x1b990>
  4014d4:	ldr	x17, [x16, #112]
  4014d8:	add	x16, x16, #0x70
  4014dc:	br	x17

00000000004014e0 <bindtextdomain@plt>:
  4014e0:	adrp	x16, 41d000 <ferror@plt+0x1b990>
  4014e4:	ldr	x17, [x16, #120]
  4014e8:	add	x16, x16, #0x78
  4014ec:	br	x17

00000000004014f0 <__libc_start_main@plt>:
  4014f0:	adrp	x16, 41d000 <ferror@plt+0x1b990>
  4014f4:	ldr	x17, [x16, #128]
  4014f8:	add	x16, x16, #0x80
  4014fc:	br	x17

0000000000401500 <sleep@plt>:
  401500:	adrp	x16, 41d000 <ferror@plt+0x1b990>
  401504:	ldr	x17, [x16, #136]
  401508:	add	x16, x16, #0x88
  40150c:	br	x17

0000000000401510 <__gmon_start__@plt>:
  401510:	adrp	x16, 41d000 <ferror@plt+0x1b990>
  401514:	ldr	x17, [x16, #144]
  401518:	add	x16, x16, #0x90
  40151c:	br	x17

0000000000401520 <abort@plt>:
  401520:	adrp	x16, 41d000 <ferror@plt+0x1b990>
  401524:	ldr	x17, [x16, #152]
  401528:	add	x16, x16, #0x98
  40152c:	br	x17

0000000000401530 <getdiskstat@plt>:
  401530:	adrp	x16, 41d000 <ferror@plt+0x1b990>
  401534:	ldr	x17, [x16, #160]
  401538:	add	x16, x16, #0xa0
  40153c:	br	x17

0000000000401540 <memcmp@plt>:
  401540:	adrp	x16, 41d000 <ferror@plt+0x1b990>
  401544:	ldr	x17, [x16, #168]
  401548:	add	x16, x16, #0xa8
  40154c:	br	x17

0000000000401550 <textdomain@plt>:
  401550:	adrp	x16, 41d000 <ferror@plt+0x1b990>
  401554:	ldr	x17, [x16, #176]
  401558:	add	x16, x16, #0xb0
  40155c:	br	x17

0000000000401560 <getopt_long@plt>:
  401560:	adrp	x16, 41d000 <ferror@plt+0x1b990>
  401564:	ldr	x17, [x16, #184]
  401568:	add	x16, x16, #0xb8
  40156c:	br	x17

0000000000401570 <strcmp@plt>:
  401570:	adrp	x16, 41d000 <ferror@plt+0x1b990>
  401574:	ldr	x17, [x16, #192]
  401578:	add	x16, x16, #0xc0
  40157c:	br	x17

0000000000401580 <__ctype_b_loc@plt>:
  401580:	adrp	x16, 41d000 <ferror@plt+0x1b990>
  401584:	ldr	x17, [x16, #200]
  401588:	add	x16, x16, #0xc8
  40158c:	br	x17

0000000000401590 <strtol@plt>:
  401590:	adrp	x16, 41d000 <ferror@plt+0x1b990>
  401594:	ldr	x17, [x16, #208]
  401598:	add	x16, x16, #0xd0
  40159c:	br	x17

00000000004015a0 <free@plt>:
  4015a0:	adrp	x16, 41d000 <ferror@plt+0x1b990>
  4015a4:	ldr	x17, [x16, #216]
  4015a8:	add	x16, x16, #0xd8
  4015ac:	br	x17

00000000004015b0 <fflush@plt>:
  4015b0:	adrp	x16, 41d000 <ferror@plt+0x1b990>
  4015b4:	ldr	x17, [x16, #224]
  4015b8:	add	x16, x16, #0xe0
  4015bc:	br	x17

00000000004015c0 <sysconf@plt>:
  4015c0:	adrp	x16, 41d000 <ferror@plt+0x1b990>
  4015c4:	ldr	x17, [x16, #232]
  4015c8:	add	x16, x16, #0xe8
  4015cc:	br	x17

00000000004015d0 <getstat@plt>:
  4015d0:	adrp	x16, 41d000 <ferror@plt+0x1b990>
  4015d4:	ldr	x17, [x16, #240]
  4015d8:	add	x16, x16, #0xf0
  4015dc:	br	x17

00000000004015e0 <setlinebuf@plt>:
  4015e0:	adrp	x16, 41d000 <ferror@plt+0x1b990>
  4015e4:	ldr	x17, [x16, #248]
  4015e8:	add	x16, x16, #0xf8
  4015ec:	br	x17

00000000004015f0 <printf@plt>:
  4015f0:	adrp	x16, 41d000 <ferror@plt+0x1b990>
  4015f4:	ldr	x17, [x16, #256]
  4015f8:	add	x16, x16, #0x100
  4015fc:	br	x17

0000000000401600 <__errno_location@plt>:
  401600:	adrp	x16, 41d000 <ferror@plt+0x1b990>
  401604:	ldr	x17, [x16, #264]
  401608:	add	x16, x16, #0x108
  40160c:	br	x17

0000000000401610 <putchar@plt>:
  401610:	adrp	x16, 41d000 <ferror@plt+0x1b990>
  401614:	ldr	x17, [x16, #272]
  401618:	add	x16, x16, #0x110
  40161c:	br	x17

0000000000401620 <gettext@plt>:
  401620:	adrp	x16, 41d000 <ferror@plt+0x1b990>
  401624:	ldr	x17, [x16, #280]
  401628:	add	x16, x16, #0x118
  40162c:	br	x17

0000000000401630 <fprintf@plt>:
  401630:	adrp	x16, 41d000 <ferror@plt+0x1b990>
  401634:	ldr	x17, [x16, #288]
  401638:	add	x16, x16, #0x120
  40163c:	br	x17

0000000000401640 <ioctl@plt>:
  401640:	adrp	x16, 41d000 <ferror@plt+0x1b990>
  401644:	ldr	x17, [x16, #296]
  401648:	add	x16, x16, #0x128
  40164c:	br	x17

0000000000401650 <setlocale@plt>:
  401650:	adrp	x16, 41d000 <ferror@plt+0x1b990>
  401654:	ldr	x17, [x16, #304]
  401658:	add	x16, x16, #0x130
  40165c:	br	x17

0000000000401660 <getslabinfo@plt>:
  401660:	adrp	x16, 41d000 <ferror@plt+0x1b990>
  401664:	ldr	x17, [x16, #312]
  401668:	add	x16, x16, #0x138
  40166c:	br	x17

0000000000401670 <ferror@plt>:
  401670:	adrp	x16, 41d000 <ferror@plt+0x1b990>
  401674:	ldr	x17, [x16, #320]
  401678:	add	x16, x16, #0x140
  40167c:	br	x17

Disassembly of section .text:

0000000000401680 <.text>:
  401680:	mov	x29, #0x0                   	// #0
  401684:	mov	x30, #0x0                   	// #0
  401688:	mov	x5, x0
  40168c:	ldr	x1, [sp]
  401690:	add	x2, sp, #0x8
  401694:	mov	x6, sp
  401698:	movz	x0, #0x0, lsl #48
  40169c:	movk	x0, #0x0, lsl #32
  4016a0:	movk	x0, #0x40, lsl #16
  4016a4:	movk	x0, #0x4908
  4016a8:	movz	x3, #0x0, lsl #48
  4016ac:	movk	x3, #0x0, lsl #32
  4016b0:	movk	x3, #0x40, lsl #16
  4016b4:	movk	x3, #0xa7b8
  4016b8:	movz	x4, #0x0, lsl #48
  4016bc:	movk	x4, #0x0, lsl #32
  4016c0:	movk	x4, #0x40, lsl #16
  4016c4:	movk	x4, #0xa838
  4016c8:	bl	4014f0 <__libc_start_main@plt>
  4016cc:	bl	401520 <abort@plt>
  4016d0:	adrp	x0, 41c000 <ferror@plt+0x1a990>
  4016d4:	ldr	x0, [x0, #4064]
  4016d8:	cbz	x0, 4016e0 <ferror@plt+0x70>
  4016dc:	b	401510 <__gmon_start__@plt>
  4016e0:	ret
  4016e4:	stp	x29, x30, [sp, #-32]!
  4016e8:	mov	x29, sp
  4016ec:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  4016f0:	add	x0, x0, #0x170
  4016f4:	str	x0, [sp, #24]
  4016f8:	ldr	x0, [sp, #24]
  4016fc:	str	x0, [sp, #24]
  401700:	ldr	x1, [sp, #24]
  401704:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  401708:	add	x0, x0, #0x170
  40170c:	cmp	x1, x0
  401710:	b.eq	40174c <ferror@plt+0xdc>  // b.none
  401714:	adrp	x0, 40a000 <ferror@plt+0x8990>
  401718:	add	x0, x0, #0x868
  40171c:	ldr	x0, [x0]
  401720:	str	x0, [sp, #16]
  401724:	ldr	x0, [sp, #16]
  401728:	str	x0, [sp, #16]
  40172c:	ldr	x0, [sp, #16]
  401730:	cmp	x0, #0x0
  401734:	b.eq	401750 <ferror@plt+0xe0>  // b.none
  401738:	ldr	x1, [sp, #16]
  40173c:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  401740:	add	x0, x0, #0x170
  401744:	blr	x1
  401748:	b	401750 <ferror@plt+0xe0>
  40174c:	nop
  401750:	ldp	x29, x30, [sp], #32
  401754:	ret
  401758:	stp	x29, x30, [sp, #-48]!
  40175c:	mov	x29, sp
  401760:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  401764:	add	x0, x0, #0x170
  401768:	str	x0, [sp, #40]
  40176c:	ldr	x0, [sp, #40]
  401770:	str	x0, [sp, #40]
  401774:	ldr	x1, [sp, #40]
  401778:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  40177c:	add	x0, x0, #0x170
  401780:	sub	x0, x1, x0
  401784:	asr	x0, x0, #3
  401788:	lsr	x1, x0, #63
  40178c:	add	x0, x1, x0
  401790:	asr	x0, x0, #1
  401794:	str	x0, [sp, #32]
  401798:	ldr	x0, [sp, #32]
  40179c:	cmp	x0, #0x0
  4017a0:	b.eq	4017e0 <ferror@plt+0x170>  // b.none
  4017a4:	adrp	x0, 40a000 <ferror@plt+0x8990>
  4017a8:	add	x0, x0, #0x870
  4017ac:	ldr	x0, [x0]
  4017b0:	str	x0, [sp, #24]
  4017b4:	ldr	x0, [sp, #24]
  4017b8:	str	x0, [sp, #24]
  4017bc:	ldr	x0, [sp, #24]
  4017c0:	cmp	x0, #0x0
  4017c4:	b.eq	4017e4 <ferror@plt+0x174>  // b.none
  4017c8:	ldr	x2, [sp, #24]
  4017cc:	ldr	x1, [sp, #32]
  4017d0:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  4017d4:	add	x0, x0, #0x170
  4017d8:	blr	x2
  4017dc:	b	4017e4 <ferror@plt+0x174>
  4017e0:	nop
  4017e4:	ldp	x29, x30, [sp], #48
  4017e8:	ret
  4017ec:	stp	x29, x30, [sp, #-16]!
  4017f0:	mov	x29, sp
  4017f4:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  4017f8:	add	x0, x0, #0x1f8
  4017fc:	ldrb	w0, [x0]
  401800:	and	x0, x0, #0xff
  401804:	cmp	x0, #0x0
  401808:	b.ne	401824 <ferror@plt+0x1b4>  // b.any
  40180c:	bl	4016e4 <ferror@plt+0x74>
  401810:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  401814:	add	x0, x0, #0x1f8
  401818:	mov	w1, #0x1                   	// #1
  40181c:	strb	w1, [x0]
  401820:	b	401828 <ferror@plt+0x1b8>
  401824:	nop
  401828:	ldp	x29, x30, [sp], #16
  40182c:	ret
  401830:	stp	x29, x30, [sp, #-16]!
  401834:	mov	x29, sp
  401838:	bl	401758 <ferror@plt+0xe8>
  40183c:	nop
  401840:	ldp	x29, x30, [sp], #16
  401844:	ret
  401848:	stp	x29, x30, [sp, #-32]!
  40184c:	mov	x29, sp
  401850:	str	x0, [sp, #24]
  401854:	adrp	x0, 40a000 <ferror@plt+0x8990>
  401858:	add	x0, x0, #0x878
  40185c:	bl	401620 <gettext@plt>
  401860:	ldr	x1, [sp, #24]
  401864:	bl	401410 <fputs@plt>
  401868:	adrp	x0, 40a000 <ferror@plt+0x8990>
  40186c:	add	x0, x0, #0x888
  401870:	bl	401620 <gettext@plt>
  401874:	mov	x1, x0
  401878:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  40187c:	add	x0, x0, #0x1c8
  401880:	ldr	x0, [x0]
  401884:	mov	x2, x0
  401888:	ldr	x0, [sp, #24]
  40188c:	bl	401630 <fprintf@plt>
  401890:	adrp	x0, 40a000 <ferror@plt+0x8990>
  401894:	add	x0, x0, #0x8a8
  401898:	bl	401620 <gettext@plt>
  40189c:	ldr	x1, [sp, #24]
  4018a0:	bl	401410 <fputs@plt>
  4018a4:	adrp	x0, 40a000 <ferror@plt+0x8990>
  4018a8:	add	x0, x0, #0x8b8
  4018ac:	bl	401620 <gettext@plt>
  4018b0:	ldr	x1, [sp, #24]
  4018b4:	bl	401410 <fputs@plt>
  4018b8:	adrp	x0, 40a000 <ferror@plt+0x8990>
  4018bc:	add	x0, x0, #0x8e8
  4018c0:	bl	401620 <gettext@plt>
  4018c4:	ldr	x1, [sp, #24]
  4018c8:	bl	401410 <fputs@plt>
  4018cc:	adrp	x0, 40a000 <ferror@plt+0x8990>
  4018d0:	add	x0, x0, #0x920
  4018d4:	bl	401620 <gettext@plt>
  4018d8:	ldr	x1, [sp, #24]
  4018dc:	bl	401410 <fputs@plt>
  4018e0:	adrp	x0, 40a000 <ferror@plt+0x8990>
  4018e4:	add	x0, x0, #0x948
  4018e8:	bl	401620 <gettext@plt>
  4018ec:	ldr	x1, [sp, #24]
  4018f0:	bl	401410 <fputs@plt>
  4018f4:	adrp	x0, 40a000 <ferror@plt+0x8990>
  4018f8:	add	x0, x0, #0x980
  4018fc:	bl	401620 <gettext@plt>
  401900:	ldr	x1, [sp, #24]
  401904:	bl	401410 <fputs@plt>
  401908:	adrp	x0, 40a000 <ferror@plt+0x8990>
  40190c:	add	x0, x0, #0x9b8
  401910:	bl	401620 <gettext@plt>
  401914:	ldr	x1, [sp, #24]
  401918:	bl	401410 <fputs@plt>
  40191c:	adrp	x0, 40a000 <ferror@plt+0x8990>
  401920:	add	x0, x0, #0x9e8
  401924:	bl	401620 <gettext@plt>
  401928:	ldr	x1, [sp, #24]
  40192c:	bl	401410 <fputs@plt>
  401930:	adrp	x0, 40a000 <ferror@plt+0x8990>
  401934:	add	x0, x0, #0xa20
  401938:	bl	401620 <gettext@plt>
  40193c:	ldr	x1, [sp, #24]
  401940:	bl	401410 <fputs@plt>
  401944:	adrp	x0, 40a000 <ferror@plt+0x8990>
  401948:	add	x0, x0, #0xa58
  40194c:	bl	401620 <gettext@plt>
  401950:	ldr	x1, [sp, #24]
  401954:	bl	401410 <fputs@plt>
  401958:	adrp	x0, 40a000 <ferror@plt+0x8990>
  40195c:	add	x0, x0, #0xa88
  401960:	bl	401620 <gettext@plt>
  401964:	ldr	x1, [sp, #24]
  401968:	bl	401410 <fputs@plt>
  40196c:	adrp	x0, 40a000 <ferror@plt+0x8990>
  401970:	add	x0, x0, #0xab0
  401974:	bl	401620 <gettext@plt>
  401978:	ldr	x1, [sp, #24]
  40197c:	bl	401410 <fputs@plt>
  401980:	adrp	x0, 40a000 <ferror@plt+0x8990>
  401984:	add	x0, x0, #0xad8
  401988:	bl	401620 <gettext@plt>
  40198c:	ldr	x1, [sp, #24]
  401990:	bl	401410 <fputs@plt>
  401994:	adrp	x0, 40a000 <ferror@plt+0x8990>
  401998:	add	x0, x0, #0xae0
  40199c:	bl	401620 <gettext@plt>
  4019a0:	ldr	x1, [sp, #24]
  4019a4:	bl	401410 <fputs@plt>
  4019a8:	adrp	x0, 40a000 <ferror@plt+0x8990>
  4019ac:	add	x0, x0, #0xb10
  4019b0:	bl	401620 <gettext@plt>
  4019b4:	ldr	x1, [sp, #24]
  4019b8:	bl	401410 <fputs@plt>
  4019bc:	adrp	x0, 40a000 <ferror@plt+0x8990>
  4019c0:	add	x0, x0, #0xb48
  4019c4:	bl	401620 <gettext@plt>
  4019c8:	mov	x1, x0
  4019cc:	adrp	x0, 40a000 <ferror@plt+0x8990>
  4019d0:	add	x2, x0, #0xb68
  4019d4:	ldr	x0, [sp, #24]
  4019d8:	bl	401630 <fprintf@plt>
  4019dc:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  4019e0:	add	x0, x0, #0x180
  4019e4:	ldr	x0, [x0]
  4019e8:	ldr	x1, [sp, #24]
  4019ec:	cmp	x1, x0
  4019f0:	cset	w0, eq  // eq = none
  4019f4:	and	w0, w0, #0xff
  4019f8:	bl	401420 <exit@plt>
  4019fc:	sub	sp, sp, #0x1d0
  401a00:	stp	x29, x30, [sp, #80]
  401a04:	add	x29, sp, #0x50
  401a08:	stp	x19, x20, [sp, #96]
  401a0c:	stp	x21, x22, [sp, #112]
  401a10:	stp	x23, x24, [sp, #128]
  401a14:	stp	x25, x26, [sp, #144]
  401a18:	stp	x27, x28, [sp, #160]
  401a1c:	adrp	x0, 40a000 <ferror@plt+0x8990>
  401a20:	add	x0, x0, #0xb78
  401a24:	bl	401620 <gettext@plt>
  401a28:	str	x0, [sp, #456]
  401a2c:	adrp	x0, 40a000 <ferror@plt+0x8990>
  401a30:	add	x0, x0, #0xbd0
  401a34:	bl	401620 <gettext@plt>
  401a38:	str	x0, [sp, #448]
  401a3c:	adrp	x0, 40a000 <ferror@plt+0x8990>
  401a40:	add	x0, x0, #0xc40
  401a44:	bl	401620 <gettext@plt>
  401a48:	str	x0, [sp, #440]
  401a4c:	adrp	x0, 40a000 <ferror@plt+0x8990>
  401a50:	add	x1, x0, #0xd08
  401a54:	add	x0, sp, #0x140
  401a58:	ldp	x2, x3, [x1]
  401a5c:	stp	x2, x3, [x0]
  401a60:	ldp	x2, x3, [x1, #16]
  401a64:	stp	x2, x3, [x0, #16]
  401a68:	ldp	x2, x3, [x1, #32]
  401a6c:	stp	x2, x3, [x0, #32]
  401a70:	ldp	x2, x3, [x1, #48]
  401a74:	stp	x2, x3, [x0, #48]
  401a78:	ldr	w1, [x1, #64]
  401a7c:	str	w1, [x0, #64]
  401a80:	adrp	x0, 40a000 <ferror@plt+0x8990>
  401a84:	add	x1, x0, #0xd50
  401a88:	add	x0, sp, #0xf8
  401a8c:	ldp	x2, x3, [x1]
  401a90:	stp	x2, x3, [x0]
  401a94:	ldp	x2, x3, [x1, #16]
  401a98:	stp	x2, x3, [x0, #16]
  401a9c:	ldp	x2, x3, [x1, #32]
  401aa0:	stp	x2, x3, [x0, #32]
  401aa4:	ldp	x2, x3, [x1, #48]
  401aa8:	stp	x2, x3, [x0, #48]
  401aac:	ldr	x1, [x1, #64]
  401ab0:	str	x1, [x0, #64]
  401ab4:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  401ab8:	add	x0, x0, #0x208
  401abc:	ldr	w0, [x0]
  401ac0:	cmp	w0, #0x0
  401ac4:	b.eq	401ad0 <ferror@plt+0x460>  // b.none
  401ac8:	ldr	x0, [sp, #448]
  401acc:	b	401ad4 <ferror@plt+0x464>
  401ad0:	ldr	x0, [sp, #456]
  401ad4:	mov	x1, x0
  401ad8:	adrp	x0, 40a000 <ferror@plt+0x8990>
  401adc:	add	x0, x0, #0xc58
  401ae0:	bl	4015f0 <printf@plt>
  401ae4:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  401ae8:	add	x0, x0, #0x20c
  401aec:	ldr	w0, [x0]
  401af0:	cmp	w0, #0x0
  401af4:	b.eq	401b08 <ferror@plt+0x498>  // b.none
  401af8:	ldr	x1, [sp, #440]
  401afc:	adrp	x0, 40a000 <ferror@plt+0x8990>
  401b00:	add	x0, x0, #0xc58
  401b04:	bl	4015f0 <printf@plt>
  401b08:	mov	w0, #0xa                   	// #10
  401b0c:	bl	401610 <putchar@plt>
  401b10:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  401b14:	add	x0, x0, #0x208
  401b18:	ldr	w0, [x0]
  401b1c:	cmp	w0, #0x0
  401b20:	b.eq	401b2c <ferror@plt+0x4bc>  // b.none
  401b24:	add	x19, sp, #0xf8
  401b28:	b	401b30 <ferror@plt+0x4c0>
  401b2c:	add	x19, sp, #0x140
  401b30:	adrp	x0, 40a000 <ferror@plt+0x8990>
  401b34:	add	x0, x0, #0xc60
  401b38:	bl	401620 <gettext@plt>
  401b3c:	str	x0, [sp, #184]
  401b40:	adrp	x0, 40a000 <ferror@plt+0x8990>
  401b44:	add	x0, x0, #0xc68
  401b48:	bl	401620 <gettext@plt>
  401b4c:	str	x0, [sp, #192]
  401b50:	adrp	x0, 40a000 <ferror@plt+0x8990>
  401b54:	add	x0, x0, #0xc70
  401b58:	bl	401620 <gettext@plt>
  401b5c:	str	x0, [sp, #200]
  401b60:	adrp	x0, 40a000 <ferror@plt+0x8990>
  401b64:	add	x0, x0, #0xc78
  401b68:	bl	401620 <gettext@plt>
  401b6c:	str	x0, [sp, #208]
  401b70:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  401b74:	add	x0, x0, #0x204
  401b78:	ldr	w0, [x0]
  401b7c:	cmp	w0, #0x0
  401b80:	b.eq	401b98 <ferror@plt+0x528>  // b.none
  401b84:	adrp	x0, 40a000 <ferror@plt+0x8990>
  401b88:	add	x0, x0, #0xc80
  401b8c:	bl	401620 <gettext@plt>
  401b90:	mov	x20, x0
  401b94:	b	401ba8 <ferror@plt+0x538>
  401b98:	adrp	x0, 40a000 <ferror@plt+0x8990>
  401b9c:	add	x0, x0, #0xc88
  401ba0:	bl	401620 <gettext@plt>
  401ba4:	mov	x20, x0
  401ba8:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  401bac:	add	x0, x0, #0x204
  401bb0:	ldr	w0, [x0]
  401bb4:	cmp	w0, #0x0
  401bb8:	b.eq	401bd0 <ferror@plt+0x560>  // b.none
  401bbc:	adrp	x0, 40a000 <ferror@plt+0x8990>
  401bc0:	add	x0, x0, #0xc90
  401bc4:	bl	401620 <gettext@plt>
  401bc8:	mov	x21, x0
  401bcc:	b	401be0 <ferror@plt+0x570>
  401bd0:	adrp	x0, 40a000 <ferror@plt+0x8990>
  401bd4:	add	x0, x0, #0xc98
  401bd8:	bl	401620 <gettext@plt>
  401bdc:	mov	x21, x0
  401be0:	adrp	x0, 40a000 <ferror@plt+0x8990>
  401be4:	add	x0, x0, #0xca0
  401be8:	bl	401620 <gettext@plt>
  401bec:	str	x0, [sp, #216]
  401bf0:	adrp	x0, 40a000 <ferror@plt+0x8990>
  401bf4:	add	x0, x0, #0xca8
  401bf8:	bl	401620 <gettext@plt>
  401bfc:	mov	x22, x0
  401c00:	adrp	x0, 40a000 <ferror@plt+0x8990>
  401c04:	add	x0, x0, #0xcb0
  401c08:	bl	401620 <gettext@plt>
  401c0c:	mov	x23, x0
  401c10:	adrp	x0, 40a000 <ferror@plt+0x8990>
  401c14:	add	x0, x0, #0xcb8
  401c18:	bl	401620 <gettext@plt>
  401c1c:	mov	x24, x0
  401c20:	adrp	x0, 40a000 <ferror@plt+0x8990>
  401c24:	add	x0, x0, #0xcc0
  401c28:	bl	401620 <gettext@plt>
  401c2c:	mov	x25, x0
  401c30:	adrp	x0, 40a000 <ferror@plt+0x8990>
  401c34:	add	x0, x0, #0xcc8
  401c38:	bl	401620 <gettext@plt>
  401c3c:	mov	x26, x0
  401c40:	adrp	x0, 40a000 <ferror@plt+0x8990>
  401c44:	add	x0, x0, #0xcd0
  401c48:	bl	401620 <gettext@plt>
  401c4c:	mov	x27, x0
  401c50:	adrp	x0, 40a000 <ferror@plt+0x8990>
  401c54:	add	x0, x0, #0xcd8
  401c58:	bl	401620 <gettext@plt>
  401c5c:	mov	x28, x0
  401c60:	adrp	x0, 40a000 <ferror@plt+0x8990>
  401c64:	add	x0, x0, #0xce0
  401c68:	bl	401620 <gettext@plt>
  401c6c:	str	x0, [sp, #224]
  401c70:	adrp	x0, 40a000 <ferror@plt+0x8990>
  401c74:	add	x0, x0, #0xce8
  401c78:	bl	401620 <gettext@plt>
  401c7c:	str	x0, [sp, #232]
  401c80:	adrp	x0, 40a000 <ferror@plt+0x8990>
  401c84:	add	x0, x0, #0xcf0
  401c88:	bl	401620 <gettext@plt>
  401c8c:	str	x0, [sp, #72]
  401c90:	ldr	x1, [sp, #232]
  401c94:	str	x1, [sp, #64]
  401c98:	ldr	x1, [sp, #224]
  401c9c:	str	x1, [sp, #56]
  401ca0:	str	x28, [sp, #48]
  401ca4:	str	x27, [sp, #40]
  401ca8:	str	x26, [sp, #32]
  401cac:	str	x25, [sp, #24]
  401cb0:	str	x24, [sp, #16]
  401cb4:	str	x23, [sp, #8]
  401cb8:	str	x22, [sp]
  401cbc:	ldr	x7, [sp, #216]
  401cc0:	mov	x6, x21
  401cc4:	mov	x5, x20
  401cc8:	ldr	x4, [sp, #208]
  401ccc:	ldr	x3, [sp, #200]
  401cd0:	ldr	x2, [sp, #192]
  401cd4:	ldr	x1, [sp, #184]
  401cd8:	mov	x0, x19
  401cdc:	bl	4015f0 <printf@plt>
  401ce0:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  401ce4:	add	x0, x0, #0x20c
  401ce8:	ldr	w0, [x0]
  401cec:	cmp	w0, #0x0
  401cf0:	b.eq	401d6c <ferror@plt+0x6fc>  // b.none
  401cf4:	add	x0, sp, #0x1a8
  401cf8:	bl	4014d0 <time@plt>
  401cfc:	add	x0, sp, #0x1a8
  401d00:	bl	4014a0 <localtime@plt>
  401d04:	str	x0, [sp, #432]
  401d08:	add	x4, sp, #0x188
  401d0c:	ldr	x3, [sp, #432]
  401d10:	adrp	x0, 40a000 <ferror@plt+0x8990>
  401d14:	add	x2, x0, #0xcf8
  401d18:	mov	x1, #0x20                  	// #32
  401d1c:	mov	x0, x4
  401d20:	bl	401470 <strftime@plt>
  401d24:	cmp	x0, #0x0
  401d28:	b.eq	401d44 <ferror@plt+0x6d4>  // b.none
  401d2c:	ldr	x0, [sp, #440]
  401d30:	bl	401400 <strlen@plt>
  401d34:	sub	x0, x0, #0x1
  401d38:	add	x1, sp, #0x188
  401d3c:	strb	wzr, [x1, x0]
  401d40:	b	401d48 <ferror@plt+0x6d8>
  401d44:	strb	wzr, [sp, #392]
  401d48:	ldr	x0, [sp, #440]
  401d4c:	bl	401400 <strlen@plt>
  401d50:	sub	w0, w0, #0x1
  401d54:	mov	w1, w0
  401d58:	add	x0, sp, #0x188
  401d5c:	mov	x2, x0
  401d60:	adrp	x0, 40a000 <ferror@plt+0x8990>
  401d64:	add	x0, x0, #0xd00
  401d68:	bl	4015f0 <printf@plt>
  401d6c:	mov	w0, #0xa                   	// #10
  401d70:	bl	401610 <putchar@plt>
  401d74:	nop
  401d78:	ldp	x19, x20, [sp, #96]
  401d7c:	ldp	x21, x22, [sp, #112]
  401d80:	ldp	x23, x24, [sp, #128]
  401d84:	ldp	x25, x26, [sp, #144]
  401d88:	ldp	x27, x28, [sp, #160]
  401d8c:	ldp	x29, x30, [sp, #80]
  401d90:	add	sp, sp, #0x1d0
  401d94:	ret
  401d98:	sub	sp, sp, #0x20
  401d9c:	str	x0, [sp, #8]
  401da0:	ldr	x0, [sp, #8]
  401da4:	ucvtf	s1, x0
  401da8:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  401dac:	add	x0, x0, #0x158
  401db0:	ldr	x0, [x0]
  401db4:	ucvtf	s0, x0
  401db8:	fdiv	s1, s1, s0
  401dbc:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  401dc0:	add	x0, x0, #0x200
  401dc4:	ldr	w0, [x0]
  401dc8:	cmp	w0, #0x4
  401dcc:	b.ne	401dd8 <ferror@plt+0x768>  // b.any
  401dd0:	fmov	s0, #1.000000000000000000e+00
  401dd4:	b	401de0 <ferror@plt+0x770>
  401dd8:	mov	w0, #0x44800000            	// #1149239296
  401ddc:	fmov	s0, w0
  401de0:	fmul	s0, s0, s1
  401de4:	str	s0, [sp, #28]
  401de8:	ldr	s0, [sp, #28]
  401dec:	fcvtzu	x0, s0
  401df0:	add	sp, sp, #0x20
  401df4:	ret
  401df8:	sub	sp, sp, #0x2a0
  401dfc:	stp	x29, x30, [sp, #80]
  401e00:	add	x29, sp, #0x50
  401e04:	stp	x19, x20, [sp, #96]
  401e08:	stp	x21, x22, [sp, #112]
  401e0c:	stp	x23, x24, [sp, #128]
  401e10:	stp	x25, x26, [sp, #144]
  401e14:	adrp	x0, 40a000 <ferror@plt+0x8990>
  401e18:	add	x1, x0, #0xdb8
  401e1c:	add	x0, sp, #0x1f8
  401e20:	ldp	x2, x3, [x1]
  401e24:	stp	x2, x3, [x0]
  401e28:	ldp	x2, x3, [x1, #16]
  401e2c:	stp	x2, x3, [x0, #16]
  401e30:	ldp	x2, x3, [x1, #32]
  401e34:	stp	x2, x3, [x0, #32]
  401e38:	ldp	x2, x3, [x1, #48]
  401e3c:	stp	x2, x3, [x0, #48]
  401e40:	ldr	x1, [x1, #64]
  401e44:	str	x1, [x0, #64]
  401e48:	adrp	x0, 40a000 <ferror@plt+0x8990>
  401e4c:	add	x1, x0, #0xe00
  401e50:	add	x0, sp, #0x1a8
  401e54:	ldp	x2, x3, [x1]
  401e58:	stp	x2, x3, [x0]
  401e5c:	ldp	x2, x3, [x1, #16]
  401e60:	stp	x2, x3, [x0, #16]
  401e64:	ldp	x2, x3, [x1, #32]
  401e68:	stp	x2, x3, [x0, #32]
  401e6c:	ldp	x2, x3, [x1, #48]
  401e70:	stp	x2, x3, [x0, #48]
  401e74:	ldr	x2, [x1, #64]
  401e78:	str	x2, [x0, #64]
  401e7c:	ldr	w1, [x1, #72]
  401e80:	str	w1, [x0, #72]
  401e84:	str	wzr, [sp, #668]
  401e88:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  401e8c:	add	x0, x0, #0x1e8
  401e90:	ldr	x0, [x0]
  401e94:	str	w0, [sp, #640]
  401e98:	mov	w0, #0x1e                  	// #30
  401e9c:	bl	4015c0 <sysconf@plt>
  401ea0:	lsr	x0, x0, #10
  401ea4:	str	x0, [sp, #632]
  401ea8:	str	wzr, [sp, #644]
  401eac:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  401eb0:	add	x0, x0, #0x164
  401eb4:	ldr	w0, [x0]
  401eb8:	lsr	w0, w0, #1
  401ebc:	str	w0, [sp, #628]
  401ec0:	bl	4019fc <ferror@plt+0x38c>
  401ec4:	bl	401460 <meminfo@plt>
  401ec8:	add	x7, sp, #0x118
  401ecc:	add	x6, sp, #0x128
  401ed0:	add	x5, sp, #0x138
  401ed4:	add	x4, sp, #0x148
  401ed8:	add	x3, sp, #0x158
  401edc:	add	x2, sp, #0x168
  401ee0:	add	x1, sp, #0x178
  401ee4:	add	x8, sp, #0x188
  401ee8:	add	x0, sp, #0x198
  401eec:	str	x0, [sp, #72]
  401ef0:	add	x0, sp, #0x19c
  401ef4:	str	x0, [sp, #64]
  401ef8:	add	x0, sp, #0x1a0
  401efc:	str	x0, [sp, #56]
  401f00:	add	x0, sp, #0x1a4
  401f04:	str	x0, [sp, #48]
  401f08:	add	x0, sp, #0xc8
  401f0c:	str	x0, [sp, #40]
  401f10:	add	x0, sp, #0xd0
  401f14:	str	x0, [sp, #32]
  401f18:	add	x0, sp, #0xd8
  401f1c:	str	x0, [sp, #24]
  401f20:	add	x0, sp, #0xe8
  401f24:	str	x0, [sp, #16]
  401f28:	add	x0, sp, #0xf8
  401f2c:	str	x0, [sp, #8]
  401f30:	add	x0, sp, #0x108
  401f34:	str	x0, [sp]
  401f38:	mov	x0, x8
  401f3c:	bl	4015d0 <getstat@plt>
  401f40:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  401f44:	add	x0, x0, #0x20c
  401f48:	ldr	w0, [x0]
  401f4c:	cmp	w0, #0x0
  401f50:	b.eq	401f84 <ferror@plt+0x914>  // b.none
  401f54:	add	x0, sp, #0xc0
  401f58:	bl	4014d0 <time@plt>
  401f5c:	add	x0, sp, #0xc0
  401f60:	bl	4014a0 <localtime@plt>
  401f64:	str	x0, [sp, #616]
  401f68:	add	x4, sp, #0xa0
  401f6c:	ldr	x3, [sp, #616]
  401f70:	adrp	x0, 40a000 <ferror@plt+0x8990>
  401f74:	add	x2, x0, #0xd98
  401f78:	mov	x1, #0x20                  	// #32
  401f7c:	mov	x0, x4
  401f80:	bl	401470 <strftime@plt>
  401f84:	ldr	x1, [sp, #392]
  401f88:	ldr	x0, [sp, #376]
  401f8c:	add	x0, x1, x0
  401f90:	str	x0, [sp, #608]
  401f94:	ldr	x1, [sp, #360]
  401f98:	ldr	x0, [sp, #312]
  401f9c:	add	x1, x1, x0
  401fa0:	ldr	x0, [sp, #296]
  401fa4:	add	x0, x1, x0
  401fa8:	str	x0, [sp, #600]
  401fac:	ldr	x0, [sp, #344]
  401fb0:	str	x0, [sp, #656]
  401fb4:	ldr	x0, [sp, #328]
  401fb8:	str	x0, [sp, #592]
  401fbc:	ldr	x0, [sp, #280]
  401fc0:	str	x0, [sp, #584]
  401fc4:	ldr	x1, [sp, #608]
  401fc8:	ldr	x0, [sp, #600]
  401fcc:	add	x1, x1, x0
  401fd0:	ldr	x0, [sp, #656]
  401fd4:	add	x1, x1, x0
  401fd8:	ldr	x0, [sp, #592]
  401fdc:	add	x0, x1, x0
  401fe0:	ldr	x1, [sp, #584]
  401fe4:	add	x0, x1, x0
  401fe8:	str	x0, [sp, #648]
  401fec:	ldr	x0, [sp, #648]
  401ff0:	cmp	x0, #0x0
  401ff4:	b.ne	402008 <ferror@plt+0x998>  // b.any
  401ff8:	mov	x0, #0x1                   	// #1
  401ffc:	str	x0, [sp, #648]
  402000:	mov	x0, #0x1                   	// #1
  402004:	str	x0, [sp, #656]
  402008:	ldr	x0, [sp, #648]
  40200c:	lsr	x0, x0, #1
  402010:	str	x0, [sp, #576]
  402014:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  402018:	add	x0, x0, #0x208
  40201c:	ldr	w0, [x0]
  402020:	cmp	w0, #0x0
  402024:	b.eq	402030 <ferror@plt+0x9c0>  // b.none
  402028:	add	x19, sp, #0x1a8
  40202c:	b	402034 <ferror@plt+0x9c4>
  402030:	add	x19, sp, #0x1f8
  402034:	ldr	w20, [sp, #420]
  402038:	ldr	w21, [sp, #416]
  40203c:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  402040:	add	x0, x0, #0x1a8
  402044:	ldr	x0, [x0]
  402048:	bl	401d98 <ferror@plt+0x728>
  40204c:	mov	x22, x0
  402050:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  402054:	add	x0, x0, #0x1d8
  402058:	ldr	x0, [x0]
  40205c:	bl	401d98 <ferror@plt+0x728>
  402060:	mov	x23, x0
  402064:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  402068:	add	x0, x0, #0x204
  40206c:	ldr	w0, [x0]
  402070:	cmp	w0, #0x0
  402074:	b.eq	402088 <ferror@plt+0xa18>  // b.none
  402078:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  40207c:	add	x0, x0, #0x170
  402080:	ldr	x0, [x0]
  402084:	b	402094 <ferror@plt+0xa24>
  402088:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  40208c:	add	x0, x0, #0x1a0
  402090:	ldr	x0, [x0]
  402094:	bl	401d98 <ferror@plt+0x728>
  402098:	mov	x24, x0
  40209c:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  4020a0:	add	x0, x0, #0x204
  4020a4:	ldr	w0, [x0]
  4020a8:	cmp	w0, #0x0
  4020ac:	b.eq	4020c0 <ferror@plt+0xa50>  // b.none
  4020b0:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  4020b4:	add	x0, x0, #0x1b0
  4020b8:	ldr	x0, [x0]
  4020bc:	b	4020cc <ferror@plt+0xa5c>
  4020c0:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  4020c4:	add	x0, x0, #0x1b8
  4020c8:	ldr	x0, [x0]
  4020cc:	bl	401d98 <ferror@plt+0x728>
  4020d0:	mov	x25, x0
  4020d4:	ldr	x1, [sp, #232]
  4020d8:	ldr	x0, [sp, #632]
  4020dc:	mul	x0, x1, x0
  4020e0:	bl	401d98 <ferror@plt+0x728>
  4020e4:	mov	x1, x0
  4020e8:	ldr	w0, [sp, #640]
  4020ec:	mul	x1, x1, x0
  4020f0:	ldr	x0, [sp, #576]
  4020f4:	add	x1, x1, x0
  4020f8:	ldr	x0, [sp, #648]
  4020fc:	udiv	x0, x1, x0
  402100:	mov	w26, w0
  402104:	ldr	x1, [sp, #216]
  402108:	ldr	x0, [sp, #632]
  40210c:	mul	x0, x1, x0
  402110:	bl	401d98 <ferror@plt+0x728>
  402114:	mov	x1, x0
  402118:	ldr	w0, [sp, #640]
  40211c:	mul	x1, x1, x0
  402120:	ldr	x0, [sp, #576]
  402124:	add	x1, x1, x0
  402128:	ldr	x0, [sp, #648]
  40212c:	udiv	x0, x1, x0
  402130:	mov	w2, w0
  402134:	ldr	x1, [sp, #264]
  402138:	ldr	w0, [sp, #640]
  40213c:	mul	x1, x1, x0
  402140:	ldr	x0, [sp, #576]
  402144:	add	x1, x1, x0
  402148:	ldr	x0, [sp, #648]
  40214c:	udiv	x0, x1, x0
  402150:	mov	w3, w0
  402154:	ldr	x1, [sp, #248]
  402158:	ldr	w0, [sp, #640]
  40215c:	mul	x1, x1, x0
  402160:	ldr	x0, [sp, #576]
  402164:	add	x1, x1, x0
  402168:	ldr	x0, [sp, #648]
  40216c:	udiv	x0, x1, x0
  402170:	mov	w4, w0
  402174:	ldr	w1, [sp, #208]
  402178:	ldr	w0, [sp, #640]
  40217c:	mul	w0, w1, w0
  402180:	mov	w1, w0
  402184:	ldr	x0, [sp, #576]
  402188:	add	x1, x1, x0
  40218c:	ldr	x0, [sp, #648]
  402190:	udiv	x0, x1, x0
  402194:	mov	w5, w0
  402198:	ldr	w1, [sp, #200]
  40219c:	ldr	w0, [sp, #640]
  4021a0:	mul	w0, w1, w0
  4021a4:	mov	w1, w0
  4021a8:	ldr	x0, [sp, #576]
  4021ac:	add	x1, x1, x0
  4021b0:	ldr	x0, [sp, #648]
  4021b4:	udiv	x0, x1, x0
  4021b8:	mov	w6, w0
  4021bc:	ldr	x1, [sp, #608]
  4021c0:	mov	x0, x1
  4021c4:	lsl	x0, x0, #1
  4021c8:	add	x0, x0, x1
  4021cc:	lsl	x0, x0, #3
  4021d0:	add	x0, x0, x1
  4021d4:	lsl	x0, x0, #2
  4021d8:	mov	x1, x0
  4021dc:	ldr	x0, [sp, #576]
  4021e0:	add	x1, x1, x0
  4021e4:	ldr	x0, [sp, #648]
  4021e8:	udiv	x0, x1, x0
  4021ec:	mov	w7, w0
  4021f0:	ldr	x1, [sp, #600]
  4021f4:	mov	x0, x1
  4021f8:	lsl	x0, x0, #1
  4021fc:	add	x0, x0, x1
  402200:	lsl	x0, x0, #3
  402204:	add	x0, x0, x1
  402208:	lsl	x0, x0, #2
  40220c:	mov	x1, x0
  402210:	ldr	x0, [sp, #576]
  402214:	add	x1, x1, x0
  402218:	ldr	x0, [sp, #648]
  40221c:	udiv	x0, x1, x0
  402220:	mov	w8, w0
  402224:	ldr	x1, [sp, #656]
  402228:	mov	x0, x1
  40222c:	lsl	x0, x0, #1
  402230:	add	x0, x0, x1
  402234:	lsl	x0, x0, #3
  402238:	add	x0, x0, x1
  40223c:	lsl	x0, x0, #2
  402240:	mov	x1, x0
  402244:	ldr	x0, [sp, #576]
  402248:	add	x1, x1, x0
  40224c:	ldr	x0, [sp, #648]
  402250:	udiv	x0, x1, x0
  402254:	mov	w9, w0
  402258:	ldr	x1, [sp, #592]
  40225c:	mov	x0, x1
  402260:	lsl	x0, x0, #1
  402264:	add	x0, x0, x1
  402268:	lsl	x0, x0, #3
  40226c:	add	x0, x0, x1
  402270:	lsl	x0, x0, #2
  402274:	mov	x1, x0
  402278:	ldr	x0, [sp, #576]
  40227c:	add	x1, x1, x0
  402280:	ldr	x0, [sp, #648]
  402284:	udiv	x0, x1, x0
  402288:	mov	w10, w0
  40228c:	ldr	x1, [sp, #584]
  402290:	mov	x0, x1
  402294:	lsl	x0, x0, #1
  402298:	add	x0, x0, x1
  40229c:	lsl	x0, x0, #3
  4022a0:	add	x0, x0, x1
  4022a4:	lsl	x0, x0, #2
  4022a8:	mov	x1, x0
  4022ac:	ldr	x0, [sp, #576]
  4022b0:	add	x1, x1, x0
  4022b4:	ldr	x0, [sp, #648]
  4022b8:	udiv	x0, x1, x0
  4022bc:	str	w0, [sp, #72]
  4022c0:	str	w10, [sp, #64]
  4022c4:	str	w9, [sp, #56]
  4022c8:	str	w8, [sp, #48]
  4022cc:	str	w7, [sp, #40]
  4022d0:	str	w6, [sp, #32]
  4022d4:	str	w5, [sp, #24]
  4022d8:	str	w4, [sp, #16]
  4022dc:	str	w3, [sp, #8]
  4022e0:	str	w2, [sp]
  4022e4:	mov	w7, w26
  4022e8:	mov	x6, x25
  4022ec:	mov	x5, x24
  4022f0:	mov	x4, x23
  4022f4:	mov	x3, x22
  4022f8:	mov	w2, w21
  4022fc:	mov	w1, w20
  402300:	mov	x0, x19
  402304:	bl	4015f0 <printf@plt>
  402308:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  40230c:	add	x0, x0, #0x20c
  402310:	ldr	w0, [x0]
  402314:	cmp	w0, #0x0
  402318:	b.eq	402330 <ferror@plt+0xcc0>  // b.none
  40231c:	add	x0, sp, #0xa0
  402320:	mov	x1, x0
  402324:	adrp	x0, 40a000 <ferror@plt+0x8990>
  402328:	add	x0, x0, #0xdb0
  40232c:	bl	4015f0 <printf@plt>
  402330:	mov	w0, #0xa                   	// #10
  402334:	bl	401610 <putchar@plt>
  402338:	mov	w0, #0x1                   	// #1
  40233c:	str	w0, [sp, #664]
  402340:	b	402bc4 <ferror@plt+0x1554>
  402344:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  402348:	add	x0, x0, #0x164
  40234c:	ldr	w0, [x0]
  402350:	bl	401500 <sleep@plt>
  402354:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  402358:	add	x0, x0, #0x168
  40235c:	ldr	w0, [x0]
  402360:	cmp	w0, #0x0
  402364:	b.eq	402390 <ferror@plt+0xd20>  // b.none
  402368:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  40236c:	add	x0, x0, #0x220
  402370:	ldr	w1, [x0]
  402374:	ldr	w0, [sp, #664]
  402378:	udiv	w2, w0, w1
  40237c:	mul	w1, w2, w1
  402380:	sub	w0, w0, w1
  402384:	cmp	w0, #0x0
  402388:	b.ne	402390 <ferror@plt+0xd20>  // b.any
  40238c:	bl	4019fc <ferror@plt+0x38c>
  402390:	ldr	w0, [sp, #668]
  402394:	cmp	w0, #0x0
  402398:	cset	w0, eq  // eq = none
  40239c:	and	w0, w0, #0xff
  4023a0:	str	w0, [sp, #668]
  4023a4:	bl	401460 <meminfo@plt>
  4023a8:	ldr	w0, [sp, #668]
  4023ac:	lsl	x0, x0, #3
  4023b0:	add	x1, sp, #0x188
  4023b4:	add	x8, x1, x0
  4023b8:	ldr	w0, [sp, #668]
  4023bc:	lsl	x0, x0, #3
  4023c0:	add	x1, sp, #0x178
  4023c4:	add	x9, x1, x0
  4023c8:	ldr	w0, [sp, #668]
  4023cc:	lsl	x0, x0, #3
  4023d0:	add	x1, sp, #0x168
  4023d4:	add	x10, x1, x0
  4023d8:	ldr	w0, [sp, #668]
  4023dc:	lsl	x0, x0, #3
  4023e0:	add	x1, sp, #0x158
  4023e4:	add	x11, x1, x0
  4023e8:	ldr	w0, [sp, #668]
  4023ec:	lsl	x0, x0, #3
  4023f0:	add	x1, sp, #0x148
  4023f4:	add	x12, x1, x0
  4023f8:	ldr	w0, [sp, #668]
  4023fc:	lsl	x0, x0, #3
  402400:	add	x1, sp, #0x138
  402404:	add	x13, x1, x0
  402408:	ldr	w0, [sp, #668]
  40240c:	lsl	x0, x0, #3
  402410:	add	x1, sp, #0x128
  402414:	add	x14, x1, x0
  402418:	ldr	w0, [sp, #668]
  40241c:	lsl	x0, x0, #3
  402420:	add	x1, sp, #0x118
  402424:	add	x7, x1, x0
  402428:	ldr	w0, [sp, #668]
  40242c:	lsl	x0, x0, #3
  402430:	add	x1, sp, #0x108
  402434:	add	x0, x1, x0
  402438:	ldr	w1, [sp, #668]
  40243c:	lsl	x1, x1, #3
  402440:	add	x2, sp, #0xf8
  402444:	add	x1, x2, x1
  402448:	ldr	w2, [sp, #668]
  40244c:	lsl	x2, x2, #3
  402450:	add	x3, sp, #0xe8
  402454:	add	x2, x3, x2
  402458:	ldr	w3, [sp, #668]
  40245c:	lsl	x3, x3, #3
  402460:	add	x4, sp, #0xd8
  402464:	add	x3, x4, x3
  402468:	ldr	w4, [sp, #668]
  40246c:	lsl	x4, x4, #2
  402470:	add	x5, sp, #0xd0
  402474:	add	x4, x5, x4
  402478:	ldr	w5, [sp, #668]
  40247c:	lsl	x5, x5, #2
  402480:	add	x6, sp, #0xc8
  402484:	add	x5, x6, x5
  402488:	add	x6, sp, #0x198
  40248c:	str	x6, [sp, #72]
  402490:	add	x6, sp, #0x19c
  402494:	str	x6, [sp, #64]
  402498:	add	x6, sp, #0x1a0
  40249c:	str	x6, [sp, #56]
  4024a0:	add	x6, sp, #0x1a4
  4024a4:	str	x6, [sp, #48]
  4024a8:	str	x5, [sp, #40]
  4024ac:	str	x4, [sp, #32]
  4024b0:	str	x3, [sp, #24]
  4024b4:	str	x2, [sp, #16]
  4024b8:	str	x1, [sp, #8]
  4024bc:	str	x0, [sp]
  4024c0:	mov	x6, x14
  4024c4:	mov	x5, x13
  4024c8:	mov	x4, x12
  4024cc:	mov	x3, x11
  4024d0:	mov	x2, x10
  4024d4:	mov	x1, x9
  4024d8:	mov	x0, x8
  4024dc:	bl	4015d0 <getstat@plt>
  4024e0:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  4024e4:	add	x0, x0, #0x20c
  4024e8:	ldr	w0, [x0]
  4024ec:	cmp	w0, #0x0
  4024f0:	b.eq	402524 <ferror@plt+0xeb4>  // b.none
  4024f4:	add	x0, sp, #0xc0
  4024f8:	bl	4014d0 <time@plt>
  4024fc:	add	x0, sp, #0xc0
  402500:	bl	4014a0 <localtime@plt>
  402504:	str	x0, [sp, #616]
  402508:	add	x4, sp, #0xa0
  40250c:	ldr	x3, [sp, #616]
  402510:	adrp	x0, 40a000 <ferror@plt+0x8990>
  402514:	add	x2, x0, #0xd98
  402518:	mov	x1, #0x20                  	// #32
  40251c:	mov	x0, x4
  402520:	bl	401470 <strftime@plt>
  402524:	ldr	w0, [sp, #668]
  402528:	lsl	x0, x0, #3
  40252c:	add	x1, sp, #0x188
  402530:	ldr	x1, [x1, x0]
  402534:	ldr	w0, [sp, #668]
  402538:	cmp	w0, #0x0
  40253c:	cset	w0, eq  // eq = none
  402540:	and	w0, w0, #0xff
  402544:	sxtw	x0, w0
  402548:	lsl	x0, x0, #3
  40254c:	add	x2, sp, #0x188
  402550:	ldr	x0, [x2, x0]
  402554:	sub	x1, x1, x0
  402558:	ldr	w0, [sp, #668]
  40255c:	lsl	x0, x0, #3
  402560:	add	x2, sp, #0x178
  402564:	ldr	x0, [x2, x0]
  402568:	add	x1, x1, x0
  40256c:	ldr	w0, [sp, #668]
  402570:	cmp	w0, #0x0
  402574:	cset	w0, eq  // eq = none
  402578:	and	w0, w0, #0xff
  40257c:	sxtw	x0, w0
  402580:	lsl	x0, x0, #3
  402584:	add	x2, sp, #0x178
  402588:	ldr	x0, [x2, x0]
  40258c:	sub	x0, x1, x0
  402590:	str	x0, [sp, #608]
  402594:	ldr	w0, [sp, #668]
  402598:	lsl	x0, x0, #3
  40259c:	add	x1, sp, #0x168
  4025a0:	ldr	x1, [x1, x0]
  4025a4:	ldr	w0, [sp, #668]
  4025a8:	cmp	w0, #0x0
  4025ac:	cset	w0, eq  // eq = none
  4025b0:	and	w0, w0, #0xff
  4025b4:	sxtw	x0, w0
  4025b8:	lsl	x0, x0, #3
  4025bc:	add	x2, sp, #0x168
  4025c0:	ldr	x0, [x2, x0]
  4025c4:	sub	x1, x1, x0
  4025c8:	ldr	w0, [sp, #668]
  4025cc:	lsl	x0, x0, #3
  4025d0:	add	x2, sp, #0x138
  4025d4:	ldr	x0, [x2, x0]
  4025d8:	add	x1, x1, x0
  4025dc:	ldr	w0, [sp, #668]
  4025e0:	cmp	w0, #0x0
  4025e4:	cset	w0, eq  // eq = none
  4025e8:	and	w0, w0, #0xff
  4025ec:	sxtw	x0, w0
  4025f0:	lsl	x0, x0, #3
  4025f4:	add	x2, sp, #0x138
  4025f8:	ldr	x0, [x2, x0]
  4025fc:	sub	x1, x1, x0
  402600:	ldr	w0, [sp, #668]
  402604:	lsl	x0, x0, #3
  402608:	add	x2, sp, #0x128
  40260c:	ldr	x0, [x2, x0]
  402610:	add	x1, x1, x0
  402614:	ldr	w0, [sp, #668]
  402618:	cmp	w0, #0x0
  40261c:	cset	w0, eq  // eq = none
  402620:	and	w0, w0, #0xff
  402624:	sxtw	x0, w0
  402628:	lsl	x0, x0, #3
  40262c:	add	x2, sp, #0x128
  402630:	ldr	x0, [x2, x0]
  402634:	sub	x0, x1, x0
  402638:	str	x0, [sp, #600]
  40263c:	ldr	w0, [sp, #668]
  402640:	lsl	x0, x0, #3
  402644:	add	x1, sp, #0x158
  402648:	ldr	x1, [x1, x0]
  40264c:	ldr	w0, [sp, #668]
  402650:	cmp	w0, #0x0
  402654:	cset	w0, eq  // eq = none
  402658:	and	w0, w0, #0xff
  40265c:	sxtw	x0, w0
  402660:	lsl	x0, x0, #3
  402664:	add	x2, sp, #0x158
  402668:	ldr	x0, [x2, x0]
  40266c:	sub	x0, x1, x0
  402670:	str	x0, [sp, #656]
  402674:	ldr	w0, [sp, #668]
  402678:	lsl	x0, x0, #3
  40267c:	add	x1, sp, #0x148
  402680:	ldr	x1, [x1, x0]
  402684:	ldr	w0, [sp, #668]
  402688:	cmp	w0, #0x0
  40268c:	cset	w0, eq  // eq = none
  402690:	and	w0, w0, #0xff
  402694:	sxtw	x0, w0
  402698:	lsl	x0, x0, #3
  40269c:	add	x2, sp, #0x148
  4026a0:	ldr	x0, [x2, x0]
  4026a4:	sub	x0, x1, x0
  4026a8:	str	x0, [sp, #592]
  4026ac:	ldr	w0, [sp, #668]
  4026b0:	lsl	x0, x0, #3
  4026b4:	add	x1, sp, #0x118
  4026b8:	ldr	x1, [x1, x0]
  4026bc:	ldr	w0, [sp, #668]
  4026c0:	cmp	w0, #0x0
  4026c4:	cset	w0, eq  // eq = none
  4026c8:	and	w0, w0, #0xff
  4026cc:	sxtw	x0, w0
  4026d0:	lsl	x0, x0, #3
  4026d4:	add	x2, sp, #0x118
  4026d8:	ldr	x0, [x2, x0]
  4026dc:	sub	x0, x1, x0
  4026e0:	str	x0, [sp, #584]
  4026e4:	ldr	w0, [sp, #644]
  4026e8:	cmp	w0, #0x0
  4026ec:	b.eq	40270c <ferror@plt+0x109c>  // b.none
  4026f0:	ldr	x0, [sp, #656]
  4026f4:	mov	w1, w0
  4026f8:	ldr	w0, [sp, #644]
  4026fc:	add	w0, w1, w0
  402700:	sxtw	x0, w0
  402704:	str	x0, [sp, #656]
  402708:	str	wzr, [sp, #644]
  40270c:	ldr	x0, [sp, #656]
  402710:	cmp	w0, #0x0
  402714:	b.ge	402724 <ferror@plt+0x10b4>  // b.tcont
  402718:	ldr	x0, [sp, #656]
  40271c:	str	w0, [sp, #644]
  402720:	str	xzr, [sp, #656]
  402724:	ldr	x1, [sp, #608]
  402728:	ldr	x0, [sp, #600]
  40272c:	add	x1, x1, x0
  402730:	ldr	x0, [sp, #656]
  402734:	add	x1, x1, x0
  402738:	ldr	x0, [sp, #592]
  40273c:	add	x0, x1, x0
  402740:	ldr	x1, [sp, #584]
  402744:	add	x0, x1, x0
  402748:	str	x0, [sp, #648]
  40274c:	ldr	x0, [sp, #648]
  402750:	cmp	x0, #0x0
  402754:	b.ne	402768 <ferror@plt+0x10f8>  // b.any
  402758:	mov	x0, #0x1                   	// #1
  40275c:	str	x0, [sp, #648]
  402760:	mov	x0, #0x1                   	// #1
  402764:	str	x0, [sp, #656]
  402768:	ldr	x0, [sp, #648]
  40276c:	lsr	x0, x0, #1
  402770:	str	x0, [sp, #576]
  402774:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  402778:	add	x0, x0, #0x208
  40277c:	ldr	w0, [x0]
  402780:	cmp	w0, #0x0
  402784:	b.eq	402790 <ferror@plt+0x1120>  // b.none
  402788:	add	x19, sp, #0x1a8
  40278c:	b	402794 <ferror@plt+0x1124>
  402790:	add	x19, sp, #0x1f8
  402794:	ldr	w20, [sp, #420]
  402798:	ldr	w21, [sp, #416]
  40279c:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  4027a0:	add	x0, x0, #0x1a8
  4027a4:	ldr	x0, [x0]
  4027a8:	bl	401d98 <ferror@plt+0x728>
  4027ac:	mov	x22, x0
  4027b0:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  4027b4:	add	x0, x0, #0x1d8
  4027b8:	ldr	x0, [x0]
  4027bc:	bl	401d98 <ferror@plt+0x728>
  4027c0:	mov	x23, x0
  4027c4:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  4027c8:	add	x0, x0, #0x204
  4027cc:	ldr	w0, [x0]
  4027d0:	cmp	w0, #0x0
  4027d4:	b.eq	4027e8 <ferror@plt+0x1178>  // b.none
  4027d8:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  4027dc:	add	x0, x0, #0x170
  4027e0:	ldr	x0, [x0]
  4027e4:	b	4027f4 <ferror@plt+0x1184>
  4027e8:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  4027ec:	add	x0, x0, #0x1a0
  4027f0:	ldr	x0, [x0]
  4027f4:	bl	401d98 <ferror@plt+0x728>
  4027f8:	mov	x24, x0
  4027fc:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  402800:	add	x0, x0, #0x204
  402804:	ldr	w0, [x0]
  402808:	cmp	w0, #0x0
  40280c:	b.eq	402820 <ferror@plt+0x11b0>  // b.none
  402810:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  402814:	add	x0, x0, #0x1b0
  402818:	ldr	x0, [x0]
  40281c:	b	40282c <ferror@plt+0x11bc>
  402820:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  402824:	add	x0, x0, #0x1b8
  402828:	ldr	x0, [x0]
  40282c:	bl	401d98 <ferror@plt+0x728>
  402830:	mov	x25, x0
  402834:	ldr	w0, [sp, #668]
  402838:	lsl	x0, x0, #3
  40283c:	add	x1, sp, #0xe8
  402840:	ldr	x1, [x1, x0]
  402844:	ldr	w0, [sp, #668]
  402848:	cmp	w0, #0x0
  40284c:	cset	w0, eq  // eq = none
  402850:	and	w0, w0, #0xff
  402854:	sxtw	x0, w0
  402858:	lsl	x0, x0, #3
  40285c:	add	x2, sp, #0xe8
  402860:	ldr	x0, [x2, x0]
  402864:	sub	x1, x1, x0
  402868:	ldr	x0, [sp, #632]
  40286c:	mul	x0, x1, x0
  402870:	bl	401d98 <ferror@plt+0x728>
  402874:	mov	x1, x0
  402878:	ldr	w0, [sp, #628]
  40287c:	add	x1, x1, x0
  402880:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  402884:	add	x0, x0, #0x164
  402888:	ldr	w0, [x0]
  40288c:	mov	w0, w0
  402890:	udiv	x0, x1, x0
  402894:	mov	w26, w0
  402898:	ldr	w0, [sp, #668]
  40289c:	lsl	x0, x0, #3
  4028a0:	add	x1, sp, #0xd8
  4028a4:	ldr	x1, [x1, x0]
  4028a8:	ldr	w0, [sp, #668]
  4028ac:	cmp	w0, #0x0
  4028b0:	cset	w0, eq  // eq = none
  4028b4:	and	w0, w0, #0xff
  4028b8:	sxtw	x0, w0
  4028bc:	lsl	x0, x0, #3
  4028c0:	add	x2, sp, #0xd8
  4028c4:	ldr	x0, [x2, x0]
  4028c8:	sub	x1, x1, x0
  4028cc:	ldr	x0, [sp, #632]
  4028d0:	mul	x0, x1, x0
  4028d4:	bl	401d98 <ferror@plt+0x728>
  4028d8:	mov	x1, x0
  4028dc:	ldr	w0, [sp, #628]
  4028e0:	add	x1, x1, x0
  4028e4:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  4028e8:	add	x0, x0, #0x164
  4028ec:	ldr	w0, [x0]
  4028f0:	mov	w0, w0
  4028f4:	udiv	x0, x1, x0
  4028f8:	mov	w4, w0
  4028fc:	ldr	w0, [sp, #668]
  402900:	lsl	x0, x0, #3
  402904:	add	x1, sp, #0x108
  402908:	ldr	x1, [x1, x0]
  40290c:	ldr	w0, [sp, #668]
  402910:	cmp	w0, #0x0
  402914:	cset	w0, eq  // eq = none
  402918:	and	w0, w0, #0xff
  40291c:	sxtw	x0, w0
  402920:	lsl	x0, x0, #3
  402924:	add	x2, sp, #0x108
  402928:	ldr	x0, [x2, x0]
  40292c:	sub	x1, x1, x0
  402930:	ldr	w0, [sp, #628]
  402934:	add	x1, x1, x0
  402938:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  40293c:	add	x0, x0, #0x164
  402940:	ldr	w0, [x0]
  402944:	mov	w0, w0
  402948:	udiv	x0, x1, x0
  40294c:	mov	w5, w0
  402950:	ldr	w0, [sp, #668]
  402954:	lsl	x0, x0, #3
  402958:	add	x1, sp, #0xf8
  40295c:	ldr	x1, [x1, x0]
  402960:	ldr	w0, [sp, #668]
  402964:	cmp	w0, #0x0
  402968:	cset	w0, eq  // eq = none
  40296c:	and	w0, w0, #0xff
  402970:	sxtw	x0, w0
  402974:	lsl	x0, x0, #3
  402978:	add	x2, sp, #0xf8
  40297c:	ldr	x0, [x2, x0]
  402980:	sub	x1, x1, x0
  402984:	ldr	w0, [sp, #628]
  402988:	add	x1, x1, x0
  40298c:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  402990:	add	x0, x0, #0x164
  402994:	ldr	w0, [x0]
  402998:	mov	w0, w0
  40299c:	udiv	x0, x1, x0
  4029a0:	mov	w6, w0
  4029a4:	ldr	w0, [sp, #668]
  4029a8:	lsl	x0, x0, #2
  4029ac:	add	x1, sp, #0xd0
  4029b0:	ldr	w1, [x1, x0]
  4029b4:	ldr	w0, [sp, #668]
  4029b8:	cmp	w0, #0x0
  4029bc:	cset	w0, eq  // eq = none
  4029c0:	and	w0, w0, #0xff
  4029c4:	sxtw	x0, w0
  4029c8:	lsl	x0, x0, #2
  4029cc:	add	x2, sp, #0xd0
  4029d0:	ldr	w0, [x2, x0]
  4029d4:	sub	w1, w1, w0
  4029d8:	ldr	w0, [sp, #628]
  4029dc:	add	w1, w1, w0
  4029e0:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  4029e4:	add	x0, x0, #0x164
  4029e8:	ldr	w0, [x0]
  4029ec:	udiv	w2, w1, w0
  4029f0:	ldr	w0, [sp, #668]
  4029f4:	lsl	x0, x0, #2
  4029f8:	add	x1, sp, #0xc8
  4029fc:	ldr	w1, [x1, x0]
  402a00:	ldr	w0, [sp, #668]
  402a04:	cmp	w0, #0x0
  402a08:	cset	w0, eq  // eq = none
  402a0c:	and	w0, w0, #0xff
  402a10:	sxtw	x0, w0
  402a14:	lsl	x0, x0, #2
  402a18:	add	x3, sp, #0xc8
  402a1c:	ldr	w0, [x3, x0]
  402a20:	sub	w1, w1, w0
  402a24:	ldr	w0, [sp, #628]
  402a28:	add	w1, w1, w0
  402a2c:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  402a30:	add	x0, x0, #0x164
  402a34:	ldr	w0, [x0]
  402a38:	udiv	w3, w1, w0
  402a3c:	ldr	x1, [sp, #608]
  402a40:	mov	x0, x1
  402a44:	lsl	x0, x0, #1
  402a48:	add	x0, x0, x1
  402a4c:	lsl	x0, x0, #3
  402a50:	add	x0, x0, x1
  402a54:	lsl	x0, x0, #2
  402a58:	mov	x1, x0
  402a5c:	ldr	x0, [sp, #576]
  402a60:	add	x1, x1, x0
  402a64:	ldr	x0, [sp, #648]
  402a68:	udiv	x0, x1, x0
  402a6c:	mov	w7, w0
  402a70:	ldr	x1, [sp, #600]
  402a74:	mov	x0, x1
  402a78:	lsl	x0, x0, #1
  402a7c:	add	x0, x0, x1
  402a80:	lsl	x0, x0, #3
  402a84:	add	x0, x0, x1
  402a88:	lsl	x0, x0, #2
  402a8c:	mov	x1, x0
  402a90:	ldr	x0, [sp, #576]
  402a94:	add	x1, x1, x0
  402a98:	ldr	x0, [sp, #648]
  402a9c:	udiv	x0, x1, x0
  402aa0:	mov	w8, w0
  402aa4:	ldr	x1, [sp, #656]
  402aa8:	mov	x0, x1
  402aac:	lsl	x0, x0, #1
  402ab0:	add	x0, x0, x1
  402ab4:	lsl	x0, x0, #3
  402ab8:	add	x0, x0, x1
  402abc:	lsl	x0, x0, #2
  402ac0:	mov	x1, x0
  402ac4:	ldr	x0, [sp, #576]
  402ac8:	add	x1, x1, x0
  402acc:	ldr	x0, [sp, #648]
  402ad0:	udiv	x0, x1, x0
  402ad4:	mov	w9, w0
  402ad8:	ldr	x1, [sp, #592]
  402adc:	mov	x0, x1
  402ae0:	lsl	x0, x0, #1
  402ae4:	add	x0, x0, x1
  402ae8:	lsl	x0, x0, #3
  402aec:	add	x0, x0, x1
  402af0:	lsl	x0, x0, #2
  402af4:	mov	x1, x0
  402af8:	ldr	x0, [sp, #576]
  402afc:	add	x1, x1, x0
  402b00:	ldr	x0, [sp, #648]
  402b04:	udiv	x0, x1, x0
  402b08:	mov	w10, w0
  402b0c:	ldr	x1, [sp, #584]
  402b10:	mov	x0, x1
  402b14:	lsl	x0, x0, #1
  402b18:	add	x0, x0, x1
  402b1c:	lsl	x0, x0, #3
  402b20:	add	x0, x0, x1
  402b24:	lsl	x0, x0, #2
  402b28:	mov	x1, x0
  402b2c:	ldr	x0, [sp, #576]
  402b30:	add	x1, x1, x0
  402b34:	ldr	x0, [sp, #648]
  402b38:	udiv	x0, x1, x0
  402b3c:	str	w0, [sp, #72]
  402b40:	str	w10, [sp, #64]
  402b44:	str	w9, [sp, #56]
  402b48:	str	w8, [sp, #48]
  402b4c:	str	w7, [sp, #40]
  402b50:	str	w3, [sp, #32]
  402b54:	str	w2, [sp, #24]
  402b58:	str	w6, [sp, #16]
  402b5c:	str	w5, [sp, #8]
  402b60:	str	w4, [sp]
  402b64:	mov	w7, w26
  402b68:	mov	x6, x25
  402b6c:	mov	x5, x24
  402b70:	mov	x4, x23
  402b74:	mov	x3, x22
  402b78:	mov	w2, w21
  402b7c:	mov	w1, w20
  402b80:	mov	x0, x19
  402b84:	bl	4015f0 <printf@plt>
  402b88:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  402b8c:	add	x0, x0, #0x20c
  402b90:	ldr	w0, [x0]
  402b94:	cmp	w0, #0x0
  402b98:	b.eq	402bb0 <ferror@plt+0x1540>  // b.none
  402b9c:	add	x0, sp, #0xa0
  402ba0:	mov	x1, x0
  402ba4:	adrp	x0, 40a000 <ferror@plt+0x8990>
  402ba8:	add	x0, x0, #0xdb0
  402bac:	bl	4015f0 <printf@plt>
  402bb0:	mov	w0, #0xa                   	// #10
  402bb4:	bl	401610 <putchar@plt>
  402bb8:	ldr	w0, [sp, #664]
  402bbc:	add	w0, w0, #0x1
  402bc0:	str	w0, [sp, #664]
  402bc4:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  402bc8:	add	x0, x0, #0x210
  402bcc:	ldr	w0, [x0]
  402bd0:	cmp	w0, #0x0
  402bd4:	b.ne	402344 <ferror@plt+0xcd4>  // b.any
  402bd8:	ldr	w1, [sp, #664]
  402bdc:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  402be0:	add	x0, x0, #0x218
  402be4:	ldr	x0, [x0]
  402be8:	cmp	x1, x0
  402bec:	b.cc	402344 <ferror@plt+0xcd4>  // b.lo, b.ul, b.last
  402bf0:	nop
  402bf4:	nop
  402bf8:	ldp	x19, x20, [sp, #96]
  402bfc:	ldp	x21, x22, [sp, #112]
  402c00:	ldp	x23, x24, [sp, #128]
  402c04:	ldp	x25, x26, [sp, #144]
  402c08:	ldp	x29, x30, [sp, #80]
  402c0c:	add	sp, sp, #0x2a0
  402c10:	ret
  402c14:	stp	x29, x30, [sp, #-64]!
  402c18:	mov	x29, sp
  402c1c:	stp	x19, x20, [sp, #16]
  402c20:	str	x21, [sp, #32]
  402c24:	str	x0, [sp, #56]
  402c28:	adrp	x0, 40a000 <ferror@plt+0x8990>
  402c2c:	add	x0, x0, #0xe50
  402c30:	bl	401620 <gettext@plt>
  402c34:	mov	x19, x0
  402c38:	adrp	x0, 40a000 <ferror@plt+0x8990>
  402c3c:	add	x0, x0, #0xe58
  402c40:	bl	401620 <gettext@plt>
  402c44:	mov	x20, x0
  402c48:	adrp	x0, 40a000 <ferror@plt+0x8990>
  402c4c:	add	x0, x0, #0xe68
  402c50:	bl	401620 <gettext@plt>
  402c54:	mov	x21, x0
  402c58:	adrp	x0, 40a000 <ferror@plt+0x8990>
  402c5c:	add	x0, x0, #0xe70
  402c60:	bl	401620 <gettext@plt>
  402c64:	mov	x5, x0
  402c68:	mov	x4, x21
  402c6c:	mov	x3, x20
  402c70:	mov	x2, x19
  402c74:	ldr	x1, [sp, #56]
  402c78:	adrp	x0, 40a000 <ferror@plt+0x8990>
  402c7c:	add	x0, x0, #0xe88
  402c80:	bl	4015f0 <printf@plt>
  402c84:	nop
  402c88:	ldp	x19, x20, [sp, #16]
  402c8c:	ldr	x21, [sp, #32]
  402c90:	ldp	x29, x30, [sp], #64
  402c94:	ret
  402c98:	stp	x29, x30, [sp, #-144]!
  402c9c:	mov	x29, sp
  402ca0:	str	x0, [sp, #24]
  402ca4:	str	xzr, [sp, #136]
  402ca8:	adrp	x0, 40a000 <ferror@plt+0x8990>
  402cac:	add	x1, x0, #0xf08
  402cb0:	add	x0, sp, #0x20
  402cb4:	ldp	x2, x3, [x1]
  402cb8:	stp	x2, x3, [x0]
  402cbc:	ldr	x2, [x1, #16]
  402cc0:	str	x2, [x0, #16]
  402cc4:	ldr	w1, [x1, #24]
  402cc8:	str	w1, [x0, #24]
  402ccc:	adrp	x0, 40a000 <ferror@plt+0x8990>
  402cd0:	add	x1, x0, #0xea8
  402cd4:	adrp	x0, 40a000 <ferror@plt+0x8990>
  402cd8:	add	x0, x0, #0xeb0
  402cdc:	bl	4014c0 <fopen@plt>
  402ce0:	str	x0, [sp, #112]
  402ce4:	ldr	x0, [sp, #112]
  402ce8:	cmp	x0, #0x0
  402cec:	b.ne	402d24 <ferror@plt+0x16b4>  // b.any
  402cf0:	adrp	x0, 40a000 <ferror@plt+0x8990>
  402cf4:	add	x0, x0, #0xec0
  402cf8:	bl	401620 <gettext@plt>
  402cfc:	mov	x1, x0
  402d00:	mov	w0, #0x1                   	// #1
  402d04:	str	w0, [sp, #92]
  402d08:	str	wzr, [sp, #88]
  402d0c:	str	x1, [sp, #80]
  402d10:	ldr	x2, [sp, #80]
  402d14:	ldr	w1, [sp, #88]
  402d18:	ldr	w0, [sp, #92]
  402d1c:	bl	401430 <error@plt>
  402d20:	nop
  402d24:	ldr	x0, [sp, #112]
  402d28:	bl	4014b0 <fclose@plt>
  402d2c:	add	x1, sp, #0x40
  402d30:	add	x0, sp, #0x48
  402d34:	bl	401530 <getdiskstat@plt>
  402d38:	mov	w0, w0
  402d3c:	str	x0, [sp, #104]
  402d40:	ldr	x0, [sp, #72]
  402d44:	ldr	x1, [sp, #104]
  402d48:	bl	401440 <getpartitions_num@plt>
  402d4c:	mov	w0, w0
  402d50:	str	x0, [sp, #96]
  402d54:	str	xzr, [sp, #120]
  402d58:	b	402db8 <ferror@plt+0x1748>
  402d5c:	ldr	x2, [sp, #64]
  402d60:	ldr	x1, [sp, #120]
  402d64:	mov	x0, x1
  402d68:	lsl	x0, x0, #3
  402d6c:	add	x0, x0, x1
  402d70:	lsl	x0, x0, #3
  402d74:	add	x0, x2, x0
  402d78:	mov	x1, x0
  402d7c:	ldr	x0, [sp, #24]
  402d80:	bl	401570 <strcmp@plt>
  402d84:	cmp	w0, #0x0
  402d88:	b.ne	402dac <ferror@plt+0x173c>  // b.any
  402d8c:	ldr	x2, [sp, #64]
  402d90:	ldr	x1, [sp, #120]
  402d94:	mov	x0, x1
  402d98:	lsl	x0, x0, #3
  402d9c:	add	x0, x0, x1
  402da0:	lsl	x0, x0, #3
  402da4:	add	x0, x2, x0
  402da8:	str	x0, [sp, #136]
  402dac:	ldr	x0, [sp, #120]
  402db0:	add	x0, x0, #0x1
  402db4:	str	x0, [sp, #120]
  402db8:	ldr	x1, [sp, #120]
  402dbc:	ldr	x0, [sp, #96]
  402dc0:	cmp	x1, x0
  402dc4:	b.cc	402d5c <ferror@plt+0x16ec>  // b.lo, b.ul, b.last
  402dc8:	ldr	x0, [sp, #136]
  402dcc:	cmp	x0, #0x0
  402dd0:	b.ne	402dec <ferror@plt+0x177c>  // b.any
  402dd4:	ldr	x0, [sp, #72]
  402dd8:	bl	4015a0 <free@plt>
  402ddc:	ldr	x0, [sp, #64]
  402de0:	bl	4015a0 <free@plt>
  402de4:	mov	w0, #0xffffffff            	// #-1
  402de8:	b	402fe4 <ferror@plt+0x1974>
  402dec:	ldr	x0, [sp, #24]
  402df0:	bl	402c14 <ferror@plt+0x15a4>
  402df4:	ldr	x0, [sp, #136]
  402df8:	ldr	w1, [x0, #52]
  402dfc:	ldr	x0, [sp, #136]
  402e00:	ldr	x2, [x0, #40]
  402e04:	ldr	x0, [sp, #136]
  402e08:	ldr	w3, [x0, #56]
  402e0c:	ldr	x0, [sp, #136]
  402e10:	ldr	x4, [x0, #64]
  402e14:	add	x0, sp, #0x20
  402e18:	bl	4015f0 <printf@plt>
  402e1c:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  402e20:	add	x0, x0, #0x198
  402e24:	ldr	x0, [x0]
  402e28:	bl	4015b0 <fflush@plt>
  402e2c:	ldr	x0, [sp, #72]
  402e30:	bl	4015a0 <free@plt>
  402e34:	ldr	x0, [sp, #64]
  402e38:	bl	4015a0 <free@plt>
  402e3c:	mov	x0, #0x1                   	// #1
  402e40:	str	x0, [sp, #128]
  402e44:	b	402fb4 <ferror@plt+0x1944>
  402e48:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  402e4c:	add	x0, x0, #0x168
  402e50:	ldr	w0, [x0]
  402e54:	cmp	w0, #0x0
  402e58:	b.eq	402e8c <ferror@plt+0x181c>  // b.none
  402e5c:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  402e60:	add	x0, x0, #0x220
  402e64:	ldr	w0, [x0]
  402e68:	mov	w1, w0
  402e6c:	ldr	x0, [sp, #128]
  402e70:	udiv	x2, x0, x1
  402e74:	mul	x1, x2, x1
  402e78:	sub	x0, x0, x1
  402e7c:	cmp	x0, #0x0
  402e80:	b.ne	402e8c <ferror@plt+0x181c>  // b.any
  402e84:	ldr	x0, [sp, #24]
  402e88:	bl	402c14 <ferror@plt+0x15a4>
  402e8c:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  402e90:	add	x0, x0, #0x164
  402e94:	ldr	w0, [x0]
  402e98:	bl	401500 <sleep@plt>
  402e9c:	add	x1, sp, #0x40
  402ea0:	add	x0, sp, #0x48
  402ea4:	bl	401530 <getdiskstat@plt>
  402ea8:	mov	w0, w0
  402eac:	str	x0, [sp, #104]
  402eb0:	ldr	x0, [sp, #72]
  402eb4:	ldr	x1, [sp, #104]
  402eb8:	bl	401440 <getpartitions_num@plt>
  402ebc:	mov	w0, w0
  402ec0:	str	x0, [sp, #96]
  402ec4:	str	xzr, [sp, #136]
  402ec8:	str	xzr, [sp, #120]
  402ecc:	b	402f2c <ferror@plt+0x18bc>
  402ed0:	ldr	x2, [sp, #64]
  402ed4:	ldr	x1, [sp, #120]
  402ed8:	mov	x0, x1
  402edc:	lsl	x0, x0, #3
  402ee0:	add	x0, x0, x1
  402ee4:	lsl	x0, x0, #3
  402ee8:	add	x0, x2, x0
  402eec:	mov	x1, x0
  402ef0:	ldr	x0, [sp, #24]
  402ef4:	bl	401570 <strcmp@plt>
  402ef8:	cmp	w0, #0x0
  402efc:	b.ne	402f20 <ferror@plt+0x18b0>  // b.any
  402f00:	ldr	x2, [sp, #64]
  402f04:	ldr	x1, [sp, #120]
  402f08:	mov	x0, x1
  402f0c:	lsl	x0, x0, #3
  402f10:	add	x0, x0, x1
  402f14:	lsl	x0, x0, #3
  402f18:	add	x0, x2, x0
  402f1c:	str	x0, [sp, #136]
  402f20:	ldr	x0, [sp, #120]
  402f24:	add	x0, x0, #0x1
  402f28:	str	x0, [sp, #120]
  402f2c:	ldr	x1, [sp, #120]
  402f30:	ldr	x0, [sp, #96]
  402f34:	cmp	x1, x0
  402f38:	b.cc	402ed0 <ferror@plt+0x1860>  // b.lo, b.ul, b.last
  402f3c:	ldr	x0, [sp, #136]
  402f40:	cmp	x0, #0x0
  402f44:	b.ne	402f60 <ferror@plt+0x18f0>  // b.any
  402f48:	ldr	x0, [sp, #72]
  402f4c:	bl	4015a0 <free@plt>
  402f50:	ldr	x0, [sp, #64]
  402f54:	bl	4015a0 <free@plt>
  402f58:	mov	w0, #0xffffffff            	// #-1
  402f5c:	b	402fe4 <ferror@plt+0x1974>
  402f60:	ldr	x0, [sp, #136]
  402f64:	ldr	w1, [x0, #52]
  402f68:	ldr	x0, [sp, #136]
  402f6c:	ldr	x2, [x0, #40]
  402f70:	ldr	x0, [sp, #136]
  402f74:	ldr	w3, [x0, #56]
  402f78:	ldr	x0, [sp, #136]
  402f7c:	ldr	x4, [x0, #64]
  402f80:	add	x0, sp, #0x20
  402f84:	bl	4015f0 <printf@plt>
  402f88:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  402f8c:	add	x0, x0, #0x198
  402f90:	ldr	x0, [x0]
  402f94:	bl	4015b0 <fflush@plt>
  402f98:	ldr	x0, [sp, #72]
  402f9c:	bl	4015a0 <free@plt>
  402fa0:	ldr	x0, [sp, #64]
  402fa4:	bl	4015a0 <free@plt>
  402fa8:	ldr	x0, [sp, #128]
  402fac:	add	x0, x0, #0x1
  402fb0:	str	x0, [sp, #128]
  402fb4:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  402fb8:	add	x0, x0, #0x210
  402fbc:	ldr	w0, [x0]
  402fc0:	cmp	w0, #0x0
  402fc4:	b.ne	402e48 <ferror@plt+0x17d8>  // b.any
  402fc8:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  402fcc:	add	x0, x0, #0x218
  402fd0:	ldr	x0, [x0]
  402fd4:	ldr	x1, [sp, #128]
  402fd8:	cmp	x1, x0
  402fdc:	b.cc	402e48 <ferror@plt+0x17d8>  // b.lo, b.ul, b.last
  402fe0:	mov	w0, #0x0                   	// #0
  402fe4:	ldp	x29, x30, [sp], #144
  402fe8:	ret
  402fec:	sub	sp, sp, #0x130
  402ff0:	stp	x29, x30, [sp, #32]
  402ff4:	add	x29, sp, #0x20
  402ff8:	stp	x19, x20, [sp, #48]
  402ffc:	stp	x21, x22, [sp, #64]
  403000:	stp	x23, x24, [sp, #80]
  403004:	stp	x25, x26, [sp, #96]
  403008:	stp	x27, x28, [sp, #112]
  40300c:	adrp	x0, 40a000 <ferror@plt+0x8990>
  403010:	add	x0, x0, #0xf28
  403014:	bl	401620 <gettext@plt>
  403018:	str	x0, [sp, #296]
  40301c:	adrp	x0, 40a000 <ferror@plt+0x8990>
  403020:	add	x0, x0, #0xf78
  403024:	bl	401620 <gettext@plt>
  403028:	str	x0, [sp, #288]
  40302c:	adrp	x0, 40a000 <ferror@plt+0x8990>
  403030:	add	x0, x0, #0xc40
  403034:	bl	401620 <gettext@plt>
  403038:	str	x0, [sp, #280]
  40303c:	adrp	x0, 40b000 <ferror@plt+0x9990>
  403040:	add	x1, x0, #0x20
  403044:	add	x0, sp, #0xb8
  403048:	ldp	x2, x3, [x1]
  40304c:	stp	x2, x3, [x0]
  403050:	ldp	x2, x3, [x1, #16]
  403054:	stp	x2, x3, [x0, #16]
  403058:	ldr	x2, [x1, #32]
  40305c:	str	x2, [x0, #32]
  403060:	ldr	w1, [x1, #40]
  403064:	str	w1, [x0, #40]
  403068:	adrp	x0, 40b000 <ferror@plt+0x9990>
  40306c:	add	x1, x0, #0x50
  403070:	add	x0, sp, #0x88
  403074:	ldp	x2, x3, [x1]
  403078:	stp	x2, x3, [x0]
  40307c:	ldp	x2, x3, [x1, #16]
  403080:	stp	x2, x3, [x0, #16]
  403084:	ldp	x2, x3, [x1, #32]
  403088:	stp	x2, x3, [x0, #32]
  40308c:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  403090:	add	x0, x0, #0x208
  403094:	ldr	w0, [x0]
  403098:	cmp	w0, #0x0
  40309c:	b.eq	4030a8 <ferror@plt+0x1a38>  // b.none
  4030a0:	ldr	x0, [sp, #288]
  4030a4:	b	4030ac <ferror@plt+0x1a3c>
  4030a8:	ldr	x0, [sp, #296]
  4030ac:	mov	x1, x0
  4030b0:	adrp	x0, 40a000 <ferror@plt+0x8990>
  4030b4:	add	x0, x0, #0xc58
  4030b8:	bl	4015f0 <printf@plt>
  4030bc:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  4030c0:	add	x0, x0, #0x20c
  4030c4:	ldr	w0, [x0]
  4030c8:	cmp	w0, #0x0
  4030cc:	b.eq	4030e0 <ferror@plt+0x1a70>  // b.none
  4030d0:	ldr	x1, [sp, #280]
  4030d4:	adrp	x0, 40a000 <ferror@plt+0x8990>
  4030d8:	add	x0, x0, #0xc58
  4030dc:	bl	4015f0 <printf@plt>
  4030e0:	mov	w0, #0xa                   	// #10
  4030e4:	bl	401610 <putchar@plt>
  4030e8:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  4030ec:	add	x0, x0, #0x208
  4030f0:	ldr	w0, [x0]
  4030f4:	cmp	w0, #0x0
  4030f8:	b.eq	403104 <ferror@plt+0x1a94>  // b.none
  4030fc:	add	x19, sp, #0x88
  403100:	b	403108 <ferror@plt+0x1a98>
  403104:	add	x19, sp, #0xb8
  403108:	adrp	x0, 40a000 <ferror@plt+0x8990>
  40310c:	add	x0, x0, #0xfe8
  403110:	bl	401620 <gettext@plt>
  403114:	mov	x23, x0
  403118:	adrp	x0, 40a000 <ferror@plt+0x8990>
  40311c:	add	x0, x0, #0xff0
  403120:	bl	401620 <gettext@plt>
  403124:	mov	x24, x0
  403128:	adrp	x0, 40a000 <ferror@plt+0x8990>
  40312c:	add	x0, x0, #0xff8
  403130:	bl	401620 <gettext@plt>
  403134:	mov	x25, x0
  403138:	adrp	x0, 40b000 <ferror@plt+0x9990>
  40313c:	add	x0, x0, #0x0
  403140:	bl	401620 <gettext@plt>
  403144:	mov	x26, x0
  403148:	adrp	x0, 40a000 <ferror@plt+0x8990>
  40314c:	add	x0, x0, #0xfe8
  403150:	bl	401620 <gettext@plt>
  403154:	mov	x27, x0
  403158:	adrp	x0, 40a000 <ferror@plt+0x8990>
  40315c:	add	x0, x0, #0xff0
  403160:	bl	401620 <gettext@plt>
  403164:	mov	x28, x0
  403168:	adrp	x0, 40a000 <ferror@plt+0x8990>
  40316c:	add	x0, x0, #0xff8
  403170:	bl	401620 <gettext@plt>
  403174:	mov	x20, x0
  403178:	adrp	x0, 40b000 <ferror@plt+0x9990>
  40317c:	add	x0, x0, #0x0
  403180:	bl	401620 <gettext@plt>
  403184:	mov	x21, x0
  403188:	adrp	x0, 40b000 <ferror@plt+0x9990>
  40318c:	add	x0, x0, #0x8
  403190:	bl	401620 <gettext@plt>
  403194:	mov	x22, x0
  403198:	adrp	x0, 40b000 <ferror@plt+0x9990>
  40319c:	add	x0, x0, #0x10
  4031a0:	bl	401620 <gettext@plt>
  4031a4:	str	x0, [sp, #24]
  4031a8:	str	x22, [sp, #16]
  4031ac:	str	x21, [sp, #8]
  4031b0:	str	x20, [sp]
  4031b4:	mov	x7, x28
  4031b8:	mov	x6, x27
  4031bc:	mov	x5, x26
  4031c0:	mov	x4, x25
  4031c4:	mov	x3, x24
  4031c8:	mov	x2, x23
  4031cc:	adrp	x0, 40b000 <ferror@plt+0x9990>
  4031d0:	add	x1, x0, #0x18
  4031d4:	mov	x0, x19
  4031d8:	bl	4015f0 <printf@plt>
  4031dc:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  4031e0:	add	x0, x0, #0x20c
  4031e4:	ldr	w0, [x0]
  4031e8:	cmp	w0, #0x0
  4031ec:	b.eq	403268 <ferror@plt+0x1bf8>  // b.none
  4031f0:	add	x0, sp, #0x108
  4031f4:	bl	4014d0 <time@plt>
  4031f8:	add	x0, sp, #0x108
  4031fc:	bl	4014a0 <localtime@plt>
  403200:	str	x0, [sp, #272]
  403204:	add	x4, sp, #0xe8
  403208:	ldr	x3, [sp, #272]
  40320c:	adrp	x0, 40a000 <ferror@plt+0x8990>
  403210:	add	x2, x0, #0xcf8
  403214:	mov	x1, #0x20                  	// #32
  403218:	mov	x0, x4
  40321c:	bl	401470 <strftime@plt>
  403220:	cmp	x0, #0x0
  403224:	b.eq	403240 <ferror@plt+0x1bd0>  // b.none
  403228:	ldr	x0, [sp, #280]
  40322c:	bl	401400 <strlen@plt>
  403230:	sub	x0, x0, #0x1
  403234:	add	x1, sp, #0xe8
  403238:	strb	wzr, [x1, x0]
  40323c:	b	403244 <ferror@plt+0x1bd4>
  403240:	strb	wzr, [sp, #232]
  403244:	ldr	x0, [sp, #280]
  403248:	bl	401400 <strlen@plt>
  40324c:	sub	w0, w0, #0x1
  403250:	mov	w1, w0
  403254:	add	x0, sp, #0xe8
  403258:	mov	x2, x0
  40325c:	adrp	x0, 40a000 <ferror@plt+0x8990>
  403260:	add	x0, x0, #0xd00
  403264:	bl	4015f0 <printf@plt>
  403268:	mov	w0, #0xa                   	// #10
  40326c:	bl	401610 <putchar@plt>
  403270:	nop
  403274:	ldp	x19, x20, [sp, #48]
  403278:	ldp	x21, x22, [sp, #64]
  40327c:	ldp	x23, x24, [sp, #80]
  403280:	ldp	x25, x26, [sp, #96]
  403284:	ldp	x27, x28, [sp, #112]
  403288:	ldp	x29, x30, [sp, #32]
  40328c:	add	sp, sp, #0x130
  403290:	ret
  403294:	sub	sp, sp, #0x120
  403298:	stp	x29, x30, [sp, #32]
  40329c:	add	x29, sp, #0x20
  4032a0:	adrp	x0, 40b000 <ferror@plt+0x9990>
  4032a4:	add	x1, x0, #0xc8
  4032a8:	add	x0, sp, #0xa8
  4032ac:	ldp	x2, x3, [x1]
  4032b0:	stp	x2, x3, [x0]
  4032b4:	ldp	x2, x3, [x1, #16]
  4032b8:	stp	x2, x3, [x0, #16]
  4032bc:	ldp	x2, x3, [x1, #32]
  4032c0:	stp	x2, x3, [x0, #32]
  4032c4:	ldrb	w1, [x1, #48]
  4032c8:	strb	w1, [x0, #48]
  4032cc:	adrp	x0, 40b000 <ferror@plt+0x9990>
  4032d0:	add	x1, x0, #0x100
  4032d4:	add	x0, sp, #0x70
  4032d8:	ldp	x2, x3, [x1]
  4032dc:	stp	x2, x3, [x0]
  4032e0:	ldp	x2, x3, [x1, #16]
  4032e4:	stp	x2, x3, [x0, #16]
  4032e8:	ldp	x2, x3, [x1, #32]
  4032ec:	stp	x2, x3, [x0, #32]
  4032f0:	add	x1, x1, #0x2d
  4032f4:	add	x0, x0, #0x2d
  4032f8:	ldr	x1, [x1]
  4032fc:	str	x1, [x0]
  403300:	adrp	x0, 40a000 <ferror@plt+0x8990>
  403304:	add	x1, x0, #0xea8
  403308:	adrp	x0, 40a000 <ferror@plt+0x8990>
  40330c:	add	x0, x0, #0xeb0
  403310:	bl	4014c0 <fopen@plt>
  403314:	str	x0, [sp, #256]
  403318:	ldr	x0, [sp, #256]
  40331c:	cmp	x0, #0x0
  403320:	b.eq	403af8 <ferror@plt+0x2488>  // b.none
  403324:	ldr	x0, [sp, #256]
  403328:	bl	4014b0 <fclose@plt>
  40332c:	add	x1, sp, #0x60
  403330:	add	x0, sp, #0x68
  403334:	bl	401530 <getdiskstat@plt>
  403338:	mov	w0, w0
  40333c:	str	x0, [sp, #248]
  403340:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  403344:	add	x0, x0, #0x20c
  403348:	ldr	w0, [x0]
  40334c:	cmp	w0, #0x0
  403350:	b.eq	403384 <ferror@plt+0x1d14>  // b.none
  403354:	add	x0, sp, #0x58
  403358:	bl	4014d0 <time@plt>
  40335c:	add	x0, sp, #0x58
  403360:	bl	4014a0 <localtime@plt>
  403364:	str	x0, [sp, #240]
  403368:	add	x4, sp, #0x38
  40336c:	ldr	x3, [sp, #240]
  403370:	adrp	x0, 40a000 <ferror@plt+0x8990>
  403374:	add	x2, x0, #0xd98
  403378:	mov	x1, #0x20                  	// #32
  40337c:	mov	x0, x4
  403380:	bl	401470 <strftime@plt>
  403384:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  403388:	add	x0, x0, #0x168
  40338c:	ldr	w0, [x0]
  403390:	cmp	w0, #0x0
  403394:	b.ne	40339c <ferror@plt+0x1d2c>  // b.any
  403398:	bl	402fec <ferror@plt+0x197c>
  40339c:	str	xzr, [sp, #264]
  4033a0:	b	4036cc <ferror@plt+0x205c>
  4033a4:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  4033a8:	add	x0, x0, #0x168
  4033ac:	ldr	w0, [x0]
  4033b0:	cmp	w0, #0x0
  4033b4:	b.eq	4033e4 <ferror@plt+0x1d74>  // b.none
  4033b8:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  4033bc:	add	x0, x0, #0x220
  4033c0:	ldr	w0, [x0]
  4033c4:	mov	w1, w0
  4033c8:	ldr	x0, [sp, #264]
  4033cc:	udiv	x2, x0, x1
  4033d0:	mul	x1, x2, x1
  4033d4:	sub	x0, x0, x1
  4033d8:	cmp	x0, #0x0
  4033dc:	b.ne	4033e4 <ferror@plt+0x1d74>  // b.any
  4033e0:	bl	402fec <ferror@plt+0x197c>
  4033e4:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  4033e8:	add	x0, x0, #0x208
  4033ec:	ldr	w0, [x0]
  4033f0:	cmp	w0, #0x0
  4033f4:	b.eq	403400 <ferror@plt+0x1d90>  // b.none
  4033f8:	add	x8, sp, #0x70
  4033fc:	b	403404 <ferror@plt+0x1d94>
  403400:	add	x8, sp, #0xa8
  403404:	ldr	x2, [sp, #104]
  403408:	ldr	x1, [sp, #264]
  40340c:	mov	x0, x1
  403410:	lsl	x0, x0, #1
  403414:	add	x0, x0, x1
  403418:	lsl	x0, x0, #2
  40341c:	sub	x0, x0, x1
  403420:	lsl	x0, x0, #3
  403424:	add	x0, x2, x0
  403428:	add	x9, x0, #0x10
  40342c:	ldr	x2, [sp, #104]
  403430:	ldr	x1, [sp, #264]
  403434:	mov	x0, x1
  403438:	lsl	x0, x0, #1
  40343c:	add	x0, x0, x1
  403440:	lsl	x0, x0, #2
  403444:	sub	x0, x0, x1
  403448:	lsl	x0, x0, #3
  40344c:	add	x0, x2, x0
  403450:	ldr	w10, [x0, #76]
  403454:	ldr	x2, [sp, #104]
  403458:	ldr	x1, [sp, #264]
  40345c:	mov	x0, x1
  403460:	lsl	x0, x0, #1
  403464:	add	x0, x0, x1
  403468:	lsl	x0, x0, #2
  40346c:	sub	x0, x0, x1
  403470:	lsl	x0, x0, #3
  403474:	add	x0, x2, x0
  403478:	ldr	w11, [x0, #52]
  40347c:	ldr	x2, [sp, #104]
  403480:	ldr	x1, [sp, #264]
  403484:	mov	x0, x1
  403488:	lsl	x0, x0, #1
  40348c:	add	x0, x0, x1
  403490:	lsl	x0, x0, #2
  403494:	sub	x0, x0, x1
  403498:	lsl	x0, x0, #3
  40349c:	add	x0, x2, x0
  4034a0:	ldr	x12, [x0]
  4034a4:	ldr	x2, [sp, #104]
  4034a8:	ldr	x1, [sp, #264]
  4034ac:	mov	x0, x1
  4034b0:	lsl	x0, x0, #1
  4034b4:	add	x0, x0, x1
  4034b8:	lsl	x0, x0, #2
  4034bc:	sub	x0, x0, x1
  4034c0:	lsl	x0, x0, #3
  4034c4:	add	x0, x2, x0
  4034c8:	ldr	w13, [x0, #60]
  4034cc:	ldr	x2, [sp, #104]
  4034d0:	ldr	x1, [sp, #264]
  4034d4:	mov	x0, x1
  4034d8:	lsl	x0, x0, #1
  4034dc:	add	x0, x0, x1
  4034e0:	lsl	x0, x0, #2
  4034e4:	sub	x0, x0, x1
  4034e8:	lsl	x0, x0, #3
  4034ec:	add	x0, x2, x0
  4034f0:	ldr	w6, [x0, #84]
  4034f4:	ldr	x2, [sp, #104]
  4034f8:	ldr	x1, [sp, #264]
  4034fc:	mov	x0, x1
  403500:	lsl	x0, x0, #1
  403504:	add	x0, x0, x1
  403508:	lsl	x0, x0, #2
  40350c:	sub	x0, x0, x1
  403510:	lsl	x0, x0, #3
  403514:	add	x0, x2, x0
  403518:	ldr	w7, [x0, #56]
  40351c:	ldr	x2, [sp, #104]
  403520:	ldr	x1, [sp, #264]
  403524:	mov	x0, x1
  403528:	lsl	x0, x0, #1
  40352c:	add	x0, x0, x1
  403530:	lsl	x0, x0, #2
  403534:	sub	x0, x0, x1
  403538:	lsl	x0, x0, #3
  40353c:	add	x0, x2, x0
  403540:	ldr	x3, [x0, #8]
  403544:	ldr	x2, [sp, #104]
  403548:	ldr	x1, [sp, #264]
  40354c:	mov	x0, x1
  403550:	lsl	x0, x0, #1
  403554:	add	x0, x0, x1
  403558:	lsl	x0, x0, #2
  40355c:	sub	x0, x0, x1
  403560:	lsl	x0, x0, #3
  403564:	add	x0, x2, x0
  403568:	ldr	w4, [x0, #68]
  40356c:	ldr	x2, [sp, #104]
  403570:	ldr	x1, [sp, #264]
  403574:	mov	x0, x1
  403578:	lsl	x0, x0, #1
  40357c:	add	x0, x0, x1
  403580:	lsl	x0, x0, #2
  403584:	sub	x0, x0, x1
  403588:	lsl	x0, x0, #3
  40358c:	add	x0, x2, x0
  403590:	ldr	w0, [x0, #48]
  403594:	cmp	w0, #0x0
  403598:	b.eq	4035dc <ferror@plt+0x1f6c>  // b.none
  40359c:	ldr	x2, [sp, #104]
  4035a0:	ldr	x1, [sp, #264]
  4035a4:	mov	x0, x1
  4035a8:	lsl	x0, x0, #1
  4035ac:	add	x0, x0, x1
  4035b0:	lsl	x0, x0, #2
  4035b4:	sub	x0, x0, x1
  4035b8:	lsl	x0, x0, #3
  4035bc:	add	x0, x2, x0
  4035c0:	ldr	w1, [x0, #48]
  4035c4:	mov	w0, #0x4dd3                	// #19923
  4035c8:	movk	w0, #0x1062, lsl #16
  4035cc:	umull	x0, w1, w0
  4035d0:	lsr	x0, x0, #32
  4035d4:	lsr	w2, w0, #6
  4035d8:	b	4035e0 <ferror@plt+0x1f70>
  4035dc:	mov	w2, #0x0                   	// #0
  4035e0:	ldr	x5, [sp, #104]
  4035e4:	ldr	x1, [sp, #264]
  4035e8:	mov	x0, x1
  4035ec:	lsl	x0, x0, #1
  4035f0:	add	x0, x0, x1
  4035f4:	lsl	x0, x0, #2
  4035f8:	sub	x0, x0, x1
  4035fc:	lsl	x0, x0, #3
  403600:	add	x0, x5, x0
  403604:	ldr	w0, [x0, #64]
  403608:	cmp	w0, #0x0
  40360c:	b.eq	403650 <ferror@plt+0x1fe0>  // b.none
  403610:	ldr	x5, [sp, #104]
  403614:	ldr	x1, [sp, #264]
  403618:	mov	x0, x1
  40361c:	lsl	x0, x0, #1
  403620:	add	x0, x0, x1
  403624:	lsl	x0, x0, #2
  403628:	sub	x0, x0, x1
  40362c:	lsl	x0, x0, #3
  403630:	add	x0, x5, x0
  403634:	ldr	w1, [x0, #64]
  403638:	mov	w0, #0x4dd3                	// #19923
  40363c:	movk	w0, #0x1062, lsl #16
  403640:	umull	x0, w1, w0
  403644:	lsr	x0, x0, #32
  403648:	lsr	w0, w0, #6
  40364c:	b	403654 <ferror@plt+0x1fe4>
  403650:	mov	w0, #0x0                   	// #0
  403654:	str	w0, [sp, #24]
  403658:	str	w2, [sp, #16]
  40365c:	str	w4, [sp, #8]
  403660:	str	x3, [sp]
  403664:	mov	w5, w13
  403668:	mov	x4, x12
  40366c:	mov	w3, w11
  403670:	mov	w2, w10
  403674:	mov	x1, x9
  403678:	mov	x0, x8
  40367c:	bl	4015f0 <printf@plt>
  403680:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  403684:	add	x0, x0, #0x20c
  403688:	ldr	w0, [x0]
  40368c:	cmp	w0, #0x0
  403690:	b.eq	4036a8 <ferror@plt+0x2038>  // b.none
  403694:	add	x0, sp, #0x38
  403698:	mov	x1, x0
  40369c:	adrp	x0, 40a000 <ferror@plt+0x8990>
  4036a0:	add	x0, x0, #0xdb0
  4036a4:	bl	4015f0 <printf@plt>
  4036a8:	mov	w0, #0xa                   	// #10
  4036ac:	bl	401610 <putchar@plt>
  4036b0:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  4036b4:	add	x0, x0, #0x198
  4036b8:	ldr	x0, [x0]
  4036bc:	bl	4015b0 <fflush@plt>
  4036c0:	ldr	x0, [sp, #264]
  4036c4:	add	x0, x0, #0x1
  4036c8:	str	x0, [sp, #264]
  4036cc:	ldr	x1, [sp, #264]
  4036d0:	ldr	x0, [sp, #248]
  4036d4:	cmp	x1, x0
  4036d8:	b.cc	4033a4 <ferror@plt+0x1d34>  // b.lo, b.ul, b.last
  4036dc:	ldr	x0, [sp, #104]
  4036e0:	bl	4015a0 <free@plt>
  4036e4:	ldr	x0, [sp, #96]
  4036e8:	bl	4015a0 <free@plt>
  4036ec:	mov	x0, #0x1                   	// #1
  4036f0:	str	x0, [sp, #272]
  4036f4:	b	403ac8 <ferror@plt+0x2458>
  4036f8:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  4036fc:	add	x0, x0, #0x164
  403700:	ldr	w0, [x0]
  403704:	bl	401500 <sleep@plt>
  403708:	add	x1, sp, #0x60
  40370c:	add	x0, sp, #0x68
  403710:	bl	401530 <getdiskstat@plt>
  403714:	mov	w0, w0
  403718:	str	x0, [sp, #248]
  40371c:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  403720:	add	x0, x0, #0x20c
  403724:	ldr	w0, [x0]
  403728:	cmp	w0, #0x0
  40372c:	b.eq	403760 <ferror@plt+0x20f0>  // b.none
  403730:	add	x0, sp, #0x58
  403734:	bl	4014d0 <time@plt>
  403738:	add	x0, sp, #0x58
  40373c:	bl	4014a0 <localtime@plt>
  403740:	str	x0, [sp, #240]
  403744:	add	x4, sp, #0x38
  403748:	ldr	x3, [sp, #240]
  40374c:	adrp	x0, 40a000 <ferror@plt+0x8990>
  403750:	add	x2, x0, #0xd98
  403754:	mov	x1, #0x20                  	// #32
  403758:	mov	x0, x4
  40375c:	bl	401470 <strftime@plt>
  403760:	str	xzr, [sp, #280]
  403764:	b	403a9c <ferror@plt+0x242c>
  403768:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  40376c:	add	x0, x0, #0x168
  403770:	ldr	w0, [x0]
  403774:	cmp	w0, #0x0
  403778:	b.eq	4037a8 <ferror@plt+0x2138>  // b.none
  40377c:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  403780:	add	x0, x0, #0x220
  403784:	ldr	w0, [x0]
  403788:	mov	w1, w0
  40378c:	ldr	x0, [sp, #264]
  403790:	udiv	x2, x0, x1
  403794:	mul	x1, x2, x1
  403798:	sub	x0, x0, x1
  40379c:	cmp	x0, #0x0
  4037a0:	b.ne	4037a8 <ferror@plt+0x2138>  // b.any
  4037a4:	bl	402fec <ferror@plt+0x197c>
  4037a8:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  4037ac:	add	x0, x0, #0x208
  4037b0:	ldr	w0, [x0]
  4037b4:	cmp	w0, #0x0
  4037b8:	b.eq	4037c4 <ferror@plt+0x2154>  // b.none
  4037bc:	add	x8, sp, #0x70
  4037c0:	b	4037c8 <ferror@plt+0x2158>
  4037c4:	add	x8, sp, #0xa8
  4037c8:	ldr	x2, [sp, #104]
  4037cc:	ldr	x1, [sp, #280]
  4037d0:	mov	x0, x1
  4037d4:	lsl	x0, x0, #1
  4037d8:	add	x0, x0, x1
  4037dc:	lsl	x0, x0, #2
  4037e0:	sub	x0, x0, x1
  4037e4:	lsl	x0, x0, #3
  4037e8:	add	x0, x2, x0
  4037ec:	add	x9, x0, #0x10
  4037f0:	ldr	x2, [sp, #104]
  4037f4:	ldr	x1, [sp, #280]
  4037f8:	mov	x0, x1
  4037fc:	lsl	x0, x0, #1
  403800:	add	x0, x0, x1
  403804:	lsl	x0, x0, #2
  403808:	sub	x0, x0, x1
  40380c:	lsl	x0, x0, #3
  403810:	add	x0, x2, x0
  403814:	ldr	w10, [x0, #76]
  403818:	ldr	x2, [sp, #104]
  40381c:	ldr	x1, [sp, #280]
  403820:	mov	x0, x1
  403824:	lsl	x0, x0, #1
  403828:	add	x0, x0, x1
  40382c:	lsl	x0, x0, #2
  403830:	sub	x0, x0, x1
  403834:	lsl	x0, x0, #3
  403838:	add	x0, x2, x0
  40383c:	ldr	w11, [x0, #52]
  403840:	ldr	x2, [sp, #104]
  403844:	ldr	x1, [sp, #280]
  403848:	mov	x0, x1
  40384c:	lsl	x0, x0, #1
  403850:	add	x0, x0, x1
  403854:	lsl	x0, x0, #2
  403858:	sub	x0, x0, x1
  40385c:	lsl	x0, x0, #3
  403860:	add	x0, x2, x0
  403864:	ldr	x12, [x0]
  403868:	ldr	x2, [sp, #104]
  40386c:	ldr	x1, [sp, #280]
  403870:	mov	x0, x1
  403874:	lsl	x0, x0, #1
  403878:	add	x0, x0, x1
  40387c:	lsl	x0, x0, #2
  403880:	sub	x0, x0, x1
  403884:	lsl	x0, x0, #3
  403888:	add	x0, x2, x0
  40388c:	ldr	w13, [x0, #60]
  403890:	ldr	x2, [sp, #104]
  403894:	ldr	x1, [sp, #280]
  403898:	mov	x0, x1
  40389c:	lsl	x0, x0, #1
  4038a0:	add	x0, x0, x1
  4038a4:	lsl	x0, x0, #2
  4038a8:	sub	x0, x0, x1
  4038ac:	lsl	x0, x0, #3
  4038b0:	add	x0, x2, x0
  4038b4:	ldr	w6, [x0, #84]
  4038b8:	ldr	x2, [sp, #104]
  4038bc:	ldr	x1, [sp, #280]
  4038c0:	mov	x0, x1
  4038c4:	lsl	x0, x0, #1
  4038c8:	add	x0, x0, x1
  4038cc:	lsl	x0, x0, #2
  4038d0:	sub	x0, x0, x1
  4038d4:	lsl	x0, x0, #3
  4038d8:	add	x0, x2, x0
  4038dc:	ldr	w7, [x0, #56]
  4038e0:	ldr	x2, [sp, #104]
  4038e4:	ldr	x1, [sp, #280]
  4038e8:	mov	x0, x1
  4038ec:	lsl	x0, x0, #1
  4038f0:	add	x0, x0, x1
  4038f4:	lsl	x0, x0, #2
  4038f8:	sub	x0, x0, x1
  4038fc:	lsl	x0, x0, #3
  403900:	add	x0, x2, x0
  403904:	ldr	x3, [x0, #8]
  403908:	ldr	x2, [sp, #104]
  40390c:	ldr	x1, [sp, #280]
  403910:	mov	x0, x1
  403914:	lsl	x0, x0, #1
  403918:	add	x0, x0, x1
  40391c:	lsl	x0, x0, #2
  403920:	sub	x0, x0, x1
  403924:	lsl	x0, x0, #3
  403928:	add	x0, x2, x0
  40392c:	ldr	w4, [x0, #68]
  403930:	ldr	x2, [sp, #104]
  403934:	ldr	x1, [sp, #280]
  403938:	mov	x0, x1
  40393c:	lsl	x0, x0, #1
  403940:	add	x0, x0, x1
  403944:	lsl	x0, x0, #2
  403948:	sub	x0, x0, x1
  40394c:	lsl	x0, x0, #3
  403950:	add	x0, x2, x0
  403954:	ldr	w0, [x0, #48]
  403958:	cmp	w0, #0x0
  40395c:	b.eq	4039a0 <ferror@plt+0x2330>  // b.none
  403960:	ldr	x2, [sp, #104]
  403964:	ldr	x1, [sp, #280]
  403968:	mov	x0, x1
  40396c:	lsl	x0, x0, #1
  403970:	add	x0, x0, x1
  403974:	lsl	x0, x0, #2
  403978:	sub	x0, x0, x1
  40397c:	lsl	x0, x0, #3
  403980:	add	x0, x2, x0
  403984:	ldr	w1, [x0, #48]
  403988:	mov	w0, #0x4dd3                	// #19923
  40398c:	movk	w0, #0x1062, lsl #16
  403990:	umull	x0, w1, w0
  403994:	lsr	x0, x0, #32
  403998:	lsr	w2, w0, #6
  40399c:	b	4039a4 <ferror@plt+0x2334>
  4039a0:	mov	w2, #0x0                   	// #0
  4039a4:	ldr	x5, [sp, #104]
  4039a8:	ldr	x1, [sp, #280]
  4039ac:	mov	x0, x1
  4039b0:	lsl	x0, x0, #1
  4039b4:	add	x0, x0, x1
  4039b8:	lsl	x0, x0, #2
  4039bc:	sub	x0, x0, x1
  4039c0:	lsl	x0, x0, #3
  4039c4:	add	x0, x5, x0
  4039c8:	ldr	w0, [x0, #64]
  4039cc:	cmp	w0, #0x0
  4039d0:	b.eq	403a14 <ferror@plt+0x23a4>  // b.none
  4039d4:	ldr	x5, [sp, #104]
  4039d8:	ldr	x1, [sp, #280]
  4039dc:	mov	x0, x1
  4039e0:	lsl	x0, x0, #1
  4039e4:	add	x0, x0, x1
  4039e8:	lsl	x0, x0, #2
  4039ec:	sub	x0, x0, x1
  4039f0:	lsl	x0, x0, #3
  4039f4:	add	x0, x5, x0
  4039f8:	ldr	w1, [x0, #64]
  4039fc:	mov	w0, #0x4dd3                	// #19923
  403a00:	movk	w0, #0x1062, lsl #16
  403a04:	umull	x0, w1, w0
  403a08:	lsr	x0, x0, #32
  403a0c:	lsr	w0, w0, #6
  403a10:	b	403a18 <ferror@plt+0x23a8>
  403a14:	mov	w0, #0x0                   	// #0
  403a18:	str	w0, [sp, #24]
  403a1c:	str	w2, [sp, #16]
  403a20:	str	w4, [sp, #8]
  403a24:	str	x3, [sp]
  403a28:	mov	w5, w13
  403a2c:	mov	x4, x12
  403a30:	mov	w3, w11
  403a34:	mov	w2, w10
  403a38:	mov	x1, x9
  403a3c:	mov	x0, x8
  403a40:	bl	4015f0 <printf@plt>
  403a44:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  403a48:	add	x0, x0, #0x20c
  403a4c:	ldr	w0, [x0]
  403a50:	cmp	w0, #0x0
  403a54:	b.eq	403a6c <ferror@plt+0x23fc>  // b.none
  403a58:	add	x0, sp, #0x38
  403a5c:	mov	x1, x0
  403a60:	adrp	x0, 40a000 <ferror@plt+0x8990>
  403a64:	add	x0, x0, #0xdb0
  403a68:	bl	4015f0 <printf@plt>
  403a6c:	mov	w0, #0xa                   	// #10
  403a70:	bl	401610 <putchar@plt>
  403a74:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  403a78:	add	x0, x0, #0x198
  403a7c:	ldr	x0, [x0]
  403a80:	bl	4015b0 <fflush@plt>
  403a84:	ldr	x0, [sp, #280]
  403a88:	add	x0, x0, #0x1
  403a8c:	str	x0, [sp, #280]
  403a90:	ldr	x0, [sp, #264]
  403a94:	add	x0, x0, #0x1
  403a98:	str	x0, [sp, #264]
  403a9c:	ldr	x1, [sp, #280]
  403aa0:	ldr	x0, [sp, #248]
  403aa4:	cmp	x1, x0
  403aa8:	b.cc	403768 <ferror@plt+0x20f8>  // b.lo, b.ul, b.last
  403aac:	ldr	x0, [sp, #104]
  403ab0:	bl	4015a0 <free@plt>
  403ab4:	ldr	x0, [sp, #96]
  403ab8:	bl	4015a0 <free@plt>
  403abc:	ldr	x0, [sp, #272]
  403ac0:	add	x0, x0, #0x1
  403ac4:	str	x0, [sp, #272]
  403ac8:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  403acc:	add	x0, x0, #0x210
  403ad0:	ldr	w0, [x0]
  403ad4:	cmp	w0, #0x0
  403ad8:	b.ne	4036f8 <ferror@plt+0x2088>  // b.any
  403adc:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  403ae0:	add	x0, x0, #0x218
  403ae4:	ldr	x0, [x0]
  403ae8:	ldr	x1, [sp, #272]
  403aec:	cmp	x1, x0
  403af0:	b.cc	4036f8 <ferror@plt+0x2088>  // b.lo, b.ul, b.last
  403af4:	b	403b2c <ferror@plt+0x24bc>
  403af8:	adrp	x0, 40b000 <ferror@plt+0x9990>
  403afc:	add	x0, x0, #0x80
  403b00:	bl	401620 <gettext@plt>
  403b04:	mov	x1, x0
  403b08:	mov	w0, #0x1                   	// #1
  403b0c:	str	w0, [sp, #236]
  403b10:	str	wzr, [sp, #232]
  403b14:	str	x1, [sp, #224]
  403b18:	ldr	x2, [sp, #224]
  403b1c:	ldr	w1, [sp, #232]
  403b20:	ldr	w0, [sp, #236]
  403b24:	bl	401430 <error@plt>
  403b28:	nop
  403b2c:	nop
  403b30:	ldp	x29, x30, [sp, #32]
  403b34:	add	sp, sp, #0x120
  403b38:	ret
  403b3c:	stp	x29, x30, [sp, #-48]!
  403b40:	mov	x29, sp
  403b44:	stp	x19, x20, [sp, #16]
  403b48:	stp	x21, x22, [sp, #32]
  403b4c:	adrp	x0, 40b000 <ferror@plt+0x9990>
  403b50:	add	x0, x0, #0x138
  403b54:	bl	401620 <gettext@plt>
  403b58:	mov	x19, x0
  403b5c:	adrp	x0, 40b000 <ferror@plt+0x9990>
  403b60:	add	x0, x0, #0x140
  403b64:	bl	401620 <gettext@plt>
  403b68:	mov	x20, x0
  403b6c:	adrp	x0, 40b000 <ferror@plt+0x9990>
  403b70:	add	x0, x0, #0x148
  403b74:	bl	401620 <gettext@plt>
  403b78:	mov	x21, x0
  403b7c:	adrp	x0, 40b000 <ferror@plt+0x9990>
  403b80:	add	x0, x0, #0x150
  403b84:	bl	401620 <gettext@plt>
  403b88:	mov	x22, x0
  403b8c:	adrp	x0, 40b000 <ferror@plt+0x9990>
  403b90:	add	x0, x0, #0x158
  403b94:	bl	401620 <gettext@plt>
  403b98:	mov	x5, x0
  403b9c:	mov	x4, x22
  403ba0:	mov	x3, x21
  403ba4:	mov	x2, x20
  403ba8:	mov	x1, x19
  403bac:	adrp	x0, 40b000 <ferror@plt+0x9990>
  403bb0:	add	x0, x0, #0x160
  403bb4:	bl	4015f0 <printf@plt>
  403bb8:	nop
  403bbc:	ldp	x19, x20, [sp, #16]
  403bc0:	ldp	x21, x22, [sp, #32]
  403bc4:	ldp	x29, x30, [sp], #48
  403bc8:	ret
  403bcc:	stp	x29, x30, [sp, #-112]!
  403bd0:	mov	x29, sp
  403bd4:	adrp	x0, 40b000 <ferror@plt+0x9990>
  403bd8:	add	x0, x0, #0x1d8
  403bdc:	add	x2, sp, #0x18
  403be0:	mov	x3, x0
  403be4:	ldp	x0, x1, [x3]
  403be8:	stp	x0, x1, [x2]
  403bec:	add	x1, x3, #0xf
  403bf0:	add	x0, x2, #0xf
  403bf4:	ldr	x1, [x1]
  403bf8:	str	x1, [x0]
  403bfc:	adrp	x0, 40a000 <ferror@plt+0x8990>
  403c00:	add	x1, x0, #0xea8
  403c04:	adrp	x0, 40b000 <ferror@plt+0x9990>
  403c08:	add	x0, x0, #0x178
  403c0c:	bl	4014c0 <fopen@plt>
  403c10:	str	x0, [sp, #80]
  403c14:	ldr	x0, [sp, #80]
  403c18:	cmp	x0, #0x0
  403c1c:	b.ne	403c4c <ferror@plt+0x25dc>  // b.any
  403c20:	adrp	x0, 40b000 <ferror@plt+0x9990>
  403c24:	add	x0, x0, #0x188
  403c28:	bl	401620 <gettext@plt>
  403c2c:	str	wzr, [sp, #68]
  403c30:	str	wzr, [sp, #64]
  403c34:	str	x0, [sp, #56]
  403c38:	ldr	x2, [sp, #56]
  403c3c:	ldr	w1, [sp, #64]
  403c40:	ldr	w0, [sp, #68]
  403c44:	bl	401430 <error@plt>
  403c48:	b	403eb4 <ferror@plt+0x2844>
  403c4c:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  403c50:	add	x0, x0, #0x168
  403c54:	ldr	w0, [x0]
  403c58:	cmp	w0, #0x0
  403c5c:	b.ne	403c64 <ferror@plt+0x25f4>  // b.any
  403c60:	bl	403b3c <ferror@plt+0x24cc>
  403c64:	add	x0, sp, #0x30
  403c68:	bl	401660 <getslabinfo@plt>
  403c6c:	mov	w0, w0
  403c70:	str	x0, [sp, #72]
  403c74:	str	xzr, [sp, #88]
  403c78:	b	403d3c <ferror@plt+0x26cc>
  403c7c:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  403c80:	add	x0, x0, #0x168
  403c84:	ldr	w0, [x0]
  403c88:	cmp	w0, #0x0
  403c8c:	b.eq	403cbc <ferror@plt+0x264c>  // b.none
  403c90:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  403c94:	add	x0, x0, #0x220
  403c98:	ldr	w0, [x0]
  403c9c:	mov	w1, w0
  403ca0:	ldr	x0, [sp, #88]
  403ca4:	udiv	x2, x0, x1
  403ca8:	mul	x1, x2, x1
  403cac:	sub	x0, x0, x1
  403cb0:	cmp	x0, #0x0
  403cb4:	b.ne	403cbc <ferror@plt+0x264c>  // b.any
  403cb8:	bl	403b3c <ferror@plt+0x24cc>
  403cbc:	ldr	x1, [sp, #48]
  403cc0:	ldr	x0, [sp, #88]
  403cc4:	lsl	x0, x0, #6
  403cc8:	add	x0, x1, x0
  403ccc:	mov	x6, x0
  403cd0:	ldr	x1, [sp, #48]
  403cd4:	ldr	x0, [sp, #88]
  403cd8:	lsl	x0, x0, #6
  403cdc:	add	x0, x1, x0
  403ce0:	ldr	w2, [x0, #48]
  403ce4:	ldr	x1, [sp, #48]
  403ce8:	ldr	x0, [sp, #88]
  403cec:	lsl	x0, x0, #6
  403cf0:	add	x0, x1, x0
  403cf4:	ldr	w3, [x0, #52]
  403cf8:	ldr	x1, [sp, #48]
  403cfc:	ldr	x0, [sp, #88]
  403d00:	lsl	x0, x0, #6
  403d04:	add	x0, x1, x0
  403d08:	ldr	w4, [x0, #56]
  403d0c:	ldr	x1, [sp, #48]
  403d10:	ldr	x0, [sp, #88]
  403d14:	lsl	x0, x0, #6
  403d18:	add	x0, x1, x0
  403d1c:	ldr	w1, [x0, #60]
  403d20:	add	x0, sp, #0x18
  403d24:	mov	w5, w1
  403d28:	mov	x1, x6
  403d2c:	bl	4015f0 <printf@plt>
  403d30:	ldr	x0, [sp, #88]
  403d34:	add	x0, x0, #0x1
  403d38:	str	x0, [sp, #88]
  403d3c:	ldr	x1, [sp, #88]
  403d40:	ldr	x0, [sp, #72]
  403d44:	cmp	x1, x0
  403d48:	b.cc	403c7c <ferror@plt+0x260c>  // b.lo, b.ul, b.last
  403d4c:	ldr	x0, [sp, #48]
  403d50:	bl	4015a0 <free@plt>
  403d54:	mov	x0, #0x1                   	// #1
  403d58:	str	x0, [sp, #96]
  403d5c:	mov	x0, #0x1                   	// #1
  403d60:	str	x0, [sp, #88]
  403d64:	b	403e80 <ferror@plt+0x2810>
  403d68:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  403d6c:	add	x0, x0, #0x164
  403d70:	ldr	w0, [x0]
  403d74:	bl	401500 <sleep@plt>
  403d78:	add	x0, sp, #0x30
  403d7c:	bl	401660 <getslabinfo@plt>
  403d80:	mov	w0, w0
  403d84:	str	x0, [sp, #72]
  403d88:	str	xzr, [sp, #104]
  403d8c:	b	403e5c <ferror@plt+0x27ec>
  403d90:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  403d94:	add	x0, x0, #0x168
  403d98:	ldr	w0, [x0]
  403d9c:	cmp	w0, #0x0
  403da0:	b.eq	403dd0 <ferror@plt+0x2760>  // b.none
  403da4:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  403da8:	add	x0, x0, #0x220
  403dac:	ldr	w0, [x0]
  403db0:	mov	w1, w0
  403db4:	ldr	x0, [sp, #88]
  403db8:	udiv	x2, x0, x1
  403dbc:	mul	x1, x2, x1
  403dc0:	sub	x0, x0, x1
  403dc4:	cmp	x0, #0x0
  403dc8:	b.ne	403dd0 <ferror@plt+0x2760>  // b.any
  403dcc:	bl	403b3c <ferror@plt+0x24cc>
  403dd0:	ldr	x1, [sp, #48]
  403dd4:	ldr	x0, [sp, #104]
  403dd8:	lsl	x0, x0, #6
  403ddc:	add	x0, x1, x0
  403de0:	mov	x6, x0
  403de4:	ldr	x1, [sp, #48]
  403de8:	ldr	x0, [sp, #104]
  403dec:	lsl	x0, x0, #6
  403df0:	add	x0, x1, x0
  403df4:	ldr	w2, [x0, #48]
  403df8:	ldr	x1, [sp, #48]
  403dfc:	ldr	x0, [sp, #104]
  403e00:	lsl	x0, x0, #6
  403e04:	add	x0, x1, x0
  403e08:	ldr	w3, [x0, #52]
  403e0c:	ldr	x1, [sp, #48]
  403e10:	ldr	x0, [sp, #104]
  403e14:	lsl	x0, x0, #6
  403e18:	add	x0, x1, x0
  403e1c:	ldr	w4, [x0, #56]
  403e20:	ldr	x1, [sp, #48]
  403e24:	ldr	x0, [sp, #104]
  403e28:	lsl	x0, x0, #6
  403e2c:	add	x0, x1, x0
  403e30:	ldr	w1, [x0, #60]
  403e34:	add	x0, sp, #0x18
  403e38:	mov	w5, w1
  403e3c:	mov	x1, x6
  403e40:	bl	4015f0 <printf@plt>
  403e44:	ldr	x0, [sp, #104]
  403e48:	add	x0, x0, #0x1
  403e4c:	str	x0, [sp, #104]
  403e50:	ldr	x0, [sp, #88]
  403e54:	add	x0, x0, #0x1
  403e58:	str	x0, [sp, #88]
  403e5c:	ldr	x1, [sp, #104]
  403e60:	ldr	x0, [sp, #72]
  403e64:	cmp	x1, x0
  403e68:	b.cc	403d90 <ferror@plt+0x2720>  // b.lo, b.ul, b.last
  403e6c:	ldr	x0, [sp, #48]
  403e70:	bl	4015a0 <free@plt>
  403e74:	ldr	x0, [sp, #96]
  403e78:	add	x0, x0, #0x1
  403e7c:	str	x0, [sp, #96]
  403e80:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  403e84:	add	x0, x0, #0x210
  403e88:	ldr	w0, [x0]
  403e8c:	cmp	w0, #0x0
  403e90:	b.ne	403d68 <ferror@plt+0x26f8>  // b.any
  403e94:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  403e98:	add	x0, x0, #0x218
  403e9c:	ldr	x0, [x0]
  403ea0:	ldr	x1, [sp, #96]
  403ea4:	cmp	x1, x0
  403ea8:	b.cc	403d68 <ferror@plt+0x26f8>  // b.lo, b.ul, b.last
  403eac:	ldr	x0, [sp, #80]
  403eb0:	bl	4014b0 <fclose@plt>
  403eb4:	ldp	x29, x30, [sp], #112
  403eb8:	ret
  403ebc:	stp	x29, x30, [sp, #-160]!
  403ec0:	mov	x29, sp
  403ec4:	str	x19, [sp, #16]
  403ec8:	str	xzr, [sp, #64]
  403ecc:	ldr	x0, [sp, #64]
  403ed0:	str	x0, [sp, #72]
  403ed4:	ldr	x0, [sp, #72]
  403ed8:	str	x0, [sp, #80]
  403edc:	ldr	x0, [sp, #80]
  403ee0:	str	x0, [sp, #88]
  403ee4:	ldr	x0, [sp, #88]
  403ee8:	str	x0, [sp, #96]
  403eec:	ldr	x0, [sp, #96]
  403ef0:	str	x0, [sp, #104]
  403ef4:	ldr	x0, [sp, #104]
  403ef8:	str	x0, [sp, #112]
  403efc:	ldr	x0, [sp, #112]
  403f00:	str	x0, [sp, #120]
  403f04:	ldr	x0, [sp, #120]
  403f08:	str	x0, [sp, #128]
  403f0c:	ldr	x0, [sp, #128]
  403f10:	str	x0, [sp, #136]
  403f14:	ldr	x0, [sp, #136]
  403f18:	str	x0, [sp, #144]
  403f1c:	adrp	x0, 40a000 <ferror@plt+0x8990>
  403f20:	add	x1, x0, #0xea8
  403f24:	adrp	x0, 40a000 <ferror@plt+0x8990>
  403f28:	add	x0, x0, #0xeb0
  403f2c:	bl	4014c0 <fopen@plt>
  403f30:	str	x0, [sp, #56]
  403f34:	ldr	x0, [sp, #56]
  403f38:	cmp	x0, #0x0
  403f3c:	b.eq	404350 <ferror@plt+0x2ce0>  // b.none
  403f40:	ldr	x0, [sp, #56]
  403f44:	bl	4014b0 <fclose@plt>
  403f48:	add	x1, sp, #0x20
  403f4c:	add	x0, sp, #0x28
  403f50:	bl	401530 <getdiskstat@plt>
  403f54:	str	w0, [sp, #52]
  403f58:	adrp	x0, 40b000 <ferror@plt+0x9990>
  403f5c:	add	x0, x0, #0x1f0
  403f60:	bl	401620 <gettext@plt>
  403f64:	ldr	w1, [sp, #52]
  403f68:	bl	4015f0 <printf@plt>
  403f6c:	adrp	x0, 40b000 <ferror@plt+0x9990>
  403f70:	add	x0, x0, #0x200
  403f74:	bl	401620 <gettext@plt>
  403f78:	mov	x19, x0
  403f7c:	ldr	x0, [sp, #40]
  403f80:	ldr	w1, [sp, #52]
  403f84:	bl	401440 <getpartitions_num@plt>
  403f88:	mov	w1, w0
  403f8c:	mov	x0, x19
  403f90:	bl	4015f0 <printf@plt>
  403f94:	str	wzr, [sp, #156]
  403f98:	b	404268 <ferror@plt+0x2bf8>
  403f9c:	ldr	x2, [sp, #40]
  403fa0:	ldrsw	x1, [sp, #156]
  403fa4:	mov	x0, x1
  403fa8:	lsl	x0, x0, #1
  403fac:	add	x0, x0, x1
  403fb0:	lsl	x0, x0, #2
  403fb4:	sub	x0, x0, x1
  403fb8:	lsl	x0, x0, #3
  403fbc:	add	x0, x2, x0
  403fc0:	ldr	w0, [x0, #76]
  403fc4:	mov	w0, w0
  403fc8:	ldr	x1, [sp, #144]
  403fcc:	add	x0, x1, x0
  403fd0:	str	x0, [sp, #144]
  403fd4:	ldr	x2, [sp, #40]
  403fd8:	ldrsw	x1, [sp, #156]
  403fdc:	mov	x0, x1
  403fe0:	lsl	x0, x0, #1
  403fe4:	add	x0, x0, x1
  403fe8:	lsl	x0, x0, #2
  403fec:	sub	x0, x0, x1
  403ff0:	lsl	x0, x0, #3
  403ff4:	add	x0, x2, x0
  403ff8:	ldr	w0, [x0, #52]
  403ffc:	mov	w0, w0
  404000:	ldr	x1, [sp, #136]
  404004:	add	x0, x1, x0
  404008:	str	x0, [sp, #136]
  40400c:	ldr	x2, [sp, #40]
  404010:	ldrsw	x1, [sp, #156]
  404014:	mov	x0, x1
  404018:	lsl	x0, x0, #1
  40401c:	add	x0, x0, x1
  404020:	lsl	x0, x0, #2
  404024:	sub	x0, x0, x1
  404028:	lsl	x0, x0, #3
  40402c:	add	x0, x2, x0
  404030:	ldr	x0, [x0]
  404034:	ldr	x1, [sp, #128]
  404038:	add	x0, x1, x0
  40403c:	str	x0, [sp, #128]
  404040:	ldr	x2, [sp, #40]
  404044:	ldrsw	x1, [sp, #156]
  404048:	mov	x0, x1
  40404c:	lsl	x0, x0, #1
  404050:	add	x0, x0, x1
  404054:	lsl	x0, x0, #2
  404058:	sub	x0, x0, x1
  40405c:	lsl	x0, x0, #3
  404060:	add	x0, x2, x0
  404064:	ldr	w0, [x0, #60]
  404068:	mov	w0, w0
  40406c:	ldr	x1, [sp, #120]
  404070:	add	x0, x1, x0
  404074:	str	x0, [sp, #120]
  404078:	ldr	x2, [sp, #40]
  40407c:	ldrsw	x1, [sp, #156]
  404080:	mov	x0, x1
  404084:	lsl	x0, x0, #1
  404088:	add	x0, x0, x1
  40408c:	lsl	x0, x0, #2
  404090:	sub	x0, x0, x1
  404094:	lsl	x0, x0, #3
  404098:	add	x0, x2, x0
  40409c:	ldr	w0, [x0, #84]
  4040a0:	mov	w0, w0
  4040a4:	ldr	x1, [sp, #112]
  4040a8:	add	x0, x1, x0
  4040ac:	str	x0, [sp, #112]
  4040b0:	ldr	x2, [sp, #40]
  4040b4:	ldrsw	x1, [sp, #156]
  4040b8:	mov	x0, x1
  4040bc:	lsl	x0, x0, #1
  4040c0:	add	x0, x0, x1
  4040c4:	lsl	x0, x0, #2
  4040c8:	sub	x0, x0, x1
  4040cc:	lsl	x0, x0, #3
  4040d0:	add	x0, x2, x0
  4040d4:	ldr	w0, [x0, #56]
  4040d8:	mov	w0, w0
  4040dc:	ldr	x1, [sp, #104]
  4040e0:	add	x0, x1, x0
  4040e4:	str	x0, [sp, #104]
  4040e8:	ldr	x2, [sp, #40]
  4040ec:	ldrsw	x1, [sp, #156]
  4040f0:	mov	x0, x1
  4040f4:	lsl	x0, x0, #1
  4040f8:	add	x0, x0, x1
  4040fc:	lsl	x0, x0, #2
  404100:	sub	x0, x0, x1
  404104:	lsl	x0, x0, #3
  404108:	add	x0, x2, x0
  40410c:	ldr	x0, [x0, #8]
  404110:	ldr	x1, [sp, #96]
  404114:	add	x0, x1, x0
  404118:	str	x0, [sp, #96]
  40411c:	ldr	x2, [sp, #40]
  404120:	ldrsw	x1, [sp, #156]
  404124:	mov	x0, x1
  404128:	lsl	x0, x0, #1
  40412c:	add	x0, x0, x1
  404130:	lsl	x0, x0, #2
  404134:	sub	x0, x0, x1
  404138:	lsl	x0, x0, #3
  40413c:	add	x0, x2, x0
  404140:	ldr	w0, [x0, #68]
  404144:	mov	w0, w0
  404148:	ldr	x1, [sp, #88]
  40414c:	add	x0, x1, x0
  404150:	str	x0, [sp, #88]
  404154:	ldr	x2, [sp, #40]
  404158:	ldrsw	x1, [sp, #156]
  40415c:	mov	x0, x1
  404160:	lsl	x0, x0, #1
  404164:	add	x0, x0, x1
  404168:	lsl	x0, x0, #2
  40416c:	sub	x0, x0, x1
  404170:	lsl	x0, x0, #3
  404174:	add	x0, x2, x0
  404178:	ldr	w0, [x0, #48]
  40417c:	cmp	w0, #0x0
  404180:	b.eq	4041c8 <ferror@plt+0x2b58>  // b.none
  404184:	ldr	x2, [sp, #40]
  404188:	ldrsw	x1, [sp, #156]
  40418c:	mov	x0, x1
  404190:	lsl	x0, x0, #1
  404194:	add	x0, x0, x1
  404198:	lsl	x0, x0, #2
  40419c:	sub	x0, x0, x1
  4041a0:	lsl	x0, x0, #3
  4041a4:	add	x0, x2, x0
  4041a8:	ldr	w1, [x0, #48]
  4041ac:	mov	w0, #0x4dd3                	// #19923
  4041b0:	movk	w0, #0x1062, lsl #16
  4041b4:	umull	x0, w1, w0
  4041b8:	lsr	x0, x0, #32
  4041bc:	lsr	w0, w0, #6
  4041c0:	mov	w0, w0
  4041c4:	b	4041cc <ferror@plt+0x2b5c>
  4041c8:	mov	x0, #0x0                   	// #0
  4041cc:	ldr	x1, [sp, #80]
  4041d0:	add	x0, x1, x0
  4041d4:	str	x0, [sp, #80]
  4041d8:	ldr	x2, [sp, #40]
  4041dc:	ldrsw	x1, [sp, #156]
  4041e0:	mov	x0, x1
  4041e4:	lsl	x0, x0, #1
  4041e8:	add	x0, x0, x1
  4041ec:	lsl	x0, x0, #2
  4041f0:	sub	x0, x0, x1
  4041f4:	lsl	x0, x0, #3
  4041f8:	add	x0, x2, x0
  4041fc:	ldr	w0, [x0, #64]
  404200:	cmp	w0, #0x0
  404204:	b.eq	40424c <ferror@plt+0x2bdc>  // b.none
  404208:	ldr	x2, [sp, #40]
  40420c:	ldrsw	x1, [sp, #156]
  404210:	mov	x0, x1
  404214:	lsl	x0, x0, #1
  404218:	add	x0, x0, x1
  40421c:	lsl	x0, x0, #2
  404220:	sub	x0, x0, x1
  404224:	lsl	x0, x0, #3
  404228:	add	x0, x2, x0
  40422c:	ldr	w1, [x0, #64]
  404230:	mov	w0, #0x4dd3                	// #19923
  404234:	movk	w0, #0x1062, lsl #16
  404238:	umull	x0, w1, w0
  40423c:	lsr	x0, x0, #32
  404240:	lsr	w0, w0, #6
  404244:	mov	w0, w0
  404248:	b	404250 <ferror@plt+0x2be0>
  40424c:	mov	x0, #0x0                   	// #0
  404250:	ldr	x1, [sp, #72]
  404254:	add	x0, x1, x0
  404258:	str	x0, [sp, #72]
  40425c:	ldr	w0, [sp, #156]
  404260:	add	w0, w0, #0x1
  404264:	str	w0, [sp, #156]
  404268:	ldr	w1, [sp, #156]
  40426c:	ldr	w0, [sp, #52]
  404270:	cmp	w1, w0
  404274:	b.lt	403f9c <ferror@plt+0x292c>  // b.tstop
  404278:	adrp	x0, 40b000 <ferror@plt+0x9990>
  40427c:	add	x0, x0, #0x218
  404280:	bl	401620 <gettext@plt>
  404284:	ldr	x1, [sp, #144]
  404288:	bl	4015f0 <printf@plt>
  40428c:	adrp	x0, 40b000 <ferror@plt+0x9990>
  404290:	add	x0, x0, #0x230
  404294:	bl	401620 <gettext@plt>
  404298:	ldr	x1, [sp, #136]
  40429c:	bl	4015f0 <printf@plt>
  4042a0:	adrp	x0, 40b000 <ferror@plt+0x9990>
  4042a4:	add	x0, x0, #0x248
  4042a8:	bl	401620 <gettext@plt>
  4042ac:	ldr	x1, [sp, #128]
  4042b0:	bl	4015f0 <printf@plt>
  4042b4:	adrp	x0, 40b000 <ferror@plt+0x9990>
  4042b8:	add	x0, x0, #0x260
  4042bc:	bl	401620 <gettext@plt>
  4042c0:	ldr	x1, [sp, #120]
  4042c4:	bl	4015f0 <printf@plt>
  4042c8:	adrp	x0, 40b000 <ferror@plt+0x9990>
  4042cc:	add	x0, x0, #0x278
  4042d0:	bl	401620 <gettext@plt>
  4042d4:	ldr	x1, [sp, #112]
  4042d8:	bl	4015f0 <printf@plt>
  4042dc:	adrp	x0, 40b000 <ferror@plt+0x9990>
  4042e0:	add	x0, x0, #0x288
  4042e4:	bl	401620 <gettext@plt>
  4042e8:	ldr	x1, [sp, #104]
  4042ec:	bl	4015f0 <printf@plt>
  4042f0:	adrp	x0, 40b000 <ferror@plt+0x9990>
  4042f4:	add	x0, x0, #0x2a0
  4042f8:	bl	401620 <gettext@plt>
  4042fc:	ldr	x1, [sp, #96]
  404300:	bl	4015f0 <printf@plt>
  404304:	adrp	x0, 40b000 <ferror@plt+0x9990>
  404308:	add	x0, x0, #0x2b8
  40430c:	bl	401620 <gettext@plt>
  404310:	ldr	x1, [sp, #88]
  404314:	bl	4015f0 <printf@plt>
  404318:	adrp	x0, 40b000 <ferror@plt+0x9990>
  40431c:	add	x0, x0, #0x2d0
  404320:	bl	401620 <gettext@plt>
  404324:	ldr	x1, [sp, #80]
  404328:	bl	4015f0 <printf@plt>
  40432c:	adrp	x0, 40b000 <ferror@plt+0x9990>
  404330:	add	x0, x0, #0x2e8
  404334:	bl	401620 <gettext@plt>
  404338:	ldr	x1, [sp, #72]
  40433c:	bl	4015f0 <printf@plt>
  404340:	ldr	x0, [sp, #40]
  404344:	bl	4015a0 <free@plt>
  404348:	ldr	x0, [sp, #32]
  40434c:	bl	4015a0 <free@plt>
  404350:	nop
  404354:	ldr	x19, [sp, #16]
  404358:	ldp	x29, x30, [sp], #160
  40435c:	ret
  404360:	sub	sp, sp, #0xf0
  404364:	stp	x29, x30, [sp, #80]
  404368:	add	x29, sp, #0x50
  40436c:	str	x19, [sp, #96]
  404370:	bl	401460 <meminfo@plt>
  404374:	add	x7, sp, #0xa0
  404378:	add	x6, sp, #0xa8
  40437c:	add	x5, sp, #0xb0
  404380:	add	x4, sp, #0xb8
  404384:	add	x3, sp, #0xc0
  404388:	add	x2, sp, #0xc8
  40438c:	add	x1, sp, #0xd0
  404390:	add	x8, sp, #0xd8
  404394:	add	x0, sp, #0xe0
  404398:	str	x0, [sp, #72]
  40439c:	add	x0, sp, #0xe4
  4043a0:	str	x0, [sp, #64]
  4043a4:	add	x0, sp, #0xe8
  4043a8:	str	x0, [sp, #56]
  4043ac:	add	x0, sp, #0xec
  4043b0:	str	x0, [sp, #48]
  4043b4:	add	x0, sp, #0x78
  4043b8:	str	x0, [sp, #40]
  4043bc:	add	x0, sp, #0x7c
  4043c0:	str	x0, [sp, #32]
  4043c4:	add	x0, sp, #0x80
  4043c8:	str	x0, [sp, #24]
  4043cc:	add	x0, sp, #0x88
  4043d0:	str	x0, [sp, #16]
  4043d4:	add	x0, sp, #0x90
  4043d8:	str	x0, [sp, #8]
  4043dc:	add	x0, sp, #0x98
  4043e0:	str	x0, [sp]
  4043e4:	mov	x0, x8
  4043e8:	bl	4015d0 <getstat@plt>
  4043ec:	adrp	x0, 40b000 <ferror@plt+0x9990>
  4043f0:	add	x0, x0, #0x300
  4043f4:	bl	401620 <gettext@plt>
  4043f8:	mov	x19, x0
  4043fc:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404400:	add	x0, x0, #0x1f0
  404404:	ldr	x0, [x0]
  404408:	bl	401d98 <ferror@plt+0x728>
  40440c:	mov	x1, x0
  404410:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404414:	add	x2, x0, #0x160
  404418:	mov	x0, x19
  40441c:	bl	4015f0 <printf@plt>
  404420:	adrp	x0, 40b000 <ferror@plt+0x9990>
  404424:	add	x0, x0, #0x318
  404428:	bl	401620 <gettext@plt>
  40442c:	mov	x19, x0
  404430:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404434:	add	x0, x0, #0x1c0
  404438:	ldr	x0, [x0]
  40443c:	bl	401d98 <ferror@plt+0x728>
  404440:	mov	x1, x0
  404444:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404448:	add	x2, x0, #0x160
  40444c:	mov	x0, x19
  404450:	bl	4015f0 <printf@plt>
  404454:	adrp	x0, 40b000 <ferror@plt+0x9990>
  404458:	add	x0, x0, #0x330
  40445c:	bl	401620 <gettext@plt>
  404460:	mov	x19, x0
  404464:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404468:	add	x0, x0, #0x1b0
  40446c:	ldr	x0, [x0]
  404470:	bl	401d98 <ferror@plt+0x728>
  404474:	mov	x1, x0
  404478:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  40447c:	add	x2, x0, #0x160
  404480:	mov	x0, x19
  404484:	bl	4015f0 <printf@plt>
  404488:	adrp	x0, 40b000 <ferror@plt+0x9990>
  40448c:	add	x0, x0, #0x348
  404490:	bl	401620 <gettext@plt>
  404494:	mov	x19, x0
  404498:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  40449c:	add	x0, x0, #0x170
  4044a0:	ldr	x0, [x0]
  4044a4:	bl	401d98 <ferror@plt+0x728>
  4044a8:	mov	x1, x0
  4044ac:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  4044b0:	add	x2, x0, #0x160
  4044b4:	mov	x0, x19
  4044b8:	bl	4015f0 <printf@plt>
  4044bc:	adrp	x0, 40b000 <ferror@plt+0x9990>
  4044c0:	add	x0, x0, #0x368
  4044c4:	bl	401620 <gettext@plt>
  4044c8:	mov	x19, x0
  4044cc:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  4044d0:	add	x0, x0, #0x1d8
  4044d4:	ldr	x0, [x0]
  4044d8:	bl	401d98 <ferror@plt+0x728>
  4044dc:	mov	x1, x0
  4044e0:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  4044e4:	add	x2, x0, #0x160
  4044e8:	mov	x0, x19
  4044ec:	bl	4015f0 <printf@plt>
  4044f0:	adrp	x0, 40b000 <ferror@plt+0x9990>
  4044f4:	add	x0, x0, #0x380
  4044f8:	bl	401620 <gettext@plt>
  4044fc:	mov	x19, x0
  404500:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404504:	add	x0, x0, #0x1a0
  404508:	ldr	x0, [x0]
  40450c:	bl	401d98 <ferror@plt+0x728>
  404510:	mov	x1, x0
  404514:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404518:	add	x2, x0, #0x160
  40451c:	mov	x0, x19
  404520:	bl	4015f0 <printf@plt>
  404524:	adrp	x0, 40b000 <ferror@plt+0x9990>
  404528:	add	x0, x0, #0x398
  40452c:	bl	401620 <gettext@plt>
  404530:	mov	x19, x0
  404534:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404538:	add	x0, x0, #0x1b8
  40453c:	ldr	x0, [x0]
  404540:	bl	401d98 <ferror@plt+0x728>
  404544:	mov	x1, x0
  404548:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  40454c:	add	x2, x0, #0x160
  404550:	mov	x0, x19
  404554:	bl	4015f0 <printf@plt>
  404558:	adrp	x0, 40b000 <ferror@plt+0x9990>
  40455c:	add	x0, x0, #0x3b0
  404560:	bl	401620 <gettext@plt>
  404564:	mov	x19, x0
  404568:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  40456c:	add	x0, x0, #0x1e0
  404570:	ldr	x0, [x0]
  404574:	bl	401d98 <ferror@plt+0x728>
  404578:	mov	x1, x0
  40457c:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404580:	add	x2, x0, #0x160
  404584:	mov	x0, x19
  404588:	bl	4015f0 <printf@plt>
  40458c:	adrp	x0, 40b000 <ferror@plt+0x9990>
  404590:	add	x0, x0, #0x3c8
  404594:	bl	401620 <gettext@plt>
  404598:	mov	x19, x0
  40459c:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  4045a0:	add	x0, x0, #0x1a8
  4045a4:	ldr	x0, [x0]
  4045a8:	bl	401d98 <ferror@plt+0x728>
  4045ac:	mov	x1, x0
  4045b0:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  4045b4:	add	x2, x0, #0x160
  4045b8:	mov	x0, x19
  4045bc:	bl	4015f0 <printf@plt>
  4045c0:	adrp	x0, 40b000 <ferror@plt+0x9990>
  4045c4:	add	x0, x0, #0x3e0
  4045c8:	bl	401620 <gettext@plt>
  4045cc:	mov	x19, x0
  4045d0:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  4045d4:	add	x0, x0, #0x1d0
  4045d8:	ldr	x0, [x0]
  4045dc:	bl	401d98 <ferror@plt+0x728>
  4045e0:	mov	x1, x0
  4045e4:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  4045e8:	add	x2, x0, #0x160
  4045ec:	mov	x0, x19
  4045f0:	bl	4015f0 <printf@plt>
  4045f4:	adrp	x0, 40b000 <ferror@plt+0x9990>
  4045f8:	add	x0, x0, #0x3f8
  4045fc:	bl	401620 <gettext@plt>
  404600:	mov	x2, x0
  404604:	ldr	x0, [sp, #216]
  404608:	mov	x1, x0
  40460c:	mov	x0, x2
  404610:	bl	4015f0 <printf@plt>
  404614:	adrp	x0, 40b000 <ferror@plt+0x9990>
  404618:	add	x0, x0, #0x418
  40461c:	bl	401620 <gettext@plt>
  404620:	mov	x2, x0
  404624:	ldr	x0, [sp, #208]
  404628:	mov	x1, x0
  40462c:	mov	x0, x2
  404630:	bl	4015f0 <printf@plt>
  404634:	adrp	x0, 40b000 <ferror@plt+0x9990>
  404638:	add	x0, x0, #0x438
  40463c:	bl	401620 <gettext@plt>
  404640:	mov	x2, x0
  404644:	ldr	x0, [sp, #200]
  404648:	mov	x1, x0
  40464c:	mov	x0, x2
  404650:	bl	4015f0 <printf@plt>
  404654:	adrp	x0, 40b000 <ferror@plt+0x9990>
  404658:	add	x0, x0, #0x458
  40465c:	bl	401620 <gettext@plt>
  404660:	mov	x2, x0
  404664:	ldr	x0, [sp, #192]
  404668:	mov	x1, x0
  40466c:	mov	x0, x2
  404670:	bl	4015f0 <printf@plt>
  404674:	adrp	x0, 40b000 <ferror@plt+0x9990>
  404678:	add	x0, x0, #0x470
  40467c:	bl	401620 <gettext@plt>
  404680:	mov	x2, x0
  404684:	ldr	x0, [sp, #184]
  404688:	mov	x1, x0
  40468c:	mov	x0, x2
  404690:	bl	4015f0 <printf@plt>
  404694:	adrp	x0, 40b000 <ferror@plt+0x9990>
  404698:	add	x0, x0, #0x490
  40469c:	bl	401620 <gettext@plt>
  4046a0:	mov	x2, x0
  4046a4:	ldr	x0, [sp, #176]
  4046a8:	mov	x1, x0
  4046ac:	mov	x0, x2
  4046b0:	bl	4015f0 <printf@plt>
  4046b4:	adrp	x0, 40b000 <ferror@plt+0x9990>
  4046b8:	add	x0, x0, #0x4a8
  4046bc:	bl	401620 <gettext@plt>
  4046c0:	mov	x2, x0
  4046c4:	ldr	x0, [sp, #168]
  4046c8:	mov	x1, x0
  4046cc:	mov	x0, x2
  4046d0:	bl	4015f0 <printf@plt>
  4046d4:	adrp	x0, 40b000 <ferror@plt+0x9990>
  4046d8:	add	x0, x0, #0x4c8
  4046dc:	bl	401620 <gettext@plt>
  4046e0:	mov	x2, x0
  4046e4:	ldr	x0, [sp, #160]
  4046e8:	mov	x1, x0
  4046ec:	mov	x0, x2
  4046f0:	bl	4015f0 <printf@plt>
  4046f4:	adrp	x0, 40b000 <ferror@plt+0x9990>
  4046f8:	add	x0, x0, #0x4e8
  4046fc:	bl	401620 <gettext@plt>
  404700:	mov	x2, x0
  404704:	ldr	x0, [sp, #152]
  404708:	mov	x1, x0
  40470c:	mov	x0, x2
  404710:	bl	4015f0 <printf@plt>
  404714:	adrp	x0, 40b000 <ferror@plt+0x9990>
  404718:	add	x0, x0, #0x500
  40471c:	bl	401620 <gettext@plt>
  404720:	mov	x2, x0
  404724:	ldr	x0, [sp, #144]
  404728:	mov	x1, x0
  40472c:	mov	x0, x2
  404730:	bl	4015f0 <printf@plt>
  404734:	adrp	x0, 40b000 <ferror@plt+0x9990>
  404738:	add	x0, x0, #0x518
  40473c:	bl	401620 <gettext@plt>
  404740:	mov	x2, x0
  404744:	ldr	x0, [sp, #136]
  404748:	mov	x1, x0
  40474c:	mov	x0, x2
  404750:	bl	4015f0 <printf@plt>
  404754:	adrp	x0, 40b000 <ferror@plt+0x9990>
  404758:	add	x0, x0, #0x530
  40475c:	bl	401620 <gettext@plt>
  404760:	mov	x2, x0
  404764:	ldr	x0, [sp, #128]
  404768:	mov	x1, x0
  40476c:	mov	x0, x2
  404770:	bl	4015f0 <printf@plt>
  404774:	adrp	x0, 40b000 <ferror@plt+0x9990>
  404778:	add	x0, x0, #0x550
  40477c:	bl	401620 <gettext@plt>
  404780:	mov	x2, x0
  404784:	ldr	w0, [sp, #124]
  404788:	mov	w1, w0
  40478c:	mov	x0, x2
  404790:	bl	4015f0 <printf@plt>
  404794:	adrp	x0, 40b000 <ferror@plt+0x9990>
  404798:	add	x0, x0, #0x568
  40479c:	bl	401620 <gettext@plt>
  4047a0:	mov	x2, x0
  4047a4:	ldr	w0, [sp, #120]
  4047a8:	mov	w1, w0
  4047ac:	mov	x0, x2
  4047b0:	bl	4015f0 <printf@plt>
  4047b4:	adrp	x0, 40b000 <ferror@plt+0x9990>
  4047b8:	add	x0, x0, #0x588
  4047bc:	bl	401620 <gettext@plt>
  4047c0:	mov	x2, x0
  4047c4:	ldr	w0, [sp, #228]
  4047c8:	mov	w1, w0
  4047cc:	mov	x0, x2
  4047d0:	bl	4015f0 <printf@plt>
  4047d4:	adrp	x0, 40b000 <ferror@plt+0x9990>
  4047d8:	add	x0, x0, #0x598
  4047dc:	bl	401620 <gettext@plt>
  4047e0:	mov	x2, x0
  4047e4:	ldr	w0, [sp, #224]
  4047e8:	mov	w1, w0
  4047ec:	mov	x0, x2
  4047f0:	bl	4015f0 <printf@plt>
  4047f4:	nop
  4047f8:	ldr	x19, [sp, #96]
  4047fc:	ldp	x29, x30, [sp, #80]
  404800:	add	sp, sp, #0xf0
  404804:	ret
  404808:	sub	sp, sp, #0xe0
  40480c:	stp	x29, x30, [sp, #80]
  404810:	add	x29, sp, #0x50
  404814:	add	x7, sp, #0x90
  404818:	add	x6, sp, #0x98
  40481c:	add	x5, sp, #0xa0
  404820:	add	x4, sp, #0xa8
  404824:	add	x3, sp, #0xb0
  404828:	add	x2, sp, #0xb8
  40482c:	add	x1, sp, #0xc0
  404830:	add	x8, sp, #0xc8
  404834:	add	x0, sp, #0xd0
  404838:	str	x0, [sp, #72]
  40483c:	add	x0, sp, #0xd4
  404840:	str	x0, [sp, #64]
  404844:	add	x0, sp, #0xd8
  404848:	str	x0, [sp, #56]
  40484c:	add	x0, sp, #0xdc
  404850:	str	x0, [sp, #48]
  404854:	add	x0, sp, #0x68
  404858:	str	x0, [sp, #40]
  40485c:	add	x0, sp, #0x6c
  404860:	str	x0, [sp, #32]
  404864:	add	x0, sp, #0x70
  404868:	str	x0, [sp, #24]
  40486c:	add	x0, sp, #0x78
  404870:	str	x0, [sp, #16]
  404874:	add	x0, sp, #0x80
  404878:	str	x0, [sp, #8]
  40487c:	add	x0, sp, #0x88
  404880:	str	x0, [sp]
  404884:	mov	x0, x8
  404888:	bl	4015d0 <getstat@plt>
  40488c:	adrp	x0, 40b000 <ferror@plt+0x9990>
  404890:	add	x0, x0, #0x598
  404894:	bl	401620 <gettext@plt>
  404898:	mov	x2, x0
  40489c:	ldr	w0, [sp, #208]
  4048a0:	mov	w1, w0
  4048a4:	mov	x0, x2
  4048a8:	bl	4015f0 <printf@plt>
  4048ac:	nop
  4048b0:	ldp	x29, x30, [sp, #80]
  4048b4:	add	sp, sp, #0xe0
  4048b8:	ret
  4048bc:	stp	x29, x30, [sp, #-32]!
  4048c0:	mov	x29, sp
  4048c4:	mov	w0, #0x18                  	// #24
  4048c8:	str	w0, [sp, #28]
  4048cc:	add	x0, sp, #0x10
  4048d0:	mov	x2, x0
  4048d4:	mov	x1, #0x5413                	// #21523
  4048d8:	mov	w0, #0x1                   	// #1
  4048dc:	bl	401640 <ioctl@plt>
  4048e0:	cmn	w0, #0x1
  4048e4:	b.eq	4048fc <ferror@plt+0x328c>  // b.none
  4048e8:	ldrh	w0, [sp, #16]
  4048ec:	cmp	w0, #0x0
  4048f0:	b.eq	4048fc <ferror@plt+0x328c>  // b.none
  4048f4:	ldrh	w0, [sp, #16]
  4048f8:	str	w0, [sp, #28]
  4048fc:	ldr	w0, [sp, #28]
  404900:	ldp	x29, x30, [sp], #32
  404904:	ret
  404908:	stp	x29, x30, [sp, #-128]!
  40490c:	mov	x29, sp
  404910:	str	x19, [sp, #16]
  404914:	str	w0, [sp, #44]
  404918:	str	x1, [sp, #32]
  40491c:	str	xzr, [sp, #120]
  404920:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404924:	add	x0, x0, #0x1c8
  404928:	ldr	x1, [x0]
  40492c:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404930:	add	x0, x0, #0x178
  404934:	str	x1, [x0]
  404938:	adrp	x0, 40b000 <ferror@plt+0x9990>
  40493c:	add	x1, x0, #0x5a8
  404940:	mov	w0, #0x6                   	// #6
  404944:	bl	401650 <setlocale@plt>
  404948:	adrp	x0, 40b000 <ferror@plt+0x9990>
  40494c:	add	x1, x0, #0x5b0
  404950:	adrp	x0, 40b000 <ferror@plt+0x9990>
  404954:	add	x0, x0, #0x5c8
  404958:	bl	4014e0 <bindtextdomain@plt>
  40495c:	adrp	x0, 40b000 <ferror@plt+0x9990>
  404960:	add	x0, x0, #0x5c8
  404964:	bl	401550 <textdomain@plt>
  404968:	adrp	x0, 405000 <ferror@plt+0x3990>
  40496c:	add	x0, x0, #0x624
  404970:	bl	40a840 <ferror@plt+0x91d0>
  404974:	b	404d40 <ferror@plt+0x36d0>
  404978:	ldr	w0, [sp, #116]
  40497c:	cmp	w0, #0x77
  404980:	b.eq	404d08 <ferror@plt+0x3698>  // b.none
  404984:	ldr	w0, [sp, #116]
  404988:	cmp	w0, #0x77
  40498c:	b.gt	404d30 <ferror@plt+0x36c0>
  404990:	ldr	w0, [sp, #116]
  404994:	cmp	w0, #0x74
  404998:	b.eq	404d1c <ferror@plt+0x36ac>  // b.none
  40499c:	ldr	w0, [sp, #116]
  4049a0:	cmp	w0, #0x74
  4049a4:	b.gt	404d30 <ferror@plt+0x36c0>
  4049a8:	ldr	w0, [sp, #116]
  4049ac:	cmp	w0, #0x73
  4049b0:	b.eq	404ce8 <ferror@plt+0x3678>  // b.none
  4049b4:	ldr	w0, [sp, #116]
  4049b8:	cmp	w0, #0x73
  4049bc:	b.gt	404d30 <ferror@plt+0x36c0>
  4049c0:	ldr	w0, [sp, #116]
  4049c4:	cmp	w0, #0x70
  4049c8:	b.eq	404b70 <ferror@plt+0x3500>  // b.none
  4049cc:	ldr	w0, [sp, #116]
  4049d0:	cmp	w0, #0x70
  4049d4:	b.gt	404d30 <ferror@plt+0x36c0>
  4049d8:	ldr	w0, [sp, #116]
  4049dc:	cmp	w0, #0x6e
  4049e0:	b.eq	404b60 <ferror@plt+0x34f0>  // b.none
  4049e4:	ldr	w0, [sp, #116]
  4049e8:	cmp	w0, #0x6e
  4049ec:	b.gt	404d30 <ferror@plt+0x36c0>
  4049f0:	ldr	w0, [sp, #116]
  4049f4:	cmp	w0, #0x6d
  4049f8:	b.eq	404b20 <ferror@plt+0x34b0>  // b.none
  4049fc:	ldr	w0, [sp, #116]
  404a00:	cmp	w0, #0x6d
  404a04:	b.gt	404d30 <ferror@plt+0x36c0>
  404a08:	ldr	w0, [sp, #116]
  404a0c:	cmp	w0, #0x68
  404a10:	b.eq	404ad0 <ferror@plt+0x3460>  // b.none
  404a14:	ldr	w0, [sp, #116]
  404a18:	cmp	w0, #0x68
  404a1c:	b.gt	404d30 <ferror@plt+0x36c0>
  404a20:	ldr	w0, [sp, #116]
  404a24:	cmp	w0, #0x66
  404a28:	b.eq	404b14 <ferror@plt+0x34a4>  // b.none
  404a2c:	ldr	w0, [sp, #116]
  404a30:	cmp	w0, #0x66
  404a34:	b.gt	404d30 <ferror@plt+0x36c0>
  404a38:	ldr	w0, [sp, #116]
  404a3c:	cmp	w0, #0x64
  404a40:	b.eq	404ae0 <ferror@plt+0x3470>  // b.none
  404a44:	ldr	w0, [sp, #116]
  404a48:	cmp	w0, #0x64
  404a4c:	b.gt	404d30 <ferror@plt+0x36c0>
  404a50:	ldr	w0, [sp, #116]
  404a54:	cmp	w0, #0x61
  404a58:	b.eq	404b00 <ferror@plt+0x3490>  // b.none
  404a5c:	ldr	w0, [sp, #116]
  404a60:	cmp	w0, #0x61
  404a64:	b.gt	404d30 <ferror@plt+0x36c0>
  404a68:	ldr	w0, [sp, #116]
  404a6c:	cmp	w0, #0x56
  404a70:	b.eq	404a9c <ferror@plt+0x342c>  // b.none
  404a74:	ldr	w0, [sp, #116]
  404a78:	cmp	w0, #0x56
  404a7c:	b.gt	404d30 <ferror@plt+0x36c0>
  404a80:	ldr	w0, [sp, #116]
  404a84:	cmp	w0, #0x44
  404a88:	b.eq	404b40 <ferror@plt+0x34d0>  // b.none
  404a8c:	ldr	w0, [sp, #116]
  404a90:	cmp	w0, #0x53
  404a94:	b.eq	404bc8 <ferror@plt+0x3558>  // b.none
  404a98:	b	404d30 <ferror@plt+0x36c0>
  404a9c:	adrp	x0, 40b000 <ferror@plt+0x9990>
  404aa0:	add	x0, x0, #0x5d8
  404aa4:	bl	401620 <gettext@plt>
  404aa8:	mov	x3, x0
  404aac:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404ab0:	add	x0, x0, #0x1c8
  404ab4:	ldr	x1, [x0]
  404ab8:	adrp	x0, 40b000 <ferror@plt+0x9990>
  404abc:	add	x2, x0, #0x5e8
  404ac0:	mov	x0, x3
  404ac4:	bl	4015f0 <printf@plt>
  404ac8:	mov	w0, #0x0                   	// #0
  404acc:	b	405038 <ferror@plt+0x39c8>
  404ad0:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404ad4:	add	x0, x0, #0x198
  404ad8:	ldr	x0, [x0]
  404adc:	bl	401848 <ferror@plt+0x1d8>
  404ae0:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404ae4:	add	x0, x0, #0x200
  404ae8:	ldr	w0, [x0]
  404aec:	orr	w1, w0, #0x1
  404af0:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404af4:	add	x0, x0, #0x200
  404af8:	str	w1, [x0]
  404afc:	b	404d40 <ferror@plt+0x36d0>
  404b00:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404b04:	add	x0, x0, #0x204
  404b08:	mov	w1, #0x1                   	// #1
  404b0c:	str	w1, [x0]
  404b10:	b	404d40 <ferror@plt+0x36d0>
  404b14:	bl	404808 <ferror@plt+0x3198>
  404b18:	mov	w0, #0x0                   	// #0
  404b1c:	bl	401420 <exit@plt>
  404b20:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404b24:	add	x0, x0, #0x200
  404b28:	ldr	w0, [x0]
  404b2c:	orr	w1, w0, #0x4
  404b30:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404b34:	add	x0, x0, #0x200
  404b38:	str	w1, [x0]
  404b3c:	b	404d40 <ferror@plt+0x36d0>
  404b40:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404b44:	add	x0, x0, #0x200
  404b48:	ldr	w0, [x0]
  404b4c:	orr	w1, w0, #0x10
  404b50:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404b54:	add	x0, x0, #0x200
  404b58:	str	w1, [x0]
  404b5c:	b	404d40 <ferror@plt+0x36d0>
  404b60:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404b64:	add	x0, x0, #0x168
  404b68:	str	wzr, [x0]
  404b6c:	b	404d40 <ferror@plt+0x36d0>
  404b70:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404b74:	add	x0, x0, #0x200
  404b78:	ldr	w0, [x0]
  404b7c:	orr	w1, w0, #0x8
  404b80:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404b84:	add	x0, x0, #0x200
  404b88:	str	w1, [x0]
  404b8c:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404b90:	add	x0, x0, #0x188
  404b94:	ldr	x0, [x0]
  404b98:	str	x0, [sp, #120]
  404b9c:	mov	x2, #0x5                   	// #5
  404ba0:	adrp	x0, 40b000 <ferror@plt+0x9990>
  404ba4:	add	x1, x0, #0x600
  404ba8:	ldr	x0, [sp, #120]
  404bac:	bl	401540 <memcmp@plt>
  404bb0:	cmp	w0, #0x0
  404bb4:	b.ne	404d40 <ferror@plt+0x36d0>  // b.any
  404bb8:	ldr	x0, [sp, #120]
  404bbc:	add	x0, x0, #0x5
  404bc0:	str	x0, [sp, #120]
  404bc4:	b	404d40 <ferror@plt+0x36d0>
  404bc8:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404bcc:	add	x0, x0, #0x188
  404bd0:	ldr	x0, [x0]
  404bd4:	ldrb	w0, [x0]
  404bd8:	cmp	w0, #0x6d
  404bdc:	b.eq	404c68 <ferror@plt+0x35f8>  // b.none
  404be0:	cmp	w0, #0x6d
  404be4:	b.gt	404c94 <ferror@plt+0x3624>
  404be8:	cmp	w0, #0x6b
  404bec:	b.eq	404c40 <ferror@plt+0x35d0>  // b.none
  404bf0:	cmp	w0, #0x6b
  404bf4:	b.gt	404c94 <ferror@plt+0x3624>
  404bf8:	cmp	w0, #0x62
  404bfc:	b.eq	404c2c <ferror@plt+0x35bc>  // b.none
  404c00:	cmp	w0, #0x62
  404c04:	b.gt	404c94 <ferror@plt+0x3624>
  404c08:	cmp	w0, #0x4d
  404c0c:	b.eq	404c80 <ferror@plt+0x3610>  // b.none
  404c10:	cmp	w0, #0x4d
  404c14:	b.gt	404c94 <ferror@plt+0x3624>
  404c18:	cmp	w0, #0x42
  404c1c:	b.eq	404c2c <ferror@plt+0x35bc>  // b.none
  404c20:	cmp	w0, #0x4b
  404c24:	b.eq	404c54 <ferror@plt+0x35e4>  // b.none
  404c28:	b	404c94 <ferror@plt+0x3624>
  404c2c:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404c30:	add	x0, x0, #0x158
  404c34:	mov	x1, #0x1                   	// #1
  404c38:	str	x1, [x0]
  404c3c:	b	404cc8 <ferror@plt+0x3658>
  404c40:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404c44:	add	x0, x0, #0x158
  404c48:	mov	x1, #0x3e8                 	// #1000
  404c4c:	str	x1, [x0]
  404c50:	b	404cc8 <ferror@plt+0x3658>
  404c54:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404c58:	add	x0, x0, #0x158
  404c5c:	mov	x1, #0x400                 	// #1024
  404c60:	str	x1, [x0]
  404c64:	b	404cc8 <ferror@plt+0x3658>
  404c68:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404c6c:	add	x0, x0, #0x158
  404c70:	mov	x1, #0x4240                	// #16960
  404c74:	movk	x1, #0xf, lsl #16
  404c78:	str	x1, [x0]
  404c7c:	b	404cc8 <ferror@plt+0x3658>
  404c80:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404c84:	add	x0, x0, #0x158
  404c88:	mov	x1, #0x100000              	// #1048576
  404c8c:	str	x1, [x0]
  404c90:	b	404cc8 <ferror@plt+0x3658>
  404c94:	adrp	x0, 40b000 <ferror@plt+0x9990>
  404c98:	add	x0, x0, #0x608
  404c9c:	bl	401620 <gettext@plt>
  404ca0:	mov	x1, x0
  404ca4:	mov	w0, #0x1                   	// #1
  404ca8:	str	w0, [sp, #96]
  404cac:	str	wzr, [sp, #92]
  404cb0:	str	x1, [sp, #80]
  404cb4:	ldr	x2, [sp, #80]
  404cb8:	ldr	w1, [sp, #92]
  404cbc:	ldr	w0, [sp, #96]
  404cc0:	bl	401430 <error@plt>
  404cc4:	nop
  404cc8:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404ccc:	add	x0, x0, #0x188
  404cd0:	ldr	x0, [x0]
  404cd4:	ldrb	w1, [x0]
  404cd8:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404cdc:	add	x0, x0, #0x160
  404ce0:	strb	w1, [x0]
  404ce4:	b	404d40 <ferror@plt+0x36d0>
  404ce8:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404cec:	add	x0, x0, #0x200
  404cf0:	ldr	w0, [x0]
  404cf4:	orr	w1, w0, #0x2
  404cf8:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404cfc:	add	x0, x0, #0x200
  404d00:	str	w1, [x0]
  404d04:	b	404d40 <ferror@plt+0x36d0>
  404d08:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404d0c:	add	x0, x0, #0x208
  404d10:	mov	w1, #0x1                   	// #1
  404d14:	str	w1, [x0]
  404d18:	b	404d40 <ferror@plt+0x36d0>
  404d1c:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404d20:	add	x0, x0, #0x20c
  404d24:	mov	w1, #0x1                   	// #1
  404d28:	str	w1, [x0]
  404d2c:	b	404d40 <ferror@plt+0x36d0>
  404d30:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404d34:	add	x0, x0, #0x180
  404d38:	ldr	x0, [x0]
  404d3c:	bl	401848 <ferror@plt+0x1d8>
  404d40:	mov	x4, #0x0                   	// #0
  404d44:	adrp	x0, 40b000 <ferror@plt+0x9990>
  404d48:	add	x3, x0, #0x740
  404d4c:	adrp	x0, 40b000 <ferror@plt+0x9990>
  404d50:	add	x2, x0, #0x638
  404d54:	ldr	x1, [sp, #32]
  404d58:	ldr	w0, [sp, #44]
  404d5c:	bl	401560 <getopt_long@plt>
  404d60:	str	w0, [sp, #116]
  404d64:	ldr	w0, [sp, #116]
  404d68:	cmn	w0, #0x1
  404d6c:	b.ne	404978 <ferror@plt+0x3308>  // b.any
  404d70:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404d74:	add	x0, x0, #0x190
  404d78:	ldr	w0, [x0]
  404d7c:	ldr	w1, [sp, #44]
  404d80:	cmp	w1, w0
  404d84:	b.le	404e7c <ferror@plt+0x380c>
  404d88:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404d8c:	add	x0, x0, #0x190
  404d90:	ldr	w0, [x0]
  404d94:	add	w2, w0, #0x1
  404d98:	adrp	x1, 41d000 <ferror@plt+0x1b990>
  404d9c:	add	x1, x1, #0x190
  404da0:	str	w2, [x1]
  404da4:	sxtw	x0, w0
  404da8:	lsl	x0, x0, #3
  404dac:	ldr	x1, [sp, #32]
  404db0:	add	x0, x1, x0
  404db4:	ldr	x19, [x0]
  404db8:	adrp	x0, 40b000 <ferror@plt+0x9990>
  404dbc:	add	x0, x0, #0x648
  404dc0:	bl	401620 <gettext@plt>
  404dc4:	mov	x1, x0
  404dc8:	mov	x0, x19
  404dcc:	bl	405044 <ferror@plt+0x39d4>
  404dd0:	str	x0, [sp, #104]
  404dd4:	ldr	x0, [sp, #104]
  404dd8:	cmp	x0, #0x0
  404ddc:	b.gt	404e14 <ferror@plt+0x37a4>
  404de0:	adrp	x0, 40b000 <ferror@plt+0x9990>
  404de4:	add	x0, x0, #0x668
  404de8:	bl	401620 <gettext@plt>
  404dec:	mov	x1, x0
  404df0:	mov	w0, #0x1                   	// #1
  404df4:	str	w0, [sp, #76]
  404df8:	str	wzr, [sp, #72]
  404dfc:	str	x1, [sp, #64]
  404e00:	ldr	x2, [sp, #64]
  404e04:	ldr	w1, [sp, #72]
  404e08:	ldr	w0, [sp, #76]
  404e0c:	bl	401430 <error@plt>
  404e10:	b	404e58 <ferror@plt+0x37e8>
  404e14:	ldr	x1, [sp, #104]
  404e18:	mov	x0, #0xffffffff            	// #4294967295
  404e1c:	cmp	x1, x0
  404e20:	b.le	404e58 <ferror@plt+0x37e8>
  404e24:	adrp	x0, 40b000 <ferror@plt+0x9990>
  404e28:	add	x0, x0, #0x688
  404e2c:	bl	401620 <gettext@plt>
  404e30:	mov	x1, x0
  404e34:	mov	w0, #0x1                   	// #1
  404e38:	str	w0, [sp, #60]
  404e3c:	str	wzr, [sp, #56]
  404e40:	str	x1, [sp, #48]
  404e44:	ldr	x2, [sp, #48]
  404e48:	ldr	w1, [sp, #56]
  404e4c:	ldr	w0, [sp, #60]
  404e50:	bl	401430 <error@plt>
  404e54:	nop
  404e58:	ldr	x0, [sp, #104]
  404e5c:	mov	w1, w0
  404e60:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404e64:	add	x0, x0, #0x164
  404e68:	str	w1, [x0]
  404e6c:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404e70:	add	x0, x0, #0x210
  404e74:	mov	w1, #0x1                   	// #1
  404e78:	str	w1, [x0]
  404e7c:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404e80:	add	x0, x0, #0x190
  404e84:	ldr	w0, [x0]
  404e88:	ldr	w1, [sp, #44]
  404e8c:	cmp	w1, w0
  404e90:	b.le	404ef8 <ferror@plt+0x3888>
  404e94:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404e98:	add	x0, x0, #0x190
  404e9c:	ldr	w0, [x0]
  404ea0:	add	w2, w0, #0x1
  404ea4:	adrp	x1, 41d000 <ferror@plt+0x1b990>
  404ea8:	add	x1, x1, #0x190
  404eac:	str	w2, [x1]
  404eb0:	sxtw	x0, w0
  404eb4:	lsl	x0, x0, #3
  404eb8:	ldr	x1, [sp, #32]
  404ebc:	add	x0, x1, x0
  404ec0:	ldr	x19, [x0]
  404ec4:	adrp	x0, 40b000 <ferror@plt+0x9990>
  404ec8:	add	x0, x0, #0x648
  404ecc:	bl	401620 <gettext@plt>
  404ed0:	mov	x1, x0
  404ed4:	mov	x0, x19
  404ed8:	bl	405044 <ferror@plt+0x39d4>
  404edc:	mov	x1, x0
  404ee0:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404ee4:	add	x0, x0, #0x218
  404ee8:	str	x1, [x0]
  404eec:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404ef0:	add	x0, x0, #0x210
  404ef4:	str	wzr, [x0]
  404ef8:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404efc:	add	x0, x0, #0x190
  404f00:	ldr	w0, [x0]
  404f04:	ldr	w1, [sp, #44]
  404f08:	cmp	w1, w0
  404f0c:	b.le	404f20 <ferror@plt+0x38b0>
  404f10:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404f14:	add	x0, x0, #0x180
  404f18:	ldr	x0, [x0]
  404f1c:	bl	401848 <ferror@plt+0x1d8>
  404f20:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404f24:	add	x0, x0, #0x168
  404f28:	ldr	w0, [x0]
  404f2c:	cmp	w0, #0x0
  404f30:	b.eq	404f64 <ferror@plt+0x38f4>  // b.none
  404f34:	bl	4048bc <ferror@plt+0x324c>
  404f38:	sub	w0, w0, #0x3
  404f3c:	str	w0, [sp, #100]
  404f40:	ldr	w0, [sp, #100]
  404f44:	cmp	w0, #0x0
  404f48:	b.le	404f54 <ferror@plt+0x38e4>
  404f4c:	ldr	w0, [sp, #100]
  404f50:	b	404f58 <ferror@plt+0x38e8>
  404f54:	mov	w0, #0x16                  	// #22
  404f58:	adrp	x1, 41d000 <ferror@plt+0x1b990>
  404f5c:	add	x1, x1, #0x220
  404f60:	str	w0, [x1]
  404f64:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404f68:	add	x0, x0, #0x198
  404f6c:	ldr	x0, [x0]
  404f70:	bl	4015e0 <setlinebuf@plt>
  404f74:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  404f78:	add	x0, x0, #0x200
  404f7c:	ldr	w0, [x0]
  404f80:	cmp	w0, #0x10
  404f84:	b.eq	405018 <ferror@plt+0x39a8>  // b.none
  404f88:	cmp	w0, #0x10
  404f8c:	b.gt	405020 <ferror@plt+0x39b0>
  404f90:	cmp	w0, #0x8
  404f94:	b.eq	404fec <ferror@plt+0x397c>  // b.none
  404f98:	cmp	w0, #0x8
  404f9c:	b.gt	405020 <ferror@plt+0x39b0>
  404fa0:	cmp	w0, #0x4
  404fa4:	b.eq	405010 <ferror@plt+0x39a0>  // b.none
  404fa8:	cmp	w0, #0x4
  404fac:	b.gt	405020 <ferror@plt+0x39b0>
  404fb0:	cmp	w0, #0x2
  404fb4:	b.eq	404fdc <ferror@plt+0x396c>  // b.none
  404fb8:	cmp	w0, #0x2
  404fbc:	b.gt	405020 <ferror@plt+0x39b0>
  404fc0:	cmp	w0, #0x0
  404fc4:	b.eq	404fd4 <ferror@plt+0x3964>  // b.none
  404fc8:	cmp	w0, #0x1
  404fcc:	b.eq	404fe4 <ferror@plt+0x3974>  // b.none
  404fd0:	b	405020 <ferror@plt+0x39b0>
  404fd4:	bl	401df8 <ferror@plt+0x788>
  404fd8:	b	405034 <ferror@plt+0x39c4>
  404fdc:	bl	404360 <ferror@plt+0x2cf0>
  404fe0:	b	405034 <ferror@plt+0x39c4>
  404fe4:	bl	403294 <ferror@plt+0x1c24>
  404fe8:	b	405034 <ferror@plt+0x39c4>
  404fec:	ldr	x0, [sp, #120]
  404ff0:	bl	402c98 <ferror@plt+0x1628>
  404ff4:	cmn	w0, #0x1
  404ff8:	b.ne	405030 <ferror@plt+0x39c0>  // b.any
  404ffc:	adrp	x0, 40b000 <ferror@plt+0x9990>
  405000:	add	x0, x0, #0x6a0
  405004:	bl	401620 <gettext@plt>
  405008:	bl	4015f0 <printf@plt>
  40500c:	b	405030 <ferror@plt+0x39c0>
  405010:	bl	403bcc <ferror@plt+0x255c>
  405014:	b	405034 <ferror@plt+0x39c4>
  405018:	bl	403ebc <ferror@plt+0x284c>
  40501c:	b	405034 <ferror@plt+0x39c4>
  405020:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  405024:	add	x0, x0, #0x180
  405028:	ldr	x0, [x0]
  40502c:	bl	401848 <ferror@plt+0x1d8>
  405030:	nop
  405034:	mov	w0, #0x0                   	// #0
  405038:	ldr	x19, [sp, #16]
  40503c:	ldp	x29, x30, [sp], #128
  405040:	ret
  405044:	stp	x29, x30, [sp, #-64]!
  405048:	mov	x29, sp
  40504c:	str	x0, [sp, #24]
  405050:	str	x1, [sp, #16]
  405054:	str	xzr, [sp, #32]
  405058:	ldr	x0, [sp, #24]
  40505c:	cmp	x0, #0x0
  405060:	b.eq	4050d8 <ferror@plt+0x3a68>  // b.none
  405064:	ldr	x0, [sp, #24]
  405068:	ldrb	w0, [x0]
  40506c:	cmp	w0, #0x0
  405070:	b.eq	4050d8 <ferror@plt+0x3a68>  // b.none
  405074:	bl	401600 <__errno_location@plt>
  405078:	str	wzr, [x0]
  40507c:	add	x0, sp, #0x20
  405080:	mov	w2, #0xa                   	// #10
  405084:	mov	x1, x0
  405088:	ldr	x0, [sp, #24]
  40508c:	bl	401590 <strtol@plt>
  405090:	str	x0, [sp, #56]
  405094:	bl	401600 <__errno_location@plt>
  405098:	ldr	w0, [x0]
  40509c:	cmp	w0, #0x0
  4050a0:	b.ne	4050d8 <ferror@plt+0x3a68>  // b.any
  4050a4:	ldr	x0, [sp, #32]
  4050a8:	ldr	x1, [sp, #24]
  4050ac:	cmp	x1, x0
  4050b0:	b.eq	4050d8 <ferror@plt+0x3a68>  // b.none
  4050b4:	ldr	x0, [sp, #32]
  4050b8:	cmp	x0, #0x0
  4050bc:	b.eq	4050d8 <ferror@plt+0x3a68>  // b.none
  4050c0:	ldr	x0, [sp, #32]
  4050c4:	ldrb	w0, [x0]
  4050c8:	cmp	w0, #0x0
  4050cc:	b.ne	4050d8 <ferror@plt+0x3a68>  // b.any
  4050d0:	ldr	x0, [sp, #56]
  4050d4:	b	405118 <ferror@plt+0x3aa8>
  4050d8:	bl	401600 <__errno_location@plt>
  4050dc:	ldr	w0, [x0]
  4050e0:	mov	w1, #0x1                   	// #1
  4050e4:	str	w1, [sp, #52]
  4050e8:	str	w0, [sp, #48]
  4050ec:	adrp	x0, 40b000 <ferror@plt+0x9990>
  4050f0:	add	x0, x0, #0x900
  4050f4:	str	x0, [sp, #40]
  4050f8:	ldr	x4, [sp, #24]
  4050fc:	ldr	x3, [sp, #16]
  405100:	ldr	x2, [sp, #40]
  405104:	ldr	w1, [sp, #48]
  405108:	ldr	w0, [sp, #52]
  40510c:	bl	401430 <error@plt>
  405110:	nop
  405114:	mov	x0, #0x0                   	// #0
  405118:	ldp	x29, x30, [sp], #64
  40511c:	ret
  405120:	stp	x29, x30, [sp, #-64]!
  405124:	mov	x29, sp
  405128:	str	x0, [sp, #24]
  40512c:	str	x1, [sp, #16]
  405130:	str	xzr, [sp, #32]
  405134:	ldr	x0, [sp, #24]
  405138:	cmp	x0, #0x0
  40513c:	b.eq	4051b0 <ferror@plt+0x3b40>  // b.none
  405140:	ldr	x0, [sp, #24]
  405144:	ldrb	w0, [x0]
  405148:	cmp	w0, #0x0
  40514c:	b.eq	4051b0 <ferror@plt+0x3b40>  // b.none
  405150:	bl	401600 <__errno_location@plt>
  405154:	str	wzr, [x0]
  405158:	add	x0, sp, #0x20
  40515c:	mov	x1, x0
  405160:	ldr	x0, [sp, #24]
  405164:	bl	401450 <strtod@plt>
  405168:	str	d0, [sp, #56]
  40516c:	bl	401600 <__errno_location@plt>
  405170:	ldr	w0, [x0]
  405174:	cmp	w0, #0x0
  405178:	b.ne	4051b0 <ferror@plt+0x3b40>  // b.any
  40517c:	ldr	x0, [sp, #32]
  405180:	ldr	x1, [sp, #24]
  405184:	cmp	x1, x0
  405188:	b.eq	4051b0 <ferror@plt+0x3b40>  // b.none
  40518c:	ldr	x0, [sp, #32]
  405190:	cmp	x0, #0x0
  405194:	b.eq	4051b0 <ferror@plt+0x3b40>  // b.none
  405198:	ldr	x0, [sp, #32]
  40519c:	ldrb	w0, [x0]
  4051a0:	cmp	w0, #0x0
  4051a4:	b.ne	4051b0 <ferror@plt+0x3b40>  // b.any
  4051a8:	ldr	d0, [sp, #56]
  4051ac:	b	4051f0 <ferror@plt+0x3b80>
  4051b0:	bl	401600 <__errno_location@plt>
  4051b4:	ldr	w0, [x0]
  4051b8:	mov	w1, #0x1                   	// #1
  4051bc:	str	w1, [sp, #52]
  4051c0:	str	w0, [sp, #48]
  4051c4:	adrp	x0, 40b000 <ferror@plt+0x9990>
  4051c8:	add	x0, x0, #0x900
  4051cc:	str	x0, [sp, #40]
  4051d0:	ldr	x4, [sp, #24]
  4051d4:	ldr	x3, [sp, #16]
  4051d8:	ldr	x2, [sp, #40]
  4051dc:	ldr	w1, [sp, #48]
  4051e0:	ldr	w0, [sp, #52]
  4051e4:	bl	401430 <error@plt>
  4051e8:	nop
  4051ec:	movi	d0, #0x0
  4051f0:	ldp	x29, x30, [sp], #64
  4051f4:	ret
  4051f8:	stp	x29, x30, [sp, #-160]!
  4051fc:	mov	x29, sp
  405200:	stp	x20, x21, [sp, #16]
  405204:	stp	x22, x23, [sp, #32]
  405208:	str	x0, [sp, #56]
  40520c:	str	x1, [sp, #48]
  405210:	str	wzr, [sp, #108]
  405214:	ldr	x0, [sp, #56]
  405218:	cmp	x0, #0x0
  40521c:	b.eq	405514 <ferror@plt+0x3ea4>  // b.none
  405220:	ldr	x0, [sp, #56]
  405224:	ldrb	w0, [x0]
  405228:	cmp	w0, #0x0
  40522c:	b.eq	405514 <ferror@plt+0x3ea4>  // b.none
  405230:	stp	xzr, xzr, [sp, #144]
  405234:	ldr	x0, [sp, #56]
  405238:	str	x0, [sp, #136]
  40523c:	b	40524c <ferror@plt+0x3bdc>
  405240:	ldr	x0, [sp, #136]
  405244:	add	x0, x0, #0x1
  405248:	str	x0, [sp, #136]
  40524c:	bl	401580 <__ctype_b_loc@plt>
  405250:	ldr	x1, [x0]
  405254:	ldr	x0, [sp, #136]
  405258:	ldrb	w0, [x0]
  40525c:	and	x0, x0, #0xff
  405260:	lsl	x0, x0, #1
  405264:	add	x0, x1, x0
  405268:	ldrh	w0, [x0]
  40526c:	and	w0, w0, #0x2000
  405270:	cmp	w0, #0x0
  405274:	b.ne	405240 <ferror@plt+0x3bd0>  // b.any
  405278:	ldr	x0, [sp, #136]
  40527c:	ldrb	w0, [x0]
  405280:	cmp	w0, #0x2d
  405284:	b.ne	4052a0 <ferror@plt+0x3c30>  // b.any
  405288:	mov	w0, #0x1                   	// #1
  40528c:	str	w0, [sp, #108]
  405290:	ldr	x0, [sp, #136]
  405294:	add	x0, x0, #0x1
  405298:	str	x0, [sp, #136]
  40529c:	b	4052bc <ferror@plt+0x3c4c>
  4052a0:	ldr	x0, [sp, #136]
  4052a4:	ldrb	w0, [x0]
  4052a8:	cmp	w0, #0x2b
  4052ac:	b.ne	4052bc <ferror@plt+0x3c4c>  // b.any
  4052b0:	ldr	x0, [sp, #136]
  4052b4:	add	x0, x0, #0x1
  4052b8:	str	x0, [sp, #136]
  4052bc:	ldr	x0, [sp, #136]
  4052c0:	str	x0, [sp, #128]
  4052c4:	adrp	x0, 40b000 <ferror@plt+0x9990>
  4052c8:	add	x0, x0, #0x910
  4052cc:	ldr	q0, [x0]
  4052d0:	str	q0, [sp, #112]
  4052d4:	b	4052fc <ferror@plt+0x3c8c>
  4052d8:	ldr	x0, [sp, #128]
  4052dc:	add	x0, x0, #0x1
  4052e0:	str	x0, [sp, #128]
  4052e4:	adrp	x0, 40b000 <ferror@plt+0x9990>
  4052e8:	add	x0, x0, #0x920
  4052ec:	ldr	q1, [x0]
  4052f0:	ldr	q0, [sp, #112]
  4052f4:	bl	4089d8 <ferror@plt+0x7368>
  4052f8:	str	q0, [sp, #112]
  4052fc:	bl	401580 <__ctype_b_loc@plt>
  405300:	ldr	x1, [x0]
  405304:	ldr	x0, [sp, #128]
  405308:	ldrb	w0, [x0]
  40530c:	and	x0, x0, #0xff
  405310:	lsl	x0, x0, #1
  405314:	add	x0, x1, x0
  405318:	ldrh	w0, [x0]
  40531c:	and	w0, w0, #0x800
  405320:	cmp	w0, #0x0
  405324:	b.ne	4052d8 <ferror@plt+0x3c68>  // b.any
  405328:	b	405378 <ferror@plt+0x3d08>
  40532c:	ldr	x0, [sp, #136]
  405330:	ldrb	w0, [x0]
  405334:	sub	w0, w0, #0x30
  405338:	bl	409f0c <ferror@plt+0x889c>
  40533c:	ldr	q1, [sp, #112]
  405340:	bl	4089d8 <ferror@plt+0x7368>
  405344:	mov	v1.16b, v0.16b
  405348:	ldr	q0, [sp, #144]
  40534c:	bl	4056cc <ferror@plt+0x405c>
  405350:	str	q0, [sp, #144]
  405354:	adrp	x0, 40b000 <ferror@plt+0x9990>
  405358:	add	x0, x0, #0x920
  40535c:	ldr	q1, [x0]
  405360:	ldr	q0, [sp, #112]
  405364:	bl	4072d8 <ferror@plt+0x5c68>
  405368:	str	q0, [sp, #112]
  40536c:	ldr	x0, [sp, #136]
  405370:	add	x0, x0, #0x1
  405374:	str	x0, [sp, #136]
  405378:	bl	401580 <__ctype_b_loc@plt>
  40537c:	ldr	x1, [x0]
  405380:	ldr	x0, [sp, #136]
  405384:	ldrb	w0, [x0]
  405388:	and	x0, x0, #0xff
  40538c:	lsl	x0, x0, #1
  405390:	add	x0, x1, x0
  405394:	ldrh	w0, [x0]
  405398:	and	w0, w0, #0x800
  40539c:	cmp	w0, #0x0
  4053a0:	b.ne	40532c <ferror@plt+0x3cbc>  // b.any
  4053a4:	ldr	x0, [sp, #136]
  4053a8:	ldrb	w0, [x0]
  4053ac:	cmp	w0, #0x0
  4053b0:	b.ne	4053e4 <ferror@plt+0x3d74>  // b.any
  4053b4:	ldr	w0, [sp, #108]
  4053b8:	cmp	w0, #0x0
  4053bc:	b.eq	4053d0 <ferror@plt+0x3d60>  // b.none
  4053c0:	ldr	x22, [sp, #144]
  4053c4:	ldr	x0, [sp, #152]
  4053c8:	eor	x23, x0, #0x8000000000000000
  4053cc:	b	4053d4 <ferror@plt+0x3d64>
  4053d0:	ldp	x22, x23, [sp, #144]
  4053d4:	fmov	d0, x22
  4053d8:	fmov	v0.d[1], x23
  4053dc:	bl	40a094 <ferror@plt+0x8a24>
  4053e0:	b	405554 <ferror@plt+0x3ee4>
  4053e4:	ldr	x0, [sp, #136]
  4053e8:	ldrb	w0, [x0]
  4053ec:	cmp	w0, #0x2e
  4053f0:	b.eq	40543c <ferror@plt+0x3dcc>  // b.none
  4053f4:	ldr	x0, [sp, #136]
  4053f8:	ldrb	w0, [x0]
  4053fc:	cmp	w0, #0x2c
  405400:	b.eq	40543c <ferror@plt+0x3dcc>  // b.none
  405404:	mov	w0, #0x1                   	// #1
  405408:	str	w0, [sp, #104]
  40540c:	mov	w0, #0x16                  	// #22
  405410:	str	w0, [sp, #100]
  405414:	adrp	x0, 40b000 <ferror@plt+0x9990>
  405418:	add	x0, x0, #0x900
  40541c:	str	x0, [sp, #88]
  405420:	ldr	x4, [sp, #56]
  405424:	ldr	x3, [sp, #48]
  405428:	ldr	x2, [sp, #88]
  40542c:	ldr	w1, [sp, #100]
  405430:	ldr	w0, [sp, #104]
  405434:	bl	401430 <error@plt>
  405438:	nop
  40543c:	ldr	x0, [sp, #136]
  405440:	add	x0, x0, #0x1
  405444:	str	x0, [sp, #136]
  405448:	adrp	x0, 40b000 <ferror@plt+0x9990>
  40544c:	add	x0, x0, #0x910
  405450:	ldr	q0, [x0]
  405454:	str	q0, [sp, #112]
  405458:	b	4054a8 <ferror@plt+0x3e38>
  40545c:	ldr	x0, [sp, #136]
  405460:	ldrb	w0, [x0]
  405464:	sub	w0, w0, #0x30
  405468:	bl	409f0c <ferror@plt+0x889c>
  40546c:	ldr	q1, [sp, #112]
  405470:	bl	4089d8 <ferror@plt+0x7368>
  405474:	mov	v1.16b, v0.16b
  405478:	ldr	q0, [sp, #144]
  40547c:	bl	4056cc <ferror@plt+0x405c>
  405480:	str	q0, [sp, #144]
  405484:	adrp	x0, 40b000 <ferror@plt+0x9990>
  405488:	add	x0, x0, #0x920
  40548c:	ldr	q1, [x0]
  405490:	ldr	q0, [sp, #112]
  405494:	bl	4072d8 <ferror@plt+0x5c68>
  405498:	str	q0, [sp, #112]
  40549c:	ldr	x0, [sp, #136]
  4054a0:	add	x0, x0, #0x1
  4054a4:	str	x0, [sp, #136]
  4054a8:	bl	401580 <__ctype_b_loc@plt>
  4054ac:	ldr	x1, [x0]
  4054b0:	ldr	x0, [sp, #136]
  4054b4:	ldrb	w0, [x0]
  4054b8:	and	x0, x0, #0xff
  4054bc:	lsl	x0, x0, #1
  4054c0:	add	x0, x1, x0
  4054c4:	ldrh	w0, [x0]
  4054c8:	and	w0, w0, #0x800
  4054cc:	cmp	w0, #0x0
  4054d0:	b.ne	40545c <ferror@plt+0x3dec>  // b.any
  4054d4:	ldr	x0, [sp, #136]
  4054d8:	ldrb	w0, [x0]
  4054dc:	cmp	w0, #0x0
  4054e0:	b.ne	405514 <ferror@plt+0x3ea4>  // b.any
  4054e4:	ldr	w0, [sp, #108]
  4054e8:	cmp	w0, #0x0
  4054ec:	b.eq	405500 <ferror@plt+0x3e90>  // b.none
  4054f0:	ldr	x20, [sp, #144]
  4054f4:	ldr	x0, [sp, #152]
  4054f8:	eor	x21, x0, #0x8000000000000000
  4054fc:	b	405504 <ferror@plt+0x3e94>
  405500:	ldp	x20, x21, [sp, #144]
  405504:	fmov	d0, x20
  405508:	fmov	v0.d[1], x21
  40550c:	bl	40a094 <ferror@plt+0x8a24>
  405510:	b	405554 <ferror@plt+0x3ee4>
  405514:	bl	401600 <__errno_location@plt>
  405518:	ldr	w0, [x0]
  40551c:	mov	w1, #0x1                   	// #1
  405520:	str	w1, [sp, #84]
  405524:	str	w0, [sp, #80]
  405528:	adrp	x0, 40b000 <ferror@plt+0x9990>
  40552c:	add	x0, x0, #0x900
  405530:	str	x0, [sp, #72]
  405534:	ldr	x4, [sp, #56]
  405538:	ldr	x3, [sp, #48]
  40553c:	ldr	x2, [sp, #72]
  405540:	ldr	w1, [sp, #80]
  405544:	ldr	w0, [sp, #84]
  405548:	bl	401430 <error@plt>
  40554c:	nop
  405550:	movi	d0, #0x0
  405554:	ldp	x20, x21, [sp, #16]
  405558:	ldp	x22, x23, [sp, #32]
  40555c:	ldp	x29, x30, [sp], #160
  405560:	ret
  405564:	stp	x29, x30, [sp, #-48]!
  405568:	mov	x29, sp
  40556c:	str	x0, [sp, #24]
  405570:	ldr	x0, [sp, #24]
  405574:	bl	401490 <__fpending@plt>
  405578:	cmp	x0, #0x0
  40557c:	cset	w0, ne  // ne = any
  405580:	and	w0, w0, #0xff
  405584:	str	w0, [sp, #44]
  405588:	ldr	x0, [sp, #24]
  40558c:	bl	401670 <ferror@plt>
  405590:	cmp	w0, #0x0
  405594:	cset	w0, ne  // ne = any
  405598:	and	w0, w0, #0xff
  40559c:	str	w0, [sp, #40]
  4055a0:	ldr	x0, [sp, #24]
  4055a4:	bl	4014b0 <fclose@plt>
  4055a8:	cmp	w0, #0x0
  4055ac:	cset	w0, ne  // ne = any
  4055b0:	and	w0, w0, #0xff
  4055b4:	str	w0, [sp, #36]
  4055b8:	ldr	w0, [sp, #40]
  4055bc:	cmp	w0, #0x0
  4055c0:	b.ne	4055ec <ferror@plt+0x3f7c>  // b.any
  4055c4:	ldr	w0, [sp, #36]
  4055c8:	cmp	w0, #0x0
  4055cc:	b.eq	405618 <ferror@plt+0x3fa8>  // b.none
  4055d0:	ldr	w0, [sp, #44]
  4055d4:	cmp	w0, #0x0
  4055d8:	b.ne	4055ec <ferror@plt+0x3f7c>  // b.any
  4055dc:	bl	401600 <__errno_location@plt>
  4055e0:	ldr	w0, [x0]
  4055e4:	cmp	w0, #0x9
  4055e8:	b.eq	405618 <ferror@plt+0x3fa8>  // b.none
  4055ec:	ldr	w0, [sp, #36]
  4055f0:	cmp	w0, #0x0
  4055f4:	b.ne	405610 <ferror@plt+0x3fa0>  // b.any
  4055f8:	bl	401600 <__errno_location@plt>
  4055fc:	ldr	w0, [x0]
  405600:	cmp	w0, #0x20
  405604:	b.eq	405610 <ferror@plt+0x3fa0>  // b.none
  405608:	bl	401600 <__errno_location@plt>
  40560c:	str	wzr, [x0]
  405610:	mov	w0, #0xffffffff            	// #-1
  405614:	b	40561c <ferror@plt+0x3fac>
  405618:	mov	w0, #0x0                   	// #0
  40561c:	ldp	x29, x30, [sp], #48
  405620:	ret
  405624:	stp	x29, x30, [sp, #-48]!
  405628:	mov	x29, sp
  40562c:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  405630:	add	x0, x0, #0x198
  405634:	ldr	x0, [x0]
  405638:	bl	405564 <ferror@plt+0x3ef4>
  40563c:	cmp	w0, #0x0
  405640:	b.eq	4056a0 <ferror@plt+0x4030>  // b.none
  405644:	bl	401600 <__errno_location@plt>
  405648:	ldr	w0, [x0]
  40564c:	cmp	w0, #0x20
  405650:	b.eq	4056a0 <ferror@plt+0x4030>  // b.none
  405654:	adrp	x0, 40b000 <ferror@plt+0x9990>
  405658:	add	x0, x0, #0x930
  40565c:	bl	401620 <gettext@plt>
  405660:	str	x0, [sp, #40]
  405664:	bl	401600 <__errno_location@plt>
  405668:	ldr	w0, [x0]
  40566c:	str	wzr, [sp, #36]
  405670:	str	w0, [sp, #32]
  405674:	adrp	x0, 40b000 <ferror@plt+0x9990>
  405678:	add	x0, x0, #0x940
  40567c:	str	x0, [sp, #24]
  405680:	ldr	x3, [sp, #40]
  405684:	ldr	x2, [sp, #24]
  405688:	ldr	w1, [sp, #32]
  40568c:	ldr	w0, [sp, #36]
  405690:	bl	401430 <error@plt>
  405694:	nop
  405698:	mov	w0, #0x1                   	// #1
  40569c:	bl	4013f0 <_exit@plt>
  4056a0:	adrp	x0, 41d000 <ferror@plt+0x1b990>
  4056a4:	add	x0, x0, #0x180
  4056a8:	ldr	x0, [x0]
  4056ac:	bl	405564 <ferror@plt+0x3ef4>
  4056b0:	cmp	w0, #0x0
  4056b4:	b.eq	4056c0 <ferror@plt+0x4050>  // b.none
  4056b8:	mov	w0, #0x1                   	// #1
  4056bc:	bl	4013f0 <_exit@plt>
  4056c0:	nop
  4056c4:	ldp	x29, x30, [sp], #48
  4056c8:	ret
  4056cc:	stp	x29, x30, [sp, #-400]!
  4056d0:	mov	x29, sp
  4056d4:	str	q0, [sp, #32]
  4056d8:	str	q1, [sp, #16]
  4056dc:	str	wzr, [sp, #356]
  4056e0:	str	xzr, [sp, #304]
  4056e4:	mrs	x0, fpcr
  4056e8:	str	x0, [sp, #304]
  4056ec:	ldr	q0, [sp, #32]
  4056f0:	str	q0, [sp, #80]
  4056f4:	ldr	x0, [sp, #80]
  4056f8:	str	x0, [sp, #360]
  4056fc:	ldr	x0, [sp, #88]
  405700:	ubfx	x0, x0, #0, #48
  405704:	str	x0, [sp, #376]
  405708:	ldrh	w0, [sp, #94]
  40570c:	ubfx	x0, x0, #0, #15
  405710:	and	w0, w0, #0xffff
  405714:	and	x0, x0, #0xffff
  405718:	str	x0, [sp, #296]
  40571c:	ldrb	w0, [sp, #95]
  405720:	ubfx	x0, x0, #7, #1
  405724:	and	w0, w0, #0xff
  405728:	and	x0, x0, #0xff
  40572c:	str	x0, [sp, #288]
  405730:	ldr	x0, [sp, #376]
  405734:	lsl	x1, x0, #3
  405738:	ldr	x0, [sp, #360]
  40573c:	lsr	x0, x0, #61
  405740:	orr	x0, x1, x0
  405744:	str	x0, [sp, #376]
  405748:	ldr	x0, [sp, #360]
  40574c:	lsl	x0, x0, #3
  405750:	str	x0, [sp, #360]
  405754:	ldr	q0, [sp, #16]
  405758:	str	q0, [sp, #64]
  40575c:	ldr	x0, [sp, #64]
  405760:	str	x0, [sp, #368]
  405764:	ldr	x0, [sp, #72]
  405768:	ubfx	x0, x0, #0, #48
  40576c:	str	x0, [sp, #392]
  405770:	ldrh	w0, [sp, #78]
  405774:	ubfx	x0, x0, #0, #15
  405778:	and	w0, w0, #0xffff
  40577c:	and	x0, x0, #0xffff
  405780:	str	x0, [sp, #280]
  405784:	ldrb	w0, [sp, #79]
  405788:	ubfx	x0, x0, #7, #1
  40578c:	and	w0, w0, #0xff
  405790:	and	x0, x0, #0xff
  405794:	str	x0, [sp, #272]
  405798:	ldr	x0, [sp, #392]
  40579c:	lsl	x1, x0, #3
  4057a0:	ldr	x0, [sp, #368]
  4057a4:	lsr	x0, x0, #61
  4057a8:	orr	x0, x1, x0
  4057ac:	str	x0, [sp, #392]
  4057b0:	ldr	x0, [sp, #368]
  4057b4:	lsl	x0, x0, #3
  4057b8:	str	x0, [sp, #368]
  4057bc:	ldr	x1, [sp, #288]
  4057c0:	ldr	x0, [sp, #272]
  4057c4:	cmp	x1, x0
  4057c8:	b.ne	4062b0 <ferror@plt+0x4c40>  // b.any
  4057cc:	ldr	x0, [sp, #288]
  4057d0:	str	x0, [sp, #384]
  4057d4:	ldr	x0, [sp, #296]
  4057d8:	mov	w1, w0
  4057dc:	ldr	x0, [sp, #280]
  4057e0:	sub	w0, w1, w0
  4057e4:	str	w0, [sp, #324]
  4057e8:	ldr	w0, [sp, #324]
  4057ec:	cmp	w0, #0x0
  4057f0:	b.le	405af0 <ferror@plt+0x4480>
  4057f4:	ldr	x0, [sp, #296]
  4057f8:	str	x0, [sp, #344]
  4057fc:	ldr	x0, [sp, #280]
  405800:	cmp	x0, #0x0
  405804:	b.ne	405934 <ferror@plt+0x42c4>  // b.any
  405808:	ldr	x1, [sp, #392]
  40580c:	ldr	x0, [sp, #368]
  405810:	orr	x0, x1, x0
  405814:	cmp	x0, #0x0
  405818:	b.ne	405870 <ferror@plt+0x4200>  // b.any
  40581c:	ldr	x1, [sp, #296]
  405820:	mov	x0, #0x7fff                	// #32767
  405824:	cmp	x1, x0
  405828:	b.ne	40585c <ferror@plt+0x41ec>  // b.any
  40582c:	ldr	x1, [sp, #376]
  405830:	ldr	x0, [sp, #360]
  405834:	orr	x0, x1, x0
  405838:	cmp	x0, #0x0
  40583c:	b.eq	40585c <ferror@plt+0x41ec>  // b.none
  405840:	ldr	x0, [sp, #376]
  405844:	and	x0, x0, #0x4000000000000
  405848:	cmp	x0, #0x0
  40584c:	b.ne	40585c <ferror@plt+0x41ec>  // b.any
  405850:	ldr	w0, [sp, #356]
  405854:	orr	w0, w0, #0x1
  405858:	str	w0, [sp, #356]
  40585c:	ldr	x0, [sp, #360]
  405860:	str	x0, [sp, #336]
  405864:	ldr	x0, [sp, #376]
  405868:	str	x0, [sp, #328]
  40586c:	b	406f84 <ferror@plt+0x5914>
  405870:	ldr	w0, [sp, #324]
  405874:	sub	w0, w0, #0x1
  405878:	str	w0, [sp, #324]
  40587c:	ldr	w0, [sp, #324]
  405880:	cmp	w0, #0x0
  405884:	b.ne	4058d0 <ferror@plt+0x4260>  // b.any
  405888:	ldr	x1, [sp, #360]
  40588c:	ldr	x0, [sp, #368]
  405890:	add	x0, x1, x0
  405894:	str	x0, [sp, #160]
  405898:	ldr	x1, [sp, #376]
  40589c:	ldr	x0, [sp, #392]
  4058a0:	add	x1, x1, x0
  4058a4:	ldr	x2, [sp, #160]
  4058a8:	ldr	x0, [sp, #360]
  4058ac:	cmp	x2, x0
  4058b0:	cset	w0, cc  // cc = lo, ul, last
  4058b4:	and	w0, w0, #0xff
  4058b8:	and	x0, x0, #0xff
  4058bc:	add	x0, x1, x0
  4058c0:	str	x0, [sp, #328]
  4058c4:	ldr	x0, [sp, #160]
  4058c8:	str	x0, [sp, #336]
  4058cc:	b	4061b8 <ferror@plt+0x4b48>
  4058d0:	ldr	x1, [sp, #296]
  4058d4:	mov	x0, #0x7fff                	// #32767
  4058d8:	cmp	x1, x0
  4058dc:	b.ne	4059a8 <ferror@plt+0x4338>  // b.any
  4058e0:	ldr	x1, [sp, #296]
  4058e4:	mov	x0, #0x7fff                	// #32767
  4058e8:	cmp	x1, x0
  4058ec:	b.ne	405920 <ferror@plt+0x42b0>  // b.any
  4058f0:	ldr	x1, [sp, #376]
  4058f4:	ldr	x0, [sp, #360]
  4058f8:	orr	x0, x1, x0
  4058fc:	cmp	x0, #0x0
  405900:	b.eq	405920 <ferror@plt+0x42b0>  // b.none
  405904:	ldr	x0, [sp, #376]
  405908:	and	x0, x0, #0x4000000000000
  40590c:	cmp	x0, #0x0
  405910:	b.ne	405920 <ferror@plt+0x42b0>  // b.any
  405914:	ldr	w0, [sp, #356]
  405918:	orr	w0, w0, #0x1
  40591c:	str	w0, [sp, #356]
  405920:	ldr	x0, [sp, #360]
  405924:	str	x0, [sp, #336]
  405928:	ldr	x0, [sp, #376]
  40592c:	str	x0, [sp, #328]
  405930:	b	406f84 <ferror@plt+0x5914>
  405934:	ldr	x1, [sp, #296]
  405938:	mov	x0, #0x7fff                	// #32767
  40593c:	cmp	x1, x0
  405940:	b.ne	405998 <ferror@plt+0x4328>  // b.any
  405944:	ldr	x1, [sp, #296]
  405948:	mov	x0, #0x7fff                	// #32767
  40594c:	cmp	x1, x0
  405950:	b.ne	405984 <ferror@plt+0x4314>  // b.any
  405954:	ldr	x1, [sp, #376]
  405958:	ldr	x0, [sp, #360]
  40595c:	orr	x0, x1, x0
  405960:	cmp	x0, #0x0
  405964:	b.eq	405984 <ferror@plt+0x4314>  // b.none
  405968:	ldr	x0, [sp, #376]
  40596c:	and	x0, x0, #0x4000000000000
  405970:	cmp	x0, #0x0
  405974:	b.ne	405984 <ferror@plt+0x4314>  // b.any
  405978:	ldr	w0, [sp, #356]
  40597c:	orr	w0, w0, #0x1
  405980:	str	w0, [sp, #356]
  405984:	ldr	x0, [sp, #360]
  405988:	str	x0, [sp, #336]
  40598c:	ldr	x0, [sp, #376]
  405990:	str	x0, [sp, #328]
  405994:	b	406f84 <ferror@plt+0x5914>
  405998:	ldr	x0, [sp, #392]
  40599c:	orr	x0, x0, #0x8000000000000
  4059a0:	str	x0, [sp, #392]
  4059a4:	b	4059ac <ferror@plt+0x433c>
  4059a8:	nop
  4059ac:	ldr	w0, [sp, #324]
  4059b0:	cmp	w0, #0x74
  4059b4:	b.gt	405a88 <ferror@plt+0x4418>
  4059b8:	ldr	w0, [sp, #324]
  4059bc:	cmp	w0, #0x3f
  4059c0:	b.gt	405a28 <ferror@plt+0x43b8>
  4059c4:	mov	w1, #0x40                  	// #64
  4059c8:	ldr	w0, [sp, #324]
  4059cc:	sub	w0, w1, w0
  4059d0:	ldr	x1, [sp, #392]
  4059d4:	lsl	x1, x1, x0
  4059d8:	ldr	w0, [sp, #324]
  4059dc:	ldr	x2, [sp, #368]
  4059e0:	lsr	x0, x2, x0
  4059e4:	orr	x1, x1, x0
  4059e8:	mov	w2, #0x40                  	// #64
  4059ec:	ldr	w0, [sp, #324]
  4059f0:	sub	w0, w2, w0
  4059f4:	ldr	x2, [sp, #368]
  4059f8:	lsl	x0, x2, x0
  4059fc:	cmp	x0, #0x0
  405a00:	cset	w0, ne  // ne = any
  405a04:	and	w0, w0, #0xff
  405a08:	sxtw	x0, w0
  405a0c:	orr	x0, x1, x0
  405a10:	str	x0, [sp, #368]
  405a14:	ldr	w0, [sp, #324]
  405a18:	ldr	x1, [sp, #392]
  405a1c:	lsr	x0, x1, x0
  405a20:	str	x0, [sp, #392]
  405a24:	b	405aa8 <ferror@plt+0x4438>
  405a28:	ldr	w0, [sp, #324]
  405a2c:	sub	w0, w0, #0x40
  405a30:	ldr	x1, [sp, #392]
  405a34:	lsr	x1, x1, x0
  405a38:	ldr	w0, [sp, #324]
  405a3c:	cmp	w0, #0x40
  405a40:	b.eq	405a5c <ferror@plt+0x43ec>  // b.none
  405a44:	mov	w2, #0x80                  	// #128
  405a48:	ldr	w0, [sp, #324]
  405a4c:	sub	w0, w2, w0
  405a50:	ldr	x2, [sp, #392]
  405a54:	lsl	x0, x2, x0
  405a58:	b	405a60 <ferror@plt+0x43f0>
  405a5c:	mov	x0, #0x0                   	// #0
  405a60:	ldr	x2, [sp, #368]
  405a64:	orr	x0, x0, x2
  405a68:	cmp	x0, #0x0
  405a6c:	cset	w0, ne  // ne = any
  405a70:	and	w0, w0, #0xff
  405a74:	and	x0, x0, #0xff
  405a78:	orr	x0, x1, x0
  405a7c:	str	x0, [sp, #368]
  405a80:	str	xzr, [sp, #392]
  405a84:	b	405aa8 <ferror@plt+0x4438>
  405a88:	ldr	x1, [sp, #392]
  405a8c:	ldr	x0, [sp, #368]
  405a90:	orr	x0, x1, x0
  405a94:	cmp	x0, #0x0
  405a98:	b.eq	405aa8 <ferror@plt+0x4438>  // b.none
  405a9c:	mov	x0, #0x1                   	// #1
  405aa0:	str	x0, [sp, #368]
  405aa4:	str	xzr, [sp, #392]
  405aa8:	ldr	x1, [sp, #360]
  405aac:	ldr	x0, [sp, #368]
  405ab0:	add	x0, x1, x0
  405ab4:	str	x0, [sp, #152]
  405ab8:	ldr	x1, [sp, #376]
  405abc:	ldr	x0, [sp, #392]
  405ac0:	add	x1, x1, x0
  405ac4:	ldr	x2, [sp, #152]
  405ac8:	ldr	x0, [sp, #360]
  405acc:	cmp	x2, x0
  405ad0:	cset	w0, cc  // cc = lo, ul, last
  405ad4:	and	w0, w0, #0xff
  405ad8:	and	x0, x0, #0xff
  405adc:	add	x0, x1, x0
  405ae0:	str	x0, [sp, #328]
  405ae4:	ldr	x0, [sp, #152]
  405ae8:	str	x0, [sp, #336]
  405aec:	b	4061b8 <ferror@plt+0x4b48>
  405af0:	ldr	w0, [sp, #324]
  405af4:	cmp	w0, #0x0
  405af8:	b.ge	405e04 <ferror@plt+0x4794>  // b.tcont
  405afc:	ldr	w0, [sp, #324]
  405b00:	neg	w0, w0
  405b04:	str	w0, [sp, #324]
  405b08:	ldr	x0, [sp, #280]
  405b0c:	str	x0, [sp, #344]
  405b10:	ldr	x0, [sp, #296]
  405b14:	cmp	x0, #0x0
  405b18:	b.ne	405c48 <ferror@plt+0x45d8>  // b.any
  405b1c:	ldr	x1, [sp, #376]
  405b20:	ldr	x0, [sp, #360]
  405b24:	orr	x0, x1, x0
  405b28:	cmp	x0, #0x0
  405b2c:	b.ne	405b84 <ferror@plt+0x4514>  // b.any
  405b30:	ldr	x1, [sp, #280]
  405b34:	mov	x0, #0x7fff                	// #32767
  405b38:	cmp	x1, x0
  405b3c:	b.ne	405b70 <ferror@plt+0x4500>  // b.any
  405b40:	ldr	x1, [sp, #392]
  405b44:	ldr	x0, [sp, #368]
  405b48:	orr	x0, x1, x0
  405b4c:	cmp	x0, #0x0
  405b50:	b.eq	405b70 <ferror@plt+0x4500>  // b.none
  405b54:	ldr	x0, [sp, #392]
  405b58:	and	x0, x0, #0x4000000000000
  405b5c:	cmp	x0, #0x0
  405b60:	b.ne	405b70 <ferror@plt+0x4500>  // b.any
  405b64:	ldr	w0, [sp, #356]
  405b68:	orr	w0, w0, #0x1
  405b6c:	str	w0, [sp, #356]
  405b70:	ldr	x0, [sp, #368]
  405b74:	str	x0, [sp, #336]
  405b78:	ldr	x0, [sp, #392]
  405b7c:	str	x0, [sp, #328]
  405b80:	b	406f84 <ferror@plt+0x5914>
  405b84:	ldr	w0, [sp, #324]
  405b88:	sub	w0, w0, #0x1
  405b8c:	str	w0, [sp, #324]
  405b90:	ldr	w0, [sp, #324]
  405b94:	cmp	w0, #0x0
  405b98:	b.ne	405be4 <ferror@plt+0x4574>  // b.any
  405b9c:	ldr	x1, [sp, #368]
  405ba0:	ldr	x0, [sp, #360]
  405ba4:	add	x0, x1, x0
  405ba8:	str	x0, [sp, #176]
  405bac:	ldr	x1, [sp, #392]
  405bb0:	ldr	x0, [sp, #376]
  405bb4:	add	x1, x1, x0
  405bb8:	ldr	x2, [sp, #176]
  405bbc:	ldr	x0, [sp, #368]
  405bc0:	cmp	x2, x0
  405bc4:	cset	w0, cc  // cc = lo, ul, last
  405bc8:	and	w0, w0, #0xff
  405bcc:	and	x0, x0, #0xff
  405bd0:	add	x0, x1, x0
  405bd4:	str	x0, [sp, #328]
  405bd8:	ldr	x0, [sp, #176]
  405bdc:	str	x0, [sp, #336]
  405be0:	b	4061b8 <ferror@plt+0x4b48>
  405be4:	ldr	x1, [sp, #280]
  405be8:	mov	x0, #0x7fff                	// #32767
  405bec:	cmp	x1, x0
  405bf0:	b.ne	405cbc <ferror@plt+0x464c>  // b.any
  405bf4:	ldr	x1, [sp, #280]
  405bf8:	mov	x0, #0x7fff                	// #32767
  405bfc:	cmp	x1, x0
  405c00:	b.ne	405c34 <ferror@plt+0x45c4>  // b.any
  405c04:	ldr	x1, [sp, #392]
  405c08:	ldr	x0, [sp, #368]
  405c0c:	orr	x0, x1, x0
  405c10:	cmp	x0, #0x0
  405c14:	b.eq	405c34 <ferror@plt+0x45c4>  // b.none
  405c18:	ldr	x0, [sp, #392]
  405c1c:	and	x0, x0, #0x4000000000000
  405c20:	cmp	x0, #0x0
  405c24:	b.ne	405c34 <ferror@plt+0x45c4>  // b.any
  405c28:	ldr	w0, [sp, #356]
  405c2c:	orr	w0, w0, #0x1
  405c30:	str	w0, [sp, #356]
  405c34:	ldr	x0, [sp, #368]
  405c38:	str	x0, [sp, #336]
  405c3c:	ldr	x0, [sp, #392]
  405c40:	str	x0, [sp, #328]
  405c44:	b	406f84 <ferror@plt+0x5914>
  405c48:	ldr	x1, [sp, #280]
  405c4c:	mov	x0, #0x7fff                	// #32767
  405c50:	cmp	x1, x0
  405c54:	b.ne	405cac <ferror@plt+0x463c>  // b.any
  405c58:	ldr	x1, [sp, #280]
  405c5c:	mov	x0, #0x7fff                	// #32767
  405c60:	cmp	x1, x0
  405c64:	b.ne	405c98 <ferror@plt+0x4628>  // b.any
  405c68:	ldr	x1, [sp, #392]
  405c6c:	ldr	x0, [sp, #368]
  405c70:	orr	x0, x1, x0
  405c74:	cmp	x0, #0x0
  405c78:	b.eq	405c98 <ferror@plt+0x4628>  // b.none
  405c7c:	ldr	x0, [sp, #392]
  405c80:	and	x0, x0, #0x4000000000000
  405c84:	cmp	x0, #0x0
  405c88:	b.ne	405c98 <ferror@plt+0x4628>  // b.any
  405c8c:	ldr	w0, [sp, #356]
  405c90:	orr	w0, w0, #0x1
  405c94:	str	w0, [sp, #356]
  405c98:	ldr	x0, [sp, #368]
  405c9c:	str	x0, [sp, #336]
  405ca0:	ldr	x0, [sp, #392]
  405ca4:	str	x0, [sp, #328]
  405ca8:	b	406f84 <ferror@plt+0x5914>
  405cac:	ldr	x0, [sp, #376]
  405cb0:	orr	x0, x0, #0x8000000000000
  405cb4:	str	x0, [sp, #376]
  405cb8:	b	405cc0 <ferror@plt+0x4650>
  405cbc:	nop
  405cc0:	ldr	w0, [sp, #324]
  405cc4:	cmp	w0, #0x74
  405cc8:	b.gt	405d9c <ferror@plt+0x472c>
  405ccc:	ldr	w0, [sp, #324]
  405cd0:	cmp	w0, #0x3f
  405cd4:	b.gt	405d3c <ferror@plt+0x46cc>
  405cd8:	mov	w1, #0x40                  	// #64
  405cdc:	ldr	w0, [sp, #324]
  405ce0:	sub	w0, w1, w0
  405ce4:	ldr	x1, [sp, #376]
  405ce8:	lsl	x1, x1, x0
  405cec:	ldr	w0, [sp, #324]
  405cf0:	ldr	x2, [sp, #360]
  405cf4:	lsr	x0, x2, x0
  405cf8:	orr	x1, x1, x0
  405cfc:	mov	w2, #0x40                  	// #64
  405d00:	ldr	w0, [sp, #324]
  405d04:	sub	w0, w2, w0
  405d08:	ldr	x2, [sp, #360]
  405d0c:	lsl	x0, x2, x0
  405d10:	cmp	x0, #0x0
  405d14:	cset	w0, ne  // ne = any
  405d18:	and	w0, w0, #0xff
  405d1c:	sxtw	x0, w0
  405d20:	orr	x0, x1, x0
  405d24:	str	x0, [sp, #360]
  405d28:	ldr	w0, [sp, #324]
  405d2c:	ldr	x1, [sp, #376]
  405d30:	lsr	x0, x1, x0
  405d34:	str	x0, [sp, #376]
  405d38:	b	405dbc <ferror@plt+0x474c>
  405d3c:	ldr	w0, [sp, #324]
  405d40:	sub	w0, w0, #0x40
  405d44:	ldr	x1, [sp, #376]
  405d48:	lsr	x1, x1, x0
  405d4c:	ldr	w0, [sp, #324]
  405d50:	cmp	w0, #0x40
  405d54:	b.eq	405d70 <ferror@plt+0x4700>  // b.none
  405d58:	mov	w2, #0x80                  	// #128
  405d5c:	ldr	w0, [sp, #324]
  405d60:	sub	w0, w2, w0
  405d64:	ldr	x2, [sp, #376]
  405d68:	lsl	x0, x2, x0
  405d6c:	b	405d74 <ferror@plt+0x4704>
  405d70:	mov	x0, #0x0                   	// #0
  405d74:	ldr	x2, [sp, #360]
  405d78:	orr	x0, x0, x2
  405d7c:	cmp	x0, #0x0
  405d80:	cset	w0, ne  // ne = any
  405d84:	and	w0, w0, #0xff
  405d88:	and	x0, x0, #0xff
  405d8c:	orr	x0, x1, x0
  405d90:	str	x0, [sp, #360]
  405d94:	str	xzr, [sp, #376]
  405d98:	b	405dbc <ferror@plt+0x474c>
  405d9c:	ldr	x1, [sp, #376]
  405da0:	ldr	x0, [sp, #360]
  405da4:	orr	x0, x1, x0
  405da8:	cmp	x0, #0x0
  405dac:	b.eq	405dbc <ferror@plt+0x474c>  // b.none
  405db0:	mov	x0, #0x1                   	// #1
  405db4:	str	x0, [sp, #360]
  405db8:	str	xzr, [sp, #376]
  405dbc:	ldr	x1, [sp, #368]
  405dc0:	ldr	x0, [sp, #360]
  405dc4:	add	x0, x1, x0
  405dc8:	str	x0, [sp, #168]
  405dcc:	ldr	x1, [sp, #392]
  405dd0:	ldr	x0, [sp, #376]
  405dd4:	add	x1, x1, x0
  405dd8:	ldr	x2, [sp, #168]
  405ddc:	ldr	x0, [sp, #368]
  405de0:	cmp	x2, x0
  405de4:	cset	w0, cc  // cc = lo, ul, last
  405de8:	and	w0, w0, #0xff
  405dec:	and	x0, x0, #0xff
  405df0:	add	x0, x1, x0
  405df4:	str	x0, [sp, #328]
  405df8:	ldr	x0, [sp, #168]
  405dfc:	str	x0, [sp, #336]
  405e00:	b	4061b8 <ferror@plt+0x4b48>
  405e04:	ldr	x0, [sp, #296]
  405e08:	add	x0, x0, #0x1
  405e0c:	and	x0, x0, #0x7ffe
  405e10:	cmp	x0, #0x0
  405e14:	b.ne	406098 <ferror@plt+0x4a28>  // b.any
  405e18:	ldr	x0, [sp, #296]
  405e1c:	cmp	x0, #0x0
  405e20:	b.ne	405ef4 <ferror@plt+0x4884>  // b.any
  405e24:	str	xzr, [sp, #344]
  405e28:	ldr	x1, [sp, #376]
  405e2c:	ldr	x0, [sp, #360]
  405e30:	orr	x0, x1, x0
  405e34:	cmp	x0, #0x0
  405e38:	b.ne	405e60 <ferror@plt+0x47f0>  // b.any
  405e3c:	ldr	x1, [sp, #392]
  405e40:	ldr	x0, [sp, #368]
  405e44:	orr	x0, x1, x0
  405e48:	cmp	x0, #0x0
  405e4c:	ldr	x0, [sp, #368]
  405e50:	str	x0, [sp, #336]
  405e54:	ldr	x0, [sp, #392]
  405e58:	str	x0, [sp, #328]
  405e5c:	b	406f84 <ferror@plt+0x5914>
  405e60:	ldr	x1, [sp, #392]
  405e64:	ldr	x0, [sp, #368]
  405e68:	orr	x0, x1, x0
  405e6c:	cmp	x0, #0x0
  405e70:	b.ne	405e88 <ferror@plt+0x4818>  // b.any
  405e74:	ldr	x0, [sp, #360]
  405e78:	str	x0, [sp, #336]
  405e7c:	ldr	x0, [sp, #376]
  405e80:	str	x0, [sp, #328]
  405e84:	b	406f84 <ferror@plt+0x5914>
  405e88:	ldr	x1, [sp, #360]
  405e8c:	ldr	x0, [sp, #368]
  405e90:	add	x0, x1, x0
  405e94:	str	x0, [sp, #184]
  405e98:	ldr	x1, [sp, #376]
  405e9c:	ldr	x0, [sp, #392]
  405ea0:	add	x1, x1, x0
  405ea4:	ldr	x2, [sp, #184]
  405ea8:	ldr	x0, [sp, #360]
  405eac:	cmp	x2, x0
  405eb0:	cset	w0, cc  // cc = lo, ul, last
  405eb4:	and	w0, w0, #0xff
  405eb8:	and	x0, x0, #0xff
  405ebc:	add	x0, x1, x0
  405ec0:	str	x0, [sp, #328]
  405ec4:	ldr	x0, [sp, #184]
  405ec8:	str	x0, [sp, #336]
  405ecc:	ldr	x0, [sp, #328]
  405ed0:	and	x0, x0, #0x8000000000000
  405ed4:	cmp	x0, #0x0
  405ed8:	b.eq	406f60 <ferror@plt+0x58f0>  // b.none
  405edc:	ldr	x0, [sp, #328]
  405ee0:	and	x0, x0, #0xfff7ffffffffffff
  405ee4:	str	x0, [sp, #328]
  405ee8:	mov	x0, #0x1                   	// #1
  405eec:	str	x0, [sp, #344]
  405ef0:	b	406f60 <ferror@plt+0x58f0>
  405ef4:	ldr	x1, [sp, #296]
  405ef8:	mov	x0, #0x7fff                	// #32767
  405efc:	cmp	x1, x0
  405f00:	b.ne	405f34 <ferror@plt+0x48c4>  // b.any
  405f04:	ldr	x1, [sp, #376]
  405f08:	ldr	x0, [sp, #360]
  405f0c:	orr	x0, x1, x0
  405f10:	cmp	x0, #0x0
  405f14:	b.eq	405f34 <ferror@plt+0x48c4>  // b.none
  405f18:	ldr	x0, [sp, #376]
  405f1c:	and	x0, x0, #0x4000000000000
  405f20:	cmp	x0, #0x0
  405f24:	b.ne	405f34 <ferror@plt+0x48c4>  // b.any
  405f28:	ldr	w0, [sp, #356]
  405f2c:	orr	w0, w0, #0x1
  405f30:	str	w0, [sp, #356]
  405f34:	ldr	x1, [sp, #280]
  405f38:	mov	x0, #0x7fff                	// #32767
  405f3c:	cmp	x1, x0
  405f40:	b.ne	405f74 <ferror@plt+0x4904>  // b.any
  405f44:	ldr	x1, [sp, #392]
  405f48:	ldr	x0, [sp, #368]
  405f4c:	orr	x0, x1, x0
  405f50:	cmp	x0, #0x0
  405f54:	b.eq	405f74 <ferror@plt+0x4904>  // b.none
  405f58:	ldr	x0, [sp, #392]
  405f5c:	and	x0, x0, #0x4000000000000
  405f60:	cmp	x0, #0x0
  405f64:	b.ne	405f74 <ferror@plt+0x4904>  // b.any
  405f68:	ldr	w0, [sp, #356]
  405f6c:	orr	w0, w0, #0x1
  405f70:	str	w0, [sp, #356]
  405f74:	mov	x0, #0x7fff                	// #32767
  405f78:	str	x0, [sp, #344]
  405f7c:	ldr	x1, [sp, #376]
  405f80:	ldr	x0, [sp, #360]
  405f84:	orr	x0, x1, x0
  405f88:	cmp	x0, #0x0
  405f8c:	b.ne	405fa4 <ferror@plt+0x4934>  // b.any
  405f90:	ldr	x0, [sp, #368]
  405f94:	str	x0, [sp, #336]
  405f98:	ldr	x0, [sp, #392]
  405f9c:	str	x0, [sp, #328]
  405fa0:	b	406f84 <ferror@plt+0x5914>
  405fa4:	ldr	x1, [sp, #392]
  405fa8:	ldr	x0, [sp, #368]
  405fac:	orr	x0, x1, x0
  405fb0:	cmp	x0, #0x0
  405fb4:	b.ne	405fcc <ferror@plt+0x495c>  // b.any
  405fb8:	ldr	x0, [sp, #360]
  405fbc:	str	x0, [sp, #336]
  405fc0:	ldr	x0, [sp, #376]
  405fc4:	str	x0, [sp, #328]
  405fc8:	b	406f84 <ferror@plt+0x5914>
  405fcc:	ldr	x0, [sp, #360]
  405fd0:	lsr	x1, x0, #3
  405fd4:	ldr	x0, [sp, #376]
  405fd8:	lsl	x0, x0, #61
  405fdc:	orr	x0, x1, x0
  405fe0:	str	x0, [sp, #360]
  405fe4:	ldr	x0, [sp, #376]
  405fe8:	lsr	x0, x0, #3
  405fec:	str	x0, [sp, #376]
  405ff0:	ldr	x0, [sp, #368]
  405ff4:	lsr	x1, x0, #3
  405ff8:	ldr	x0, [sp, #392]
  405ffc:	lsl	x0, x0, #61
  406000:	orr	x0, x1, x0
  406004:	str	x0, [sp, #368]
  406008:	ldr	x0, [sp, #392]
  40600c:	lsr	x0, x0, #3
  406010:	str	x0, [sp, #392]
  406014:	ldr	x0, [sp, #376]
  406018:	and	x0, x0, #0x800000000000
  40601c:	cmp	x0, #0x0
  406020:	b.eq	406050 <ferror@plt+0x49e0>  // b.none
  406024:	ldr	x0, [sp, #392]
  406028:	and	x0, x0, #0x800000000000
  40602c:	cmp	x0, #0x0
  406030:	b.ne	406050 <ferror@plt+0x49e0>  // b.any
  406034:	ldr	x0, [sp, #272]
  406038:	str	x0, [sp, #384]
  40603c:	ldr	x0, [sp, #368]
  406040:	str	x0, [sp, #336]
  406044:	ldr	x0, [sp, #392]
  406048:	str	x0, [sp, #328]
  40604c:	b	406068 <ferror@plt+0x49f8>
  406050:	ldr	x0, [sp, #288]
  406054:	str	x0, [sp, #384]
  406058:	ldr	x0, [sp, #360]
  40605c:	str	x0, [sp, #336]
  406060:	ldr	x0, [sp, #376]
  406064:	str	x0, [sp, #328]
  406068:	mov	x0, #0x3                   	// #3
  40606c:	str	x0, [sp, #248]
  406070:	ldr	x0, [sp, #328]
  406074:	lsl	x1, x0, #3
  406078:	ldr	x0, [sp, #336]
  40607c:	lsr	x0, x0, #61
  406080:	orr	x0, x1, x0
  406084:	str	x0, [sp, #328]
  406088:	ldr	x0, [sp, #336]
  40608c:	lsl	x0, x0, #3
  406090:	str	x0, [sp, #336]
  406094:	b	406f84 <ferror@plt+0x5914>
  406098:	ldr	x1, [sp, #360]
  40609c:	ldr	x0, [sp, #368]
  4060a0:	add	x0, x1, x0
  4060a4:	str	x0, [sp, #192]
  4060a8:	ldr	x1, [sp, #376]
  4060ac:	ldr	x0, [sp, #392]
  4060b0:	add	x1, x1, x0
  4060b4:	ldr	x2, [sp, #192]
  4060b8:	ldr	x0, [sp, #360]
  4060bc:	cmp	x2, x0
  4060c0:	cset	w0, cc  // cc = lo, ul, last
  4060c4:	and	w0, w0, #0xff
  4060c8:	and	x0, x0, #0xff
  4060cc:	add	x0, x1, x0
  4060d0:	str	x0, [sp, #328]
  4060d4:	ldr	x0, [sp, #192]
  4060d8:	str	x0, [sp, #336]
  4060dc:	ldr	x0, [sp, #296]
  4060e0:	add	x0, x0, #0x1
  4060e4:	str	x0, [sp, #344]
  4060e8:	ldr	x0, [sp, #328]
  4060ec:	lsl	x1, x0, #63
  4060f0:	ldr	x0, [sp, #336]
  4060f4:	lsr	x0, x0, #1
  4060f8:	orr	x1, x1, x0
  4060fc:	ldr	x0, [sp, #336]
  406100:	and	x0, x0, #0x1
  406104:	orr	x0, x1, x0
  406108:	str	x0, [sp, #336]
  40610c:	ldr	x0, [sp, #328]
  406110:	lsr	x0, x0, #1
  406114:	str	x0, [sp, #328]
  406118:	ldr	x1, [sp, #344]
  40611c:	mov	x0, #0x7fff                	// #32767
  406120:	cmp	x1, x0
  406124:	b.ne	406f68 <ferror@plt+0x58f8>  // b.any
  406128:	ldr	x0, [sp, #304]
  40612c:	and	x0, x0, #0xc00000
  406130:	cmp	x0, #0x0
  406134:	b.eq	406170 <ferror@plt+0x4b00>  // b.none
  406138:	ldr	x0, [sp, #304]
  40613c:	and	x0, x0, #0xc00000
  406140:	cmp	x0, #0x400, lsl #12
  406144:	b.ne	406154 <ferror@plt+0x4ae4>  // b.any
  406148:	ldr	x0, [sp, #384]
  40614c:	cmp	x0, #0x0
  406150:	b.eq	406170 <ferror@plt+0x4b00>  // b.none
  406154:	ldr	x0, [sp, #304]
  406158:	and	x0, x0, #0xc00000
  40615c:	cmp	x0, #0x800, lsl #12
  406160:	b.ne	406184 <ferror@plt+0x4b14>  // b.any
  406164:	ldr	x0, [sp, #384]
  406168:	cmp	x0, #0x0
  40616c:	b.eq	406184 <ferror@plt+0x4b14>  // b.none
  406170:	mov	x0, #0x7fff                	// #32767
  406174:	str	x0, [sp, #344]
  406178:	str	xzr, [sp, #336]
  40617c:	str	xzr, [sp, #328]
  406180:	b	40619c <ferror@plt+0x4b2c>
  406184:	mov	x0, #0x7ffe                	// #32766
  406188:	str	x0, [sp, #344]
  40618c:	mov	x0, #0xffffffffffffffff    	// #-1
  406190:	str	x0, [sp, #336]
  406194:	mov	x0, #0xffffffffffffffff    	// #-1
  406198:	str	x0, [sp, #328]
  40619c:	ldr	w0, [sp, #356]
  4061a0:	orr	w0, w0, #0x10
  4061a4:	str	w0, [sp, #356]
  4061a8:	ldr	w0, [sp, #356]
  4061ac:	orr	w0, w0, #0x4
  4061b0:	str	w0, [sp, #356]
  4061b4:	b	406f68 <ferror@plt+0x58f8>
  4061b8:	ldr	x0, [sp, #328]
  4061bc:	and	x0, x0, #0x8000000000000
  4061c0:	cmp	x0, #0x0
  4061c4:	b.eq	406f70 <ferror@plt+0x5900>  // b.none
  4061c8:	ldr	x0, [sp, #328]
  4061cc:	and	x0, x0, #0xfff7ffffffffffff
  4061d0:	str	x0, [sp, #328]
  4061d4:	ldr	x0, [sp, #344]
  4061d8:	add	x0, x0, #0x1
  4061dc:	str	x0, [sp, #344]
  4061e0:	ldr	x0, [sp, #328]
  4061e4:	lsl	x1, x0, #63
  4061e8:	ldr	x0, [sp, #336]
  4061ec:	lsr	x0, x0, #1
  4061f0:	orr	x1, x1, x0
  4061f4:	ldr	x0, [sp, #336]
  4061f8:	and	x0, x0, #0x1
  4061fc:	orr	x0, x1, x0
  406200:	str	x0, [sp, #336]
  406204:	ldr	x0, [sp, #328]
  406208:	lsr	x0, x0, #1
  40620c:	str	x0, [sp, #328]
  406210:	ldr	x1, [sp, #344]
  406214:	mov	x0, #0x7fff                	// #32767
  406218:	cmp	x1, x0
  40621c:	b.ne	406f70 <ferror@plt+0x5900>  // b.any
  406220:	ldr	x0, [sp, #304]
  406224:	and	x0, x0, #0xc00000
  406228:	cmp	x0, #0x0
  40622c:	b.eq	406268 <ferror@plt+0x4bf8>  // b.none
  406230:	ldr	x0, [sp, #304]
  406234:	and	x0, x0, #0xc00000
  406238:	cmp	x0, #0x400, lsl #12
  40623c:	b.ne	40624c <ferror@plt+0x4bdc>  // b.any
  406240:	ldr	x0, [sp, #384]
  406244:	cmp	x0, #0x0
  406248:	b.eq	406268 <ferror@plt+0x4bf8>  // b.none
  40624c:	ldr	x0, [sp, #304]
  406250:	and	x0, x0, #0xc00000
  406254:	cmp	x0, #0x800, lsl #12
  406258:	b.ne	40627c <ferror@plt+0x4c0c>  // b.any
  40625c:	ldr	x0, [sp, #384]
  406260:	cmp	x0, #0x0
  406264:	b.eq	40627c <ferror@plt+0x4c0c>  // b.none
  406268:	mov	x0, #0x7fff                	// #32767
  40626c:	str	x0, [sp, #344]
  406270:	str	xzr, [sp, #336]
  406274:	str	xzr, [sp, #328]
  406278:	b	406294 <ferror@plt+0x4c24>
  40627c:	mov	x0, #0x7ffe                	// #32766
  406280:	str	x0, [sp, #344]
  406284:	mov	x0, #0xffffffffffffffff    	// #-1
  406288:	str	x0, [sp, #336]
  40628c:	mov	x0, #0xffffffffffffffff    	// #-1
  406290:	str	x0, [sp, #328]
  406294:	ldr	w0, [sp, #356]
  406298:	orr	w0, w0, #0x10
  40629c:	str	w0, [sp, #356]
  4062a0:	ldr	w0, [sp, #356]
  4062a4:	orr	w0, w0, #0x4
  4062a8:	str	w0, [sp, #356]
  4062ac:	b	406f84 <ferror@plt+0x5914>
  4062b0:	ldr	x0, [sp, #296]
  4062b4:	mov	w1, w0
  4062b8:	ldr	x0, [sp, #280]
  4062bc:	sub	w0, w1, w0
  4062c0:	str	w0, [sp, #320]
  4062c4:	ldr	w0, [sp, #320]
  4062c8:	cmp	w0, #0x0
  4062cc:	b.le	4065d4 <ferror@plt+0x4f64>
  4062d0:	ldr	x0, [sp, #296]
  4062d4:	str	x0, [sp, #344]
  4062d8:	ldr	x0, [sp, #288]
  4062dc:	str	x0, [sp, #384]
  4062e0:	ldr	x0, [sp, #280]
  4062e4:	cmp	x0, #0x0
  4062e8:	b.ne	406418 <ferror@plt+0x4da8>  // b.any
  4062ec:	ldr	x1, [sp, #392]
  4062f0:	ldr	x0, [sp, #368]
  4062f4:	orr	x0, x1, x0
  4062f8:	cmp	x0, #0x0
  4062fc:	b.ne	406354 <ferror@plt+0x4ce4>  // b.any
  406300:	ldr	x1, [sp, #296]
  406304:	mov	x0, #0x7fff                	// #32767
  406308:	cmp	x1, x0
  40630c:	b.ne	406340 <ferror@plt+0x4cd0>  // b.any
  406310:	ldr	x1, [sp, #376]
  406314:	ldr	x0, [sp, #360]
  406318:	orr	x0, x1, x0
  40631c:	cmp	x0, #0x0
  406320:	b.eq	406340 <ferror@plt+0x4cd0>  // b.none
  406324:	ldr	x0, [sp, #376]
  406328:	and	x0, x0, #0x4000000000000
  40632c:	cmp	x0, #0x0
  406330:	b.ne	406340 <ferror@plt+0x4cd0>  // b.any
  406334:	ldr	w0, [sp, #356]
  406338:	orr	w0, w0, #0x1
  40633c:	str	w0, [sp, #356]
  406340:	ldr	x0, [sp, #360]
  406344:	str	x0, [sp, #336]
  406348:	ldr	x0, [sp, #376]
  40634c:	str	x0, [sp, #328]
  406350:	b	406f84 <ferror@plt+0x5914>
  406354:	ldr	w0, [sp, #320]
  406358:	sub	w0, w0, #0x1
  40635c:	str	w0, [sp, #320]
  406360:	ldr	w0, [sp, #320]
  406364:	cmp	w0, #0x0
  406368:	b.ne	4063b4 <ferror@plt+0x4d44>  // b.any
  40636c:	ldr	x1, [sp, #360]
  406370:	ldr	x0, [sp, #368]
  406374:	sub	x0, x1, x0
  406378:	str	x0, [sp, #208]
  40637c:	ldr	x1, [sp, #376]
  406380:	ldr	x0, [sp, #392]
  406384:	sub	x1, x1, x0
  406388:	ldr	x2, [sp, #208]
  40638c:	ldr	x0, [sp, #360]
  406390:	cmp	x2, x0
  406394:	cset	w0, hi  // hi = pmore
  406398:	and	w0, w0, #0xff
  40639c:	and	x0, x0, #0xff
  4063a0:	sub	x0, x1, x0
  4063a4:	str	x0, [sp, #328]
  4063a8:	ldr	x0, [sp, #208]
  4063ac:	str	x0, [sp, #336]
  4063b0:	b	406d84 <ferror@plt+0x5714>
  4063b4:	ldr	x1, [sp, #296]
  4063b8:	mov	x0, #0x7fff                	// #32767
  4063bc:	cmp	x1, x0
  4063c0:	b.ne	40648c <ferror@plt+0x4e1c>  // b.any
  4063c4:	ldr	x1, [sp, #296]
  4063c8:	mov	x0, #0x7fff                	// #32767
  4063cc:	cmp	x1, x0
  4063d0:	b.ne	406404 <ferror@plt+0x4d94>  // b.any
  4063d4:	ldr	x1, [sp, #376]
  4063d8:	ldr	x0, [sp, #360]
  4063dc:	orr	x0, x1, x0
  4063e0:	cmp	x0, #0x0
  4063e4:	b.eq	406404 <ferror@plt+0x4d94>  // b.none
  4063e8:	ldr	x0, [sp, #376]
  4063ec:	and	x0, x0, #0x4000000000000
  4063f0:	cmp	x0, #0x0
  4063f4:	b.ne	406404 <ferror@plt+0x4d94>  // b.any
  4063f8:	ldr	w0, [sp, #356]
  4063fc:	orr	w0, w0, #0x1
  406400:	str	w0, [sp, #356]
  406404:	ldr	x0, [sp, #360]
  406408:	str	x0, [sp, #336]
  40640c:	ldr	x0, [sp, #376]
  406410:	str	x0, [sp, #328]
  406414:	b	406f84 <ferror@plt+0x5914>
  406418:	ldr	x1, [sp, #296]
  40641c:	mov	x0, #0x7fff                	// #32767
  406420:	cmp	x1, x0
  406424:	b.ne	40647c <ferror@plt+0x4e0c>  // b.any
  406428:	ldr	x1, [sp, #296]
  40642c:	mov	x0, #0x7fff                	// #32767
  406430:	cmp	x1, x0
  406434:	b.ne	406468 <ferror@plt+0x4df8>  // b.any
  406438:	ldr	x1, [sp, #376]
  40643c:	ldr	x0, [sp, #360]
  406440:	orr	x0, x1, x0
  406444:	cmp	x0, #0x0
  406448:	b.eq	406468 <ferror@plt+0x4df8>  // b.none
  40644c:	ldr	x0, [sp, #376]
  406450:	and	x0, x0, #0x4000000000000
  406454:	cmp	x0, #0x0
  406458:	b.ne	406468 <ferror@plt+0x4df8>  // b.any
  40645c:	ldr	w0, [sp, #356]
  406460:	orr	w0, w0, #0x1
  406464:	str	w0, [sp, #356]
  406468:	ldr	x0, [sp, #360]
  40646c:	str	x0, [sp, #336]
  406470:	ldr	x0, [sp, #376]
  406474:	str	x0, [sp, #328]
  406478:	b	406f84 <ferror@plt+0x5914>
  40647c:	ldr	x0, [sp, #392]
  406480:	orr	x0, x0, #0x8000000000000
  406484:	str	x0, [sp, #392]
  406488:	b	406490 <ferror@plt+0x4e20>
  40648c:	nop
  406490:	ldr	w0, [sp, #320]
  406494:	cmp	w0, #0x74
  406498:	b.gt	40656c <ferror@plt+0x4efc>
  40649c:	ldr	w0, [sp, #320]
  4064a0:	cmp	w0, #0x3f
  4064a4:	b.gt	40650c <ferror@plt+0x4e9c>
  4064a8:	mov	w1, #0x40                  	// #64
  4064ac:	ldr	w0, [sp, #320]
  4064b0:	sub	w0, w1, w0
  4064b4:	ldr	x1, [sp, #392]
  4064b8:	lsl	x1, x1, x0
  4064bc:	ldr	w0, [sp, #320]
  4064c0:	ldr	x2, [sp, #368]
  4064c4:	lsr	x0, x2, x0
  4064c8:	orr	x1, x1, x0
  4064cc:	mov	w2, #0x40                  	// #64
  4064d0:	ldr	w0, [sp, #320]
  4064d4:	sub	w0, w2, w0
  4064d8:	ldr	x2, [sp, #368]
  4064dc:	lsl	x0, x2, x0
  4064e0:	cmp	x0, #0x0
  4064e4:	cset	w0, ne  // ne = any
  4064e8:	and	w0, w0, #0xff
  4064ec:	sxtw	x0, w0
  4064f0:	orr	x0, x1, x0
  4064f4:	str	x0, [sp, #368]
  4064f8:	ldr	w0, [sp, #320]
  4064fc:	ldr	x1, [sp, #392]
  406500:	lsr	x0, x1, x0
  406504:	str	x0, [sp, #392]
  406508:	b	40658c <ferror@plt+0x4f1c>
  40650c:	ldr	w0, [sp, #320]
  406510:	sub	w0, w0, #0x40
  406514:	ldr	x1, [sp, #392]
  406518:	lsr	x1, x1, x0
  40651c:	ldr	w0, [sp, #320]
  406520:	cmp	w0, #0x40
  406524:	b.eq	406540 <ferror@plt+0x4ed0>  // b.none
  406528:	mov	w2, #0x80                  	// #128
  40652c:	ldr	w0, [sp, #320]
  406530:	sub	w0, w2, w0
  406534:	ldr	x2, [sp, #392]
  406538:	lsl	x0, x2, x0
  40653c:	b	406544 <ferror@plt+0x4ed4>
  406540:	mov	x0, #0x0                   	// #0
  406544:	ldr	x2, [sp, #368]
  406548:	orr	x0, x0, x2
  40654c:	cmp	x0, #0x0
  406550:	cset	w0, ne  // ne = any
  406554:	and	w0, w0, #0xff
  406558:	and	x0, x0, #0xff
  40655c:	orr	x0, x1, x0
  406560:	str	x0, [sp, #368]
  406564:	str	xzr, [sp, #392]
  406568:	b	40658c <ferror@plt+0x4f1c>
  40656c:	ldr	x1, [sp, #392]
  406570:	ldr	x0, [sp, #368]
  406574:	orr	x0, x1, x0
  406578:	cmp	x0, #0x0
  40657c:	b.eq	40658c <ferror@plt+0x4f1c>  // b.none
  406580:	mov	x0, #0x1                   	// #1
  406584:	str	x0, [sp, #368]
  406588:	str	xzr, [sp, #392]
  40658c:	ldr	x1, [sp, #360]
  406590:	ldr	x0, [sp, #368]
  406594:	sub	x0, x1, x0
  406598:	str	x0, [sp, #200]
  40659c:	ldr	x1, [sp, #376]
  4065a0:	ldr	x0, [sp, #392]
  4065a4:	sub	x1, x1, x0
  4065a8:	ldr	x2, [sp, #200]
  4065ac:	ldr	x0, [sp, #360]
  4065b0:	cmp	x2, x0
  4065b4:	cset	w0, hi  // hi = pmore
  4065b8:	and	w0, w0, #0xff
  4065bc:	and	x0, x0, #0xff
  4065c0:	sub	x0, x1, x0
  4065c4:	str	x0, [sp, #328]
  4065c8:	ldr	x0, [sp, #200]
  4065cc:	str	x0, [sp, #336]
  4065d0:	b	406d84 <ferror@plt+0x5714>
  4065d4:	ldr	w0, [sp, #320]
  4065d8:	cmp	w0, #0x0
  4065dc:	b.ge	4068f0 <ferror@plt+0x5280>  // b.tcont
  4065e0:	ldr	w0, [sp, #320]
  4065e4:	neg	w0, w0
  4065e8:	str	w0, [sp, #320]
  4065ec:	ldr	x0, [sp, #280]
  4065f0:	str	x0, [sp, #344]
  4065f4:	ldr	x0, [sp, #272]
  4065f8:	str	x0, [sp, #384]
  4065fc:	ldr	x0, [sp, #296]
  406600:	cmp	x0, #0x0
  406604:	b.ne	406734 <ferror@plt+0x50c4>  // b.any
  406608:	ldr	x1, [sp, #376]
  40660c:	ldr	x0, [sp, #360]
  406610:	orr	x0, x1, x0
  406614:	cmp	x0, #0x0
  406618:	b.ne	406670 <ferror@plt+0x5000>  // b.any
  40661c:	ldr	x1, [sp, #280]
  406620:	mov	x0, #0x7fff                	// #32767
  406624:	cmp	x1, x0
  406628:	b.ne	40665c <ferror@plt+0x4fec>  // b.any
  40662c:	ldr	x1, [sp, #392]
  406630:	ldr	x0, [sp, #368]
  406634:	orr	x0, x1, x0
  406638:	cmp	x0, #0x0
  40663c:	b.eq	40665c <ferror@plt+0x4fec>  // b.none
  406640:	ldr	x0, [sp, #392]
  406644:	and	x0, x0, #0x4000000000000
  406648:	cmp	x0, #0x0
  40664c:	b.ne	40665c <ferror@plt+0x4fec>  // b.any
  406650:	ldr	w0, [sp, #356]
  406654:	orr	w0, w0, #0x1
  406658:	str	w0, [sp, #356]
  40665c:	ldr	x0, [sp, #368]
  406660:	str	x0, [sp, #336]
  406664:	ldr	x0, [sp, #392]
  406668:	str	x0, [sp, #328]
  40666c:	b	406f84 <ferror@plt+0x5914>
  406670:	ldr	w0, [sp, #320]
  406674:	sub	w0, w0, #0x1
  406678:	str	w0, [sp, #320]
  40667c:	ldr	w0, [sp, #320]
  406680:	cmp	w0, #0x0
  406684:	b.ne	4066d0 <ferror@plt+0x5060>  // b.any
  406688:	ldr	x1, [sp, #368]
  40668c:	ldr	x0, [sp, #360]
  406690:	sub	x0, x1, x0
  406694:	str	x0, [sp, #224]
  406698:	ldr	x1, [sp, #392]
  40669c:	ldr	x0, [sp, #376]
  4066a0:	sub	x1, x1, x0
  4066a4:	ldr	x2, [sp, #224]
  4066a8:	ldr	x0, [sp, #368]
  4066ac:	cmp	x2, x0
  4066b0:	cset	w0, hi  // hi = pmore
  4066b4:	and	w0, w0, #0xff
  4066b8:	and	x0, x0, #0xff
  4066bc:	sub	x0, x1, x0
  4066c0:	str	x0, [sp, #328]
  4066c4:	ldr	x0, [sp, #224]
  4066c8:	str	x0, [sp, #336]
  4066cc:	b	406d84 <ferror@plt+0x5714>
  4066d0:	ldr	x1, [sp, #280]
  4066d4:	mov	x0, #0x7fff                	// #32767
  4066d8:	cmp	x1, x0
  4066dc:	b.ne	4067a8 <ferror@plt+0x5138>  // b.any
  4066e0:	ldr	x1, [sp, #280]
  4066e4:	mov	x0, #0x7fff                	// #32767
  4066e8:	cmp	x1, x0
  4066ec:	b.ne	406720 <ferror@plt+0x50b0>  // b.any
  4066f0:	ldr	x1, [sp, #392]
  4066f4:	ldr	x0, [sp, #368]
  4066f8:	orr	x0, x1, x0
  4066fc:	cmp	x0, #0x0
  406700:	b.eq	406720 <ferror@plt+0x50b0>  // b.none
  406704:	ldr	x0, [sp, #392]
  406708:	and	x0, x0, #0x4000000000000
  40670c:	cmp	x0, #0x0
  406710:	b.ne	406720 <ferror@plt+0x50b0>  // b.any
  406714:	ldr	w0, [sp, #356]
  406718:	orr	w0, w0, #0x1
  40671c:	str	w0, [sp, #356]
  406720:	ldr	x0, [sp, #368]
  406724:	str	x0, [sp, #336]
  406728:	ldr	x0, [sp, #392]
  40672c:	str	x0, [sp, #328]
  406730:	b	406f84 <ferror@plt+0x5914>
  406734:	ldr	x1, [sp, #280]
  406738:	mov	x0, #0x7fff                	// #32767
  40673c:	cmp	x1, x0
  406740:	b.ne	406798 <ferror@plt+0x5128>  // b.any
  406744:	ldr	x1, [sp, #280]
  406748:	mov	x0, #0x7fff                	// #32767
  40674c:	cmp	x1, x0
  406750:	b.ne	406784 <ferror@plt+0x5114>  // b.any
  406754:	ldr	x1, [sp, #392]
  406758:	ldr	x0, [sp, #368]
  40675c:	orr	x0, x1, x0
  406760:	cmp	x0, #0x0
  406764:	b.eq	406784 <ferror@plt+0x5114>  // b.none
  406768:	ldr	x0, [sp, #392]
  40676c:	and	x0, x0, #0x4000000000000
  406770:	cmp	x0, #0x0
  406774:	b.ne	406784 <ferror@plt+0x5114>  // b.any
  406778:	ldr	w0, [sp, #356]
  40677c:	orr	w0, w0, #0x1
  406780:	str	w0, [sp, #356]
  406784:	ldr	x0, [sp, #368]
  406788:	str	x0, [sp, #336]
  40678c:	ldr	x0, [sp, #392]
  406790:	str	x0, [sp, #328]
  406794:	b	406f84 <ferror@plt+0x5914>
  406798:	ldr	x0, [sp, #376]
  40679c:	orr	x0, x0, #0x8000000000000
  4067a0:	str	x0, [sp, #376]
  4067a4:	b	4067ac <ferror@plt+0x513c>
  4067a8:	nop
  4067ac:	ldr	w0, [sp, #320]
  4067b0:	cmp	w0, #0x74
  4067b4:	b.gt	406888 <ferror@plt+0x5218>
  4067b8:	ldr	w0, [sp, #320]
  4067bc:	cmp	w0, #0x3f
  4067c0:	b.gt	406828 <ferror@plt+0x51b8>
  4067c4:	mov	w1, #0x40                  	// #64
  4067c8:	ldr	w0, [sp, #320]
  4067cc:	sub	w0, w1, w0
  4067d0:	ldr	x1, [sp, #376]
  4067d4:	lsl	x1, x1, x0
  4067d8:	ldr	w0, [sp, #320]
  4067dc:	ldr	x2, [sp, #360]
  4067e0:	lsr	x0, x2, x0
  4067e4:	orr	x1, x1, x0
  4067e8:	mov	w2, #0x40                  	// #64
  4067ec:	ldr	w0, [sp, #320]
  4067f0:	sub	w0, w2, w0
  4067f4:	ldr	x2, [sp, #360]
  4067f8:	lsl	x0, x2, x0
  4067fc:	cmp	x0, #0x0
  406800:	cset	w0, ne  // ne = any
  406804:	and	w0, w0, #0xff
  406808:	sxtw	x0, w0
  40680c:	orr	x0, x1, x0
  406810:	str	x0, [sp, #360]
  406814:	ldr	w0, [sp, #320]
  406818:	ldr	x1, [sp, #376]
  40681c:	lsr	x0, x1, x0
  406820:	str	x0, [sp, #376]
  406824:	b	4068a8 <ferror@plt+0x5238>
  406828:	ldr	w0, [sp, #320]
  40682c:	sub	w0, w0, #0x40
  406830:	ldr	x1, [sp, #376]
  406834:	lsr	x1, x1, x0
  406838:	ldr	w0, [sp, #320]
  40683c:	cmp	w0, #0x40
  406840:	b.eq	40685c <ferror@plt+0x51ec>  // b.none
  406844:	mov	w2, #0x80                  	// #128
  406848:	ldr	w0, [sp, #320]
  40684c:	sub	w0, w2, w0
  406850:	ldr	x2, [sp, #376]
  406854:	lsl	x0, x2, x0
  406858:	b	406860 <ferror@plt+0x51f0>
  40685c:	mov	x0, #0x0                   	// #0
  406860:	ldr	x2, [sp, #360]
  406864:	orr	x0, x0, x2
  406868:	cmp	x0, #0x0
  40686c:	cset	w0, ne  // ne = any
  406870:	and	w0, w0, #0xff
  406874:	and	x0, x0, #0xff
  406878:	orr	x0, x1, x0
  40687c:	str	x0, [sp, #360]
  406880:	str	xzr, [sp, #376]
  406884:	b	4068a8 <ferror@plt+0x5238>
  406888:	ldr	x1, [sp, #376]
  40688c:	ldr	x0, [sp, #360]
  406890:	orr	x0, x1, x0
  406894:	cmp	x0, #0x0
  406898:	b.eq	4068a8 <ferror@plt+0x5238>  // b.none
  40689c:	mov	x0, #0x1                   	// #1
  4068a0:	str	x0, [sp, #360]
  4068a4:	str	xzr, [sp, #376]
  4068a8:	ldr	x1, [sp, #368]
  4068ac:	ldr	x0, [sp, #360]
  4068b0:	sub	x0, x1, x0
  4068b4:	str	x0, [sp, #216]
  4068b8:	ldr	x1, [sp, #392]
  4068bc:	ldr	x0, [sp, #376]
  4068c0:	sub	x1, x1, x0
  4068c4:	ldr	x2, [sp, #216]
  4068c8:	ldr	x0, [sp, #368]
  4068cc:	cmp	x2, x0
  4068d0:	cset	w0, hi  // hi = pmore
  4068d4:	and	w0, w0, #0xff
  4068d8:	and	x0, x0, #0xff
  4068dc:	sub	x0, x1, x0
  4068e0:	str	x0, [sp, #328]
  4068e4:	ldr	x0, [sp, #216]
  4068e8:	str	x0, [sp, #336]
  4068ec:	b	406d84 <ferror@plt+0x5714>
  4068f0:	ldr	x0, [sp, #296]
  4068f4:	add	x0, x0, #0x1
  4068f8:	and	x0, x0, #0x7ffe
  4068fc:	cmp	x0, #0x0
  406900:	b.ne	406c98 <ferror@plt+0x5628>  // b.any
  406904:	ldr	x0, [sp, #296]
  406908:	cmp	x0, #0x0
  40690c:	b.ne	406a88 <ferror@plt+0x5418>  // b.any
  406910:	str	xzr, [sp, #344]
  406914:	ldr	x1, [sp, #376]
  406918:	ldr	x0, [sp, #360]
  40691c:	orr	x0, x1, x0
  406920:	cmp	x0, #0x0
  406924:	b.ne	406978 <ferror@plt+0x5308>  // b.any
  406928:	ldr	x0, [sp, #368]
  40692c:	str	x0, [sp, #336]
  406930:	ldr	x0, [sp, #392]
  406934:	str	x0, [sp, #328]
  406938:	ldr	x1, [sp, #392]
  40693c:	ldr	x0, [sp, #368]
  406940:	orr	x0, x1, x0
  406944:	cmp	x0, #0x0
  406948:	b.ne	40696c <ferror@plt+0x52fc>  // b.any
  40694c:	ldr	x0, [sp, #304]
  406950:	and	x0, x0, #0xc00000
  406954:	cmp	x0, #0x800, lsl #12
  406958:	cset	w0, eq  // eq = none
  40695c:	and	w0, w0, #0xff
  406960:	and	x0, x0, #0xff
  406964:	str	x0, [sp, #384]
  406968:	b	406f84 <ferror@plt+0x5914>
  40696c:	ldr	x0, [sp, #272]
  406970:	str	x0, [sp, #384]
  406974:	b	406f84 <ferror@plt+0x5914>
  406978:	ldr	x1, [sp, #392]
  40697c:	ldr	x0, [sp, #368]
  406980:	orr	x0, x1, x0
  406984:	cmp	x0, #0x0
  406988:	b.ne	4069a8 <ferror@plt+0x5338>  // b.any
  40698c:	ldr	x0, [sp, #360]
  406990:	str	x0, [sp, #336]
  406994:	ldr	x0, [sp, #376]
  406998:	str	x0, [sp, #328]
  40699c:	ldr	x0, [sp, #288]
  4069a0:	str	x0, [sp, #384]
  4069a4:	b	406f84 <ferror@plt+0x5914>
  4069a8:	ldr	x1, [sp, #360]
  4069ac:	ldr	x0, [sp, #368]
  4069b0:	sub	x0, x1, x0
  4069b4:	str	x0, [sp, #240]
  4069b8:	ldr	x1, [sp, #376]
  4069bc:	ldr	x0, [sp, #392]
  4069c0:	sub	x1, x1, x0
  4069c4:	ldr	x2, [sp, #240]
  4069c8:	ldr	x0, [sp, #360]
  4069cc:	cmp	x2, x0
  4069d0:	cset	w0, hi  // hi = pmore
  4069d4:	and	w0, w0, #0xff
  4069d8:	and	x0, x0, #0xff
  4069dc:	sub	x0, x1, x0
  4069e0:	str	x0, [sp, #328]
  4069e4:	ldr	x0, [sp, #240]
  4069e8:	str	x0, [sp, #336]
  4069ec:	ldr	x0, [sp, #288]
  4069f0:	str	x0, [sp, #384]
  4069f4:	ldr	x0, [sp, #328]
  4069f8:	and	x0, x0, #0x8000000000000
  4069fc:	cmp	x0, #0x0
  406a00:	b.eq	406a54 <ferror@plt+0x53e4>  // b.none
  406a04:	ldr	x1, [sp, #368]
  406a08:	ldr	x0, [sp, #360]
  406a0c:	sub	x0, x1, x0
  406a10:	str	x0, [sp, #232]
  406a14:	ldr	x1, [sp, #392]
  406a18:	ldr	x0, [sp, #376]
  406a1c:	sub	x1, x1, x0
  406a20:	ldr	x2, [sp, #232]
  406a24:	ldr	x0, [sp, #368]
  406a28:	cmp	x2, x0
  406a2c:	cset	w0, hi  // hi = pmore
  406a30:	and	w0, w0, #0xff
  406a34:	and	x0, x0, #0xff
  406a38:	sub	x0, x1, x0
  406a3c:	str	x0, [sp, #328]
  406a40:	ldr	x0, [sp, #232]
  406a44:	str	x0, [sp, #336]
  406a48:	ldr	x0, [sp, #272]
  406a4c:	str	x0, [sp, #384]
  406a50:	b	406f78 <ferror@plt+0x5908>
  406a54:	ldr	x1, [sp, #328]
  406a58:	ldr	x0, [sp, #336]
  406a5c:	orr	x0, x1, x0
  406a60:	cmp	x0, #0x0
  406a64:	b.ne	406f78 <ferror@plt+0x5908>  // b.any
  406a68:	ldr	x0, [sp, #304]
  406a6c:	and	x0, x0, #0xc00000
  406a70:	cmp	x0, #0x800, lsl #12
  406a74:	cset	w0, eq  // eq = none
  406a78:	and	w0, w0, #0xff
  406a7c:	and	x0, x0, #0xff
  406a80:	str	x0, [sp, #384]
  406a84:	b	406f78 <ferror@plt+0x5908>
  406a88:	ldr	x1, [sp, #296]
  406a8c:	mov	x0, #0x7fff                	// #32767
  406a90:	cmp	x1, x0
  406a94:	b.ne	406ac8 <ferror@plt+0x5458>  // b.any
  406a98:	ldr	x1, [sp, #376]
  406a9c:	ldr	x0, [sp, #360]
  406aa0:	orr	x0, x1, x0
  406aa4:	cmp	x0, #0x0
  406aa8:	b.eq	406ac8 <ferror@plt+0x5458>  // b.none
  406aac:	ldr	x0, [sp, #376]
  406ab0:	and	x0, x0, #0x4000000000000
  406ab4:	cmp	x0, #0x0
  406ab8:	b.ne	406ac8 <ferror@plt+0x5458>  // b.any
  406abc:	ldr	w0, [sp, #356]
  406ac0:	orr	w0, w0, #0x1
  406ac4:	str	w0, [sp, #356]
  406ac8:	ldr	x1, [sp, #280]
  406acc:	mov	x0, #0x7fff                	// #32767
  406ad0:	cmp	x1, x0
  406ad4:	b.ne	406b08 <ferror@plt+0x5498>  // b.any
  406ad8:	ldr	x1, [sp, #392]
  406adc:	ldr	x0, [sp, #368]
  406ae0:	orr	x0, x1, x0
  406ae4:	cmp	x0, #0x0
  406ae8:	b.eq	406b08 <ferror@plt+0x5498>  // b.none
  406aec:	ldr	x0, [sp, #392]
  406af0:	and	x0, x0, #0x4000000000000
  406af4:	cmp	x0, #0x0
  406af8:	b.ne	406b08 <ferror@plt+0x5498>  // b.any
  406afc:	ldr	w0, [sp, #356]
  406b00:	orr	w0, w0, #0x1
  406b04:	str	w0, [sp, #356]
  406b08:	mov	x0, #0x7fff                	// #32767
  406b0c:	str	x0, [sp, #344]
  406b10:	ldr	x1, [sp, #376]
  406b14:	ldr	x0, [sp, #360]
  406b18:	orr	x0, x1, x0
  406b1c:	cmp	x0, #0x0
  406b20:	b.ne	406b9c <ferror@plt+0x552c>  // b.any
  406b24:	ldr	x1, [sp, #392]
  406b28:	ldr	x0, [sp, #368]
  406b2c:	orr	x0, x1, x0
  406b30:	cmp	x0, #0x0
  406b34:	b.ne	406b80 <ferror@plt+0x5510>  // b.any
  406b38:	str	xzr, [sp, #384]
  406b3c:	mov	x0, #0xffffffffffffffff    	// #-1
  406b40:	str	x0, [sp, #336]
  406b44:	mov	x0, #0xffffffffffff        	// #281474976710655
  406b48:	str	x0, [sp, #328]
  406b4c:	ldr	x0, [sp, #328]
  406b50:	lsl	x1, x0, #3
  406b54:	ldr	x0, [sp, #336]
  406b58:	lsr	x0, x0, #61
  406b5c:	orr	x0, x1, x0
  406b60:	str	x0, [sp, #328]
  406b64:	ldr	x0, [sp, #336]
  406b68:	lsl	x0, x0, #3
  406b6c:	str	x0, [sp, #336]
  406b70:	ldr	w0, [sp, #356]
  406b74:	orr	w0, w0, #0x1
  406b78:	str	w0, [sp, #356]
  406b7c:	b	406f84 <ferror@plt+0x5914>
  406b80:	ldr	x0, [sp, #272]
  406b84:	str	x0, [sp, #384]
  406b88:	ldr	x0, [sp, #368]
  406b8c:	str	x0, [sp, #336]
  406b90:	ldr	x0, [sp, #392]
  406b94:	str	x0, [sp, #328]
  406b98:	b	406f84 <ferror@plt+0x5914>
  406b9c:	ldr	x1, [sp, #392]
  406ba0:	ldr	x0, [sp, #368]
  406ba4:	orr	x0, x1, x0
  406ba8:	cmp	x0, #0x0
  406bac:	b.ne	406bcc <ferror@plt+0x555c>  // b.any
  406bb0:	ldr	x0, [sp, #288]
  406bb4:	str	x0, [sp, #384]
  406bb8:	ldr	x0, [sp, #360]
  406bbc:	str	x0, [sp, #336]
  406bc0:	ldr	x0, [sp, #376]
  406bc4:	str	x0, [sp, #328]
  406bc8:	b	406f84 <ferror@plt+0x5914>
  406bcc:	ldr	x0, [sp, #360]
  406bd0:	lsr	x1, x0, #3
  406bd4:	ldr	x0, [sp, #376]
  406bd8:	lsl	x0, x0, #61
  406bdc:	orr	x0, x1, x0
  406be0:	str	x0, [sp, #360]
  406be4:	ldr	x0, [sp, #376]
  406be8:	lsr	x0, x0, #3
  406bec:	str	x0, [sp, #376]
  406bf0:	ldr	x0, [sp, #368]
  406bf4:	lsr	x1, x0, #3
  406bf8:	ldr	x0, [sp, #392]
  406bfc:	lsl	x0, x0, #61
  406c00:	orr	x0, x1, x0
  406c04:	str	x0, [sp, #368]
  406c08:	ldr	x0, [sp, #392]
  406c0c:	lsr	x0, x0, #3
  406c10:	str	x0, [sp, #392]
  406c14:	ldr	x0, [sp, #376]
  406c18:	and	x0, x0, #0x800000000000
  406c1c:	cmp	x0, #0x0
  406c20:	b.eq	406c50 <ferror@plt+0x55e0>  // b.none
  406c24:	ldr	x0, [sp, #392]
  406c28:	and	x0, x0, #0x800000000000
  406c2c:	cmp	x0, #0x0
  406c30:	b.ne	406c50 <ferror@plt+0x55e0>  // b.any
  406c34:	ldr	x0, [sp, #272]
  406c38:	str	x0, [sp, #384]
  406c3c:	ldr	x0, [sp, #368]
  406c40:	str	x0, [sp, #336]
  406c44:	ldr	x0, [sp, #392]
  406c48:	str	x0, [sp, #328]
  406c4c:	b	406c68 <ferror@plt+0x55f8>
  406c50:	ldr	x0, [sp, #288]
  406c54:	str	x0, [sp, #384]
  406c58:	ldr	x0, [sp, #360]
  406c5c:	str	x0, [sp, #336]
  406c60:	ldr	x0, [sp, #376]
  406c64:	str	x0, [sp, #328]
  406c68:	mov	x0, #0x3                   	// #3
  406c6c:	str	x0, [sp, #248]
  406c70:	ldr	x0, [sp, #328]
  406c74:	lsl	x1, x0, #3
  406c78:	ldr	x0, [sp, #336]
  406c7c:	lsr	x0, x0, #61
  406c80:	orr	x0, x1, x0
  406c84:	str	x0, [sp, #328]
  406c88:	ldr	x0, [sp, #336]
  406c8c:	lsl	x0, x0, #3
  406c90:	str	x0, [sp, #336]
  406c94:	b	406f84 <ferror@plt+0x5914>
  406c98:	ldr	x0, [sp, #296]
  406c9c:	str	x0, [sp, #344]
  406ca0:	ldr	x1, [sp, #360]
  406ca4:	ldr	x0, [sp, #368]
  406ca8:	sub	x0, x1, x0
  406cac:	str	x0, [sp, #264]
  406cb0:	ldr	x1, [sp, #376]
  406cb4:	ldr	x0, [sp, #392]
  406cb8:	sub	x1, x1, x0
  406cbc:	ldr	x2, [sp, #264]
  406cc0:	ldr	x0, [sp, #360]
  406cc4:	cmp	x2, x0
  406cc8:	cset	w0, hi  // hi = pmore
  406ccc:	and	w0, w0, #0xff
  406cd0:	and	x0, x0, #0xff
  406cd4:	sub	x0, x1, x0
  406cd8:	str	x0, [sp, #328]
  406cdc:	ldr	x0, [sp, #264]
  406ce0:	str	x0, [sp, #336]
  406ce4:	ldr	x0, [sp, #288]
  406ce8:	str	x0, [sp, #384]
  406cec:	ldr	x0, [sp, #328]
  406cf0:	and	x0, x0, #0x8000000000000
  406cf4:	cmp	x0, #0x0
  406cf8:	b.eq	406d4c <ferror@plt+0x56dc>  // b.none
  406cfc:	ldr	x1, [sp, #368]
  406d00:	ldr	x0, [sp, #360]
  406d04:	sub	x0, x1, x0
  406d08:	str	x0, [sp, #256]
  406d0c:	ldr	x1, [sp, #392]
  406d10:	ldr	x0, [sp, #376]
  406d14:	sub	x1, x1, x0
  406d18:	ldr	x2, [sp, #256]
  406d1c:	ldr	x0, [sp, #368]
  406d20:	cmp	x2, x0
  406d24:	cset	w0, hi  // hi = pmore
  406d28:	and	w0, w0, #0xff
  406d2c:	and	x0, x0, #0xff
  406d30:	sub	x0, x1, x0
  406d34:	str	x0, [sp, #328]
  406d38:	ldr	x0, [sp, #256]
  406d3c:	str	x0, [sp, #336]
  406d40:	ldr	x0, [sp, #272]
  406d44:	str	x0, [sp, #384]
  406d48:	b	406da4 <ferror@plt+0x5734>
  406d4c:	ldr	x1, [sp, #328]
  406d50:	ldr	x0, [sp, #336]
  406d54:	orr	x0, x1, x0
  406d58:	cmp	x0, #0x0
  406d5c:	b.ne	406da4 <ferror@plt+0x5734>  // b.any
  406d60:	str	xzr, [sp, #344]
  406d64:	ldr	x0, [sp, #304]
  406d68:	and	x0, x0, #0xc00000
  406d6c:	cmp	x0, #0x800, lsl #12
  406d70:	cset	w0, eq  // eq = none
  406d74:	and	w0, w0, #0xff
  406d78:	and	x0, x0, #0xff
  406d7c:	str	x0, [sp, #384]
  406d80:	b	406f84 <ferror@plt+0x5914>
  406d84:	ldr	x0, [sp, #328]
  406d88:	and	x0, x0, #0x8000000000000
  406d8c:	cmp	x0, #0x0
  406d90:	b.eq	406f80 <ferror@plt+0x5910>  // b.none
  406d94:	ldr	x0, [sp, #328]
  406d98:	and	x0, x0, #0x7ffffffffffff
  406d9c:	str	x0, [sp, #328]
  406da0:	b	406da8 <ferror@plt+0x5738>
  406da4:	nop
  406da8:	ldr	x0, [sp, #328]
  406dac:	cmp	x0, #0x0
  406db0:	b.eq	406dc4 <ferror@plt+0x5754>  // b.none
  406db4:	ldr	x0, [sp, #328]
  406db8:	clz	x0, x0
  406dbc:	str	w0, [sp, #316]
  406dc0:	b	406ddc <ferror@plt+0x576c>
  406dc4:	ldr	x0, [sp, #336]
  406dc8:	clz	x0, x0
  406dcc:	str	w0, [sp, #316]
  406dd0:	ldr	w0, [sp, #316]
  406dd4:	add	w0, w0, #0x40
  406dd8:	str	w0, [sp, #316]
  406ddc:	ldr	w0, [sp, #316]
  406de0:	sub	w0, w0, #0xc
  406de4:	str	w0, [sp, #316]
  406de8:	ldr	w0, [sp, #316]
  406dec:	cmp	w0, #0x3f
  406df0:	b.gt	406e30 <ferror@plt+0x57c0>
  406df4:	ldr	w0, [sp, #316]
  406df8:	ldr	x1, [sp, #328]
  406dfc:	lsl	x1, x1, x0
  406e00:	mov	w2, #0x40                  	// #64
  406e04:	ldr	w0, [sp, #316]
  406e08:	sub	w0, w2, w0
  406e0c:	ldr	x2, [sp, #336]
  406e10:	lsr	x0, x2, x0
  406e14:	orr	x0, x1, x0
  406e18:	str	x0, [sp, #328]
  406e1c:	ldr	w0, [sp, #316]
  406e20:	ldr	x1, [sp, #336]
  406e24:	lsl	x0, x1, x0
  406e28:	str	x0, [sp, #336]
  406e2c:	b	406e48 <ferror@plt+0x57d8>
  406e30:	ldr	w0, [sp, #316]
  406e34:	sub	w0, w0, #0x40
  406e38:	ldr	x1, [sp, #336]
  406e3c:	lsl	x0, x1, x0
  406e40:	str	x0, [sp, #328]
  406e44:	str	xzr, [sp, #336]
  406e48:	ldrsw	x0, [sp, #316]
  406e4c:	ldr	x1, [sp, #344]
  406e50:	cmp	x1, x0
  406e54:	b.gt	406f40 <ferror@plt+0x58d0>
  406e58:	ldr	w0, [sp, #316]
  406e5c:	ldr	x1, [sp, #344]
  406e60:	sub	w0, w0, w1
  406e64:	add	w0, w0, #0x1
  406e68:	str	w0, [sp, #316]
  406e6c:	ldr	w0, [sp, #316]
  406e70:	cmp	w0, #0x3f
  406e74:	b.gt	406edc <ferror@plt+0x586c>
  406e78:	mov	w1, #0x40                  	// #64
  406e7c:	ldr	w0, [sp, #316]
  406e80:	sub	w0, w1, w0
  406e84:	ldr	x1, [sp, #328]
  406e88:	lsl	x1, x1, x0
  406e8c:	ldr	w0, [sp, #316]
  406e90:	ldr	x2, [sp, #336]
  406e94:	lsr	x0, x2, x0
  406e98:	orr	x1, x1, x0
  406e9c:	mov	w2, #0x40                  	// #64
  406ea0:	ldr	w0, [sp, #316]
  406ea4:	sub	w0, w2, w0
  406ea8:	ldr	x2, [sp, #336]
  406eac:	lsl	x0, x2, x0
  406eb0:	cmp	x0, #0x0
  406eb4:	cset	w0, ne  // ne = any
  406eb8:	and	w0, w0, #0xff
  406ebc:	sxtw	x0, w0
  406ec0:	orr	x0, x1, x0
  406ec4:	str	x0, [sp, #336]
  406ec8:	ldr	w0, [sp, #316]
  406ecc:	ldr	x1, [sp, #328]
  406ed0:	lsr	x0, x1, x0
  406ed4:	str	x0, [sp, #328]
  406ed8:	b	406f38 <ferror@plt+0x58c8>
  406edc:	ldr	w0, [sp, #316]
  406ee0:	sub	w0, w0, #0x40
  406ee4:	ldr	x1, [sp, #328]
  406ee8:	lsr	x1, x1, x0
  406eec:	ldr	w0, [sp, #316]
  406ef0:	cmp	w0, #0x40
  406ef4:	b.eq	406f10 <ferror@plt+0x58a0>  // b.none
  406ef8:	mov	w2, #0x80                  	// #128
  406efc:	ldr	w0, [sp, #316]
  406f00:	sub	w0, w2, w0
  406f04:	ldr	x2, [sp, #328]
  406f08:	lsl	x0, x2, x0
  406f0c:	b	406f14 <ferror@plt+0x58a4>
  406f10:	mov	x0, #0x0                   	// #0
  406f14:	ldr	x2, [sp, #336]
  406f18:	orr	x0, x0, x2
  406f1c:	cmp	x0, #0x0
  406f20:	cset	w0, ne  // ne = any
  406f24:	and	w0, w0, #0xff
  406f28:	and	x0, x0, #0xff
  406f2c:	orr	x0, x1, x0
  406f30:	str	x0, [sp, #336]
  406f34:	str	xzr, [sp, #328]
  406f38:	str	xzr, [sp, #344]
  406f3c:	b	406f84 <ferror@plt+0x5914>
  406f40:	ldrsw	x0, [sp, #316]
  406f44:	ldr	x1, [sp, #344]
  406f48:	sub	x0, x1, x0
  406f4c:	str	x0, [sp, #344]
  406f50:	ldr	x0, [sp, #328]
  406f54:	and	x0, x0, #0xfff7ffffffffffff
  406f58:	str	x0, [sp, #328]
  406f5c:	b	406f84 <ferror@plt+0x5914>
  406f60:	nop
  406f64:	b	406f84 <ferror@plt+0x5914>
  406f68:	nop
  406f6c:	b	406f84 <ferror@plt+0x5914>
  406f70:	nop
  406f74:	b	406f84 <ferror@plt+0x5914>
  406f78:	nop
  406f7c:	b	406f84 <ferror@plt+0x5914>
  406f80:	nop
  406f84:	ldr	x0, [sp, #344]
  406f88:	cmp	x0, #0x0
  406f8c:	b.ne	406fac <ferror@plt+0x593c>  // b.any
  406f90:	ldr	x1, [sp, #328]
  406f94:	ldr	x0, [sp, #336]
  406f98:	orr	x0, x1, x0
  406f9c:	cmp	x0, #0x0
  406fa0:	b.eq	406fac <ferror@plt+0x593c>  // b.none
  406fa4:	mov	w0, #0x1                   	// #1
  406fa8:	b	406fb0 <ferror@plt+0x5940>
  406fac:	mov	w0, #0x0                   	// #0
  406fb0:	str	w0, [sp, #148]
  406fb4:	ldr	x0, [sp, #336]
  406fb8:	and	x0, x0, #0x7
  406fbc:	cmp	x0, #0x0
  406fc0:	b.eq	407108 <ferror@plt+0x5a98>  // b.none
  406fc4:	ldr	w0, [sp, #356]
  406fc8:	orr	w0, w0, #0x10
  406fcc:	str	w0, [sp, #356]
  406fd0:	ldr	x0, [sp, #304]
  406fd4:	and	x0, x0, #0xc00000
  406fd8:	cmp	x0, #0xc00, lsl #12
  406fdc:	b.eq	407110 <ferror@plt+0x5aa0>  // b.none
  406fe0:	cmp	x0, #0xc00, lsl #12
  406fe4:	b.hi	407114 <ferror@plt+0x5aa4>  // b.pmore
  406fe8:	cmp	x0, #0x800, lsl #12
  406fec:	b.eq	4070b0 <ferror@plt+0x5a40>  // b.none
  406ff0:	cmp	x0, #0x800, lsl #12
  406ff4:	b.hi	407114 <ferror@plt+0x5aa4>  // b.pmore
  406ff8:	cmp	x0, #0x0
  406ffc:	b.eq	40700c <ferror@plt+0x599c>  // b.none
  407000:	cmp	x0, #0x400, lsl #12
  407004:	b.eq	407058 <ferror@plt+0x59e8>  // b.none
  407008:	b	407114 <ferror@plt+0x5aa4>
  40700c:	ldr	x0, [sp, #336]
  407010:	and	x0, x0, #0xf
  407014:	cmp	x0, #0x4
  407018:	b.eq	407110 <ferror@plt+0x5aa0>  // b.none
  40701c:	ldr	x0, [sp, #336]
  407020:	add	x0, x0, #0x4
  407024:	str	x0, [sp, #120]
  407028:	ldr	x1, [sp, #120]
  40702c:	ldr	x0, [sp, #336]
  407030:	cmp	x1, x0
  407034:	cset	w0, cc  // cc = lo, ul, last
  407038:	and	w0, w0, #0xff
  40703c:	and	x0, x0, #0xff
  407040:	ldr	x1, [sp, #328]
  407044:	add	x0, x1, x0
  407048:	str	x0, [sp, #328]
  40704c:	ldr	x0, [sp, #120]
  407050:	str	x0, [sp, #336]
  407054:	b	407110 <ferror@plt+0x5aa0>
  407058:	ldr	x0, [sp, #384]
  40705c:	cmp	x0, #0x0
  407060:	b.ne	407110 <ferror@plt+0x5aa0>  // b.any
  407064:	ldr	x0, [sp, #336]
  407068:	and	x0, x0, #0x7
  40706c:	cmp	x0, #0x0
  407070:	b.eq	407110 <ferror@plt+0x5aa0>  // b.none
  407074:	ldr	x0, [sp, #336]
  407078:	add	x0, x0, #0x8
  40707c:	str	x0, [sp, #128]
  407080:	ldr	x1, [sp, #128]
  407084:	ldr	x0, [sp, #336]
  407088:	cmp	x1, x0
  40708c:	cset	w0, cc  // cc = lo, ul, last
  407090:	and	w0, w0, #0xff
  407094:	and	x0, x0, #0xff
  407098:	ldr	x1, [sp, #328]
  40709c:	add	x0, x1, x0
  4070a0:	str	x0, [sp, #328]
  4070a4:	ldr	x0, [sp, #128]
  4070a8:	str	x0, [sp, #336]
  4070ac:	b	407110 <ferror@plt+0x5aa0>
  4070b0:	ldr	x0, [sp, #384]
  4070b4:	cmp	x0, #0x0
  4070b8:	b.eq	407110 <ferror@plt+0x5aa0>  // b.none
  4070bc:	ldr	x0, [sp, #336]
  4070c0:	and	x0, x0, #0x7
  4070c4:	cmp	x0, #0x0
  4070c8:	b.eq	407110 <ferror@plt+0x5aa0>  // b.none
  4070cc:	ldr	x0, [sp, #336]
  4070d0:	add	x0, x0, #0x8
  4070d4:	str	x0, [sp, #136]
  4070d8:	ldr	x1, [sp, #136]
  4070dc:	ldr	x0, [sp, #336]
  4070e0:	cmp	x1, x0
  4070e4:	cset	w0, cc  // cc = lo, ul, last
  4070e8:	and	w0, w0, #0xff
  4070ec:	and	x0, x0, #0xff
  4070f0:	ldr	x1, [sp, #328]
  4070f4:	add	x0, x1, x0
  4070f8:	str	x0, [sp, #328]
  4070fc:	ldr	x0, [sp, #136]
  407100:	str	x0, [sp, #336]
  407104:	b	407110 <ferror@plt+0x5aa0>
  407108:	nop
  40710c:	b	407114 <ferror@plt+0x5aa4>
  407110:	nop
  407114:	ldr	w0, [sp, #148]
  407118:	cmp	w0, #0x0
  40711c:	b.eq	40714c <ferror@plt+0x5adc>  // b.none
  407120:	ldr	w0, [sp, #356]
  407124:	and	w0, w0, #0x10
  407128:	cmp	w0, #0x0
  40712c:	b.ne	407140 <ferror@plt+0x5ad0>  // b.any
  407130:	ldr	x0, [sp, #304]
  407134:	and	x0, x0, #0x800
  407138:	cmp	x0, #0x0
  40713c:	b.eq	40714c <ferror@plt+0x5adc>  // b.none
  407140:	ldr	w0, [sp, #356]
  407144:	orr	w0, w0, #0x8
  407148:	str	w0, [sp, #356]
  40714c:	ldr	x0, [sp, #328]
  407150:	and	x0, x0, #0x8000000000000
  407154:	cmp	x0, #0x0
  407158:	b.eq	407210 <ferror@plt+0x5ba0>  // b.none
  40715c:	ldr	x0, [sp, #328]
  407160:	and	x0, x0, #0xfff7ffffffffffff
  407164:	str	x0, [sp, #328]
  407168:	ldr	x0, [sp, #344]
  40716c:	add	x0, x0, #0x1
  407170:	str	x0, [sp, #344]
  407174:	ldr	x1, [sp, #344]
  407178:	mov	x0, #0x7fff                	// #32767
  40717c:	cmp	x1, x0
  407180:	b.ne	407210 <ferror@plt+0x5ba0>  // b.any
  407184:	ldr	x0, [sp, #304]
  407188:	and	x0, x0, #0xc00000
  40718c:	cmp	x0, #0x0
  407190:	b.eq	4071cc <ferror@plt+0x5b5c>  // b.none
  407194:	ldr	x0, [sp, #304]
  407198:	and	x0, x0, #0xc00000
  40719c:	cmp	x0, #0x400, lsl #12
  4071a0:	b.ne	4071b0 <ferror@plt+0x5b40>  // b.any
  4071a4:	ldr	x0, [sp, #384]
  4071a8:	cmp	x0, #0x0
  4071ac:	b.eq	4071cc <ferror@plt+0x5b5c>  // b.none
  4071b0:	ldr	x0, [sp, #304]
  4071b4:	and	x0, x0, #0xc00000
  4071b8:	cmp	x0, #0x800, lsl #12
  4071bc:	b.ne	4071e0 <ferror@plt+0x5b70>  // b.any
  4071c0:	ldr	x0, [sp, #384]
  4071c4:	cmp	x0, #0x0
  4071c8:	b.eq	4071e0 <ferror@plt+0x5b70>  // b.none
  4071cc:	mov	x0, #0x7fff                	// #32767
  4071d0:	str	x0, [sp, #344]
  4071d4:	str	xzr, [sp, #336]
  4071d8:	str	xzr, [sp, #328]
  4071dc:	b	4071f8 <ferror@plt+0x5b88>
  4071e0:	mov	x0, #0x7ffe                	// #32766
  4071e4:	str	x0, [sp, #344]
  4071e8:	mov	x0, #0xffffffffffffffff    	// #-1
  4071ec:	str	x0, [sp, #336]
  4071f0:	mov	x0, #0xffffffffffffffff    	// #-1
  4071f4:	str	x0, [sp, #328]
  4071f8:	ldr	w0, [sp, #356]
  4071fc:	orr	w0, w0, #0x10
  407200:	str	w0, [sp, #356]
  407204:	ldr	w0, [sp, #356]
  407208:	orr	w0, w0, #0x4
  40720c:	str	w0, [sp, #356]
  407210:	ldr	x0, [sp, #336]
  407214:	lsr	x1, x0, #3
  407218:	ldr	x0, [sp, #328]
  40721c:	lsl	x0, x0, #61
  407220:	orr	x0, x1, x0
  407224:	str	x0, [sp, #336]
  407228:	ldr	x0, [sp, #328]
  40722c:	lsr	x0, x0, #3
  407230:	str	x0, [sp, #328]
  407234:	ldr	x1, [sp, #344]
  407238:	mov	x0, #0x7fff                	// #32767
  40723c:	cmp	x1, x0
  407240:	b.ne	407264 <ferror@plt+0x5bf4>  // b.any
  407244:	ldr	x1, [sp, #328]
  407248:	ldr	x0, [sp, #336]
  40724c:	orr	x0, x1, x0
  407250:	cmp	x0, #0x0
  407254:	b.eq	407264 <ferror@plt+0x5bf4>  // b.none
  407258:	ldr	x0, [sp, #328]
  40725c:	orr	x0, x0, #0x800000000000
  407260:	str	x0, [sp, #328]
  407264:	ldr	x0, [sp, #336]
  407268:	str	x0, [sp, #48]
  40726c:	ldr	x0, [sp, #328]
  407270:	and	x1, x0, #0xffffffffffff
  407274:	ldr	x0, [sp, #56]
  407278:	bfxil	x0, x1, #0, #48
  40727c:	str	x0, [sp, #56]
  407280:	ldr	x0, [sp, #344]
  407284:	and	w0, w0, #0x7fff
  407288:	and	w1, w0, #0xffff
  40728c:	ldrh	w0, [sp, #62]
  407290:	bfxil	w0, w1, #0, #15
  407294:	strh	w0, [sp, #62]
  407298:	ldr	x0, [sp, #384]
  40729c:	and	w0, w0, #0x1
  4072a0:	and	w1, w0, #0xff
  4072a4:	ldrb	w0, [sp, #63]
  4072a8:	bfi	w0, w1, #7, #1
  4072ac:	strb	w0, [sp, #63]
  4072b0:	ldr	q0, [sp, #48]
  4072b4:	str	q0, [sp, #96]
  4072b8:	ldrsw	x0, [sp, #356]
  4072bc:	cmp	x0, #0x0
  4072c0:	b.eq	4072cc <ferror@plt+0x5c5c>  // b.none
  4072c4:	ldr	w0, [sp, #356]
  4072c8:	bl	40a6c8 <ferror@plt+0x9058>
  4072cc:	ldr	q0, [sp, #96]
  4072d0:	ldp	x29, x30, [sp], #400
  4072d4:	ret
  4072d8:	sub	sp, sp, #0x290
  4072dc:	stp	x29, x30, [sp]
  4072e0:	mov	x29, sp
  4072e4:	str	q0, [sp, #32]
  4072e8:	str	q1, [sp, #16]
  4072ec:	str	wzr, [sp, #564]
  4072f0:	str	xzr, [sp, #400]
  4072f4:	mrs	x0, fpcr
  4072f8:	str	x0, [sp, #400]
  4072fc:	ldr	q0, [sp, #32]
  407300:	str	q0, [sp, #80]
  407304:	ldr	x0, [sp, #80]
  407308:	str	x0, [sp, #584]
  40730c:	ldr	x0, [sp, #88]
  407310:	ubfx	x0, x0, #0, #48
  407314:	str	x0, [sp, #592]
  407318:	ldrh	w0, [sp, #94]
  40731c:	ubfx	x0, x0, #0, #15
  407320:	and	w0, w0, #0xffff
  407324:	and	x0, x0, #0xffff
  407328:	str	x0, [sp, #568]
  40732c:	ldrb	w0, [sp, #95]
  407330:	ubfx	x0, x0, #7, #1
  407334:	and	w0, w0, #0xff
  407338:	and	x0, x0, #0xff
  40733c:	str	x0, [sp, #392]
  407340:	ldr	x0, [sp, #568]
  407344:	cmp	x0, #0x0
  407348:	b.eq	4073a4 <ferror@plt+0x5d34>  // b.none
  40734c:	ldr	x1, [sp, #568]
  407350:	mov	x0, #0x7fff                	// #32767
  407354:	cmp	x1, x0
  407358:	b.eq	407498 <ferror@plt+0x5e28>  // b.none
  40735c:	ldr	x0, [sp, #592]
  407360:	orr	x0, x0, #0x1000000000000
  407364:	str	x0, [sp, #592]
  407368:	ldr	x0, [sp, #592]
  40736c:	lsl	x1, x0, #3
  407370:	ldr	x0, [sp, #584]
  407374:	lsr	x0, x0, #61
  407378:	orr	x0, x1, x0
  40737c:	str	x0, [sp, #592]
  407380:	ldr	x0, [sp, #584]
  407384:	lsl	x0, x0, #3
  407388:	str	x0, [sp, #584]
  40738c:	ldr	x1, [sp, #568]
  407390:	mov	x0, #0xffffffffffffc001    	// #-16383
  407394:	add	x0, x1, x0
  407398:	str	x0, [sp, #568]
  40739c:	str	xzr, [sp, #576]
  4073a0:	b	4074dc <ferror@plt+0x5e6c>
  4073a4:	ldr	x1, [sp, #592]
  4073a8:	ldr	x0, [sp, #584]
  4073ac:	orr	x0, x1, x0
  4073b0:	cmp	x0, #0x0
  4073b4:	b.ne	4073c4 <ferror@plt+0x5d54>  // b.any
  4073b8:	mov	x0, #0x1                   	// #1
  4073bc:	str	x0, [sp, #576]
  4073c0:	b	4074dc <ferror@plt+0x5e6c>
  4073c4:	ldr	x0, [sp, #592]
  4073c8:	cmp	x0, #0x0
  4073cc:	b.eq	4073e4 <ferror@plt+0x5d74>  // b.none
  4073d0:	ldr	x0, [sp, #592]
  4073d4:	clz	x0, x0
  4073d8:	sxtw	x0, w0
  4073dc:	str	x0, [sp, #536]
  4073e0:	b	407400 <ferror@plt+0x5d90>
  4073e4:	ldr	x0, [sp, #584]
  4073e8:	clz	x0, x0
  4073ec:	sxtw	x0, w0
  4073f0:	str	x0, [sp, #536]
  4073f4:	ldr	x0, [sp, #536]
  4073f8:	add	x0, x0, #0x40
  4073fc:	str	x0, [sp, #536]
  407400:	ldr	x0, [sp, #536]
  407404:	sub	x0, x0, #0xf
  407408:	str	x0, [sp, #536]
  40740c:	ldr	x0, [sp, #536]
  407410:	cmp	x0, #0x3c
  407414:	b.gt	407460 <ferror@plt+0x5df0>
  407418:	ldr	x0, [sp, #536]
  40741c:	add	w0, w0, #0x3
  407420:	ldr	x1, [sp, #592]
  407424:	lsl	x1, x1, x0
  407428:	ldr	x0, [sp, #536]
  40742c:	mov	w2, w0
  407430:	mov	w0, #0x3d                  	// #61
  407434:	sub	w0, w0, w2
  407438:	ldr	x2, [sp, #584]
  40743c:	lsr	x0, x2, x0
  407440:	orr	x0, x1, x0
  407444:	str	x0, [sp, #592]
  407448:	ldr	x0, [sp, #536]
  40744c:	add	w0, w0, #0x3
  407450:	ldr	x1, [sp, #584]
  407454:	lsl	x0, x1, x0
  407458:	str	x0, [sp, #584]
  40745c:	b	407478 <ferror@plt+0x5e08>
  407460:	ldr	x0, [sp, #536]
  407464:	sub	w0, w0, #0x3d
  407468:	ldr	x1, [sp, #584]
  40746c:	lsl	x0, x1, x0
  407470:	str	x0, [sp, #592]
  407474:	str	xzr, [sp, #584]
  407478:	ldr	x1, [sp, #536]
  40747c:	mov	x0, #0x3ffe                	// #16382
  407480:	add	x0, x1, x0
  407484:	ldr	x1, [sp, #568]
  407488:	sub	x0, x1, x0
  40748c:	str	x0, [sp, #568]
  407490:	str	xzr, [sp, #576]
  407494:	b	4074dc <ferror@plt+0x5e6c>
  407498:	ldr	x1, [sp, #592]
  40749c:	ldr	x0, [sp, #584]
  4074a0:	orr	x0, x1, x0
  4074a4:	cmp	x0, #0x0
  4074a8:	b.ne	4074b8 <ferror@plt+0x5e48>  // b.any
  4074ac:	mov	x0, #0x2                   	// #2
  4074b0:	str	x0, [sp, #576]
  4074b4:	b	4074dc <ferror@plt+0x5e6c>
  4074b8:	mov	x0, #0x3                   	// #3
  4074bc:	str	x0, [sp, #576]
  4074c0:	ldr	x0, [sp, #592]
  4074c4:	and	x0, x0, #0x800000000000
  4074c8:	cmp	x0, #0x0
  4074cc:	b.ne	4074dc <ferror@plt+0x5e6c>  // b.any
  4074d0:	ldr	w0, [sp, #564]
  4074d4:	orr	w0, w0, #0x1
  4074d8:	str	w0, [sp, #564]
  4074dc:	nop
  4074e0:	ldr	q0, [sp, #16]
  4074e4:	str	q0, [sp, #64]
  4074e8:	ldr	x0, [sp, #64]
  4074ec:	str	x0, [sp, #616]
  4074f0:	ldr	x0, [sp, #72]
  4074f4:	ubfx	x0, x0, #0, #48
  4074f8:	str	x0, [sp, #624]
  4074fc:	ldrh	w0, [sp, #78]
  407500:	ubfx	x0, x0, #0, #15
  407504:	and	w0, w0, #0xffff
  407508:	and	x0, x0, #0xffff
  40750c:	str	x0, [sp, #600]
  407510:	ldrb	w0, [sp, #79]
  407514:	ubfx	x0, x0, #7, #1
  407518:	and	w0, w0, #0xff
  40751c:	and	x0, x0, #0xff
  407520:	str	x0, [sp, #384]
  407524:	ldr	x0, [sp, #600]
  407528:	cmp	x0, #0x0
  40752c:	b.eq	407588 <ferror@plt+0x5f18>  // b.none
  407530:	ldr	x1, [sp, #600]
  407534:	mov	x0, #0x7fff                	// #32767
  407538:	cmp	x1, x0
  40753c:	b.eq	40767c <ferror@plt+0x600c>  // b.none
  407540:	ldr	x0, [sp, #624]
  407544:	orr	x0, x0, #0x1000000000000
  407548:	str	x0, [sp, #624]
  40754c:	ldr	x0, [sp, #624]
  407550:	lsl	x1, x0, #3
  407554:	ldr	x0, [sp, #616]
  407558:	lsr	x0, x0, #61
  40755c:	orr	x0, x1, x0
  407560:	str	x0, [sp, #624]
  407564:	ldr	x0, [sp, #616]
  407568:	lsl	x0, x0, #3
  40756c:	str	x0, [sp, #616]
  407570:	ldr	x1, [sp, #600]
  407574:	mov	x0, #0xffffffffffffc001    	// #-16383
  407578:	add	x0, x1, x0
  40757c:	str	x0, [sp, #600]
  407580:	str	xzr, [sp, #608]
  407584:	b	4076c0 <ferror@plt+0x6050>
  407588:	ldr	x1, [sp, #624]
  40758c:	ldr	x0, [sp, #616]
  407590:	orr	x0, x1, x0
  407594:	cmp	x0, #0x0
  407598:	b.ne	4075a8 <ferror@plt+0x5f38>  // b.any
  40759c:	mov	x0, #0x1                   	// #1
  4075a0:	str	x0, [sp, #608]
  4075a4:	b	4076c0 <ferror@plt+0x6050>
  4075a8:	ldr	x0, [sp, #624]
  4075ac:	cmp	x0, #0x0
  4075b0:	b.eq	4075c8 <ferror@plt+0x5f58>  // b.none
  4075b4:	ldr	x0, [sp, #624]
  4075b8:	clz	x0, x0
  4075bc:	sxtw	x0, w0
  4075c0:	str	x0, [sp, #528]
  4075c4:	b	4075e4 <ferror@plt+0x5f74>
  4075c8:	ldr	x0, [sp, #616]
  4075cc:	clz	x0, x0
  4075d0:	sxtw	x0, w0
  4075d4:	str	x0, [sp, #528]
  4075d8:	ldr	x0, [sp, #528]
  4075dc:	add	x0, x0, #0x40
  4075e0:	str	x0, [sp, #528]
  4075e4:	ldr	x0, [sp, #528]
  4075e8:	sub	x0, x0, #0xf
  4075ec:	str	x0, [sp, #528]
  4075f0:	ldr	x0, [sp, #528]
  4075f4:	cmp	x0, #0x3c
  4075f8:	b.gt	407644 <ferror@plt+0x5fd4>
  4075fc:	ldr	x0, [sp, #528]
  407600:	add	w0, w0, #0x3
  407604:	ldr	x1, [sp, #624]
  407608:	lsl	x1, x1, x0
  40760c:	ldr	x0, [sp, #528]
  407610:	mov	w2, w0
  407614:	mov	w0, #0x3d                  	// #61
  407618:	sub	w0, w0, w2
  40761c:	ldr	x2, [sp, #616]
  407620:	lsr	x0, x2, x0
  407624:	orr	x0, x1, x0
  407628:	str	x0, [sp, #624]
  40762c:	ldr	x0, [sp, #528]
  407630:	add	w0, w0, #0x3
  407634:	ldr	x1, [sp, #616]
  407638:	lsl	x0, x1, x0
  40763c:	str	x0, [sp, #616]
  407640:	b	40765c <ferror@plt+0x5fec>
  407644:	ldr	x0, [sp, #528]
  407648:	sub	w0, w0, #0x3d
  40764c:	ldr	x1, [sp, #616]
  407650:	lsl	x0, x1, x0
  407654:	str	x0, [sp, #624]
  407658:	str	xzr, [sp, #616]
  40765c:	ldr	x1, [sp, #528]
  407660:	mov	x0, #0x3ffe                	// #16382
  407664:	add	x0, x1, x0
  407668:	ldr	x1, [sp, #600]
  40766c:	sub	x0, x1, x0
  407670:	str	x0, [sp, #600]
  407674:	str	xzr, [sp, #608]
  407678:	b	4076c0 <ferror@plt+0x6050>
  40767c:	ldr	x1, [sp, #624]
  407680:	ldr	x0, [sp, #616]
  407684:	orr	x0, x1, x0
  407688:	cmp	x0, #0x0
  40768c:	b.ne	40769c <ferror@plt+0x602c>  // b.any
  407690:	mov	x0, #0x2                   	// #2
  407694:	str	x0, [sp, #608]
  407698:	b	4076c0 <ferror@plt+0x6050>
  40769c:	mov	x0, #0x3                   	// #3
  4076a0:	str	x0, [sp, #608]
  4076a4:	ldr	x0, [sp, #624]
  4076a8:	and	x0, x0, #0x800000000000
  4076ac:	cmp	x0, #0x0
  4076b0:	b.ne	4076c0 <ferror@plt+0x6050>  // b.any
  4076b4:	ldr	w0, [sp, #564]
  4076b8:	orr	w0, w0, #0x1
  4076bc:	str	w0, [sp, #564]
  4076c0:	nop
  4076c4:	ldr	x1, [sp, #392]
  4076c8:	ldr	x0, [sp, #384]
  4076cc:	eor	x0, x1, x0
  4076d0:	str	x0, [sp, #648]
  4076d4:	ldr	x1, [sp, #568]
  4076d8:	ldr	x0, [sp, #600]
  4076dc:	sub	x0, x1, x0
  4076e0:	str	x0, [sp, #640]
  4076e4:	ldr	x0, [sp, #576]
  4076e8:	lsl	x1, x0, #2
  4076ec:	ldr	x0, [sp, #608]
  4076f0:	orr	x0, x1, x0
  4076f4:	cmp	x0, #0xf
  4076f8:	b.eq	4080b0 <ferror@plt+0x6a40>  // b.none
  4076fc:	cmp	x0, #0xf
  407700:	b.gt	4081a8 <ferror@plt+0x6b38>
  407704:	cmp	x0, #0xe
  407708:	b.gt	4081a8 <ferror@plt+0x6b38>
  40770c:	cmp	x0, #0xc
  407710:	b.ge	408110 <ferror@plt+0x6aa0>  // b.tcont
  407714:	cmp	x0, #0xb
  407718:	b.eq	408134 <ferror@plt+0x6ac4>  // b.none
  40771c:	cmp	x0, #0xb
  407720:	b.gt	4081a8 <ferror@plt+0x6b38>
  407724:	cmp	x0, #0xa
  407728:	b.eq	40817c <ferror@plt+0x6b0c>  // b.none
  40772c:	cmp	x0, #0xa
  407730:	b.gt	4081a8 <ferror@plt+0x6b38>
  407734:	cmp	x0, #0x9
  407738:	b.gt	4081a8 <ferror@plt+0x6b38>
  40773c:	cmp	x0, #0x8
  407740:	b.ge	408170 <ferror@plt+0x6b00>  // b.tcont
  407744:	cmp	x0, #0x7
  407748:	b.eq	408134 <ferror@plt+0x6ac4>  // b.none
  40774c:	cmp	x0, #0x7
  407750:	b.gt	4081a8 <ferror@plt+0x6b38>
  407754:	cmp	x0, #0x6
  407758:	b.eq	408158 <ferror@plt+0x6ae8>  // b.none
  40775c:	cmp	x0, #0x6
  407760:	b.gt	4081a8 <ferror@plt+0x6b38>
  407764:	cmp	x0, #0x5
  407768:	b.eq	40817c <ferror@plt+0x6b0c>  // b.none
  40776c:	cmp	x0, #0x5
  407770:	b.gt	4081a8 <ferror@plt+0x6b38>
  407774:	cmp	x0, #0x4
  407778:	b.eq	408158 <ferror@plt+0x6ae8>  // b.none
  40777c:	cmp	x0, #0x4
  407780:	b.gt	4081a8 <ferror@plt+0x6b38>
  407784:	cmp	x0, #0x3
  407788:	b.eq	408134 <ferror@plt+0x6ac4>  // b.none
  40778c:	cmp	x0, #0x3
  407790:	b.gt	4081a8 <ferror@plt+0x6b38>
  407794:	cmp	x0, #0x2
  407798:	b.eq	408158 <ferror@plt+0x6ae8>  // b.none
  40779c:	cmp	x0, #0x2
  4077a0:	b.gt	4081a8 <ferror@plt+0x6b38>
  4077a4:	cmp	x0, #0x0
  4077a8:	b.eq	4077b8 <ferror@plt+0x6148>  // b.none
  4077ac:	cmp	x0, #0x1
  4077b0:	b.eq	408164 <ferror@plt+0x6af4>  // b.none
  4077b4:	b	4081a8 <ferror@plt+0x6b38>
  4077b8:	str	xzr, [sp, #632]
  4077bc:	ldr	x1, [sp, #592]
  4077c0:	ldr	x0, [sp, #624]
  4077c4:	cmp	x1, x0
  4077c8:	b.hi	4077ec <ferror@plt+0x617c>  // b.pmore
  4077cc:	ldr	x1, [sp, #592]
  4077d0:	ldr	x0, [sp, #624]
  4077d4:	cmp	x1, x0
  4077d8:	b.ne	407820 <ferror@plt+0x61b0>  // b.any
  4077dc:	ldr	x1, [sp, #584]
  4077e0:	ldr	x0, [sp, #616]
  4077e4:	cmp	x1, x0
  4077e8:	b.cc	407820 <ferror@plt+0x61b0>  // b.lo, b.ul, b.last
  4077ec:	ldr	x0, [sp, #592]
  4077f0:	lsr	x0, x0, #1
  4077f4:	str	x0, [sp, #520]
  4077f8:	ldr	x0, [sp, #592]
  4077fc:	lsl	x1, x0, #63
  407800:	ldr	x0, [sp, #584]
  407804:	lsr	x0, x0, #1
  407808:	orr	x0, x1, x0
  40780c:	str	x0, [sp, #512]
  407810:	ldr	x0, [sp, #584]
  407814:	lsl	x0, x0, #63
  407818:	str	x0, [sp, #504]
  40781c:	b	407840 <ferror@plt+0x61d0>
  407820:	ldr	x0, [sp, #640]
  407824:	sub	x0, x0, #0x1
  407828:	str	x0, [sp, #640]
  40782c:	ldr	x0, [sp, #592]
  407830:	str	x0, [sp, #520]
  407834:	ldr	x0, [sp, #584]
  407838:	str	x0, [sp, #512]
  40783c:	str	xzr, [sp, #504]
  407840:	ldr	x0, [sp, #624]
  407844:	lsl	x1, x0, #12
  407848:	ldr	x0, [sp, #616]
  40784c:	lsr	x0, x0, #52
  407850:	orr	x0, x1, x0
  407854:	str	x0, [sp, #624]
  407858:	ldr	x0, [sp, #616]
  40785c:	lsl	x0, x0, #12
  407860:	str	x0, [sp, #616]
  407864:	ldr	x0, [sp, #624]
  407868:	lsr	x0, x0, #32
  40786c:	str	x0, [sp, #376]
  407870:	ldr	x0, [sp, #624]
  407874:	and	x0, x0, #0xffffffff
  407878:	str	x0, [sp, #368]
  40787c:	ldr	x0, [sp, #520]
  407880:	ldr	x1, [sp, #376]
  407884:	udiv	x2, x0, x1
  407888:	ldr	x1, [sp, #376]
  40788c:	mul	x1, x2, x1
  407890:	sub	x0, x0, x1
  407894:	str	x0, [sp, #464]
  407898:	ldr	x1, [sp, #520]
  40789c:	ldr	x0, [sp, #376]
  4078a0:	udiv	x0, x1, x0
  4078a4:	str	x0, [sp, #480]
  4078a8:	ldr	x1, [sp, #480]
  4078ac:	ldr	x0, [sp, #368]
  4078b0:	mul	x0, x1, x0
  4078b4:	str	x0, [sp, #360]
  4078b8:	ldr	x0, [sp, #464]
  4078bc:	lsl	x1, x0, #32
  4078c0:	ldr	x0, [sp, #512]
  4078c4:	lsr	x0, x0, #32
  4078c8:	orr	x0, x1, x0
  4078cc:	str	x0, [sp, #464]
  4078d0:	ldr	x1, [sp, #464]
  4078d4:	ldr	x0, [sp, #360]
  4078d8:	cmp	x1, x0
  4078dc:	b.cs	407938 <ferror@plt+0x62c8>  // b.hs, b.nlast
  4078e0:	ldr	x0, [sp, #480]
  4078e4:	sub	x0, x0, #0x1
  4078e8:	str	x0, [sp, #480]
  4078ec:	ldr	x1, [sp, #464]
  4078f0:	ldr	x0, [sp, #624]
  4078f4:	add	x0, x1, x0
  4078f8:	str	x0, [sp, #464]
  4078fc:	ldr	x1, [sp, #464]
  407900:	ldr	x0, [sp, #624]
  407904:	cmp	x1, x0
  407908:	b.cc	407938 <ferror@plt+0x62c8>  // b.lo, b.ul, b.last
  40790c:	ldr	x1, [sp, #464]
  407910:	ldr	x0, [sp, #360]
  407914:	cmp	x1, x0
  407918:	b.cs	407938 <ferror@plt+0x62c8>  // b.hs, b.nlast
  40791c:	ldr	x0, [sp, #480]
  407920:	sub	x0, x0, #0x1
  407924:	str	x0, [sp, #480]
  407928:	ldr	x1, [sp, #464]
  40792c:	ldr	x0, [sp, #624]
  407930:	add	x0, x1, x0
  407934:	str	x0, [sp, #464]
  407938:	ldr	x1, [sp, #464]
  40793c:	ldr	x0, [sp, #360]
  407940:	sub	x0, x1, x0
  407944:	str	x0, [sp, #464]
  407948:	ldr	x0, [sp, #464]
  40794c:	ldr	x1, [sp, #376]
  407950:	udiv	x2, x0, x1
  407954:	ldr	x1, [sp, #376]
  407958:	mul	x1, x2, x1
  40795c:	sub	x0, x0, x1
  407960:	str	x0, [sp, #456]
  407964:	ldr	x1, [sp, #464]
  407968:	ldr	x0, [sp, #376]
  40796c:	udiv	x0, x1, x0
  407970:	str	x0, [sp, #472]
  407974:	ldr	x1, [sp, #472]
  407978:	ldr	x0, [sp, #368]
  40797c:	mul	x0, x1, x0
  407980:	str	x0, [sp, #360]
  407984:	ldr	x0, [sp, #456]
  407988:	lsl	x1, x0, #32
  40798c:	ldr	x0, [sp, #512]
  407990:	and	x0, x0, #0xffffffff
  407994:	orr	x0, x1, x0
  407998:	str	x0, [sp, #456]
  40799c:	ldr	x1, [sp, #456]
  4079a0:	ldr	x0, [sp, #360]
  4079a4:	cmp	x1, x0
  4079a8:	b.cs	407a04 <ferror@plt+0x6394>  // b.hs, b.nlast
  4079ac:	ldr	x0, [sp, #472]
  4079b0:	sub	x0, x0, #0x1
  4079b4:	str	x0, [sp, #472]
  4079b8:	ldr	x1, [sp, #456]
  4079bc:	ldr	x0, [sp, #624]
  4079c0:	add	x0, x1, x0
  4079c4:	str	x0, [sp, #456]
  4079c8:	ldr	x1, [sp, #456]
  4079cc:	ldr	x0, [sp, #624]
  4079d0:	cmp	x1, x0
  4079d4:	b.cc	407a04 <ferror@plt+0x6394>  // b.lo, b.ul, b.last
  4079d8:	ldr	x1, [sp, #456]
  4079dc:	ldr	x0, [sp, #360]
  4079e0:	cmp	x1, x0
  4079e4:	b.cs	407a04 <ferror@plt+0x6394>  // b.hs, b.nlast
  4079e8:	ldr	x0, [sp, #472]
  4079ec:	sub	x0, x0, #0x1
  4079f0:	str	x0, [sp, #472]
  4079f4:	ldr	x1, [sp, #456]
  4079f8:	ldr	x0, [sp, #624]
  4079fc:	add	x0, x1, x0
  407a00:	str	x0, [sp, #456]
  407a04:	ldr	x1, [sp, #456]
  407a08:	ldr	x0, [sp, #360]
  407a0c:	sub	x0, x1, x0
  407a10:	str	x0, [sp, #456]
  407a14:	ldr	x0, [sp, #480]
  407a18:	lsl	x0, x0, #32
  407a1c:	ldr	x1, [sp, #472]
  407a20:	orr	x0, x1, x0
  407a24:	str	x0, [sp, #544]
  407a28:	ldr	x0, [sp, #456]
  407a2c:	str	x0, [sp, #496]
  407a30:	ldr	x0, [sp, #544]
  407a34:	str	w0, [sp, #356]
  407a38:	ldr	x0, [sp, #544]
  407a3c:	lsr	x0, x0, #32
  407a40:	str	w0, [sp, #352]
  407a44:	ldr	x0, [sp, #616]
  407a48:	str	w0, [sp, #348]
  407a4c:	ldr	x0, [sp, #616]
  407a50:	lsr	x0, x0, #32
  407a54:	str	w0, [sp, #344]
  407a58:	ldr	w1, [sp, #356]
  407a5c:	ldr	w0, [sp, #348]
  407a60:	mul	x0, x1, x0
  407a64:	str	x0, [sp, #336]
  407a68:	ldr	w1, [sp, #356]
  407a6c:	ldr	w0, [sp, #344]
  407a70:	mul	x0, x1, x0
  407a74:	str	x0, [sp, #328]
  407a78:	ldr	w1, [sp, #352]
  407a7c:	ldr	w0, [sp, #348]
  407a80:	mul	x0, x1, x0
  407a84:	str	x0, [sp, #320]
  407a88:	ldr	w1, [sp, #352]
  407a8c:	ldr	w0, [sp, #344]
  407a90:	mul	x0, x1, x0
  407a94:	str	x0, [sp, #448]
  407a98:	ldr	x0, [sp, #336]
  407a9c:	lsr	x0, x0, #32
  407aa0:	ldr	x1, [sp, #328]
  407aa4:	add	x0, x1, x0
  407aa8:	str	x0, [sp, #328]
  407aac:	ldr	x1, [sp, #328]
  407ab0:	ldr	x0, [sp, #320]
  407ab4:	add	x0, x1, x0
  407ab8:	str	x0, [sp, #328]
  407abc:	ldr	x1, [sp, #328]
  407ac0:	ldr	x0, [sp, #320]
  407ac4:	cmp	x1, x0
  407ac8:	b.cs	407adc <ferror@plt+0x646c>  // b.hs, b.nlast
  407acc:	ldr	x1, [sp, #448]
  407ad0:	mov	x0, #0x100000000           	// #4294967296
  407ad4:	add	x0, x1, x0
  407ad8:	str	x0, [sp, #448]
  407adc:	ldr	x0, [sp, #328]
  407ae0:	lsr	x0, x0, #32
  407ae4:	ldr	x1, [sp, #448]
  407ae8:	add	x0, x1, x0
  407aec:	str	x0, [sp, #312]
  407af0:	ldr	x0, [sp, #328]
  407af4:	and	x0, x0, #0xffffffff
  407af8:	lsl	x1, x0, #32
  407afc:	ldr	x0, [sp, #336]
  407b00:	and	x0, x0, #0xffffffff
  407b04:	add	x0, x1, x0
  407b08:	str	x0, [sp, #304]
  407b0c:	ldr	x0, [sp, #504]
  407b10:	str	x0, [sp, #488]
  407b14:	ldr	x1, [sp, #312]
  407b18:	ldr	x0, [sp, #496]
  407b1c:	cmp	x1, x0
  407b20:	b.hi	407b44 <ferror@plt+0x64d4>  // b.pmore
  407b24:	ldr	x1, [sp, #312]
  407b28:	ldr	x0, [sp, #496]
  407b2c:	cmp	x1, x0
  407b30:	b.ne	407c44 <ferror@plt+0x65d4>  // b.any
  407b34:	ldr	x1, [sp, #304]
  407b38:	ldr	x0, [sp, #488]
  407b3c:	cmp	x1, x0
  407b40:	b.ls	407c44 <ferror@plt+0x65d4>  // b.plast
  407b44:	ldr	x0, [sp, #544]
  407b48:	sub	x0, x0, #0x1
  407b4c:	str	x0, [sp, #544]
  407b50:	ldr	x1, [sp, #616]
  407b54:	ldr	x0, [sp, #488]
  407b58:	add	x0, x1, x0
  407b5c:	str	x0, [sp, #296]
  407b60:	ldr	x1, [sp, #624]
  407b64:	ldr	x0, [sp, #496]
  407b68:	add	x1, x1, x0
  407b6c:	ldr	x2, [sp, #296]
  407b70:	ldr	x0, [sp, #616]
  407b74:	cmp	x2, x0
  407b78:	cset	w0, cc  // cc = lo, ul, last
  407b7c:	and	w0, w0, #0xff
  407b80:	and	x0, x0, #0xff
  407b84:	add	x0, x1, x0
  407b88:	str	x0, [sp, #496]
  407b8c:	ldr	x0, [sp, #296]
  407b90:	str	x0, [sp, #488]
  407b94:	ldr	x1, [sp, #496]
  407b98:	ldr	x0, [sp, #624]
  407b9c:	cmp	x1, x0
  407ba0:	b.hi	407bc4 <ferror@plt+0x6554>  // b.pmore
  407ba4:	ldr	x1, [sp, #496]
  407ba8:	ldr	x0, [sp, #624]
  407bac:	cmp	x1, x0
  407bb0:	b.ne	407c44 <ferror@plt+0x65d4>  // b.any
  407bb4:	ldr	x1, [sp, #488]
  407bb8:	ldr	x0, [sp, #616]
  407bbc:	cmp	x1, x0
  407bc0:	b.cc	407c44 <ferror@plt+0x65d4>  // b.lo, b.ul, b.last
  407bc4:	ldr	x1, [sp, #312]
  407bc8:	ldr	x0, [sp, #496]
  407bcc:	cmp	x1, x0
  407bd0:	b.hi	407bf4 <ferror@plt+0x6584>  // b.pmore
  407bd4:	ldr	x1, [sp, #312]
  407bd8:	ldr	x0, [sp, #496]
  407bdc:	cmp	x1, x0
  407be0:	b.ne	407c44 <ferror@plt+0x65d4>  // b.any
  407be4:	ldr	x1, [sp, #304]
  407be8:	ldr	x0, [sp, #488]
  407bec:	cmp	x1, x0
  407bf0:	b.ls	407c44 <ferror@plt+0x65d4>  // b.plast
  407bf4:	ldr	x0, [sp, #544]
  407bf8:	sub	x0, x0, #0x1
  407bfc:	str	x0, [sp, #544]
  407c00:	ldr	x1, [sp, #616]
  407c04:	ldr	x0, [sp, #488]
  407c08:	add	x0, x1, x0
  407c0c:	str	x0, [sp, #288]
  407c10:	ldr	x1, [sp, #624]
  407c14:	ldr	x0, [sp, #496]
  407c18:	add	x1, x1, x0
  407c1c:	ldr	x2, [sp, #288]
  407c20:	ldr	x0, [sp, #616]
  407c24:	cmp	x2, x0
  407c28:	cset	w0, cc  // cc = lo, ul, last
  407c2c:	and	w0, w0, #0xff
  407c30:	and	x0, x0, #0xff
  407c34:	add	x0, x1, x0
  407c38:	str	x0, [sp, #496]
  407c3c:	ldr	x0, [sp, #288]
  407c40:	str	x0, [sp, #488]
  407c44:	ldr	x1, [sp, #488]
  407c48:	ldr	x0, [sp, #304]
  407c4c:	sub	x0, x1, x0
  407c50:	str	x0, [sp, #280]
  407c54:	ldr	x1, [sp, #496]
  407c58:	ldr	x0, [sp, #312]
  407c5c:	sub	x1, x1, x0
  407c60:	ldr	x2, [sp, #280]
  407c64:	ldr	x0, [sp, #488]
  407c68:	cmp	x2, x0
  407c6c:	cset	w0, hi  // hi = pmore
  407c70:	and	w0, w0, #0xff
  407c74:	and	x0, x0, #0xff
  407c78:	sub	x0, x1, x0
  407c7c:	str	x0, [sp, #496]
  407c80:	ldr	x0, [sp, #280]
  407c84:	str	x0, [sp, #488]
  407c88:	ldr	x1, [sp, #496]
  407c8c:	ldr	x0, [sp, #624]
  407c90:	cmp	x1, x0
  407c94:	b.ne	407ca4 <ferror@plt+0x6634>  // b.any
  407c98:	mov	x0, #0xffffffffffffffff    	// #-1
  407c9c:	str	x0, [sp, #552]
  407ca0:	b	4081a8 <ferror@plt+0x6b38>
  407ca4:	ldr	x0, [sp, #624]
  407ca8:	lsr	x0, x0, #32
  407cac:	str	x0, [sp, #272]
  407cb0:	ldr	x0, [sp, #624]
  407cb4:	and	x0, x0, #0xffffffff
  407cb8:	str	x0, [sp, #264]
  407cbc:	ldr	x0, [sp, #496]
  407cc0:	ldr	x1, [sp, #272]
  407cc4:	udiv	x2, x0, x1
  407cc8:	ldr	x1, [sp, #272]
  407ccc:	mul	x1, x2, x1
  407cd0:	sub	x0, x0, x1
  407cd4:	str	x0, [sp, #424]
  407cd8:	ldr	x1, [sp, #496]
  407cdc:	ldr	x0, [sp, #272]
  407ce0:	udiv	x0, x1, x0
  407ce4:	str	x0, [sp, #440]
  407ce8:	ldr	x1, [sp, #440]
  407cec:	ldr	x0, [sp, #264]
  407cf0:	mul	x0, x1, x0
  407cf4:	str	x0, [sp, #256]
  407cf8:	ldr	x0, [sp, #424]
  407cfc:	lsl	x1, x0, #32
  407d00:	ldr	x0, [sp, #488]
  407d04:	lsr	x0, x0, #32
  407d08:	orr	x0, x1, x0
  407d0c:	str	x0, [sp, #424]
  407d10:	ldr	x1, [sp, #424]
  407d14:	ldr	x0, [sp, #256]
  407d18:	cmp	x1, x0
  407d1c:	b.cs	407d78 <ferror@plt+0x6708>  // b.hs, b.nlast
  407d20:	ldr	x0, [sp, #440]
  407d24:	sub	x0, x0, #0x1
  407d28:	str	x0, [sp, #440]
  407d2c:	ldr	x1, [sp, #424]
  407d30:	ldr	x0, [sp, #624]
  407d34:	add	x0, x1, x0
  407d38:	str	x0, [sp, #424]
  407d3c:	ldr	x1, [sp, #424]
  407d40:	ldr	x0, [sp, #624]
  407d44:	cmp	x1, x0
  407d48:	b.cc	407d78 <ferror@plt+0x6708>  // b.lo, b.ul, b.last
  407d4c:	ldr	x1, [sp, #424]
  407d50:	ldr	x0, [sp, #256]
  407d54:	cmp	x1, x0
  407d58:	b.cs	407d78 <ferror@plt+0x6708>  // b.hs, b.nlast
  407d5c:	ldr	x0, [sp, #440]
  407d60:	sub	x0, x0, #0x1
  407d64:	str	x0, [sp, #440]
  407d68:	ldr	x1, [sp, #424]
  407d6c:	ldr	x0, [sp, #624]
  407d70:	add	x0, x1, x0
  407d74:	str	x0, [sp, #424]
  407d78:	ldr	x1, [sp, #424]
  407d7c:	ldr	x0, [sp, #256]
  407d80:	sub	x0, x1, x0
  407d84:	str	x0, [sp, #424]
  407d88:	ldr	x0, [sp, #424]
  407d8c:	ldr	x1, [sp, #272]
  407d90:	udiv	x2, x0, x1
  407d94:	ldr	x1, [sp, #272]
  407d98:	mul	x1, x2, x1
  407d9c:	sub	x0, x0, x1
  407da0:	str	x0, [sp, #416]
  407da4:	ldr	x1, [sp, #424]
  407da8:	ldr	x0, [sp, #272]
  407dac:	udiv	x0, x1, x0
  407db0:	str	x0, [sp, #432]
  407db4:	ldr	x1, [sp, #432]
  407db8:	ldr	x0, [sp, #264]
  407dbc:	mul	x0, x1, x0
  407dc0:	str	x0, [sp, #256]
  407dc4:	ldr	x0, [sp, #416]
  407dc8:	lsl	x1, x0, #32
  407dcc:	ldr	x0, [sp, #488]
  407dd0:	and	x0, x0, #0xffffffff
  407dd4:	orr	x0, x1, x0
  407dd8:	str	x0, [sp, #416]
  407ddc:	ldr	x1, [sp, #416]
  407de0:	ldr	x0, [sp, #256]
  407de4:	cmp	x1, x0
  407de8:	b.cs	407e44 <ferror@plt+0x67d4>  // b.hs, b.nlast
  407dec:	ldr	x0, [sp, #432]
  407df0:	sub	x0, x0, #0x1
  407df4:	str	x0, [sp, #432]
  407df8:	ldr	x1, [sp, #416]
  407dfc:	ldr	x0, [sp, #624]
  407e00:	add	x0, x1, x0
  407e04:	str	x0, [sp, #416]
  407e08:	ldr	x1, [sp, #416]
  407e0c:	ldr	x0, [sp, #624]
  407e10:	cmp	x1, x0
  407e14:	b.cc	407e44 <ferror@plt+0x67d4>  // b.lo, b.ul, b.last
  407e18:	ldr	x1, [sp, #416]
  407e1c:	ldr	x0, [sp, #256]
  407e20:	cmp	x1, x0
  407e24:	b.cs	407e44 <ferror@plt+0x67d4>  // b.hs, b.nlast
  407e28:	ldr	x0, [sp, #432]
  407e2c:	sub	x0, x0, #0x1
  407e30:	str	x0, [sp, #432]
  407e34:	ldr	x1, [sp, #416]
  407e38:	ldr	x0, [sp, #624]
  407e3c:	add	x0, x1, x0
  407e40:	str	x0, [sp, #416]
  407e44:	ldr	x1, [sp, #416]
  407e48:	ldr	x0, [sp, #256]
  407e4c:	sub	x0, x1, x0
  407e50:	str	x0, [sp, #416]
  407e54:	ldr	x0, [sp, #440]
  407e58:	lsl	x0, x0, #32
  407e5c:	ldr	x1, [sp, #432]
  407e60:	orr	x0, x1, x0
  407e64:	str	x0, [sp, #552]
  407e68:	ldr	x0, [sp, #416]
  407e6c:	str	x0, [sp, #496]
  407e70:	ldr	x0, [sp, #552]
  407e74:	str	w0, [sp, #252]
  407e78:	ldr	x0, [sp, #552]
  407e7c:	lsr	x0, x0, #32
  407e80:	str	w0, [sp, #248]
  407e84:	ldr	x0, [sp, #616]
  407e88:	str	w0, [sp, #244]
  407e8c:	ldr	x0, [sp, #616]
  407e90:	lsr	x0, x0, #32
  407e94:	str	w0, [sp, #240]
  407e98:	ldr	w1, [sp, #252]
  407e9c:	ldr	w0, [sp, #244]
  407ea0:	mul	x0, x1, x0
  407ea4:	str	x0, [sp, #232]
  407ea8:	ldr	w1, [sp, #252]
  407eac:	ldr	w0, [sp, #240]
  407eb0:	mul	x0, x1, x0
  407eb4:	str	x0, [sp, #224]
  407eb8:	ldr	w1, [sp, #248]
  407ebc:	ldr	w0, [sp, #244]
  407ec0:	mul	x0, x1, x0
  407ec4:	str	x0, [sp, #216]
  407ec8:	ldr	w1, [sp, #248]
  407ecc:	ldr	w0, [sp, #240]
  407ed0:	mul	x0, x1, x0
  407ed4:	str	x0, [sp, #408]
  407ed8:	ldr	x0, [sp, #232]
  407edc:	lsr	x0, x0, #32
  407ee0:	ldr	x1, [sp, #224]
  407ee4:	add	x0, x1, x0
  407ee8:	str	x0, [sp, #224]
  407eec:	ldr	x1, [sp, #224]
  407ef0:	ldr	x0, [sp, #216]
  407ef4:	add	x0, x1, x0
  407ef8:	str	x0, [sp, #224]
  407efc:	ldr	x1, [sp, #224]
  407f00:	ldr	x0, [sp, #216]
  407f04:	cmp	x1, x0
  407f08:	b.cs	407f1c <ferror@plt+0x68ac>  // b.hs, b.nlast
  407f0c:	ldr	x1, [sp, #408]
  407f10:	mov	x0, #0x100000000           	// #4294967296
  407f14:	add	x0, x1, x0
  407f18:	str	x0, [sp, #408]
  407f1c:	ldr	x0, [sp, #224]
  407f20:	lsr	x0, x0, #32
  407f24:	ldr	x1, [sp, #408]
  407f28:	add	x0, x1, x0
  407f2c:	str	x0, [sp, #312]
  407f30:	ldr	x0, [sp, #224]
  407f34:	and	x0, x0, #0xffffffff
  407f38:	lsl	x1, x0, #32
  407f3c:	ldr	x0, [sp, #232]
  407f40:	and	x0, x0, #0xffffffff
  407f44:	add	x0, x1, x0
  407f48:	str	x0, [sp, #304]
  407f4c:	str	xzr, [sp, #488]
  407f50:	ldr	x1, [sp, #312]
  407f54:	ldr	x0, [sp, #496]
  407f58:	cmp	x1, x0
  407f5c:	b.hi	407f80 <ferror@plt+0x6910>  // b.pmore
  407f60:	ldr	x1, [sp, #312]
  407f64:	ldr	x0, [sp, #496]
  407f68:	cmp	x1, x0
  407f6c:	b.ne	408080 <ferror@plt+0x6a10>  // b.any
  407f70:	ldr	x1, [sp, #304]
  407f74:	ldr	x0, [sp, #488]
  407f78:	cmp	x1, x0
  407f7c:	b.ls	408080 <ferror@plt+0x6a10>  // b.plast
  407f80:	ldr	x0, [sp, #552]
  407f84:	sub	x0, x0, #0x1
  407f88:	str	x0, [sp, #552]
  407f8c:	ldr	x1, [sp, #616]
  407f90:	ldr	x0, [sp, #488]
  407f94:	add	x0, x1, x0
  407f98:	str	x0, [sp, #208]
  407f9c:	ldr	x1, [sp, #624]
  407fa0:	ldr	x0, [sp, #496]
  407fa4:	add	x1, x1, x0
  407fa8:	ldr	x2, [sp, #208]
  407fac:	ldr	x0, [sp, #616]
  407fb0:	cmp	x2, x0
  407fb4:	cset	w0, cc  // cc = lo, ul, last
  407fb8:	and	w0, w0, #0xff
  407fbc:	and	x0, x0, #0xff
  407fc0:	add	x0, x1, x0
  407fc4:	str	x0, [sp, #496]
  407fc8:	ldr	x0, [sp, #208]
  407fcc:	str	x0, [sp, #488]
  407fd0:	ldr	x1, [sp, #496]
  407fd4:	ldr	x0, [sp, #624]
  407fd8:	cmp	x1, x0
  407fdc:	b.hi	408000 <ferror@plt+0x6990>  // b.pmore
  407fe0:	ldr	x1, [sp, #496]
  407fe4:	ldr	x0, [sp, #624]
  407fe8:	cmp	x1, x0
  407fec:	b.ne	408080 <ferror@plt+0x6a10>  // b.any
  407ff0:	ldr	x1, [sp, #488]
  407ff4:	ldr	x0, [sp, #616]
  407ff8:	cmp	x1, x0
  407ffc:	b.cc	408080 <ferror@plt+0x6a10>  // b.lo, b.ul, b.last
  408000:	ldr	x1, [sp, #312]
  408004:	ldr	x0, [sp, #496]
  408008:	cmp	x1, x0
  40800c:	b.hi	408030 <ferror@plt+0x69c0>  // b.pmore
  408010:	ldr	x1, [sp, #312]
  408014:	ldr	x0, [sp, #496]
  408018:	cmp	x1, x0
  40801c:	b.ne	408080 <ferror@plt+0x6a10>  // b.any
  408020:	ldr	x1, [sp, #304]
  408024:	ldr	x0, [sp, #488]
  408028:	cmp	x1, x0
  40802c:	b.ls	408080 <ferror@plt+0x6a10>  // b.plast
  408030:	ldr	x0, [sp, #552]
  408034:	sub	x0, x0, #0x1
  408038:	str	x0, [sp, #552]
  40803c:	ldr	x1, [sp, #616]
  408040:	ldr	x0, [sp, #488]
  408044:	add	x0, x1, x0
  408048:	str	x0, [sp, #200]
  40804c:	ldr	x1, [sp, #624]
  408050:	ldr	x0, [sp, #496]
  408054:	add	x1, x1, x0
  408058:	ldr	x2, [sp, #200]
  40805c:	ldr	x0, [sp, #616]
  408060:	cmp	x2, x0
  408064:	cset	w0, cc  // cc = lo, ul, last
  408068:	and	w0, w0, #0xff
  40806c:	and	x0, x0, #0xff
  408070:	add	x0, x1, x0
  408074:	str	x0, [sp, #496]
  408078:	ldr	x0, [sp, #200]
  40807c:	str	x0, [sp, #488]
  408080:	ldr	x1, [sp, #496]
  408084:	ldr	x0, [sp, #312]
  408088:	cmp	x1, x0
  40808c:	b.ne	4080a0 <ferror@plt+0x6a30>  // b.any
  408090:	ldr	x1, [sp, #488]
  408094:	ldr	x0, [sp, #304]
  408098:	cmp	x1, x0
  40809c:	b.eq	4081a8 <ferror@plt+0x6b38>  // b.none
  4080a0:	ldr	x0, [sp, #552]
  4080a4:	orr	x0, x0, #0x1
  4080a8:	str	x0, [sp, #552]
  4080ac:	b	4081a8 <ferror@plt+0x6b38>
  4080b0:	ldr	x0, [sp, #592]
  4080b4:	and	x0, x0, #0x800000000000
  4080b8:	cmp	x0, #0x0
  4080bc:	b.eq	4080ec <ferror@plt+0x6a7c>  // b.none
  4080c0:	ldr	x0, [sp, #624]
  4080c4:	and	x0, x0, #0x800000000000
  4080c8:	cmp	x0, #0x0
  4080cc:	b.ne	4080ec <ferror@plt+0x6a7c>  // b.any
  4080d0:	ldr	x0, [sp, #384]
  4080d4:	str	x0, [sp, #648]
  4080d8:	ldr	x0, [sp, #616]
  4080dc:	str	x0, [sp, #552]
  4080e0:	ldr	x0, [sp, #624]
  4080e4:	str	x0, [sp, #544]
  4080e8:	b	408104 <ferror@plt+0x6a94>
  4080ec:	ldr	x0, [sp, #392]
  4080f0:	str	x0, [sp, #648]
  4080f4:	ldr	x0, [sp, #584]
  4080f8:	str	x0, [sp, #552]
  4080fc:	ldr	x0, [sp, #592]
  408100:	str	x0, [sp, #544]
  408104:	mov	x0, #0x3                   	// #3
  408108:	str	x0, [sp, #632]
  40810c:	b	4081a8 <ferror@plt+0x6b38>
  408110:	ldr	x0, [sp, #392]
  408114:	str	x0, [sp, #648]
  408118:	ldr	x0, [sp, #584]
  40811c:	str	x0, [sp, #552]
  408120:	ldr	x0, [sp, #592]
  408124:	str	x0, [sp, #544]
  408128:	ldr	x0, [sp, #576]
  40812c:	str	x0, [sp, #632]
  408130:	b	4081a8 <ferror@plt+0x6b38>
  408134:	ldr	x0, [sp, #384]
  408138:	str	x0, [sp, #648]
  40813c:	ldr	x0, [sp, #616]
  408140:	str	x0, [sp, #552]
  408144:	ldr	x0, [sp, #624]
  408148:	str	x0, [sp, #544]
  40814c:	ldr	x0, [sp, #608]
  408150:	str	x0, [sp, #632]
  408154:	b	4081a8 <ferror@plt+0x6b38>
  408158:	mov	x0, #0x1                   	// #1
  40815c:	str	x0, [sp, #632]
  408160:	b	4081a8 <ferror@plt+0x6b38>
  408164:	ldr	w0, [sp, #564]
  408168:	orr	w0, w0, #0x2
  40816c:	str	w0, [sp, #564]
  408170:	mov	x0, #0x2                   	// #2
  408174:	str	x0, [sp, #632]
  408178:	b	4081a8 <ferror@plt+0x6b38>
  40817c:	str	xzr, [sp, #648]
  408180:	mov	x0, #0x3                   	// #3
  408184:	str	x0, [sp, #632]
  408188:	mov	x0, #0xffffffffffffffff    	// #-1
  40818c:	str	x0, [sp, #552]
  408190:	mov	x0, #0xffffffffffff        	// #281474976710655
  408194:	str	x0, [sp, #544]
  408198:	ldr	w0, [sp, #564]
  40819c:	orr	w0, w0, #0x1
  4081a0:	str	w0, [sp, #564]
  4081a4:	b	4081a8 <ferror@plt+0x6b38>
  4081a8:	nop
  4081ac:	ldr	x0, [sp, #632]
  4081b0:	cmp	x0, #0x3
  4081b4:	b.eq	408948 <ferror@plt+0x72d8>  // b.none
  4081b8:	ldr	x0, [sp, #632]
  4081bc:	cmp	x0, #0x3
  4081c0:	b.gt	408960 <ferror@plt+0x72f0>
  4081c4:	ldr	x0, [sp, #632]
  4081c8:	cmp	x0, #0x2
  4081cc:	b.eq	408934 <ferror@plt+0x72c4>  // b.none
  4081d0:	ldr	x0, [sp, #632]
  4081d4:	cmp	x0, #0x2
  4081d8:	b.gt	408960 <ferror@plt+0x72f0>
  4081dc:	ldr	x0, [sp, #632]
  4081e0:	cmp	x0, #0x0
  4081e4:	b.eq	4081f8 <ferror@plt+0x6b88>  // b.none
  4081e8:	ldr	x0, [sp, #632]
  4081ec:	cmp	x0, #0x1
  4081f0:	b.eq	408924 <ferror@plt+0x72b4>  // b.none
  4081f4:	b	408960 <ferror@plt+0x72f0>
  4081f8:	ldr	x1, [sp, #640]
  4081fc:	mov	x0, #0x3fff                	// #16383
  408200:	add	x0, x1, x0
  408204:	str	x0, [sp, #640]
  408208:	ldr	x0, [sp, #640]
  40820c:	cmp	x0, #0x0
  408210:	b.le	40848c <ferror@plt+0x6e1c>
  408214:	ldr	x0, [sp, #552]
  408218:	and	x0, x0, #0x7
  40821c:	cmp	x0, #0x0
  408220:	b.eq	408368 <ferror@plt+0x6cf8>  // b.none
  408224:	ldr	w0, [sp, #564]
  408228:	orr	w0, w0, #0x10
  40822c:	str	w0, [sp, #564]
  408230:	ldr	x0, [sp, #400]
  408234:	and	x0, x0, #0xc00000
  408238:	cmp	x0, #0xc00, lsl #12
  40823c:	b.eq	408370 <ferror@plt+0x6d00>  // b.none
  408240:	cmp	x0, #0xc00, lsl #12
  408244:	b.hi	408374 <ferror@plt+0x6d04>  // b.pmore
  408248:	cmp	x0, #0x800, lsl #12
  40824c:	b.eq	408310 <ferror@plt+0x6ca0>  // b.none
  408250:	cmp	x0, #0x800, lsl #12
  408254:	b.hi	408374 <ferror@plt+0x6d04>  // b.pmore
  408258:	cmp	x0, #0x0
  40825c:	b.eq	40826c <ferror@plt+0x6bfc>  // b.none
  408260:	cmp	x0, #0x400, lsl #12
  408264:	b.eq	4082b8 <ferror@plt+0x6c48>  // b.none
  408268:	b	408374 <ferror@plt+0x6d04>
  40826c:	ldr	x0, [sp, #552]
  408270:	and	x0, x0, #0xf
  408274:	cmp	x0, #0x4
  408278:	b.eq	408370 <ferror@plt+0x6d00>  // b.none
  40827c:	ldr	x0, [sp, #552]
  408280:	add	x0, x0, #0x4
  408284:	str	x0, [sp, #120]
  408288:	ldr	x1, [sp, #120]
  40828c:	ldr	x0, [sp, #552]
  408290:	cmp	x1, x0
  408294:	cset	w0, cc  // cc = lo, ul, last
  408298:	and	w0, w0, #0xff
  40829c:	and	x0, x0, #0xff
  4082a0:	ldr	x1, [sp, #544]
  4082a4:	add	x0, x1, x0
  4082a8:	str	x0, [sp, #544]
  4082ac:	ldr	x0, [sp, #120]
  4082b0:	str	x0, [sp, #552]
  4082b4:	b	408370 <ferror@plt+0x6d00>
  4082b8:	ldr	x0, [sp, #648]
  4082bc:	cmp	x0, #0x0
  4082c0:	b.ne	408370 <ferror@plt+0x6d00>  // b.any
  4082c4:	ldr	x0, [sp, #552]
  4082c8:	and	x0, x0, #0x7
  4082cc:	cmp	x0, #0x0
  4082d0:	b.eq	408370 <ferror@plt+0x6d00>  // b.none
  4082d4:	ldr	x0, [sp, #552]
  4082d8:	add	x0, x0, #0x8
  4082dc:	str	x0, [sp, #128]
  4082e0:	ldr	x1, [sp, #128]
  4082e4:	ldr	x0, [sp, #552]
  4082e8:	cmp	x1, x0
  4082ec:	cset	w0, cc  // cc = lo, ul, last
  4082f0:	and	w0, w0, #0xff
  4082f4:	and	x0, x0, #0xff
  4082f8:	ldr	x1, [sp, #544]
  4082fc:	add	x0, x1, x0
  408300:	str	x0, [sp, #544]
  408304:	ldr	x0, [sp, #128]
  408308:	str	x0, [sp, #552]
  40830c:	b	408370 <ferror@plt+0x6d00>
  408310:	ldr	x0, [sp, #648]
  408314:	cmp	x0, #0x0
  408318:	b.eq	408370 <ferror@plt+0x6d00>  // b.none
  40831c:	ldr	x0, [sp, #552]
  408320:	and	x0, x0, #0x7
  408324:	cmp	x0, #0x0
  408328:	b.eq	408370 <ferror@plt+0x6d00>  // b.none
  40832c:	ldr	x0, [sp, #552]
  408330:	add	x0, x0, #0x8
  408334:	str	x0, [sp, #136]
  408338:	ldr	x1, [sp, #136]
  40833c:	ldr	x0, [sp, #552]
  408340:	cmp	x1, x0
  408344:	cset	w0, cc  // cc = lo, ul, last
  408348:	and	w0, w0, #0xff
  40834c:	and	x0, x0, #0xff
  408350:	ldr	x1, [sp, #544]
  408354:	add	x0, x1, x0
  408358:	str	x0, [sp, #544]
  40835c:	ldr	x0, [sp, #136]
  408360:	str	x0, [sp, #552]
  408364:	b	408370 <ferror@plt+0x6d00>
  408368:	nop
  40836c:	b	408374 <ferror@plt+0x6d04>
  408370:	nop
  408374:	ldr	x0, [sp, #544]
  408378:	and	x0, x0, #0x10000000000000
  40837c:	cmp	x0, #0x0
  408380:	b.eq	40839c <ferror@plt+0x6d2c>  // b.none
  408384:	ldr	x0, [sp, #544]
  408388:	and	x0, x0, #0xffefffffffffffff
  40838c:	str	x0, [sp, #544]
  408390:	ldr	x0, [sp, #640]
  408394:	add	x0, x0, #0x1
  408398:	str	x0, [sp, #640]
  40839c:	ldr	x0, [sp, #552]
  4083a0:	lsr	x1, x0, #3
  4083a4:	ldr	x0, [sp, #544]
  4083a8:	lsl	x0, x0, #61
  4083ac:	orr	x0, x1, x0
  4083b0:	str	x0, [sp, #552]
  4083b4:	ldr	x0, [sp, #544]
  4083b8:	lsr	x0, x0, #3
  4083bc:	str	x0, [sp, #544]
  4083c0:	ldr	x1, [sp, #640]
  4083c4:	mov	x0, #0x7ffe                	// #32766
  4083c8:	cmp	x1, x0
  4083cc:	b.le	40895c <ferror@plt+0x72ec>
  4083d0:	ldr	x0, [sp, #400]
  4083d4:	and	x0, x0, #0xc00000
  4083d8:	cmp	x0, #0x800, lsl #12
  4083dc:	b.eq	408420 <ferror@plt+0x6db0>  // b.none
  4083e0:	cmp	x0, #0x800, lsl #12
  4083e4:	b.hi	408438 <ferror@plt+0x6dc8>  // b.pmore
  4083e8:	cmp	x0, #0x0
  4083ec:	b.eq	4083fc <ferror@plt+0x6d8c>  // b.none
  4083f0:	cmp	x0, #0x400, lsl #12
  4083f4:	b.eq	408408 <ferror@plt+0x6d98>  // b.none
  4083f8:	b	408438 <ferror@plt+0x6dc8>
  4083fc:	mov	x0, #0x2                   	// #2
  408400:	str	x0, [sp, #632]
  408404:	b	408434 <ferror@plt+0x6dc4>
  408408:	ldr	x0, [sp, #648]
  40840c:	cmp	x0, #0x0
  408410:	b.ne	408434 <ferror@plt+0x6dc4>  // b.any
  408414:	mov	x0, #0x2                   	// #2
  408418:	str	x0, [sp, #632]
  40841c:	b	408434 <ferror@plt+0x6dc4>
  408420:	ldr	x0, [sp, #648]
  408424:	cmp	x0, #0x0
  408428:	b.eq	408434 <ferror@plt+0x6dc4>  // b.none
  40842c:	mov	x0, #0x2                   	// #2
  408430:	str	x0, [sp, #632]
  408434:	nop
  408438:	ldr	x0, [sp, #632]
  40843c:	cmp	x0, #0x2
  408440:	b.ne	408458 <ferror@plt+0x6de8>  // b.any
  408444:	mov	x0, #0x7fff                	// #32767
  408448:	str	x0, [sp, #640]
  40844c:	str	xzr, [sp, #552]
  408450:	str	xzr, [sp, #544]
  408454:	b	408470 <ferror@plt+0x6e00>
  408458:	mov	x0, #0x7ffe                	// #32766
  40845c:	str	x0, [sp, #640]
  408460:	mov	x0, #0xffffffffffffffff    	// #-1
  408464:	str	x0, [sp, #552]
  408468:	mov	x0, #0xffffffffffffffff    	// #-1
  40846c:	str	x0, [sp, #544]
  408470:	ldr	w0, [sp, #564]
  408474:	orr	w0, w0, #0x4
  408478:	str	w0, [sp, #564]
  40847c:	ldr	w0, [sp, #564]
  408480:	orr	w0, w0, #0x10
  408484:	str	w0, [sp, #564]
  408488:	b	40895c <ferror@plt+0x72ec>
  40848c:	mov	w0, #0x1                   	// #1
  408490:	str	w0, [sp, #196]
  408494:	mov	x1, #0x1                   	// #1
  408498:	ldr	x0, [sp, #640]
  40849c:	sub	x0, x1, x0
  4084a0:	str	x0, [sp, #640]
  4084a4:	ldr	x0, [sp, #640]
  4084a8:	cmp	x0, #0x74
  4084ac:	b.gt	408784 <ferror@plt+0x7114>
  4084b0:	ldr	x0, [sp, #640]
  4084b4:	cmp	x0, #0x3f
  4084b8:	b.gt	408530 <ferror@plt+0x6ec0>
  4084bc:	ldr	x0, [sp, #640]
  4084c0:	mov	w1, w0
  4084c4:	mov	w0, #0x40                  	// #64
  4084c8:	sub	w0, w0, w1
  4084cc:	ldr	x1, [sp, #544]
  4084d0:	lsl	x1, x1, x0
  4084d4:	ldr	x0, [sp, #640]
  4084d8:	mov	w2, w0
  4084dc:	ldr	x0, [sp, #552]
  4084e0:	lsr	x0, x0, x2
  4084e4:	orr	x1, x1, x0
  4084e8:	ldr	x0, [sp, #640]
  4084ec:	mov	w2, w0
  4084f0:	mov	w0, #0x40                  	// #64
  4084f4:	sub	w0, w0, w2
  4084f8:	ldr	x2, [sp, #552]
  4084fc:	lsl	x0, x2, x0
  408500:	cmp	x0, #0x0
  408504:	cset	w0, ne  // ne = any
  408508:	and	w0, w0, #0xff
  40850c:	sxtw	x0, w0
  408510:	orr	x0, x1, x0
  408514:	str	x0, [sp, #552]
  408518:	ldr	x0, [sp, #640]
  40851c:	mov	w1, w0
  408520:	ldr	x0, [sp, #544]
  408524:	lsr	x0, x0, x1
  408528:	str	x0, [sp, #544]
  40852c:	b	408590 <ferror@plt+0x6f20>
  408530:	ldr	x0, [sp, #640]
  408534:	sub	w0, w0, #0x40
  408538:	ldr	x1, [sp, #544]
  40853c:	lsr	x1, x1, x0
  408540:	ldr	x0, [sp, #640]
  408544:	cmp	x0, #0x40
  408548:	b.eq	408568 <ferror@plt+0x6ef8>  // b.none
  40854c:	ldr	x0, [sp, #640]
  408550:	mov	w2, w0
  408554:	mov	w0, #0x80                  	// #128
  408558:	sub	w0, w0, w2
  40855c:	ldr	x2, [sp, #544]
  408560:	lsl	x0, x2, x0
  408564:	b	40856c <ferror@plt+0x6efc>
  408568:	mov	x0, #0x0                   	// #0
  40856c:	ldr	x2, [sp, #552]
  408570:	orr	x0, x0, x2
  408574:	cmp	x0, #0x0
  408578:	cset	w0, ne  // ne = any
  40857c:	and	w0, w0, #0xff
  408580:	and	x0, x0, #0xff
  408584:	orr	x0, x1, x0
  408588:	str	x0, [sp, #552]
  40858c:	str	xzr, [sp, #544]
  408590:	ldr	x0, [sp, #552]
  408594:	and	x0, x0, #0x7
  408598:	cmp	x0, #0x0
  40859c:	b.eq	4086e4 <ferror@plt+0x7074>  // b.none
  4085a0:	ldr	w0, [sp, #564]
  4085a4:	orr	w0, w0, #0x10
  4085a8:	str	w0, [sp, #564]
  4085ac:	ldr	x0, [sp, #400]
  4085b0:	and	x0, x0, #0xc00000
  4085b4:	cmp	x0, #0xc00, lsl #12
  4085b8:	b.eq	4086ec <ferror@plt+0x707c>  // b.none
  4085bc:	cmp	x0, #0xc00, lsl #12
  4085c0:	b.hi	4086f0 <ferror@plt+0x7080>  // b.pmore
  4085c4:	cmp	x0, #0x800, lsl #12
  4085c8:	b.eq	40868c <ferror@plt+0x701c>  // b.none
  4085cc:	cmp	x0, #0x800, lsl #12
  4085d0:	b.hi	4086f0 <ferror@plt+0x7080>  // b.pmore
  4085d4:	cmp	x0, #0x0
  4085d8:	b.eq	4085e8 <ferror@plt+0x6f78>  // b.none
  4085dc:	cmp	x0, #0x400, lsl #12
  4085e0:	b.eq	408634 <ferror@plt+0x6fc4>  // b.none
  4085e4:	b	4086f0 <ferror@plt+0x7080>
  4085e8:	ldr	x0, [sp, #552]
  4085ec:	and	x0, x0, #0xf
  4085f0:	cmp	x0, #0x4
  4085f4:	b.eq	4086ec <ferror@plt+0x707c>  // b.none
  4085f8:	ldr	x0, [sp, #552]
  4085fc:	add	x0, x0, #0x4
  408600:	str	x0, [sp, #144]
  408604:	ldr	x1, [sp, #144]
  408608:	ldr	x0, [sp, #552]
  40860c:	cmp	x1, x0
  408610:	cset	w0, cc  // cc = lo, ul, last
  408614:	and	w0, w0, #0xff
  408618:	and	x0, x0, #0xff
  40861c:	ldr	x1, [sp, #544]
  408620:	add	x0, x1, x0
  408624:	str	x0, [sp, #544]
  408628:	ldr	x0, [sp, #144]
  40862c:	str	x0, [sp, #552]
  408630:	b	4086ec <ferror@plt+0x707c>
  408634:	ldr	x0, [sp, #648]
  408638:	cmp	x0, #0x0
  40863c:	b.ne	4086ec <ferror@plt+0x707c>  // b.any
  408640:	ldr	x0, [sp, #552]
  408644:	and	x0, x0, #0x7
  408648:	cmp	x0, #0x0
  40864c:	b.eq	4086ec <ferror@plt+0x707c>  // b.none
  408650:	ldr	x0, [sp, #552]
  408654:	add	x0, x0, #0x8
  408658:	str	x0, [sp, #152]
  40865c:	ldr	x1, [sp, #152]
  408660:	ldr	x0, [sp, #552]
  408664:	cmp	x1, x0
  408668:	cset	w0, cc  // cc = lo, ul, last
  40866c:	and	w0, w0, #0xff
  408670:	and	x0, x0, #0xff
  408674:	ldr	x1, [sp, #544]
  408678:	add	x0, x1, x0
  40867c:	str	x0, [sp, #544]
  408680:	ldr	x0, [sp, #152]
  408684:	str	x0, [sp, #552]
  408688:	b	4086ec <ferror@plt+0x707c>
  40868c:	ldr	x0, [sp, #648]
  408690:	cmp	x0, #0x0
  408694:	b.eq	4086ec <ferror@plt+0x707c>  // b.none
  408698:	ldr	x0, [sp, #552]
  40869c:	and	x0, x0, #0x7
  4086a0:	cmp	x0, #0x0
  4086a4:	b.eq	4086ec <ferror@plt+0x707c>  // b.none
  4086a8:	ldr	x0, [sp, #552]
  4086ac:	add	x0, x0, #0x8
  4086b0:	str	x0, [sp, #160]
  4086b4:	ldr	x1, [sp, #160]
  4086b8:	ldr	x0, [sp, #552]
  4086bc:	cmp	x1, x0
  4086c0:	cset	w0, cc  // cc = lo, ul, last
  4086c4:	and	w0, w0, #0xff
  4086c8:	and	x0, x0, #0xff
  4086cc:	ldr	x1, [sp, #544]
  4086d0:	add	x0, x1, x0
  4086d4:	str	x0, [sp, #544]
  4086d8:	ldr	x0, [sp, #160]
  4086dc:	str	x0, [sp, #552]
  4086e0:	b	4086ec <ferror@plt+0x707c>
  4086e4:	nop
  4086e8:	b	4086f0 <ferror@plt+0x7080>
  4086ec:	nop
  4086f0:	ldr	x0, [sp, #544]
  4086f4:	and	x0, x0, #0x8000000000000
  4086f8:	cmp	x0, #0x0
  4086fc:	b.eq	408720 <ferror@plt+0x70b0>  // b.none
  408700:	mov	x0, #0x1                   	// #1
  408704:	str	x0, [sp, #640]
  408708:	str	xzr, [sp, #552]
  40870c:	str	xzr, [sp, #544]
  408710:	ldr	w0, [sp, #564]
  408714:	orr	w0, w0, #0x10
  408718:	str	w0, [sp, #564]
  40871c:	b	408748 <ferror@plt+0x70d8>
  408720:	str	xzr, [sp, #640]
  408724:	ldr	x0, [sp, #552]
  408728:	lsr	x1, x0, #3
  40872c:	ldr	x0, [sp, #544]
  408730:	lsl	x0, x0, #61
  408734:	orr	x0, x1, x0
  408738:	str	x0, [sp, #552]
  40873c:	ldr	x0, [sp, #544]
  408740:	lsr	x0, x0, #3
  408744:	str	x0, [sp, #544]
  408748:	ldr	w0, [sp, #196]
  40874c:	cmp	w0, #0x0
  408750:	b.eq	40895c <ferror@plt+0x72ec>  // b.none
  408754:	ldr	w0, [sp, #564]
  408758:	and	w0, w0, #0x10
  40875c:	cmp	w0, #0x0
  408760:	b.ne	408774 <ferror@plt+0x7104>  // b.any
  408764:	ldr	x0, [sp, #400]
  408768:	and	x0, x0, #0x800
  40876c:	cmp	x0, #0x0
  408770:	b.eq	40895c <ferror@plt+0x72ec>  // b.none
  408774:	ldr	w0, [sp, #564]
  408778:	orr	w0, w0, #0x8
  40877c:	str	w0, [sp, #564]
  408780:	b	40895c <ferror@plt+0x72ec>
  408784:	str	xzr, [sp, #640]
  408788:	ldr	x1, [sp, #544]
  40878c:	ldr	x0, [sp, #552]
  408790:	orr	x0, x1, x0
  408794:	cmp	x0, #0x0
  408798:	b.eq	408914 <ferror@plt+0x72a4>  // b.none
  40879c:	mov	x0, #0x1                   	// #1
  4087a0:	str	x0, [sp, #552]
  4087a4:	str	xzr, [sp, #544]
  4087a8:	ldr	x0, [sp, #552]
  4087ac:	and	x0, x0, #0x7
  4087b0:	cmp	x0, #0x0
  4087b4:	b.eq	4088fc <ferror@plt+0x728c>  // b.none
  4087b8:	ldr	w0, [sp, #564]
  4087bc:	orr	w0, w0, #0x10
  4087c0:	str	w0, [sp, #564]
  4087c4:	ldr	x0, [sp, #400]
  4087c8:	and	x0, x0, #0xc00000
  4087cc:	cmp	x0, #0xc00, lsl #12
  4087d0:	b.eq	408904 <ferror@plt+0x7294>  // b.none
  4087d4:	cmp	x0, #0xc00, lsl #12
  4087d8:	b.hi	408908 <ferror@plt+0x7298>  // b.pmore
  4087dc:	cmp	x0, #0x800, lsl #12
  4087e0:	b.eq	4088a4 <ferror@plt+0x7234>  // b.none
  4087e4:	cmp	x0, #0x800, lsl #12
  4087e8:	b.hi	408908 <ferror@plt+0x7298>  // b.pmore
  4087ec:	cmp	x0, #0x0
  4087f0:	b.eq	408800 <ferror@plt+0x7190>  // b.none
  4087f4:	cmp	x0, #0x400, lsl #12
  4087f8:	b.eq	40884c <ferror@plt+0x71dc>  // b.none
  4087fc:	b	408908 <ferror@plt+0x7298>
  408800:	ldr	x0, [sp, #552]
  408804:	and	x0, x0, #0xf
  408808:	cmp	x0, #0x4
  40880c:	b.eq	408904 <ferror@plt+0x7294>  // b.none
  408810:	ldr	x0, [sp, #552]
  408814:	add	x0, x0, #0x4
  408818:	str	x0, [sp, #168]
  40881c:	ldr	x1, [sp, #168]
  408820:	ldr	x0, [sp, #552]
  408824:	cmp	x1, x0
  408828:	cset	w0, cc  // cc = lo, ul, last
  40882c:	and	w0, w0, #0xff
  408830:	and	x0, x0, #0xff
  408834:	ldr	x1, [sp, #544]
  408838:	add	x0, x1, x0
  40883c:	str	x0, [sp, #544]
  408840:	ldr	x0, [sp, #168]
  408844:	str	x0, [sp, #552]
  408848:	b	408904 <ferror@plt+0x7294>
  40884c:	ldr	x0, [sp, #648]
  408850:	cmp	x0, #0x0
  408854:	b.ne	408904 <ferror@plt+0x7294>  // b.any
  408858:	ldr	x0, [sp, #552]
  40885c:	and	x0, x0, #0x7
  408860:	cmp	x0, #0x0
  408864:	b.eq	408904 <ferror@plt+0x7294>  // b.none
  408868:	ldr	x0, [sp, #552]
  40886c:	add	x0, x0, #0x8
  408870:	str	x0, [sp, #176]
  408874:	ldr	x1, [sp, #176]
  408878:	ldr	x0, [sp, #552]
  40887c:	cmp	x1, x0
  408880:	cset	w0, cc  // cc = lo, ul, last
  408884:	and	w0, w0, #0xff
  408888:	and	x0, x0, #0xff
  40888c:	ldr	x1, [sp, #544]
  408890:	add	x0, x1, x0
  408894:	str	x0, [sp, #544]
  408898:	ldr	x0, [sp, #176]
  40889c:	str	x0, [sp, #552]
  4088a0:	b	408904 <ferror@plt+0x7294>
  4088a4:	ldr	x0, [sp, #648]
  4088a8:	cmp	x0, #0x0
  4088ac:	b.eq	408904 <ferror@plt+0x7294>  // b.none
  4088b0:	ldr	x0, [sp, #552]
  4088b4:	and	x0, x0, #0x7
  4088b8:	cmp	x0, #0x0
  4088bc:	b.eq	408904 <ferror@plt+0x7294>  // b.none
  4088c0:	ldr	x0, [sp, #552]
  4088c4:	add	x0, x0, #0x8
  4088c8:	str	x0, [sp, #184]
  4088cc:	ldr	x1, [sp, #184]
  4088d0:	ldr	x0, [sp, #552]
  4088d4:	cmp	x1, x0
  4088d8:	cset	w0, cc  // cc = lo, ul, last
  4088dc:	and	w0, w0, #0xff
  4088e0:	and	x0, x0, #0xff
  4088e4:	ldr	x1, [sp, #544]
  4088e8:	add	x0, x1, x0
  4088ec:	str	x0, [sp, #544]
  4088f0:	ldr	x0, [sp, #184]
  4088f4:	str	x0, [sp, #552]
  4088f8:	b	408904 <ferror@plt+0x7294>
  4088fc:	nop
  408900:	b	408908 <ferror@plt+0x7298>
  408904:	nop
  408908:	ldr	x0, [sp, #552]
  40890c:	lsr	x0, x0, #3
  408910:	str	x0, [sp, #552]
  408914:	ldr	w0, [sp, #564]
  408918:	orr	w0, w0, #0x8
  40891c:	str	w0, [sp, #564]
  408920:	b	40895c <ferror@plt+0x72ec>
  408924:	str	xzr, [sp, #640]
  408928:	str	xzr, [sp, #552]
  40892c:	str	xzr, [sp, #544]
  408930:	b	40895c <ferror@plt+0x72ec>
  408934:	mov	x0, #0x7fff                	// #32767
  408938:	str	x0, [sp, #640]
  40893c:	str	xzr, [sp, #552]
  408940:	str	xzr, [sp, #544]
  408944:	b	40895c <ferror@plt+0x72ec>
  408948:	mov	x0, #0x7fff                	// #32767
  40894c:	str	x0, [sp, #640]
  408950:	ldr	x0, [sp, #544]
  408954:	orr	x0, x0, #0x800000000000
  408958:	str	x0, [sp, #544]
  40895c:	nop
  408960:	ldr	x0, [sp, #552]
  408964:	str	x0, [sp, #48]
  408968:	ldr	x0, [sp, #544]
  40896c:	and	x1, x0, #0xffffffffffff
  408970:	ldr	x0, [sp, #56]
  408974:	bfxil	x0, x1, #0, #48
  408978:	str	x0, [sp, #56]
  40897c:	ldr	x0, [sp, #640]
  408980:	and	w0, w0, #0x7fff
  408984:	and	w1, w0, #0xffff
  408988:	ldrh	w0, [sp, #62]
  40898c:	bfxil	w0, w1, #0, #15
  408990:	strh	w0, [sp, #62]
  408994:	ldr	x0, [sp, #648]
  408998:	and	w0, w0, #0x1
  40899c:	and	w1, w0, #0xff
  4089a0:	ldrb	w0, [sp, #63]
  4089a4:	bfi	w0, w1, #7, #1
  4089a8:	strb	w0, [sp, #63]
  4089ac:	ldr	q0, [sp, #48]
  4089b0:	str	q0, [sp, #96]
  4089b4:	ldrsw	x0, [sp, #564]
  4089b8:	cmp	x0, #0x0
  4089bc:	b.eq	4089c8 <ferror@plt+0x7358>  // b.none
  4089c0:	ldr	w0, [sp, #564]
  4089c4:	bl	40a6c8 <ferror@plt+0x9058>
  4089c8:	ldr	q0, [sp, #96]
  4089cc:	ldp	x29, x30, [sp]
  4089d0:	add	sp, sp, #0x290
  4089d4:	ret
  4089d8:	sub	sp, sp, #0x2a0
  4089dc:	stp	x29, x30, [sp]
  4089e0:	mov	x29, sp
  4089e4:	str	q0, [sp, #32]
  4089e8:	str	q1, [sp, #16]
  4089ec:	str	wzr, [sp, #596]
  4089f0:	str	xzr, [sp, #488]
  4089f4:	mrs	x0, fpcr
  4089f8:	str	x0, [sp, #488]
  4089fc:	ldr	q0, [sp, #32]
  408a00:	str	q0, [sp, #112]
  408a04:	ldr	x0, [sp, #112]
  408a08:	str	x0, [sp, #608]
  408a0c:	ldr	x0, [sp, #120]
  408a10:	ubfx	x0, x0, #0, #48
  408a14:	str	x0, [sp, #616]
  408a18:	ldrh	w0, [sp, #126]
  408a1c:	ubfx	x0, x0, #0, #15
  408a20:	and	w0, w0, #0xffff
  408a24:	and	x0, x0, #0xffff
  408a28:	str	x0, [sp, #600]
  408a2c:	ldrb	w0, [sp, #127]
  408a30:	ubfx	x0, x0, #7, #1
  408a34:	and	w0, w0, #0xff
  408a38:	and	x0, x0, #0xff
  408a3c:	str	x0, [sp, #480]
  408a40:	ldr	x0, [sp, #600]
  408a44:	cmp	x0, #0x0
  408a48:	b.eq	408aa4 <ferror@plt+0x7434>  // b.none
  408a4c:	ldr	x1, [sp, #600]
  408a50:	mov	x0, #0x7fff                	// #32767
  408a54:	cmp	x1, x0
  408a58:	b.eq	408b98 <ferror@plt+0x7528>  // b.none
  408a5c:	ldr	x0, [sp, #616]
  408a60:	orr	x0, x0, #0x1000000000000
  408a64:	str	x0, [sp, #616]
  408a68:	ldr	x0, [sp, #616]
  408a6c:	lsl	x1, x0, #3
  408a70:	ldr	x0, [sp, #608]
  408a74:	lsr	x0, x0, #61
  408a78:	orr	x0, x1, x0
  408a7c:	str	x0, [sp, #616]
  408a80:	ldr	x0, [sp, #608]
  408a84:	lsl	x0, x0, #3
  408a88:	str	x0, [sp, #608]
  408a8c:	ldr	x1, [sp, #600]
  408a90:	mov	x0, #0xffffffffffffc001    	// #-16383
  408a94:	add	x0, x1, x0
  408a98:	str	x0, [sp, #600]
  408a9c:	str	xzr, [sp, #584]
  408aa0:	b	408bdc <ferror@plt+0x756c>
  408aa4:	ldr	x1, [sp, #616]
  408aa8:	ldr	x0, [sp, #608]
  408aac:	orr	x0, x1, x0
  408ab0:	cmp	x0, #0x0
  408ab4:	b.ne	408ac4 <ferror@plt+0x7454>  // b.any
  408ab8:	mov	x0, #0x1                   	// #1
  408abc:	str	x0, [sp, #584]
  408ac0:	b	408bdc <ferror@plt+0x756c>
  408ac4:	ldr	x0, [sp, #616]
  408ac8:	cmp	x0, #0x0
  408acc:	b.eq	408ae4 <ferror@plt+0x7474>  // b.none
  408ad0:	ldr	x0, [sp, #616]
  408ad4:	clz	x0, x0
  408ad8:	sxtw	x0, w0
  408adc:	str	x0, [sp, #552]
  408ae0:	b	408b00 <ferror@plt+0x7490>
  408ae4:	ldr	x0, [sp, #608]
  408ae8:	clz	x0, x0
  408aec:	sxtw	x0, w0
  408af0:	str	x0, [sp, #552]
  408af4:	ldr	x0, [sp, #552]
  408af8:	add	x0, x0, #0x40
  408afc:	str	x0, [sp, #552]
  408b00:	ldr	x0, [sp, #552]
  408b04:	sub	x0, x0, #0xf
  408b08:	str	x0, [sp, #552]
  408b0c:	ldr	x0, [sp, #552]
  408b10:	cmp	x0, #0x3c
  408b14:	b.gt	408b60 <ferror@plt+0x74f0>
  408b18:	ldr	x0, [sp, #552]
  408b1c:	add	w0, w0, #0x3
  408b20:	ldr	x1, [sp, #616]
  408b24:	lsl	x1, x1, x0
  408b28:	ldr	x0, [sp, #552]
  408b2c:	mov	w2, w0
  408b30:	mov	w0, #0x3d                  	// #61
  408b34:	sub	w0, w0, w2
  408b38:	ldr	x2, [sp, #608]
  408b3c:	lsr	x0, x2, x0
  408b40:	orr	x0, x1, x0
  408b44:	str	x0, [sp, #616]
  408b48:	ldr	x0, [sp, #552]
  408b4c:	add	w0, w0, #0x3
  408b50:	ldr	x1, [sp, #608]
  408b54:	lsl	x0, x1, x0
  408b58:	str	x0, [sp, #608]
  408b5c:	b	408b78 <ferror@plt+0x7508>
  408b60:	ldr	x0, [sp, #552]
  408b64:	sub	w0, w0, #0x3d
  408b68:	ldr	x1, [sp, #608]
  408b6c:	lsl	x0, x1, x0
  408b70:	str	x0, [sp, #616]
  408b74:	str	xzr, [sp, #608]
  408b78:	ldr	x1, [sp, #552]
  408b7c:	mov	x0, #0x3ffe                	// #16382
  408b80:	add	x0, x1, x0
  408b84:	ldr	x1, [sp, #600]
  408b88:	sub	x0, x1, x0
  408b8c:	str	x0, [sp, #600]
  408b90:	str	xzr, [sp, #584]
  408b94:	b	408bdc <ferror@plt+0x756c>
  408b98:	ldr	x1, [sp, #616]
  408b9c:	ldr	x0, [sp, #608]
  408ba0:	orr	x0, x1, x0
  408ba4:	cmp	x0, #0x0
  408ba8:	b.ne	408bb8 <ferror@plt+0x7548>  // b.any
  408bac:	mov	x0, #0x2                   	// #2
  408bb0:	str	x0, [sp, #584]
  408bb4:	b	408bdc <ferror@plt+0x756c>
  408bb8:	mov	x0, #0x3                   	// #3
  408bbc:	str	x0, [sp, #584]
  408bc0:	ldr	x0, [sp, #616]
  408bc4:	and	x0, x0, #0x800000000000
  408bc8:	cmp	x0, #0x0
  408bcc:	b.ne	408bdc <ferror@plt+0x756c>  // b.any
  408bd0:	ldr	w0, [sp, #596]
  408bd4:	orr	w0, w0, #0x1
  408bd8:	str	w0, [sp, #596]
  408bdc:	nop
  408be0:	ldr	q0, [sp, #16]
  408be4:	str	q0, [sp, #96]
  408be8:	ldr	x0, [sp, #96]
  408bec:	str	x0, [sp, #640]
  408bf0:	ldr	x0, [sp, #104]
  408bf4:	ubfx	x0, x0, #0, #48
  408bf8:	str	x0, [sp, #648]
  408bfc:	ldrh	w0, [sp, #110]
  408c00:	ubfx	x0, x0, #0, #15
  408c04:	and	w0, w0, #0xffff
  408c08:	and	x0, x0, #0xffff
  408c0c:	str	x0, [sp, #624]
  408c10:	ldrb	w0, [sp, #111]
  408c14:	ubfx	x0, x0, #7, #1
  408c18:	and	w0, w0, #0xff
  408c1c:	and	x0, x0, #0xff
  408c20:	str	x0, [sp, #472]
  408c24:	ldr	x0, [sp, #624]
  408c28:	cmp	x0, #0x0
  408c2c:	b.eq	408c88 <ferror@plt+0x7618>  // b.none
  408c30:	ldr	x1, [sp, #624]
  408c34:	mov	x0, #0x7fff                	// #32767
  408c38:	cmp	x1, x0
  408c3c:	b.eq	408d7c <ferror@plt+0x770c>  // b.none
  408c40:	ldr	x0, [sp, #648]
  408c44:	orr	x0, x0, #0x1000000000000
  408c48:	str	x0, [sp, #648]
  408c4c:	ldr	x0, [sp, #648]
  408c50:	lsl	x1, x0, #3
  408c54:	ldr	x0, [sp, #640]
  408c58:	lsr	x0, x0, #61
  408c5c:	orr	x0, x1, x0
  408c60:	str	x0, [sp, #648]
  408c64:	ldr	x0, [sp, #640]
  408c68:	lsl	x0, x0, #3
  408c6c:	str	x0, [sp, #640]
  408c70:	ldr	x1, [sp, #624]
  408c74:	mov	x0, #0xffffffffffffc001    	// #-16383
  408c78:	add	x0, x1, x0
  408c7c:	str	x0, [sp, #624]
  408c80:	str	xzr, [sp, #632]
  408c84:	b	408dc0 <ferror@plt+0x7750>
  408c88:	ldr	x1, [sp, #648]
  408c8c:	ldr	x0, [sp, #640]
  408c90:	orr	x0, x1, x0
  408c94:	cmp	x0, #0x0
  408c98:	b.ne	408ca8 <ferror@plt+0x7638>  // b.any
  408c9c:	mov	x0, #0x1                   	// #1
  408ca0:	str	x0, [sp, #632]
  408ca4:	b	408dc0 <ferror@plt+0x7750>
  408ca8:	ldr	x0, [sp, #648]
  408cac:	cmp	x0, #0x0
  408cb0:	b.eq	408cc8 <ferror@plt+0x7658>  // b.none
  408cb4:	ldr	x0, [sp, #648]
  408cb8:	clz	x0, x0
  408cbc:	sxtw	x0, w0
  408cc0:	str	x0, [sp, #544]
  408cc4:	b	408ce4 <ferror@plt+0x7674>
  408cc8:	ldr	x0, [sp, #640]
  408ccc:	clz	x0, x0
  408cd0:	sxtw	x0, w0
  408cd4:	str	x0, [sp, #544]
  408cd8:	ldr	x0, [sp, #544]
  408cdc:	add	x0, x0, #0x40
  408ce0:	str	x0, [sp, #544]
  408ce4:	ldr	x0, [sp, #544]
  408ce8:	sub	x0, x0, #0xf
  408cec:	str	x0, [sp, #544]
  408cf0:	ldr	x0, [sp, #544]
  408cf4:	cmp	x0, #0x3c
  408cf8:	b.gt	408d44 <ferror@plt+0x76d4>
  408cfc:	ldr	x0, [sp, #544]
  408d00:	add	w0, w0, #0x3
  408d04:	ldr	x1, [sp, #648]
  408d08:	lsl	x1, x1, x0
  408d0c:	ldr	x0, [sp, #544]
  408d10:	mov	w2, w0
  408d14:	mov	w0, #0x3d                  	// #61
  408d18:	sub	w0, w0, w2
  408d1c:	ldr	x2, [sp, #640]
  408d20:	lsr	x0, x2, x0
  408d24:	orr	x0, x1, x0
  408d28:	str	x0, [sp, #648]
  408d2c:	ldr	x0, [sp, #544]
  408d30:	add	w0, w0, #0x3
  408d34:	ldr	x1, [sp, #640]
  408d38:	lsl	x0, x1, x0
  408d3c:	str	x0, [sp, #640]
  408d40:	b	408d5c <ferror@plt+0x76ec>
  408d44:	ldr	x0, [sp, #544]
  408d48:	sub	w0, w0, #0x3d
  408d4c:	ldr	x1, [sp, #640]
  408d50:	lsl	x0, x1, x0
  408d54:	str	x0, [sp, #648]
  408d58:	str	xzr, [sp, #640]
  408d5c:	ldr	x1, [sp, #544]
  408d60:	mov	x0, #0x3ffe                	// #16382
  408d64:	add	x0, x1, x0
  408d68:	ldr	x1, [sp, #624]
  408d6c:	sub	x0, x1, x0
  408d70:	str	x0, [sp, #624]
  408d74:	str	xzr, [sp, #632]
  408d78:	b	408dc0 <ferror@plt+0x7750>
  408d7c:	ldr	x1, [sp, #648]
  408d80:	ldr	x0, [sp, #640]
  408d84:	orr	x0, x1, x0
  408d88:	cmp	x0, #0x0
  408d8c:	b.ne	408d9c <ferror@plt+0x772c>  // b.any
  408d90:	mov	x0, #0x2                   	// #2
  408d94:	str	x0, [sp, #632]
  408d98:	b	408dc0 <ferror@plt+0x7750>
  408d9c:	mov	x0, #0x3                   	// #3
  408da0:	str	x0, [sp, #632]
  408da4:	ldr	x0, [sp, #648]
  408da8:	and	x0, x0, #0x800000000000
  408dac:	cmp	x0, #0x0
  408db0:	b.ne	408dc0 <ferror@plt+0x7750>  // b.any
  408db4:	ldr	w0, [sp, #596]
  408db8:	orr	w0, w0, #0x1
  408dbc:	str	w0, [sp, #596]
  408dc0:	nop
  408dc4:	ldr	x1, [sp, #480]
  408dc8:	ldr	x0, [sp, #472]
  408dcc:	eor	x0, x1, x0
  408dd0:	str	x0, [sp, #656]
  408dd4:	ldr	x1, [sp, #600]
  408dd8:	ldr	x0, [sp, #624]
  408ddc:	add	x0, x1, x0
  408de0:	add	x0, x0, #0x1
  408de4:	str	x0, [sp, #576]
  408de8:	ldr	x0, [sp, #584]
  408dec:	lsl	x1, x0, #2
  408df0:	ldr	x0, [sp, #632]
  408df4:	orr	x0, x1, x0
  408df8:	cmp	x0, #0xf
  408dfc:	b.eq	40960c <ferror@plt+0x7f9c>  // b.none
  408e00:	cmp	x0, #0xf
  408e04:	b.gt	4096e0 <ferror@plt+0x8070>
  408e08:	cmp	x0, #0xe
  408e0c:	b.gt	4096e0 <ferror@plt+0x8070>
  408e10:	cmp	x0, #0xc
  408e14:	b.ge	40966c <ferror@plt+0x7ffc>  // b.tcont
  408e18:	cmp	x0, #0xb
  408e1c:	b.eq	409690 <ferror@plt+0x8020>  // b.none
  408e20:	cmp	x0, #0xb
  408e24:	b.gt	4096e0 <ferror@plt+0x8070>
  408e28:	cmp	x0, #0xa
  408e2c:	b.gt	4096e0 <ferror@plt+0x8070>
  408e30:	cmp	x0, #0x3
  408e34:	b.ge	408e58 <ferror@plt+0x77e8>  // b.tcont
  408e38:	cmp	x0, #0x0
  408e3c:	b.eq	408ebc <ferror@plt+0x784c>  // b.none
  408e40:	cmp	x0, #0x0
  408e44:	b.lt	4096e0 <ferror@plt+0x8070>  // b.tstop
  408e48:	sub	x0, x0, #0x1
  408e4c:	cmp	x0, #0x1
  408e50:	b.hi	4096e0 <ferror@plt+0x8070>  // b.pmore
  408e54:	b	409698 <ferror@plt+0x8028>
  408e58:	mov	w1, w0
  408e5c:	mov	x0, #0x1                   	// #1
  408e60:	lsl	x0, x0, x1
  408e64:	mov	x1, #0x530                 	// #1328
  408e68:	and	x1, x0, x1
  408e6c:	cmp	x1, #0x0
  408e70:	cset	w1, ne  // ne = any
  408e74:	and	w1, w1, #0xff
  408e78:	cmp	w1, #0x0
  408e7c:	b.ne	409674 <ferror@plt+0x8004>  // b.any
  408e80:	mov	x1, #0x240                 	// #576
  408e84:	and	x1, x0, x1
  408e88:	cmp	x1, #0x0
  408e8c:	cset	w1, ne  // ne = any
  408e90:	and	w1, w1, #0xff
  408e94:	cmp	w1, #0x0
  408e98:	b.ne	4096b4 <ferror@plt+0x8044>  // b.any
  408e9c:	mov	x1, #0x88                  	// #136
  408ea0:	and	x0, x0, x1
  408ea4:	cmp	x0, #0x0
  408ea8:	cset	w0, ne  // ne = any
  408eac:	and	w0, w0, #0xff
  408eb0:	cmp	w0, #0x0
  408eb4:	b.ne	409690 <ferror@plt+0x8020>  // b.any
  408eb8:	b	4096e0 <ferror@plt+0x8070>
  408ebc:	str	xzr, [sp, #664]
  408ec0:	ldr	x0, [sp, #608]
  408ec4:	str	w0, [sp, #468]
  408ec8:	ldr	x0, [sp, #608]
  408ecc:	lsr	x0, x0, #32
  408ed0:	str	w0, [sp, #464]
  408ed4:	ldr	x0, [sp, #640]
  408ed8:	str	w0, [sp, #460]
  408edc:	ldr	x0, [sp, #640]
  408ee0:	lsr	x0, x0, #32
  408ee4:	str	w0, [sp, #456]
  408ee8:	ldr	w1, [sp, #468]
  408eec:	ldr	w0, [sp, #460]
  408ef0:	mul	x0, x1, x0
  408ef4:	str	x0, [sp, #448]
  408ef8:	ldr	w1, [sp, #468]
  408efc:	ldr	w0, [sp, #456]
  408f00:	mul	x0, x1, x0
  408f04:	str	x0, [sp, #440]
  408f08:	ldr	w1, [sp, #464]
  408f0c:	ldr	w0, [sp, #460]
  408f10:	mul	x0, x1, x0
  408f14:	str	x0, [sp, #432]
  408f18:	ldr	w1, [sp, #464]
  408f1c:	ldr	w0, [sp, #456]
  408f20:	mul	x0, x1, x0
  408f24:	str	x0, [sp, #536]
  408f28:	ldr	x0, [sp, #448]
  408f2c:	lsr	x0, x0, #32
  408f30:	ldr	x1, [sp, #440]
  408f34:	add	x0, x1, x0
  408f38:	str	x0, [sp, #440]
  408f3c:	ldr	x1, [sp, #440]
  408f40:	ldr	x0, [sp, #432]
  408f44:	add	x0, x1, x0
  408f48:	str	x0, [sp, #440]
  408f4c:	ldr	x1, [sp, #440]
  408f50:	ldr	x0, [sp, #432]
  408f54:	cmp	x1, x0
  408f58:	b.cs	408f6c <ferror@plt+0x78fc>  // b.hs, b.nlast
  408f5c:	ldr	x1, [sp, #536]
  408f60:	mov	x0, #0x100000000           	// #4294967296
  408f64:	add	x0, x1, x0
  408f68:	str	x0, [sp, #536]
  408f6c:	ldr	x0, [sp, #440]
  408f70:	lsr	x1, x0, #32
  408f74:	ldr	x0, [sp, #536]
  408f78:	add	x1, x1, x0
  408f7c:	add	x0, sp, #0x30
  408f80:	str	x1, [x0, #8]
  408f84:	ldr	x0, [sp, #440]
  408f88:	and	x0, x0, #0xffffffff
  408f8c:	lsl	x1, x0, #32
  408f90:	ldr	x0, [sp, #448]
  408f94:	and	x0, x0, #0xffffffff
  408f98:	add	x1, x1, x0
  408f9c:	add	x0, sp, #0x30
  408fa0:	str	x1, [x0]
  408fa4:	ldr	x0, [sp, #608]
  408fa8:	str	w0, [sp, #428]
  408fac:	ldr	x0, [sp, #608]
  408fb0:	lsr	x0, x0, #32
  408fb4:	str	w0, [sp, #424]
  408fb8:	ldr	x0, [sp, #648]
  408fbc:	str	w0, [sp, #420]
  408fc0:	ldr	x0, [sp, #648]
  408fc4:	lsr	x0, x0, #32
  408fc8:	str	w0, [sp, #416]
  408fcc:	ldr	w1, [sp, #428]
  408fd0:	ldr	w0, [sp, #420]
  408fd4:	mul	x0, x1, x0
  408fd8:	str	x0, [sp, #408]
  408fdc:	ldr	w1, [sp, #428]
  408fe0:	ldr	w0, [sp, #416]
  408fe4:	mul	x0, x1, x0
  408fe8:	str	x0, [sp, #400]
  408fec:	ldr	w1, [sp, #424]
  408ff0:	ldr	w0, [sp, #420]
  408ff4:	mul	x0, x1, x0
  408ff8:	str	x0, [sp, #392]
  408ffc:	ldr	w1, [sp, #424]
  409000:	ldr	w0, [sp, #416]
  409004:	mul	x0, x1, x0
  409008:	str	x0, [sp, #528]
  40900c:	ldr	x0, [sp, #408]
  409010:	lsr	x0, x0, #32
  409014:	ldr	x1, [sp, #400]
  409018:	add	x0, x1, x0
  40901c:	str	x0, [sp, #400]
  409020:	ldr	x1, [sp, #400]
  409024:	ldr	x0, [sp, #392]
  409028:	add	x0, x1, x0
  40902c:	str	x0, [sp, #400]
  409030:	ldr	x1, [sp, #400]
  409034:	ldr	x0, [sp, #392]
  409038:	cmp	x1, x0
  40903c:	b.cs	409050 <ferror@plt+0x79e0>  // b.hs, b.nlast
  409040:	ldr	x1, [sp, #528]
  409044:	mov	x0, #0x100000000           	// #4294967296
  409048:	add	x0, x1, x0
  40904c:	str	x0, [sp, #528]
  409050:	ldr	x0, [sp, #400]
  409054:	lsr	x0, x0, #32
  409058:	ldr	x1, [sp, #528]
  40905c:	add	x0, x1, x0
  409060:	str	x0, [sp, #384]
  409064:	ldr	x0, [sp, #400]
  409068:	and	x0, x0, #0xffffffff
  40906c:	lsl	x1, x0, #32
  409070:	ldr	x0, [sp, #408]
  409074:	and	x0, x0, #0xffffffff
  409078:	add	x0, x1, x0
  40907c:	str	x0, [sp, #376]
  409080:	ldr	x0, [sp, #616]
  409084:	str	w0, [sp, #372]
  409088:	ldr	x0, [sp, #616]
  40908c:	lsr	x0, x0, #32
  409090:	str	w0, [sp, #368]
  409094:	ldr	x0, [sp, #640]
  409098:	str	w0, [sp, #364]
  40909c:	ldr	x0, [sp, #640]
  4090a0:	lsr	x0, x0, #32
  4090a4:	str	w0, [sp, #360]
  4090a8:	ldr	w1, [sp, #372]
  4090ac:	ldr	w0, [sp, #364]
  4090b0:	mul	x0, x1, x0
  4090b4:	str	x0, [sp, #352]
  4090b8:	ldr	w1, [sp, #372]
  4090bc:	ldr	w0, [sp, #360]
  4090c0:	mul	x0, x1, x0
  4090c4:	str	x0, [sp, #344]
  4090c8:	ldr	w1, [sp, #368]
  4090cc:	ldr	w0, [sp, #364]
  4090d0:	mul	x0, x1, x0
  4090d4:	str	x0, [sp, #336]
  4090d8:	ldr	w1, [sp, #368]
  4090dc:	ldr	w0, [sp, #360]
  4090e0:	mul	x0, x1, x0
  4090e4:	str	x0, [sp, #520]
  4090e8:	ldr	x0, [sp, #352]
  4090ec:	lsr	x0, x0, #32
  4090f0:	ldr	x1, [sp, #344]
  4090f4:	add	x0, x1, x0
  4090f8:	str	x0, [sp, #344]
  4090fc:	ldr	x1, [sp, #344]
  409100:	ldr	x0, [sp, #336]
  409104:	add	x0, x1, x0
  409108:	str	x0, [sp, #344]
  40910c:	ldr	x1, [sp, #344]
  409110:	ldr	x0, [sp, #336]
  409114:	cmp	x1, x0
  409118:	b.cs	40912c <ferror@plt+0x7abc>  // b.hs, b.nlast
  40911c:	ldr	x1, [sp, #520]
  409120:	mov	x0, #0x100000000           	// #4294967296
  409124:	add	x0, x1, x0
  409128:	str	x0, [sp, #520]
  40912c:	ldr	x0, [sp, #344]
  409130:	lsr	x0, x0, #32
  409134:	ldr	x1, [sp, #520]
  409138:	add	x0, x1, x0
  40913c:	str	x0, [sp, #328]
  409140:	ldr	x0, [sp, #344]
  409144:	and	x0, x0, #0xffffffff
  409148:	lsl	x1, x0, #32
  40914c:	ldr	x0, [sp, #352]
  409150:	and	x0, x0, #0xffffffff
  409154:	add	x0, x1, x0
  409158:	str	x0, [sp, #320]
  40915c:	ldr	x0, [sp, #616]
  409160:	str	w0, [sp, #316]
  409164:	ldr	x0, [sp, #616]
  409168:	lsr	x0, x0, #32
  40916c:	str	w0, [sp, #312]
  409170:	ldr	x0, [sp, #648]
  409174:	str	w0, [sp, #308]
  409178:	ldr	x0, [sp, #648]
  40917c:	lsr	x0, x0, #32
  409180:	str	w0, [sp, #304]
  409184:	ldr	w1, [sp, #316]
  409188:	ldr	w0, [sp, #308]
  40918c:	mul	x0, x1, x0
  409190:	str	x0, [sp, #296]
  409194:	ldr	w1, [sp, #316]
  409198:	ldr	w0, [sp, #304]
  40919c:	mul	x0, x1, x0
  4091a0:	str	x0, [sp, #288]
  4091a4:	ldr	w1, [sp, #312]
  4091a8:	ldr	w0, [sp, #308]
  4091ac:	mul	x0, x1, x0
  4091b0:	str	x0, [sp, #280]
  4091b4:	ldr	w1, [sp, #312]
  4091b8:	ldr	w0, [sp, #304]
  4091bc:	mul	x0, x1, x0
  4091c0:	str	x0, [sp, #512]
  4091c4:	ldr	x0, [sp, #296]
  4091c8:	lsr	x0, x0, #32
  4091cc:	ldr	x1, [sp, #288]
  4091d0:	add	x0, x1, x0
  4091d4:	str	x0, [sp, #288]
  4091d8:	ldr	x1, [sp, #288]
  4091dc:	ldr	x0, [sp, #280]
  4091e0:	add	x0, x1, x0
  4091e4:	str	x0, [sp, #288]
  4091e8:	ldr	x1, [sp, #288]
  4091ec:	ldr	x0, [sp, #280]
  4091f0:	cmp	x1, x0
  4091f4:	b.cs	409208 <ferror@plt+0x7b98>  // b.hs, b.nlast
  4091f8:	ldr	x1, [sp, #512]
  4091fc:	mov	x0, #0x100000000           	// #4294967296
  409200:	add	x0, x1, x0
  409204:	str	x0, [sp, #512]
  409208:	ldr	x0, [sp, #288]
  40920c:	lsr	x1, x0, #32
  409210:	ldr	x0, [sp, #512]
  409214:	add	x1, x1, x0
  409218:	add	x0, sp, #0x30
  40921c:	str	x1, [x0, #24]
  409220:	ldr	x0, [sp, #288]
  409224:	and	x0, x0, #0xffffffff
  409228:	lsl	x1, x0, #32
  40922c:	ldr	x0, [sp, #296]
  409230:	and	x0, x0, #0xffffffff
  409234:	add	x1, x1, x0
  409238:	add	x0, sp, #0x30
  40923c:	str	x1, [x0, #16]
  409240:	add	x0, sp, #0x30
  409244:	ldr	x1, [x0, #8]
  409248:	ldr	x0, [sp, #376]
  40924c:	add	x1, x1, x0
  409250:	add	x0, sp, #0x30
  409254:	str	x1, [x0, #8]
  409258:	add	x0, sp, #0x30
  40925c:	ldr	x0, [x0, #8]
  409260:	ldr	x1, [sp, #376]
  409264:	cmp	x1, x0
  409268:	cset	w0, hi  // hi = pmore
  40926c:	and	w0, w0, #0xff
  409270:	and	x0, x0, #0xff
  409274:	str	x0, [sp, #272]
  409278:	add	x0, sp, #0x30
  40927c:	ldr	x1, [x0, #16]
  409280:	ldr	x0, [sp, #384]
  409284:	add	x1, x1, x0
  409288:	add	x0, sp, #0x30
  40928c:	str	x1, [x0, #16]
  409290:	add	x0, sp, #0x30
  409294:	ldr	x0, [x0, #16]
  409298:	ldr	x1, [sp, #384]
  40929c:	cmp	x1, x0
  4092a0:	cset	w0, hi  // hi = pmore
  4092a4:	and	w0, w0, #0xff
  4092a8:	and	x0, x0, #0xff
  4092ac:	str	x0, [sp, #264]
  4092b0:	add	x0, sp, #0x30
  4092b4:	ldr	x1, [x0, #16]
  4092b8:	ldr	x0, [sp, #272]
  4092bc:	add	x1, x1, x0
  4092c0:	add	x0, sp, #0x30
  4092c4:	str	x1, [x0, #16]
  4092c8:	add	x0, sp, #0x30
  4092cc:	ldr	x0, [x0, #16]
  4092d0:	ldr	x1, [sp, #272]
  4092d4:	cmp	x1, x0
  4092d8:	cset	w0, hi  // hi = pmore
  4092dc:	and	w0, w0, #0xff
  4092e0:	and	x0, x0, #0xff
  4092e4:	ldr	x1, [sp, #264]
  4092e8:	orr	x0, x1, x0
  4092ec:	str	x0, [sp, #264]
  4092f0:	add	x0, sp, #0x30
  4092f4:	ldr	x1, [x0, #24]
  4092f8:	ldr	x0, [sp, #264]
  4092fc:	add	x1, x1, x0
  409300:	add	x0, sp, #0x30
  409304:	str	x1, [x0, #24]
  409308:	add	x0, sp, #0x30
  40930c:	ldr	x1, [x0, #8]
  409310:	ldr	x0, [sp, #320]
  409314:	add	x1, x1, x0
  409318:	add	x0, sp, #0x30
  40931c:	str	x1, [x0, #8]
  409320:	add	x0, sp, #0x30
  409324:	ldr	x0, [x0, #8]
  409328:	ldr	x1, [sp, #320]
  40932c:	cmp	x1, x0
  409330:	cset	w0, hi  // hi = pmore
  409334:	and	w0, w0, #0xff
  409338:	and	x0, x0, #0xff
  40933c:	str	x0, [sp, #256]
  409340:	add	x0, sp, #0x30
  409344:	ldr	x1, [x0, #16]
  409348:	ldr	x0, [sp, #328]
  40934c:	add	x1, x1, x0
  409350:	add	x0, sp, #0x30
  409354:	str	x1, [x0, #16]
  409358:	add	x0, sp, #0x30
  40935c:	ldr	x0, [x0, #16]
  409360:	ldr	x1, [sp, #328]
  409364:	cmp	x1, x0
  409368:	cset	w0, hi  // hi = pmore
  40936c:	and	w0, w0, #0xff
  409370:	and	x0, x0, #0xff
  409374:	str	x0, [sp, #248]
  409378:	add	x0, sp, #0x30
  40937c:	ldr	x1, [x0, #16]
  409380:	ldr	x0, [sp, #256]
  409384:	add	x1, x1, x0
  409388:	add	x0, sp, #0x30
  40938c:	str	x1, [x0, #16]
  409390:	add	x0, sp, #0x30
  409394:	ldr	x0, [x0, #16]
  409398:	ldr	x1, [sp, #256]
  40939c:	cmp	x1, x0
  4093a0:	cset	w0, hi  // hi = pmore
  4093a4:	and	w0, w0, #0xff
  4093a8:	and	x0, x0, #0xff
  4093ac:	ldr	x1, [sp, #248]
  4093b0:	orr	x0, x1, x0
  4093b4:	str	x0, [sp, #248]
  4093b8:	add	x0, sp, #0x30
  4093bc:	ldr	x1, [x0, #24]
  4093c0:	ldr	x0, [sp, #248]
  4093c4:	add	x1, x1, x0
  4093c8:	add	x0, sp, #0x30
  4093cc:	str	x1, [x0, #24]
  4093d0:	mov	x0, #0x1                   	// #1
  4093d4:	str	x0, [sp, #240]
  4093d8:	mov	x0, #0x33                  	// #51
  4093dc:	str	x0, [sp, #232]
  4093e0:	mov	x1, #0x40                  	// #64
  4093e4:	ldr	x0, [sp, #232]
  4093e8:	sub	x0, x1, x0
  4093ec:	str	x0, [sp, #224]
  4093f0:	str	xzr, [sp, #504]
  4093f4:	str	xzr, [sp, #496]
  4093f8:	b	409420 <ferror@plt+0x7db0>
  4093fc:	add	x0, sp, #0x30
  409400:	ldr	x1, [sp, #504]
  409404:	ldr	x0, [x0, x1, lsl #3]
  409408:	ldr	x1, [sp, #496]
  40940c:	orr	x0, x1, x0
  409410:	str	x0, [sp, #496]
  409414:	ldr	x0, [sp, #504]
  409418:	add	x0, x0, #0x1
  40941c:	str	x0, [sp, #504]
  409420:	ldr	x1, [sp, #504]
  409424:	ldr	x0, [sp, #240]
  409428:	cmp	x1, x0
  40942c:	b.lt	4093fc <ferror@plt+0x7d8c>  // b.tstop
  409430:	ldr	x0, [sp, #232]
  409434:	cmp	x0, #0x0
  409438:	b.ne	40948c <ferror@plt+0x7e1c>  // b.any
  40943c:	str	xzr, [sp, #504]
  409440:	b	409470 <ferror@plt+0x7e00>
  409444:	ldr	x1, [sp, #504]
  409448:	ldr	x0, [sp, #240]
  40944c:	add	x1, x1, x0
  409450:	add	x0, sp, #0x30
  409454:	ldr	x2, [x0, x1, lsl #3]
  409458:	add	x0, sp, #0x30
  40945c:	ldr	x1, [sp, #504]
  409460:	str	x2, [x0, x1, lsl #3]
  409464:	ldr	x0, [sp, #504]
  409468:	add	x0, x0, #0x1
  40946c:	str	x0, [sp, #504]
  409470:	mov	x1, #0x3                   	// #3
  409474:	ldr	x0, [sp, #240]
  409478:	sub	x0, x1, x0
  40947c:	ldr	x1, [sp, #504]
  409480:	cmp	x1, x0
  409484:	b.le	409444 <ferror@plt+0x7dd4>
  409488:	b	409568 <ferror@plt+0x7ef8>
  40948c:	add	x0, sp, #0x30
  409490:	ldr	x1, [sp, #504]
  409494:	ldr	x0, [x0, x1, lsl #3]
  409498:	ldr	x1, [sp, #224]
  40949c:	lsl	x0, x0, x1
  4094a0:	ldr	x1, [sp, #496]
  4094a4:	orr	x0, x1, x0
  4094a8:	str	x0, [sp, #496]
  4094ac:	str	xzr, [sp, #504]
  4094b0:	b	40950c <ferror@plt+0x7e9c>
  4094b4:	ldr	x1, [sp, #504]
  4094b8:	ldr	x0, [sp, #240]
  4094bc:	add	x1, x1, x0
  4094c0:	add	x0, sp, #0x30
  4094c4:	ldr	x0, [x0, x1, lsl #3]
  4094c8:	ldr	x1, [sp, #232]
  4094cc:	lsr	x1, x0, x1
  4094d0:	ldr	x2, [sp, #504]
  4094d4:	ldr	x0, [sp, #240]
  4094d8:	add	x0, x2, x0
  4094dc:	add	x2, x0, #0x1
  4094e0:	add	x0, sp, #0x30
  4094e4:	ldr	x0, [x0, x2, lsl #3]
  4094e8:	ldr	x2, [sp, #224]
  4094ec:	lsl	x0, x0, x2
  4094f0:	orr	x2, x1, x0
  4094f4:	add	x0, sp, #0x30
  4094f8:	ldr	x1, [sp, #504]
  4094fc:	str	x2, [x0, x1, lsl #3]
  409500:	ldr	x0, [sp, #504]
  409504:	add	x0, x0, #0x1
  409508:	str	x0, [sp, #504]
  40950c:	mov	x1, #0x3                   	// #3
  409510:	ldr	x0, [sp, #240]
  409514:	sub	x0, x1, x0
  409518:	ldr	x1, [sp, #504]
  40951c:	cmp	x1, x0
  409520:	b.lt	4094b4 <ferror@plt+0x7e44>  // b.tstop
  409524:	add	x0, sp, #0x30
  409528:	ldr	x1, [x0, #24]
  40952c:	ldr	x0, [sp, #232]
  409530:	mov	w3, w0
  409534:	ldr	x0, [sp, #504]
  409538:	add	x2, x0, #0x1
  40953c:	str	x2, [sp, #504]
  409540:	lsr	x2, x1, x3
  409544:	add	x1, sp, #0x30
  409548:	str	x2, [x1, x0, lsl #3]
  40954c:	b	409568 <ferror@plt+0x7ef8>
  409550:	add	x0, sp, #0x30
  409554:	ldr	x1, [sp, #504]
  409558:	str	xzr, [x0, x1, lsl #3]
  40955c:	ldr	x0, [sp, #504]
  409560:	add	x0, x0, #0x1
  409564:	str	x0, [sp, #504]
  409568:	ldr	x0, [sp, #504]
  40956c:	cmp	x0, #0x3
  409570:	b.le	409550 <ferror@plt+0x7ee0>
  409574:	ldr	x0, [sp, #496]
  409578:	cmp	x0, #0x0
  40957c:	cset	w0, ne  // ne = any
  409580:	and	w0, w0, #0xff
  409584:	str	w0, [sp, #220]
  409588:	add	x0, sp, #0x30
  40958c:	ldr	x1, [x0]
  409590:	ldrsw	x0, [sp, #220]
  409594:	orr	x1, x1, x0
  409598:	add	x0, sp, #0x30
  40959c:	str	x1, [x0]
  4095a0:	add	x0, sp, #0x30
  4095a4:	ldr	x0, [x0]
  4095a8:	str	x0, [sp, #568]
  4095ac:	add	x0, sp, #0x30
  4095b0:	ldr	x0, [x0, #8]
  4095b4:	str	x0, [sp, #560]
  4095b8:	ldr	x0, [sp, #560]
  4095bc:	and	x0, x0, #0x10000000000000
  4095c0:	cmp	x0, #0x0
  4095c4:	b.eq	4095fc <ferror@plt+0x7f8c>  // b.none
  4095c8:	ldr	x0, [sp, #560]
  4095cc:	lsl	x1, x0, #63
  4095d0:	ldr	x0, [sp, #568]
  4095d4:	lsr	x0, x0, #1
  4095d8:	orr	x1, x1, x0
  4095dc:	ldr	x0, [sp, #568]
  4095e0:	and	x0, x0, #0x1
  4095e4:	orr	x0, x1, x0
  4095e8:	str	x0, [sp, #568]
  4095ec:	ldr	x0, [sp, #560]
  4095f0:	lsr	x0, x0, #1
  4095f4:	str	x0, [sp, #560]
  4095f8:	b	4096e0 <ferror@plt+0x8070>
  4095fc:	ldr	x0, [sp, #576]
  409600:	sub	x0, x0, #0x1
  409604:	str	x0, [sp, #576]
  409608:	b	4096e0 <ferror@plt+0x8070>
  40960c:	ldr	x0, [sp, #616]
  409610:	and	x0, x0, #0x800000000000
  409614:	cmp	x0, #0x0
  409618:	b.eq	409648 <ferror@plt+0x7fd8>  // b.none
  40961c:	ldr	x0, [sp, #648]
  409620:	and	x0, x0, #0x800000000000
  409624:	cmp	x0, #0x0
  409628:	b.ne	409648 <ferror@plt+0x7fd8>  // b.any
  40962c:	ldr	x0, [sp, #472]
  409630:	str	x0, [sp, #656]
  409634:	ldr	x0, [sp, #640]
  409638:	str	x0, [sp, #568]
  40963c:	ldr	x0, [sp, #648]
  409640:	str	x0, [sp, #560]
  409644:	b	409660 <ferror@plt+0x7ff0>
  409648:	ldr	x0, [sp, #480]
  40964c:	str	x0, [sp, #656]
  409650:	ldr	x0, [sp, #608]
  409654:	str	x0, [sp, #568]
  409658:	ldr	x0, [sp, #616]
  40965c:	str	x0, [sp, #560]
  409660:	mov	x0, #0x3                   	// #3
  409664:	str	x0, [sp, #664]
  409668:	b	4096e0 <ferror@plt+0x8070>
  40966c:	ldr	x0, [sp, #480]
  409670:	str	x0, [sp, #656]
  409674:	ldr	x0, [sp, #608]
  409678:	str	x0, [sp, #568]
  40967c:	ldr	x0, [sp, #616]
  409680:	str	x0, [sp, #560]
  409684:	ldr	x0, [sp, #584]
  409688:	str	x0, [sp, #664]
  40968c:	b	4096e0 <ferror@plt+0x8070>
  409690:	ldr	x0, [sp, #472]
  409694:	str	x0, [sp, #656]
  409698:	ldr	x0, [sp, #640]
  40969c:	str	x0, [sp, #568]
  4096a0:	ldr	x0, [sp, #648]
  4096a4:	str	x0, [sp, #560]
  4096a8:	ldr	x0, [sp, #632]
  4096ac:	str	x0, [sp, #664]
  4096b0:	b	4096e0 <ferror@plt+0x8070>
  4096b4:	str	xzr, [sp, #656]
  4096b8:	mov	x0, #0x3                   	// #3
  4096bc:	str	x0, [sp, #664]
  4096c0:	mov	x0, #0xffffffffffffffff    	// #-1
  4096c4:	str	x0, [sp, #568]
  4096c8:	mov	x0, #0xffffffffffff        	// #281474976710655
  4096cc:	str	x0, [sp, #560]
  4096d0:	ldr	w0, [sp, #596]
  4096d4:	orr	w0, w0, #0x1
  4096d8:	str	w0, [sp, #596]
  4096dc:	b	4096e0 <ferror@plt+0x8070>
  4096e0:	ldr	x0, [sp, #664]
  4096e4:	cmp	x0, #0x3
  4096e8:	b.eq	409e7c <ferror@plt+0x880c>  // b.none
  4096ec:	ldr	x0, [sp, #664]
  4096f0:	cmp	x0, #0x3
  4096f4:	b.gt	409e94 <ferror@plt+0x8824>
  4096f8:	ldr	x0, [sp, #664]
  4096fc:	cmp	x0, #0x2
  409700:	b.eq	409e68 <ferror@plt+0x87f8>  // b.none
  409704:	ldr	x0, [sp, #664]
  409708:	cmp	x0, #0x2
  40970c:	b.gt	409e94 <ferror@plt+0x8824>
  409710:	ldr	x0, [sp, #664]
  409714:	cmp	x0, #0x0
  409718:	b.eq	40972c <ferror@plt+0x80bc>  // b.none
  40971c:	ldr	x0, [sp, #664]
  409720:	cmp	x0, #0x1
  409724:	b.eq	409e58 <ferror@plt+0x87e8>  // b.none
  409728:	b	409e94 <ferror@plt+0x8824>
  40972c:	ldr	x1, [sp, #576]
  409730:	mov	x0, #0x3fff                	// #16383
  409734:	add	x0, x1, x0
  409738:	str	x0, [sp, #576]
  40973c:	ldr	x0, [sp, #576]
  409740:	cmp	x0, #0x0
  409744:	b.le	4099c0 <ferror@plt+0x8350>
  409748:	ldr	x0, [sp, #568]
  40974c:	and	x0, x0, #0x7
  409750:	cmp	x0, #0x0
  409754:	b.eq	40989c <ferror@plt+0x822c>  // b.none
  409758:	ldr	w0, [sp, #596]
  40975c:	orr	w0, w0, #0x10
  409760:	str	w0, [sp, #596]
  409764:	ldr	x0, [sp, #488]
  409768:	and	x0, x0, #0xc00000
  40976c:	cmp	x0, #0xc00, lsl #12
  409770:	b.eq	4098a4 <ferror@plt+0x8234>  // b.none
  409774:	cmp	x0, #0xc00, lsl #12
  409778:	b.hi	4098a8 <ferror@plt+0x8238>  // b.pmore
  40977c:	cmp	x0, #0x800, lsl #12
  409780:	b.eq	409844 <ferror@plt+0x81d4>  // b.none
  409784:	cmp	x0, #0x800, lsl #12
  409788:	b.hi	4098a8 <ferror@plt+0x8238>  // b.pmore
  40978c:	cmp	x0, #0x0
  409790:	b.eq	4097a0 <ferror@plt+0x8130>  // b.none
  409794:	cmp	x0, #0x400, lsl #12
  409798:	b.eq	4097ec <ferror@plt+0x817c>  // b.none
  40979c:	b	4098a8 <ferror@plt+0x8238>
  4097a0:	ldr	x0, [sp, #568]
  4097a4:	and	x0, x0, #0xf
  4097a8:	cmp	x0, #0x4
  4097ac:	b.eq	4098a4 <ferror@plt+0x8234>  // b.none
  4097b0:	ldr	x0, [sp, #568]
  4097b4:	add	x0, x0, #0x4
  4097b8:	str	x0, [sp, #144]
  4097bc:	ldr	x1, [sp, #144]
  4097c0:	ldr	x0, [sp, #568]
  4097c4:	cmp	x1, x0
  4097c8:	cset	w0, cc  // cc = lo, ul, last
  4097cc:	and	w0, w0, #0xff
  4097d0:	and	x0, x0, #0xff
  4097d4:	ldr	x1, [sp, #560]
  4097d8:	add	x0, x1, x0
  4097dc:	str	x0, [sp, #560]
  4097e0:	ldr	x0, [sp, #144]
  4097e4:	str	x0, [sp, #568]
  4097e8:	b	4098a4 <ferror@plt+0x8234>
  4097ec:	ldr	x0, [sp, #656]
  4097f0:	cmp	x0, #0x0
  4097f4:	b.ne	4098a4 <ferror@plt+0x8234>  // b.any
  4097f8:	ldr	x0, [sp, #568]
  4097fc:	and	x0, x0, #0x7
  409800:	cmp	x0, #0x0
  409804:	b.eq	4098a4 <ferror@plt+0x8234>  // b.none
  409808:	ldr	x0, [sp, #568]
  40980c:	add	x0, x0, #0x8
  409810:	str	x0, [sp, #152]
  409814:	ldr	x1, [sp, #152]
  409818:	ldr	x0, [sp, #568]
  40981c:	cmp	x1, x0
  409820:	cset	w0, cc  // cc = lo, ul, last
  409824:	and	w0, w0, #0xff
  409828:	and	x0, x0, #0xff
  40982c:	ldr	x1, [sp, #560]
  409830:	add	x0, x1, x0
  409834:	str	x0, [sp, #560]
  409838:	ldr	x0, [sp, #152]
  40983c:	str	x0, [sp, #568]
  409840:	b	4098a4 <ferror@plt+0x8234>
  409844:	ldr	x0, [sp, #656]
  409848:	cmp	x0, #0x0
  40984c:	b.eq	4098a4 <ferror@plt+0x8234>  // b.none
  409850:	ldr	x0, [sp, #568]
  409854:	and	x0, x0, #0x7
  409858:	cmp	x0, #0x0
  40985c:	b.eq	4098a4 <ferror@plt+0x8234>  // b.none
  409860:	ldr	x0, [sp, #568]
  409864:	add	x0, x0, #0x8
  409868:	str	x0, [sp, #160]
  40986c:	ldr	x1, [sp, #160]
  409870:	ldr	x0, [sp, #568]
  409874:	cmp	x1, x0
  409878:	cset	w0, cc  // cc = lo, ul, last
  40987c:	and	w0, w0, #0xff
  409880:	and	x0, x0, #0xff
  409884:	ldr	x1, [sp, #560]
  409888:	add	x0, x1, x0
  40988c:	str	x0, [sp, #560]
  409890:	ldr	x0, [sp, #160]
  409894:	str	x0, [sp, #568]
  409898:	b	4098a4 <ferror@plt+0x8234>
  40989c:	nop
  4098a0:	b	4098a8 <ferror@plt+0x8238>
  4098a4:	nop
  4098a8:	ldr	x0, [sp, #560]
  4098ac:	and	x0, x0, #0x10000000000000
  4098b0:	cmp	x0, #0x0
  4098b4:	b.eq	4098d0 <ferror@plt+0x8260>  // b.none
  4098b8:	ldr	x0, [sp, #560]
  4098bc:	and	x0, x0, #0xffefffffffffffff
  4098c0:	str	x0, [sp, #560]
  4098c4:	ldr	x0, [sp, #576]
  4098c8:	add	x0, x0, #0x1
  4098cc:	str	x0, [sp, #576]
  4098d0:	ldr	x0, [sp, #568]
  4098d4:	lsr	x1, x0, #3
  4098d8:	ldr	x0, [sp, #560]
  4098dc:	lsl	x0, x0, #61
  4098e0:	orr	x0, x1, x0
  4098e4:	str	x0, [sp, #568]
  4098e8:	ldr	x0, [sp, #560]
  4098ec:	lsr	x0, x0, #3
  4098f0:	str	x0, [sp, #560]
  4098f4:	ldr	x1, [sp, #576]
  4098f8:	mov	x0, #0x7ffe                	// #32766
  4098fc:	cmp	x1, x0
  409900:	b.le	409e90 <ferror@plt+0x8820>
  409904:	ldr	x0, [sp, #488]
  409908:	and	x0, x0, #0xc00000
  40990c:	cmp	x0, #0x800, lsl #12
  409910:	b.eq	409954 <ferror@plt+0x82e4>  // b.none
  409914:	cmp	x0, #0x800, lsl #12
  409918:	b.hi	40996c <ferror@plt+0x82fc>  // b.pmore
  40991c:	cmp	x0, #0x0
  409920:	b.eq	409930 <ferror@plt+0x82c0>  // b.none
  409924:	cmp	x0, #0x400, lsl #12
  409928:	b.eq	40993c <ferror@plt+0x82cc>  // b.none
  40992c:	b	40996c <ferror@plt+0x82fc>
  409930:	mov	x0, #0x2                   	// #2
  409934:	str	x0, [sp, #664]
  409938:	b	409968 <ferror@plt+0x82f8>
  40993c:	ldr	x0, [sp, #656]
  409940:	cmp	x0, #0x0
  409944:	b.ne	409968 <ferror@plt+0x82f8>  // b.any
  409948:	mov	x0, #0x2                   	// #2
  40994c:	str	x0, [sp, #664]
  409950:	b	409968 <ferror@plt+0x82f8>
  409954:	ldr	x0, [sp, #656]
  409958:	cmp	x0, #0x0
  40995c:	b.eq	409968 <ferror@plt+0x82f8>  // b.none
  409960:	mov	x0, #0x2                   	// #2
  409964:	str	x0, [sp, #664]
  409968:	nop
  40996c:	ldr	x0, [sp, #664]
  409970:	cmp	x0, #0x2
  409974:	b.ne	40998c <ferror@plt+0x831c>  // b.any
  409978:	mov	x0, #0x7fff                	// #32767
  40997c:	str	x0, [sp, #576]
  409980:	str	xzr, [sp, #568]
  409984:	str	xzr, [sp, #560]
  409988:	b	4099a4 <ferror@plt+0x8334>
  40998c:	mov	x0, #0x7ffe                	// #32766
  409990:	str	x0, [sp, #576]
  409994:	mov	x0, #0xffffffffffffffff    	// #-1
  409998:	str	x0, [sp, #568]
  40999c:	mov	x0, #0xffffffffffffffff    	// #-1
  4099a0:	str	x0, [sp, #560]
  4099a4:	ldr	w0, [sp, #596]
  4099a8:	orr	w0, w0, #0x4
  4099ac:	str	w0, [sp, #596]
  4099b0:	ldr	w0, [sp, #596]
  4099b4:	orr	w0, w0, #0x10
  4099b8:	str	w0, [sp, #596]
  4099bc:	b	409e90 <ferror@plt+0x8820>
  4099c0:	mov	w0, #0x1                   	// #1
  4099c4:	str	w0, [sp, #216]
  4099c8:	mov	x1, #0x1                   	// #1
  4099cc:	ldr	x0, [sp, #576]
  4099d0:	sub	x0, x1, x0
  4099d4:	str	x0, [sp, #576]
  4099d8:	ldr	x0, [sp, #576]
  4099dc:	cmp	x0, #0x74
  4099e0:	b.gt	409cb8 <ferror@plt+0x8648>
  4099e4:	ldr	x0, [sp, #576]
  4099e8:	cmp	x0, #0x3f
  4099ec:	b.gt	409a64 <ferror@plt+0x83f4>
  4099f0:	ldr	x0, [sp, #576]
  4099f4:	mov	w1, w0
  4099f8:	mov	w0, #0x40                  	// #64
  4099fc:	sub	w0, w0, w1
  409a00:	ldr	x1, [sp, #560]
  409a04:	lsl	x1, x1, x0
  409a08:	ldr	x0, [sp, #576]
  409a0c:	mov	w2, w0
  409a10:	ldr	x0, [sp, #568]
  409a14:	lsr	x0, x0, x2
  409a18:	orr	x1, x1, x0
  409a1c:	ldr	x0, [sp, #576]
  409a20:	mov	w2, w0
  409a24:	mov	w0, #0x40                  	// #64
  409a28:	sub	w0, w0, w2
  409a2c:	ldr	x2, [sp, #568]
  409a30:	lsl	x0, x2, x0
  409a34:	cmp	x0, #0x0
  409a38:	cset	w0, ne  // ne = any
  409a3c:	and	w0, w0, #0xff
  409a40:	sxtw	x0, w0
  409a44:	orr	x0, x1, x0
  409a48:	str	x0, [sp, #568]
  409a4c:	ldr	x0, [sp, #576]
  409a50:	mov	w1, w0
  409a54:	ldr	x0, [sp, #560]
  409a58:	lsr	x0, x0, x1
  409a5c:	str	x0, [sp, #560]
  409a60:	b	409ac4 <ferror@plt+0x8454>
  409a64:	ldr	x0, [sp, #576]
  409a68:	sub	w0, w0, #0x40
  409a6c:	ldr	x1, [sp, #560]
  409a70:	lsr	x1, x1, x0
  409a74:	ldr	x0, [sp, #576]
  409a78:	cmp	x0, #0x40
  409a7c:	b.eq	409a9c <ferror@plt+0x842c>  // b.none
  409a80:	ldr	x0, [sp, #576]
  409a84:	mov	w2, w0
  409a88:	mov	w0, #0x80                  	// #128
  409a8c:	sub	w0, w0, w2
  409a90:	ldr	x2, [sp, #560]
  409a94:	lsl	x0, x2, x0
  409a98:	b	409aa0 <ferror@plt+0x8430>
  409a9c:	mov	x0, #0x0                   	// #0
  409aa0:	ldr	x2, [sp, #568]
  409aa4:	orr	x0, x0, x2
  409aa8:	cmp	x0, #0x0
  409aac:	cset	w0, ne  // ne = any
  409ab0:	and	w0, w0, #0xff
  409ab4:	and	x0, x0, #0xff
  409ab8:	orr	x0, x1, x0
  409abc:	str	x0, [sp, #568]
  409ac0:	str	xzr, [sp, #560]
  409ac4:	ldr	x0, [sp, #568]
  409ac8:	and	x0, x0, #0x7
  409acc:	cmp	x0, #0x0
  409ad0:	b.eq	409c18 <ferror@plt+0x85a8>  // b.none
  409ad4:	ldr	w0, [sp, #596]
  409ad8:	orr	w0, w0, #0x10
  409adc:	str	w0, [sp, #596]
  409ae0:	ldr	x0, [sp, #488]
  409ae4:	and	x0, x0, #0xc00000
  409ae8:	cmp	x0, #0xc00, lsl #12
  409aec:	b.eq	409c20 <ferror@plt+0x85b0>  // b.none
  409af0:	cmp	x0, #0xc00, lsl #12
  409af4:	b.hi	409c24 <ferror@plt+0x85b4>  // b.pmore
  409af8:	cmp	x0, #0x800, lsl #12
  409afc:	b.eq	409bc0 <ferror@plt+0x8550>  // b.none
  409b00:	cmp	x0, #0x800, lsl #12
  409b04:	b.hi	409c24 <ferror@plt+0x85b4>  // b.pmore
  409b08:	cmp	x0, #0x0
  409b0c:	b.eq	409b1c <ferror@plt+0x84ac>  // b.none
  409b10:	cmp	x0, #0x400, lsl #12
  409b14:	b.eq	409b68 <ferror@plt+0x84f8>  // b.none
  409b18:	b	409c24 <ferror@plt+0x85b4>
  409b1c:	ldr	x0, [sp, #568]
  409b20:	and	x0, x0, #0xf
  409b24:	cmp	x0, #0x4
  409b28:	b.eq	409c20 <ferror@plt+0x85b0>  // b.none
  409b2c:	ldr	x0, [sp, #568]
  409b30:	add	x0, x0, #0x4
  409b34:	str	x0, [sp, #168]
  409b38:	ldr	x1, [sp, #168]
  409b3c:	ldr	x0, [sp, #568]
  409b40:	cmp	x1, x0
  409b44:	cset	w0, cc  // cc = lo, ul, last
  409b48:	and	w0, w0, #0xff
  409b4c:	and	x0, x0, #0xff
  409b50:	ldr	x1, [sp, #560]
  409b54:	add	x0, x1, x0
  409b58:	str	x0, [sp, #560]
  409b5c:	ldr	x0, [sp, #168]
  409b60:	str	x0, [sp, #568]
  409b64:	b	409c20 <ferror@plt+0x85b0>
  409b68:	ldr	x0, [sp, #656]
  409b6c:	cmp	x0, #0x0
  409b70:	b.ne	409c20 <ferror@plt+0x85b0>  // b.any
  409b74:	ldr	x0, [sp, #568]
  409b78:	and	x0, x0, #0x7
  409b7c:	cmp	x0, #0x0
  409b80:	b.eq	409c20 <ferror@plt+0x85b0>  // b.none
  409b84:	ldr	x0, [sp, #568]
  409b88:	add	x0, x0, #0x8
  409b8c:	str	x0, [sp, #176]
  409b90:	ldr	x1, [sp, #176]
  409b94:	ldr	x0, [sp, #568]
  409b98:	cmp	x1, x0
  409b9c:	cset	w0, cc  // cc = lo, ul, last
  409ba0:	and	w0, w0, #0xff
  409ba4:	and	x0, x0, #0xff
  409ba8:	ldr	x1, [sp, #560]
  409bac:	add	x0, x1, x0
  409bb0:	str	x0, [sp, #560]
  409bb4:	ldr	x0, [sp, #176]
  409bb8:	str	x0, [sp, #568]
  409bbc:	b	409c20 <ferror@plt+0x85b0>
  409bc0:	ldr	x0, [sp, #656]
  409bc4:	cmp	x0, #0x0
  409bc8:	b.eq	409c20 <ferror@plt+0x85b0>  // b.none
  409bcc:	ldr	x0, [sp, #568]
  409bd0:	and	x0, x0, #0x7
  409bd4:	cmp	x0, #0x0
  409bd8:	b.eq	409c20 <ferror@plt+0x85b0>  // b.none
  409bdc:	ldr	x0, [sp, #568]
  409be0:	add	x0, x0, #0x8
  409be4:	str	x0, [sp, #184]
  409be8:	ldr	x1, [sp, #184]
  409bec:	ldr	x0, [sp, #568]
  409bf0:	cmp	x1, x0
  409bf4:	cset	w0, cc  // cc = lo, ul, last
  409bf8:	and	w0, w0, #0xff
  409bfc:	and	x0, x0, #0xff
  409c00:	ldr	x1, [sp, #560]
  409c04:	add	x0, x1, x0
  409c08:	str	x0, [sp, #560]
  409c0c:	ldr	x0, [sp, #184]
  409c10:	str	x0, [sp, #568]
  409c14:	b	409c20 <ferror@plt+0x85b0>
  409c18:	nop
  409c1c:	b	409c24 <ferror@plt+0x85b4>
  409c20:	nop
  409c24:	ldr	x0, [sp, #560]
  409c28:	and	x0, x0, #0x8000000000000
  409c2c:	cmp	x0, #0x0
  409c30:	b.eq	409c54 <ferror@plt+0x85e4>  // b.none
  409c34:	mov	x0, #0x1                   	// #1
  409c38:	str	x0, [sp, #576]
  409c3c:	str	xzr, [sp, #568]
  409c40:	str	xzr, [sp, #560]
  409c44:	ldr	w0, [sp, #596]
  409c48:	orr	w0, w0, #0x10
  409c4c:	str	w0, [sp, #596]
  409c50:	b	409c7c <ferror@plt+0x860c>
  409c54:	str	xzr, [sp, #576]
  409c58:	ldr	x0, [sp, #568]
  409c5c:	lsr	x1, x0, #3
  409c60:	ldr	x0, [sp, #560]
  409c64:	lsl	x0, x0, #61
  409c68:	orr	x0, x1, x0
  409c6c:	str	x0, [sp, #568]
  409c70:	ldr	x0, [sp, #560]
  409c74:	lsr	x0, x0, #3
  409c78:	str	x0, [sp, #560]
  409c7c:	ldr	w0, [sp, #216]
  409c80:	cmp	w0, #0x0
  409c84:	b.eq	409e90 <ferror@plt+0x8820>  // b.none
  409c88:	ldr	w0, [sp, #596]
  409c8c:	and	w0, w0, #0x10
  409c90:	cmp	w0, #0x0
  409c94:	b.ne	409ca8 <ferror@plt+0x8638>  // b.any
  409c98:	ldr	x0, [sp, #488]
  409c9c:	and	x0, x0, #0x800
  409ca0:	cmp	x0, #0x0
  409ca4:	b.eq	409e90 <ferror@plt+0x8820>  // b.none
  409ca8:	ldr	w0, [sp, #596]
  409cac:	orr	w0, w0, #0x8
  409cb0:	str	w0, [sp, #596]
  409cb4:	b	409e90 <ferror@plt+0x8820>
  409cb8:	str	xzr, [sp, #576]
  409cbc:	ldr	x1, [sp, #560]
  409cc0:	ldr	x0, [sp, #568]
  409cc4:	orr	x0, x1, x0
  409cc8:	cmp	x0, #0x0
  409ccc:	b.eq	409e48 <ferror@plt+0x87d8>  // b.none
  409cd0:	mov	x0, #0x1                   	// #1
  409cd4:	str	x0, [sp, #568]
  409cd8:	str	xzr, [sp, #560]
  409cdc:	ldr	x0, [sp, #568]
  409ce0:	and	x0, x0, #0x7
  409ce4:	cmp	x0, #0x0
  409ce8:	b.eq	409e30 <ferror@plt+0x87c0>  // b.none
  409cec:	ldr	w0, [sp, #596]
  409cf0:	orr	w0, w0, #0x10
  409cf4:	str	w0, [sp, #596]
  409cf8:	ldr	x0, [sp, #488]
  409cfc:	and	x0, x0, #0xc00000
  409d00:	cmp	x0, #0xc00, lsl #12
  409d04:	b.eq	409e38 <ferror@plt+0x87c8>  // b.none
  409d08:	cmp	x0, #0xc00, lsl #12
  409d0c:	b.hi	409e3c <ferror@plt+0x87cc>  // b.pmore
  409d10:	cmp	x0, #0x800, lsl #12
  409d14:	b.eq	409dd8 <ferror@plt+0x8768>  // b.none
  409d18:	cmp	x0, #0x800, lsl #12
  409d1c:	b.hi	409e3c <ferror@plt+0x87cc>  // b.pmore
  409d20:	cmp	x0, #0x0
  409d24:	b.eq	409d34 <ferror@plt+0x86c4>  // b.none
  409d28:	cmp	x0, #0x400, lsl #12
  409d2c:	b.eq	409d80 <ferror@plt+0x8710>  // b.none
  409d30:	b	409e3c <ferror@plt+0x87cc>
  409d34:	ldr	x0, [sp, #568]
  409d38:	and	x0, x0, #0xf
  409d3c:	cmp	x0, #0x4
  409d40:	b.eq	409e38 <ferror@plt+0x87c8>  // b.none
  409d44:	ldr	x0, [sp, #568]
  409d48:	add	x0, x0, #0x4
  409d4c:	str	x0, [sp, #192]
  409d50:	ldr	x1, [sp, #192]
  409d54:	ldr	x0, [sp, #568]
  409d58:	cmp	x1, x0
  409d5c:	cset	w0, cc  // cc = lo, ul, last
  409d60:	and	w0, w0, #0xff
  409d64:	and	x0, x0, #0xff
  409d68:	ldr	x1, [sp, #560]
  409d6c:	add	x0, x1, x0
  409d70:	str	x0, [sp, #560]
  409d74:	ldr	x0, [sp, #192]
  409d78:	str	x0, [sp, #568]
  409d7c:	b	409e38 <ferror@plt+0x87c8>
  409d80:	ldr	x0, [sp, #656]
  409d84:	cmp	x0, #0x0
  409d88:	b.ne	409e38 <ferror@plt+0x87c8>  // b.any
  409d8c:	ldr	x0, [sp, #568]
  409d90:	and	x0, x0, #0x7
  409d94:	cmp	x0, #0x0
  409d98:	b.eq	409e38 <ferror@plt+0x87c8>  // b.none
  409d9c:	ldr	x0, [sp, #568]
  409da0:	add	x0, x0, #0x8
  409da4:	str	x0, [sp, #200]
  409da8:	ldr	x1, [sp, #200]
  409dac:	ldr	x0, [sp, #568]
  409db0:	cmp	x1, x0
  409db4:	cset	w0, cc  // cc = lo, ul, last
  409db8:	and	w0, w0, #0xff
  409dbc:	and	x0, x0, #0xff
  409dc0:	ldr	x1, [sp, #560]
  409dc4:	add	x0, x1, x0
  409dc8:	str	x0, [sp, #560]
  409dcc:	ldr	x0, [sp, #200]
  409dd0:	str	x0, [sp, #568]
  409dd4:	b	409e38 <ferror@plt+0x87c8>
  409dd8:	ldr	x0, [sp, #656]
  409ddc:	cmp	x0, #0x0
  409de0:	b.eq	409e38 <ferror@plt+0x87c8>  // b.none
  409de4:	ldr	x0, [sp, #568]
  409de8:	and	x0, x0, #0x7
  409dec:	cmp	x0, #0x0
  409df0:	b.eq	409e38 <ferror@plt+0x87c8>  // b.none
  409df4:	ldr	x0, [sp, #568]
  409df8:	add	x0, x0, #0x8
  409dfc:	str	x0, [sp, #208]
  409e00:	ldr	x1, [sp, #208]
  409e04:	ldr	x0, [sp, #568]
  409e08:	cmp	x1, x0
  409e0c:	cset	w0, cc  // cc = lo, ul, last
  409e10:	and	w0, w0, #0xff
  409e14:	and	x0, x0, #0xff
  409e18:	ldr	x1, [sp, #560]
  409e1c:	add	x0, x1, x0
  409e20:	str	x0, [sp, #560]
  409e24:	ldr	x0, [sp, #208]
  409e28:	str	x0, [sp, #568]
  409e2c:	b	409e38 <ferror@plt+0x87c8>
  409e30:	nop
  409e34:	b	409e3c <ferror@plt+0x87cc>
  409e38:	nop
  409e3c:	ldr	x0, [sp, #568]
  409e40:	lsr	x0, x0, #3
  409e44:	str	x0, [sp, #568]
  409e48:	ldr	w0, [sp, #596]
  409e4c:	orr	w0, w0, #0x8
  409e50:	str	w0, [sp, #596]
  409e54:	b	409e90 <ferror@plt+0x8820>
  409e58:	str	xzr, [sp, #576]
  409e5c:	str	xzr, [sp, #568]
  409e60:	str	xzr, [sp, #560]
  409e64:	b	409e90 <ferror@plt+0x8820>
  409e68:	mov	x0, #0x7fff                	// #32767
  409e6c:	str	x0, [sp, #576]
  409e70:	str	xzr, [sp, #568]
  409e74:	str	xzr, [sp, #560]
  409e78:	b	409e90 <ferror@plt+0x8820>
  409e7c:	mov	x0, #0x7fff                	// #32767
  409e80:	str	x0, [sp, #576]
  409e84:	ldr	x0, [sp, #560]
  409e88:	orr	x0, x0, #0x800000000000
  409e8c:	str	x0, [sp, #560]
  409e90:	nop
  409e94:	ldr	x0, [sp, #568]
  409e98:	str	x0, [sp, #80]
  409e9c:	ldr	x0, [sp, #560]
  409ea0:	and	x1, x0, #0xffffffffffff
  409ea4:	ldr	x0, [sp, #88]
  409ea8:	bfxil	x0, x1, #0, #48
  409eac:	str	x0, [sp, #88]
  409eb0:	ldr	x0, [sp, #576]
  409eb4:	and	w0, w0, #0x7fff
  409eb8:	and	w1, w0, #0xffff
  409ebc:	ldrh	w0, [sp, #94]
  409ec0:	bfxil	w0, w1, #0, #15
  409ec4:	strh	w0, [sp, #94]
  409ec8:	ldr	x0, [sp, #656]
  409ecc:	and	w0, w0, #0x1
  409ed0:	and	w1, w0, #0xff
  409ed4:	ldrb	w0, [sp, #95]
  409ed8:	bfi	w0, w1, #7, #1
  409edc:	strb	w0, [sp, #95]
  409ee0:	ldr	q0, [sp, #80]
  409ee4:	str	q0, [sp, #128]
  409ee8:	ldrsw	x0, [sp, #596]
  409eec:	cmp	x0, #0x0
  409ef0:	b.eq	409efc <ferror@plt+0x888c>  // b.none
  409ef4:	ldr	w0, [sp, #596]
  409ef8:	bl	40a6c8 <ferror@plt+0x9058>
  409efc:	ldr	q0, [sp, #128]
  409f00:	ldp	x29, x30, [sp]
  409f04:	add	sp, sp, #0x2a0
  409f08:	ret
  409f0c:	sub	sp, sp, #0x60
  409f10:	str	w0, [sp, #12]
  409f14:	ldr	w0, [sp, #12]
  409f18:	cmp	w0, #0x0
  409f1c:	b.eq	40a024 <ferror@plt+0x89b4>  // b.none
  409f20:	ldr	w0, [sp, #12]
  409f24:	str	w0, [sp, #36]
  409f28:	ldr	w0, [sp, #12]
  409f2c:	lsr	w0, w0, #31
  409f30:	and	w0, w0, #0xff
  409f34:	and	x0, x0, #0xff
  409f38:	str	x0, [sp, #40]
  409f3c:	ldr	x0, [sp, #40]
  409f40:	cmp	x0, #0x0
  409f44:	b.eq	409f54 <ferror@plt+0x88e4>  // b.none
  409f48:	ldr	w0, [sp, #36]
  409f4c:	neg	w0, w0
  409f50:	str	w0, [sp, #36]
  409f54:	ldr	w0, [sp, #36]
  409f58:	clz	x0, x0
  409f5c:	str	w0, [sp, #52]
  409f60:	mov	w1, #0x403e                	// #16446
  409f64:	ldr	w0, [sp, #52]
  409f68:	sub	w0, w1, w0
  409f6c:	sxtw	x0, w0
  409f70:	str	x0, [sp, #56]
  409f74:	ldr	w0, [sp, #36]
  409f78:	str	x0, [sp, #64]
  409f7c:	str	xzr, [sp, #72]
  409f80:	mov	x1, #0x406f                	// #16495
  409f84:	ldr	x0, [sp, #56]
  409f88:	sub	x0, x1, x0
  409f8c:	cmp	x0, #0x0
  409f90:	b.le	40a034 <ferror@plt+0x89c4>
  409f94:	mov	x1, #0x406f                	// #16495
  409f98:	ldr	x0, [sp, #56]
  409f9c:	sub	x0, x1, x0
  409fa0:	cmp	x0, #0x3f
  409fa4:	b.gt	40a000 <ferror@plt+0x8990>
  409fa8:	ldr	x0, [sp, #56]
  409fac:	mov	w1, w0
  409fb0:	mov	w0, #0x406f                	// #16495
  409fb4:	sub	w0, w0, w1
  409fb8:	ldr	x1, [sp, #72]
  409fbc:	lsl	x1, x1, x0
  409fc0:	ldr	x0, [sp, #56]
  409fc4:	mov	w2, w0
  409fc8:	mov	w0, #0xffffbfd1            	// #-16431
  409fcc:	add	w0, w2, w0
  409fd0:	ldr	x2, [sp, #64]
  409fd4:	lsr	x0, x2, x0
  409fd8:	orr	x0, x1, x0
  409fdc:	str	x0, [sp, #72]
  409fe0:	ldr	x0, [sp, #56]
  409fe4:	mov	w1, w0
  409fe8:	mov	w0, #0x406f                	// #16495
  409fec:	sub	w0, w0, w1
  409ff0:	ldr	x1, [sp, #64]
  409ff4:	lsl	x0, x1, x0
  409ff8:	str	x0, [sp, #64]
  409ffc:	b	40a034 <ferror@plt+0x89c4>
  40a000:	ldr	x0, [sp, #56]
  40a004:	mov	w1, w0
  40a008:	mov	w0, #0x402f                	// #16431
  40a00c:	sub	w0, w0, w1
  40a010:	ldr	x1, [sp, #64]
  40a014:	lsl	x0, x1, x0
  40a018:	str	x0, [sp, #72]
  40a01c:	str	xzr, [sp, #64]
  40a020:	b	40a034 <ferror@plt+0x89c4>
  40a024:	str	xzr, [sp, #40]
  40a028:	str	xzr, [sp, #56]
  40a02c:	str	xzr, [sp, #64]
  40a030:	str	xzr, [sp, #72]
  40a034:	ldr	x0, [sp, #64]
  40a038:	str	x0, [sp, #16]
  40a03c:	ldr	x0, [sp, #72]
  40a040:	and	x1, x0, #0xffffffffffff
  40a044:	ldr	x0, [sp, #24]
  40a048:	bfxil	x0, x1, #0, #48
  40a04c:	str	x0, [sp, #24]
  40a050:	ldr	x0, [sp, #56]
  40a054:	and	w0, w0, #0x7fff
  40a058:	and	w1, w0, #0xffff
  40a05c:	ldrh	w0, [sp, #30]
  40a060:	bfxil	w0, w1, #0, #15
  40a064:	strh	w0, [sp, #30]
  40a068:	ldr	x0, [sp, #40]
  40a06c:	and	w0, w0, #0x1
  40a070:	and	w1, w0, #0xff
  40a074:	ldrb	w0, [sp, #31]
  40a078:	bfi	w0, w1, #7, #1
  40a07c:	strb	w0, [sp, #31]
  40a080:	ldr	q0, [sp, #16]
  40a084:	str	q0, [sp, #80]
  40a088:	ldr	q0, [sp, #80]
  40a08c:	add	sp, sp, #0x60
  40a090:	ret
  40a094:	stp	x29, x30, [sp, #-160]!
  40a098:	mov	x29, sp
  40a09c:	str	q0, [sp, #16]
  40a0a0:	str	wzr, [sp, #132]
  40a0a4:	str	xzr, [sp, #120]
  40a0a8:	mrs	x0, fpcr
  40a0ac:	str	x0, [sp, #120]
  40a0b0:	ldr	q0, [sp, #16]
  40a0b4:	str	q0, [sp, #48]
  40a0b8:	ldr	x0, [sp, #48]
  40a0bc:	str	x0, [sp, #144]
  40a0c0:	ldr	x0, [sp, #56]
  40a0c4:	ubfx	x0, x0, #0, #48
  40a0c8:	str	x0, [sp, #112]
  40a0cc:	ldrh	w0, [sp, #62]
  40a0d0:	ubfx	x0, x0, #0, #15
  40a0d4:	and	w0, w0, #0xffff
  40a0d8:	and	x0, x0, #0xffff
  40a0dc:	str	x0, [sp, #104]
  40a0e0:	ldrb	w0, [sp, #63]
  40a0e4:	ubfx	x0, x0, #7, #1
  40a0e8:	and	w0, w0, #0xff
  40a0ec:	and	x0, x0, #0xff
  40a0f0:	str	x0, [sp, #96]
  40a0f4:	ldr	x0, [sp, #112]
  40a0f8:	lsl	x1, x0, #3
  40a0fc:	ldr	x0, [sp, #144]
  40a100:	lsr	x0, x0, #61
  40a104:	orr	x0, x1, x0
  40a108:	str	x0, [sp, #112]
  40a10c:	ldr	x0, [sp, #144]
  40a110:	lsl	x0, x0, #3
  40a114:	str	x0, [sp, #144]
  40a118:	ldr	x0, [sp, #96]
  40a11c:	str	x0, [sp, #88]
  40a120:	ldr	x0, [sp, #104]
  40a124:	add	x0, x0, #0x1
  40a128:	and	x0, x0, #0x7ffe
  40a12c:	cmp	x0, #0x0
  40a130:	b.eq	40a354 <ferror@plt+0x8ce4>  // b.none
  40a134:	ldr	x1, [sp, #104]
  40a138:	mov	x0, #0xffffffffffffc400    	// #-15360
  40a13c:	add	x0, x1, x0
  40a140:	str	x0, [sp, #136]
  40a144:	ldr	x0, [sp, #136]
  40a148:	cmp	x0, #0x7fe
  40a14c:	b.le	40a1d4 <ferror@plt+0x8b64>
  40a150:	ldr	x0, [sp, #120]
  40a154:	and	x0, x0, #0xc00000
  40a158:	cmp	x0, #0x0
  40a15c:	b.eq	40a198 <ferror@plt+0x8b28>  // b.none
  40a160:	ldr	x0, [sp, #120]
  40a164:	and	x0, x0, #0xc00000
  40a168:	cmp	x0, #0x400, lsl #12
  40a16c:	b.ne	40a17c <ferror@plt+0x8b0c>  // b.any
  40a170:	ldr	x0, [sp, #88]
  40a174:	cmp	x0, #0x0
  40a178:	b.eq	40a198 <ferror@plt+0x8b28>  // b.none
  40a17c:	ldr	x0, [sp, #120]
  40a180:	and	x0, x0, #0xc00000
  40a184:	cmp	x0, #0x800, lsl #12
  40a188:	b.ne	40a1a8 <ferror@plt+0x8b38>  // b.any
  40a18c:	ldr	x0, [sp, #88]
  40a190:	cmp	x0, #0x0
  40a194:	b.eq	40a1a8 <ferror@plt+0x8b38>  // b.none
  40a198:	mov	x0, #0x7ff                 	// #2047
  40a19c:	str	x0, [sp, #136]
  40a1a0:	str	xzr, [sp, #152]
  40a1a4:	b	40a1b8 <ferror@plt+0x8b48>
  40a1a8:	mov	x0, #0x7fe                 	// #2046
  40a1ac:	str	x0, [sp, #136]
  40a1b0:	mov	x0, #0xffffffffffffffff    	// #-1
  40a1b4:	str	x0, [sp, #152]
  40a1b8:	ldr	w0, [sp, #132]
  40a1bc:	orr	w0, w0, #0x10
  40a1c0:	str	w0, [sp, #132]
  40a1c4:	ldr	w0, [sp, #132]
  40a1c8:	orr	w0, w0, #0x4
  40a1cc:	str	w0, [sp, #132]
  40a1d0:	b	40a43c <ferror@plt+0x8dcc>
  40a1d4:	ldr	x0, [sp, #136]
  40a1d8:	cmp	x0, #0x0
  40a1dc:	b.gt	40a308 <ferror@plt+0x8c98>
  40a1e0:	ldr	x0, [sp, #136]
  40a1e4:	cmn	x0, #0x34
  40a1e8:	b.ge	40a204 <ferror@plt+0x8b94>  // b.tcont
  40a1ec:	str	xzr, [sp, #144]
  40a1f0:	str	xzr, [sp, #112]
  40a1f4:	ldr	x0, [sp, #144]
  40a1f8:	orr	x0, x0, #0x1
  40a1fc:	str	x0, [sp, #144]
  40a200:	b	40a300 <ferror@plt+0x8c90>
  40a204:	ldr	x0, [sp, #112]
  40a208:	orr	x0, x0, #0x8000000000000
  40a20c:	str	x0, [sp, #112]
  40a210:	mov	x1, #0x3d                  	// #61
  40a214:	ldr	x0, [sp, #136]
  40a218:	sub	x0, x1, x0
  40a21c:	cmp	x0, #0x3f
  40a220:	b.gt	40a298 <ferror@plt+0x8c28>
  40a224:	ldr	x0, [sp, #136]
  40a228:	add	w0, w0, #0x3
  40a22c:	ldr	x1, [sp, #112]
  40a230:	lsl	x1, x1, x0
  40a234:	ldr	x0, [sp, #136]
  40a238:	mov	w2, w0
  40a23c:	mov	w0, #0x3d                  	// #61
  40a240:	sub	w0, w0, w2
  40a244:	ldr	x2, [sp, #144]
  40a248:	lsr	x0, x2, x0
  40a24c:	orr	x1, x1, x0
  40a250:	ldr	x0, [sp, #136]
  40a254:	add	w0, w0, #0x3
  40a258:	ldr	x2, [sp, #144]
  40a25c:	lsl	x0, x2, x0
  40a260:	cmp	x0, #0x0
  40a264:	cset	w0, ne  // ne = any
  40a268:	and	w0, w0, #0xff
  40a26c:	sxtw	x0, w0
  40a270:	orr	x0, x1, x0
  40a274:	str	x0, [sp, #144]
  40a278:	ldr	x0, [sp, #136]
  40a27c:	mov	w1, w0
  40a280:	mov	w0, #0x3d                  	// #61
  40a284:	sub	w0, w0, w1
  40a288:	ldr	x1, [sp, #112]
  40a28c:	lsr	x0, x1, x0
  40a290:	str	x0, [sp, #112]
  40a294:	b	40a300 <ferror@plt+0x8c90>
  40a298:	ldr	x0, [sp, #136]
  40a29c:	mov	w1, w0
  40a2a0:	mov	w0, #0xfffffffd            	// #-3
  40a2a4:	sub	w0, w0, w1
  40a2a8:	ldr	x1, [sp, #112]
  40a2ac:	lsr	x1, x1, x0
  40a2b0:	mov	x2, #0x3d                  	// #61
  40a2b4:	ldr	x0, [sp, #136]
  40a2b8:	sub	x0, x2, x0
  40a2bc:	cmp	x0, #0x40
  40a2c0:	b.eq	40a2d8 <ferror@plt+0x8c68>  // b.none
  40a2c4:	ldr	x0, [sp, #136]
  40a2c8:	add	w0, w0, #0x43
  40a2cc:	ldr	x2, [sp, #112]
  40a2d0:	lsl	x0, x2, x0
  40a2d4:	b	40a2dc <ferror@plt+0x8c6c>
  40a2d8:	mov	x0, #0x0                   	// #0
  40a2dc:	ldr	x2, [sp, #144]
  40a2e0:	orr	x0, x0, x2
  40a2e4:	cmp	x0, #0x0
  40a2e8:	cset	w0, ne  // ne = any
  40a2ec:	and	w0, w0, #0xff
  40a2f0:	and	x0, x0, #0xff
  40a2f4:	orr	x0, x1, x0
  40a2f8:	str	x0, [sp, #144]
  40a2fc:	str	xzr, [sp, #112]
  40a300:	str	xzr, [sp, #136]
  40a304:	b	40a348 <ferror@plt+0x8cd8>
  40a308:	ldr	x0, [sp, #112]
  40a30c:	lsl	x1, x0, #4
  40a310:	ldr	x0, [sp, #144]
  40a314:	lsr	x0, x0, #60
  40a318:	orr	x1, x1, x0
  40a31c:	ldr	x0, [sp, #144]
  40a320:	lsl	x0, x0, #4
  40a324:	cmp	x0, #0x0
  40a328:	cset	w0, ne  // ne = any
  40a32c:	and	w0, w0, #0xff
  40a330:	sxtw	x0, w0
  40a334:	orr	x0, x1, x0
  40a338:	str	x0, [sp, #144]
  40a33c:	ldr	x0, [sp, #112]
  40a340:	lsr	x0, x0, #60
  40a344:	str	x0, [sp, #112]
  40a348:	ldr	x0, [sp, #144]
  40a34c:	str	x0, [sp, #152]
  40a350:	b	40a43c <ferror@plt+0x8dcc>
  40a354:	ldr	x0, [sp, #104]
  40a358:	cmp	x0, #0x0
  40a35c:	b.ne	40a394 <ferror@plt+0x8d24>  // b.any
  40a360:	str	xzr, [sp, #136]
  40a364:	ldr	x1, [sp, #112]
  40a368:	ldr	x0, [sp, #144]
  40a36c:	orr	x0, x1, x0
  40a370:	cmp	x0, #0x0
  40a374:	b.ne	40a380 <ferror@plt+0x8d10>  // b.any
  40a378:	str	xzr, [sp, #152]
  40a37c:	b	40a43c <ferror@plt+0x8dcc>
  40a380:	str	xzr, [sp, #152]
  40a384:	ldr	x0, [sp, #152]
  40a388:	orr	x0, x0, #0x1
  40a38c:	str	x0, [sp, #152]
  40a390:	b	40a43c <ferror@plt+0x8dcc>
  40a394:	mov	x0, #0x7ff                 	// #2047
  40a398:	str	x0, [sp, #136]
  40a39c:	ldr	x1, [sp, #112]
  40a3a0:	ldr	x0, [sp, #144]
  40a3a4:	orr	x0, x1, x0
  40a3a8:	cmp	x0, #0x0
  40a3ac:	b.ne	40a3b8 <ferror@plt+0x8d48>  // b.any
  40a3b0:	str	xzr, [sp, #152]
  40a3b4:	b	40a43c <ferror@plt+0x8dcc>
  40a3b8:	ldr	x1, [sp, #104]
  40a3bc:	mov	x0, #0x7fff                	// #32767
  40a3c0:	cmp	x1, x0
  40a3c4:	b.ne	40a3f8 <ferror@plt+0x8d88>  // b.any
  40a3c8:	ldr	x1, [sp, #112]
  40a3cc:	ldr	x0, [sp, #144]
  40a3d0:	orr	x0, x1, x0
  40a3d4:	cmp	x0, #0x0
  40a3d8:	b.eq	40a3f8 <ferror@plt+0x8d88>  // b.none
  40a3dc:	ldr	x0, [sp, #112]
  40a3e0:	and	x0, x0, #0x4000000000000
  40a3e4:	cmp	x0, #0x0
  40a3e8:	b.ne	40a3f8 <ferror@plt+0x8d88>  // b.any
  40a3ec:	ldr	w0, [sp, #132]
  40a3f0:	orr	w0, w0, #0x1
  40a3f4:	str	w0, [sp, #132]
  40a3f8:	ldr	x0, [sp, #144]
  40a3fc:	lsr	x1, x0, #60
  40a400:	ldr	x0, [sp, #112]
  40a404:	lsl	x0, x0, #4
  40a408:	orr	x0, x1, x0
  40a40c:	str	x0, [sp, #144]
  40a410:	ldr	x0, [sp, #112]
  40a414:	lsr	x0, x0, #60
  40a418:	str	x0, [sp, #112]
  40a41c:	ldr	x0, [sp, #144]
  40a420:	str	x0, [sp, #152]
  40a424:	ldr	x0, [sp, #152]
  40a428:	and	x0, x0, #0xfffffffffffffff8
  40a42c:	str	x0, [sp, #152]
  40a430:	ldr	x0, [sp, #152]
  40a434:	orr	x0, x0, #0x40000000000000
  40a438:	str	x0, [sp, #152]
  40a43c:	ldr	x0, [sp, #136]
  40a440:	cmp	x0, #0x0
  40a444:	b.ne	40a45c <ferror@plt+0x8dec>  // b.any
  40a448:	ldr	x0, [sp, #152]
  40a44c:	cmp	x0, #0x0
  40a450:	b.eq	40a45c <ferror@plt+0x8dec>  // b.none
  40a454:	mov	w0, #0x1                   	// #1
  40a458:	b	40a460 <ferror@plt+0x8df0>
  40a45c:	mov	w0, #0x0                   	// #0
  40a460:	str	w0, [sp, #84]
  40a464:	ldr	x0, [sp, #152]
  40a468:	and	x0, x0, #0x7
  40a46c:	cmp	x0, #0x0
  40a470:	b.eq	40a534 <ferror@plt+0x8ec4>  // b.none
  40a474:	ldr	w0, [sp, #132]
  40a478:	orr	w0, w0, #0x10
  40a47c:	str	w0, [sp, #132]
  40a480:	ldr	x0, [sp, #120]
  40a484:	and	x0, x0, #0xc00000
  40a488:	cmp	x0, #0xc00, lsl #12
  40a48c:	b.eq	40a53c <ferror@plt+0x8ecc>  // b.none
  40a490:	cmp	x0, #0xc00, lsl #12
  40a494:	b.hi	40a540 <ferror@plt+0x8ed0>  // b.pmore
  40a498:	cmp	x0, #0x800, lsl #12
  40a49c:	b.eq	40a508 <ferror@plt+0x8e98>  // b.none
  40a4a0:	cmp	x0, #0x800, lsl #12
  40a4a4:	b.hi	40a540 <ferror@plt+0x8ed0>  // b.pmore
  40a4a8:	cmp	x0, #0x0
  40a4ac:	b.eq	40a4bc <ferror@plt+0x8e4c>  // b.none
  40a4b0:	cmp	x0, #0x400, lsl #12
  40a4b4:	b.eq	40a4dc <ferror@plt+0x8e6c>  // b.none
  40a4b8:	b	40a540 <ferror@plt+0x8ed0>
  40a4bc:	ldr	x0, [sp, #152]
  40a4c0:	and	x0, x0, #0xf
  40a4c4:	cmp	x0, #0x4
  40a4c8:	b.eq	40a53c <ferror@plt+0x8ecc>  // b.none
  40a4cc:	ldr	x0, [sp, #152]
  40a4d0:	add	x0, x0, #0x4
  40a4d4:	str	x0, [sp, #152]
  40a4d8:	b	40a53c <ferror@plt+0x8ecc>
  40a4dc:	ldr	x0, [sp, #88]
  40a4e0:	cmp	x0, #0x0
  40a4e4:	b.ne	40a53c <ferror@plt+0x8ecc>  // b.any
  40a4e8:	ldr	x0, [sp, #152]
  40a4ec:	and	x0, x0, #0x7
  40a4f0:	cmp	x0, #0x0
  40a4f4:	b.eq	40a53c <ferror@plt+0x8ecc>  // b.none
  40a4f8:	ldr	x0, [sp, #152]
  40a4fc:	add	x0, x0, #0x8
  40a500:	str	x0, [sp, #152]
  40a504:	b	40a53c <ferror@plt+0x8ecc>
  40a508:	ldr	x0, [sp, #88]
  40a50c:	cmp	x0, #0x0
  40a510:	b.eq	40a53c <ferror@plt+0x8ecc>  // b.none
  40a514:	ldr	x0, [sp, #152]
  40a518:	and	x0, x0, #0x7
  40a51c:	cmp	x0, #0x0
  40a520:	b.eq	40a53c <ferror@plt+0x8ecc>  // b.none
  40a524:	ldr	x0, [sp, #152]
  40a528:	add	x0, x0, #0x8
  40a52c:	str	x0, [sp, #152]
  40a530:	b	40a53c <ferror@plt+0x8ecc>
  40a534:	nop
  40a538:	b	40a540 <ferror@plt+0x8ed0>
  40a53c:	nop
  40a540:	ldr	w0, [sp, #84]
  40a544:	cmp	w0, #0x0
  40a548:	b.eq	40a578 <ferror@plt+0x8f08>  // b.none
  40a54c:	ldr	w0, [sp, #132]
  40a550:	and	w0, w0, #0x10
  40a554:	cmp	w0, #0x0
  40a558:	b.ne	40a56c <ferror@plt+0x8efc>  // b.any
  40a55c:	ldr	x0, [sp, #120]
  40a560:	and	x0, x0, #0x800
  40a564:	cmp	x0, #0x0
  40a568:	b.eq	40a578 <ferror@plt+0x8f08>  // b.none
  40a56c:	ldr	w0, [sp, #132]
  40a570:	orr	w0, w0, #0x8
  40a574:	str	w0, [sp, #132]
  40a578:	ldr	x0, [sp, #152]
  40a57c:	and	x0, x0, #0x80000000000000
  40a580:	cmp	x0, #0x0
  40a584:	b.eq	40a62c <ferror@plt+0x8fbc>  // b.none
  40a588:	ldr	x0, [sp, #152]
  40a58c:	and	x0, x0, #0xff7fffffffffffff
  40a590:	str	x0, [sp, #152]
  40a594:	ldr	x0, [sp, #136]
  40a598:	add	x0, x0, #0x1
  40a59c:	str	x0, [sp, #136]
  40a5a0:	ldr	x0, [sp, #136]
  40a5a4:	cmp	x0, #0x7ff
  40a5a8:	b.ne	40a62c <ferror@plt+0x8fbc>  // b.any
  40a5ac:	ldr	x0, [sp, #120]
  40a5b0:	and	x0, x0, #0xc00000
  40a5b4:	cmp	x0, #0x0
  40a5b8:	b.eq	40a5f4 <ferror@plt+0x8f84>  // b.none
  40a5bc:	ldr	x0, [sp, #120]
  40a5c0:	and	x0, x0, #0xc00000
  40a5c4:	cmp	x0, #0x400, lsl #12
  40a5c8:	b.ne	40a5d8 <ferror@plt+0x8f68>  // b.any
  40a5cc:	ldr	x0, [sp, #88]
  40a5d0:	cmp	x0, #0x0
  40a5d4:	b.eq	40a5f4 <ferror@plt+0x8f84>  // b.none
  40a5d8:	ldr	x0, [sp, #120]
  40a5dc:	and	x0, x0, #0xc00000
  40a5e0:	cmp	x0, #0x800, lsl #12
  40a5e4:	b.ne	40a604 <ferror@plt+0x8f94>  // b.any
  40a5e8:	ldr	x0, [sp, #88]
  40a5ec:	cmp	x0, #0x0
  40a5f0:	b.eq	40a604 <ferror@plt+0x8f94>  // b.none
  40a5f4:	mov	x0, #0x7ff                 	// #2047
  40a5f8:	str	x0, [sp, #136]
  40a5fc:	str	xzr, [sp, #152]
  40a600:	b	40a614 <ferror@plt+0x8fa4>
  40a604:	mov	x0, #0x7fe                 	// #2046
  40a608:	str	x0, [sp, #136]
  40a60c:	mov	x0, #0xffffffffffffffff    	// #-1
  40a610:	str	x0, [sp, #152]
  40a614:	ldr	w0, [sp, #132]
  40a618:	orr	w0, w0, #0x10
  40a61c:	str	w0, [sp, #132]
  40a620:	ldr	w0, [sp, #132]
  40a624:	orr	w0, w0, #0x4
  40a628:	str	w0, [sp, #132]
  40a62c:	ldr	x0, [sp, #152]
  40a630:	lsr	x0, x0, #3
  40a634:	str	x0, [sp, #152]
  40a638:	ldr	x0, [sp, #136]
  40a63c:	cmp	x0, #0x7ff
  40a640:	b.ne	40a65c <ferror@plt+0x8fec>  // b.any
  40a644:	ldr	x0, [sp, #152]
  40a648:	cmp	x0, #0x0
  40a64c:	b.eq	40a65c <ferror@plt+0x8fec>  // b.none
  40a650:	ldr	x0, [sp, #152]
  40a654:	orr	x0, x0, #0x8000000000000
  40a658:	str	x0, [sp, #152]
  40a65c:	ldr	x0, [sp, #152]
  40a660:	and	x1, x0, #0xfffffffffffff
  40a664:	ldr	x0, [sp, #40]
  40a668:	bfxil	x0, x1, #0, #52
  40a66c:	str	x0, [sp, #40]
  40a670:	ldr	x0, [sp, #136]
  40a674:	and	w0, w0, #0x7ff
  40a678:	and	w1, w0, #0xffff
  40a67c:	ldrh	w0, [sp, #46]
  40a680:	bfi	w0, w1, #4, #11
  40a684:	strh	w0, [sp, #46]
  40a688:	ldr	x0, [sp, #88]
  40a68c:	and	w0, w0, #0x1
  40a690:	and	w1, w0, #0xff
  40a694:	ldrb	w0, [sp, #47]
  40a698:	bfi	w0, w1, #7, #1
  40a69c:	strb	w0, [sp, #47]
  40a6a0:	ldr	d0, [sp, #40]
  40a6a4:	str	d0, [sp, #72]
  40a6a8:	ldrsw	x0, [sp, #132]
  40a6ac:	cmp	x0, #0x0
  40a6b0:	b.eq	40a6bc <ferror@plt+0x904c>  // b.none
  40a6b4:	ldr	w0, [sp, #132]
  40a6b8:	bl	40a6c8 <ferror@plt+0x9058>
  40a6bc:	ldr	d0, [sp, #72]
  40a6c0:	ldp	x29, x30, [sp], #160
  40a6c4:	ret
  40a6c8:	sub	sp, sp, #0x30
  40a6cc:	str	w0, [sp, #12]
  40a6d0:	mov	w0, #0x7f7fffff            	// #2139095039
  40a6d4:	fmov	s0, w0
  40a6d8:	str	s0, [sp, #44]
  40a6dc:	movi	v0.2s, #0x80, lsl #16
  40a6e0:	str	s0, [sp, #40]
  40a6e4:	mov	w0, #0xc5ae                	// #50606
  40a6e8:	movk	w0, #0x749d, lsl #16
  40a6ec:	fmov	s0, w0
  40a6f0:	str	s0, [sp, #36]
  40a6f4:	str	wzr, [sp, #32]
  40a6f8:	fmov	s0, #1.000000000000000000e+00
  40a6fc:	str	s0, [sp, #28]
  40a700:	ldr	w0, [sp, #12]
  40a704:	and	w0, w0, #0x1
  40a708:	cmp	w0, #0x0
  40a70c:	b.eq	40a720 <ferror@plt+0x90b0>  // b.none
  40a710:	ldr	s1, [sp, #32]
  40a714:	fdiv	s0, s1, s1
  40a718:	mrs	x0, fpsr
  40a71c:	str	w0, [sp, #24]
  40a720:	ldr	w0, [sp, #12]
  40a724:	and	w0, w0, #0x2
  40a728:	cmp	w0, #0x0
  40a72c:	b.eq	40a744 <ferror@plt+0x90d4>  // b.none
  40a730:	ldr	s1, [sp, #28]
  40a734:	ldr	s2, [sp, #32]
  40a738:	fdiv	s0, s1, s2
  40a73c:	mrs	x0, fpsr
  40a740:	str	w0, [sp, #24]
  40a744:	ldr	w0, [sp, #12]
  40a748:	and	w0, w0, #0x4
  40a74c:	cmp	w0, #0x0
  40a750:	b.eq	40a768 <ferror@plt+0x90f8>  // b.none
  40a754:	ldr	s1, [sp, #44]
  40a758:	ldr	s2, [sp, #36]
  40a75c:	fadd	s0, s1, s2
  40a760:	mrs	x0, fpsr
  40a764:	str	w0, [sp, #24]
  40a768:	ldr	w0, [sp, #12]
  40a76c:	and	w0, w0, #0x8
  40a770:	cmp	w0, #0x0
  40a774:	b.eq	40a788 <ferror@plt+0x9118>  // b.none
  40a778:	ldr	s1, [sp, #40]
  40a77c:	fmul	s0, s1, s1
  40a780:	mrs	x0, fpsr
  40a784:	str	w0, [sp, #24]
  40a788:	ldr	w0, [sp, #12]
  40a78c:	and	w0, w0, #0x10
  40a790:	cmp	w0, #0x0
  40a794:	b.eq	40a7ac <ferror@plt+0x913c>  // b.none
  40a798:	ldr	s1, [sp, #44]
  40a79c:	ldr	s2, [sp, #28]
  40a7a0:	fsub	s0, s1, s2
  40a7a4:	mrs	x0, fpsr
  40a7a8:	str	w0, [sp, #24]
  40a7ac:	nop
  40a7b0:	add	sp, sp, #0x30
  40a7b4:	ret
  40a7b8:	stp	x29, x30, [sp, #-64]!
  40a7bc:	mov	x29, sp
  40a7c0:	stp	x19, x20, [sp, #16]
  40a7c4:	adrp	x20, 41c000 <ferror@plt+0x1a990>
  40a7c8:	add	x20, x20, #0xdd0
  40a7cc:	stp	x21, x22, [sp, #32]
  40a7d0:	adrp	x21, 41c000 <ferror@plt+0x1a990>
  40a7d4:	add	x21, x21, #0xdc8
  40a7d8:	sub	x20, x20, x21
  40a7dc:	mov	w22, w0
  40a7e0:	stp	x23, x24, [sp, #48]
  40a7e4:	mov	x23, x1
  40a7e8:	mov	x24, x2
  40a7ec:	bl	4013b0 <_exit@plt-0x40>
  40a7f0:	cmp	xzr, x20, asr #3
  40a7f4:	b.eq	40a820 <ferror@plt+0x91b0>  // b.none
  40a7f8:	asr	x20, x20, #3
  40a7fc:	mov	x19, #0x0                   	// #0
  40a800:	ldr	x3, [x21, x19, lsl #3]
  40a804:	mov	x2, x24
  40a808:	add	x19, x19, #0x1
  40a80c:	mov	x1, x23
  40a810:	mov	w0, w22
  40a814:	blr	x3
  40a818:	cmp	x20, x19
  40a81c:	b.ne	40a800 <ferror@plt+0x9190>  // b.any
  40a820:	ldp	x19, x20, [sp, #16]
  40a824:	ldp	x21, x22, [sp, #32]
  40a828:	ldp	x23, x24, [sp, #48]
  40a82c:	ldp	x29, x30, [sp], #64
  40a830:	ret
  40a834:	nop
  40a838:	ret
  40a83c:	nop
  40a840:	adrp	x2, 41d000 <ferror@plt+0x1b990>
  40a844:	mov	x1, #0x0                   	// #0
  40a848:	ldr	x2, [x2, #336]
  40a84c:	b	401480 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000040a850 <.fini>:
  40a850:	stp	x29, x30, [sp, #-16]!
  40a854:	mov	x29, sp
  40a858:	ldp	x29, x30, [sp], #16
  40a85c:	ret
