#notes 

See also: [[Gates]]
## AND Gate
![[AND Gate.png]]
### From Transistors
![[AND Gate from Transistors.png]]
## OR Gate
![[OR Gate.png]]
## XOR Gate
![[XOR gate.png]]
## NOT Gate
![[NOT Gate.png]]
### From Transistors
![[NOT Gate with Transistors.png]]
+ If **A** is high, then pMOS P1 is off, and nMOS N1 is on, so Y is connected to GND, ie: high input, low output.
+ If **A** is low, then pMOS P1 is on, and nMOS N1 is off, so Y is connected to $V_{DD},$ ie: low input, high output. 
## NOR Gate
![[NOR Gate.png]]
## NAND Gate
![[NAND Gate.png]]
