simpleArchitecture
==================

Architecture of SIxteen-bit MicroProcessor for Laboratory Experiment in Verilog-HDL

---
## Phase 1
* プログラムカウンタ

## Phase 2
* レジスタ
* 符号拡張

## Phase 3
* ALU

## Phase 4

## Phase 5
