#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Feb  5 22:14:41 2020
# Process ID: 6800
# Current directory: E:/Exercise/FPGA/v3edu/test06_ddr_hdmi/design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1048 E:\Exercise\FPGA\v3edu\test06_ddr_hdmi\design\ddr3_hdmi.xpr
# Log file: E:/Exercise/FPGA/v3edu/test06_ddr_hdmi/design/vivado.log
# Journal file: E:/Exercise/FPGA/v3edu/test06_ddr_hdmi/design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Exercise/FPGA/v3edu/test06_ddr_hdmi/design/ddr3_hdmi.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ProgramData/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 862.105 ; gain = 162.953
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.CLKOUT4_USED {true} CONFIG.CLK_OUT4_PORT {p1_clk} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {26.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {6.500} CONFIG.MMCM_CLKOUT1_DIVIDE {20} CONFIG.MMCM_CLKOUT2_DIVIDE {4} CONFIG.MMCM_CLKOUT3_DIVIDE {13} CONFIG.NUM_OUT_CLKS {4} CONFIG.CLKOUT1_JITTER {116.847} CONFIG.CLKOUT1_PHASE_ERROR {146.694} CONFIG.CLKOUT2_JITTER {139.438} CONFIG.CLKOUT2_PHASE_ERROR {146.694} CONFIG.CLKOUT3_JITTER {108.473} CONFIG.CLKOUT3_PHASE_ERROR {146.694} CONFIG.CLKOUT4_JITTER {130.216} CONFIG.CLKOUT4_PHASE_ERROR {146.694}] [get_ips ddr3_clk_gen]
generate_target all [get_files  E:/Exercise/FPGA/v3edu/test06_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ddr3_clk_gen'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ddr3_clk_gen'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ddr3_clk_gen'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ddr3_clk_gen'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ddr3_clk_gen'...
export_ip_user_files -of_objects [get_files E:/Exercise/FPGA/v3edu/test06_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/Exercise/FPGA/v3edu/test06_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.xci] -directory E:/Exercise/FPGA/v3edu/test06_ddr_hdmi/design/ddr3_hdmi.ip_user_files/sim_scripts -ip_user_files_dir E:/Exercise/FPGA/v3edu/test06_ddr_hdmi/design/ddr3_hdmi.ip_user_files -ipstatic_source_dir E:/Exercise/FPGA/v3edu/test06_ddr_hdmi/design/ddr3_hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ProgramData/Xilinx/XLib10.7} {questa=E:/Exercise/FPGA/v3edu/test06_ddr_hdmi/design/ddr3_hdmi.cache/compile_simlib/questa} {riviera=E:/Exercise/FPGA/v3edu/test06_ddr_hdmi/design/ddr3_hdmi.cache/compile_simlib/riviera} {activehdl=E:/Exercise/FPGA/v3edu/test06_ddr_hdmi/design/ddr3_hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
file mkdir E:/Exercise/FPGA/v3edu/test06_ddr_hdmi/design/ddr3_hdmi.srcs/constrs_1
file mkdir E:/Exercise/FPGA/v3edu/test06_ddr_hdmi/design/ddr3_hdmi.srcs/constrs_1/new
close [ open E:/Exercise/FPGA/v3edu/test06_ddr_hdmi/design/ddr3_hdmi.srcs/constrs_1/new/top_pin.xdc w ]
add_files -fileset constrs_1 E:/Exercise/FPGA/v3edu/test06_ddr_hdmi/design/ddr3_hdmi.srcs/constrs_1/new/top_pin.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb  5 22:59:36 2020] Launched synth_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/test06_ddr_hdmi/design/ddr3_hdmi.runs/synth_1/runme.log
[Wed Feb  5 22:59:36 2020] Launched impl_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/test06_ddr_hdmi/design/ddr3_hdmi.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb  5 23:01:00 2020] Launched synth_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/test06_ddr_hdmi/design/ddr3_hdmi.runs/synth_1/runme.log
[Wed Feb  5 23:01:00 2020] Launched impl_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/test06_ddr_hdmi/design/ddr3_hdmi.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb  5 23:07:25 2020] Launched synth_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/test06_ddr_hdmi/design/ddr3_hdmi.runs/synth_1/runme.log
[Wed Feb  5 23:07:25 2020] Launched impl_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/test06_ddr_hdmi/design/ddr3_hdmi.runs/impl_1/runme.log
