Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Apr  8 10:58:56 2025
| Host         : DESKTOP-4904BLP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Nexys_A7_timing_summary_routed.rpt -pb Nexys_A7_timing_summary_routed.pb -rpx Nexys_A7_timing_summary_routed.rpx -warn_on_violation
| Design       : Nexys_A7
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-18  Warning           Missing input or output delay   18          
TIMING-20  Warning           Non-clocked latch               11          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2901)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6049)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2901)
---------------------------
 There are 2758 register/latch pins with no clock driven by root clock pin: debouncer_0/debouncer_count[4].out_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: my_computer/my_controller/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: my_computer/my_controller/FSM_onehot_state_reg[10]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: my_computer/my_controller/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: my_computer/my_controller/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: my_computer/my_controller/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: my_computer/my_controller/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: my_computer/my_controller/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: my_computer/my_controller/FSM_onehot_state_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: my_computer/my_controller/FSM_onehot_state_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: my_computer/my_controller/FSM_onehot_state_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: my_computer/my_controller/FSM_onehot_state_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: my_computer/my_datapath/reg_INST/OUT_reg[26]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: my_computer/my_datapath/reg_INST/OUT_reg[27]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6049)
---------------------------------------------------
 There are 6049 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.835        0.000                      0                  197        0.157        0.000                      0                  197        4.500        0.000                       0                   102  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.835        0.000                      0                  197        0.157        0.000                      0                  197        4.500        0.000                       0                   102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 debouncer_0/debouncer_count[4].out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/debouncer_count[4].count_reg[4][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 2.139ns (42.320%)  route 2.915ns (57.680%))
  Logic Levels:           9  (BUFG=1 CARRY4=8)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.626     5.229    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y98         FDRE                                         r  debouncer_0/debouncer_count[4].out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  debouncer_0/debouncer_count[4].out_reg[4]/Q
                         net (fo=34, routed)          1.105     6.851    buttons[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.947 r  buttons_BUFG[4]_inst/O
                         net (fo=2788, routed)        1.810     8.757    debouncer_0/buttons_BUFG[4]
    SLICE_X53Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.264 r  debouncer_0/debouncer_count[4].count_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.264    debouncer_0/debouncer_count[4].count_reg[4][0]_i_2_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  debouncer_0/debouncer_count[4].count_reg[4][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.378    debouncer_0/debouncer_count[4].count_reg[4][4]_i_1_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.492 r  debouncer_0/debouncer_count[4].count_reg[4][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.492    debouncer_0/debouncer_count[4].count_reg[4][8]_i_1_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  debouncer_0/debouncer_count[4].count_reg[4][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.606    debouncer_0/debouncer_count[4].count_reg[4][12]_i_1_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  debouncer_0/debouncer_count[4].count_reg[4][16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.721    debouncer_0/debouncer_count[4].count_reg[4][16]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  debouncer_0/debouncer_count[4].count_reg[4][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.835    debouncer_0/debouncer_count[4].count_reg[4][20]_i_1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  debouncer_0/debouncer_count[4].count_reg[4][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.949    debouncer_0/debouncer_count[4].count_reg[4][24]_i_1_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.283 r  debouncer_0/debouncer_count[4].count_reg[4][28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.283    debouncer_0/debouncer_count[4].count_reg[4][28]_i_1_n_6
    SLICE_X53Y102        FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.489    14.911    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y102        FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][29]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X53Y102        FDRE (Setup_fdre_C_D)        0.062    15.118    debouncer_0/debouncer_count[4].count_reg[4][29]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -10.283    
  -------------------------------------------------------------------
                         slack                                  4.835    

Slack (MET) :             4.856ns  (required time - arrival time)
  Source:                 debouncer_0/debouncer_count[4].out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/debouncer_count[4].count_reg[4][31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 2.118ns (42.079%)  route 2.915ns (57.921%))
  Logic Levels:           9  (BUFG=1 CARRY4=8)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.626     5.229    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y98         FDRE                                         r  debouncer_0/debouncer_count[4].out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  debouncer_0/debouncer_count[4].out_reg[4]/Q
                         net (fo=34, routed)          1.105     6.851    buttons[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.947 r  buttons_BUFG[4]_inst/O
                         net (fo=2788, routed)        1.810     8.757    debouncer_0/buttons_BUFG[4]
    SLICE_X53Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.264 r  debouncer_0/debouncer_count[4].count_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.264    debouncer_0/debouncer_count[4].count_reg[4][0]_i_2_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  debouncer_0/debouncer_count[4].count_reg[4][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.378    debouncer_0/debouncer_count[4].count_reg[4][4]_i_1_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.492 r  debouncer_0/debouncer_count[4].count_reg[4][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.492    debouncer_0/debouncer_count[4].count_reg[4][8]_i_1_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  debouncer_0/debouncer_count[4].count_reg[4][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.606    debouncer_0/debouncer_count[4].count_reg[4][12]_i_1_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  debouncer_0/debouncer_count[4].count_reg[4][16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.721    debouncer_0/debouncer_count[4].count_reg[4][16]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  debouncer_0/debouncer_count[4].count_reg[4][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.835    debouncer_0/debouncer_count[4].count_reg[4][20]_i_1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  debouncer_0/debouncer_count[4].count_reg[4][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.949    debouncer_0/debouncer_count[4].count_reg[4][24]_i_1_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.262 r  debouncer_0/debouncer_count[4].count_reg[4][28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.262    debouncer_0/debouncer_count[4].count_reg[4][28]_i_1_n_4
    SLICE_X53Y102        FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.489    14.911    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y102        FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][31]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X53Y102        FDRE (Setup_fdre_C_D)        0.062    15.118    debouncer_0/debouncer_count[4].count_reg[4][31]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                  4.856    

Slack (MET) :             4.930ns  (required time - arrival time)
  Source:                 debouncer_0/debouncer_count[4].out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/debouncer_count[4].count_reg[4][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.959ns  (logic 2.044ns (41.215%)  route 2.915ns (58.785%))
  Logic Levels:           9  (BUFG=1 CARRY4=8)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.626     5.229    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y98         FDRE                                         r  debouncer_0/debouncer_count[4].out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  debouncer_0/debouncer_count[4].out_reg[4]/Q
                         net (fo=34, routed)          1.105     6.851    buttons[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.947 r  buttons_BUFG[4]_inst/O
                         net (fo=2788, routed)        1.810     8.757    debouncer_0/buttons_BUFG[4]
    SLICE_X53Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.264 r  debouncer_0/debouncer_count[4].count_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.264    debouncer_0/debouncer_count[4].count_reg[4][0]_i_2_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  debouncer_0/debouncer_count[4].count_reg[4][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.378    debouncer_0/debouncer_count[4].count_reg[4][4]_i_1_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.492 r  debouncer_0/debouncer_count[4].count_reg[4][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.492    debouncer_0/debouncer_count[4].count_reg[4][8]_i_1_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  debouncer_0/debouncer_count[4].count_reg[4][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.606    debouncer_0/debouncer_count[4].count_reg[4][12]_i_1_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  debouncer_0/debouncer_count[4].count_reg[4][16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.721    debouncer_0/debouncer_count[4].count_reg[4][16]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  debouncer_0/debouncer_count[4].count_reg[4][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.835    debouncer_0/debouncer_count[4].count_reg[4][20]_i_1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  debouncer_0/debouncer_count[4].count_reg[4][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.949    debouncer_0/debouncer_count[4].count_reg[4][24]_i_1_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.188 r  debouncer_0/debouncer_count[4].count_reg[4][28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.188    debouncer_0/debouncer_count[4].count_reg[4][28]_i_1_n_5
    SLICE_X53Y102        FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.489    14.911    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y102        FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][30]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X53Y102        FDRE (Setup_fdre_C_D)        0.062    15.118    debouncer_0/debouncer_count[4].count_reg[4][30]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -10.188    
  -------------------------------------------------------------------
                         slack                                  4.930    

Slack (MET) :             4.946ns  (required time - arrival time)
  Source:                 debouncer_0/debouncer_count[4].out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/debouncer_count[4].count_reg[4][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 2.028ns (41.024%)  route 2.915ns (58.976%))
  Logic Levels:           9  (BUFG=1 CARRY4=8)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.626     5.229    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y98         FDRE                                         r  debouncer_0/debouncer_count[4].out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  debouncer_0/debouncer_count[4].out_reg[4]/Q
                         net (fo=34, routed)          1.105     6.851    buttons[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.947 r  buttons_BUFG[4]_inst/O
                         net (fo=2788, routed)        1.810     8.757    debouncer_0/buttons_BUFG[4]
    SLICE_X53Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.264 r  debouncer_0/debouncer_count[4].count_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.264    debouncer_0/debouncer_count[4].count_reg[4][0]_i_2_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  debouncer_0/debouncer_count[4].count_reg[4][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.378    debouncer_0/debouncer_count[4].count_reg[4][4]_i_1_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.492 r  debouncer_0/debouncer_count[4].count_reg[4][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.492    debouncer_0/debouncer_count[4].count_reg[4][8]_i_1_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  debouncer_0/debouncer_count[4].count_reg[4][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.606    debouncer_0/debouncer_count[4].count_reg[4][12]_i_1_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  debouncer_0/debouncer_count[4].count_reg[4][16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.721    debouncer_0/debouncer_count[4].count_reg[4][16]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  debouncer_0/debouncer_count[4].count_reg[4][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.835    debouncer_0/debouncer_count[4].count_reg[4][20]_i_1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  debouncer_0/debouncer_count[4].count_reg[4][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.949    debouncer_0/debouncer_count[4].count_reg[4][24]_i_1_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.172 r  debouncer_0/debouncer_count[4].count_reg[4][28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.172    debouncer_0/debouncer_count[4].count_reg[4][28]_i_1_n_7
    SLICE_X53Y102        FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.489    14.911    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y102        FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][28]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X53Y102        FDRE (Setup_fdre_C_D)        0.062    15.118    debouncer_0/debouncer_count[4].count_reg[4][28]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -10.172    
  -------------------------------------------------------------------
                         slack                                  4.946    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 debouncer_0/debouncer_count[4].out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/debouncer_count[4].count_reg[4][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 2.025ns (40.989%)  route 2.915ns (59.011%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.626     5.229    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y98         FDRE                                         r  debouncer_0/debouncer_count[4].out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  debouncer_0/debouncer_count[4].out_reg[4]/Q
                         net (fo=34, routed)          1.105     6.851    buttons[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.947 r  buttons_BUFG[4]_inst/O
                         net (fo=2788, routed)        1.810     8.757    debouncer_0/buttons_BUFG[4]
    SLICE_X53Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.264 r  debouncer_0/debouncer_count[4].count_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.264    debouncer_0/debouncer_count[4].count_reg[4][0]_i_2_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  debouncer_0/debouncer_count[4].count_reg[4][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.378    debouncer_0/debouncer_count[4].count_reg[4][4]_i_1_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.492 r  debouncer_0/debouncer_count[4].count_reg[4][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.492    debouncer_0/debouncer_count[4].count_reg[4][8]_i_1_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  debouncer_0/debouncer_count[4].count_reg[4][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.606    debouncer_0/debouncer_count[4].count_reg[4][12]_i_1_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  debouncer_0/debouncer_count[4].count_reg[4][16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.721    debouncer_0/debouncer_count[4].count_reg[4][16]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  debouncer_0/debouncer_count[4].count_reg[4][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.835    debouncer_0/debouncer_count[4].count_reg[4][20]_i_1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.169 r  debouncer_0/debouncer_count[4].count_reg[4][24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.169    debouncer_0/debouncer_count[4].count_reg[4][24]_i_1_n_6
    SLICE_X53Y101        FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.489    14.911    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][25]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X53Y101        FDRE (Setup_fdre_C_D)        0.062    15.118    debouncer_0/debouncer_count[4].count_reg[4][25]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -10.169    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 debouncer_0/debouncer_count[4].out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/debouncer_count[4].count_reg[4][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 2.004ns (40.737%)  route 2.915ns (59.263%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.626     5.229    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y98         FDRE                                         r  debouncer_0/debouncer_count[4].out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  debouncer_0/debouncer_count[4].out_reg[4]/Q
                         net (fo=34, routed)          1.105     6.851    buttons[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.947 r  buttons_BUFG[4]_inst/O
                         net (fo=2788, routed)        1.810     8.757    debouncer_0/buttons_BUFG[4]
    SLICE_X53Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.264 r  debouncer_0/debouncer_count[4].count_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.264    debouncer_0/debouncer_count[4].count_reg[4][0]_i_2_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  debouncer_0/debouncer_count[4].count_reg[4][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.378    debouncer_0/debouncer_count[4].count_reg[4][4]_i_1_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.492 r  debouncer_0/debouncer_count[4].count_reg[4][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.492    debouncer_0/debouncer_count[4].count_reg[4][8]_i_1_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  debouncer_0/debouncer_count[4].count_reg[4][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.606    debouncer_0/debouncer_count[4].count_reg[4][12]_i_1_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  debouncer_0/debouncer_count[4].count_reg[4][16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.721    debouncer_0/debouncer_count[4].count_reg[4][16]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  debouncer_0/debouncer_count[4].count_reg[4][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.835    debouncer_0/debouncer_count[4].count_reg[4][20]_i_1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.148 r  debouncer_0/debouncer_count[4].count_reg[4][24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.148    debouncer_0/debouncer_count[4].count_reg[4][24]_i_1_n_4
    SLICE_X53Y101        FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.489    14.911    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][27]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X53Y101        FDRE (Setup_fdre_C_D)        0.062    15.118    debouncer_0/debouncer_count[4].count_reg[4][27]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                  4.970    

Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 debouncer_0/debouncer_count[4].out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/debouncer_count[4].count_reg[4][26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 1.930ns (39.832%)  route 2.915ns (60.168%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.626     5.229    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y98         FDRE                                         r  debouncer_0/debouncer_count[4].out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  debouncer_0/debouncer_count[4].out_reg[4]/Q
                         net (fo=34, routed)          1.105     6.851    buttons[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.947 r  buttons_BUFG[4]_inst/O
                         net (fo=2788, routed)        1.810     8.757    debouncer_0/buttons_BUFG[4]
    SLICE_X53Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.264 r  debouncer_0/debouncer_count[4].count_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.264    debouncer_0/debouncer_count[4].count_reg[4][0]_i_2_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  debouncer_0/debouncer_count[4].count_reg[4][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.378    debouncer_0/debouncer_count[4].count_reg[4][4]_i_1_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.492 r  debouncer_0/debouncer_count[4].count_reg[4][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.492    debouncer_0/debouncer_count[4].count_reg[4][8]_i_1_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  debouncer_0/debouncer_count[4].count_reg[4][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.606    debouncer_0/debouncer_count[4].count_reg[4][12]_i_1_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  debouncer_0/debouncer_count[4].count_reg[4][16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.721    debouncer_0/debouncer_count[4].count_reg[4][16]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  debouncer_0/debouncer_count[4].count_reg[4][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.835    debouncer_0/debouncer_count[4].count_reg[4][20]_i_1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.074 r  debouncer_0/debouncer_count[4].count_reg[4][24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.074    debouncer_0/debouncer_count[4].count_reg[4][24]_i_1_n_5
    SLICE_X53Y101        FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.489    14.911    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][26]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X53Y101        FDRE (Setup_fdre_C_D)        0.062    15.118    debouncer_0/debouncer_count[4].count_reg[4][26]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -10.074    
  -------------------------------------------------------------------
                         slack                                  5.044    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 debouncer_0/debouncer_count[4].out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/debouncer_count[4].count_reg[4][24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 1.914ns (39.632%)  route 2.915ns (60.368%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.626     5.229    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y98         FDRE                                         r  debouncer_0/debouncer_count[4].out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  debouncer_0/debouncer_count[4].out_reg[4]/Q
                         net (fo=34, routed)          1.105     6.851    buttons[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.947 r  buttons_BUFG[4]_inst/O
                         net (fo=2788, routed)        1.810     8.757    debouncer_0/buttons_BUFG[4]
    SLICE_X53Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.264 r  debouncer_0/debouncer_count[4].count_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.264    debouncer_0/debouncer_count[4].count_reg[4][0]_i_2_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  debouncer_0/debouncer_count[4].count_reg[4][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.378    debouncer_0/debouncer_count[4].count_reg[4][4]_i_1_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.492 r  debouncer_0/debouncer_count[4].count_reg[4][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.492    debouncer_0/debouncer_count[4].count_reg[4][8]_i_1_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  debouncer_0/debouncer_count[4].count_reg[4][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.606    debouncer_0/debouncer_count[4].count_reg[4][12]_i_1_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  debouncer_0/debouncer_count[4].count_reg[4][16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.721    debouncer_0/debouncer_count[4].count_reg[4][16]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  debouncer_0/debouncer_count[4].count_reg[4][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.835    debouncer_0/debouncer_count[4].count_reg[4][20]_i_1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.058 r  debouncer_0/debouncer_count[4].count_reg[4][24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.058    debouncer_0/debouncer_count[4].count_reg[4][24]_i_1_n_7
    SLICE_X53Y101        FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.489    14.911    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][24]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X53Y101        FDRE (Setup_fdre_C_D)        0.062    15.118    debouncer_0/debouncer_count[4].count_reg[4][24]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -10.058    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.063ns  (required time - arrival time)
  Source:                 debouncer_0/debouncer_count[4].out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/debouncer_count[4].count_reg[4][21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 1.911ns (39.595%)  route 2.915ns (60.405%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.626     5.229    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y98         FDRE                                         r  debouncer_0/debouncer_count[4].out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  debouncer_0/debouncer_count[4].out_reg[4]/Q
                         net (fo=34, routed)          1.105     6.851    buttons[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.947 r  buttons_BUFG[4]_inst/O
                         net (fo=2788, routed)        1.810     8.757    debouncer_0/buttons_BUFG[4]
    SLICE_X53Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.264 r  debouncer_0/debouncer_count[4].count_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.264    debouncer_0/debouncer_count[4].count_reg[4][0]_i_2_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  debouncer_0/debouncer_count[4].count_reg[4][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.378    debouncer_0/debouncer_count[4].count_reg[4][4]_i_1_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.492 r  debouncer_0/debouncer_count[4].count_reg[4][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.492    debouncer_0/debouncer_count[4].count_reg[4][8]_i_1_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  debouncer_0/debouncer_count[4].count_reg[4][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.606    debouncer_0/debouncer_count[4].count_reg[4][12]_i_1_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  debouncer_0/debouncer_count[4].count_reg[4][16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.721    debouncer_0/debouncer_count[4].count_reg[4][16]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.055 r  debouncer_0/debouncer_count[4].count_reg[4][20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.055    debouncer_0/debouncer_count[4].count_reg[4][20]_i_1_n_6
    SLICE_X53Y100        FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.489    14.911    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y100        FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][21]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X53Y100        FDRE (Setup_fdre_C_D)        0.062    15.118    debouncer_0/debouncer_count[4].count_reg[4][21]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -10.055    
  -------------------------------------------------------------------
                         slack                                  5.063    

Slack (MET) :             5.084ns  (required time - arrival time)
  Source:                 debouncer_0/debouncer_count[4].out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/debouncer_count[4].count_reg[4][23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.805ns  (logic 1.890ns (39.331%)  route 2.915ns (60.669%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.626     5.229    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y98         FDRE                                         r  debouncer_0/debouncer_count[4].out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  debouncer_0/debouncer_count[4].out_reg[4]/Q
                         net (fo=34, routed)          1.105     6.851    buttons[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.947 r  buttons_BUFG[4]_inst/O
                         net (fo=2788, routed)        1.810     8.757    debouncer_0/buttons_BUFG[4]
    SLICE_X53Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.264 r  debouncer_0/debouncer_count[4].count_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.264    debouncer_0/debouncer_count[4].count_reg[4][0]_i_2_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  debouncer_0/debouncer_count[4].count_reg[4][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.378    debouncer_0/debouncer_count[4].count_reg[4][4]_i_1_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.492 r  debouncer_0/debouncer_count[4].count_reg[4][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.492    debouncer_0/debouncer_count[4].count_reg[4][8]_i_1_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  debouncer_0/debouncer_count[4].count_reg[4][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.606    debouncer_0/debouncer_count[4].count_reg[4][12]_i_1_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  debouncer_0/debouncer_count[4].count_reg[4][16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.721    debouncer_0/debouncer_count[4].count_reg[4][16]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.034 r  debouncer_0/debouncer_count[4].count_reg[4][20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.034    debouncer_0/debouncer_count[4].count_reg[4][20]_i_1_n_4
    SLICE_X53Y100        FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.489    14.911    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y100        FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][23]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X53Y100        FDRE (Setup_fdre_C_D)        0.062    15.118    debouncer_0/debouncer_count[4].count_reg[4][23]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -10.034    
  -------------------------------------------------------------------
                         slack                                  5.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 debouncer_0/debouncer_count[4].count_reg[4][19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/debouncer_count[4].count_reg[4][20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.355ns (67.499%)  route 0.171ns (32.501%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.565     1.484    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  debouncer_0/debouncer_count[4].count_reg[4][19]/Q
                         net (fo=3, routed)           0.170     1.796    debouncer_0/debouncer_count[4].count_reg[4]_1[19]
    SLICE_X53Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.841 r  debouncer_0/debouncer_count[4].count[4][16]_i_2/O
                         net (fo=1, routed)           0.000     1.841    debouncer_0/debouncer_count[4].count[4][16]_i_2_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.956 r  debouncer_0/debouncer_count[4].count_reg[4][16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.956    debouncer_0/debouncer_count[4].count_reg[4][16]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.010 r  debouncer_0/debouncer_count[4].count_reg[4][20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.010    debouncer_0/debouncer_count[4].count_reg[4][20]_i_1_n_7
    SLICE_X53Y100        FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.828     1.994    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y100        FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][20]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    debouncer_0/debouncer_count[4].count_reg[4][20]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 debouncer_0/debouncer_count[4].count_reg[4][19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/debouncer_count[4].count_reg[4][22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.366ns (68.165%)  route 0.171ns (31.835%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.565     1.484    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  debouncer_0/debouncer_count[4].count_reg[4][19]/Q
                         net (fo=3, routed)           0.170     1.796    debouncer_0/debouncer_count[4].count_reg[4]_1[19]
    SLICE_X53Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.841 r  debouncer_0/debouncer_count[4].count[4][16]_i_2/O
                         net (fo=1, routed)           0.000     1.841    debouncer_0/debouncer_count[4].count[4][16]_i_2_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.956 r  debouncer_0/debouncer_count[4].count_reg[4][16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.956    debouncer_0/debouncer_count[4].count_reg[4][16]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.021 r  debouncer_0/debouncer_count[4].count_reg[4][20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.021    debouncer_0/debouncer_count[4].count_reg[4][20]_i_1_n_5
    SLICE_X53Y100        FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.828     1.994    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y100        FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][22]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    debouncer_0/debouncer_count[4].count_reg[4][22]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 debouncer_0/debouncer_count[4].out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/debouncer_count[4].count_reg[4][21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.274ns (49.982%)  route 0.274ns (50.018%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.565     1.484    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y98         FDRE                                         r  debouncer_0/debouncer_count[4].out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  debouncer_0/debouncer_count[4].out_reg[4]/Q
                         net (fo=34, routed)          0.274     1.923    debouncer_0/buttons[4]
    SLICE_X53Y100        LUT2 (Prop_lut2_I0_O)        0.045     1.968 r  debouncer_0/debouncer_count[4].count[4][20]_i_4/O
                         net (fo=1, routed)           0.000     1.968    debouncer_0/debouncer_count[4].count[4][20]_i_4_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.033 r  debouncer_0/debouncer_count[4].count_reg[4][20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.033    debouncer_0/debouncer_count[4].count_reg[4][20]_i_1_n_6
    SLICE_X53Y100        FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.828     1.994    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y100        FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][21]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    debouncer_0/debouncer_count[4].count_reg[4][21]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 debouncer_0/debouncer_count[4].count_reg[4][19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/debouncer_count[4].count_reg[4][23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.391ns (69.581%)  route 0.171ns (30.419%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.565     1.484    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  debouncer_0/debouncer_count[4].count_reg[4][19]/Q
                         net (fo=3, routed)           0.170     1.796    debouncer_0/debouncer_count[4].count_reg[4]_1[19]
    SLICE_X53Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.841 r  debouncer_0/debouncer_count[4].count[4][16]_i_2/O
                         net (fo=1, routed)           0.000     1.841    debouncer_0/debouncer_count[4].count[4][16]_i_2_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.956 r  debouncer_0/debouncer_count[4].count_reg[4][16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.956    debouncer_0/debouncer_count[4].count_reg[4][16]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.046 r  debouncer_0/debouncer_count[4].count_reg[4][20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.046    debouncer_0/debouncer_count[4].count_reg[4][20]_i_1_n_4
    SLICE_X53Y100        FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.828     1.994    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y100        FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][23]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    debouncer_0/debouncer_count[4].count_reg[4][23]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 debouncer_0/debouncer_count[4].count_reg[4][19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/debouncer_count[4].count_reg[4][24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.394ns (69.743%)  route 0.171ns (30.257%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.565     1.484    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  debouncer_0/debouncer_count[4].count_reg[4][19]/Q
                         net (fo=3, routed)           0.170     1.796    debouncer_0/debouncer_count[4].count_reg[4]_1[19]
    SLICE_X53Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.841 r  debouncer_0/debouncer_count[4].count[4][16]_i_2/O
                         net (fo=1, routed)           0.000     1.841    debouncer_0/debouncer_count[4].count[4][16]_i_2_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.956 r  debouncer_0/debouncer_count[4].count_reg[4][16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.956    debouncer_0/debouncer_count[4].count_reg[4][16]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.995 r  debouncer_0/debouncer_count[4].count_reg[4][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.995    debouncer_0/debouncer_count[4].count_reg[4][20]_i_1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.049 r  debouncer_0/debouncer_count[4].count_reg[4][24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.049    debouncer_0/debouncer_count[4].count_reg[4][24]_i_1_n_7
    SLICE_X53Y101        FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.828     1.994    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][24]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.105     1.853    debouncer_0/debouncer_count[4].count_reg[4][24]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 debouncer_0/debouncer_count[4].count_reg[4][19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/debouncer_count[4].count_reg[4][26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.405ns (70.321%)  route 0.171ns (29.679%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.565     1.484    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  debouncer_0/debouncer_count[4].count_reg[4][19]/Q
                         net (fo=3, routed)           0.170     1.796    debouncer_0/debouncer_count[4].count_reg[4]_1[19]
    SLICE_X53Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.841 r  debouncer_0/debouncer_count[4].count[4][16]_i_2/O
                         net (fo=1, routed)           0.000     1.841    debouncer_0/debouncer_count[4].count[4][16]_i_2_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.956 r  debouncer_0/debouncer_count[4].count_reg[4][16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.956    debouncer_0/debouncer_count[4].count_reg[4][16]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.995 r  debouncer_0/debouncer_count[4].count_reg[4][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.995    debouncer_0/debouncer_count[4].count_reg[4][20]_i_1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.060 r  debouncer_0/debouncer_count[4].count_reg[4][24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.060    debouncer_0/debouncer_count[4].count_reg[4][24]_i_1_n_5
    SLICE_X53Y101        FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.828     1.994    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][26]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.105     1.853    debouncer_0/debouncer_count[4].count_reg[4][26]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 debouncer_0/debouncer_count[4].count_reg[4][19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/debouncer_count[4].count_reg[4][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.430ns (71.556%)  route 0.171ns (28.444%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.565     1.484    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  debouncer_0/debouncer_count[4].count_reg[4][19]/Q
                         net (fo=3, routed)           0.170     1.796    debouncer_0/debouncer_count[4].count_reg[4]_1[19]
    SLICE_X53Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.841 r  debouncer_0/debouncer_count[4].count[4][16]_i_2/O
                         net (fo=1, routed)           0.000     1.841    debouncer_0/debouncer_count[4].count[4][16]_i_2_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.956 r  debouncer_0/debouncer_count[4].count_reg[4][16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.956    debouncer_0/debouncer_count[4].count_reg[4][16]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.995 r  debouncer_0/debouncer_count[4].count_reg[4][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.995    debouncer_0/debouncer_count[4].count_reg[4][20]_i_1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.085 r  debouncer_0/debouncer_count[4].count_reg[4][24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.085    debouncer_0/debouncer_count[4].count_reg[4][24]_i_1_n_6
    SLICE_X53Y101        FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.828     1.994    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][25]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.105     1.853    debouncer_0/debouncer_count[4].count_reg[4][25]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 debouncer_0/debouncer_count[4].count_reg[4][19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/debouncer_count[4].count_reg[4][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.430ns (71.556%)  route 0.171ns (28.444%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.565     1.484    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  debouncer_0/debouncer_count[4].count_reg[4][19]/Q
                         net (fo=3, routed)           0.170     1.796    debouncer_0/debouncer_count[4].count_reg[4]_1[19]
    SLICE_X53Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.841 r  debouncer_0/debouncer_count[4].count[4][16]_i_2/O
                         net (fo=1, routed)           0.000     1.841    debouncer_0/debouncer_count[4].count[4][16]_i_2_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.956 r  debouncer_0/debouncer_count[4].count_reg[4][16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.956    debouncer_0/debouncer_count[4].count_reg[4][16]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.995 r  debouncer_0/debouncer_count[4].count_reg[4][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.995    debouncer_0/debouncer_count[4].count_reg[4][20]_i_1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.085 r  debouncer_0/debouncer_count[4].count_reg[4][24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.085    debouncer_0/debouncer_count[4].count_reg[4][24]_i_1_n_4
    SLICE_X53Y101        FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.828     1.994    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][27]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.105     1.853    debouncer_0/debouncer_count[4].count_reg[4][27]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 debouncer_0/debouncer_count[4].count_reg[4][19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/debouncer_count[4].count_reg[4][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.433ns (71.697%)  route 0.171ns (28.303%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.565     1.484    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  debouncer_0/debouncer_count[4].count_reg[4][19]/Q
                         net (fo=3, routed)           0.170     1.796    debouncer_0/debouncer_count[4].count_reg[4]_1[19]
    SLICE_X53Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.841 r  debouncer_0/debouncer_count[4].count[4][16]_i_2/O
                         net (fo=1, routed)           0.000     1.841    debouncer_0/debouncer_count[4].count[4][16]_i_2_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.956 r  debouncer_0/debouncer_count[4].count_reg[4][16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.956    debouncer_0/debouncer_count[4].count_reg[4][16]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.995 r  debouncer_0/debouncer_count[4].count_reg[4][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.995    debouncer_0/debouncer_count[4].count_reg[4][20]_i_1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.034 r  debouncer_0/debouncer_count[4].count_reg[4][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.034    debouncer_0/debouncer_count[4].count_reg[4][24]_i_1_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.088 r  debouncer_0/debouncer_count[4].count_reg[4][28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.088    debouncer_0/debouncer_count[4].count_reg[4][28]_i_1_n_7
    SLICE_X53Y102        FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.828     1.994    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y102        FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][28]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y102        FDRE (Hold_fdre_C_D)         0.105     1.853    debouncer_0/debouncer_count[4].count_reg[4][28]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 debouncer_0/debouncer_count[4].count_reg[4][19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/debouncer_count[4].count_reg[4][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.444ns (72.203%)  route 0.171ns (27.797%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.565     1.484    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  debouncer_0/debouncer_count[4].count_reg[4][19]/Q
                         net (fo=3, routed)           0.170     1.796    debouncer_0/debouncer_count[4].count_reg[4]_1[19]
    SLICE_X53Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.841 r  debouncer_0/debouncer_count[4].count[4][16]_i_2/O
                         net (fo=1, routed)           0.000     1.841    debouncer_0/debouncer_count[4].count[4][16]_i_2_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.956 r  debouncer_0/debouncer_count[4].count_reg[4][16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.956    debouncer_0/debouncer_count[4].count_reg[4][16]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.995 r  debouncer_0/debouncer_count[4].count_reg[4][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.995    debouncer_0/debouncer_count[4].count_reg[4][20]_i_1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.034 r  debouncer_0/debouncer_count[4].count_reg[4][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.034    debouncer_0/debouncer_count[4].count_reg[4][24]_i_1_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.099 r  debouncer_0/debouncer_count[4].count_reg[4][28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.099    debouncer_0/debouncer_count[4].count_reg[4][28]_i_1_n_5
    SLICE_X53Y102        FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.828     1.994    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y102        FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][30]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y102        FDRE (Hold_fdre_C_D)         0.105     1.853    debouncer_0/debouncer_count[4].count_reg[4][30]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y92    debouncer_0/debouncer_count[0].count_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y94    debouncer_0/debouncer_count[0].count_reg[0][10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y94    debouncer_0/debouncer_count[0].count_reg[0][11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y95    debouncer_0/debouncer_count[0].count_reg[0][12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y95    debouncer_0/debouncer_count[0].count_reg[0][13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y95    debouncer_0/debouncer_count[0].count_reg[0][14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y95    debouncer_0/debouncer_count[0].count_reg[0][15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y96    debouncer_0/debouncer_count[0].count_reg[0][16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y96    debouncer_0/debouncer_count[0].count_reg[0][17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y92    debouncer_0/debouncer_count[0].count_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y92    debouncer_0/debouncer_count[0].count_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y94    debouncer_0/debouncer_count[0].count_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y94    debouncer_0/debouncer_count[0].count_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y94    debouncer_0/debouncer_count[0].count_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y94    debouncer_0/debouncer_count[0].count_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y95    debouncer_0/debouncer_count[0].count_reg[0][12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y95    debouncer_0/debouncer_count[0].count_reg[0][12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y95    debouncer_0/debouncer_count[0].count_reg[0][13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y95    debouncer_0/debouncer_count[0].count_reg[0][13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y92    debouncer_0/debouncer_count[0].count_reg[0][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y92    debouncer_0/debouncer_count[0].count_reg[0][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y94    debouncer_0/debouncer_count[0].count_reg[0][10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y94    debouncer_0/debouncer_count[0].count_reg[0][10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y94    debouncer_0/debouncer_count[0].count_reg[0][11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y94    debouncer_0/debouncer_count[0].count_reg[0][11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y95    debouncer_0/debouncer_count[0].count_reg[0][12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y95    debouncer_0/debouncer_count[0].count_reg[0][12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y95    debouncer_0/debouncer_count[0].count_reg[0][13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y95    debouncer_0/debouncer_count[0].count_reg[0][13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          5544 Endpoints
Min Delay          5544 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_computer/my_controller/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/my_datapath/IDMemory/mem_reg[26][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.970ns  (logic 3.901ns (11.484%)  route 30.069ns (88.517%))
  Logic Levels:           19  (CARRY4=2 FDRE=1 LUT3=2 LUT4=3 LUT5=5 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y117        FDRE                         0.000     0.000 r  my_computer/my_controller/FSM_onehot_state_reg[3]/C
    SLICE_X34Y117        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_computer/my_controller/FSM_onehot_state_reg[3]/Q
                         net (fo=9, routed)           1.605     2.123    my_computer/my_controller/FSM_onehot_state_reg_n_0_[3]
    SLICE_X45Y113        LUT4 (Prop_lut4_I1_O)        0.124     2.247 r  my_computer/my_controller/OUT[18]_i_12/O
                         net (fo=84, routed)          3.264     5.511    my_computer/my_datapath/reg_INST/ALUSrcB[0]
    SLICE_X33Y103        LUT5 (Prop_lut5_I4_O)        0.124     5.635 r  my_computer/my_datapath/reg_INST/OUT[31]_i_86__0/O
                         net (fo=24, routed)          1.758     7.394    my_computer/my_datapath/reg_INST/OUT_reg[23]_8
    SLICE_X34Y100        LUT6 (Prop_lut6_I3_O)        0.124     7.518 r  my_computer/my_datapath/reg_INST/OUT[12]_i_22/O
                         net (fo=5, routed)           1.103     8.620    my_computer/my_datapath/reg_INST/OUT[12]_i_22_n_0
    SLICE_X39Y96         LUT5 (Prop_lut5_I0_O)        0.124     8.744 r  my_computer/my_datapath/reg_INST/OUT[31]_i_80__0/O
                         net (fo=8, routed)           0.991     9.735    my_computer/my_datapath/reg_INST/OUT[31]_i_80__0_n_0
    SLICE_X39Y95         LUT5 (Prop_lut5_I2_O)        0.124     9.859 r  my_computer/my_datapath/reg_INST/OUT[2]_i_13/O
                         net (fo=2, routed)           1.090    10.949    my_computer/my_datapath/reg_INST/OUT[2]_i_13_n_0
    SLICE_X42Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.073 r  my_computer/my_datapath/reg_INST/OUT[2]_i_8__0/O
                         net (fo=1, routed)           0.929    12.002    my_computer/my_datapath/reg_INST/OUT[2]_i_8__0_n_0
    SLICE_X44Y97         LUT5 (Prop_lut5_I1_O)        0.124    12.126 r  my_computer/my_datapath/reg_INST/OUT[2]_i_5__2/O
                         net (fo=10, routed)          1.527    13.653    my_computer/my_datapath/reg_A/DI[2]
    SLICE_X40Y103        LUT4 (Prop_lut4_I3_O)        0.124    13.777 r  my_computer/my_datapath/reg_A/OUT[3]_i_37/O
                         net (fo=1, routed)           0.000    13.777    my_computer/my_datapath/reg_PC/OUT[0]_i_3_1[1]
    SLICE_X40Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.175 r  my_computer/my_datapath/reg_PC/OUT_reg[3]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    14.175    my_computer/my_datapath/reg_PC/OUT_reg[3]_i_8__0_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.509 r  my_computer/my_datapath/reg_PC/OUT_reg[7]_i_8__0/O[1]
                         net (fo=1, routed)           1.041    15.550    my_computer/my_datapath/reg_PC/OUT_reg[7]_i_8__0_n_6
    SLICE_X43Y104        LUT6 (Prop_lut6_I3_O)        0.303    15.853 r  my_computer/my_datapath/reg_PC/OUT[5]_i_3/O
                         net (fo=2, routed)           0.956    16.809    my_computer/my_controller/OUT_reg[5]_2
    SLICE_X51Y104        LUT5 (Prop_lut5_I2_O)        0.124    16.933 r  my_computer/my_controller/OUT[5]_i_1__0/O
                         net (fo=3, routed)           1.026    17.959    my_computer/my_controller/I92[5]
    SLICE_X50Y109        LUT6 (Prop_lut6_I5_O)        0.124    18.083 r  my_computer/my_controller/OUT[5]_i_1__1/O
                         net (fo=17, routed)          1.172    19.254    my_computer/my_controller/Result[5]
    SLICE_X49Y119        LUT4 (Prop_lut4_I2_O)        0.153    19.407 r  my_computer/my_controller/mem[204][7]_i_4/O
                         net (fo=124, routed)         9.311    28.718    my_computer/my_controller/mem[204][7]_i_4_n_0
    SLICE_X34Y134        LUT3 (Prop_lut3_I2_O)        0.353    29.071 r  my_computer/my_controller/mem[60][7]_i_3/O
                         net (fo=13, routed)          2.051    31.123    my_computer/my_controller/mem[60][7]_i_3_n_0
    SLICE_X54Y135        LUT6 (Prop_lut6_I5_O)        0.328    31.451 r  my_computer/my_controller/mem[26][7]_i_11/O
                         net (fo=8, routed)           1.545    32.995    my_computer/my_datapath/reg_WD/mem_reg[26][0]_0
    SLICE_X38Y130        LUT6 (Prop_lut6_I4_O)        0.124    33.119 r  my_computer/my_datapath/reg_WD/mem[26][1]_i_2/O
                         net (fo=1, routed)           0.701    33.820    my_computer/my_controller/mem_reg[26][1]
    SLICE_X39Y130        LUT3 (Prop_lut3_I1_O)        0.150    33.970 r  my_computer/my_controller/mem[26][1]_i_1/O
                         net (fo=1, routed)           0.000    33.970    my_computer/my_datapath/IDMemory/mem_reg[26][1]_0
    SLICE_X39Y130        FDRE                                         r  my_computer/my_datapath/IDMemory/mem_reg[26][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/my_controller/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/my_datapath/IDMemory/mem_reg[218][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.947ns  (logic 3.867ns (11.391%)  route 30.080ns (88.609%))
  Logic Levels:           19  (CARRY4=2 FDRE=1 LUT3=1 LUT4=4 LUT5=5 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y117        FDRE                         0.000     0.000 r  my_computer/my_controller/FSM_onehot_state_reg[3]/C
    SLICE_X34Y117        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_computer/my_controller/FSM_onehot_state_reg[3]/Q
                         net (fo=9, routed)           1.605     2.123    my_computer/my_controller/FSM_onehot_state_reg_n_0_[3]
    SLICE_X45Y113        LUT4 (Prop_lut4_I1_O)        0.124     2.247 r  my_computer/my_controller/OUT[18]_i_12/O
                         net (fo=84, routed)          3.264     5.511    my_computer/my_datapath/reg_INST/ALUSrcB[0]
    SLICE_X33Y103        LUT5 (Prop_lut5_I4_O)        0.124     5.635 r  my_computer/my_datapath/reg_INST/OUT[31]_i_86__0/O
                         net (fo=24, routed)          1.758     7.394    my_computer/my_datapath/reg_INST/OUT_reg[23]_8
    SLICE_X34Y100        LUT6 (Prop_lut6_I3_O)        0.124     7.518 r  my_computer/my_datapath/reg_INST/OUT[12]_i_22/O
                         net (fo=5, routed)           1.103     8.620    my_computer/my_datapath/reg_INST/OUT[12]_i_22_n_0
    SLICE_X39Y96         LUT5 (Prop_lut5_I0_O)        0.124     8.744 r  my_computer/my_datapath/reg_INST/OUT[31]_i_80__0/O
                         net (fo=8, routed)           0.991     9.735    my_computer/my_datapath/reg_INST/OUT[31]_i_80__0_n_0
    SLICE_X39Y95         LUT5 (Prop_lut5_I2_O)        0.124     9.859 r  my_computer/my_datapath/reg_INST/OUT[2]_i_13/O
                         net (fo=2, routed)           1.090    10.949    my_computer/my_datapath/reg_INST/OUT[2]_i_13_n_0
    SLICE_X42Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.073 r  my_computer/my_datapath/reg_INST/OUT[2]_i_8__0/O
                         net (fo=1, routed)           0.929    12.002    my_computer/my_datapath/reg_INST/OUT[2]_i_8__0_n_0
    SLICE_X44Y97         LUT5 (Prop_lut5_I1_O)        0.124    12.126 r  my_computer/my_datapath/reg_INST/OUT[2]_i_5__2/O
                         net (fo=10, routed)          1.527    13.653    my_computer/my_datapath/reg_A/DI[2]
    SLICE_X40Y103        LUT4 (Prop_lut4_I3_O)        0.124    13.777 r  my_computer/my_datapath/reg_A/OUT[3]_i_37/O
                         net (fo=1, routed)           0.000    13.777    my_computer/my_datapath/reg_PC/OUT[0]_i_3_1[1]
    SLICE_X40Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.175 r  my_computer/my_datapath/reg_PC/OUT_reg[3]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    14.175    my_computer/my_datapath/reg_PC/OUT_reg[3]_i_8__0_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.509 r  my_computer/my_datapath/reg_PC/OUT_reg[7]_i_8__0/O[1]
                         net (fo=1, routed)           1.041    15.550    my_computer/my_datapath/reg_PC/OUT_reg[7]_i_8__0_n_6
    SLICE_X43Y104        LUT6 (Prop_lut6_I3_O)        0.303    15.853 r  my_computer/my_datapath/reg_PC/OUT[5]_i_3/O
                         net (fo=2, routed)           0.956    16.809    my_computer/my_controller/OUT_reg[5]_2
    SLICE_X51Y104        LUT5 (Prop_lut5_I2_O)        0.124    16.933 r  my_computer/my_controller/OUT[5]_i_1__0/O
                         net (fo=3, routed)           1.026    17.959    my_computer/my_controller/I92[5]
    SLICE_X50Y109        LUT6 (Prop_lut6_I5_O)        0.124    18.083 r  my_computer/my_controller/OUT[5]_i_1__1/O
                         net (fo=17, routed)          1.172    19.254    my_computer/my_controller/Result[5]
    SLICE_X49Y119        LUT4 (Prop_lut4_I2_O)        0.153    19.407 r  my_computer/my_controller/mem[204][7]_i_4/O
                         net (fo=124, routed)         9.311    28.718    my_computer/my_controller/mem[204][7]_i_4_n_0
    SLICE_X34Y134        LUT3 (Prop_lut3_I2_O)        0.353    29.071 r  my_computer/my_controller/mem[60][7]_i_3/O
                         net (fo=13, routed)          2.916    31.987    my_computer/my_controller/mem[60][7]_i_3_n_0
    SLICE_X71Y131        LUT6 (Prop_lut6_I1_O)        0.328    32.315 r  my_computer/my_controller/mem[218][7]_i_8/O
                         net (fo=8, routed)           0.908    33.224    my_computer/my_datapath/reg_WD/mem_reg[218][7]
    SLICE_X70Y130        LUT6 (Prop_lut6_I2_O)        0.124    33.348 r  my_computer/my_datapath/reg_WD/mem[218][1]_i_2/O
                         net (fo=1, routed)           0.483    33.831    my_computer/my_controller/mem_reg[218][1]
    SLICE_X70Y130        LUT4 (Prop_lut4_I2_O)        0.116    33.947 r  my_computer/my_controller/mem[218][1]_i_1/O
                         net (fo=1, routed)           0.000    33.947    my_computer/my_datapath/IDMemory/mem_reg[218][7]_0[1]
    SLICE_X70Y130        FDRE                                         r  my_computer/my_datapath/IDMemory/mem_reg[218][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/my_controller/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/my_datapath/IDMemory/mem_reg[26][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.923ns  (logic 3.875ns (11.423%)  route 30.048ns (88.577%))
  Logic Levels:           19  (CARRY4=2 FDRE=1 LUT3=2 LUT4=3 LUT5=5 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y117        FDRE                         0.000     0.000 r  my_computer/my_controller/FSM_onehot_state_reg[3]/C
    SLICE_X34Y117        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_computer/my_controller/FSM_onehot_state_reg[3]/Q
                         net (fo=9, routed)           1.605     2.123    my_computer/my_controller/FSM_onehot_state_reg_n_0_[3]
    SLICE_X45Y113        LUT4 (Prop_lut4_I1_O)        0.124     2.247 r  my_computer/my_controller/OUT[18]_i_12/O
                         net (fo=84, routed)          3.264     5.511    my_computer/my_datapath/reg_INST/ALUSrcB[0]
    SLICE_X33Y103        LUT5 (Prop_lut5_I4_O)        0.124     5.635 r  my_computer/my_datapath/reg_INST/OUT[31]_i_86__0/O
                         net (fo=24, routed)          1.758     7.394    my_computer/my_datapath/reg_INST/OUT_reg[23]_8
    SLICE_X34Y100        LUT6 (Prop_lut6_I3_O)        0.124     7.518 r  my_computer/my_datapath/reg_INST/OUT[12]_i_22/O
                         net (fo=5, routed)           1.103     8.620    my_computer/my_datapath/reg_INST/OUT[12]_i_22_n_0
    SLICE_X39Y96         LUT5 (Prop_lut5_I0_O)        0.124     8.744 r  my_computer/my_datapath/reg_INST/OUT[31]_i_80__0/O
                         net (fo=8, routed)           0.991     9.735    my_computer/my_datapath/reg_INST/OUT[31]_i_80__0_n_0
    SLICE_X39Y95         LUT5 (Prop_lut5_I2_O)        0.124     9.859 r  my_computer/my_datapath/reg_INST/OUT[2]_i_13/O
                         net (fo=2, routed)           1.090    10.949    my_computer/my_datapath/reg_INST/OUT[2]_i_13_n_0
    SLICE_X42Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.073 r  my_computer/my_datapath/reg_INST/OUT[2]_i_8__0/O
                         net (fo=1, routed)           0.929    12.002    my_computer/my_datapath/reg_INST/OUT[2]_i_8__0_n_0
    SLICE_X44Y97         LUT5 (Prop_lut5_I1_O)        0.124    12.126 r  my_computer/my_datapath/reg_INST/OUT[2]_i_5__2/O
                         net (fo=10, routed)          1.527    13.653    my_computer/my_datapath/reg_A/DI[2]
    SLICE_X40Y103        LUT4 (Prop_lut4_I3_O)        0.124    13.777 r  my_computer/my_datapath/reg_A/OUT[3]_i_37/O
                         net (fo=1, routed)           0.000    13.777    my_computer/my_datapath/reg_PC/OUT[0]_i_3_1[1]
    SLICE_X40Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.175 r  my_computer/my_datapath/reg_PC/OUT_reg[3]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    14.175    my_computer/my_datapath/reg_PC/OUT_reg[3]_i_8__0_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.509 r  my_computer/my_datapath/reg_PC/OUT_reg[7]_i_8__0/O[1]
                         net (fo=1, routed)           1.041    15.550    my_computer/my_datapath/reg_PC/OUT_reg[7]_i_8__0_n_6
    SLICE_X43Y104        LUT6 (Prop_lut6_I3_O)        0.303    15.853 r  my_computer/my_datapath/reg_PC/OUT[5]_i_3/O
                         net (fo=2, routed)           0.956    16.809    my_computer/my_controller/OUT_reg[5]_2
    SLICE_X51Y104        LUT5 (Prop_lut5_I2_O)        0.124    16.933 r  my_computer/my_controller/OUT[5]_i_1__0/O
                         net (fo=3, routed)           1.026    17.959    my_computer/my_controller/I92[5]
    SLICE_X50Y109        LUT6 (Prop_lut6_I5_O)        0.124    18.083 r  my_computer/my_controller/OUT[5]_i_1__1/O
                         net (fo=17, routed)          1.172    19.254    my_computer/my_controller/Result[5]
    SLICE_X49Y119        LUT4 (Prop_lut4_I2_O)        0.153    19.407 r  my_computer/my_controller/mem[204][7]_i_4/O
                         net (fo=124, routed)         9.311    28.718    my_computer/my_controller/mem[204][7]_i_4_n_0
    SLICE_X34Y134        LUT3 (Prop_lut3_I2_O)        0.353    29.071 r  my_computer/my_controller/mem[60][7]_i_3/O
                         net (fo=13, routed)          2.051    31.123    my_computer/my_controller/mem[60][7]_i_3_n_0
    SLICE_X54Y135        LUT6 (Prop_lut6_I5_O)        0.328    31.451 r  my_computer/my_controller/mem[26][7]_i_11/O
                         net (fo=8, routed)           1.752    33.202    my_computer/my_datapath/reg_WD/mem_reg[26][0]_0
    SLICE_X39Y130        LUT6 (Prop_lut6_I4_O)        0.124    33.326 r  my_computer/my_datapath/reg_WD/mem[26][2]_i_2/O
                         net (fo=1, routed)           0.473    33.799    my_computer/my_controller/mem_reg[26][2]
    SLICE_X39Y130        LUT3 (Prop_lut3_I1_O)        0.124    33.923 r  my_computer/my_controller/mem[26][2]_i_1/O
                         net (fo=1, routed)           0.000    33.923    my_computer/my_datapath/IDMemory/mem_reg[26][2]_0
    SLICE_X39Y130        FDRE                                         r  my_computer/my_datapath/IDMemory/mem_reg[26][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/my_controller/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/my_datapath/IDMemory/mem_reg[26][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.907ns  (logic 3.875ns (11.428%)  route 30.032ns (88.572%))
  Logic Levels:           19  (CARRY4=2 FDRE=1 LUT3=2 LUT4=3 LUT5=5 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y117        FDRE                         0.000     0.000 r  my_computer/my_controller/FSM_onehot_state_reg[3]/C
    SLICE_X34Y117        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_computer/my_controller/FSM_onehot_state_reg[3]/Q
                         net (fo=9, routed)           1.605     2.123    my_computer/my_controller/FSM_onehot_state_reg_n_0_[3]
    SLICE_X45Y113        LUT4 (Prop_lut4_I1_O)        0.124     2.247 r  my_computer/my_controller/OUT[18]_i_12/O
                         net (fo=84, routed)          3.264     5.511    my_computer/my_datapath/reg_INST/ALUSrcB[0]
    SLICE_X33Y103        LUT5 (Prop_lut5_I4_O)        0.124     5.635 r  my_computer/my_datapath/reg_INST/OUT[31]_i_86__0/O
                         net (fo=24, routed)          1.758     7.394    my_computer/my_datapath/reg_INST/OUT_reg[23]_8
    SLICE_X34Y100        LUT6 (Prop_lut6_I3_O)        0.124     7.518 r  my_computer/my_datapath/reg_INST/OUT[12]_i_22/O
                         net (fo=5, routed)           1.103     8.620    my_computer/my_datapath/reg_INST/OUT[12]_i_22_n_0
    SLICE_X39Y96         LUT5 (Prop_lut5_I0_O)        0.124     8.744 r  my_computer/my_datapath/reg_INST/OUT[31]_i_80__0/O
                         net (fo=8, routed)           0.991     9.735    my_computer/my_datapath/reg_INST/OUT[31]_i_80__0_n_0
    SLICE_X39Y95         LUT5 (Prop_lut5_I2_O)        0.124     9.859 r  my_computer/my_datapath/reg_INST/OUT[2]_i_13/O
                         net (fo=2, routed)           1.090    10.949    my_computer/my_datapath/reg_INST/OUT[2]_i_13_n_0
    SLICE_X42Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.073 r  my_computer/my_datapath/reg_INST/OUT[2]_i_8__0/O
                         net (fo=1, routed)           0.929    12.002    my_computer/my_datapath/reg_INST/OUT[2]_i_8__0_n_0
    SLICE_X44Y97         LUT5 (Prop_lut5_I1_O)        0.124    12.126 r  my_computer/my_datapath/reg_INST/OUT[2]_i_5__2/O
                         net (fo=10, routed)          1.527    13.653    my_computer/my_datapath/reg_A/DI[2]
    SLICE_X40Y103        LUT4 (Prop_lut4_I3_O)        0.124    13.777 r  my_computer/my_datapath/reg_A/OUT[3]_i_37/O
                         net (fo=1, routed)           0.000    13.777    my_computer/my_datapath/reg_PC/OUT[0]_i_3_1[1]
    SLICE_X40Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.175 r  my_computer/my_datapath/reg_PC/OUT_reg[3]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    14.175    my_computer/my_datapath/reg_PC/OUT_reg[3]_i_8__0_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.509 r  my_computer/my_datapath/reg_PC/OUT_reg[7]_i_8__0/O[1]
                         net (fo=1, routed)           1.041    15.550    my_computer/my_datapath/reg_PC/OUT_reg[7]_i_8__0_n_6
    SLICE_X43Y104        LUT6 (Prop_lut6_I3_O)        0.303    15.853 r  my_computer/my_datapath/reg_PC/OUT[5]_i_3/O
                         net (fo=2, routed)           0.956    16.809    my_computer/my_controller/OUT_reg[5]_2
    SLICE_X51Y104        LUT5 (Prop_lut5_I2_O)        0.124    16.933 r  my_computer/my_controller/OUT[5]_i_1__0/O
                         net (fo=3, routed)           1.026    17.959    my_computer/my_controller/I92[5]
    SLICE_X50Y109        LUT6 (Prop_lut6_I5_O)        0.124    18.083 r  my_computer/my_controller/OUT[5]_i_1__1/O
                         net (fo=17, routed)          1.172    19.254    my_computer/my_controller/Result[5]
    SLICE_X49Y119        LUT4 (Prop_lut4_I2_O)        0.153    19.407 r  my_computer/my_controller/mem[204][7]_i_4/O
                         net (fo=124, routed)         9.311    28.718    my_computer/my_controller/mem[204][7]_i_4_n_0
    SLICE_X34Y134        LUT3 (Prop_lut3_I2_O)        0.353    29.071 r  my_computer/my_controller/mem[60][7]_i_3/O
                         net (fo=13, routed)          2.051    31.123    my_computer/my_controller/mem[60][7]_i_3_n_0
    SLICE_X54Y135        LUT6 (Prop_lut6_I5_O)        0.328    31.451 r  my_computer/my_controller/mem[26][7]_i_11/O
                         net (fo=8, routed)           1.757    33.207    my_computer/my_datapath/reg_WD/mem_reg[26][0]_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I4_O)        0.124    33.331 r  my_computer/my_datapath/reg_WD/mem[26][4]_i_2/O
                         net (fo=1, routed)           0.452    33.783    my_computer/my_controller/mem_reg[26][4]
    SLICE_X38Y129        LUT3 (Prop_lut3_I1_O)        0.124    33.907 r  my_computer/my_controller/mem[26][4]_i_1/O
                         net (fo=1, routed)           0.000    33.907    my_computer/my_datapath/IDMemory/mem_reg[26][4]_0
    SLICE_X38Y129        FDRE                                         r  my_computer/my_datapath/IDMemory/mem_reg[26][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/my_controller/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/my_datapath/IDMemory/mem_reg[218][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.835ns  (logic 3.875ns (11.453%)  route 29.960ns (88.547%))
  Logic Levels:           19  (CARRY4=2 FDRE=1 LUT3=1 LUT4=4 LUT5=5 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y117        FDRE                         0.000     0.000 r  my_computer/my_controller/FSM_onehot_state_reg[3]/C
    SLICE_X34Y117        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_computer/my_controller/FSM_onehot_state_reg[3]/Q
                         net (fo=9, routed)           1.605     2.123    my_computer/my_controller/FSM_onehot_state_reg_n_0_[3]
    SLICE_X45Y113        LUT4 (Prop_lut4_I1_O)        0.124     2.247 r  my_computer/my_controller/OUT[18]_i_12/O
                         net (fo=84, routed)          3.264     5.511    my_computer/my_datapath/reg_INST/ALUSrcB[0]
    SLICE_X33Y103        LUT5 (Prop_lut5_I4_O)        0.124     5.635 r  my_computer/my_datapath/reg_INST/OUT[31]_i_86__0/O
                         net (fo=24, routed)          1.758     7.394    my_computer/my_datapath/reg_INST/OUT_reg[23]_8
    SLICE_X34Y100        LUT6 (Prop_lut6_I3_O)        0.124     7.518 r  my_computer/my_datapath/reg_INST/OUT[12]_i_22/O
                         net (fo=5, routed)           1.103     8.620    my_computer/my_datapath/reg_INST/OUT[12]_i_22_n_0
    SLICE_X39Y96         LUT5 (Prop_lut5_I0_O)        0.124     8.744 r  my_computer/my_datapath/reg_INST/OUT[31]_i_80__0/O
                         net (fo=8, routed)           0.991     9.735    my_computer/my_datapath/reg_INST/OUT[31]_i_80__0_n_0
    SLICE_X39Y95         LUT5 (Prop_lut5_I2_O)        0.124     9.859 r  my_computer/my_datapath/reg_INST/OUT[2]_i_13/O
                         net (fo=2, routed)           1.090    10.949    my_computer/my_datapath/reg_INST/OUT[2]_i_13_n_0
    SLICE_X42Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.073 r  my_computer/my_datapath/reg_INST/OUT[2]_i_8__0/O
                         net (fo=1, routed)           0.929    12.002    my_computer/my_datapath/reg_INST/OUT[2]_i_8__0_n_0
    SLICE_X44Y97         LUT5 (Prop_lut5_I1_O)        0.124    12.126 r  my_computer/my_datapath/reg_INST/OUT[2]_i_5__2/O
                         net (fo=10, routed)          1.527    13.653    my_computer/my_datapath/reg_A/DI[2]
    SLICE_X40Y103        LUT4 (Prop_lut4_I3_O)        0.124    13.777 r  my_computer/my_datapath/reg_A/OUT[3]_i_37/O
                         net (fo=1, routed)           0.000    13.777    my_computer/my_datapath/reg_PC/OUT[0]_i_3_1[1]
    SLICE_X40Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.175 r  my_computer/my_datapath/reg_PC/OUT_reg[3]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    14.175    my_computer/my_datapath/reg_PC/OUT_reg[3]_i_8__0_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.509 r  my_computer/my_datapath/reg_PC/OUT_reg[7]_i_8__0/O[1]
                         net (fo=1, routed)           1.041    15.550    my_computer/my_datapath/reg_PC/OUT_reg[7]_i_8__0_n_6
    SLICE_X43Y104        LUT6 (Prop_lut6_I3_O)        0.303    15.853 r  my_computer/my_datapath/reg_PC/OUT[5]_i_3/O
                         net (fo=2, routed)           0.956    16.809    my_computer/my_controller/OUT_reg[5]_2
    SLICE_X51Y104        LUT5 (Prop_lut5_I2_O)        0.124    16.933 r  my_computer/my_controller/OUT[5]_i_1__0/O
                         net (fo=3, routed)           1.026    17.959    my_computer/my_controller/I92[5]
    SLICE_X50Y109        LUT6 (Prop_lut6_I5_O)        0.124    18.083 r  my_computer/my_controller/OUT[5]_i_1__1/O
                         net (fo=17, routed)          1.172    19.254    my_computer/my_controller/Result[5]
    SLICE_X49Y119        LUT4 (Prop_lut4_I2_O)        0.153    19.407 r  my_computer/my_controller/mem[204][7]_i_4/O
                         net (fo=124, routed)         9.311    28.718    my_computer/my_controller/mem[204][7]_i_4_n_0
    SLICE_X34Y134        LUT3 (Prop_lut3_I2_O)        0.353    29.071 r  my_computer/my_controller/mem[60][7]_i_3/O
                         net (fo=13, routed)          2.916    31.987    my_computer/my_controller/mem[60][7]_i_3_n_0
    SLICE_X71Y131        LUT6 (Prop_lut6_I1_O)        0.328    32.315 r  my_computer/my_controller/mem[218][7]_i_8/O
                         net (fo=8, routed)           0.616    32.932    my_computer/my_datapath/reg_WD/mem_reg[218][7]
    SLICE_X69Y130        LUT6 (Prop_lut6_I2_O)        0.124    33.056 r  my_computer/my_datapath/reg_WD/mem[218][0]_i_2/O
                         net (fo=1, routed)           0.655    33.710    my_computer/my_controller/mem_reg[218][0]
    SLICE_X70Y130        LUT4 (Prop_lut4_I2_O)        0.124    33.834 r  my_computer/my_controller/mem[218][0]_i_1/O
                         net (fo=1, routed)           0.000    33.834    my_computer/my_datapath/IDMemory/mem_reg[218][7]_0[0]
    SLICE_X70Y130        FDRE                                         r  my_computer/my_datapath/IDMemory/mem_reg[218][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/my_controller/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/my_datapath/IDMemory/mem_reg[222][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.781ns  (logic 3.903ns (11.554%)  route 29.878ns (88.446%))
  Logic Levels:           19  (CARRY4=2 FDRE=1 LUT3=1 LUT4=4 LUT5=5 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y117        FDRE                         0.000     0.000 r  my_computer/my_controller/FSM_onehot_state_reg[3]/C
    SLICE_X34Y117        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_computer/my_controller/FSM_onehot_state_reg[3]/Q
                         net (fo=9, routed)           1.605     2.123    my_computer/my_controller/FSM_onehot_state_reg_n_0_[3]
    SLICE_X45Y113        LUT4 (Prop_lut4_I1_O)        0.124     2.247 r  my_computer/my_controller/OUT[18]_i_12/O
                         net (fo=84, routed)          3.264     5.511    my_computer/my_datapath/reg_INST/ALUSrcB[0]
    SLICE_X33Y103        LUT5 (Prop_lut5_I4_O)        0.124     5.635 r  my_computer/my_datapath/reg_INST/OUT[31]_i_86__0/O
                         net (fo=24, routed)          1.758     7.394    my_computer/my_datapath/reg_INST/OUT_reg[23]_8
    SLICE_X34Y100        LUT6 (Prop_lut6_I3_O)        0.124     7.518 r  my_computer/my_datapath/reg_INST/OUT[12]_i_22/O
                         net (fo=5, routed)           1.103     8.620    my_computer/my_datapath/reg_INST/OUT[12]_i_22_n_0
    SLICE_X39Y96         LUT5 (Prop_lut5_I0_O)        0.124     8.744 r  my_computer/my_datapath/reg_INST/OUT[31]_i_80__0/O
                         net (fo=8, routed)           0.991     9.735    my_computer/my_datapath/reg_INST/OUT[31]_i_80__0_n_0
    SLICE_X39Y95         LUT5 (Prop_lut5_I2_O)        0.124     9.859 r  my_computer/my_datapath/reg_INST/OUT[2]_i_13/O
                         net (fo=2, routed)           1.090    10.949    my_computer/my_datapath/reg_INST/OUT[2]_i_13_n_0
    SLICE_X42Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.073 r  my_computer/my_datapath/reg_INST/OUT[2]_i_8__0/O
                         net (fo=1, routed)           0.929    12.002    my_computer/my_datapath/reg_INST/OUT[2]_i_8__0_n_0
    SLICE_X44Y97         LUT5 (Prop_lut5_I1_O)        0.124    12.126 r  my_computer/my_datapath/reg_INST/OUT[2]_i_5__2/O
                         net (fo=10, routed)          1.527    13.653    my_computer/my_datapath/reg_A/DI[2]
    SLICE_X40Y103        LUT4 (Prop_lut4_I3_O)        0.124    13.777 r  my_computer/my_datapath/reg_A/OUT[3]_i_37/O
                         net (fo=1, routed)           0.000    13.777    my_computer/my_datapath/reg_PC/OUT[0]_i_3_1[1]
    SLICE_X40Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.175 r  my_computer/my_datapath/reg_PC/OUT_reg[3]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    14.175    my_computer/my_datapath/reg_PC/OUT_reg[3]_i_8__0_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.509 r  my_computer/my_datapath/reg_PC/OUT_reg[7]_i_8__0/O[1]
                         net (fo=1, routed)           1.041    15.550    my_computer/my_datapath/reg_PC/OUT_reg[7]_i_8__0_n_6
    SLICE_X43Y104        LUT6 (Prop_lut6_I3_O)        0.303    15.853 r  my_computer/my_datapath/reg_PC/OUT[5]_i_3/O
                         net (fo=2, routed)           0.956    16.809    my_computer/my_controller/OUT_reg[5]_2
    SLICE_X51Y104        LUT5 (Prop_lut5_I2_O)        0.124    16.933 r  my_computer/my_controller/OUT[5]_i_1__0/O
                         net (fo=3, routed)           1.026    17.959    my_computer/my_controller/I92[5]
    SLICE_X50Y109        LUT6 (Prop_lut6_I5_O)        0.124    18.083 r  my_computer/my_controller/OUT[5]_i_1__1/O
                         net (fo=17, routed)          1.172    19.254    my_computer/my_controller/Result[5]
    SLICE_X49Y119        LUT4 (Prop_lut4_I2_O)        0.153    19.407 r  my_computer/my_controller/mem[204][7]_i_4/O
                         net (fo=124, routed)         9.311    28.718    my_computer/my_controller/mem[204][7]_i_4_n_0
    SLICE_X34Y134        LUT3 (Prop_lut3_I2_O)        0.353    29.071 r  my_computer/my_controller/mem[60][7]_i_3/O
                         net (fo=13, routed)          1.865    30.937    my_computer/my_controller/mem[60][7]_i_3_n_0
    SLICE_X56Y135        LUT6 (Prop_lut6_I3_O)        0.328    31.265 r  my_computer/my_controller/mem[222][7]_i_8/O
                         net (fo=8, routed)           1.575    32.840    my_computer/my_datapath/reg_WD/mem_reg[222][0]
    SLICE_X57Y132        LUT6 (Prop_lut6_I2_O)        0.124    32.964 r  my_computer/my_datapath/reg_WD/mem[222][1]_i_2/O
                         net (fo=1, routed)           0.665    33.629    my_computer/my_controller/mem_reg[222][1]
    SLICE_X57Y132        LUT4 (Prop_lut4_I2_O)        0.152    33.781 r  my_computer/my_controller/mem[222][1]_i_1/O
                         net (fo=1, routed)           0.000    33.781    my_computer/my_datapath/IDMemory/mem_reg[222][7]_0[1]
    SLICE_X57Y132        FDRE                                         r  my_computer/my_datapath/IDMemory/mem_reg[222][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/my_controller/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/my_datapath/IDMemory/mem_reg[26][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.733ns  (logic 3.903ns (11.570%)  route 29.830ns (88.430%))
  Logic Levels:           19  (CARRY4=2 FDRE=1 LUT3=2 LUT4=3 LUT5=5 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y117        FDRE                         0.000     0.000 r  my_computer/my_controller/FSM_onehot_state_reg[3]/C
    SLICE_X34Y117        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_computer/my_controller/FSM_onehot_state_reg[3]/Q
                         net (fo=9, routed)           1.605     2.123    my_computer/my_controller/FSM_onehot_state_reg_n_0_[3]
    SLICE_X45Y113        LUT4 (Prop_lut4_I1_O)        0.124     2.247 r  my_computer/my_controller/OUT[18]_i_12/O
                         net (fo=84, routed)          3.264     5.511    my_computer/my_datapath/reg_INST/ALUSrcB[0]
    SLICE_X33Y103        LUT5 (Prop_lut5_I4_O)        0.124     5.635 r  my_computer/my_datapath/reg_INST/OUT[31]_i_86__0/O
                         net (fo=24, routed)          1.758     7.394    my_computer/my_datapath/reg_INST/OUT_reg[23]_8
    SLICE_X34Y100        LUT6 (Prop_lut6_I3_O)        0.124     7.518 r  my_computer/my_datapath/reg_INST/OUT[12]_i_22/O
                         net (fo=5, routed)           1.103     8.620    my_computer/my_datapath/reg_INST/OUT[12]_i_22_n_0
    SLICE_X39Y96         LUT5 (Prop_lut5_I0_O)        0.124     8.744 r  my_computer/my_datapath/reg_INST/OUT[31]_i_80__0/O
                         net (fo=8, routed)           0.991     9.735    my_computer/my_datapath/reg_INST/OUT[31]_i_80__0_n_0
    SLICE_X39Y95         LUT5 (Prop_lut5_I2_O)        0.124     9.859 r  my_computer/my_datapath/reg_INST/OUT[2]_i_13/O
                         net (fo=2, routed)           1.090    10.949    my_computer/my_datapath/reg_INST/OUT[2]_i_13_n_0
    SLICE_X42Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.073 r  my_computer/my_datapath/reg_INST/OUT[2]_i_8__0/O
                         net (fo=1, routed)           0.929    12.002    my_computer/my_datapath/reg_INST/OUT[2]_i_8__0_n_0
    SLICE_X44Y97         LUT5 (Prop_lut5_I1_O)        0.124    12.126 r  my_computer/my_datapath/reg_INST/OUT[2]_i_5__2/O
                         net (fo=10, routed)          1.527    13.653    my_computer/my_datapath/reg_A/DI[2]
    SLICE_X40Y103        LUT4 (Prop_lut4_I3_O)        0.124    13.777 r  my_computer/my_datapath/reg_A/OUT[3]_i_37/O
                         net (fo=1, routed)           0.000    13.777    my_computer/my_datapath/reg_PC/OUT[0]_i_3_1[1]
    SLICE_X40Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.175 r  my_computer/my_datapath/reg_PC/OUT_reg[3]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    14.175    my_computer/my_datapath/reg_PC/OUT_reg[3]_i_8__0_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.509 r  my_computer/my_datapath/reg_PC/OUT_reg[7]_i_8__0/O[1]
                         net (fo=1, routed)           1.041    15.550    my_computer/my_datapath/reg_PC/OUT_reg[7]_i_8__0_n_6
    SLICE_X43Y104        LUT6 (Prop_lut6_I3_O)        0.303    15.853 r  my_computer/my_datapath/reg_PC/OUT[5]_i_3/O
                         net (fo=2, routed)           0.956    16.809    my_computer/my_controller/OUT_reg[5]_2
    SLICE_X51Y104        LUT5 (Prop_lut5_I2_O)        0.124    16.933 r  my_computer/my_controller/OUT[5]_i_1__0/O
                         net (fo=3, routed)           1.026    17.959    my_computer/my_controller/I92[5]
    SLICE_X50Y109        LUT6 (Prop_lut6_I5_O)        0.124    18.083 r  my_computer/my_controller/OUT[5]_i_1__1/O
                         net (fo=17, routed)          1.172    19.254    my_computer/my_controller/Result[5]
    SLICE_X49Y119        LUT4 (Prop_lut4_I2_O)        0.153    19.407 r  my_computer/my_controller/mem[204][7]_i_4/O
                         net (fo=124, routed)         9.311    28.718    my_computer/my_controller/mem[204][7]_i_4_n_0
    SLICE_X34Y134        LUT3 (Prop_lut3_I2_O)        0.353    29.071 r  my_computer/my_controller/mem[60][7]_i_3/O
                         net (fo=13, routed)          2.051    31.123    my_computer/my_controller/mem[60][7]_i_3_n_0
    SLICE_X54Y135        LUT6 (Prop_lut6_I5_O)        0.328    31.451 r  my_computer/my_controller/mem[26][7]_i_11/O
                         net (fo=8, routed)           1.339    32.790    my_computer/my_datapath/reg_WD/mem_reg[26][0]_0
    SLICE_X39Y129        LUT6 (Prop_lut6_I4_O)        0.124    32.914 r  my_computer/my_datapath/reg_WD/mem[26][7]_i_7/O
                         net (fo=1, routed)           0.667    33.581    my_computer/my_controller/mem_reg[26][7]
    SLICE_X39Y129        LUT3 (Prop_lut3_I1_O)        0.152    33.733 r  my_computer/my_controller/mem[26][7]_i_3/O
                         net (fo=1, routed)           0.000    33.733    my_computer/my_datapath/IDMemory/mem_reg[26][7]_1
    SLICE_X39Y129        FDRE                                         r  my_computer/my_datapath/IDMemory/mem_reg[26][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/my_controller/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/my_datapath/IDMemory/mem_reg[26][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.713ns  (logic 3.875ns (11.494%)  route 29.838ns (88.506%))
  Logic Levels:           19  (CARRY4=2 FDRE=1 LUT3=2 LUT4=3 LUT5=5 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y117        FDRE                         0.000     0.000 r  my_computer/my_controller/FSM_onehot_state_reg[3]/C
    SLICE_X34Y117        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_computer/my_controller/FSM_onehot_state_reg[3]/Q
                         net (fo=9, routed)           1.605     2.123    my_computer/my_controller/FSM_onehot_state_reg_n_0_[3]
    SLICE_X45Y113        LUT4 (Prop_lut4_I1_O)        0.124     2.247 r  my_computer/my_controller/OUT[18]_i_12/O
                         net (fo=84, routed)          3.264     5.511    my_computer/my_datapath/reg_INST/ALUSrcB[0]
    SLICE_X33Y103        LUT5 (Prop_lut5_I4_O)        0.124     5.635 r  my_computer/my_datapath/reg_INST/OUT[31]_i_86__0/O
                         net (fo=24, routed)          1.758     7.394    my_computer/my_datapath/reg_INST/OUT_reg[23]_8
    SLICE_X34Y100        LUT6 (Prop_lut6_I3_O)        0.124     7.518 r  my_computer/my_datapath/reg_INST/OUT[12]_i_22/O
                         net (fo=5, routed)           1.103     8.620    my_computer/my_datapath/reg_INST/OUT[12]_i_22_n_0
    SLICE_X39Y96         LUT5 (Prop_lut5_I0_O)        0.124     8.744 r  my_computer/my_datapath/reg_INST/OUT[31]_i_80__0/O
                         net (fo=8, routed)           0.991     9.735    my_computer/my_datapath/reg_INST/OUT[31]_i_80__0_n_0
    SLICE_X39Y95         LUT5 (Prop_lut5_I2_O)        0.124     9.859 r  my_computer/my_datapath/reg_INST/OUT[2]_i_13/O
                         net (fo=2, routed)           1.090    10.949    my_computer/my_datapath/reg_INST/OUT[2]_i_13_n_0
    SLICE_X42Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.073 r  my_computer/my_datapath/reg_INST/OUT[2]_i_8__0/O
                         net (fo=1, routed)           0.929    12.002    my_computer/my_datapath/reg_INST/OUT[2]_i_8__0_n_0
    SLICE_X44Y97         LUT5 (Prop_lut5_I1_O)        0.124    12.126 r  my_computer/my_datapath/reg_INST/OUT[2]_i_5__2/O
                         net (fo=10, routed)          1.527    13.653    my_computer/my_datapath/reg_A/DI[2]
    SLICE_X40Y103        LUT4 (Prop_lut4_I3_O)        0.124    13.777 r  my_computer/my_datapath/reg_A/OUT[3]_i_37/O
                         net (fo=1, routed)           0.000    13.777    my_computer/my_datapath/reg_PC/OUT[0]_i_3_1[1]
    SLICE_X40Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.175 r  my_computer/my_datapath/reg_PC/OUT_reg[3]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    14.175    my_computer/my_datapath/reg_PC/OUT_reg[3]_i_8__0_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.509 r  my_computer/my_datapath/reg_PC/OUT_reg[7]_i_8__0/O[1]
                         net (fo=1, routed)           1.041    15.550    my_computer/my_datapath/reg_PC/OUT_reg[7]_i_8__0_n_6
    SLICE_X43Y104        LUT6 (Prop_lut6_I3_O)        0.303    15.853 r  my_computer/my_datapath/reg_PC/OUT[5]_i_3/O
                         net (fo=2, routed)           0.956    16.809    my_computer/my_controller/OUT_reg[5]_2
    SLICE_X51Y104        LUT5 (Prop_lut5_I2_O)        0.124    16.933 r  my_computer/my_controller/OUT[5]_i_1__0/O
                         net (fo=3, routed)           1.026    17.959    my_computer/my_controller/I92[5]
    SLICE_X50Y109        LUT6 (Prop_lut6_I5_O)        0.124    18.083 r  my_computer/my_controller/OUT[5]_i_1__1/O
                         net (fo=17, routed)          1.172    19.254    my_computer/my_controller/Result[5]
    SLICE_X49Y119        LUT4 (Prop_lut4_I2_O)        0.153    19.407 r  my_computer/my_controller/mem[204][7]_i_4/O
                         net (fo=124, routed)         9.311    28.718    my_computer/my_controller/mem[204][7]_i_4_n_0
    SLICE_X34Y134        LUT3 (Prop_lut3_I2_O)        0.353    29.071 r  my_computer/my_controller/mem[60][7]_i_3/O
                         net (fo=13, routed)          2.051    31.123    my_computer/my_controller/mem[60][7]_i_3_n_0
    SLICE_X54Y135        LUT6 (Prop_lut6_I5_O)        0.328    31.451 r  my_computer/my_controller/mem[26][7]_i_11/O
                         net (fo=8, routed)           1.358    32.809    my_computer/my_datapath/reg_WD/mem_reg[26][0]_0
    SLICE_X38Y130        LUT6 (Prop_lut6_I4_O)        0.124    32.933 r  my_computer/my_datapath/reg_WD/mem[26][0]_i_2/O
                         net (fo=1, routed)           0.656    33.589    my_computer/my_controller/mem_reg[26][0]
    SLICE_X39Y130        LUT3 (Prop_lut3_I1_O)        0.124    33.713 r  my_computer/my_controller/mem[26][0]_i_1/O
                         net (fo=1, routed)           0.000    33.713    my_computer/my_datapath/IDMemory/mem_reg[26][0]_1
    SLICE_X39Y130        FDRE                                         r  my_computer/my_datapath/IDMemory/mem_reg[26][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/my_controller/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/my_datapath/IDMemory/mem_reg[218][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.685ns  (logic 3.875ns (11.504%)  route 29.810ns (88.496%))
  Logic Levels:           19  (CARRY4=2 FDRE=1 LUT3=1 LUT4=4 LUT5=5 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y117        FDRE                         0.000     0.000 r  my_computer/my_controller/FSM_onehot_state_reg[3]/C
    SLICE_X34Y117        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_computer/my_controller/FSM_onehot_state_reg[3]/Q
                         net (fo=9, routed)           1.605     2.123    my_computer/my_controller/FSM_onehot_state_reg_n_0_[3]
    SLICE_X45Y113        LUT4 (Prop_lut4_I1_O)        0.124     2.247 r  my_computer/my_controller/OUT[18]_i_12/O
                         net (fo=84, routed)          3.264     5.511    my_computer/my_datapath/reg_INST/ALUSrcB[0]
    SLICE_X33Y103        LUT5 (Prop_lut5_I4_O)        0.124     5.635 r  my_computer/my_datapath/reg_INST/OUT[31]_i_86__0/O
                         net (fo=24, routed)          1.758     7.394    my_computer/my_datapath/reg_INST/OUT_reg[23]_8
    SLICE_X34Y100        LUT6 (Prop_lut6_I3_O)        0.124     7.518 r  my_computer/my_datapath/reg_INST/OUT[12]_i_22/O
                         net (fo=5, routed)           1.103     8.620    my_computer/my_datapath/reg_INST/OUT[12]_i_22_n_0
    SLICE_X39Y96         LUT5 (Prop_lut5_I0_O)        0.124     8.744 r  my_computer/my_datapath/reg_INST/OUT[31]_i_80__0/O
                         net (fo=8, routed)           0.991     9.735    my_computer/my_datapath/reg_INST/OUT[31]_i_80__0_n_0
    SLICE_X39Y95         LUT5 (Prop_lut5_I2_O)        0.124     9.859 r  my_computer/my_datapath/reg_INST/OUT[2]_i_13/O
                         net (fo=2, routed)           1.090    10.949    my_computer/my_datapath/reg_INST/OUT[2]_i_13_n_0
    SLICE_X42Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.073 r  my_computer/my_datapath/reg_INST/OUT[2]_i_8__0/O
                         net (fo=1, routed)           0.929    12.002    my_computer/my_datapath/reg_INST/OUT[2]_i_8__0_n_0
    SLICE_X44Y97         LUT5 (Prop_lut5_I1_O)        0.124    12.126 r  my_computer/my_datapath/reg_INST/OUT[2]_i_5__2/O
                         net (fo=10, routed)          1.527    13.653    my_computer/my_datapath/reg_A/DI[2]
    SLICE_X40Y103        LUT4 (Prop_lut4_I3_O)        0.124    13.777 r  my_computer/my_datapath/reg_A/OUT[3]_i_37/O
                         net (fo=1, routed)           0.000    13.777    my_computer/my_datapath/reg_PC/OUT[0]_i_3_1[1]
    SLICE_X40Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.175 r  my_computer/my_datapath/reg_PC/OUT_reg[3]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    14.175    my_computer/my_datapath/reg_PC/OUT_reg[3]_i_8__0_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.509 r  my_computer/my_datapath/reg_PC/OUT_reg[7]_i_8__0/O[1]
                         net (fo=1, routed)           1.041    15.550    my_computer/my_datapath/reg_PC/OUT_reg[7]_i_8__0_n_6
    SLICE_X43Y104        LUT6 (Prop_lut6_I3_O)        0.303    15.853 r  my_computer/my_datapath/reg_PC/OUT[5]_i_3/O
                         net (fo=2, routed)           0.956    16.809    my_computer/my_controller/OUT_reg[5]_2
    SLICE_X51Y104        LUT5 (Prop_lut5_I2_O)        0.124    16.933 r  my_computer/my_controller/OUT[5]_i_1__0/O
                         net (fo=3, routed)           1.026    17.959    my_computer/my_controller/I92[5]
    SLICE_X50Y109        LUT6 (Prop_lut6_I5_O)        0.124    18.083 r  my_computer/my_controller/OUT[5]_i_1__1/O
                         net (fo=17, routed)          1.172    19.254    my_computer/my_controller/Result[5]
    SLICE_X49Y119        LUT4 (Prop_lut4_I2_O)        0.153    19.407 r  my_computer/my_controller/mem[204][7]_i_4/O
                         net (fo=124, routed)         9.311    28.718    my_computer/my_controller/mem[204][7]_i_4_n_0
    SLICE_X34Y134        LUT3 (Prop_lut3_I2_O)        0.353    29.071 r  my_computer/my_controller/mem[60][7]_i_3/O
                         net (fo=13, routed)          2.916    31.987    my_computer/my_controller/mem[60][7]_i_3_n_0
    SLICE_X71Y131        LUT6 (Prop_lut6_I1_O)        0.328    32.315 r  my_computer/my_controller/mem[218][7]_i_8/O
                         net (fo=8, routed)           0.334    32.650    my_computer/my_datapath/reg_WD/mem_reg[218][7]
    SLICE_X69Y130        LUT6 (Prop_lut6_I2_O)        0.124    32.774 r  my_computer/my_datapath/reg_WD/mem[218][2]_i_2/O
                         net (fo=1, routed)           0.787    33.561    my_computer/my_controller/mem_reg[218][2]
    SLICE_X70Y130        LUT4 (Prop_lut4_I2_O)        0.124    33.685 r  my_computer/my_controller/mem[218][2]_i_1/O
                         net (fo=1, routed)           0.000    33.685    my_computer/my_datapath/IDMemory/mem_reg[218][7]_0[2]
    SLICE_X70Y130        FDRE                                         r  my_computer/my_datapath/IDMemory/mem_reg[218][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/my_controller/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/my_datapath/IDMemory/mem_reg[26][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.643ns  (logic 3.867ns (11.494%)  route 29.776ns (88.506%))
  Logic Levels:           19  (CARRY4=2 FDRE=1 LUT3=2 LUT4=3 LUT5=5 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y117        FDRE                         0.000     0.000 r  my_computer/my_controller/FSM_onehot_state_reg[3]/C
    SLICE_X34Y117        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_computer/my_controller/FSM_onehot_state_reg[3]/Q
                         net (fo=9, routed)           1.605     2.123    my_computer/my_controller/FSM_onehot_state_reg_n_0_[3]
    SLICE_X45Y113        LUT4 (Prop_lut4_I1_O)        0.124     2.247 r  my_computer/my_controller/OUT[18]_i_12/O
                         net (fo=84, routed)          3.264     5.511    my_computer/my_datapath/reg_INST/ALUSrcB[0]
    SLICE_X33Y103        LUT5 (Prop_lut5_I4_O)        0.124     5.635 r  my_computer/my_datapath/reg_INST/OUT[31]_i_86__0/O
                         net (fo=24, routed)          1.758     7.394    my_computer/my_datapath/reg_INST/OUT_reg[23]_8
    SLICE_X34Y100        LUT6 (Prop_lut6_I3_O)        0.124     7.518 r  my_computer/my_datapath/reg_INST/OUT[12]_i_22/O
                         net (fo=5, routed)           1.103     8.620    my_computer/my_datapath/reg_INST/OUT[12]_i_22_n_0
    SLICE_X39Y96         LUT5 (Prop_lut5_I0_O)        0.124     8.744 r  my_computer/my_datapath/reg_INST/OUT[31]_i_80__0/O
                         net (fo=8, routed)           0.991     9.735    my_computer/my_datapath/reg_INST/OUT[31]_i_80__0_n_0
    SLICE_X39Y95         LUT5 (Prop_lut5_I2_O)        0.124     9.859 r  my_computer/my_datapath/reg_INST/OUT[2]_i_13/O
                         net (fo=2, routed)           1.090    10.949    my_computer/my_datapath/reg_INST/OUT[2]_i_13_n_0
    SLICE_X42Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.073 r  my_computer/my_datapath/reg_INST/OUT[2]_i_8__0/O
                         net (fo=1, routed)           0.929    12.002    my_computer/my_datapath/reg_INST/OUT[2]_i_8__0_n_0
    SLICE_X44Y97         LUT5 (Prop_lut5_I1_O)        0.124    12.126 r  my_computer/my_datapath/reg_INST/OUT[2]_i_5__2/O
                         net (fo=10, routed)          1.527    13.653    my_computer/my_datapath/reg_A/DI[2]
    SLICE_X40Y103        LUT4 (Prop_lut4_I3_O)        0.124    13.777 r  my_computer/my_datapath/reg_A/OUT[3]_i_37/O
                         net (fo=1, routed)           0.000    13.777    my_computer/my_datapath/reg_PC/OUT[0]_i_3_1[1]
    SLICE_X40Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.175 r  my_computer/my_datapath/reg_PC/OUT_reg[3]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    14.175    my_computer/my_datapath/reg_PC/OUT_reg[3]_i_8__0_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.509 r  my_computer/my_datapath/reg_PC/OUT_reg[7]_i_8__0/O[1]
                         net (fo=1, routed)           1.041    15.550    my_computer/my_datapath/reg_PC/OUT_reg[7]_i_8__0_n_6
    SLICE_X43Y104        LUT6 (Prop_lut6_I3_O)        0.303    15.853 r  my_computer/my_datapath/reg_PC/OUT[5]_i_3/O
                         net (fo=2, routed)           0.956    16.809    my_computer/my_controller/OUT_reg[5]_2
    SLICE_X51Y104        LUT5 (Prop_lut5_I2_O)        0.124    16.933 r  my_computer/my_controller/OUT[5]_i_1__0/O
                         net (fo=3, routed)           1.026    17.959    my_computer/my_controller/I92[5]
    SLICE_X50Y109        LUT6 (Prop_lut6_I5_O)        0.124    18.083 r  my_computer/my_controller/OUT[5]_i_1__1/O
                         net (fo=17, routed)          1.172    19.254    my_computer/my_controller/Result[5]
    SLICE_X49Y119        LUT4 (Prop_lut4_I2_O)        0.153    19.407 r  my_computer/my_controller/mem[204][7]_i_4/O
                         net (fo=124, routed)         9.311    28.718    my_computer/my_controller/mem[204][7]_i_4_n_0
    SLICE_X34Y134        LUT3 (Prop_lut3_I2_O)        0.353    29.071 r  my_computer/my_controller/mem[60][7]_i_3/O
                         net (fo=13, routed)          2.051    31.123    my_computer/my_controller/mem[60][7]_i_3_n_0
    SLICE_X54Y135        LUT6 (Prop_lut6_I5_O)        0.328    31.451 r  my_computer/my_controller/mem[26][7]_i_11/O
                         net (fo=8, routed)           1.469    32.919    my_computer/my_datapath/reg_WD/mem_reg[26][0]_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I4_O)        0.124    33.043 r  my_computer/my_datapath/reg_WD/mem[26][5]_i_2/O
                         net (fo=1, routed)           0.483    33.527    my_computer/my_controller/mem_reg[26][5]
    SLICE_X38Y129        LUT3 (Prop_lut3_I1_O)        0.116    33.643 r  my_computer/my_controller/mem[26][5]_i_1/O
                         net (fo=1, routed)           0.000    33.643    my_computer/my_datapath/IDMemory/mem_reg[26][5]_0
    SLICE_X38Y129        FDRE                                         r  my_computer/my_datapath/IDMemory/mem_reg[26][5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_computer/my_controller/FSM_onehot_nextstate_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            my_computer/my_controller/FSM_onehot_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.158ns (60.988%)  route 0.101ns (39.012%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y111        LDCE                         0.000     0.000 r  my_computer/my_controller/FSM_onehot_nextstate_reg[7]/G
    SLICE_X44Y111        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_computer/my_controller/FSM_onehot_nextstate_reg[7]/Q
                         net (fo=1, routed)           0.101     0.259    my_computer/my_controller/FSM_onehot_nextstate_reg_n_0_[7]
    SLICE_X42Y112        FDRE                                         r  my_computer/my_controller/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/my_controller/FSM_onehot_nextstate_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            my_computer/my_controller/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y122        LDCE                         0.000     0.000 r  my_computer/my_controller/FSM_onehot_nextstate_reg[4]/G
    SLICE_X35Y122        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_computer/my_controller/FSM_onehot_nextstate_reg[4]/Q
                         net (fo=1, routed)           0.110     0.268    my_computer/my_controller/FSM_onehot_nextstate_reg_n_0_[4]
    SLICE_X35Y121        FDRE                                         r  my_computer/my_controller/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/my_controller/FSM_onehot_nextstate_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            my_computer/my_controller/FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.158ns (57.613%)  route 0.116ns (42.387%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y115        LDCE                         0.000     0.000 r  my_computer/my_controller/FSM_onehot_nextstate_reg[3]/G
    SLICE_X35Y115        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_computer/my_controller/FSM_onehot_nextstate_reg[3]/Q
                         net (fo=1, routed)           0.116     0.274    my_computer/my_controller/FSM_onehot_nextstate_reg_n_0_[3]
    SLICE_X34Y117        FDRE                                         r  my_computer/my_controller/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/my_datapath/reg_WD/OUT_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/my_datapath/IDMemory/mem_reg[128][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.838%)  route 0.125ns (40.162%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y123        FDRE                         0.000     0.000 r  my_computer/my_datapath/reg_WD/OUT_reg[4]_rep__1/C
    SLICE_X35Y123        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_computer/my_datapath/reg_WD/OUT_reg[4]_rep__1/Q
                         net (fo=104, routed)         0.125     0.266    my_computer/my_controller/mem_reg[132][4]
    SLICE_X36Y124        LUT5 (Prop_lut5_I3_O)        0.045     0.311 r  my_computer/my_controller/mem[128][4]_i_1/O
                         net (fo=1, routed)           0.000     0.311    my_computer/my_datapath/IDMemory/mem_reg[128][7]_0[4]
    SLICE_X36Y124        FDRE                                         r  my_computer/my_datapath/IDMemory/mem_reg[128][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/my_controller/FSM_onehot_nextstate_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            my_computer/my_controller/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.158ns (48.131%)  route 0.170ns (51.869%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111        LDCE                         0.000     0.000 r  my_computer/my_controller/FSM_onehot_nextstate_reg[1]/G
    SLICE_X37Y111        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_computer/my_controller/FSM_onehot_nextstate_reg[1]/Q
                         net (fo=1, routed)           0.170     0.328    my_computer/my_controller/FSM_onehot_nextstate_reg_n_0_[1]
    SLICE_X36Y111        FDRE                                         r  my_computer/my_controller/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/my_controller/FSM_onehot_nextstate_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            my_computer/my_controller/FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.158ns (48.131%)  route 0.170ns (51.869%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111        LDCE                         0.000     0.000 r  my_computer/my_controller/FSM_onehot_nextstate_reg[2]/G
    SLICE_X37Y111        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_computer/my_controller/FSM_onehot_nextstate_reg[2]/Q
                         net (fo=1, routed)           0.170     0.328    my_computer/my_controller/FSM_onehot_nextstate_reg_n_0_[2]
    SLICE_X36Y111        FDSE                                         r  my_computer/my_controller/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/my_controller/FSM_onehot_nextstate_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            my_computer/my_controller/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.158ns (47.859%)  route 0.172ns (52.141%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y122        LDCE                         0.000     0.000 r  my_computer/my_controller/FSM_onehot_nextstate_reg[0]/G
    SLICE_X35Y122        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_computer/my_controller/FSM_onehot_nextstate_reg[0]/Q
                         net (fo=1, routed)           0.172     0.330    my_computer/my_controller/FSM_onehot_nextstate_reg_n_0_[0]
    SLICE_X35Y121        FDRE                                         r  my_computer/my_controller/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/my_controller/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            my_computer/my_datapath/reg_INST/OUT_reg[20]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.141ns (41.009%)  route 0.203ns (58.991%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE                         0.000     0.000 r  my_computer/my_controller/FSM_onehot_state_reg[2]/C
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  my_computer/my_controller/FSM_onehot_state_reg[2]/Q
                         net (fo=45, routed)          0.203     0.344    my_computer/my_datapath/reg_INST/OUT_reg[0]_1[0]
    SLICE_X36Y115        FDRE                                         r  my_computer/my_datapath/reg_INST/OUT_reg[20]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/my_controller/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            my_computer/my_datapath/reg_INST/OUT_reg[28]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.141ns (41.009%)  route 0.203ns (58.991%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE                         0.000     0.000 r  my_computer/my_controller/FSM_onehot_state_reg[2]/C
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  my_computer/my_controller/FSM_onehot_state_reg[2]/Q
                         net (fo=45, routed)          0.203     0.344    my_computer/my_datapath/reg_INST/OUT_reg[0]_1[0]
    SLICE_X36Y115        FDRE                                         r  my_computer/my_datapath/reg_INST/OUT_reg[28]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/my_controller/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            my_computer/my_datapath/reg_INST/OUT_reg[29]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.141ns (41.009%)  route 0.203ns (58.991%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE                         0.000     0.000 r  my_computer/my_controller/FSM_onehot_state_reg[2]/C
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  my_computer/my_controller/FSM_onehot_state_reg[2]/Q
                         net (fo=45, routed)          0.203     0.344    my_computer/my_datapath/reg_INST/OUT_reg[0]_1[0]
    SLICE_X36Y115        FDRE                                         r  my_computer/my_datapath/reg_INST/OUT_reg[29]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           544 Endpoints
Min Delay           544 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mssd_0/idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.093ns  (logic 4.961ns (41.027%)  route 7.132ns (58.973%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.620     5.222    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y101        FDRE                                         r  mssd_0/idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518     5.740 r  mssd_0/idx_reg[0]/Q
                         net (fo=20, routed)          1.810     7.550    my_computer/my_datapath/register_file/registers[3].Reg/idx[0]
    SLICE_X47Y106        LUT6 (Prop_lut6_I4_O)        0.124     7.674 r  my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.000     7.674    my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_8_n_0
    SLICE_X47Y106        MUXF7 (Prop_muxf7_I0_O)      0.238     7.912 r  my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           1.007     8.919    my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_3_n_0
    SLICE_X42Y102        LUT4 (Prop_lut4_I1_O)        0.322     9.241 r  my_computer/my_datapath/register_file/registers[3].Reg/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.315    13.556    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.759    17.316 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    17.316    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mssd_0/idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.739ns  (logic 4.755ns (40.508%)  route 6.983ns (59.492%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.620     5.222    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y101        FDRE                                         r  mssd_0/idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518     5.740 r  mssd_0/idx_reg[0]/Q
                         net (fo=20, routed)          1.810     7.550    my_computer/my_datapath/register_file/registers[3].Reg/idx[0]
    SLICE_X47Y106        LUT6 (Prop_lut6_I4_O)        0.124     7.674 r  my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.000     7.674    my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_8_n_0
    SLICE_X47Y106        MUXF7 (Prop_muxf7_I0_O)      0.238     7.912 r  my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           1.007     8.919    my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_3_n_0
    SLICE_X42Y102        LUT4 (Prop_lut4_I1_O)        0.298     9.217 r  my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.167    13.384    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    16.961 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    16.961    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mssd_0/idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.612ns  (logic 4.739ns (40.808%)  route 6.873ns (59.192%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.620     5.222    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y101        FDRE                                         r  mssd_0/idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518     5.740 r  mssd_0/idx_reg[0]/Q
                         net (fo=20, routed)          1.810     7.550    my_computer/my_datapath/register_file/registers[3].Reg/idx[0]
    SLICE_X47Y106        LUT6 (Prop_lut6_I4_O)        0.124     7.674 r  my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.000     7.674    my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_8_n_0
    SLICE_X47Y106        MUXF7 (Prop_muxf7_I0_O)      0.238     7.912 r  my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           1.152     9.064    my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_3_n_0
    SLICE_X43Y102        LUT4 (Prop_lut4_I1_O)        0.298     9.362 r  my_computer/my_datapath/register_file/registers[3].Reg/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.912    13.274    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561    16.834 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    16.834    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mssd_0/idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.172ns  (logic 4.712ns (42.173%)  route 6.460ns (57.827%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.620     5.222    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y101        FDRE                                         r  mssd_0/idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518     5.740 r  mssd_0/idx_reg[0]/Q
                         net (fo=20, routed)          1.810     7.550    my_computer/my_datapath/register_file/registers[3].Reg/idx[0]
    SLICE_X47Y106        LUT6 (Prop_lut6_I4_O)        0.124     7.674 r  my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.000     7.674    my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_8_n_0
    SLICE_X47Y106        MUXF7 (Prop_muxf7_I0_O)      0.238     7.912 r  my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           1.156     9.068    my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_3_n_0
    SLICE_X42Y102        LUT4 (Prop_lut4_I2_O)        0.298     9.366 r  my_computer/my_datapath/register_file/registers[3].Reg/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.495    12.861    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534    16.394 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    16.394    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mssd_0/idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.901ns  (logic 4.951ns (45.421%)  route 5.950ns (54.579%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.620     5.222    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y101        FDRE                                         r  mssd_0/idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518     5.740 r  mssd_0/idx_reg[0]/Q
                         net (fo=20, routed)          1.810     7.550    my_computer/my_datapath/register_file/registers[3].Reg/idx[0]
    SLICE_X47Y106        LUT6 (Prop_lut6_I4_O)        0.124     7.674 r  my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.000     7.674    my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_8_n_0
    SLICE_X47Y106        MUXF7 (Prop_muxf7_I0_O)      0.238     7.912 r  my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           1.156     9.068    my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_3_n_0
    SLICE_X42Y102        LUT4 (Prop_lut4_I2_O)        0.327     9.395 r  my_computer/my_datapath/register_file/registers[3].Reg/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.984    12.379    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.744    16.123 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    16.123    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mssd_0/idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.671ns  (logic 4.955ns (46.439%)  route 5.715ns (53.561%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.620     5.222    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y101        FDRE                                         r  mssd_0/idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518     5.740 r  mssd_0/idx_reg[0]/Q
                         net (fo=20, routed)          1.448     7.188    my_computer/my_datapath/register_file/registers[3].Reg/idx[0]
    SLICE_X47Y106        LUT6 (Prop_lut6_I4_O)        0.124     7.312 r  my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.000     7.312    my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_12_n_0
    SLICE_X47Y106        MUXF7 (Prop_muxf7_I0_O)      0.212     7.524 r  my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.344     8.868    my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_5_n_0
    SLICE_X42Y102        LUT4 (Prop_lut4_I3_O)        0.327     9.195 r  my_computer/my_datapath/register_file/registers[3].Reg/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.923    12.119    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.774    15.893 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    15.893    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mssd_0/idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.219ns  (logic 4.646ns (45.463%)  route 5.573ns (54.537%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.620     5.222    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y101        FDRE                                         r  mssd_0/idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518     5.740 r  mssd_0/idx_reg[0]/Q
                         net (fo=20, routed)          1.448     7.188    my_computer/my_datapath/register_file/registers[3].Reg/idx[0]
    SLICE_X47Y106        LUT6 (Prop_lut6_I4_O)        0.124     7.312 r  my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.000     7.312    my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_12_n_0
    SLICE_X47Y106        MUXF7 (Prop_muxf7_I0_O)      0.212     7.524 r  my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.344     8.868    my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_5_n_0
    SLICE_X42Y102        LUT4 (Prop_lut4_I2_O)        0.299     9.167 r  my_computer/my_datapath/register_file/registers[3].Reg/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.781    11.949    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493    15.442 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    15.442    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mssd_0/idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.493ns  (logic 4.195ns (44.197%)  route 5.297ns (55.803%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.620     5.222    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y101        FDRE                                         r  mssd_0/idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518     5.740 f  mssd_0/idx_reg[0]/Q
                         net (fo=20, routed)          1.147     6.887    mssd_0/idx[0]
    SLICE_X43Y103        LUT3 (Prop_lut3_I0_O)        0.124     7.011 r  mssd_0/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.150    11.161    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553    14.715 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.715    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mssd_0/idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.383ns  (logic 4.216ns (44.937%)  route 5.167ns (55.063%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.620     5.222    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y101        FDRE                                         r  mssd_0/idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518     5.740 f  mssd_0/idx_reg[1]/Q
                         net (fo=19, routed)          0.904     6.644    mssd_0/idx[1]
    SLICE_X42Y101        LUT3 (Prop_lut3_I1_O)        0.124     6.768 r  mssd_0/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.262    11.031    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    14.605 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.605    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mssd_0/idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.907ns  (logic 4.522ns (50.762%)  route 4.386ns (49.238%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.620     5.222    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y101        FDRE                                         r  mssd_0/idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.478     5.700 f  mssd_0/idx_reg[2]/Q
                         net (fo=14, routed)          1.043     6.743    mssd_0/idx[2]
    SLICE_X43Y103        LUT3 (Prop_lut3_I2_O)        0.324     7.067 r  mssd_0/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.343    10.410    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.720    14.130 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.130    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/my_datapath/register_file/registers[12].Reg/OUT_reg[19]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.821ns  (logic 0.141ns (17.175%)  route 0.680ns (82.825%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.572     1.491    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y95         FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=594, routed)         0.680     2.312    my_computer/my_datapath/register_file/registers[12].Reg/DI[0]
    SLICE_X34Y104        FDRE                                         r  my_computer/my_datapath/register_file/registers[12].Reg/OUT_reg[19]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/my_datapath/register_file/registers[4].Reg/OUT_reg[19]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.821ns  (logic 0.141ns (17.175%)  route 0.680ns (82.825%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.572     1.491    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y95         FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=594, routed)         0.680     2.312    my_computer/my_datapath/register_file/registers[4].Reg/DI[0]
    SLICE_X35Y104        FDRE                                         r  my_computer/my_datapath/register_file/registers[4].Reg/OUT_reg[19]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/my_datapath/register_file/registers[1].Reg/OUT_reg[13]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.848ns  (logic 0.141ns (16.619%)  route 0.707ns (83.381%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.572     1.491    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y95         FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=594, routed)         0.707     2.340    my_computer/my_datapath/register_file/registers[1].Reg/DI[0]
    SLICE_X31Y103        FDRE                                         r  my_computer/my_datapath/register_file/registers[1].Reg/OUT_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/my_datapath/register_file/registers[5].Reg/OUT_reg[15]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.876ns  (logic 0.141ns (16.096%)  route 0.735ns (83.904%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.572     1.491    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y95         FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=594, routed)         0.735     2.367    my_computer/my_datapath/register_file/registers[5].Reg/DI[0]
    SLICE_X38Y102        FDRE                                         r  my_computer/my_datapath/register_file/registers[5].Reg/OUT_reg[15]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/my_datapath/reg_PC/OUT_reg[13]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.882ns  (logic 0.141ns (15.990%)  route 0.741ns (84.010%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.572     1.491    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y95         FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=594, routed)         0.741     2.373    my_computer/my_datapath/reg_PC/DI[0]
    SLICE_X34Y105        FDRE                                         r  my_computer/my_datapath/reg_PC/OUT_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/my_datapath/register_file/registers[10].Reg/OUT_reg[19]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.882ns  (logic 0.141ns (15.990%)  route 0.741ns (84.010%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.572     1.491    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y95         FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=594, routed)         0.741     2.373    my_computer/my_datapath/register_file/registers[10].Reg/DI[0]
    SLICE_X35Y105        FDRE                                         r  my_computer/my_datapath/register_file/registers[10].Reg/OUT_reg[19]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/my_datapath/register_file/registers[13].Reg/OUT_reg[13]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.895ns  (logic 0.141ns (15.763%)  route 0.754ns (84.237%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.572     1.491    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y95         FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=594, routed)         0.754     2.386    my_computer/my_datapath/register_file/registers[13].Reg/DI[0]
    SLICE_X33Y104        FDRE                                         r  my_computer/my_datapath/register_file/registers[13].Reg/OUT_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/my_datapath/register_file/registers[13].Reg/OUT_reg[19]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.895ns  (logic 0.141ns (15.763%)  route 0.754ns (84.237%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.572     1.491    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y95         FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=594, routed)         0.754     2.386    my_computer/my_datapath/register_file/registers[13].Reg/DI[0]
    SLICE_X33Y104        FDRE                                         r  my_computer/my_datapath/register_file/registers[13].Reg/OUT_reg[19]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/my_datapath/register_file/registers[7].Reg/OUT_reg[13]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.912ns  (logic 0.141ns (15.466%)  route 0.771ns (84.534%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.572     1.491    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y95         FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=594, routed)         0.771     2.403    my_computer/my_datapath/register_file/registers[7].Reg/DI[0]
    SLICE_X31Y104        FDRE                                         r  my_computer/my_datapath/register_file/registers[7].Reg/OUT_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/my_datapath/register_file/registers[7].Reg/OUT_reg[17]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.934ns  (logic 0.141ns (15.098%)  route 0.793ns (84.902%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.572     1.491    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y95         FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=594, routed)         0.793     2.425    my_computer/my_datapath/register_file/registers[7].Reg/DI[0]
    SLICE_X33Y109        FDRE                                         r  my_computer/my_datapath/register_file/registers[7].Reg/OUT_reg[17]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            debouncer_0/debouncer_count[0].out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.684ns  (logic 1.604ns (34.244%)  route 3.080ns (65.756%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  BTND_IBUF_inst/O
                         net (fo=1, routed)           2.526     4.006    debouncer_0/BTND_IBUF
    SLICE_X28Y95         LUT6 (Prop_lut6_I1_O)        0.124     4.130 r  debouncer_0/debouncer_count[0].out[0]_i_1/O
                         net (fo=1, routed)           0.554     4.684    debouncer_0/debouncer_count[0].out[0]_i_1_n_0
    SLICE_X28Y95         FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.521     4.944    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y95         FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            debouncer_0/debouncer_count[4].out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.455ns  (logic 1.610ns (36.131%)  route 2.846ns (63.869%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNU_IBUF_inst/O
                         net (fo=1, routed)           2.846     4.331    debouncer_0/BTNU_IBUF
    SLICE_X54Y98         LUT6 (Prop_lut6_I5_O)        0.124     4.455 r  debouncer_0/debouncer_count[4].out[4]_i_1/O
                         net (fo=1, routed)           0.000     4.455    debouncer_0/debouncer_count[4].out[4]_i_1_n_0
    SLICE_X54Y98         FDRE                                         r  debouncer_0/debouncer_count[4].out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.505     4.928    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y98         FDRE                                         r  debouncer_0/debouncer_count[4].out_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            debouncer_0/debouncer_count[4].out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.511ns  (logic 0.299ns (19.758%)  route 1.213ns (80.242%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNU_IBUF_inst/O
                         net (fo=1, routed)           1.213     1.466    debouncer_0/BTNU_IBUF
    SLICE_X54Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.511 r  debouncer_0/debouncer_count[4].out[4]_i_1/O
                         net (fo=1, routed)           0.000     1.511    debouncer_0/debouncer_count[4].out[4]_i_1_n_0
    SLICE_X54Y98         FDRE                                         r  debouncer_0/debouncer_count[4].out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.835     2.000    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y98         FDRE                                         r  debouncer_0/debouncer_count[4].out_reg[4]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            debouncer_0/debouncer_count[0].out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.610ns  (logic 0.293ns (18.190%)  route 1.317ns (81.810%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  BTND_IBUF_inst/O
                         net (fo=1, routed)           1.118     1.366    debouncer_0/BTND_IBUF
    SLICE_X28Y95         LUT6 (Prop_lut6_I1_O)        0.045     1.411 r  debouncer_0/debouncer_count[0].out[0]_i_1/O
                         net (fo=1, routed)           0.199     1.610    debouncer_0/debouncer_count[0].out[0]_i_1_n_0
    SLICE_X28Y95         FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.842     2.007    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y95         FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C





