/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Thu Apr 13 10:09:29 2017
 *                 Full Compile MD5 Checksum  7f180d7646477bba2bae1a701efd9ef5
 *                     (minus title and desc)
 *                 MD5 Checksum               a2a4a53aa20c0c2f46073b879159b85d
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1395
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   LOCAL tools/dvtsw/current/Linux/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_XPT_PMU_SCB_H__
#define BCHP_XPT_PMU_SCB_H__

/***************************************************************************
 *XPT_PMU_SCB - XPT PMU SCB Control Registers
 ***************************************************************************/
#define BCHP_XPT_PMU_SCB_SCB_CLK_CTRL            0x02200780 /* [RW][32] Power Management control */
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLK_GATE_SUB_MODULE_EN 0x02200784 /* [RW][32] Hardware Controlled Clock Gating sub-module enable */
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLK_GATE_SUB_MODULE_STATUS 0x02200788 /* [RO][32] Hardware Controlled Clock Gating sub-module status */
#define BCHP_XPT_PMU_SCB_SCB_HWG_MIN_START_DELAY 0x0220078c /* [RW][32] Hardware Controlled Clock Gating minimum start delay */
#define BCHP_XPT_PMU_SCB_SCB_HWG_MIN_RUN_DELAY   0x02200790 /* [RW][32] Hardware Controlled Clock Gating minimum run delay */
#define BCHP_XPT_PMU_SCB_SCB_HWG_CTRL_END_DELAY  0x02200794 /* [RW][32] Hardware Controlled Clock Gating end delay */
#define BCHP_XPT_PMU_SCB_SCB_HWG_PDA_SETUP_DELAY 0x02200798 /* [RW][32] Hardware Controlled PDA SETUP DELAY */
#define BCHP_XPT_PMU_SCB_SCB_HWG_PDA_HOLD_DELAY  0x0220079c /* [RW][32] Hardware Controlled PDA HOLD DELAY */
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLCT_CTRL       0x022007a0 /* [RW][32] Collecting Control */
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLCT_RST        0x022007a4 /* [RW][32] Collecting Reset */
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLCT_FREEZE     0x022007a8 /* [RW][32] Collecting Freeze */
#define BCHP_XPT_PMU_SCB_SCB_HWG_FR_CLK_VALUE_HI 0x022007ac /* [RO][32] Free running clock higher value */
#define BCHP_XPT_PMU_SCB_SCB_HWG_FR_CLK_VALUE_LO 0x022007b0 /* [RO][32] Free running clock lower value */
#define BCHP_XPT_PMU_SCB_SCB_HWG_GT_CLK_VALUE_HI 0x022007b4 /* [RO][32] Gated Clock higher value */
#define BCHP_XPT_PMU_SCB_SCB_HWG_GT_CLK_VALUE_LO 0x022007b8 /* [RO][32] Gated Clock lower value */

/***************************************************************************
 *SCB_CLK_CTRL - Power Management control
 ***************************************************************************/
/* XPT_PMU_SCB :: SCB_CLK_CTRL :: reserved0 [31:11] */
#define BCHP_XPT_PMU_SCB_SCB_CLK_CTRL_reserved0_MASK               0xfffff800
#define BCHP_XPT_PMU_SCB_SCB_CLK_CTRL_reserved0_SHIFT              11

/* XPT_PMU_SCB :: SCB_CLK_CTRL :: MEMDMA_XMEMIF_SCB2_DISABLE [10:10] */
#define BCHP_XPT_PMU_SCB_SCB_CLK_CTRL_MEMDMA_XMEMIF_SCB2_DISABLE_MASK 0x00000400
#define BCHP_XPT_PMU_SCB_SCB_CLK_CTRL_MEMDMA_XMEMIF_SCB2_DISABLE_SHIFT 10
#define BCHP_XPT_PMU_SCB_SCB_CLK_CTRL_MEMDMA_XMEMIF_SCB2_DISABLE_DEFAULT 0x00000000

/* XPT_PMU_SCB :: SCB_CLK_CTRL :: MEMDMA_XMEMIF_SCB1_DISABLE [09:09] */
#define BCHP_XPT_PMU_SCB_SCB_CLK_CTRL_MEMDMA_XMEMIF_SCB1_DISABLE_MASK 0x00000200
#define BCHP_XPT_PMU_SCB_SCB_CLK_CTRL_MEMDMA_XMEMIF_SCB1_DISABLE_SHIFT 9
#define BCHP_XPT_PMU_SCB_SCB_CLK_CTRL_MEMDMA_XMEMIF_SCB1_DISABLE_DEFAULT 0x00000000

/* XPT_PMU_SCB :: SCB_CLK_CTRL :: MEMDMA_XMEMIF_SCB0_DISABLE [08:08] */
#define BCHP_XPT_PMU_SCB_SCB_CLK_CTRL_MEMDMA_XMEMIF_SCB0_DISABLE_MASK 0x00000100
#define BCHP_XPT_PMU_SCB_SCB_CLK_CTRL_MEMDMA_XMEMIF_SCB0_DISABLE_SHIFT 8
#define BCHP_XPT_PMU_SCB_SCB_CLK_CTRL_MEMDMA_XMEMIF_SCB0_DISABLE_DEFAULT 0x00000000

/* XPT_PMU_SCB :: SCB_CLK_CTRL :: reserved1 [07:03] */
#define BCHP_XPT_PMU_SCB_SCB_CLK_CTRL_reserved1_MASK               0x000000f8
#define BCHP_XPT_PMU_SCB_SCB_CLK_CTRL_reserved1_SHIFT              3

/* XPT_PMU_SCB :: SCB_CLK_CTRL :: XMEMIF_SCB2_DISABLE [02:02] */
#define BCHP_XPT_PMU_SCB_SCB_CLK_CTRL_XMEMIF_SCB2_DISABLE_MASK     0x00000004
#define BCHP_XPT_PMU_SCB_SCB_CLK_CTRL_XMEMIF_SCB2_DISABLE_SHIFT    2
#define BCHP_XPT_PMU_SCB_SCB_CLK_CTRL_XMEMIF_SCB2_DISABLE_DEFAULT  0x00000000

/* XPT_PMU_SCB :: SCB_CLK_CTRL :: XMEMIF_SCB1_DISABLE [01:01] */
#define BCHP_XPT_PMU_SCB_SCB_CLK_CTRL_XMEMIF_SCB1_DISABLE_MASK     0x00000002
#define BCHP_XPT_PMU_SCB_SCB_CLK_CTRL_XMEMIF_SCB1_DISABLE_SHIFT    1
#define BCHP_XPT_PMU_SCB_SCB_CLK_CTRL_XMEMIF_SCB1_DISABLE_DEFAULT  0x00000000

/* XPT_PMU_SCB :: SCB_CLK_CTRL :: XMEMIF_SCB0_DISABLE [00:00] */
#define BCHP_XPT_PMU_SCB_SCB_CLK_CTRL_XMEMIF_SCB0_DISABLE_MASK     0x00000001
#define BCHP_XPT_PMU_SCB_SCB_CLK_CTRL_XMEMIF_SCB0_DISABLE_SHIFT    0
#define BCHP_XPT_PMU_SCB_SCB_CLK_CTRL_XMEMIF_SCB0_DISABLE_DEFAULT  0x00000000

/***************************************************************************
 *SCB_HWG_CLK_GATE_SUB_MODULE_EN - Hardware Controlled Clock Gating sub-module enable
 ***************************************************************************/
/* XPT_PMU_SCB :: SCB_HWG_CLK_GATE_SUB_MODULE_EN :: reserved0 [31:02] */
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLK_GATE_SUB_MODULE_EN_reserved0_MASK 0xfffffffc
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLK_GATE_SUB_MODULE_EN_reserved0_SHIFT 2

/* XPT_PMU_SCB :: SCB_HWG_CLK_GATE_SUB_MODULE_EN :: HWG_CLK_GATE_MEMDMA_XMEMIF_EN [01:01] */
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLK_GATE_SUB_MODULE_EN_HWG_CLK_GATE_MEMDMA_XMEMIF_EN_MASK 0x00000002
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLK_GATE_SUB_MODULE_EN_HWG_CLK_GATE_MEMDMA_XMEMIF_EN_SHIFT 1
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLK_GATE_SUB_MODULE_EN_HWG_CLK_GATE_MEMDMA_XMEMIF_EN_DEFAULT 0x00000000

/* XPT_PMU_SCB :: SCB_HWG_CLK_GATE_SUB_MODULE_EN :: HWG_CLK_GATE_XMEMIF_EN [00:00] */
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLK_GATE_SUB_MODULE_EN_HWG_CLK_GATE_XMEMIF_EN_MASK 0x00000001
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLK_GATE_SUB_MODULE_EN_HWG_CLK_GATE_XMEMIF_EN_SHIFT 0
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLK_GATE_SUB_MODULE_EN_HWG_CLK_GATE_XMEMIF_EN_DEFAULT 0x00000000

/***************************************************************************
 *SCB_HWG_CLK_GATE_SUB_MODULE_STATUS - Hardware Controlled Clock Gating sub-module status
 ***************************************************************************/
/* XPT_PMU_SCB :: SCB_HWG_CLK_GATE_SUB_MODULE_STATUS :: reserved0 [31:02] */
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLK_GATE_SUB_MODULE_STATUS_reserved0_MASK 0xfffffffc
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLK_GATE_SUB_MODULE_STATUS_reserved0_SHIFT 2

/* XPT_PMU_SCB :: SCB_HWG_CLK_GATE_SUB_MODULE_STATUS :: HWG_CLK_GATE_MEMDMA_XMEMIF_STATUS [01:01] */
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLK_GATE_SUB_MODULE_STATUS_HWG_CLK_GATE_MEMDMA_XMEMIF_STATUS_MASK 0x00000002
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLK_GATE_SUB_MODULE_STATUS_HWG_CLK_GATE_MEMDMA_XMEMIF_STATUS_SHIFT 1
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLK_GATE_SUB_MODULE_STATUS_HWG_CLK_GATE_MEMDMA_XMEMIF_STATUS_DEFAULT 0x00000000

/* XPT_PMU_SCB :: SCB_HWG_CLK_GATE_SUB_MODULE_STATUS :: HWG_CLK_GATE_XMEMIF_STATUS [00:00] */
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLK_GATE_SUB_MODULE_STATUS_HWG_CLK_GATE_XMEMIF_STATUS_MASK 0x00000001
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLK_GATE_SUB_MODULE_STATUS_HWG_CLK_GATE_XMEMIF_STATUS_SHIFT 0
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLK_GATE_SUB_MODULE_STATUS_HWG_CLK_GATE_XMEMIF_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *SCB_HWG_MIN_START_DELAY - Hardware Controlled Clock Gating minimum start delay
 ***************************************************************************/
/* XPT_PMU_SCB :: SCB_HWG_MIN_START_DELAY :: reserved0 [31:04] */
#define BCHP_XPT_PMU_SCB_SCB_HWG_MIN_START_DELAY_reserved0_MASK    0xfffffff0
#define BCHP_XPT_PMU_SCB_SCB_HWG_MIN_START_DELAY_reserved0_SHIFT   4

/* XPT_PMU_SCB :: SCB_HWG_MIN_START_DELAY :: HWG_MIN_START_DELAY [03:00] */
#define BCHP_XPT_PMU_SCB_SCB_HWG_MIN_START_DELAY_HWG_MIN_START_DELAY_MASK 0x0000000f
#define BCHP_XPT_PMU_SCB_SCB_HWG_MIN_START_DELAY_HWG_MIN_START_DELAY_SHIFT 0
#define BCHP_XPT_PMU_SCB_SCB_HWG_MIN_START_DELAY_HWG_MIN_START_DELAY_DEFAULT 0x00000000

/***************************************************************************
 *SCB_HWG_MIN_RUN_DELAY - Hardware Controlled Clock Gating minimum run delay
 ***************************************************************************/
/* XPT_PMU_SCB :: SCB_HWG_MIN_RUN_DELAY :: reserved0 [31:16] */
#define BCHP_XPT_PMU_SCB_SCB_HWG_MIN_RUN_DELAY_reserved0_MASK      0xffff0000
#define BCHP_XPT_PMU_SCB_SCB_HWG_MIN_RUN_DELAY_reserved0_SHIFT     16

/* XPT_PMU_SCB :: SCB_HWG_MIN_RUN_DELAY :: HWG_MIN_RUN_DELAY [15:00] */
#define BCHP_XPT_PMU_SCB_SCB_HWG_MIN_RUN_DELAY_HWG_MIN_RUN_DELAY_MASK 0x0000ffff
#define BCHP_XPT_PMU_SCB_SCB_HWG_MIN_RUN_DELAY_HWG_MIN_RUN_DELAY_SHIFT 0
#define BCHP_XPT_PMU_SCB_SCB_HWG_MIN_RUN_DELAY_HWG_MIN_RUN_DELAY_DEFAULT 0x00000000

/***************************************************************************
 *SCB_HWG_CTRL_END_DELAY - Hardware Controlled Clock Gating end delay
 ***************************************************************************/
/* XPT_PMU_SCB :: SCB_HWG_CTRL_END_DELAY :: reserved0 [31:08] */
#define BCHP_XPT_PMU_SCB_SCB_HWG_CTRL_END_DELAY_reserved0_MASK     0xffffff00
#define BCHP_XPT_PMU_SCB_SCB_HWG_CTRL_END_DELAY_reserved0_SHIFT    8

/* XPT_PMU_SCB :: SCB_HWG_CTRL_END_DELAY :: HWG_CTRL_END_DELAY [07:00] */
#define BCHP_XPT_PMU_SCB_SCB_HWG_CTRL_END_DELAY_HWG_CTRL_END_DELAY_MASK 0x000000ff
#define BCHP_XPT_PMU_SCB_SCB_HWG_CTRL_END_DELAY_HWG_CTRL_END_DELAY_SHIFT 0
#define BCHP_XPT_PMU_SCB_SCB_HWG_CTRL_END_DELAY_HWG_CTRL_END_DELAY_DEFAULT 0x00000000

/***************************************************************************
 *SCB_HWG_PDA_SETUP_DELAY - Hardware Controlled PDA SETUP DELAY
 ***************************************************************************/
/* XPT_PMU_SCB :: SCB_HWG_PDA_SETUP_DELAY :: reserved0 [31:04] */
#define BCHP_XPT_PMU_SCB_SCB_HWG_PDA_SETUP_DELAY_reserved0_MASK    0xfffffff0
#define BCHP_XPT_PMU_SCB_SCB_HWG_PDA_SETUP_DELAY_reserved0_SHIFT   4

/* XPT_PMU_SCB :: SCB_HWG_PDA_SETUP_DELAY :: HWG_PDA_SETUP_DELAY [03:00] */
#define BCHP_XPT_PMU_SCB_SCB_HWG_PDA_SETUP_DELAY_HWG_PDA_SETUP_DELAY_MASK 0x0000000f
#define BCHP_XPT_PMU_SCB_SCB_HWG_PDA_SETUP_DELAY_HWG_PDA_SETUP_DELAY_SHIFT 0
#define BCHP_XPT_PMU_SCB_SCB_HWG_PDA_SETUP_DELAY_HWG_PDA_SETUP_DELAY_DEFAULT 0x00000000

/***************************************************************************
 *SCB_HWG_PDA_HOLD_DELAY - Hardware Controlled PDA HOLD DELAY
 ***************************************************************************/
/* XPT_PMU_SCB :: SCB_HWG_PDA_HOLD_DELAY :: reserved0 [31:04] */
#define BCHP_XPT_PMU_SCB_SCB_HWG_PDA_HOLD_DELAY_reserved0_MASK     0xfffffff0
#define BCHP_XPT_PMU_SCB_SCB_HWG_PDA_HOLD_DELAY_reserved0_SHIFT    4

/* XPT_PMU_SCB :: SCB_HWG_PDA_HOLD_DELAY :: HWG_PDA_HOLD_DELAY [03:00] */
#define BCHP_XPT_PMU_SCB_SCB_HWG_PDA_HOLD_DELAY_HWG_PDA_HOLD_DELAY_MASK 0x0000000f
#define BCHP_XPT_PMU_SCB_SCB_HWG_PDA_HOLD_DELAY_HWG_PDA_HOLD_DELAY_SHIFT 0
#define BCHP_XPT_PMU_SCB_SCB_HWG_PDA_HOLD_DELAY_HWG_PDA_HOLD_DELAY_DEFAULT 0x00000000

/***************************************************************************
 *SCB_HWG_CLCT_CTRL - Collecting Control
 ***************************************************************************/
/* XPT_PMU_SCB :: SCB_HWG_CLCT_CTRL :: reserved0 [31:06] */
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLCT_CTRL_reserved0_MASK          0xffffffc0
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLCT_CTRL_reserved0_SHIFT         6

/* XPT_PMU_SCB :: SCB_HWG_CLCT_CTRL :: HWG_CLCT_FR_EN [05:05] */
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLCT_CTRL_HWG_CLCT_FR_EN_MASK     0x00000020
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLCT_CTRL_HWG_CLCT_FR_EN_SHIFT    5
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLCT_CTRL_HWG_CLCT_FR_EN_DEFAULT  0x00000000

/* XPT_PMU_SCB :: SCB_HWG_CLCT_CTRL :: HWG_CLCT_GT_EN [04:04] */
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLCT_CTRL_HWG_CLCT_GT_EN_MASK     0x00000010
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLCT_CTRL_HWG_CLCT_GT_EN_SHIFT    4
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLCT_CTRL_HWG_CLCT_GT_EN_DEFAULT  0x00000000

/* XPT_PMU_SCB :: SCB_HWG_CLCT_CTRL :: HWG_CLCT_MUX_SEL [03:00] */
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLCT_CTRL_HWG_CLCT_MUX_SEL_MASK   0x0000000f
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLCT_CTRL_HWG_CLCT_MUX_SEL_SHIFT  0
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLCT_CTRL_HWG_CLCT_MUX_SEL_DEFAULT 0x00000000

/***************************************************************************
 *SCB_HWG_CLCT_RST - Collecting Reset
 ***************************************************************************/
/* XPT_PMU_SCB :: SCB_HWG_CLCT_RST :: reserved0 [31:02] */
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLCT_RST_reserved0_MASK           0xfffffffc
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLCT_RST_reserved0_SHIFT          2

/* XPT_PMU_SCB :: SCB_HWG_CLCT_RST :: HWG_CLCT_FR_RST [01:01] */
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLCT_RST_HWG_CLCT_FR_RST_MASK     0x00000002
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLCT_RST_HWG_CLCT_FR_RST_SHIFT    1
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLCT_RST_HWG_CLCT_FR_RST_DEFAULT  0x00000000

/* XPT_PMU_SCB :: SCB_HWG_CLCT_RST :: HWG_CLCT_GT_RST [00:00] */
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLCT_RST_HWG_CLCT_GT_RST_MASK     0x00000001
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLCT_RST_HWG_CLCT_GT_RST_SHIFT    0
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLCT_RST_HWG_CLCT_GT_RST_DEFAULT  0x00000000

/***************************************************************************
 *SCB_HWG_CLCT_FREEZE - Collecting Freeze
 ***************************************************************************/
/* XPT_PMU_SCB :: SCB_HWG_CLCT_FREEZE :: reserved0 [31:02] */
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLCT_FREEZE_reserved0_MASK        0xfffffffc
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLCT_FREEZE_reserved0_SHIFT       2

/* XPT_PMU_SCB :: SCB_HWG_CLCT_FREEZE :: HWG_CLCT_FR_FREEZE [01:01] */
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLCT_FREEZE_HWG_CLCT_FR_FREEZE_MASK 0x00000002
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLCT_FREEZE_HWG_CLCT_FR_FREEZE_SHIFT 1
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLCT_FREEZE_HWG_CLCT_FR_FREEZE_DEFAULT 0x00000000

/* XPT_PMU_SCB :: SCB_HWG_CLCT_FREEZE :: HWG_CLCT_GT_FREEZE [00:00] */
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLCT_FREEZE_HWG_CLCT_GT_FREEZE_MASK 0x00000001
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLCT_FREEZE_HWG_CLCT_GT_FREEZE_SHIFT 0
#define BCHP_XPT_PMU_SCB_SCB_HWG_CLCT_FREEZE_HWG_CLCT_GT_FREEZE_DEFAULT 0x00000000

/***************************************************************************
 *SCB_HWG_FR_CLK_VALUE_HI - Free running clock higher value
 ***************************************************************************/
/* XPT_PMU_SCB :: SCB_HWG_FR_CLK_VALUE_HI :: HWG_FR_CLK_VALUE_H [31:00] */
#define BCHP_XPT_PMU_SCB_SCB_HWG_FR_CLK_VALUE_HI_HWG_FR_CLK_VALUE_H_MASK 0xffffffff
#define BCHP_XPT_PMU_SCB_SCB_HWG_FR_CLK_VALUE_HI_HWG_FR_CLK_VALUE_H_SHIFT 0
#define BCHP_XPT_PMU_SCB_SCB_HWG_FR_CLK_VALUE_HI_HWG_FR_CLK_VALUE_H_DEFAULT 0x00000000

/***************************************************************************
 *SCB_HWG_FR_CLK_VALUE_LO - Free running clock lower value
 ***************************************************************************/
/* XPT_PMU_SCB :: SCB_HWG_FR_CLK_VALUE_LO :: HWG_FR_CLK_VALUE_L [31:00] */
#define BCHP_XPT_PMU_SCB_SCB_HWG_FR_CLK_VALUE_LO_HWG_FR_CLK_VALUE_L_MASK 0xffffffff
#define BCHP_XPT_PMU_SCB_SCB_HWG_FR_CLK_VALUE_LO_HWG_FR_CLK_VALUE_L_SHIFT 0
#define BCHP_XPT_PMU_SCB_SCB_HWG_FR_CLK_VALUE_LO_HWG_FR_CLK_VALUE_L_DEFAULT 0x00000000

/***************************************************************************
 *SCB_HWG_GT_CLK_VALUE_HI - Gated Clock higher value
 ***************************************************************************/
/* XPT_PMU_SCB :: SCB_HWG_GT_CLK_VALUE_HI :: HWG_GT_CLK_VALUE_H [31:00] */
#define BCHP_XPT_PMU_SCB_SCB_HWG_GT_CLK_VALUE_HI_HWG_GT_CLK_VALUE_H_MASK 0xffffffff
#define BCHP_XPT_PMU_SCB_SCB_HWG_GT_CLK_VALUE_HI_HWG_GT_CLK_VALUE_H_SHIFT 0
#define BCHP_XPT_PMU_SCB_SCB_HWG_GT_CLK_VALUE_HI_HWG_GT_CLK_VALUE_H_DEFAULT 0x00000000

/***************************************************************************
 *SCB_HWG_GT_CLK_VALUE_LO - Gated Clock lower value
 ***************************************************************************/
/* XPT_PMU_SCB :: SCB_HWG_GT_CLK_VALUE_LO :: HWG_GT_CLK_VALUE_L [31:00] */
#define BCHP_XPT_PMU_SCB_SCB_HWG_GT_CLK_VALUE_LO_HWG_GT_CLK_VALUE_L_MASK 0xffffffff
#define BCHP_XPT_PMU_SCB_SCB_HWG_GT_CLK_VALUE_LO_HWG_GT_CLK_VALUE_L_SHIFT 0
#define BCHP_XPT_PMU_SCB_SCB_HWG_GT_CLK_VALUE_LO_HWG_GT_CLK_VALUE_L_DEFAULT 0x00000000

#endif /* #ifndef BCHP_XPT_PMU_SCB_H__ */

/* End of File */
