#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Jul 31 16:34:51 2024
# Process ID: 186722
# Current directory: /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_xbar_3_synth_1
# Command line: vivado -log main_design_xbar_3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_design_xbar_3.tcl
# Log file: /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_xbar_3_synth_1/main_design_xbar_3.vds
# Journal file: /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_xbar_3_synth_1/vivado.jou
# Running On        :nothon-Swift-SF314-57
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04 LTS
# Processor Detail  :Intel(R) Core(TM) i7-1065G7 CPU @ 1.30GHz
# CPU Frequency     :1999.847 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :7990 MB
# Swap memory       :21474 MB
# Total Virtual     :29465 MB
# Available Virtual :8067 MB
#-----------------------------------------------------------
source main_design_xbar_3.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1355.434 ; gain = 9.934 ; free physical = 861 ; free virtual = 8990
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nothon/fpga2C/interface_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nothon/fpga2C/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: main_design_xbar_3
Command: synth_design -top main_design_xbar_3 -part xc7z020clg400-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Device 21-9227] Part: xc7z020clg400-2 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 187248
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2143.398 ; gain = 411.715 ; free physical = 245 ; free virtual = 8686
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main_design_xbar_3' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_xbar_3/synth/main_design_xbar_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_31_axis_switch' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e0e4/hdl/axis_switch_v1_1_vl_rfs.v:3078]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_axis2vector' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:805]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_axis2vector' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:805]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_31_axisc_decoder' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e0e4/hdl/axis_switch_v1_1_vl_rfs.v:475]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_31_axisc_register_slice' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/ca8d/hdl/axis_register_slice_v1_1_vl_rfs.v:1929]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_31_axisc_register_slice' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/ca8d/hdl/axis_register_slice_v1_1_vl_rfs.v:1929]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_31_axisc_register_slice__parameterized0' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/ca8d/hdl/axis_register_slice_v1_1_vl_rfs.v:1929]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_31_axisc_register_slice__parameterized0' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/ca8d/hdl/axis_register_slice_v1_1_vl_rfs.v:1929]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_vector2axis' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_vector2axis' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_31_axisc_decoder' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e0e4/hdl/axis_switch_v1_1_vl_rfs.v:475]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_31_axisc_transfer_mux' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e0e4/hdl/axis_switch_v1_1_vl_rfs.v:814]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_31_axisc_arb_responder' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e0e4/hdl/axis_switch_v1_1_vl_rfs.v:1117]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_31_axisc_arb_responder' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e0e4/hdl/axis_switch_v1_1_vl_rfs.v:1117]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_mux_enc' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:64]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_mux_enc' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_mux_enc__parameterized0' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:64]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_mux_enc__parameterized0' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_31_axisc_register_slice__parameterized1' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/ca8d/hdl/axis_register_slice_v1_1_vl_rfs.v:1929]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_31_axisc_register_slice__parameterized1' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/ca8d/hdl/axis_register_slice_v1_1_vl_rfs.v:1929]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_31_axisc_transfer_mux' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e0e4/hdl/axis_switch_v1_1_vl_rfs.v:814]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_31_axis_switch' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e0e4/hdl/axis_switch_v1_1_vl_rfs.v:3078]
INFO: [Synth 8-6155] done synthesizing module 'main_design_xbar_3' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_xbar_3/synth/main_design_xbar_3.v:53]
WARNING: [Synth 8-7129] Port ACLK in module axis_register_slice_v1_1_31_axisc_register_slice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK2X in module axis_register_slice_v1_1_31_axisc_register_slice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axis_register_slice_v1_1_31_axisc_register_slice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLKEN in module axis_register_slice_v1_1_31_axisc_register_slice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S[0] in module axis_infrastructure_v1_1_1_mux_enc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S[0] in module axis_infrastructure_v1_1_1_mux_enc is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXIS_TLAST in module axis_switch_v1_1_31_axisc_arb_responder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARB_SEL[0] in module axis_switch_v1_1_31_axisc_transfer_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_enable in module axis_switch_v1_1_31_axisc_transfer_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_mux[3] in module axis_switch_v1_1_31_axisc_transfer_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_mux[2] in module axis_switch_v1_1_31_axisc_transfer_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_mux[1] in module axis_switch_v1_1_31_axisc_transfer_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_mux[0] in module axis_switch_v1_1_31_axisc_transfer_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK2X in module axis_register_slice_v1_1_31_axisc_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK2X in module axis_register_slice_v1_1_31_axisc_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port si_mux[3] in module axis_switch_v1_1_31_axisc_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port si_mux[2] in module axis_switch_v1_1_31_axisc_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port si_mux[1] in module axis_switch_v1_1_31_axisc_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port si_mux[0] in module axis_switch_v1_1_31_axisc_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port si_enable[0] in module axis_switch_v1_1_31_axisc_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[3] in module axis_infrastructure_v1_1_1_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[2] in module axis_infrastructure_v1_1_1_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[1] in module axis_infrastructure_v1_1_1_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[0] in module axis_infrastructure_v1_1_1_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TID[0] in module axis_infrastructure_v1_1_1_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TUSER[0] in module axis_infrastructure_v1_1_1_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port arb_gnt[1] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port arb_gnt[0] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port arb_sel[1] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port arb_sel[0] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_aclk in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_aresetn in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awvalid in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awaddr[6] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awaddr[5] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awaddr[4] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awaddr[3] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awaddr[2] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awaddr[1] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awaddr[0] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wvalid in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[31] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[30] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[29] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[28] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[27] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[26] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[25] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[24] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[23] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[22] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[21] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[20] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[19] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[18] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[17] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[16] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[15] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[14] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[13] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[12] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[11] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[10] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[9] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[8] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[7] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[6] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[5] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[4] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[3] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[2] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[1] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[0] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_bready in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_arvalid in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_araddr[6] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_araddr[5] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_araddr[4] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_araddr[3] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_araddr[2] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_araddr[1] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_araddr[0] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_rready in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2228.367 ; gain = 496.684 ; free physical = 213 ; free virtual = 8192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2243.211 ; gain = 511.527 ; free physical = 194 ; free virtual = 8185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2243.211 ; gain = 511.527 ; free physical = 194 ; free virtual = 8185
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2243.211 ; gain = 0.000 ; free physical = 209 ; free virtual = 8182
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_xbar_3/main_design_xbar_3_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_xbar_3/main_design_xbar_3_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_xbar_3_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_xbar_3_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2383.961 ; gain = 0.000 ; free physical = 1233 ; free virtual = 9429
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2383.961 ; gain = 0.000 ; free physical = 1232 ; free virtual = 9430
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2383.961 ; gain = 652.277 ; free physical = 1168 ; free virtual = 9424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2391.965 ; gain = 660.281 ; free physical = 1167 ; free virtual = 9424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_xbar_3_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2391.965 ; gain = 660.281 ; free physical = 1167 ; free virtual = 9424
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2391.965 ; gain = 660.281 ; free physical = 1167 ; free virtual = 9424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               38 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   38 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7129] Port s_axis_tstrb[3] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[2] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[1] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[0] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[0] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tuser[0] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port arb_gnt[1] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port arb_gnt[0] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port arb_sel[1] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port arb_sel[0] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_aclk in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_aresetn in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awvalid in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awaddr[6] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awaddr[5] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awaddr[4] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awaddr[3] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2391.965 ; gain = 660.281 ; free physical = 1162 ; free virtual = 9419
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2391.965 ; gain = 660.281 ; free physical = 1142 ; free virtual = 9417
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2391.965 ; gain = 660.281 ; free physical = 1145 ; free virtual = 9421
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2391.965 ; gain = 660.281 ; free physical = 1144 ; free virtual = 9420
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2391.965 ; gain = 660.281 ; free physical = 1138 ; free virtual = 9422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2391.965 ; gain = 660.281 ; free physical = 1138 ; free virtual = 9422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2391.965 ; gain = 660.281 ; free physical = 1138 ; free virtual = 9422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2391.965 ; gain = 660.281 ; free physical = 1138 ; free virtual = 9422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2391.965 ; gain = 660.281 ; free physical = 1138 ; free virtual = 9422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2391.965 ; gain = 660.281 ; free physical = 1138 ; free virtual = 9422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT3 |    42|
|3     |LUT4 |     2|
|4     |LUT5 |     1|
|5     |LUT6 |    11|
|6     |FDRE |    90|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2391.965 ; gain = 660.281 ; free physical = 1138 ; free virtual = 9422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 63 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2391.965 ; gain = 519.531 ; free physical = 1137 ; free virtual = 9421
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2391.973 ; gain = 660.281 ; free physical = 1137 ; free virtual = 9421
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2391.973 ; gain = 0.000 ; free physical = 1137 ; free virtual = 9423
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2447.992 ; gain = 0.000 ; free physical = 1474 ; free virtual = 9768
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c564243c
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:38 . Memory (MB): peak = 2447.992 ; gain = 1074.746 ; free physical = 1474 ; free virtual = 9768
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1876.299; main = 1492.285; forked = 405.125
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3488.805; main = 2447.996; forked = 1096.836
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2472.004 ; gain = 0.000 ; free physical = 1476 ; free virtual = 9770
INFO: [Common 17-1381] The checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_xbar_3_synth_1/main_design_xbar_3.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP main_design_xbar_3, cache-ID = d84f4d4383009839
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2472.004 ; gain = 0.000 ; free physical = 1470 ; free virtual = 9764
INFO: [Common 17-1381] The checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_xbar_3_synth_1/main_design_xbar_3.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file main_design_xbar_3_utilization_synth.rpt -pb main_design_xbar_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul 31 16:35:47 2024...
