{"index": 22, "svad": "This property verifies that whenever the signal opc_of equals the octal value 6'o55, the signal wRTD must be asserted high.\n\nThe check is triggered on every rising edge of the clock signal gclk. At any such clock edge, if the value of opc_of is 6'o55, then the signal wRTD is required to be 1.\n\nThe property is asynchronously disabled and does not check this condition when the active-high reset signal grst is asserted to 1.", "reference_sva": "property p_wRTD_opc_of;\n    @(posedge gclk) disable iff (grst == 1)\n        opc_of == 6'o55 |-> wRTD == 1;\nendproperty\nassert_p_wRTD_opc_of: assert property (p_wRTD_opc_of) else $error(\"Assertion failed: When opc_of is 6'o55, wRTD should be 1\");", "generated_sva": "property p_wRTD_on_opc_55;\n  @(posedge gclk) disable iff (grst)\n  (opc_of == 6'o55) |-> (wRTD == 1'b1);\nendproperty\n\nassert property (p_wRTD_on_opc_55);", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_wRTD_opc_of\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `o55`, `opc_of`, `wRTD`\n\n* **Clocks & Resets:**\n    * Primary Clock: `gclk` (posedge)\n    * Reset Signal: `grst` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `opc_of == 6'o55`\n    * Response condition: `wRTD == 1`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `opc_of == 6'o55`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `wRTD == 1`\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (grst == 1)`\n    * Property is disabled when reset `grst` is active high\n\n* **Assertion Structure:**\n    * `@(posedge gclk) opc_of == 6'o55 |-> wRTD == 1`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_wRTD_opc_of;\n    @(posedge gclk) disable iff (grst == 1)\n        opc_of == 6'o55 |-> wRTD == 1;\nendproperty\nassert_p_wRTD_opc_of: assert property (p_wRTD_opc_of) else $error(\"Assertion failed: When opc_of is 6'o55, wRTD should be 1\");\n```\n\n**Summary:**\nProperty `p_wRTD_opc_of` uses overlapping implication synchronized to `gclk`.", "error_message": null, "generation_time": 30.66435432434082, "verification_time": 0.013812780380249023, "from_cache": false}