
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/output_logic/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/output_logic
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/output_logic.v
# synth_design -part xc7z020clg484-3 -top output_logic -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top output_logic -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 145197 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.535 ; gain = 40.895 ; free physical = 242893 ; free virtual = 310735
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'output_logic' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/output_logic.v:49]
INFO: [Synth 8-6155] done synthesizing module 'output_logic' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/output_logic.v:49]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[15]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[14]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[13]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[12]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[11]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[10]
WARNING: [Synth 8-3331] design output_logic has unconnected port final_mat_mul_size[7]
WARNING: [Synth 8-3331] design output_logic has unconnected port final_mat_mul_size[6]
WARNING: [Synth 8-3331] design output_logic has unconnected port final_mat_mul_size[5]
WARNING: [Synth 8-3331] design output_logic has unconnected port final_mat_mul_size[4]
WARNING: [Synth 8-3331] design output_logic has unconnected port final_mat_mul_size[3]
WARNING: [Synth 8-3331] design output_logic has unconnected port final_mat_mul_size[2]
WARNING: [Synth 8-3331] design output_logic has unconnected port final_mat_mul_size[1]
WARNING: [Synth 8-3331] design output_logic has unconnected port final_mat_mul_size[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1556.301 ; gain = 95.660 ; free physical = 242882 ; free virtual = 310725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1556.301 ; gain = 95.660 ; free physical = 242889 ; free virtual = 310731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1564.297 ; gain = 103.656 ; free physical = 242889 ; free virtual = 310732
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1585.320 ; gain = 124.680 ; free physical = 242820 ; free virtual = 310664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 32    
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 64    
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module output_logic 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 32    
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 64    
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[15]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[14]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[13]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[12]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[11]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[10]
WARNING: [Synth 8-3331] design output_logic has unconnected port final_mat_mul_size[7]
WARNING: [Synth 8-3331] design output_logic has unconnected port final_mat_mul_size[6]
WARNING: [Synth 8-3331] design output_logic has unconnected port final_mat_mul_size[5]
WARNING: [Synth 8-3331] design output_logic has unconnected port final_mat_mul_size[4]
WARNING: [Synth 8-3331] design output_logic has unconnected port final_mat_mul_size[3]
WARNING: [Synth 8-3331] design output_logic has unconnected port final_mat_mul_size[2]
WARNING: [Synth 8-3331] design output_logic has unconnected port final_mat_mul_size[1]
WARNING: [Synth 8-3331] design output_logic has unconnected port final_mat_mul_size[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1770.453 ; gain = 309.812 ; free physical = 242658 ; free virtual = 310508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1770.457 ; gain = 309.816 ; free physical = 242644 ; free virtual = 310494
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1784.609 ; gain = 323.969 ; free physical = 242654 ; free virtual = 310504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1784.613 ; gain = 323.973 ; free physical = 242645 ; free virtual = 310495
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1784.613 ; gain = 323.973 ; free physical = 242642 ; free virtual = 310492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1784.613 ; gain = 323.973 ; free physical = 242650 ; free virtual = 310499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1784.613 ; gain = 323.973 ; free physical = 242648 ; free virtual = 310498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:21 ; elapsed = 00:02:25 . Memory (MB): peak = 1784.613 ; gain = 323.973 ; free physical = 242480 ; free virtual = 310330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:21 ; elapsed = 00:02:25 . Memory (MB): peak = 1784.613 ; gain = 323.973 ; free physical = 242480 ; free virtual = 310330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    17|
|2     |LUT1   |     1|
|3     |LUT2   |    31|
|4     |LUT3   |    10|
|5     |LUT4   |  8199|
|6     |LUT5   |    12|
|7     |LUT6   |    13|
|8     |FDRE   |  8236|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 16519|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:21 ; elapsed = 00:02:25 . Memory (MB): peak = 1784.613 ; gain = 323.973 ; free physical = 242480 ; free virtual = 310330
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:21 ; elapsed = 00:02:25 . Memory (MB): peak = 1784.613 ; gain = 323.973 ; free physical = 242482 ; free virtual = 310332
Synthesis Optimization Complete : Time (s): cpu = 00:02:21 ; elapsed = 00:02:25 . Memory (MB): peak = 1784.617 ; gain = 323.973 ; free physical = 242493 ; free virtual = 310343
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'output_logic' is not ideal for floorplanning, since the cellview 'output_logic' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1884.785 ; gain = 0.000 ; free physical = 242385 ; free virtual = 310235
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:25 ; elapsed = 00:02:29 . Memory (MB): peak = 1884.785 ; gain = 424.242 ; free physical = 242444 ; free virtual = 310294
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2442.438 ; gain = 557.652 ; free physical = 241964 ; free virtual = 309814
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk_cnt]
WARNING: [Constraints 18-633] Creating clock clk with 8 sources.
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name.
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2442.438 ; gain = 0.000 ; free physical = 241958 ; free virtual = 309808
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2466.449 ; gain = 0.000 ; free physical = 241952 ; free virtual = 309811
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/output_logic/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/output_logic/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2588.637 ; gain = 0.000 ; free physical = 241937 ; free virtual = 309789

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 14097d4bf

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2588.637 ; gain = 0.000 ; free physical = 241937 ; free virtual = 309789

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14097d4bf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2588.637 ; gain = 0.000 ; free physical = 241941 ; free virtual = 309793
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 14097d4bf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2588.637 ; gain = 0.000 ; free physical = 241945 ; free virtual = 309798
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a09c69dc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2588.637 ; gain = 0.000 ; free physical = 241952 ; free virtual = 309804
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1a09c69dc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2588.637 ; gain = 0.000 ; free physical = 241948 ; free virtual = 309800
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 16db7fc0c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2588.637 ; gain = 0.000 ; free physical = 241944 ; free virtual = 309797
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16db7fc0c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2588.637 ; gain = 0.000 ; free physical = 241940 ; free virtual = 309792
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2588.637 ; gain = 0.000 ; free physical = 241937 ; free virtual = 309789
Ending Logic Optimization Task | Checksum: 16db7fc0c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2588.637 ; gain = 0.000 ; free physical = 241953 ; free virtual = 309806

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 16db7fc0c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2588.637 ; gain = 0.000 ; free physical = 241944 ; free virtual = 309796

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16db7fc0c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2588.637 ; gain = 0.000 ; free physical = 241943 ; free virtual = 309796

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2588.637 ; gain = 0.000 ; free physical = 241943 ; free virtual = 309796
Ending Netlist Obfuscation Task | Checksum: 16db7fc0c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2588.637 ; gain = 0.000 ; free physical = 241941 ; free virtual = 309794
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2588.637 ; gain = 0.000 ; free physical = 241940 ; free virtual = 309793
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
WARNING: [Constraints 18-633] Creating clock clk with 8 sources.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 16db7fc0c
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module output_logic ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2604.629 ; gain = 0.000 ; free physical = 241861 ; free virtual = 309714
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.774 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2614.711 ; gain = 10.082 ; free physical = 241822 ; free virtual = 309674
IDT: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2614.711 ; gain = 10.082 ; free physical = 241827 ; free virtual = 309680
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2851.219 ; gain = 236.508 ; free physical = 241799 ; free virtual = 309652
Power optimization passes: Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2851.219 ; gain = 246.590 ; free physical = 241799 ; free virtual = 309652

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241863 ; free virtual = 309715


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design output_logic ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 8236
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 16db7fc0c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241860 ; free virtual = 309713
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 16db7fc0c
Power optimization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2851.219 ; gain = 262.582 ; free physical = 241883 ; free virtual = 309735
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 25996384 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16db7fc0c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241939 ; free virtual = 309791
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 16db7fc0c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241934 ; free virtual = 309787
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 16db7fc0c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241940 ; free virtual = 309792
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 16db7fc0c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241940 ; free virtual = 309792
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 16db7fc0c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241939 ; free virtual = 309792

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241939 ; free virtual = 309792
Ending Netlist Obfuscation Task | Checksum: 16db7fc0c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241939 ; free virtual = 309792
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2851.219 ; gain = 262.582 ; free physical = 241939 ; free virtual = 309792
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241934 ; free virtual = 309787
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 781961a1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241934 ; free virtual = 309787
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241935 ; free virtual = 309787

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Constraints 18-633] Creating clock clk with 8 sources.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a4ccb852

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241924 ; free virtual = 309777

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14df04bad

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241911 ; free virtual = 309763

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14df04bad

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241910 ; free virtual = 309763
Phase 1 Placer Initialization | Checksum: 14df04bad

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241910 ; free virtual = 309763

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: b452dd9e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241900 ; free virtual = 309752

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241862 ; free virtual = 309715

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 161e4d504

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241856 ; free virtual = 309708
Phase 2 Global Placement | Checksum: 17a9bf463

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241872 ; free virtual = 309724

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17a9bf463

Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241862 ; free virtual = 309714

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16f9be38b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241871 ; free virtual = 309724

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a47a3b40

Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241871 ; free virtual = 309723

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a47a3b40

Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241871 ; free virtual = 309723

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 161dabb82

Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241852 ; free virtual = 309704

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1668557a4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241852 ; free virtual = 309704

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1668557a4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241858 ; free virtual = 309710
Phase 3 Detail Placement | Checksum: 1668557a4

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241853 ; free virtual = 309706

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
WARNING: [Constraints 18-633] Creating clock clk with 8 sources.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 202439f20

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net c_data_out[255]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net c_data_out_31, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 2 candidate nets, 0 success, 0 bufg driver replicated, 2 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 202439f20

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241867 ; free virtual = 309719
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.861. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1bc98c64e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241866 ; free virtual = 309719
Phase 4.1 Post Commit Optimization | Checksum: 1bc98c64e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241866 ; free virtual = 309719

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1bc98c64e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241867 ; free virtual = 309720

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1bc98c64e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241868 ; free virtual = 309721

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241868 ; free virtual = 309721
Phase 4.4 Final Placement Cleanup | Checksum: 1d02b47a1

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241868 ; free virtual = 309721
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d02b47a1

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241868 ; free virtual = 309721
Ending Placer Task | Checksum: 1377de9cb

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241882 ; free virtual = 309734
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:23 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241879 ; free virtual = 309731
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241852 ; free virtual = 309704
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241835 ; free virtual = 309691
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241829 ; free virtual = 309695
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/output_logic/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 847e21ff ConstDB: 0 ShapeSum: b2ffc7cc RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "matrixC5_21[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC5_21[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "done_mat_mul" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "done_mat_mul". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "matrixC5_20[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC5_20[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC5_23[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC5_23[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC5_22[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC5_22[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC7_21[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC7_21[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC7_20[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC7_20[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC7_23[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC7_23[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC7_22[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC7_22[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC4_31[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC4_31[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC7_27[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC7_27[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC7_26[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC7_26[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC7_25[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC7_25[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC7_24[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC7_24[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC3_19[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC3_19[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC3_18[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC3_18[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC3_17[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC3_17[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC3_16[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC3_16[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC3_3[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC3_3[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC3_2[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC3_2[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC3_1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC3_1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC3_0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC3_0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC28_16[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC28_16[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC28_15[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC28_15[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC28_14[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC28_14[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC28_13[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC28_13[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC26_25[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC26_25[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC26_24[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC26_24[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC26_23[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC26_23[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC26_22[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC26_22[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC26_21[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC26_21[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC26_20[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC26_20[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC26_19[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC26_19[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC26_18[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC26_18[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC26_17[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC26_17[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC26_16[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC26_16[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC26_15[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC26_15[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC26_14[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC26_14[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC4_31[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC4_31[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC4_30[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC4_30[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC4_29[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC4_29[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC4_28[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC4_28[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC4_31[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC4_31[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC4_30[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC4_30[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC4_29[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC4_29[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC4_21[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC4_21[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC4_20[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC4_20[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC4_23[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC4_23[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC4_22[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC4_22[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC4_30[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC4_30[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC4_29[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC4_29[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC4_28[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC4_28[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC4_27[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC4_27[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC4_26[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC4_26[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC4_25[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC4_25[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC4_24[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC4_24[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC4_23[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC4_23[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC3_19[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC3_19[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC3_18[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC3_18[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC3_17[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC3_17[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC30_26[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC30_26[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC30_25[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC30_25[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC30_24[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC30_24[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC30_23[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC30_23[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC30_30[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC30_30[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC30_29[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC30_29[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC30_28[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC30_28[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC30_27[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC30_27[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC5_31[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC5_31[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC5_30[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC5_30[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC5_29[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC5_29[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC5_28[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC5_28[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC5_19[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC5_19[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC5_18[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC5_18[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC5_17[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC5_17[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC5_16[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC5_16[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC7_31[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC7_31[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC7_30[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC7_30[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC7_29[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC7_29[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC7_28[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC7_28[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC7_19[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC7_19[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC7_18[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC7_18[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC7_17[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC7_17[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC7_16[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC7_16[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC23_11[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC23_11[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC23_10[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC23_10[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC23_9[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC23_9[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC23_8[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC23_8[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC23_7[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC23_7[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC23_6[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC23_6[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC23_5[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC23_5[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC23_4[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC23_4[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC28_14[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC28_14[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC28_13[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC28_13[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC3_27[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC3_27[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC3_26[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC3_26[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC3_25[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC3_25[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC3_24[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC3_24[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC26_21[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC26_21[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: ae7aafdd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241684 ; free virtual = 309539
Post Restoration Checksum: NetGraph: 5dd128a5 NumContArr: 50a98738 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ae7aafdd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241686 ; free virtual = 309541

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ae7aafdd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241654 ; free virtual = 309510

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ae7aafdd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241654 ; free virtual = 309510
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e29bf6c5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241639 ; free virtual = 309494
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.023  | TNS=0.000  | WHS=0.084  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 2370ceb53

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241643 ; free virtual = 309499

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19bdad43a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241634 ; free virtual = 309490

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1007
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.977  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ffc1e59e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241619 ; free virtual = 309475
Phase 4 Rip-up And Reroute | Checksum: 1ffc1e59e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241618 ; free virtual = 309473

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1ffc1e59e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241614 ; free virtual = 309470

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ffc1e59e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241628 ; free virtual = 309484
Phase 5 Delay and Skew Optimization | Checksum: 1ffc1e59e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241627 ; free virtual = 309482

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1df0d56b8

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241615 ; free virtual = 309470
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.977  | TNS=0.000  | WHS=0.122  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1df0d56b8

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241628 ; free virtual = 309484
Phase 6 Post Hold Fix | Checksum: 1df0d56b8

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241627 ; free virtual = 309482

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.592006 %
  Global Horizontal Routing Utilization  = 0.779581 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 152bdfff9

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241615 ; free virtual = 309470

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 152bdfff9

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241629 ; free virtual = 309484

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1afb1388a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241629 ; free virtual = 309485

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.977  | TNS=0.000  | WHS=0.122  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1afb1388a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241629 ; free virtual = 309485
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241664 ; free virtual = 309519

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241664 ; free virtual = 309519
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241664 ; free virtual = 309519
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241651 ; free virtual = 309513
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2851.219 ; gain = 0.000 ; free physical = 241641 ; free virtual = 309512
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/output_logic/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/output_logic/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/output_logic/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/output_logic/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2954.895 ; gain = 0.000 ; free physical = 241588 ; free virtual = 309447
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 08:18:40 2022...
