Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Sep 11 16:35:09 2018
| Host         : LAPTOP-IJ2NHTNA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Logic_Show_Top_timing_summary_routed.rpt -pb Logic_Show_Top_timing_summary_routed.pb -rpx Logic_Show_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Logic_Show_Top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line93/sds/active_y_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line93/sds/active_y_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line93/sds/active_y_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line93/sds/active_y_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line93/sds/active_y_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line93/sds/active_y_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line93/sds/active_y_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.335     -601.509                     74                  463        0.068        0.000                      0                  463        4.500        0.000                       0                   277  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                    ------------       ----------      --------------
nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_video_pll                                     {0.000 26.891}     53.782          18.594          
  clk_out2_video_pll                                     {0.000 5.378}      10.756          92.969          
  clkfbout_video_pll                                     {0.000 10.000}     20.000          50.000          
sys_clk                                                  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_video_pll                                          46.346        0.000                      0                  183        0.121        0.000                      0                  183       26.037        0.000                       0                   171  
  clk_out2_video_pll                                                                                                                                                                                       9.164        0.000                       0                    10  
  clkfbout_video_pll                                                                                                                                                                                      18.408        0.000                       0                     3  
sys_clk                                                        3.072        0.000                      0                  206        0.068        0.000                      0                  206        4.500        0.000                       0                    92  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk             clk_out1_video_pll      -12.335     -601.509                     74                   74        0.608        0.000                      0                   74  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
  To Clock:  nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_pll
  To Clock:  clk_out1_video_pll

Setup :            0  Failing Endpoints,  Worst Slack       46.346ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       26.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.346ns  (required time - arrival time)
  Source:                 nolabel_line93/sds/active_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Destination:            nolabel_line93/sds/rgb_r_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.782ns  (clk_out1_video_pll rise@53.782ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 1.457ns (19.967%)  route 5.840ns (80.033%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.408ns = ( 55.190 - 53.782 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.552     1.552    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.569     1.571    nolabel_line93/sds/video_clk
    SLICE_X111Y83        FDRE                                         r  nolabel_line93/sds/active_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDRE (Prop_fdre_C_Q)         0.379     1.950 r  nolabel_line93/sds/active_x_reg[0]/Q
                         net (fo=131, routed)         3.321     5.271    nolabel_line93/sds/rwp/active_x_reg[0]_0
    SLICE_X99Y84         LUT4 (Prop_lut4_I0_O)        0.105     5.376 f  nolabel_line93/sds/rwp/rgb_r_reg[0]_i_171/O
                         net (fo=1, routed)           0.655     6.031    nolabel_line93/sds/rwp/rgb_r_reg[0]_i_171_n_0
    SLICE_X99Y83         LUT6 (Prop_lut6_I1_O)        0.105     6.136 f  nolabel_line93/sds/rwp/rgb_r_reg[0]_i_62/O
                         net (fo=1, routed)           0.000     6.136    nolabel_line93/sds/rwp/rgb_r_reg[0]_i_62_n_0
    SLICE_X99Y83         MUXF7 (Prop_muxf7_I1_O)      0.182     6.318 f  nolabel_line93/sds/rwp/rgb_r_reg_reg[0]_i_33/O
                         net (fo=1, routed)           1.203     7.521    nolabel_line93/sds/rwp/rgb_r_reg_reg[0]_i_33_n_0
    SLICE_X106Y80        LUT6 (Prop_lut6_I0_O)        0.252     7.773 f  nolabel_line93/sds/rwp/rgb_r_reg[0]_i_12/O
                         net (fo=1, routed)           0.000     7.773    nolabel_line93/sds/rwp/rgb_r_reg[0]_i_12_n_0
    SLICE_X106Y80        MUXF7 (Prop_muxf7_I1_O)      0.182     7.955 f  nolabel_line93/sds/rwp/rgb_r_reg_reg[0]_i_4/O
                         net (fo=1, routed)           0.661     8.616    nolabel_line93/sds/rwp/rgb_r_reg_reg[0]_i_4_n_0
    SLICE_X108Y80        LUT5 (Prop_lut5_I4_O)        0.252     8.868 r  nolabel_line93/sds/rwp/rgb_r_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.868    nolabel_line93/sds/rgb_b_reg[0]
    SLICE_X108Y80        FDRE                                         r  nolabel_line93/sds/rgb_r_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     53.782    53.782 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    53.782 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.386    55.167    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    52.252 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    53.707    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    53.784 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.406    55.190    nolabel_line93/sds/video_clk
    SLICE_X108Y80        FDRE                                         r  nolabel_line93/sds/rgb_r_reg_reg[0]/C
                         clock pessimism              0.096    55.286    
                         clock uncertainty           -0.143    55.142    
    SLICE_X108Y80        FDRE (Setup_fdre_C_D)        0.072    55.214    nolabel_line93/sds/rgb_r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         55.214    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                 46.346    

Slack (MET) :             48.730ns  (required time - arrival time)
  Source:                 nolabel_line93/sds/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Destination:            nolabel_line93/sds/v_active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.782ns  (clk_out1_video_pll rise@53.782ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 1.363ns (27.724%)  route 3.553ns (72.276%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.409ns = ( 55.191 - 53.782 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.552     1.552    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.567     1.569    nolabel_line93/sds/video_clk
    SLICE_X110Y81        FDRE                                         r  nolabel_line93/sds/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.379     1.948 r  nolabel_line93/sds/h_cnt_reg[2]/Q
                         net (fo=5, routed)           1.187     3.135    nolabel_line93/sds/h_cnt_reg_n_0_[2]
    SLICE_X111Y84        LUT4 (Prop_lut4_I1_O)        0.126     3.261 f  nolabel_line93/sds/h_cnt[11]_i_4/O
                         net (fo=2, routed)           0.357     3.618    nolabel_line93/sds/h_cnt[11]_i_4_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I5_O)        0.267     3.885 f  nolabel_line93/sds/h_cnt[11]_i_2/O
                         net (fo=13, routed)          0.750     4.635    nolabel_line93/sds/h_cnt[11]_i_2_n_0
    SLICE_X110Y81        LUT4 (Prop_lut4_I3_O)        0.105     4.740 r  nolabel_line93/sds/v_cnt[11]_i_1/O
                         net (fo=16, routed)          0.469     5.209    nolabel_line93/sds/v_cnt
    SLICE_X109Y82        LUT2 (Prop_lut2_I0_O)        0.107     5.316 r  nolabel_line93/sds/v_active_i_4/O
                         net (fo=1, routed)           0.114     5.431    nolabel_line93/sds/v_active_i_4_n_0
    SLICE_X109Y82        LUT6 (Prop_lut6_I5_O)        0.274     5.705 r  nolabel_line93/sds/v_active_i_2/O
                         net (fo=1, routed)           0.676     6.380    nolabel_line93/sds/p_0_in
    SLICE_X108Y81        LUT5 (Prop_lut5_I3_O)        0.105     6.485 r  nolabel_line93/sds/v_active_i_1/O
                         net (fo=1, routed)           0.000     6.485    nolabel_line93/sds/v_active_i_1_n_0
    SLICE_X108Y81        FDRE                                         r  nolabel_line93/sds/v_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     53.782    53.782 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    53.782 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.386    55.167    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    52.252 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    53.707    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    53.784 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.407    55.191    nolabel_line93/sds/video_clk
    SLICE_X108Y81        FDRE                                         r  nolabel_line93/sds/v_active_reg/C
                         clock pessimism              0.096    55.287    
                         clock uncertainty           -0.143    55.143    
    SLICE_X108Y81        FDRE (Setup_fdre_C_D)        0.072    55.215    nolabel_line93/sds/v_active_reg
  -------------------------------------------------------------------
                         required time                         55.215    
                         arrival time                          -6.485    
  -------------------------------------------------------------------
                         slack                                 48.730    

Slack (MET) :             48.920ns  (required time - arrival time)
  Source:                 nolabel_line93/sds/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Destination:            nolabel_line93/sds/active_y_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.782ns  (clk_out1_video_pll rise@53.782ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 0.982ns (21.885%)  route 3.505ns (78.115%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.410ns = ( 55.192 - 53.782 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.552     1.552    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.567     1.569    nolabel_line93/sds/video_clk
    SLICE_X110Y81        FDRE                                         r  nolabel_line93/sds/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.379     1.948 r  nolabel_line93/sds/h_cnt_reg[2]/Q
                         net (fo=5, routed)           1.187     3.135    nolabel_line93/sds/h_cnt_reg_n_0_[2]
    SLICE_X111Y84        LUT4 (Prop_lut4_I1_O)        0.126     3.261 f  nolabel_line93/sds/h_cnt[11]_i_4/O
                         net (fo=2, routed)           0.361     3.622    nolabel_line93/sds/h_cnt[11]_i_4_n_0
    SLICE_X111Y84        LUT4 (Prop_lut4_I0_O)        0.267     3.889 f  nolabel_line93/sds/active_y[11]_i_8/O
                         net (fo=1, routed)           0.517     4.406    nolabel_line93/sds/active_y[11]_i_8_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I5_O)        0.105     4.511 r  nolabel_line93/sds/active_y[11]_i_3/O
                         net (fo=2, routed)           0.812     5.323    nolabel_line93/sds/h_active
    SLICE_X109Y82        LUT6 (Prop_lut6_I0_O)        0.105     5.428 r  nolabel_line93/sds/active_y[11]_i_1/O
                         net (fo=12, routed)          0.628     6.056    nolabel_line93/sds/active_y0
    SLICE_X109Y82        FDRE                                         r  nolabel_line93/sds/active_y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     53.782    53.782 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    53.782 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.386    55.167    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    52.252 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    53.707    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    53.784 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.408    55.192    nolabel_line93/sds/video_clk
    SLICE_X109Y82        FDRE                                         r  nolabel_line93/sds/active_y_reg[0]/C
                         clock pessimism              0.096    55.288    
                         clock uncertainty           -0.143    55.144    
    SLICE_X109Y82        FDRE (Setup_fdre_C_CE)      -0.168    54.976    nolabel_line93/sds/active_y_reg[0]
  -------------------------------------------------------------------
                         required time                         54.976    
                         arrival time                          -6.056    
  -------------------------------------------------------------------
                         slack                                 48.920    

Slack (MET) :             48.956ns  (required time - arrival time)
  Source:                 nolabel_line93/sds/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Destination:            nolabel_line93/sds/active_y_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.782ns  (clk_out1_video_pll rise@53.782ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 0.982ns (22.052%)  route 3.471ns (77.948%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.412ns = ( 55.194 - 53.782 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.552     1.552    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.567     1.569    nolabel_line93/sds/video_clk
    SLICE_X110Y81        FDRE                                         r  nolabel_line93/sds/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.379     1.948 r  nolabel_line93/sds/h_cnt_reg[2]/Q
                         net (fo=5, routed)           1.187     3.135    nolabel_line93/sds/h_cnt_reg_n_0_[2]
    SLICE_X111Y84        LUT4 (Prop_lut4_I1_O)        0.126     3.261 f  nolabel_line93/sds/h_cnt[11]_i_4/O
                         net (fo=2, routed)           0.361     3.622    nolabel_line93/sds/h_cnt[11]_i_4_n_0
    SLICE_X111Y84        LUT4 (Prop_lut4_I0_O)        0.267     3.889 f  nolabel_line93/sds/active_y[11]_i_8/O
                         net (fo=1, routed)           0.517     4.406    nolabel_line93/sds/active_y[11]_i_8_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I5_O)        0.105     4.511 r  nolabel_line93/sds/active_y[11]_i_3/O
                         net (fo=2, routed)           0.812     5.323    nolabel_line93/sds/h_active
    SLICE_X109Y82        LUT6 (Prop_lut6_I0_O)        0.105     5.428 r  nolabel_line93/sds/active_y[11]_i_1/O
                         net (fo=12, routed)          0.594     6.022    nolabel_line93/sds/active_y0
    SLICE_X106Y85        FDRE                                         r  nolabel_line93/sds/active_y_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     53.782    53.782 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    53.782 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.386    55.167    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    52.252 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    53.707    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    53.784 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.410    55.194    nolabel_line93/sds/video_clk
    SLICE_X106Y85        FDRE                                         r  nolabel_line93/sds/active_y_reg[10]/C
                         clock pessimism              0.096    55.290    
                         clock uncertainty           -0.143    55.146    
    SLICE_X106Y85        FDRE (Setup_fdre_C_CE)      -0.168    54.978    nolabel_line93/sds/active_y_reg[10]
  -------------------------------------------------------------------
                         required time                         54.978    
                         arrival time                          -6.022    
  -------------------------------------------------------------------
                         slack                                 48.956    

Slack (MET) :             48.956ns  (required time - arrival time)
  Source:                 nolabel_line93/sds/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Destination:            nolabel_line93/sds/active_y_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.782ns  (clk_out1_video_pll rise@53.782ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 0.982ns (22.052%)  route 3.471ns (77.948%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.412ns = ( 55.194 - 53.782 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.552     1.552    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.567     1.569    nolabel_line93/sds/video_clk
    SLICE_X110Y81        FDRE                                         r  nolabel_line93/sds/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.379     1.948 r  nolabel_line93/sds/h_cnt_reg[2]/Q
                         net (fo=5, routed)           1.187     3.135    nolabel_line93/sds/h_cnt_reg_n_0_[2]
    SLICE_X111Y84        LUT4 (Prop_lut4_I1_O)        0.126     3.261 f  nolabel_line93/sds/h_cnt[11]_i_4/O
                         net (fo=2, routed)           0.361     3.622    nolabel_line93/sds/h_cnt[11]_i_4_n_0
    SLICE_X111Y84        LUT4 (Prop_lut4_I0_O)        0.267     3.889 f  nolabel_line93/sds/active_y[11]_i_8/O
                         net (fo=1, routed)           0.517     4.406    nolabel_line93/sds/active_y[11]_i_8_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I5_O)        0.105     4.511 r  nolabel_line93/sds/active_y[11]_i_3/O
                         net (fo=2, routed)           0.812     5.323    nolabel_line93/sds/h_active
    SLICE_X109Y82        LUT6 (Prop_lut6_I0_O)        0.105     5.428 r  nolabel_line93/sds/active_y[11]_i_1/O
                         net (fo=12, routed)          0.594     6.022    nolabel_line93/sds/active_y0
    SLICE_X106Y85        FDRE                                         r  nolabel_line93/sds/active_y_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     53.782    53.782 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    53.782 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.386    55.167    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    52.252 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    53.707    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    53.784 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.410    55.194    nolabel_line93/sds/video_clk
    SLICE_X106Y85        FDRE                                         r  nolabel_line93/sds/active_y_reg[11]/C
                         clock pessimism              0.096    55.290    
                         clock uncertainty           -0.143    55.146    
    SLICE_X106Y85        FDRE (Setup_fdre_C_CE)      -0.168    54.978    nolabel_line93/sds/active_y_reg[11]
  -------------------------------------------------------------------
                         required time                         54.978    
                         arrival time                          -6.022    
  -------------------------------------------------------------------
                         slack                                 48.956    

Slack (MET) :             48.956ns  (required time - arrival time)
  Source:                 nolabel_line93/sds/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Destination:            nolabel_line93/sds/active_y_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.782ns  (clk_out1_video_pll rise@53.782ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 0.982ns (22.052%)  route 3.471ns (77.948%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.412ns = ( 55.194 - 53.782 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.552     1.552    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.567     1.569    nolabel_line93/sds/video_clk
    SLICE_X110Y81        FDRE                                         r  nolabel_line93/sds/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.379     1.948 r  nolabel_line93/sds/h_cnt_reg[2]/Q
                         net (fo=5, routed)           1.187     3.135    nolabel_line93/sds/h_cnt_reg_n_0_[2]
    SLICE_X111Y84        LUT4 (Prop_lut4_I1_O)        0.126     3.261 f  nolabel_line93/sds/h_cnt[11]_i_4/O
                         net (fo=2, routed)           0.361     3.622    nolabel_line93/sds/h_cnt[11]_i_4_n_0
    SLICE_X111Y84        LUT4 (Prop_lut4_I0_O)        0.267     3.889 f  nolabel_line93/sds/active_y[11]_i_8/O
                         net (fo=1, routed)           0.517     4.406    nolabel_line93/sds/active_y[11]_i_8_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I5_O)        0.105     4.511 r  nolabel_line93/sds/active_y[11]_i_3/O
                         net (fo=2, routed)           0.812     5.323    nolabel_line93/sds/h_active
    SLICE_X109Y82        LUT6 (Prop_lut6_I0_O)        0.105     5.428 r  nolabel_line93/sds/active_y[11]_i_1/O
                         net (fo=12, routed)          0.594     6.022    nolabel_line93/sds/active_y0
    SLICE_X106Y85        FDRE                                         r  nolabel_line93/sds/active_y_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     53.782    53.782 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    53.782 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.386    55.167    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    52.252 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    53.707    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    53.784 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.410    55.194    nolabel_line93/sds/video_clk
    SLICE_X106Y85        FDRE                                         r  nolabel_line93/sds/active_y_reg[9]/C
                         clock pessimism              0.096    55.290    
                         clock uncertainty           -0.143    55.146    
    SLICE_X106Y85        FDRE (Setup_fdre_C_CE)      -0.168    54.978    nolabel_line93/sds/active_y_reg[9]
  -------------------------------------------------------------------
                         required time                         54.978    
                         arrival time                          -6.022    
  -------------------------------------------------------------------
                         slack                                 48.956    

Slack (MET) :             48.973ns  (required time - arrival time)
  Source:                 nolabel_line93/sds/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Destination:            nolabel_line93/sds/active_y_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.782ns  (clk_out1_video_pll rise@53.782ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.982ns (22.143%)  route 3.453ns (77.857%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 55.193 - 53.782 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.552     1.552    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.567     1.569    nolabel_line93/sds/video_clk
    SLICE_X110Y81        FDRE                                         r  nolabel_line93/sds/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.379     1.948 r  nolabel_line93/sds/h_cnt_reg[2]/Q
                         net (fo=5, routed)           1.187     3.135    nolabel_line93/sds/h_cnt_reg_n_0_[2]
    SLICE_X111Y84        LUT4 (Prop_lut4_I1_O)        0.126     3.261 f  nolabel_line93/sds/h_cnt[11]_i_4/O
                         net (fo=2, routed)           0.361     3.622    nolabel_line93/sds/h_cnt[11]_i_4_n_0
    SLICE_X111Y84        LUT4 (Prop_lut4_I0_O)        0.267     3.889 f  nolabel_line93/sds/active_y[11]_i_8/O
                         net (fo=1, routed)           0.517     4.406    nolabel_line93/sds/active_y[11]_i_8_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I5_O)        0.105     4.511 r  nolabel_line93/sds/active_y[11]_i_3/O
                         net (fo=2, routed)           0.812     5.323    nolabel_line93/sds/h_active
    SLICE_X109Y82        LUT6 (Prop_lut6_I0_O)        0.105     5.428 r  nolabel_line93/sds/active_y[11]_i_1/O
                         net (fo=12, routed)          0.576     6.004    nolabel_line93/sds/active_y0
    SLICE_X106Y84        FDRE                                         r  nolabel_line93/sds/active_y_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     53.782    53.782 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    53.782 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.386    55.167    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    52.252 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    53.707    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    53.784 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.409    55.193    nolabel_line93/sds/video_clk
    SLICE_X106Y84        FDRE                                         r  nolabel_line93/sds/active_y_reg[5]/C
                         clock pessimism              0.096    55.289    
                         clock uncertainty           -0.143    55.145    
    SLICE_X106Y84        FDRE (Setup_fdre_C_CE)      -0.168    54.977    nolabel_line93/sds/active_y_reg[5]
  -------------------------------------------------------------------
                         required time                         54.977    
                         arrival time                          -6.004    
  -------------------------------------------------------------------
                         slack                                 48.973    

Slack (MET) :             48.973ns  (required time - arrival time)
  Source:                 nolabel_line93/sds/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Destination:            nolabel_line93/sds/active_y_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.782ns  (clk_out1_video_pll rise@53.782ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.982ns (22.143%)  route 3.453ns (77.857%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 55.193 - 53.782 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.552     1.552    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.567     1.569    nolabel_line93/sds/video_clk
    SLICE_X110Y81        FDRE                                         r  nolabel_line93/sds/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.379     1.948 r  nolabel_line93/sds/h_cnt_reg[2]/Q
                         net (fo=5, routed)           1.187     3.135    nolabel_line93/sds/h_cnt_reg_n_0_[2]
    SLICE_X111Y84        LUT4 (Prop_lut4_I1_O)        0.126     3.261 f  nolabel_line93/sds/h_cnt[11]_i_4/O
                         net (fo=2, routed)           0.361     3.622    nolabel_line93/sds/h_cnt[11]_i_4_n_0
    SLICE_X111Y84        LUT4 (Prop_lut4_I0_O)        0.267     3.889 f  nolabel_line93/sds/active_y[11]_i_8/O
                         net (fo=1, routed)           0.517     4.406    nolabel_line93/sds/active_y[11]_i_8_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I5_O)        0.105     4.511 r  nolabel_line93/sds/active_y[11]_i_3/O
                         net (fo=2, routed)           0.812     5.323    nolabel_line93/sds/h_active
    SLICE_X109Y82        LUT6 (Prop_lut6_I0_O)        0.105     5.428 r  nolabel_line93/sds/active_y[11]_i_1/O
                         net (fo=12, routed)          0.576     6.004    nolabel_line93/sds/active_y0
    SLICE_X106Y84        FDRE                                         r  nolabel_line93/sds/active_y_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     53.782    53.782 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    53.782 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.386    55.167    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    52.252 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    53.707    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    53.784 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.409    55.193    nolabel_line93/sds/video_clk
    SLICE_X106Y84        FDRE                                         r  nolabel_line93/sds/active_y_reg[6]/C
                         clock pessimism              0.096    55.289    
                         clock uncertainty           -0.143    55.145    
    SLICE_X106Y84        FDRE (Setup_fdre_C_CE)      -0.168    54.977    nolabel_line93/sds/active_y_reg[6]
  -------------------------------------------------------------------
                         required time                         54.977    
                         arrival time                          -6.004    
  -------------------------------------------------------------------
                         slack                                 48.973    

Slack (MET) :             48.973ns  (required time - arrival time)
  Source:                 nolabel_line93/sds/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Destination:            nolabel_line93/sds/active_y_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.782ns  (clk_out1_video_pll rise@53.782ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.982ns (22.143%)  route 3.453ns (77.857%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 55.193 - 53.782 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.552     1.552    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.567     1.569    nolabel_line93/sds/video_clk
    SLICE_X110Y81        FDRE                                         r  nolabel_line93/sds/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.379     1.948 r  nolabel_line93/sds/h_cnt_reg[2]/Q
                         net (fo=5, routed)           1.187     3.135    nolabel_line93/sds/h_cnt_reg_n_0_[2]
    SLICE_X111Y84        LUT4 (Prop_lut4_I1_O)        0.126     3.261 f  nolabel_line93/sds/h_cnt[11]_i_4/O
                         net (fo=2, routed)           0.361     3.622    nolabel_line93/sds/h_cnt[11]_i_4_n_0
    SLICE_X111Y84        LUT4 (Prop_lut4_I0_O)        0.267     3.889 f  nolabel_line93/sds/active_y[11]_i_8/O
                         net (fo=1, routed)           0.517     4.406    nolabel_line93/sds/active_y[11]_i_8_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I5_O)        0.105     4.511 r  nolabel_line93/sds/active_y[11]_i_3/O
                         net (fo=2, routed)           0.812     5.323    nolabel_line93/sds/h_active
    SLICE_X109Y82        LUT6 (Prop_lut6_I0_O)        0.105     5.428 r  nolabel_line93/sds/active_y[11]_i_1/O
                         net (fo=12, routed)          0.576     6.004    nolabel_line93/sds/active_y0
    SLICE_X106Y84        FDRE                                         r  nolabel_line93/sds/active_y_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     53.782    53.782 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    53.782 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.386    55.167    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    52.252 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    53.707    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    53.784 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.409    55.193    nolabel_line93/sds/video_clk
    SLICE_X106Y84        FDRE                                         r  nolabel_line93/sds/active_y_reg[7]/C
                         clock pessimism              0.096    55.289    
                         clock uncertainty           -0.143    55.145    
    SLICE_X106Y84        FDRE (Setup_fdre_C_CE)      -0.168    54.977    nolabel_line93/sds/active_y_reg[7]
  -------------------------------------------------------------------
                         required time                         54.977    
                         arrival time                          -6.004    
  -------------------------------------------------------------------
                         slack                                 48.973    

Slack (MET) :             48.973ns  (required time - arrival time)
  Source:                 nolabel_line93/sds/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Destination:            nolabel_line93/sds/active_y_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.782ns  (clk_out1_video_pll rise@53.782ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.982ns (22.143%)  route 3.453ns (77.857%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 55.193 - 53.782 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.552     1.552    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.567     1.569    nolabel_line93/sds/video_clk
    SLICE_X110Y81        FDRE                                         r  nolabel_line93/sds/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.379     1.948 r  nolabel_line93/sds/h_cnt_reg[2]/Q
                         net (fo=5, routed)           1.187     3.135    nolabel_line93/sds/h_cnt_reg_n_0_[2]
    SLICE_X111Y84        LUT4 (Prop_lut4_I1_O)        0.126     3.261 f  nolabel_line93/sds/h_cnt[11]_i_4/O
                         net (fo=2, routed)           0.361     3.622    nolabel_line93/sds/h_cnt[11]_i_4_n_0
    SLICE_X111Y84        LUT4 (Prop_lut4_I0_O)        0.267     3.889 f  nolabel_line93/sds/active_y[11]_i_8/O
                         net (fo=1, routed)           0.517     4.406    nolabel_line93/sds/active_y[11]_i_8_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I5_O)        0.105     4.511 r  nolabel_line93/sds/active_y[11]_i_3/O
                         net (fo=2, routed)           0.812     5.323    nolabel_line93/sds/h_active
    SLICE_X109Y82        LUT6 (Prop_lut6_I0_O)        0.105     5.428 r  nolabel_line93/sds/active_y[11]_i_1/O
                         net (fo=12, routed)          0.576     6.004    nolabel_line93/sds/active_y0
    SLICE_X106Y84        FDRE                                         r  nolabel_line93/sds/active_y_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     53.782    53.782 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    53.782 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.386    55.167    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    52.252 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    53.707    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    53.784 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.409    55.193    nolabel_line93/sds/video_clk
    SLICE_X106Y84        FDRE                                         r  nolabel_line93/sds/active_y_reg[8]/C
                         clock pessimism              0.096    55.289    
                         clock uncertainty           -0.143    55.145    
    SLICE_X106Y84        FDRE (Setup_fdre_C_CE)      -0.168    54.977    nolabel_line93/sds/active_y_reg[8]
  -------------------------------------------------------------------
                         required time                         54.977    
                         arrival time                          -6.004    
  -------------------------------------------------------------------
                         slack                                 48.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 nolabel_line93/nolabel_line71/rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Destination:            nolabel_line93/nolabel_line71/rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.597     0.597    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.628     0.630    nolabel_line93/nolabel_line71/rgb2dvi_m0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y72        FDPE                                         r  nolabel_line93/nolabel_line71/rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDPE (Prop_fdpe_C_Q)         0.141     0.771 r  nolabel_line93/nolabel_line71/rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.055     0.826    nolabel_line93/nolabel_line71/rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y72        FDPE                                         r  nolabel_line93/nolabel_line71/rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.864     0.864    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.897     0.899    nolabel_line93/nolabel_line71/rgb2dvi_m0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y72        FDPE                                         r  nolabel_line93/nolabel_line71/rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.269     0.630    
    SLICE_X113Y72        FDPE (Hold_fdpe_C_D)         0.075     0.705    nolabel_line93/nolabel_line71/rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Destination:            nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.999%)  route 0.119ns (39.001%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.597     0.597    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.628     0.630    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y71        FDRE                                         r  nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDRE (Prop_fdre_C_Q)         0.141     0.771 r  nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=6, routed)           0.119     0.890    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X112Y71        LUT6 (Prop_lut6_I1_O)        0.045     0.935 r  nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[2].DataEncoder/cnt_t_3[3]_i_1/O
                         net (fo=1, routed)           0.000     0.935    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[2].DataEncoder/cnt_t_2[3]
    SLICE_X112Y71        FDRE                                         r  nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.864     0.864    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.898     0.900    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y71        FDRE                                         r  nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism             -0.257     0.643    
    SLICE_X112Y71        FDRE (Hold_fdre_C_D)         0.120     0.763    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 nolabel_line93/sds/h_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Destination:            nolabel_line93/sds/rgb_r_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.048%)  route 0.129ns (40.952%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.597     0.597    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.630     0.632    nolabel_line93/sds/video_clk
    SLICE_X109Y81        FDRE                                         r  nolabel_line93/sds/h_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y81        FDRE (Prop_fdre_C_Q)         0.141     0.773 r  nolabel_line93/sds/h_active_reg/Q
                         net (fo=3, routed)           0.129     0.902    nolabel_line93/sds/rwp/h_active_reg
    SLICE_X108Y80        LUT5 (Prop_lut5_I1_O)        0.045     0.947 r  nolabel_line93/sds/rwp/rgb_r_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.947    nolabel_line93/sds/rgb_b_reg[0]
    SLICE_X108Y80        FDRE                                         r  nolabel_line93/sds/rgb_r_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.864     0.864    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.897     0.899    nolabel_line93/sds/video_clk
    SLICE_X108Y80        FDRE                                         r  nolabel_line93/sds/rgb_r_reg_reg[0]/C
                         clock pessimism             -0.254     0.645    
    SLICE_X108Y80        FDRE (Hold_fdre_C_D)         0.120     0.765    nolabel_line93/sds/rgb_r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 nolabel_line93/nolabel_line71/rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Destination:            nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.128ns (17.567%)  route 0.601ns (82.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.597     0.597    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.628     0.630    nolabel_line93/nolabel_line71/rgb2dvi_m0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y72        FDPE                                         r  nolabel_line93/nolabel_line71/rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDPE (Prop_fdpe_C_Q)         0.128     0.758 r  nolabel_line93/nolabel_line71/rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.601     1.358    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y71         OSERDESE2                                    r  nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.864     0.864    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.895     0.897    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y71         OSERDESE2                                    r  nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.234     0.663    
    OLOGIC_X1Y71         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     1.168    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 nolabel_line93/nolabel_line71/rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Destination:            nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.128ns (17.531%)  route 0.602ns (82.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.597     0.597    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.628     0.630    nolabel_line93/nolabel_line71/rgb2dvi_m0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y72        FDPE                                         r  nolabel_line93/nolabel_line71/rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDPE (Prop_fdpe_C_Q)         0.128     0.758 r  nolabel_line93/nolabel_line71/rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.602     1.360    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y69         OSERDESE2                                    r  nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.864     0.864    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.896     0.898    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y69         OSERDESE2                                    r  nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.234     0.664    
    OLOGIC_X1Y69         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     1.169    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Destination:            nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.464%)  route 0.143ns (43.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.597     0.597    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.629     0.631    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y70        FDRE                                         r  nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y70        FDRE (Prop_fdre_C_Q)         0.141     0.772 r  nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=6, routed)           0.143     0.915    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X112Y70        LUT6 (Prop_lut6_I4_O)        0.045     0.960 r  nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.960    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_2[3]
    SLICE_X112Y70        FDRE                                         r  nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.864     0.864    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.899     0.901    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y70        FDRE                                         r  nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism             -0.256     0.645    
    SLICE_X112Y70        FDRE (Hold_fdre_C_D)         0.121     0.766    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Destination:            nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.464%)  route 0.143ns (43.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.597     0.597    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.629     0.631    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y70        FDRE                                         r  nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y70        FDRE (Prop_fdre_C_Q)         0.141     0.772 r  nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=6, routed)           0.143     0.915    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X112Y70        LUT6 (Prop_lut6_I0_O)        0.045     0.960 r  nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataEncoder/pDataOutRaw[9]_i_1__1/O
                         net (fo=1, routed)           0.000     0.960    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataEncoder/pDataOutRaw[9]_i_1__1_n_0
    SLICE_X112Y70        FDSE                                         r  nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.864     0.864    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.899     0.901    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y70        FDSE                                         r  nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                         clock pessimism             -0.256     0.645    
    SLICE_X112Y70        FDSE (Hold_fdse_C_D)         0.121     0.766    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 nolabel_line93/sds/vs_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Destination:            nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[0].DataEncoder/pC1_1_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.407%)  route 0.184ns (56.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.597     0.597    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.629     0.631    nolabel_line93/sds/video_clk
    SLICE_X109Y80        FDRE                                         r  nolabel_line93/sds/vs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y80        FDRE (Prop_fdre_C_Q)         0.141     0.772 r  nolabel_line93/sds/vs_reg_reg/Q
                         net (fo=2, routed)           0.184     0.956    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[0].DataEncoder/vs_reg
    SLICE_X108Y78        SRL16E                                       r  nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[0].DataEncoder/pC1_1_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.864     0.864    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.895     0.897    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X108Y78        SRL16E                                       r  nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[0].DataEncoder/pC1_1_reg_srl2/CLK
                         clock pessimism             -0.254     0.643    
    SLICE_X108Y78        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.760    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[0].DataEncoder/pC1_1_reg_srl2
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Destination:            nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.123%)  route 0.145ns (43.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.597     0.597    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.629     0.631    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y70        FDRE                                         r  nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y70        FDRE (Prop_fdre_C_Q)         0.141     0.772 r  nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=6, routed)           0.145     0.917    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X112Y70        LUT6 (Prop_lut6_I4_O)        0.045     0.962 r  nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.962    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_2[2]
    SLICE_X112Y70        FDRE                                         r  nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.864     0.864    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.899     0.901    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y70        FDRE                                         r  nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism             -0.256     0.645    
    SLICE_X112Y70        FDRE (Hold_fdre_C_D)         0.120     0.765    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Destination:            nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.209ns (67.489%)  route 0.101ns (32.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.597     0.597    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.628     0.630    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y71        FDRE                                         r  nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDRE (Prop_fdre_C_Q)         0.164     0.794 r  nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/Q
                         net (fo=6, routed)           0.101     0.894    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[4]
    SLICE_X113Y71        LUT6 (Prop_lut6_I4_O)        0.045     0.939 r  nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.939    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_1__0_n_0
    SLICE_X113Y71        FDSE                                         r  nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.864     0.864    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.898     0.900    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y71        FDSE                                         r  nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                         clock pessimism             -0.257     0.643    
    SLICE_X113Y71        FDSE (Hold_fdse_C_D)         0.092     0.735    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_pll
Waveform(ns):       { 0.000 26.891 }
Period(ns):         53.782
Sources:            { nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         53.782      52.189     BUFGCTRL_X0Y0    nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         53.782      52.311     OLOGIC_X1Y74     nolabel_line93/nolabel_line71/rgb2dvi_m0/ClockSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         53.782      52.311     OLOGIC_X1Y73     nolabel_line93/nolabel_line71/rgb2dvi_m0/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         53.782      52.311     OLOGIC_X1Y68     nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         53.782      52.311     OLOGIC_X1Y67     nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         53.782      52.311     OLOGIC_X1Y70     nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         53.782      52.311     OLOGIC_X1Y69     nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         53.782      52.311     OLOGIC_X1Y72     nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         53.782      52.311     OLOGIC_X1Y71     nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         53.782      52.533     MMCME2_ADV_X1Y0  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       53.782      159.578    MMCME2_ADV_X1Y0  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         26.891      26.037     SLICE_X108Y71    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[0].DataEncoder/pC0_1_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         26.891      26.037     SLICE_X108Y78    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[0].DataEncoder/pC1_1_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         26.891      26.037     SLICE_X108Y71    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[0].DataEncoder/pVde_1_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         26.891      26.037     SLICE_X108Y71    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[0].DataEncoder/pC0_1_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         26.891      26.037     SLICE_X108Y78    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[0].DataEncoder/pC1_1_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         26.891      26.037     SLICE_X108Y71    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[0].DataEncoder/pVde_1_reg_srl2/CLK
Low Pulse Width   Slow    FDPE/C              n/a            0.500         26.891      26.391     SLICE_X113Y72    nolabel_line93/nolabel_line71/rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         26.891      26.391     SLICE_X113Y72    nolabel_line93/nolabel_line71/rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         26.891      26.391     SLICE_X109Y85    nolabel_line93/sds/active_x_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         26.891      26.391     SLICE_X109Y85    nolabel_line93/sds/active_x_reg[8]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         26.891      26.037     SLICE_X108Y71    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[0].DataEncoder/pC0_1_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         26.891      26.037     SLICE_X108Y71    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[0].DataEncoder/pC0_1_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         26.891      26.037     SLICE_X108Y78    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[0].DataEncoder/pC1_1_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         26.891      26.037     SLICE_X108Y78    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[0].DataEncoder/pC1_1_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         26.891      26.037     SLICE_X108Y71    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[0].DataEncoder/pVde_1_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         26.891      26.037     SLICE_X108Y71    nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[0].DataEncoder/pVde_1_reg_srl2/CLK
High Pulse Width  Slow    FDPE/C              n/a            0.500         26.891      26.391     SLICE_X113Y72    nolabel_line93/nolabel_line71/rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         26.891      26.391     SLICE_X113Y72    nolabel_line93/nolabel_line71/rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         26.891      26.391     SLICE_X113Y72    nolabel_line93/nolabel_line71/rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         26.891      26.391     SLICE_X113Y72    nolabel_line93/nolabel_line71/rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_video_pll
  To Clock:  clk_out2_video_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_video_pll
Waveform(ns):       { 0.000 5.378 }
Period(ns):         10.756
Sources:            { nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         10.756      9.164      BUFGCTRL_X0Y1    nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         10.756      9.285      OLOGIC_X1Y74     nolabel_line93/nolabel_line71/rgb2dvi_m0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         10.756      9.285      OLOGIC_X1Y73     nolabel_line93/nolabel_line71/rgb2dvi_m0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         10.756      9.285      OLOGIC_X1Y68     nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         10.756      9.285      OLOGIC_X1Y67     nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         10.756      9.285      OLOGIC_X1Y70     nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         10.756      9.285      OLOGIC_X1Y69     nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         10.756      9.285      OLOGIC_X1Y72     nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         10.756      9.285      OLOGIC_X1Y71     nolabel_line93/nolabel_line71/rgb2dvi_m0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.756      9.507      MMCME2_ADV_X1Y0  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.756      202.604    MMCME2_ADV_X1Y0  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_pll
  To Clock:  clkfbout_video_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y2    nolabel_line93/nolabel_line71/video_pll_m0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.072ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.072ns  (required time - arrival time)
  Source:                 lt/pa/score2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lt/pa/score2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.941ns  (logic 1.485ns (21.395%)  route 5.456ns (78.605%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 14.488 - 10.000 ) 
    Source Clock Delay      (SCD):    4.892ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.505     4.892    lt/pa/sys_clk
    SLICE_X95Y92         FDRE                                         r  lt/pa/score2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y92         FDRE (Prop_fdre_C_Q)         0.379     5.271 f  lt/pa/score2_reg[2]/Q
                         net (fo=48, routed)          1.523     6.794    lt/pa/show2[2]
    SLICE_X102Y98        LUT2 (Prop_lut2_I0_O)        0.118     6.912 r  lt/pa/score2[8]_i_9/O
                         net (fo=4, routed)           0.668     7.581    lt/pa/score2[8]_i_9_n_0
    SLICE_X94Y97         LUT6 (Prop_lut6_I4_O)        0.264     7.845 r  lt/pa/score2[1]_i_5/O
                         net (fo=1, routed)           0.395     8.240    lt/pa/score2[1]_i_5_n_0
    SLICE_X95Y97         LUT6 (Prop_lut6_I2_O)        0.105     8.345 r  lt/pa/score2[1]_i_2/O
                         net (fo=3, routed)           1.101     9.446    nolabel_line81/score2_reg[10]
    SLICE_X100Y92        LUT3 (Prop_lut3_I2_O)        0.126     9.572 f  nolabel_line81/score2[9]_i_7/O
                         net (fo=8, routed)           0.809    10.381    lt/pa/score2_reg[10]_1
    SLICE_X98Y97         LUT5 (Prop_lut5_I2_O)        0.283    10.664 r  lt/pa/score2[4]_i_5/O
                         net (fo=1, routed)           0.560    11.223    lt/pa/score2[4]_i_5_n_0
    SLICE_X98Y97         LUT6 (Prop_lut6_I5_O)        0.105    11.328 r  lt/pa/score2[4]_i_2/O
                         net (fo=1, routed)           0.400    11.728    lt/pa/score2[4]_i_2_n_0
    SLICE_X94Y92         LUT6 (Prop_lut6_I0_O)        0.105    11.833 r  lt/pa/score2[4]_i_1/O
                         net (fo=1, routed)           0.000    11.833    lt/pa/score2[4]_i_1_n_0
    SLICE_X94Y92         FDRE                                         r  lt/pa/score2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    13.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.346    14.488    lt/pa/sys_clk
    SLICE_X94Y92         FDRE                                         r  lt/pa/score2_reg[4]/C
                         clock pessimism              0.381    14.868    
                         clock uncertainty           -0.035    14.833    
    SLICE_X94Y92         FDRE (Setup_fdre_C_D)        0.072    14.905    lt/pa/score2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                         -11.833    
  -------------------------------------------------------------------
                         slack                                  3.072    

Slack (MET) :             3.335ns  (required time - arrival time)
  Source:                 lt/pa/score2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lt/pa/score2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.663ns  (logic 1.181ns (17.726%)  route 5.482ns (82.274%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 14.488 - 10.000 ) 
    Source Clock Delay      (SCD):    4.892ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.505     4.892    lt/pa/sys_clk
    SLICE_X95Y92         FDRE                                         r  lt/pa/score2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y92         FDRE (Prop_fdre_C_Q)         0.379     5.271 f  lt/pa/score2_reg[2]/Q
                         net (fo=48, routed)          1.523     6.794    lt/pa/show2[2]
    SLICE_X102Y98        LUT2 (Prop_lut2_I0_O)        0.118     6.912 r  lt/pa/score2[8]_i_9/O
                         net (fo=4, routed)           0.966     7.878    lt/pa/score2[8]_i_9_n_0
    SLICE_X95Y98         LUT6 (Prop_lut6_I2_O)        0.264     8.142 r  lt/pa/score2[9]_i_9/O
                         net (fo=2, routed)           0.475     8.617    lt/pa/score2[9]_i_9_n_0
    SLICE_X98Y98         LUT4 (Prop_lut4_I0_O)        0.105     8.722 r  lt/pa/score2[8]_i_8/O
                         net (fo=3, routed)           0.931     9.653    nolabel_line81/score2_reg[9]_1
    SLICE_X99Y88         LUT3 (Prop_lut3_I2_O)        0.105     9.758 f  nolabel_line81/score2[8]_i_3/O
                         net (fo=7, routed)           1.086    10.844    lt/pa/score2_reg[9]_1
    SLICE_X94Y96         LUT5 (Prop_lut5_I3_O)        0.105    10.949 r  lt/pa/score2[2]_i_2/O
                         net (fo=1, routed)           0.501    11.450    lt/pa/score2[2]_i_2_n_0
    SLICE_X95Y92         LUT6 (Prop_lut6_I0_O)        0.105    11.555 r  lt/pa/score2[2]_i_1/O
                         net (fo=1, routed)           0.000    11.555    lt/pa/score2[2]_i_1_n_0
    SLICE_X95Y92         FDRE                                         r  lt/pa/score2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    13.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.346    14.488    lt/pa/sys_clk
    SLICE_X95Y92         FDRE                                         r  lt/pa/score2_reg[2]/C
                         clock pessimism              0.405    14.892    
                         clock uncertainty           -0.035    14.857    
    SLICE_X95Y92         FDRE (Setup_fdre_C_D)        0.033    14.890    lt/pa/score2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                         -11.555    
  -------------------------------------------------------------------
                         slack                                  3.335    

Slack (MET) :             3.416ns  (required time - arrival time)
  Source:                 lt/pa/score2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lt/pa/score2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 1.181ns (18.006%)  route 5.378ns (81.994%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 14.487 - 10.000 ) 
    Source Clock Delay      (SCD):    4.892ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.505     4.892    lt/pa/sys_clk
    SLICE_X95Y92         FDRE                                         r  lt/pa/score2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y92         FDRE (Prop_fdre_C_Q)         0.379     5.271 f  lt/pa/score2_reg[2]/Q
                         net (fo=48, routed)          1.523     6.794    lt/pa/show2[2]
    SLICE_X102Y98        LUT2 (Prop_lut2_I0_O)        0.118     6.912 r  lt/pa/score2[8]_i_9/O
                         net (fo=4, routed)           0.966     7.878    lt/pa/score2[8]_i_9_n_0
    SLICE_X95Y98         LUT6 (Prop_lut6_I2_O)        0.264     8.142 r  lt/pa/score2[9]_i_9/O
                         net (fo=2, routed)           0.475     8.617    lt/pa/score2[9]_i_9_n_0
    SLICE_X98Y98         LUT4 (Prop_lut4_I0_O)        0.105     8.722 r  lt/pa/score2[8]_i_8/O
                         net (fo=3, routed)           0.931     9.653    nolabel_line81/score2_reg[9]_1
    SLICE_X99Y88         LUT3 (Prop_lut3_I2_O)        0.105     9.758 f  nolabel_line81/score2[8]_i_3/O
                         net (fo=7, routed)           0.976    10.734    lt/pa/score2_reg[9]_1
    SLICE_X94Y97         LUT6 (Prop_lut6_I3_O)        0.105    10.839 r  lt/pa/score2[5]_i_2/O
                         net (fo=1, routed)           0.507    11.346    lt/pa/score2[5]_i_2_n_0
    SLICE_X92Y93         LUT6 (Prop_lut6_I0_O)        0.105    11.451 r  lt/pa/score2[5]_i_1/O
                         net (fo=1, routed)           0.000    11.451    lt/pa/score2[5]_i_1_n_0
    SLICE_X92Y93         FDRE                                         r  lt/pa/score2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    13.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.345    14.487    lt/pa/sys_clk
    SLICE_X92Y93         FDRE                                         r  lt/pa/score2_reg[5]/C
                         clock pessimism              0.342    14.828    
                         clock uncertainty           -0.035    14.793    
    SLICE_X92Y93         FDRE (Setup_fdre_C_D)        0.074    14.867    lt/pa/score2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -11.451    
  -------------------------------------------------------------------
                         slack                                  3.416    

Slack (MET) :             3.550ns  (required time - arrival time)
  Source:                 lt/pa/score2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lt/pa/score2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.384ns  (logic 1.380ns (21.618%)  route 5.004ns (78.382%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 14.487 - 10.000 ) 
    Source Clock Delay      (SCD):    4.892ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.505     4.892    lt/pa/sys_clk
    SLICE_X95Y92         FDRE                                         r  lt/pa/score2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y92         FDRE (Prop_fdre_C_Q)         0.379     5.271 f  lt/pa/score2_reg[2]/Q
                         net (fo=48, routed)          1.523     6.794    lt/pa/show2[2]
    SLICE_X102Y98        LUT2 (Prop_lut2_I0_O)        0.118     6.912 r  lt/pa/score2[8]_i_9/O
                         net (fo=4, routed)           0.668     7.581    lt/pa/score2[8]_i_9_n_0
    SLICE_X94Y97         LUT6 (Prop_lut6_I4_O)        0.264     7.845 r  lt/pa/score2[1]_i_5/O
                         net (fo=1, routed)           0.395     8.240    lt/pa/score2[1]_i_5_n_0
    SLICE_X95Y97         LUT6 (Prop_lut6_I2_O)        0.105     8.345 r  lt/pa/score2[1]_i_2/O
                         net (fo=3, routed)           1.101     9.446    nolabel_line81/score2_reg[10]
    SLICE_X100Y92        LUT3 (Prop_lut3_I2_O)        0.126     9.572 f  nolabel_line81/score2[9]_i_7/O
                         net (fo=8, routed)           0.801    10.373    lt/pa/score2_reg[10]_1
    SLICE_X98Y97         LUT6 (Prop_lut6_I2_O)        0.283    10.656 r  lt/pa/score2[8]_i_2/O
                         net (fo=1, routed)           0.515    11.171    lt/pa/score2[8]_i_2_n_0
    SLICE_X93Y93         LUT6 (Prop_lut6_I0_O)        0.105    11.276 r  lt/pa/score2[8]_i_1/O
                         net (fo=1, routed)           0.000    11.276    lt/pa/score2[8]_i_1_n_0
    SLICE_X93Y93         FDRE                                         r  lt/pa/score2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    13.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.345    14.487    lt/pa/sys_clk
    SLICE_X93Y93         FDRE                                         r  lt/pa/score2_reg[8]/C
                         clock pessimism              0.342    14.828    
                         clock uncertainty           -0.035    14.793    
    SLICE_X93Y93         FDRE (Setup_fdre_C_D)        0.033    14.826    lt/pa/score2_reg[8]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -11.276    
  -------------------------------------------------------------------
                         slack                                  3.550    

Slack (MET) :             3.553ns  (required time - arrival time)
  Source:                 lt/pa/score2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lt/pa/score2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 1.380ns (21.417%)  route 5.064ns (78.583%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 14.488 - 10.000 ) 
    Source Clock Delay      (SCD):    4.892ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.505     4.892    lt/pa/sys_clk
    SLICE_X95Y92         FDRE                                         r  lt/pa/score2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y92         FDRE (Prop_fdre_C_Q)         0.379     5.271 f  lt/pa/score2_reg[2]/Q
                         net (fo=48, routed)          1.523     6.794    lt/pa/show2[2]
    SLICE_X102Y98        LUT2 (Prop_lut2_I0_O)        0.118     6.912 r  lt/pa/score2[8]_i_9/O
                         net (fo=4, routed)           0.668     7.581    lt/pa/score2[8]_i_9_n_0
    SLICE_X94Y97         LUT6 (Prop_lut6_I4_O)        0.264     7.845 r  lt/pa/score2[1]_i_5/O
                         net (fo=1, routed)           0.395     8.240    lt/pa/score2[1]_i_5_n_0
    SLICE_X95Y97         LUT6 (Prop_lut6_I2_O)        0.105     8.345 r  lt/pa/score2[1]_i_2/O
                         net (fo=3, routed)           1.101     9.446    nolabel_line81/score2_reg[10]
    SLICE_X100Y92        LUT3 (Prop_lut3_I2_O)        0.126     9.572 f  nolabel_line81/score2[9]_i_7/O
                         net (fo=8, routed)           0.547    10.118    lt/pa/score2_reg[10]_1
    SLICE_X95Y97         LUT5 (Prop_lut5_I3_O)        0.283    10.401 r  lt/pa/score2[6]_i_2/O
                         net (fo=1, routed)           0.830    11.231    lt/pa/score2[6]_i_2_n_0
    SLICE_X95Y92         LUT6 (Prop_lut6_I0_O)        0.105    11.336 r  lt/pa/score2[6]_i_1/O
                         net (fo=1, routed)           0.000    11.336    lt/pa/score2[6]_i_1_n_0
    SLICE_X95Y92         FDRE                                         r  lt/pa/score2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    13.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.346    14.488    lt/pa/sys_clk
    SLICE_X95Y92         FDRE                                         r  lt/pa/score2_reg[6]/C
                         clock pessimism              0.405    14.892    
                         clock uncertainty           -0.035    14.857    
    SLICE_X95Y92         FDRE (Setup_fdre_C_D)        0.032    14.889    lt/pa/score2_reg[6]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                         -11.336    
  -------------------------------------------------------------------
                         slack                                  3.553    

Slack (MET) :             3.589ns  (required time - arrival time)
  Source:                 lt/pa/score2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lt/pa/score2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.344ns  (logic 1.380ns (21.753%)  route 4.964ns (78.247%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 14.487 - 10.000 ) 
    Source Clock Delay      (SCD):    4.892ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.505     4.892    lt/pa/sys_clk
    SLICE_X95Y92         FDRE                                         r  lt/pa/score2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y92         FDRE (Prop_fdre_C_Q)         0.379     5.271 f  lt/pa/score2_reg[2]/Q
                         net (fo=48, routed)          1.523     6.794    lt/pa/show2[2]
    SLICE_X102Y98        LUT2 (Prop_lut2_I0_O)        0.118     6.912 r  lt/pa/score2[8]_i_9/O
                         net (fo=4, routed)           0.668     7.581    lt/pa/score2[8]_i_9_n_0
    SLICE_X94Y97         LUT6 (Prop_lut6_I4_O)        0.264     7.845 r  lt/pa/score2[1]_i_5/O
                         net (fo=1, routed)           0.395     8.240    lt/pa/score2[1]_i_5_n_0
    SLICE_X95Y97         LUT6 (Prop_lut6_I2_O)        0.105     8.345 r  lt/pa/score2[1]_i_2/O
                         net (fo=3, routed)           1.101     9.446    nolabel_line81/score2_reg[10]
    SLICE_X100Y92        LUT3 (Prop_lut3_I2_O)        0.126     9.572 f  nolabel_line81/score2[9]_i_7/O
                         net (fo=8, routed)           0.548    10.120    lt/pa/score2_reg[10]_1
    SLICE_X95Y98         LUT6 (Prop_lut6_I0_O)        0.283    10.403 r  lt/pa/score2[9]_i_2/O
                         net (fo=1, routed)           0.728    11.131    lt/pa/score2[9]_i_2_n_0
    SLICE_X93Y94         LUT6 (Prop_lut6_I0_O)        0.105    11.236 r  lt/pa/score2[9]_i_1/O
                         net (fo=1, routed)           0.000    11.236    lt/pa/score2[9]_i_1_n_0
    SLICE_X93Y94         FDRE                                         r  lt/pa/score2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    13.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.345    14.487    lt/pa/sys_clk
    SLICE_X93Y94         FDRE                                         r  lt/pa/score2_reg[9]/C
                         clock pessimism              0.342    14.828    
                         clock uncertainty           -0.035    14.793    
    SLICE_X93Y94         FDRE (Setup_fdre_C_D)        0.032    14.825    lt/pa/score2_reg[9]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -11.236    
  -------------------------------------------------------------------
                         slack                                  3.589    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 lt/pa/score3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lt/pa/score3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.340ns  (logic 1.297ns (20.458%)  route 5.043ns (79.542%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 14.490 - 10.000 ) 
    Source Clock Delay      (SCD):    4.892ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.505     4.892    lt/pa/sys_clk
    SLICE_X99Y93         FDRE                                         r  lt/pa/score3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y93         FDRE (Prop_fdre_C_Q)         0.379     5.271 f  lt/pa/score3_reg[4]/Q
                         net (fo=49, routed)          1.907     7.178    lt/pa/show3[4]
    SLICE_X99Y88         LUT3 (Prop_lut3_I0_O)        0.105     7.283 f  lt/pa/score3[9]_i_16/O
                         net (fo=1, routed)           0.443     7.726    lt/pa/score3[9]_i_16_n_0
    SLICE_X95Y88         LUT6 (Prop_lut6_I3_O)        0.105     7.831 f  lt/pa/score3[9]_i_9/O
                         net (fo=2, routed)           0.324     8.156    lt/pa/score3[9]_i_9_n_0
    SLICE_X95Y89         LUT6 (Prop_lut6_I5_O)        0.105     8.261 r  lt/pa/score3[9]_i_8/O
                         net (fo=2, routed)           0.535     8.796    lt/pa/score3[9]_i_8_n_0
    SLICE_X94Y89         LUT4 (Prop_lut4_I0_O)        0.105     8.901 r  lt/pa/score3[8]_i_8/O
                         net (fo=3, routed)           0.513     9.415    nolabel_line81/score3_reg[9]_0
    SLICE_X100Y92        LUT3 (Prop_lut3_I2_O)        0.105     9.520 f  nolabel_line81/score3[8]_i_3/O
                         net (fo=7, routed)           0.923    10.443    lt/pa/score3_reg[9]_0
    SLICE_X93Y90         LUT5 (Prop_lut5_I3_O)        0.126    10.569 r  lt/pa/score3[2]_i_2/O
                         net (fo=1, routed)           0.397    10.965    lt/pa/score3[2]_i_2_n_0
    SLICE_X99Y92         LUT6 (Prop_lut6_I0_O)        0.267    11.232 r  lt/pa/score3[2]_i_1/O
                         net (fo=1, routed)           0.000    11.232    lt/pa/score3[2]_i_1_n_0
    SLICE_X99Y92         FDRE                                         r  lt/pa/score3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    13.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.348    14.490    lt/pa/sys_clk
    SLICE_X99Y92         FDRE                                         r  lt/pa/score3_reg[2]/C
                         clock pessimism              0.376    14.865    
                         clock uncertainty           -0.035    14.830    
    SLICE_X99Y92         FDRE (Setup_fdre_C_D)        0.030    14.860    lt/pa/score3_reg[2]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -11.232    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.741ns  (required time - arrival time)
  Source:                 lt/pa/score1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lt/pa/score1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.194ns  (logic 1.235ns (19.940%)  route 4.959ns (80.060%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 14.488 - 10.000 ) 
    Source Clock Delay      (SCD):    4.892ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.505     4.892    lt/pa/sys_clk
    SLICE_X98Y92         FDRE                                         r  lt/pa/score1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y92         FDRE (Prop_fdre_C_Q)         0.433     5.325 r  lt/pa/score1_reg[2]/Q
                         net (fo=52, routed)          1.797     7.122    lt/pa/show1[2]
    SLICE_X98Y87         LUT3 (Prop_lut3_I0_O)        0.118     7.240 r  lt/pa/score1[8]_i_12/O
                         net (fo=5, routed)           0.501     7.741    lt/pa/score1[8]_i_12_n_0
    SLICE_X100Y89        LUT5 (Prop_lut5_I3_O)        0.264     8.005 r  lt/pa/score1[9]_i_17/O
                         net (fo=1, routed)           0.551     8.556    lt/pa/score1[9]_i_17_n_0
    SLICE_X100Y89        LUT6 (Prop_lut6_I4_O)        0.105     8.661 f  lt/pa/score1[9]_i_11/O
                         net (fo=4, routed)           0.497     9.158    nolabel_line81/score1_reg[10]_0
    SLICE_X98Y89         LUT3 (Prop_lut3_I0_O)        0.105     9.263 f  nolabel_line81/score1[9]_i_4/O
                         net (fo=7, routed)           0.946    10.209    lt/pa/score1_reg[10]_1
    SLICE_X101Y92        LUT6 (Prop_lut6_I0_O)        0.105    10.314 r  lt/pa/score1[3]_i_2/O
                         net (fo=1, routed)           0.667    10.981    lt/pa/score1[3]_i_2_n_0
    SLICE_X97Y92         LUT6 (Prop_lut6_I0_O)        0.105    11.086 r  lt/pa/score1[3]_i_1/O
                         net (fo=1, routed)           0.000    11.086    lt/pa/p_1_in[3]
    SLICE_X97Y92         FDRE                                         r  lt/pa/score1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    13.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.346    14.488    lt/pa/sys_clk
    SLICE_X97Y92         FDRE                                         r  lt/pa/score1_reg[3]/C
                         clock pessimism              0.342    14.829    
                         clock uncertainty           -0.035    14.794    
    SLICE_X97Y92         FDRE (Setup_fdre_C_D)        0.033    14.827    lt/pa/score1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -11.086    
  -------------------------------------------------------------------
                         slack                                  3.741    

Slack (MET) :             3.765ns  (required time - arrival time)
  Source:                 lt/pa/score2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lt/pa/score2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 1.380ns (22.374%)  route 4.788ns (77.626%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 14.487 - 10.000 ) 
    Source Clock Delay      (SCD):    4.892ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.505     4.892    lt/pa/sys_clk
    SLICE_X95Y92         FDRE                                         r  lt/pa/score2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y92         FDRE (Prop_fdre_C_Q)         0.379     5.271 f  lt/pa/score2_reg[2]/Q
                         net (fo=48, routed)          1.523     6.794    lt/pa/show2[2]
    SLICE_X102Y98        LUT2 (Prop_lut2_I0_O)        0.118     6.912 r  lt/pa/score2[8]_i_9/O
                         net (fo=4, routed)           0.668     7.581    lt/pa/score2[8]_i_9_n_0
    SLICE_X94Y97         LUT6 (Prop_lut6_I4_O)        0.264     7.845 r  lt/pa/score2[1]_i_5/O
                         net (fo=1, routed)           0.395     8.240    lt/pa/score2[1]_i_5_n_0
    SLICE_X95Y97         LUT6 (Prop_lut6_I2_O)        0.105     8.345 r  lt/pa/score2[1]_i_2/O
                         net (fo=3, routed)           1.101     9.446    nolabel_line81/score2_reg[10]
    SLICE_X100Y92        LUT3 (Prop_lut3_I2_O)        0.126     9.572 f  nolabel_line81/score2[9]_i_7/O
                         net (fo=8, routed)           0.543    10.114    lt/pa/score2_reg[10]_1
    SLICE_X95Y97         LUT6 (Prop_lut6_I3_O)        0.283    10.397 r  lt/pa/score2[7]_i_2/O
                         net (fo=1, routed)           0.558    10.955    lt/pa/score2[7]_i_2_n_0
    SLICE_X93Y93         LUT6 (Prop_lut6_I0_O)        0.105    11.060 r  lt/pa/score2[7]_i_1/O
                         net (fo=1, routed)           0.000    11.060    lt/pa/score2[7]_i_1_n_0
    SLICE_X93Y93         FDRE                                         r  lt/pa/score2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    13.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.345    14.487    lt/pa/sys_clk
    SLICE_X93Y93         FDRE                                         r  lt/pa/score2_reg[7]/C
                         clock pessimism              0.342    14.828    
                         clock uncertainty           -0.035    14.793    
    SLICE_X93Y93         FDRE (Setup_fdre_C_D)        0.032    14.825    lt/pa/score2_reg[7]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -11.060    
  -------------------------------------------------------------------
                         slack                                  3.765    

Slack (MET) :             3.832ns  (required time - arrival time)
  Source:                 lt/prob_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lt/pa/score3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.032ns  (logic 1.271ns (21.071%)  route 4.761ns (78.929%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 14.490 - 10.000 ) 
    Source Clock Delay      (SCD):    4.962ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.575     4.962    lt/sys_clk
    SLICE_X111Y93        FDRE                                         r  lt/prob_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y93        FDRE (Prop_fdre_C_Q)         0.379     5.341 r  lt/prob_counter_reg[3]/Q
                         net (fo=31, routed)          0.996     6.338    nolabel_line81/romset_i/hard/U0/a[3]
    SLICE_X110Y90        LUT4 (Prop_lut4_I3_O)        0.118     6.456 f  nolabel_line81/romset_i/hard/U0/g0_b1/O
                         net (fo=69, routed)          2.102     8.558    nolabel_line81/hardout[1]
    SLICE_X95Y91         LUT3 (Prop_lut3_I0_O)        0.289     8.847 f  nolabel_line81/score3[9]_i_6/O
                         net (fo=8, routed)           0.726     9.573    lt/pa/score3_reg[10]_1
    SLICE_X96Y89         LUT5 (Prop_lut5_I2_O)        0.275     9.848 r  lt/pa/score3[4]_i_5/O
                         net (fo=1, routed)           0.399    10.246    lt/pa/score3[4]_i_5_n_0
    SLICE_X97Y89         LUT6 (Prop_lut6_I5_O)        0.105    10.351 r  lt/pa/score3[4]_i_2/O
                         net (fo=1, routed)           0.538    10.889    lt/pa/score3[4]_i_2_n_0
    SLICE_X99Y93         LUT6 (Prop_lut6_I0_O)        0.105    10.994 r  lt/pa/score3[4]_i_1/O
                         net (fo=1, routed)           0.000    10.994    lt/pa/score3[4]_i_1_n_0
    SLICE_X99Y93         FDRE                                         r  lt/pa/score3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    13.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.348    14.490    lt/pa/sys_clk
    SLICE_X99Y93         FDRE                                         r  lt/pa/score3_reg[4]/C
                         clock pessimism              0.342    14.831    
                         clock uncertainty           -0.035    14.796    
    SLICE_X99Y93         FDRE (Setup_fdre_C_D)        0.030    14.826    lt/pa/score3_reg[4]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -10.994    
  -------------------------------------------------------------------
                         slack                                  3.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 lt/c60/count_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lt/c60/count_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.055%)  route 0.158ns (45.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.719     1.685    lt/c60/sys_clk
    SLICE_X111Y100       FDSE                                         r  lt/c60/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDSE (Prop_fdse_C_Q)         0.141     1.826 r  lt/c60/count_reg[4]/Q
                         net (fo=9, routed)           0.158     1.984    lt/c60/show_count[4]
    SLICE_X110Y99        LUT6 (Prop_lut6_I5_O)        0.045     2.029 r  lt/c60/count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.029    lt/c60/count0[5]
    SLICE_X110Y99        FDSE                                         r  lt/c60/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.909     2.123    lt/c60/sys_clk
    SLICE_X110Y99        FDSE                                         r  lt/c60/count_reg[5]/C
                         clock pessimism             -0.253     1.870    
    SLICE_X110Y99        FDSE (Hold_fdse_C_D)         0.091     1.961    lt/c60/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 lt/c60/clock_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lt/c60/clock_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.411ns (70.073%)  route 0.176ns (29.927%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.637     1.603    lt/c60/sys_clk
    SLICE_X112Y98        FDRE                                         r  lt/c60/clock_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDRE (Prop_fdre_C_Q)         0.164     1.767 r  lt/c60/clock_counter_reg[7]/Q
                         net (fo=3, routed)           0.175     1.942    lt/c60/clock_counter_reg[7]
    SLICE_X112Y98        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     2.096 r  lt/c60/clock_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.096    lt/c60/clock_counter_reg[4]_i_1_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.136 r  lt/c60/clock_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.136    lt/c60/clock_counter_reg[8]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.189 r  lt/c60/clock_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.189    lt/c60/clock_counter_reg[12]_i_1_n_7
    SLICE_X112Y100       FDRE                                         r  lt/c60/clock_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.995     2.209    lt/c60/sys_clk
    SLICE_X112Y100       FDRE                                         r  lt/c60/clock_counter_reg[12]/C
                         clock pessimism             -0.253     1.956    
    SLICE_X112Y100       FDRE (Hold_fdre_C_D)         0.134     2.090    lt/c60/clock_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 lt/c60/clock_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lt/c60/clock_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.424ns (70.722%)  route 0.176ns (29.278%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.637     1.603    lt/c60/sys_clk
    SLICE_X112Y98        FDRE                                         r  lt/c60/clock_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDRE (Prop_fdre_C_Q)         0.164     1.767 r  lt/c60/clock_counter_reg[7]/Q
                         net (fo=3, routed)           0.175     1.942    lt/c60/clock_counter_reg[7]
    SLICE_X112Y98        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     2.096 r  lt/c60/clock_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.096    lt/c60/clock_counter_reg[4]_i_1_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.136 r  lt/c60/clock_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.136    lt/c60/clock_counter_reg[8]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.202 r  lt/c60/clock_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.202    lt/c60/clock_counter_reg[12]_i_1_n_5
    SLICE_X112Y100       FDRE                                         r  lt/c60/clock_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.995     2.209    lt/c60/sys_clk
    SLICE_X112Y100       FDRE                                         r  lt/c60/clock_counter_reg[14]/C
                         clock pessimism             -0.253     1.956    
    SLICE_X112Y100       FDRE (Hold_fdre_C_D)         0.134     2.090    lt/c60/clock_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 lt/c60/clock_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lt/c60/clock_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.447ns (71.804%)  route 0.176ns (28.196%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.637     1.603    lt/c60/sys_clk
    SLICE_X112Y98        FDRE                                         r  lt/c60/clock_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDRE (Prop_fdre_C_Q)         0.164     1.767 r  lt/c60/clock_counter_reg[7]/Q
                         net (fo=3, routed)           0.175     1.942    lt/c60/clock_counter_reg[7]
    SLICE_X112Y98        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     2.096 r  lt/c60/clock_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.096    lt/c60/clock_counter_reg[4]_i_1_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.136 r  lt/c60/clock_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.136    lt/c60/clock_counter_reg[8]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.225 r  lt/c60/clock_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.225    lt/c60/clock_counter_reg[12]_i_1_n_6
    SLICE_X112Y100       FDRE                                         r  lt/c60/clock_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.995     2.209    lt/c60/sys_clk
    SLICE_X112Y100       FDRE                                         r  lt/c60/clock_counter_reg[13]/C
                         clock pessimism             -0.253     1.956    
    SLICE_X112Y100       FDRE (Hold_fdre_C_D)         0.134     2.090    lt/c60/clock_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 lt/c60/clock_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lt/c60/clock_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.449ns (71.894%)  route 0.176ns (28.106%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.637     1.603    lt/c60/sys_clk
    SLICE_X112Y98        FDRE                                         r  lt/c60/clock_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDRE (Prop_fdre_C_Q)         0.164     1.767 r  lt/c60/clock_counter_reg[7]/Q
                         net (fo=3, routed)           0.175     1.942    lt/c60/clock_counter_reg[7]
    SLICE_X112Y98        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     2.096 r  lt/c60/clock_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.096    lt/c60/clock_counter_reg[4]_i_1_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.136 r  lt/c60/clock_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.136    lt/c60/clock_counter_reg[8]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.227 r  lt/c60/clock_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.227    lt/c60/clock_counter_reg[12]_i_1_n_4
    SLICE_X112Y100       FDRE                                         r  lt/c60/clock_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.995     2.209    lt/c60/sys_clk
    SLICE_X112Y100       FDRE                                         r  lt/c60/clock_counter_reg[15]/C
                         clock pessimism             -0.253     1.956    
    SLICE_X112Y100       FDRE (Hold_fdre_C_D)         0.134     2.090    lt/c60/clock_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 lt/c60/clock_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lt/c60/clock_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.451ns (71.984%)  route 0.176ns (28.016%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.637     1.603    lt/c60/sys_clk
    SLICE_X112Y98        FDRE                                         r  lt/c60/clock_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDRE (Prop_fdre_C_Q)         0.164     1.767 r  lt/c60/clock_counter_reg[7]/Q
                         net (fo=3, routed)           0.175     1.942    lt/c60/clock_counter_reg[7]
    SLICE_X112Y98        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     2.096 r  lt/c60/clock_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.096    lt/c60/clock_counter_reg[4]_i_1_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.136 r  lt/c60/clock_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.136    lt/c60/clock_counter_reg[8]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.176 r  lt/c60/clock_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.176    lt/c60/clock_counter_reg[12]_i_1_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.229 r  lt/c60/clock_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.229    lt/c60/clock_counter_reg[16]_i_1_n_7
    SLICE_X112Y101       FDRE                                         r  lt/c60/clock_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.995     2.209    lt/c60/sys_clk
    SLICE_X112Y101       FDRE                                         r  lt/c60/clock_counter_reg[16]/C
                         clock pessimism             -0.253     1.956    
    SLICE_X112Y101       FDRE (Hold_fdre_C_D)         0.134     2.090    lt/c60/clock_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 lt/c60/clock_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lt/c60/clock_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.464ns (72.553%)  route 0.176ns (27.447%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.637     1.603    lt/c60/sys_clk
    SLICE_X112Y98        FDRE                                         r  lt/c60/clock_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDRE (Prop_fdre_C_Q)         0.164     1.767 r  lt/c60/clock_counter_reg[7]/Q
                         net (fo=3, routed)           0.175     1.942    lt/c60/clock_counter_reg[7]
    SLICE_X112Y98        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     2.096 r  lt/c60/clock_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.096    lt/c60/clock_counter_reg[4]_i_1_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.136 r  lt/c60/clock_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.136    lt/c60/clock_counter_reg[8]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.176 r  lt/c60/clock_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.176    lt/c60/clock_counter_reg[12]_i_1_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.242 r  lt/c60/clock_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.242    lt/c60/clock_counter_reg[16]_i_1_n_5
    SLICE_X112Y101       FDRE                                         r  lt/c60/clock_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.995     2.209    lt/c60/sys_clk
    SLICE_X112Y101       FDRE                                         r  lt/c60/clock_counter_reg[18]/C
                         clock pessimism             -0.253     1.956    
    SLICE_X112Y101       FDRE (Hold_fdre_C_D)         0.134     2.090    lt/c60/clock_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 lt/c60/clock_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lt/c60/clock_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.487ns (73.506%)  route 0.176ns (26.494%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.637     1.603    lt/c60/sys_clk
    SLICE_X112Y98        FDRE                                         r  lt/c60/clock_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDRE (Prop_fdre_C_Q)         0.164     1.767 r  lt/c60/clock_counter_reg[7]/Q
                         net (fo=3, routed)           0.175     1.942    lt/c60/clock_counter_reg[7]
    SLICE_X112Y98        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     2.096 r  lt/c60/clock_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.096    lt/c60/clock_counter_reg[4]_i_1_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.136 r  lt/c60/clock_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.136    lt/c60/clock_counter_reg[8]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.176 r  lt/c60/clock_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.176    lt/c60/clock_counter_reg[12]_i_1_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.265 r  lt/c60/clock_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.265    lt/c60/clock_counter_reg[16]_i_1_n_6
    SLICE_X112Y101       FDRE                                         r  lt/c60/clock_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.995     2.209    lt/c60/sys_clk
    SLICE_X112Y101       FDRE                                         r  lt/c60/clock_counter_reg[17]/C
                         clock pessimism             -0.253     1.956    
    SLICE_X112Y101       FDRE (Hold_fdre_C_D)         0.134     2.090    lt/c60/clock_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 lt/c60/clock_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lt/c60/clock_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.489ns (73.586%)  route 0.176ns (26.414%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.637     1.603    lt/c60/sys_clk
    SLICE_X112Y98        FDRE                                         r  lt/c60/clock_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDRE (Prop_fdre_C_Q)         0.164     1.767 r  lt/c60/clock_counter_reg[7]/Q
                         net (fo=3, routed)           0.175     1.942    lt/c60/clock_counter_reg[7]
    SLICE_X112Y98        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     2.096 r  lt/c60/clock_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.096    lt/c60/clock_counter_reg[4]_i_1_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.136 r  lt/c60/clock_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.136    lt/c60/clock_counter_reg[8]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.176 r  lt/c60/clock_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.176    lt/c60/clock_counter_reg[12]_i_1_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.267 r  lt/c60/clock_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.267    lt/c60/clock_counter_reg[16]_i_1_n_4
    SLICE_X112Y101       FDRE                                         r  lt/c60/clock_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.995     2.209    lt/c60/sys_clk
    SLICE_X112Y101       FDRE                                         r  lt/c60/clock_counter_reg[19]/C
                         clock pessimism             -0.253     1.956    
    SLICE_X112Y101       FDRE (Hold_fdre_C_D)         0.134     2.090    lt/c60/clock_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 lt/c60/clock_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lt/c60/clock_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.491ns (73.665%)  route 0.176ns (26.335%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.637     1.603    lt/c60/sys_clk
    SLICE_X112Y98        FDRE                                         r  lt/c60/clock_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDRE (Prop_fdre_C_Q)         0.164     1.767 r  lt/c60/clock_counter_reg[7]/Q
                         net (fo=3, routed)           0.175     1.942    lt/c60/clock_counter_reg[7]
    SLICE_X112Y98        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     2.096 r  lt/c60/clock_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.096    lt/c60/clock_counter_reg[4]_i_1_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.136 r  lt/c60/clock_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.136    lt/c60/clock_counter_reg[8]_i_1_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.176 r  lt/c60/clock_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.176    lt/c60/clock_counter_reg[12]_i_1_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.216 r  lt/c60/clock_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.216    lt/c60/clock_counter_reg[16]_i_1_n_0
    SLICE_X112Y102       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.269 r  lt/c60/clock_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.269    lt/c60/clock_counter_reg[20]_i_1_n_7
    SLICE_X112Y102       FDRE                                         r  lt/c60/clock_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.995     2.209    lt/c60/sys_clk
    SLICE_X112Y102       FDRE                                         r  lt/c60/clock_counter_reg[20]/C
                         clock pessimism             -0.253     1.956    
    SLICE_X112Y102       FDRE (Hold_fdre_C_D)         0.134     2.090    lt/c60/clock_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y98   lt/c60/warning__reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y96   lt/cl/indi_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y96   lt/cl/indi_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y97   lt/cl/mark_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y97   lt/c60/IsStart_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y97   lt/c60/clock_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y99   lt/c60/clock_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y99   lt/c60/clock_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y100  lt/c60/clock_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y98   lt/c60/warning__reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y96   lt/cl/indi_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y96   lt/cl/indi_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y97   lt/cl/mark_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y97   lt/c60/IsStart_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y97   lt/c60/clock_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y99   lt/c60/clock_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y99   lt/c60/clock_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y100  lt/c60/clock_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y100  lt/c60/clock_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y98   lt/c60/warning__reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y96   lt/cl/indi_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y96   lt/cl/indi_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y97   lt/cl/mark_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y97   lt/c60/IsStart_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y97   lt/c60/clock_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y99   lt/c60/clock_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y99   lt/c60/clock_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y100  lt/c60/clock_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y100  lt/c60/clock_counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  clk_out1_video_pll

Setup :           74  Failing Endpoints,  Worst Slack      -12.335ns,  Total Violation     -601.509ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.335ns  (required time - arrival time)
  Source:                 lt/pa/score1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/sds/highest_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.084ns  (clk_out1_video_pll rise@4410.084ns - sys_clk rise@4410.000ns)
  Data Path Delay:        8.633ns  (logic 4.524ns (52.402%)  route 4.109ns (47.598%))
  Logic Levels:           17  (CARRY4=9 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 4411.436 - 4410.084 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 4414.892 - 4410.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge) 4410.000  4410.000 r  
    U18                                               0.000  4410.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  4410.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429  4411.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873  4413.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4413.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.505  4414.892    lt/pa/sys_clk
    SLICE_X98Y92         FDRE                                         r  lt/pa/score1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y92         FDRE (Prop_fdre_C_Q)         0.433  4415.325 r  lt/pa/score1_reg[2]/Q
                         net (fo=52, routed)          0.840  4416.165    lt/pa/show1[2]
    SLICE_X96Y93         LUT4 (Prop_lut4_I0_O)        0.105  4416.270 r  lt/pa/highest[76]_i_38/O
                         net (fo=1, routed)           0.000  4416.270    lt/pa/highest[76]_i_38_n_0
    SLICE_X96Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444  4416.714 r  lt/pa/highest_reg[76]_i_7/CO[3]
                         net (fo=1, routed)           0.000  4416.714    lt/pa/highest_reg[76]_i_7_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131  4416.845 f  lt/pa/highest_reg[76]_i_2/CO[1]
                         net (fo=5, routed)           0.541  4417.386    nolabel_line93/sds/jh/scb/score2_reg[10]_0[0]
    SLICE_X101Y94        LUT5 (Prop_lut5_I1_O)        0.277  4417.663 r  nolabel_line93/sds/jh/scb/ASC21_carry_i_8/O
                         net (fo=14, routed)          0.644  4418.307    lt/pa/score3_reg[10]_4
    SLICE_X100Y94        LUT6 (Prop_lut6_I0_O)        0.105  4418.412 r  lt/pa/ASC21_carry_i_3/O
                         net (fo=11, routed)          0.480  4418.893    lt/pa/highest_reg[112]_0
    SLICE_X95Y93         LUT2 (Prop_lut2_I0_O)        0.105  4418.998 r  lt/pa/ASC21_carry_i_6/O
                         net (fo=1, routed)           0.000  4418.998    nolabel_line93/sds/jh/scb/score3_reg[4][1]
    SLICE_X95Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457  4419.455 r  nolabel_line93/sds/jh/scb/ASC21_carry/CO[3]
                         net (fo=1, routed)           0.000  4419.455    nolabel_line93/sds/jh/scb/ASC21_carry_n_0
    SLICE_X95Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  4419.553 r  nolabel_line93/sds/jh/scb/ASC21_carry__0/CO[3]
                         net (fo=1, routed)           0.000  4419.553    nolabel_line93/sds/jh/scb/ASC21_carry__0_n_0
    SLICE_X95Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  4419.651 r  nolabel_line93/sds/jh/scb/ASC21_carry__1/CO[3]
                         net (fo=1, routed)           0.000  4419.651    lt/pa/score3_reg[10]_6[0]
    SLICE_X95Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216  4419.867 r  lt/pa/ASC21__25_carry_i_8/CO[0]
                         net (fo=8, routed)           0.538  4420.405    nolabel_line93/sds/jh/scb/score3_reg[10]_2[0]
    SLICE_X96Y95         LUT4 (Prop_lut4_I3_O)        0.309  4420.714 r  nolabel_line93/sds/jh/scb/ASC21__25_carry_i_6/O
                         net (fo=1, routed)           0.000  4420.714    nolabel_line93/sds/jh/scb/ASC21__25_carry_i_6_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534  4421.249 r  nolabel_line93/sds/jh/scb/ASC21__25_carry/O[3]
                         net (fo=3, routed)           0.574  4421.823    lt/pa/score3_reg[10]_8[3]
    SLICE_X97Y96         LUT4 (Prop_lut4_I1_O)        0.250  4422.073 r  lt/pa/ASC21__41_carry__0_i_5/O
                         net (fo=1, routed)           0.000  4422.073    nolabel_line93/sds/jh/scb/score3_reg[8]_0[3]
    SLICE_X97Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332  4422.405 r  nolabel_line93/sds/jh/scb/ASC21__41_carry__0/CO[3]
                         net (fo=1, routed)           0.000  4422.405    nolabel_line93/sds/jh/scb/ASC21__41_carry__0_n_0
    SLICE_X97Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216  4422.621 r  nolabel_line93/sds/jh/scb/ASC21__41_carry__1/CO[0]
                         net (fo=2, routed)           0.249  4422.870    nolabel_line93/sds/jh/scb/ASC21__41_carry__1_n_3
    SLICE_X99Y97         LUT3 (Prop_lut3_I2_O)        0.309  4423.179 r  nolabel_line93/sds/jh/scb/highest[107]_i_2/O
                         net (fo=3, routed)           0.242  4423.420    nolabel_line93/sds/jh/scb/highest[107]_i_2_n_0
    SLICE_X99Y98         LUT6 (Prop_lut6_I4_O)        0.105  4423.525 r  nolabel_line93/sds/jh/scb/highest[105]_i_1/O
                         net (fo=1, routed)           0.000  4423.525    nolabel_line93/sds/shigh2[1]
    SLICE_X99Y98         FDRE                                         r  nolabel_line93/sds/highest_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                   4410.084  4410.084 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4410.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.386  4411.470    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915  4408.554 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454  4410.009    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  4410.086 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.350  4411.436    nolabel_line93/sds/video_clk
    SLICE_X99Y98         FDRE                                         r  nolabel_line93/sds/highest_reg[105]/C
                         clock pessimism              0.000  4411.436    
                         clock uncertainty           -0.279  4411.157    
    SLICE_X99Y98         FDRE (Setup_fdre_C_D)        0.033  4411.190    nolabel_line93/sds/highest_reg[105]
  -------------------------------------------------------------------
                         required time                       4411.190    
                         arrival time                       -4423.525    
  -------------------------------------------------------------------
                         slack                                -12.335    

Slack (VIOLATED) :        -12.332ns  (required time - arrival time)
  Source:                 lt/pa/score1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/sds/highest_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.084ns  (clk_out1_video_pll rise@4410.084ns - sys_clk rise@4410.000ns)
  Data Path Delay:        8.629ns  (logic 4.524ns (52.426%)  route 4.105ns (47.574%))
  Logic Levels:           17  (CARRY4=9 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 4411.436 - 4410.084 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 4414.892 - 4410.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge) 4410.000  4410.000 r  
    U18                                               0.000  4410.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  4410.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429  4411.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873  4413.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4413.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.505  4414.892    lt/pa/sys_clk
    SLICE_X98Y92         FDRE                                         r  lt/pa/score1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y92         FDRE (Prop_fdre_C_Q)         0.433  4415.325 r  lt/pa/score1_reg[2]/Q
                         net (fo=52, routed)          0.840  4416.165    lt/pa/show1[2]
    SLICE_X96Y93         LUT4 (Prop_lut4_I0_O)        0.105  4416.270 r  lt/pa/highest[76]_i_38/O
                         net (fo=1, routed)           0.000  4416.270    lt/pa/highest[76]_i_38_n_0
    SLICE_X96Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444  4416.714 r  lt/pa/highest_reg[76]_i_7/CO[3]
                         net (fo=1, routed)           0.000  4416.714    lt/pa/highest_reg[76]_i_7_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131  4416.845 f  lt/pa/highest_reg[76]_i_2/CO[1]
                         net (fo=5, routed)           0.541  4417.386    nolabel_line93/sds/jh/scb/score2_reg[10]_0[0]
    SLICE_X101Y94        LUT5 (Prop_lut5_I1_O)        0.277  4417.663 r  nolabel_line93/sds/jh/scb/ASC21_carry_i_8/O
                         net (fo=14, routed)          0.644  4418.307    lt/pa/score3_reg[10]_4
    SLICE_X100Y94        LUT6 (Prop_lut6_I0_O)        0.105  4418.412 r  lt/pa/ASC21_carry_i_3/O
                         net (fo=11, routed)          0.480  4418.893    lt/pa/highest_reg[112]_0
    SLICE_X95Y93         LUT2 (Prop_lut2_I0_O)        0.105  4418.998 r  lt/pa/ASC21_carry_i_6/O
                         net (fo=1, routed)           0.000  4418.998    nolabel_line93/sds/jh/scb/score3_reg[4][1]
    SLICE_X95Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457  4419.455 r  nolabel_line93/sds/jh/scb/ASC21_carry/CO[3]
                         net (fo=1, routed)           0.000  4419.455    nolabel_line93/sds/jh/scb/ASC21_carry_n_0
    SLICE_X95Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  4419.553 r  nolabel_line93/sds/jh/scb/ASC21_carry__0/CO[3]
                         net (fo=1, routed)           0.000  4419.553    nolabel_line93/sds/jh/scb/ASC21_carry__0_n_0
    SLICE_X95Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  4419.651 r  nolabel_line93/sds/jh/scb/ASC21_carry__1/CO[3]
                         net (fo=1, routed)           0.000  4419.651    lt/pa/score3_reg[10]_6[0]
    SLICE_X95Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216  4419.867 r  lt/pa/ASC21__25_carry_i_8/CO[0]
                         net (fo=8, routed)           0.538  4420.405    nolabel_line93/sds/jh/scb/score3_reg[10]_2[0]
    SLICE_X96Y95         LUT4 (Prop_lut4_I3_O)        0.309  4420.714 r  nolabel_line93/sds/jh/scb/ASC21__25_carry_i_6/O
                         net (fo=1, routed)           0.000  4420.714    nolabel_line93/sds/jh/scb/ASC21__25_carry_i_6_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534  4421.249 r  nolabel_line93/sds/jh/scb/ASC21__25_carry/O[3]
                         net (fo=3, routed)           0.574  4421.823    lt/pa/score3_reg[10]_8[3]
    SLICE_X97Y96         LUT4 (Prop_lut4_I1_O)        0.250  4422.073 r  lt/pa/ASC21__41_carry__0_i_5/O
                         net (fo=1, routed)           0.000  4422.073    nolabel_line93/sds/jh/scb/score3_reg[8]_0[3]
    SLICE_X97Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332  4422.405 r  nolabel_line93/sds/jh/scb/ASC21__41_carry__0/CO[3]
                         net (fo=1, routed)           0.000  4422.405    nolabel_line93/sds/jh/scb/ASC21__41_carry__0_n_0
    SLICE_X97Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216  4422.621 r  nolabel_line93/sds/jh/scb/ASC21__41_carry__1/CO[0]
                         net (fo=2, routed)           0.249  4422.870    nolabel_line93/sds/jh/scb/ASC21__41_carry__1_n_3
    SLICE_X99Y97         LUT3 (Prop_lut3_I2_O)        0.309  4423.179 r  nolabel_line93/sds/jh/scb/highest[107]_i_2/O
                         net (fo=3, routed)           0.238  4423.417    nolabel_line93/sds/jh/scb/highest[107]_i_2_n_0
    SLICE_X99Y98         LUT6 (Prop_lut6_I3_O)        0.105  4423.521 r  nolabel_line93/sds/jh/scb/highest[106]_i_1/O
                         net (fo=1, routed)           0.000  4423.521    nolabel_line93/sds/shigh2[2]
    SLICE_X99Y98         FDRE                                         r  nolabel_line93/sds/highest_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                   4410.084  4410.084 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4410.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.386  4411.470    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915  4408.554 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454  4410.009    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  4410.086 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.350  4411.436    nolabel_line93/sds/video_clk
    SLICE_X99Y98         FDRE                                         r  nolabel_line93/sds/highest_reg[106]/C
                         clock pessimism              0.000  4411.436    
                         clock uncertainty           -0.279  4411.157    
    SLICE_X99Y98         FDRE (Setup_fdre_C_D)        0.032  4411.189    nolabel_line93/sds/highest_reg[106]
  -------------------------------------------------------------------
                         required time                       4411.189    
                         arrival time                       -4423.521    
  -------------------------------------------------------------------
                         slack                                -12.332    

Slack (VIOLATED) :        -12.218ns  (required time - arrival time)
  Source:                 lt/pa/score1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/sds/highest_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.084ns  (clk_out1_video_pll rise@4410.084ns - sys_clk rise@4410.000ns)
  Data Path Delay:        8.515ns  (logic 4.524ns (53.128%)  route 3.991ns (46.872%))
  Logic Levels:           17  (CARRY4=9 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 4411.436 - 4410.084 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 4414.892 - 4410.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge) 4410.000  4410.000 r  
    U18                                               0.000  4410.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  4410.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429  4411.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873  4413.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4413.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.505  4414.892    lt/pa/sys_clk
    SLICE_X98Y92         FDRE                                         r  lt/pa/score1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y92         FDRE (Prop_fdre_C_Q)         0.433  4415.325 r  lt/pa/score1_reg[2]/Q
                         net (fo=52, routed)          0.840  4416.165    lt/pa/show1[2]
    SLICE_X96Y93         LUT4 (Prop_lut4_I0_O)        0.105  4416.270 r  lt/pa/highest[76]_i_38/O
                         net (fo=1, routed)           0.000  4416.270    lt/pa/highest[76]_i_38_n_0
    SLICE_X96Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444  4416.714 r  lt/pa/highest_reg[76]_i_7/CO[3]
                         net (fo=1, routed)           0.000  4416.714    lt/pa/highest_reg[76]_i_7_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131  4416.845 f  lt/pa/highest_reg[76]_i_2/CO[1]
                         net (fo=5, routed)           0.541  4417.386    nolabel_line93/sds/jh/scb/score2_reg[10]_0[0]
    SLICE_X101Y94        LUT5 (Prop_lut5_I1_O)        0.277  4417.663 r  nolabel_line93/sds/jh/scb/ASC21_carry_i_8/O
                         net (fo=14, routed)          0.644  4418.307    lt/pa/score3_reg[10]_4
    SLICE_X100Y94        LUT6 (Prop_lut6_I0_O)        0.105  4418.412 r  lt/pa/ASC21_carry_i_3/O
                         net (fo=11, routed)          0.480  4418.893    lt/pa/highest_reg[112]_0
    SLICE_X95Y93         LUT2 (Prop_lut2_I0_O)        0.105  4418.998 r  lt/pa/ASC21_carry_i_6/O
                         net (fo=1, routed)           0.000  4418.998    nolabel_line93/sds/jh/scb/score3_reg[4][1]
    SLICE_X95Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457  4419.455 r  nolabel_line93/sds/jh/scb/ASC21_carry/CO[3]
                         net (fo=1, routed)           0.000  4419.455    nolabel_line93/sds/jh/scb/ASC21_carry_n_0
    SLICE_X95Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  4419.553 r  nolabel_line93/sds/jh/scb/ASC21_carry__0/CO[3]
                         net (fo=1, routed)           0.000  4419.553    nolabel_line93/sds/jh/scb/ASC21_carry__0_n_0
    SLICE_X95Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  4419.651 r  nolabel_line93/sds/jh/scb/ASC21_carry__1/CO[3]
                         net (fo=1, routed)           0.000  4419.651    lt/pa/score3_reg[10]_6[0]
    SLICE_X95Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216  4419.867 r  lt/pa/ASC21__25_carry_i_8/CO[0]
                         net (fo=8, routed)           0.538  4420.405    nolabel_line93/sds/jh/scb/score3_reg[10]_2[0]
    SLICE_X96Y95         LUT4 (Prop_lut4_I3_O)        0.309  4420.714 r  nolabel_line93/sds/jh/scb/ASC21__25_carry_i_6/O
                         net (fo=1, routed)           0.000  4420.714    nolabel_line93/sds/jh/scb/ASC21__25_carry_i_6_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534  4421.249 r  nolabel_line93/sds/jh/scb/ASC21__25_carry/O[3]
                         net (fo=3, routed)           0.574  4421.823    lt/pa/score3_reg[10]_8[3]
    SLICE_X97Y96         LUT4 (Prop_lut4_I1_O)        0.250  4422.073 r  lt/pa/ASC21__41_carry__0_i_5/O
                         net (fo=1, routed)           0.000  4422.073    nolabel_line93/sds/jh/scb/score3_reg[8]_0[3]
    SLICE_X97Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332  4422.405 r  nolabel_line93/sds/jh/scb/ASC21__41_carry__0/CO[3]
                         net (fo=1, routed)           0.000  4422.405    nolabel_line93/sds/jh/scb/ASC21__41_carry__0_n_0
    SLICE_X97Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216  4422.621 r  nolabel_line93/sds/jh/scb/ASC21__41_carry__1/CO[0]
                         net (fo=2, routed)           0.249  4422.870    nolabel_line93/sds/jh/scb/ASC21__41_carry__1_n_3
    SLICE_X99Y97         LUT3 (Prop_lut3_I2_O)        0.309  4423.179 r  nolabel_line93/sds/jh/scb/highest[107]_i_2/O
                         net (fo=3, routed)           0.124  4423.302    nolabel_line93/sds/jh/scb/highest[107]_i_2_n_0
    SLICE_X99Y97         LUT6 (Prop_lut6_I1_O)        0.105  4423.407 r  nolabel_line93/sds/jh/scb/highest[107]_i_1/O
                         net (fo=1, routed)           0.000  4423.407    nolabel_line93/sds/shigh2[3]
    SLICE_X99Y97         FDRE                                         r  nolabel_line93/sds/highest_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                   4410.084  4410.084 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4410.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.386  4411.470    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915  4408.554 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454  4410.009    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  4410.086 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.350  4411.436    nolabel_line93/sds/video_clk
    SLICE_X99Y97         FDRE                                         r  nolabel_line93/sds/highest_reg[107]/C
                         clock pessimism              0.000  4411.436    
                         clock uncertainty           -0.279  4411.157    
    SLICE_X99Y97         FDRE (Setup_fdre_C_D)        0.032  4411.189    nolabel_line93/sds/highest_reg[107]
  -------------------------------------------------------------------
                         required time                       4411.189    
                         arrival time                       -4423.408    
  -------------------------------------------------------------------
                         slack                                -12.218    

Slack (VIOLATED) :        -11.993ns  (required time - arrival time)
  Source:                 lt/pa/score1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/sds/highest_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.084ns  (clk_out1_video_pll rise@4410.084ns - sys_clk rise@4410.000ns)
  Data Path Delay:        8.291ns  (logic 4.419ns (53.301%)  route 3.872ns (46.699%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 4411.436 - 4410.084 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 4414.892 - 4410.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge) 4410.000  4410.000 r  
    U18                                               0.000  4410.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  4410.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429  4411.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873  4413.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4413.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.505  4414.892    lt/pa/sys_clk
    SLICE_X98Y92         FDRE                                         r  lt/pa/score1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y92         FDRE (Prop_fdre_C_Q)         0.433  4415.325 r  lt/pa/score1_reg[2]/Q
                         net (fo=52, routed)          0.840  4416.165    lt/pa/show1[2]
    SLICE_X96Y93         LUT4 (Prop_lut4_I0_O)        0.105  4416.270 r  lt/pa/highest[76]_i_38/O
                         net (fo=1, routed)           0.000  4416.270    lt/pa/highest[76]_i_38_n_0
    SLICE_X96Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444  4416.714 r  lt/pa/highest_reg[76]_i_7/CO[3]
                         net (fo=1, routed)           0.000  4416.714    lt/pa/highest_reg[76]_i_7_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131  4416.845 f  lt/pa/highest_reg[76]_i_2/CO[1]
                         net (fo=5, routed)           0.541  4417.386    nolabel_line93/sds/jh/scb/score2_reg[10]_0[0]
    SLICE_X101Y94        LUT5 (Prop_lut5_I1_O)        0.277  4417.663 r  nolabel_line93/sds/jh/scb/ASC21_carry_i_8/O
                         net (fo=14, routed)          0.644  4418.307    lt/pa/score3_reg[10]_4
    SLICE_X100Y94        LUT6 (Prop_lut6_I0_O)        0.105  4418.412 r  lt/pa/ASC21_carry_i_3/O
                         net (fo=11, routed)          0.480  4418.893    lt/pa/highest_reg[112]_0
    SLICE_X95Y93         LUT2 (Prop_lut2_I0_O)        0.105  4418.998 r  lt/pa/ASC21_carry_i_6/O
                         net (fo=1, routed)           0.000  4418.998    nolabel_line93/sds/jh/scb/score3_reg[4][1]
    SLICE_X95Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457  4419.455 r  nolabel_line93/sds/jh/scb/ASC21_carry/CO[3]
                         net (fo=1, routed)           0.000  4419.455    nolabel_line93/sds/jh/scb/ASC21_carry_n_0
    SLICE_X95Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  4419.553 r  nolabel_line93/sds/jh/scb/ASC21_carry__0/CO[3]
                         net (fo=1, routed)           0.000  4419.553    nolabel_line93/sds/jh/scb/ASC21_carry__0_n_0
    SLICE_X95Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098  4419.651 r  nolabel_line93/sds/jh/scb/ASC21_carry__1/CO[3]
                         net (fo=1, routed)           0.000  4419.651    lt/pa/score3_reg[10]_6[0]
    SLICE_X95Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216  4419.867 r  lt/pa/ASC21__25_carry_i_8/CO[0]
                         net (fo=8, routed)           0.538  4420.405    nolabel_line93/sds/jh/scb/score3_reg[10]_2[0]
    SLICE_X96Y95         LUT4 (Prop_lut4_I3_O)        0.309  4420.714 r  nolabel_line93/sds/jh/scb/ASC21__25_carry_i_6/O
                         net (fo=1, routed)           0.000  4420.714    nolabel_line93/sds/jh/scb/ASC21__25_carry_i_6_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534  4421.249 r  nolabel_line93/sds/jh/scb/ASC21__25_carry/O[3]
                         net (fo=3, routed)           0.574  4421.823    lt/pa/score3_reg[10]_8[3]
    SLICE_X97Y96         LUT4 (Prop_lut4_I1_O)        0.250  4422.073 r  lt/pa/ASC21__41_carry__0_i_5/O
                         net (fo=1, routed)           0.000  4422.073    nolabel_line93/sds/jh/scb/score3_reg[8]_0[3]
    SLICE_X97Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332  4422.405 r  nolabel_line93/sds/jh/scb/ASC21__41_carry__0/CO[3]
                         net (fo=1, routed)           0.000  4422.405    nolabel_line93/sds/jh/scb/ASC21__41_carry__0_n_0
    SLICE_X97Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216  4422.621 r  nolabel_line93/sds/jh/scb/ASC21__41_carry__1/CO[0]
                         net (fo=2, routed)           0.253  4422.874    nolabel_line93/sds/jh/scb/ASC21__41_carry__1_n_3
    SLICE_X99Y97         LUT4 (Prop_lut4_I0_O)        0.309  4423.183 r  nolabel_line93/sds/jh/scb/highest[104]_i_1/O
                         net (fo=1, routed)           0.000  4423.183    nolabel_line93/sds/shigh2[0]
    SLICE_X99Y97         FDRE                                         r  nolabel_line93/sds/highest_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                   4410.084  4410.084 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4410.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.386  4411.470    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915  4408.554 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454  4410.009    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  4410.086 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.350  4411.436    nolabel_line93/sds/video_clk
    SLICE_X99Y97         FDRE                                         r  nolabel_line93/sds/highest_reg[104]/C
                         clock pessimism              0.000  4411.436    
                         clock uncertainty           -0.279  4411.157    
    SLICE_X99Y97         FDRE (Setup_fdre_C_D)        0.033  4411.190    nolabel_line93/sds/highest_reg[104]
  -------------------------------------------------------------------
                         required time                       4411.190    
                         arrival time                       -4423.183    
  -------------------------------------------------------------------
                         slack                                -11.993    

Slack (VIOLATED) :        -10.777ns  (required time - arrival time)
  Source:                 lt/pa/score1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/sds/highest_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.084ns  (clk_out1_video_pll rise@4410.084ns - sys_clk rise@4410.000ns)
  Data Path Delay:        7.071ns  (logic 2.019ns (28.555%)  route 5.052ns (71.445%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -3.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.351ns = ( 4411.435 - 4410.084 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 4414.892 - 4410.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge) 4410.000  4410.000 r  
    U18                                               0.000  4410.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  4410.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429  4411.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873  4413.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4413.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.505  4414.892    lt/pa/sys_clk
    SLICE_X101Y93        FDRE                                         r  lt/pa/score1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y93        FDRE (Prop_fdre_C_Q)         0.379  4415.271 r  lt/pa/score1_reg[0]/Q
                         net (fo=26, routed)          0.855  4416.125    lt/pa/line_score1_reg[96][0]
    SLICE_X96Y91         LUT4 (Prop_lut4_I0_O)        0.105  4416.230 r  lt/pa/highest[76]_i_63/O
                         net (fo=1, routed)           0.000  4416.230    lt/pa/highest[76]_i_63_n_0
    SLICE_X96Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423  4416.653 r  lt/pa/highest_reg[76]_i_22/CO[3]
                         net (fo=1, routed)           0.000  4416.653    lt/pa/highest_reg[76]_i_22_n_0
    SLICE_X96Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131  4416.784 f  lt/pa/highest_reg[76]_i_5/CO[1]
                         net (fo=6, routed)           0.671  4417.455    nolabel_line93/sds/jh/scb/score1_reg[10][0]
    SLICE_X99Y94         LUT4 (Prop_lut4_I2_O)        0.277  4417.732 r  nolabel_line93/sds/jh/scb/ASC21_carry_i_9/O
                         net (fo=14, routed)          0.736  4418.468    lt/pa/score2_reg[10]_4
    SLICE_X94Y95         LUT6 (Prop_lut6_I2_O)        0.105  4418.573 r  lt/pa/ASC21_carry__1_i_1/O
                         net (fo=28, routed)          1.039  4419.612    lt/pa/highest_reg[96]
    SLICE_X95Y91         LUT5 (Prop_lut5_I0_O)        0.105  4419.717 r  lt/pa/highest[115]_i_7/O
                         net (fo=4, routed)           0.556  4420.273    lt/pa/nolabel_line93/sds/jh/ASC31[5]
    SLICE_X98Y91         LUT6 (Prop_lut6_I0_O)        0.105  4420.378 r  lt/pa/highest[115]_i_5/O
                         net (fo=8, routed)           0.578  4420.957    lt/pa/nolabel_line93/sds/jh/ASC31[3]
    SLICE_X98Y91         LUT5 (Prop_lut5_I4_O)        0.125  4421.082 r  lt/pa/highest[115]_i_2/O
                         net (fo=3, routed)           0.617  4421.698    lt/pa/highest[115]_i_2_n_0
    SLICE_X99Y90         LUT6 (Prop_lut6_I1_O)        0.264  4421.962 r  lt/pa/highest[113]_i_1/O
                         net (fo=1, routed)           0.000  4421.962    nolabel_line93/sds/score3_reg[3][3]
    SLICE_X99Y90         FDRE                                         r  nolabel_line93/sds/highest_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                   4410.084  4410.084 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4410.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.386  4411.470    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915  4408.554 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454  4410.009    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  4410.086 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.349  4411.435    nolabel_line93/sds/video_clk
    SLICE_X99Y90         FDRE                                         r  nolabel_line93/sds/highest_reg[113]/C
                         clock pessimism              0.000  4411.435    
                         clock uncertainty           -0.279  4411.156    
    SLICE_X99Y90         FDRE (Setup_fdre_C_D)        0.030  4411.186    nolabel_line93/sds/highest_reg[113]
  -------------------------------------------------------------------
                         required time                       4411.186    
                         arrival time                       -4421.963    
  -------------------------------------------------------------------
                         slack                                -10.777    

Slack (VIOLATED) :        -10.745ns  (required time - arrival time)
  Source:                 lt/pa/score1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/sds/highest_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.084ns  (clk_out1_video_pll rise@4410.084ns - sys_clk rise@4410.000ns)
  Data Path Delay:        7.085ns  (logic 2.019ns (28.498%)  route 5.066ns (71.502%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -3.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.351ns = ( 4411.435 - 4410.084 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 4414.892 - 4410.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge) 4410.000  4410.000 r  
    U18                                               0.000  4410.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  4410.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429  4411.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873  4413.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4413.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.505  4414.892    lt/pa/sys_clk
    SLICE_X101Y93        FDRE                                         r  lt/pa/score1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y93        FDRE (Prop_fdre_C_Q)         0.379  4415.271 r  lt/pa/score1_reg[0]/Q
                         net (fo=26, routed)          0.855  4416.125    lt/pa/line_score1_reg[96][0]
    SLICE_X96Y91         LUT4 (Prop_lut4_I0_O)        0.105  4416.230 r  lt/pa/highest[76]_i_63/O
                         net (fo=1, routed)           0.000  4416.230    lt/pa/highest[76]_i_63_n_0
    SLICE_X96Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423  4416.653 r  lt/pa/highest_reg[76]_i_22/CO[3]
                         net (fo=1, routed)           0.000  4416.653    lt/pa/highest_reg[76]_i_22_n_0
    SLICE_X96Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131  4416.784 f  lt/pa/highest_reg[76]_i_5/CO[1]
                         net (fo=6, routed)           0.671  4417.455    nolabel_line93/sds/jh/scb/score1_reg[10][0]
    SLICE_X99Y94         LUT4 (Prop_lut4_I2_O)        0.277  4417.732 r  nolabel_line93/sds/jh/scb/ASC21_carry_i_9/O
                         net (fo=14, routed)          0.736  4418.468    lt/pa/score2_reg[10]_4
    SLICE_X94Y95         LUT6 (Prop_lut6_I2_O)        0.105  4418.573 r  lt/pa/ASC21_carry__1_i_1/O
                         net (fo=28, routed)          1.039  4419.612    lt/pa/highest_reg[96]
    SLICE_X95Y91         LUT5 (Prop_lut5_I0_O)        0.105  4419.717 r  lt/pa/highest[115]_i_7/O
                         net (fo=4, routed)           0.556  4420.273    lt/pa/nolabel_line93/sds/jh/ASC31[5]
    SLICE_X98Y91         LUT6 (Prop_lut6_I0_O)        0.105  4420.378 r  lt/pa/highest[115]_i_5/O
                         net (fo=8, routed)           0.578  4420.957    lt/pa/nolabel_line93/sds/jh/ASC31[3]
    SLICE_X98Y91         LUT5 (Prop_lut5_I4_O)        0.125  4421.082 r  lt/pa/highest[115]_i_2/O
                         net (fo=3, routed)           0.631  4421.712    lt/pa/highest[115]_i_2_n_0
    SLICE_X98Y90         LUT6 (Prop_lut6_I0_O)        0.264  4421.977 r  lt/pa/highest[115]_i_1/O
                         net (fo=1, routed)           0.000  4421.977    nolabel_line93/sds/score3_reg[3][5]
    SLICE_X98Y90         FDRE                                         r  nolabel_line93/sds/highest_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                   4410.084  4410.084 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4410.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.386  4411.470    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915  4408.554 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454  4410.009    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  4410.086 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.349  4411.435    nolabel_line93/sds/video_clk
    SLICE_X98Y90         FDRE                                         r  nolabel_line93/sds/highest_reg[115]/C
                         clock pessimism              0.000  4411.435    
                         clock uncertainty           -0.279  4411.156    
    SLICE_X98Y90         FDRE (Setup_fdre_C_D)        0.076  4411.232    nolabel_line93/sds/highest_reg[115]
  -------------------------------------------------------------------
                         required time                       4411.232    
                         arrival time                       -4421.977    
  -------------------------------------------------------------------
                         slack                                -10.745    

Slack (VIOLATED) :        -10.661ns  (required time - arrival time)
  Source:                 lt/pa/score1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/sds/highest_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.084ns  (clk_out1_video_pll rise@4410.084ns - sys_clk rise@4410.000ns)
  Data Path Delay:        6.955ns  (logic 2.019ns (29.030%)  route 4.936ns (70.970%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -3.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.351ns = ( 4411.435 - 4410.084 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 4414.892 - 4410.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge) 4410.000  4410.000 r  
    U18                                               0.000  4410.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  4410.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429  4411.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873  4413.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4413.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.505  4414.892    lt/pa/sys_clk
    SLICE_X101Y93        FDRE                                         r  lt/pa/score1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y93        FDRE (Prop_fdre_C_Q)         0.379  4415.271 r  lt/pa/score1_reg[0]/Q
                         net (fo=26, routed)          0.855  4416.125    lt/pa/line_score1_reg[96][0]
    SLICE_X96Y91         LUT4 (Prop_lut4_I0_O)        0.105  4416.230 r  lt/pa/highest[76]_i_63/O
                         net (fo=1, routed)           0.000  4416.230    lt/pa/highest[76]_i_63_n_0
    SLICE_X96Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423  4416.653 r  lt/pa/highest_reg[76]_i_22/CO[3]
                         net (fo=1, routed)           0.000  4416.653    lt/pa/highest_reg[76]_i_22_n_0
    SLICE_X96Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131  4416.784 f  lt/pa/highest_reg[76]_i_5/CO[1]
                         net (fo=6, routed)           0.671  4417.455    nolabel_line93/sds/jh/scb/score1_reg[10][0]
    SLICE_X99Y94         LUT4 (Prop_lut4_I2_O)        0.277  4417.732 r  nolabel_line93/sds/jh/scb/ASC21_carry_i_9/O
                         net (fo=14, routed)          0.736  4418.468    lt/pa/score2_reg[10]_4
    SLICE_X94Y95         LUT6 (Prop_lut6_I2_O)        0.105  4418.573 r  lt/pa/ASC21_carry__1_i_1/O
                         net (fo=28, routed)          1.039  4419.612    lt/pa/highest_reg[96]
    SLICE_X95Y91         LUT5 (Prop_lut5_I0_O)        0.105  4419.717 r  lt/pa/highest[115]_i_7/O
                         net (fo=4, routed)           0.556  4420.273    lt/pa/nolabel_line93/sds/jh/ASC31[5]
    SLICE_X98Y91         LUT6 (Prop_lut6_I0_O)        0.105  4420.378 r  lt/pa/highest[115]_i_5/O
                         net (fo=8, routed)           0.578  4420.957    lt/pa/nolabel_line93/sds/jh/ASC31[3]
    SLICE_X98Y91         LUT5 (Prop_lut5_I4_O)        0.125  4421.082 r  lt/pa/highest[115]_i_2/O
                         net (fo=3, routed)           0.501  4421.583    lt/pa/highest[115]_i_2_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I2_O)        0.264  4421.847 r  lt/pa/highest[114]_i_1/O
                         net (fo=1, routed)           0.000  4421.847    nolabel_line93/sds/score3_reg[3][4]
    SLICE_X99Y91         FDRE                                         r  nolabel_line93/sds/highest_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                   4410.084  4410.084 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4410.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.386  4411.470    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915  4408.554 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454  4410.009    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  4410.086 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.349  4411.435    nolabel_line93/sds/video_clk
    SLICE_X99Y91         FDRE                                         r  nolabel_line93/sds/highest_reg[114]/C
                         clock pessimism              0.000  4411.435    
                         clock uncertainty           -0.279  4411.156    
    SLICE_X99Y91         FDRE (Setup_fdre_C_D)        0.030  4411.186    nolabel_line93/sds/highest_reg[114]
  -------------------------------------------------------------------
                         required time                       4411.186    
                         arrival time                       -4421.847    
  -------------------------------------------------------------------
                         slack                                -10.661    

Slack (VIOLATED) :        -10.486ns  (required time - arrival time)
  Source:                 lt/pa/score1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/sds/highest_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.084ns  (clk_out1_video_pll rise@4410.084ns - sys_clk rise@4410.000ns)
  Data Path Delay:        6.778ns  (logic 1.840ns (27.147%)  route 4.938ns (72.854%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -3.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.349ns = ( 4411.433 - 4410.084 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 4414.892 - 4410.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge) 4410.000  4410.000 r  
    U18                                               0.000  4410.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  4410.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429  4411.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873  4413.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4413.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.505  4414.892    lt/pa/sys_clk
    SLICE_X101Y93        FDRE                                         r  lt/pa/score1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y93        FDRE (Prop_fdre_C_Q)         0.379  4415.271 r  lt/pa/score1_reg[0]/Q
                         net (fo=26, routed)          0.855  4416.125    lt/pa/line_score1_reg[96][0]
    SLICE_X96Y91         LUT4 (Prop_lut4_I0_O)        0.105  4416.230 r  lt/pa/highest[76]_i_63/O
                         net (fo=1, routed)           0.000  4416.230    lt/pa/highest[76]_i_63_n_0
    SLICE_X96Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423  4416.653 r  lt/pa/highest_reg[76]_i_22/CO[3]
                         net (fo=1, routed)           0.000  4416.653    lt/pa/highest_reg[76]_i_22_n_0
    SLICE_X96Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131  4416.784 f  lt/pa/highest_reg[76]_i_5/CO[1]
                         net (fo=6, routed)           0.671  4417.455    nolabel_line93/sds/jh/scb/score1_reg[10][0]
    SLICE_X99Y94         LUT4 (Prop_lut4_I2_O)        0.277  4417.732 r  nolabel_line93/sds/jh/scb/ASC21_carry_i_9/O
                         net (fo=14, routed)          0.736  4418.468    lt/pa/score2_reg[10]_4
    SLICE_X94Y95         LUT6 (Prop_lut6_I2_O)        0.105  4418.573 r  lt/pa/ASC21_carry__1_i_1/O
                         net (fo=28, routed)          1.039  4419.612    lt/pa/highest_reg[96]
    SLICE_X95Y91         LUT5 (Prop_lut5_I0_O)        0.105  4419.717 r  lt/pa/highest[115]_i_7/O
                         net (fo=4, routed)           0.556  4420.273    lt/pa/nolabel_line93/sds/jh/ASC31[5]
    SLICE_X98Y91         LUT6 (Prop_lut6_I0_O)        0.105  4420.378 r  lt/pa/highest[115]_i_5/O
                         net (fo=8, routed)           0.707  4421.085    lt/pa/nolabel_line93/sds/jh/ASC31[3]
    SLICE_X97Y90         LUT6 (Prop_lut6_I0_O)        0.105  4421.190 r  lt/pa/highest[123]_i_4/O
                         net (fo=7, routed)           0.375  4421.565    lt/pa/nolabel_line93/sds/jh/ASC31[1]
    SLICE_X97Y90         LUT6 (Prop_lut6_I0_O)        0.105  4421.670 r  lt/pa/highest[121]_i_1/O
                         net (fo=1, routed)           0.000  4421.670    nolabel_line93/sds/score3_reg[3][7]
    SLICE_X97Y90         FDRE                                         r  nolabel_line93/sds/highest_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                   4410.084  4410.084 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4410.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.386  4411.470    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915  4408.554 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454  4410.009    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  4410.086 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.347  4411.433    nolabel_line93/sds/video_clk
    SLICE_X97Y90         FDRE                                         r  nolabel_line93/sds/highest_reg[121]/C
                         clock pessimism              0.000  4411.433    
                         clock uncertainty           -0.279  4411.154    
    SLICE_X97Y90         FDRE (Setup_fdre_C_D)        0.030  4411.184    nolabel_line93/sds/highest_reg[121]
  -------------------------------------------------------------------
                         required time                       4411.185    
                         arrival time                       -4421.670    
  -------------------------------------------------------------------
                         slack                                -10.486    

Slack (VIOLATED) :        -10.464ns  (required time - arrival time)
  Source:                 lt/pa/score1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/sds/highest_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.084ns  (clk_out1_video_pll rise@4410.084ns - sys_clk rise@4410.000ns)
  Data Path Delay:        6.802ns  (logic 1.840ns (27.051%)  route 4.962ns (72.950%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -3.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.351ns = ( 4411.435 - 4410.084 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 4414.892 - 4410.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge) 4410.000  4410.000 r  
    U18                                               0.000  4410.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  4410.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429  4411.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873  4413.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4413.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.505  4414.892    lt/pa/sys_clk
    SLICE_X101Y93        FDRE                                         r  lt/pa/score1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y93        FDRE (Prop_fdre_C_Q)         0.379  4415.271 r  lt/pa/score1_reg[0]/Q
                         net (fo=26, routed)          0.855  4416.125    lt/pa/line_score1_reg[96][0]
    SLICE_X96Y91         LUT4 (Prop_lut4_I0_O)        0.105  4416.230 r  lt/pa/highest[76]_i_63/O
                         net (fo=1, routed)           0.000  4416.230    lt/pa/highest[76]_i_63_n_0
    SLICE_X96Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423  4416.653 r  lt/pa/highest_reg[76]_i_22/CO[3]
                         net (fo=1, routed)           0.000  4416.653    lt/pa/highest_reg[76]_i_22_n_0
    SLICE_X96Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131  4416.784 f  lt/pa/highest_reg[76]_i_5/CO[1]
                         net (fo=6, routed)           0.671  4417.455    nolabel_line93/sds/jh/scb/score1_reg[10][0]
    SLICE_X99Y94         LUT4 (Prop_lut4_I2_O)        0.277  4417.732 r  nolabel_line93/sds/jh/scb/ASC21_carry_i_9/O
                         net (fo=14, routed)          0.736  4418.468    lt/pa/score2_reg[10]_4
    SLICE_X94Y95         LUT6 (Prop_lut6_I2_O)        0.105  4418.573 r  lt/pa/ASC21_carry__1_i_1/O
                         net (fo=28, routed)          1.039  4419.612    lt/pa/highest_reg[96]
    SLICE_X95Y91         LUT5 (Prop_lut5_I0_O)        0.105  4419.717 r  lt/pa/highest[115]_i_7/O
                         net (fo=4, routed)           0.556  4420.273    lt/pa/nolabel_line93/sds/jh/ASC31[5]
    SLICE_X98Y91         LUT6 (Prop_lut6_I0_O)        0.105  4420.378 r  lt/pa/highest[115]_i_5/O
                         net (fo=8, routed)           0.707  4421.085    lt/pa/nolabel_line93/sds/jh/ASC31[3]
    SLICE_X97Y90         LUT6 (Prop_lut6_I0_O)        0.105  4421.190 r  lt/pa/highest[123]_i_4/O
                         net (fo=7, routed)           0.399  4421.589    lt/pa/nolabel_line93/sds/jh/ASC31[1]
    SLICE_X98Y90         LUT6 (Prop_lut6_I5_O)        0.105  4421.694 r  lt/pa/highest[123]_i_1/O
                         net (fo=1, routed)           0.000  4421.694    nolabel_line93/sds/score3_reg[3][9]
    SLICE_X98Y90         FDRE                                         r  nolabel_line93/sds/highest_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                   4410.084  4410.084 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4410.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.386  4411.470    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915  4408.554 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454  4410.009    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  4410.086 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.349  4411.435    nolabel_line93/sds/video_clk
    SLICE_X98Y90         FDRE                                         r  nolabel_line93/sds/highest_reg[123]/C
                         clock pessimism              0.000  4411.435    
                         clock uncertainty           -0.279  4411.156    
    SLICE_X98Y90         FDRE (Setup_fdre_C_D)        0.074  4411.230    nolabel_line93/sds/highest_reg[123]
  -------------------------------------------------------------------
                         required time                       4411.230    
                         arrival time                       -4421.694    
  -------------------------------------------------------------------
                         slack                                -10.464    

Slack (VIOLATED) :        -10.456ns  (required time - arrival time)
  Source:                 lt/pa/score1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/sds/highest_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.084ns  (clk_out1_video_pll rise@4410.084ns - sys_clk rise@4410.000ns)
  Data Path Delay:        6.793ns  (logic 1.840ns (27.088%)  route 4.953ns (72.912%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -3.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.351ns = ( 4411.435 - 4410.084 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 4414.892 - 4410.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge) 4410.000  4410.000 r  
    U18                                               0.000  4410.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  4410.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429  4411.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873  4413.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4413.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.505  4414.892    lt/pa/sys_clk
    SLICE_X101Y93        FDRE                                         r  lt/pa/score1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y93        FDRE (Prop_fdre_C_Q)         0.379  4415.271 r  lt/pa/score1_reg[0]/Q
                         net (fo=26, routed)          0.855  4416.125    lt/pa/line_score1_reg[96][0]
    SLICE_X96Y91         LUT4 (Prop_lut4_I0_O)        0.105  4416.230 r  lt/pa/highest[76]_i_63/O
                         net (fo=1, routed)           0.000  4416.230    lt/pa/highest[76]_i_63_n_0
    SLICE_X96Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423  4416.653 r  lt/pa/highest_reg[76]_i_22/CO[3]
                         net (fo=1, routed)           0.000  4416.653    lt/pa/highest_reg[76]_i_22_n_0
    SLICE_X96Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131  4416.784 f  lt/pa/highest_reg[76]_i_5/CO[1]
                         net (fo=6, routed)           0.671  4417.455    nolabel_line93/sds/jh/scb/score1_reg[10][0]
    SLICE_X99Y94         LUT4 (Prop_lut4_I2_O)        0.277  4417.732 r  nolabel_line93/sds/jh/scb/ASC21_carry_i_9/O
                         net (fo=14, routed)          0.736  4418.468    lt/pa/score2_reg[10]_4
    SLICE_X94Y95         LUT6 (Prop_lut6_I2_O)        0.105  4418.573 r  lt/pa/ASC21_carry__1_i_1/O
                         net (fo=28, routed)          1.039  4419.612    lt/pa/highest_reg[96]
    SLICE_X95Y91         LUT5 (Prop_lut5_I0_O)        0.105  4419.717 r  lt/pa/highest[115]_i_7/O
                         net (fo=4, routed)           0.556  4420.273    lt/pa/nolabel_line93/sds/jh/ASC31[5]
    SLICE_X98Y91         LUT6 (Prop_lut6_I0_O)        0.105  4420.378 r  lt/pa/highest[115]_i_5/O
                         net (fo=8, routed)           0.707  4421.085    lt/pa/nolabel_line93/sds/jh/ASC31[3]
    SLICE_X97Y90         LUT6 (Prop_lut6_I0_O)        0.105  4421.190 r  lt/pa/highest[123]_i_4/O
                         net (fo=7, routed)           0.389  4421.580    lt/pa/nolabel_line93/sds/jh/ASC31[1]
    SLICE_X98Y90         LUT6 (Prop_lut6_I4_O)        0.105  4421.685 r  lt/pa/highest[112]_i_1/O
                         net (fo=1, routed)           0.000  4421.685    nolabel_line93/sds/score3_reg[3][2]
    SLICE_X98Y90         FDRE                                         r  nolabel_line93/sds/highest_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                   4410.084  4410.084 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4410.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.386  4411.470    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915  4408.554 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454  4410.009    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  4410.086 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.349  4411.435    nolabel_line93/sds/video_clk
    SLICE_X98Y90         FDRE                                         r  nolabel_line93/sds/highest_reg[112]/C
                         clock pessimism              0.000  4411.435    
                         clock uncertainty           -0.279  4411.156    
    SLICE_X98Y90         FDRE (Setup_fdre_C_D)        0.072  4411.228    nolabel_line93/sds/highest_reg[112]
  -------------------------------------------------------------------
                         required time                       4411.228    
                         arrival time                       -4421.685    
  -------------------------------------------------------------------
                         slack                                -10.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 lt/lc/p1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/sds/led_replace_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.354%)  route 0.118ns (45.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.636     1.602    lt/lc/sys_clk
    SLICE_X110Y93        FDRE                                         r  lt/lc/p1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.141     1.743 r  lt/lc/p1_reg/Q
                         net (fo=1, routed)           0.118     1.861    nolabel_line93/sds/led1
    SLICE_X109Y93        FDRE                                         r  nolabel_line93/sds/led_replace_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.864     0.864    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.907     0.909    nolabel_line93/sds/video_clk
    SLICE_X109Y93        FDRE                                         r  nolabel_line93/sds/led_replace_reg[0]/C
                         clock pessimism              0.000     0.909    
                         clock uncertainty            0.279     1.188    
    SLICE_X109Y93        FDRE (Hold_fdre_C_D)         0.066     1.254    nolabel_line93/sds/led_replace_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 lt/c60/warning__reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/sds/led_replace_reg[192]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.577%)  route 0.149ns (51.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.637     1.603    lt/c60/sys_clk
    SLICE_X111Y98        FDRE                                         r  lt/c60/warning__reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y98        FDRE (Prop_fdre_C_Q)         0.141     1.744 r  lt/c60/warning__reg/Q
                         net (fo=6, routed)           0.149     1.893    nolabel_line93/sds/warning
    SLICE_X109Y97        FDRE                                         r  nolabel_line93/sds/led_replace_reg[192]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.864     0.864    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.908     0.910    nolabel_line93/sds/video_clk
    SLICE_X109Y97        FDRE                                         r  nolabel_line93/sds/led_replace_reg[192]/C
                         clock pessimism              0.000     0.910    
                         clock uncertainty            0.279     1.189    
    SLICE_X109Y97        FDRE (Hold_fdre_C_D)         0.070     1.259    nolabel_line93/sds/led_replace_reg[192]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 lt/c60/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/sds/counter_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.227ns (58.827%)  route 0.159ns (41.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.637     1.603    lt/c60/sys_clk
    SLICE_X110Y98        FDRE                                         r  lt/c60/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.128     1.731 r  lt/c60/count_reg[8]/Q
                         net (fo=9, routed)           0.159     1.890    lt/c60/show_count[8]
    SLICE_X108Y98        LUT4 (Prop_lut4_I1_O)        0.099     1.989 r  lt/c60/counter[76]_i_1/O
                         net (fo=1, routed)           0.000     1.989    nolabel_line93/sds/D[4]
    SLICE_X108Y98        FDRE                                         r  nolabel_line93/sds/counter_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.864     0.864    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.908     0.910    nolabel_line93/sds/video_clk
    SLICE_X108Y98        FDRE                                         r  nolabel_line93/sds/counter_reg[76]/C
                         clock pessimism              0.000     0.910    
                         clock uncertainty            0.279     1.189    
    SLICE_X108Y98        FDRE (Hold_fdre_C_D)         0.121     1.310    nolabel_line93/sds/counter_reg[76]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 lt/c60/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/sds/counter_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.227ns (58.524%)  route 0.161ns (41.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.637     1.603    lt/c60/sys_clk
    SLICE_X110Y98        FDRE                                         r  lt/c60/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.128     1.731 r  lt/c60/count_reg[8]/Q
                         net (fo=9, routed)           0.161     1.892    lt/c60/show_count[8]
    SLICE_X108Y98        LUT4 (Prop_lut4_I1_O)        0.099     1.991 r  lt/c60/counter[77]_i_1/O
                         net (fo=1, routed)           0.000     1.991    nolabel_line93/sds/D[5]
    SLICE_X108Y98        FDRE                                         r  nolabel_line93/sds/counter_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.864     0.864    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.908     0.910    nolabel_line93/sds/video_clk
    SLICE_X108Y98        FDRE                                         r  nolabel_line93/sds/counter_reg[77]/C
                         clock pessimism              0.000     0.910    
                         clock uncertainty            0.279     1.189    
    SLICE_X108Y98        FDRE (Hold_fdre_C_D)         0.120     1.309    nolabel_line93/sds/counter_reg[77]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 lt/lc/p3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/sds/led_replace_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.128ns (43.864%)  route 0.164ns (56.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.636     1.602    lt/lc/sys_clk
    SLICE_X110Y93        FDRE                                         r  lt/lc/p3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.128     1.730 r  lt/lc/p3_reg/Q
                         net (fo=1, routed)           0.164     1.894    nolabel_line93/sds/led3
    SLICE_X109Y93        FDRE                                         r  nolabel_line93/sds/led_replace_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.864     0.864    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.907     0.909    nolabel_line93/sds/video_clk
    SLICE_X109Y93        FDRE                                         r  nolabel_line93/sds/led_replace_reg[96]/C
                         clock pessimism              0.000     0.909    
                         clock uncertainty            0.279     1.188    
    SLICE_X109Y93        FDRE (Hold_fdre_C_D)         0.018     1.206    nolabel_line93/sds/led_replace_reg[96]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 lt/c60/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/sds/counter_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.272%)  route 0.216ns (53.728%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.637     1.603    lt/c60/sys_clk
    SLICE_X110Y98        FDRE                                         r  lt/c60/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.141     1.744 r  lt/c60/count_reg[7]/Q
                         net (fo=10, routed)          0.216     1.960    lt/c60/show_count[7]
    SLICE_X108Y98        LUT4 (Prop_lut4_I3_O)        0.045     2.005 r  lt/c60/counter[78]_i_1/O
                         net (fo=1, routed)           0.000     2.005    nolabel_line93/sds/D[6]
    SLICE_X108Y98        FDRE                                         r  nolabel_line93/sds/counter_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.864     0.864    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.908     0.910    nolabel_line93/sds/video_clk
    SLICE_X108Y98        FDRE                                         r  nolabel_line93/sds/counter_reg[78]/C
                         clock pessimism              0.000     0.910    
                         clock uncertainty            0.279     1.189    
    SLICE_X108Y98        FDRE (Hold_fdre_C_D)         0.121     1.310    nolabel_line93/sds/counter_reg[78]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 lt/lc/p2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/sds/led_replace_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.014%)  route 0.230ns (61.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.636     1.602    lt/lc/sys_clk
    SLICE_X110Y93        FDRE                                         r  lt/lc/p2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.141     1.743 r  lt/lc/p2_reg/Q
                         net (fo=1, routed)           0.230     1.973    nolabel_line93/sds/led2
    SLICE_X109Y93        FDRE                                         r  nolabel_line93/sds/led_replace_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.864     0.864    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.907     0.909    nolabel_line93/sds/video_clk
    SLICE_X109Y93        FDRE                                         r  nolabel_line93/sds/led_replace_reg[48]/C
                         clock pessimism              0.000     0.909    
                         clock uncertainty            0.279     1.188    
    SLICE_X109Y93        FDRE (Hold_fdre_C_D)         0.070     1.258    nolabel_line93/sds/led_replace_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 lt/pa/score3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/sds/line_score3_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.374%)  route 0.281ns (66.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.607     1.573    lt/pa/sys_clk
    SLICE_X99Y92         FDRE                                         r  lt/pa/score3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y92         FDRE (Prop_fdre_C_Q)         0.141     1.714 r  lt/pa/score3_reg[0]/Q
                         net (fo=24, routed)          0.281     1.995    nolabel_line93/sds/score3_reg[3]_0[10]
    SLICE_X104Y88        FDRE                                         r  nolabel_line93/sds/line_score3_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.864     0.864    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.879     0.881    nolabel_line93/sds/video_clk
    SLICE_X104Y88        FDRE                                         r  nolabel_line93/sds/line_score3_reg[96]/C
                         clock pessimism              0.000     0.881    
                         clock uncertainty            0.279     1.160    
    SLICE_X104Y88        FDRE (Hold_fdre_C_D)         0.063     1.223    nolabel_line93/sds/line_score3_reg[96]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 lt/pa/score3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/sds/line_score3_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.182%)  route 0.301ns (61.818%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.608     1.574    lt/pa/sys_clk
    SLICE_X99Y93         FDRE                                         r  lt/pa/score3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y93         FDRE (Prop_fdre_C_Q)         0.141     1.715 r  lt/pa/score3_reg[1]/Q
                         net (fo=36, routed)          0.301     2.016    lt/pa/show3[1]
    SLICE_X102Y92        LUT6 (Prop_lut6_I4_O)        0.045     2.061 r  lt/pa/line_score3[99]_i_1/O
                         net (fo=1, routed)           0.000     2.061    nolabel_line93/sds/score3_reg[3]_0[13]
    SLICE_X102Y92        FDRE                                         r  nolabel_line93/sds/line_score3_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.864     0.864    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.879     0.881    nolabel_line93/sds/video_clk
    SLICE_X102Y92        FDRE                                         r  nolabel_line93/sds/line_score3_reg[99]/C
                         clock pessimism              0.000     0.881    
                         clock uncertainty            0.279     1.160    
    SLICE_X102Y92        FDRE (Hold_fdre_C_D)         0.121     1.281    nolabel_line93/sds/line_score3_reg[99]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 lt/pa/score3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/sds/line_score3_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@26.891ns period=53.782ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.489%)  route 0.310ns (62.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.608     1.574    lt/pa/sys_clk
    SLICE_X99Y93         FDRE                                         r  lt/pa/score3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y93         FDRE (Prop_fdre_C_Q)         0.141     1.715 r  lt/pa/score3_reg[1]/Q
                         net (fo=36, routed)          0.310     2.025    lt/pa/show3[1]
    SLICE_X102Y92        LUT6 (Prop_lut6_I4_O)        0.045     2.070 r  lt/pa/line_score3[98]_i_1/O
                         net (fo=1, routed)           0.000     2.070    nolabel_line93/sds/score3_reg[3]_0[12]
    SLICE_X102Y92        FDRE                                         r  nolabel_line93/sds/line_score3_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.864     0.864    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line93/nolabel_line71/video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line93/nolabel_line71/video_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.879     0.881    nolabel_line93/sds/video_clk
    SLICE_X102Y92        FDRE                                         r  nolabel_line93/sds/line_score3_reg[98]/C
                         clock pessimism              0.000     0.881    
                         clock uncertainty            0.279     1.160    
    SLICE_X102Y92        FDRE (Hold_fdre_C_D)         0.121     1.281    nolabel_line93/sds/line_score3_reg[98]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.789    





