{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667219420268 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667219420268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 31 13:30:20 2022 " "Processing started: Mon Oct 31 13:30:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667219420268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667219420268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off add -c add " "Command: quartus_map --read_settings_files=on --write_settings_files=off add -c add" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667219420268 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667219420499 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667219420499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add-arch " "Found design unit 1: add-arch" {  } { { "add.vhd" "" { Text "/home/misar/Desktop/trainVHDL/classWork/add/add.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667219427401 ""} { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.vhd" "" { Text "/home/misar/Desktop/trainVHDL/classWork/add/add.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667219427401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667219427401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portOu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file portOu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 portOu-arch " "Found design unit 1: portOu-arch" {  } { { "portOu.vhd" "" { Text "/home/misar/Desktop/trainVHDL/classWork/add/portOu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667219427402 ""} { "Info" "ISGN_ENTITY_NAME" "1 portOu " "Found entity 1: portOu" {  } { { "portOu.vhd" "" { Text "/home/misar/Desktop/trainVHDL/classWork/add/portOu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667219427402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667219427402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portEt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file portEt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 portEt-arch " "Found design unit 1: portEt-arch" {  } { { "portEt.vhd" "" { Text "/home/misar/Desktop/trainVHDL/classWork/add/portEt.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667219427402 ""} { "Info" "ISGN_ENTITY_NAME" "1 portEt " "Found entity 1: portEt" {  } { { "portEt.vhd" "" { Text "/home/misar/Desktop/trainVHDL/classWork/add/portEt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667219427402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667219427402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portXor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file portXor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 portXor-arch " "Found design unit 1: portXor-arch" {  } { { "portXor.vhd" "" { Text "/home/misar/Desktop/trainVHDL/classWork/add/portXor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667219427403 ""} { "Info" "ISGN_ENTITY_NAME" "1 portXor " "Found entity 1: portXor" {  } { { "portXor.vhd" "" { Text "/home/misar/Desktop/trainVHDL/classWork/add/portXor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667219427403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667219427403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_tb.vhd 3 1 " "Found 3 design units, including 1 entities, in source file add_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_tb-test " "Found design unit 1: add_tb-test" {  } { { "add_tb.vhd" "" { Text "/home/misar/Desktop/trainVHDL/classWork/add/add_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667219427403 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 add_config " "Found design unit 2: add_config" {  } { { "add_tb.vhd" "" { Text "/home/misar/Desktop/trainVHDL/classWork/add/add_tb.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667219427403 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_tb " "Found entity 1: add_tb" {  } { { "add_tb.vhd" "" { Text "/home/misar/Desktop/trainVHDL/classWork/add/add_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667219427403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667219427403 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "add " "Elaborating entity \"add\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667219427447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "portEt portEt:u0 " "Elaborating entity \"portEt\" for hierarchy \"portEt:u0\"" {  } { { "add.vhd" "u0" { Text "/home/misar/Desktop/trainVHDL/classWork/add/add.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667219427449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "portXor portXor:u1 " "Elaborating entity \"portXor\" for hierarchy \"portXor:u1\"" {  } { { "add.vhd" "u1" { Text "/home/misar/Desktop/trainVHDL/classWork/add/add.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667219427450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "portOu portOu:u4 " "Elaborating entity \"portOu\" for hierarchy \"portOu:u4\"" {  } { { "add.vhd" "u4" { Text "/home/misar/Desktop/trainVHDL/classWork/add/add.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667219427452 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667219428053 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667219428335 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667219428335 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667219428367 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667219428367 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667219428367 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667219428367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "486 " "Peak virtual memory: 486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667219428373 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 31 13:30:28 2022 " "Processing ended: Mon Oct 31 13:30:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667219428373 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667219428373 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667219428373 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667219428373 ""}
