// Seed: 2035170188
module module_0 (
    input supply1 id_0,
    output tri1 id_1
    , id_4,
    output tri1 id_2
);
  wire [1 'b0 : 1] id_5;
  assign module_1.id_17 = 0;
  logic [1 'b0 : 1] id_6;
endmodule
module module_1 (
    input uwire id_0,
    output tri1 id_1,
    input wor id_2,
    input tri id_3,
    input supply1 id_4,
    input supply0 id_5,
    input uwire id_6,
    output tri id_7,
    input supply1 id_8,
    input uwire id_9,
    output wor id_10
    , id_20,
    input supply1 id_11,
    input tri id_12,
    output wor id_13,
    input tri id_14,
    input tri1 id_15,
    input tri1 id_16,
    input supply0 id_17,
    output supply1 id_18
);
  wire id_21;
  ;
  module_0 modCall_1 (
      id_0,
      id_13,
      id_7
  );
endmodule
