
---------- Begin Simulation Statistics ----------
final_tick                                51495335000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  74700                       # Simulator instruction rate (inst/s)
host_mem_usage                                 717480                       # Number of bytes of host memory used
host_op_rate                                   124016                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1338.69                       # Real time elapsed on the host
host_tick_rate                               38466883                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     166019455                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.051495                       # Number of seconds simulated
sim_ticks                                 51495335000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  33450845                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 73439389                       # number of cc regfile writes
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     166019455                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.029907                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.029907                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  47849585                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 29625201                       # number of floating regfile writes
system.cpu.idleCycles                          192994                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                42850                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  5826886                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.889716                       # Inst execution rate
system.cpu.iew.exec_refs                     55017320                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   16917361                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                18951224                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              38127669                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                252                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1298                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             17665882                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           195866638                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              38099959                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            168135                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             194623098                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  52671                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3405259                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 313775                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3432724                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            537                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         9834                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          33016                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 256923844                       # num instructions consuming a value
system.cpu.iew.wb_count                     191006378                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.570568                       # average fanout of values written-back
system.cpu.iew.wb_producers                 146592528                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.854599                       # insts written-back per cycle
system.cpu.iew.wb_sent                      194374819                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                321016890                       # number of integer regfile reads
system.cpu.int_regfile_writes               144323968                       # number of integer regfile writes
system.cpu.ipc                               0.970962                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.970962                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           4238656      2.18%      2.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             111339009     57.16%     59.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              6313221      3.24%     62.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                101001      0.05%     62.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1448599      0.74%     63.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     63.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     63.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     63.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3124      0.00%     63.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              2861932      1.47%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   72      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 7672      0.00%     64.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2869686      1.47%     66.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                 248      0.00%     66.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2060      0.00%     66.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         4781096      2.45%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         2386442      1.23%     70.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              17      0.00%     70.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        3347061      1.72%     71.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             26444059     13.58%     85.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            10697405      5.49%     90.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        11698179      6.01%     96.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        6251665      3.21%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              194791236                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                39479704                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            77048469                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     37130833                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           50158806                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3728935                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019143                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  579871     15.55%     15.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     15.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     15.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     15.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     15.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     69      0.00%     15.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     20      0.00%     15.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    19      0.00%     15.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     15.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     15.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   52      0.00%     15.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     15.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     15.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     15.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                22      0.00%     15.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     15.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     15.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     15.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     15.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     15.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                4      0.00%     15.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     15.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     15.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     15.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     15.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     15.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     15.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     15.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     15.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     15.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     15.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     15.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     15.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     15.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     15.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 416743     11.18%     26.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                815081     21.86%     48.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1673942     44.89%     93.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           243112      6.52%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              154801811                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          419079496                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    153875545                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         175555467                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  195811190                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 194791236                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               55448                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        29847105                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18884                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          50059                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      5924776                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     102797677                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.894899                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.156836                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            44520619     43.31%     43.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9751978      9.49%     52.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            13060341     12.70%     65.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11087347     10.79%     76.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             9997172      9.73%     86.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6367155      6.19%     92.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3827965      3.72%     95.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2616518      2.55%     98.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1568582      1.53%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       102797677                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.891348                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2118404                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1672251                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             38127669                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            17665882                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                70424764                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                        102990671                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            2170                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   121                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       378961                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        766630                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       425151                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1219                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       851329                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1219                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 6391603                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4610068                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             34567                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3426029                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3416560                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.723616                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  596656                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          583030                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             574333                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             8697                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1437                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        24363968                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            5389                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             33737                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     99513038                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.668319                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.568782                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        50291276     50.54%     50.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        19723898     19.82%     70.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8632539      8.67%     79.03% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3075424      3.09%     82.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3133996      3.15%     85.27% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1819170      1.83%     87.10% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1169834      1.18%     88.28% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2181839      2.19%     90.47% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9485062      9.53%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     99513038                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000001                       # Number of instructions committed
system.cpu.commit.opsCommitted              166019455                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    39264133                       # Number of memory references committed
system.cpu.commit.loads                      30740931                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         176                       # Number of memory barriers committed
system.cpu.commit.branches                    4827028                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                   26165588                       # Number of committed floating point instructions.
system.cpu.commit.integer                   148225635                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                531272                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1046605      0.63%      0.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    101615079     61.21%     61.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      6312256      3.80%     65.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        97655      0.06%     65.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1445015      0.87%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2294      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu      2855490      1.72%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         5352      0.00%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      2865770      1.73%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult          248      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          900      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      4779154      2.88%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt      2384878      1.44%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           15      0.00%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      3344513      2.01%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24849866     14.97%     91.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      7834725      4.72%     96.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      5891065      3.55%     99.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       688477      0.41%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    166019455                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9485062                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     42548195                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         42548195                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43922024                       # number of overall hits
system.cpu.dcache.overall_hits::total        43922024                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       515830                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         515830                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       673016                       # number of overall misses
system.cpu.dcache.overall_misses::total        673016                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  33709873443                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33709873443                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  33709873443                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33709873443                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43064025                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43064025                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     44595040                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     44595040                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011978                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011978                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015092                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015092                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65350.742382                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65350.742382                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50087.774203                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50087.774203                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       429555                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           69                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              6588                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    65.202641                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           23                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       172387                       # number of writebacks
system.cpu.dcache.writebacks::total            172387                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       150299                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       150299                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       150299                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       150299                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       365531                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       365531                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       422432                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       422432                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24215733443                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24215733443                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  28467701443                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  28467701443                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008488                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008488                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009473                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009473                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66248.097817                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66248.097817                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67390.021218                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67390.021218                       # average overall mshr miss latency
system.cpu.dcache.replacements                 421919                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     34192758                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        34192758                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       347983                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        347983                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21381734500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21381734500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     34540741                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     34540741                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010075                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010075                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61444.767417                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61444.767417                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       150289                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       150289                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       197694                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       197694                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12055716000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12055716000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005724                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005724                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60981.698989                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60981.698989                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      8355437                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8355437                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       167847                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       167847                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12328138943                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12328138943                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      8523284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8523284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.019693                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019693                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73448.670176                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73448.670176                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       167837                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       167837                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12160017443                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12160017443                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019692                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019692                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72451.351269                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72451.351269                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data      1373829                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1373829                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data       157186                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       157186                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data      1531015                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1531015                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.102668                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.102668                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        56901                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        56901                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   4251968000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4251968000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.037166                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.037166                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 74725.716595                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 74725.716595                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  51495335000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.690895                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            44344457                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            422431                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            104.974438                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.690895                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999396                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999396                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          355                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          89612511                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         89612511                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51495335000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  7726681                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              69134177                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  10910414                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              14712630                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 313775                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              3081948                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1645                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              198415043                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  7731                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    38064444                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    16917456                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5588                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        189718                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51495335000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51495335000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51495335000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           12902880                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      117847965                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     6391603                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4587549                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      89572640                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  630776                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  854                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          5848                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  12622112                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 23789                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          102797677                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.032604                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.203507                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 68230498     66.37%     66.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1971576      1.92%     68.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3573586      3.48%     71.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2617991      2.55%     74.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1980186      1.93%     76.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2047281      1.99%     78.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  1400246      1.36%     79.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2394833      2.33%     81.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 18581480     18.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            102797677                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.062060                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.144259                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     12617454                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12617454                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     12617454                       # number of overall hits
system.cpu.icache.overall_hits::total        12617454                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4658                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4658                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4658                       # number of overall misses
system.cpu.icache.overall_misses::total          4658                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    275247998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    275247998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    275247998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    275247998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     12622112                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12622112                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     12622112                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12622112                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000369                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000369                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000369                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000369                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59091.455131                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59091.455131                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59091.455131                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59091.455131                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          728                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.823529                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3232                       # number of writebacks
system.cpu.icache.writebacks::total              3232                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          913                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          913                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          913                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          913                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3745                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3745                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3745                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3745                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    223714999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    223714999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    223714999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    223714999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000297                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000297                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000297                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000297                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59736.982377                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59736.982377                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59736.982377                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59736.982377                       # average overall mshr miss latency
system.cpu.icache.replacements                   3232                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     12617454                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12617454                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4658                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4658                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    275247998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    275247998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     12622112                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12622112                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000369                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000369                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59091.455131                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59091.455131                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          913                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          913                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3745                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3745                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    223714999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    223714999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000297                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000297                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59736.982377                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59736.982377                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  51495335000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.365020                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            12621199                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3745                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3370.146595                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.365020                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998760                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998760                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          25247969                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         25247969                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51495335000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    12623020                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1169                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51495335000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51495335000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51495335000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1982654                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 7386721                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  102                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 537                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                9142677                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 9348                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   5781                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  51495335000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 313775                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 12426712                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                25927008                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3046                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  20690535                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              43436601                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              196483182                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  9975                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               21904375                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1527632                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               16864239                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           248860332                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   478543113                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                324306793                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  48567921                       # Number of floating rename lookups
system.cpu.rename.committedMaps             225115857                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 23744343                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      44                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  28                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  66547747                       # count of insts added to the skid buffer
system.cpu.rob.reads                        276777184                       # The number of ROB reads
system.cpu.rob.writes                       384051841                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  166019455                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  873                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                37632                       # number of demand (read+write) hits
system.l2.demand_hits::total                    38505                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 873                       # number of overall hits
system.l2.overall_hits::.cpu.data               37632                       # number of overall hits
system.l2.overall_hits::total                   38505                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2872                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             384800                       # number of demand (read+write) misses
system.l2.demand_misses::total                 387672                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2872                       # number of overall misses
system.l2.overall_misses::.cpu.data            384800                       # number of overall misses
system.l2.overall_misses::total                387672                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    208647500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  27415908000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      27624555500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    208647500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  27415908000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     27624555500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3745                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           422432                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               426177                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3745                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          422432                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              426177                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.766889                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.910916                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.909650                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.766889                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.910916                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.909650                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72648.850975                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71247.162162                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71257.546328                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72648.850975                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71247.162162                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71257.546328                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              165755                       # number of writebacks
system.l2.writebacks::total                    165755                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2872                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        384800                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            387672                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2872                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       384800                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           387672                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    179314750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23482073000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23661387750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    179314750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23482073000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23661387750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.766889                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.910916                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.909650                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.766889                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.910916                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.909650                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 62435.497911                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61024.098233                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61034.554340                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 62435.497911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61024.098233                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61034.554340                       # average overall mshr miss latency
system.l2.replacements                         380140                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       172387                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           172387                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       172387                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       172387                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3231                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3231                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3231                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3231                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_misses::.cpu.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data        23500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        23500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data        23500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        23500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              2127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2127                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          165710                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              165710                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11868196500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11868196500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        167837                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            167837                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.987327                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.987327                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71620.279404                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71620.279404                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       165710                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         165710                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10173746750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10173746750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.987327                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.987327                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61394.887152                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61394.887152                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            873                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                873                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2872                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2872                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    208647500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    208647500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3745                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3745                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.766889                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.766889                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72648.850975                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72648.850975                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2872                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2872                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    179314750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    179314750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.766889                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.766889                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 62435.497911                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62435.497911                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         35505                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             35505                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       219090                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          219090                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  15547711500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15547711500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       254595                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        254595                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.860543                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.860543                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 70964.952759                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 70964.952759                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       219090                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       219090                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  13308326250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13308326250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.860543                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.860543                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60743.649870                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 60743.649870                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  51495335000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8130.411022                       # Cycle average of tags in use
system.l2.tags.total_refs                      851285                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    388332                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.192158                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.319358                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        78.903633                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8041.188032                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001260                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.009632                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.981590                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992482                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          486                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4727                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2925                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7198908                       # Number of tag accesses
system.l2.tags.data_accesses                  7198908                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51495335000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    165754.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2872.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    384790.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003940617500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9943                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9943                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              941017                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             155976                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      387671                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     165755                       # Number of write requests accepted
system.mem_ctrls.readBursts                    387671                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   165755                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      9                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.35                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                387671                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               165755                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  352289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   23631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         9943                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.935432                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.474442                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    236.727056                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          9904     99.61%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           23      0.23%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            9      0.09%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            2      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12800-13311            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9943                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9943                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.668209                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.639079                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.004637                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6765     68.04%     68.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               71      0.71%     68.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2821     28.37%     97.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              230      2.31%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               39      0.39%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               17      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9943                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                24810944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10608320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    481.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    206.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   51495246000                       # Total gap between requests
system.mem_ctrls.avgGap                      93048.11                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       183808                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     24626560                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     10606848                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3569410.704872586764                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 478228950.253454983234                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 205976871.497194826603                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2872                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       384799                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       165755                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     84531750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10783603750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1256638434000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29433.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28023.99                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   7581300.32                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       183808                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     24627136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      24810944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       183808                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       183808                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     10608320                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     10608320                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2872                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       384799                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         387671                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       165755                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        165755                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3569411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    478240136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        481809546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3569411                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3569411                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    206005457                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       206005457                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    206005457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3569411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    478240136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       687815003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               387662                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              165732                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        24366                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        24833                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        24564                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        24713                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        24120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        24145                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        23845                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        24130                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        23976                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        23888                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        23881                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        24072                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        23984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        24227                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        24600                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        24318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        10216                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        10510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        10224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        10257                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        10133                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        10307                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        10271                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        10428                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        10319                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        10232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        10327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        10415                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        10417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        10670                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        10663                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        10343                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3599473000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1938310000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10868135500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9285.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28035.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              326576                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             139159                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.24                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.97                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        87653                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   404.043398                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   253.871918                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   348.417992                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        22385     25.54%     25.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        17293     19.73%     45.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9123     10.41%     55.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         8996     10.26%     65.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         5492      6.27%     72.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         3673      4.19%     76.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4743      5.41%     81.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         3798      4.33%     86.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12150     13.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        87653                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              24810368                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           10606848                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              481.798361                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              205.976871                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.37                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  51495335000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       311403960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       165503745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1390272240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     429846120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4064614320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  19163103030                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   3636858720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   29161602135                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   566.295998                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   9212470250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1719380000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  40563484750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       314481300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       167139390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1377634440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     435274920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4064614320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  19042053840                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   3738794880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   29139993090                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   565.876367                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   9475496250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1719380000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  40300458750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  51495335000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             221961                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       165755                       # Transaction distribution
system.membus.trans_dist::CleanEvict           213203                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            165710                       # Transaction distribution
system.membus.trans_dist::ReadExResp           165710                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        221961                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1154301                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      1154301                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1154301                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     35419264                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     35419264                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                35419264                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            387672                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  387672    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              387672                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  51495335000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           357412500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          484588750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            258339                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       338142                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3232                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          463917                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           167837                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          167837                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3745                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       254595                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        10722                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1266784                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1277506                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       446528                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     38068352                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               38514880                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          380140                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10608320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           806318                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001523                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.038996                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 805090     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1228      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             806318                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  51495335000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          601283500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5620494                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         633648497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
