Timing Violation Report Min Delay Analysis

SmartTime Version v12.2
Microsemi Corporation - Microsemi Libero Software Release v12.2 (Version 12.700.0.21)
Date: Sat Nov  9 08:05:58 2019


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Operating Conditions: fast_hv_lt
Scenario for Timing Analysis: timing_analysis


Path 1
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/MSC_i_404/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][243]:D
  Delay (ns):              0.180
  Slack (ns):              0.036
  Arrival (ns):            8.156
  Required (ns):           8.120

Path 2
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][109]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[236]:D
  Delay (ns):              0.182
  Slack (ns):              0.040
  Arrival (ns):            8.160
  Required (ns):           8.120

Path 3
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_75/MSC_i_77/MSC_i_87/s0:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_75/MSC_i_77/MSC_i_87/s1:D
  Delay (ns):              0.183
  Slack (ns):              0.041
  Arrival (ns):            3.800
  Required (ns):           3.759

Path 4
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[17].data_shifter[17][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[16].data_shifter[16][1]:D
  Delay (ns):              0.182
  Slack (ns):              0.041
  Arrival (ns):            8.161
  Required (ns):           8.120

Path 5
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/MSC_i_458/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][256]:D
  Delay (ns):              0.185
  Slack (ns):              0.043
  Arrival (ns):            8.156
  Required (ns):           8.113

Path 6
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[83]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[83]:D
  Delay (ns):              0.186
  Slack (ns):              0.044
  Arrival (ns):            8.161
  Required (ns):           8.117

Path 7
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[48]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][128]:D
  Delay (ns):              0.183
  Slack (ns):              0.044
  Arrival (ns):            8.157
  Required (ns):           8.113

Path 8
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_75/din_gray_r[3]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_75/MSC_i_77/MSC_i_86/s0:D
  Delay (ns):              0.187
  Slack (ns):              0.045
  Arrival (ns):            3.804
  Required (ns):           3.759

Path 9
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg_early[67]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg[67]:D
  Delay (ns):              0.182
  Slack (ns):              0.045
  Arrival (ns):            3.779
  Required (ns):           3.734

Path 10
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/awaddr_r1[26]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_cmd_wr_data[26]:D
  Delay (ns):              0.181
  Slack (ns):              0.045
  Arrival (ns):            8.140
  Required (ns):           8.095

Path 11
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][93]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[108]:D
  Delay (ns):              0.182
  Slack (ns):              0.045
  Arrival (ns):            8.156
  Required (ns):           8.111

Path 12
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_75/din_gray_r[1]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_75/MSC_i_77/MSC_i_85/s0:D
  Delay (ns):              0.188
  Slack (ns):              0.046
  Arrival (ns):            3.805
  Required (ns):           3.759

Path 13
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg_early[25]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg[25]:D
  Delay (ns):              0.182
  Slack (ns):              0.046
  Arrival (ns):            3.771
  Required (ns):           3.725

Path 14
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r1[21]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r2[21]:D
  Delay (ns):              0.187
  Slack (ns):              0.047
  Arrival (ns):            3.808
  Required (ns):           3.761

Path 15
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounter/cntBinary[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounter/cntGray[2]:D
  Delay (ns):              0.191
  Slack (ns):              0.049
  Arrival (ns):            3.978
  Required (ns):           3.929

Path 16
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][103]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[123]:D
  Delay (ns):              0.189
  Slack (ns):              0.049
  Arrival (ns):            3.777
  Required (ns):           3.728

Path 17
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg_early[22]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg[22]:D
  Delay (ns):              0.186
  Slack (ns):              0.050
  Arrival (ns):            3.775
  Required (ns):           3.725

Path 18
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg_early[69]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg[69]:D
  Delay (ns):              0.187
  Slack (ns):              0.050
  Arrival (ns):            3.784
  Required (ns):           3.734

Path 19
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg_early[24]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg[24]:D
  Delay (ns):              0.187
  Slack (ns):              0.051
  Arrival (ns):            3.776
  Required (ns):           3.725

Path 20
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg_early[26]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg[26]:D
  Delay (ns):              0.188
  Slack (ns):              0.052
  Arrival (ns):            3.777
  Required (ns):           3.725

Path 21
  From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[6]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[6]:D
  Delay (ns):              0.166
  Slack (ns):              0.056
  Arrival (ns):            8.134
  Required (ns):           8.078

Path 22
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/lowest_180_delay[3]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_answer[3]:D
  Delay (ns):              0.192
  Slack (ns):              0.058
  Arrival (ns):            8.142
  Required (ns):           8.084

Path 23
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/lowest_180_delay[2]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_answer[2]:D
  Delay (ns):              0.192
  Slack (ns):              0.059
  Arrival (ns):            8.142
  Required (ns):           8.083

Path 24
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_data_delay_fifo_rd_data_reg[45]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_data_packed[45]:D
  Delay (ns):              0.219
  Slack (ns):              0.059
  Arrival (ns):            8.196
  Required (ns):           8.137

Path 25
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[16]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[16]:D
  Delay (ns):              0.193
  Slack (ns):              0.060
  Arrival (ns):            8.157
  Required (ns):           8.097

Path 26
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_53/d2[94]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/l_req_tag_int[47]:D
  Delay (ns):              0.206
  Slack (ns):              0.062
  Arrival (ns):            3.826
  Required (ns):           3.764

Path 27
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/lat_n0.resettable.data_shifter_2_[3]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_ras_n_r1:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            3.745
  Required (ns):           3.682

Path 28
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[64]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[64]:D
  Delay (ns):              0.207
  Slack (ns):              0.064
  Arrival (ns):            8.156
  Required (ns):           8.092

Path 29
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_wdata[21]:CLK
  To:   CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[21]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            8.084
  Required (ns):           8.020

Path 30
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p2_po_r1[8]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][80]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.715
  Required (ns):           3.651

Path 31
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/lat_n0.resettable.data_shifter_1_[3]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/lat_n0.resettable.data_shifter_2_[3]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.746
  Required (ns):           3.682

Path 32
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/lat_n0.resettable.data_shifter_2_[2]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_cas_n_r1:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.765
  Required (ns):           3.701

Path 33
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_0_[1]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_1_[1]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.763
  Required (ns):           3.699

Path 34
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_2_[121]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[11]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.751
  Required (ns):           3.687

Path 35
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_2_[17]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_odt_p2_r1[0]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.763
  Required (ns):           3.699

Path 36
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/araddr_r1[8]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/rd_cmd_wr_data[8]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            8.085
  Required (ns):           8.021

Path 37
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/awaddr_r1[21]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_cmd_wr_data[21]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            8.098
  Required (ns):           8.034

Path 38
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_0_[113]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_1_[113]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            8.095
  Required (ns):           8.031

Path 39
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_0_[65]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_1_[65]:D
  Delay (ns):              0.132
  Slack (ns):              0.064
  Arrival (ns):            8.099
  Required (ns):           8.035

Path 40
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_1_[17]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_2_[17]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            8.083
  Required (ns):           8.019

Path 41
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[33].data_shifter[33][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[32].data_shifter[32][1]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            8.084
  Required (ns):           8.020

Path 42
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[36].data_shifter[36][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[35].data_shifter[35][1]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            8.084
  Required (ns):           8.020

Path 43
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][224]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[128]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            8.122
  Required (ns):           8.058

Path 44
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_act_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ACT_N_P0_OUT:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            8.090
  Required (ns):           8.026

Path 45
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel_out[0]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[3]:D
  Delay (ns):              0.131
  Slack (ns):              0.065
  Arrival (ns):            3.721
  Required (ns):           3.656

Path 46
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_1_[108]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_2_[108]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.754
  Required (ns):           3.689

Path 47
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_276/MSC_i_277/MSC_i_278/d2[39]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/l_b_size_i[7]:D
  Delay (ns):              0.208
  Slack (ns):              0.065
  Arrival (ns):            8.183
  Required (ns):           8.118

Path 48
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/awaddr_r1[12]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_cmd_wr_data[12]:D
  Delay (ns):              0.133
  Slack (ns):              0.065
  Arrival (ns):            8.100
  Required (ns):           8.035

Path 49
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/awaddr_r1[23]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_cmd_wr_data[23]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            8.099
  Required (ns):           8.034

Path 50
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_1_[65]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_2_[65]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            8.099
  Required (ns):           8.034

Path 51
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[30].data_shifter[30][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[29].data_shifter[29][1]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            8.085
  Required (ns):           8.020

Path 52
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[31].data_shifter[31][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[30].data_shifter[30][1]:D
  Delay (ns):              0.133
  Slack (ns):              0.065
  Arrival (ns):            8.086
  Required (ns):           8.021

Path 53
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/dfi_rddata_w2_i[18]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_540/dfi_rddata_w2_r[18]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            8.105
  Required (ns):           8.040

Path 54
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAll1II[18]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAll1II[21]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            8.092
  Required (ns):           8.026

Path 55
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_1_[115]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_2_[115]:D
  Delay (ns):              0.134
  Slack (ns):              0.066
  Arrival (ns):            3.761
  Required (ns):           3.695

Path 56
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[28].data_shifter[28][1]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[27].data_shifter[27][1]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.752
  Required (ns):           3.686

Path 57
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/din_gray_r[2]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_44/s0:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.753
  Required (ns):           3.687

Path 58
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/lowest_180_delay[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_answer[1]:D
  Delay (ns):              0.199
  Slack (ns):              0.066
  Arrival (ns):            8.149
  Required (ns):           8.083

Path 59
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/MSC_i_453/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][209]:D
  Delay (ns):              0.132
  Slack (ns):              0.066
  Arrival (ns):            8.103
  Required (ns):           8.037

Path 60
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_en_p3_po_r1[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_en_p3_po_r2[0]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            8.098
  Required (ns):           8.032

Path 61
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s1[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s2[1]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            8.086
  Required (ns):           8.019

Path 62
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk1.awrs/sDat[58]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/awaddr_r1[27]:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            8.078
  Required (ns):           8.011

Path 63
  From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/arst_aclk_sync/sysReset_f1:CLK
  To:   CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/arst_aclk_sync/sysReset:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            8.077
  Required (ns):           8.010

Path 64
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[7]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[4][7]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            8.109
  Required (ns):           8.042

Path 65
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel_out[1]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[4]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.724
  Required (ns):           3.657

Path 66
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][4]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][5]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.770
  Required (ns):           3.703

Path 67
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][13]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][14]:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            3.755
  Required (ns):           3.688

Path 68
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_211/MSC_i_212/s0:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_211/MSC_i_212/s1:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.752
  Required (ns):           3.685

Path 69
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[2]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r2[2]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.754
  Required (ns):           3.687

Path 70
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/din_gray_r[0]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/MSC_i_56/MSC_i_61/s0:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            3.755
  Required (ns):           3.688

Path 71
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/transition_detect/data_0[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/transition_detect/data_1[0]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            8.086
  Required (ns):           8.019

Path 72
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/current_state[16]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/current_state[17]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            8.099
  Required (ns):           8.032

Path 73
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_298/MSC_i_299/MSC_i_314/din_gray_r[2]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_298/MSC_i_299/MSC_i_314/MSC_i_316/MSC_i_321/s0:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            8.114
  Required (ns):           8.047

Path 74
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_328/MSC_i_329/MSC_i_344/MSC_i_346/MSC_i_349/s0:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_328/MSC_i_329/MSC_i_344/MSC_i_346/MSC_i_349/s1:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            8.122
  Required (ns):           8.055

Path 75
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_368/lat_n0.resettable.data_shifter_2_[3]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_ras_n_r1:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            8.100
  Required (ns):           8.033

Path 76
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/MSC_i_500/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][269]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            8.112
  Required (ns):           8.045

Path 77
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_en_p1_po_r1[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][304]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            8.099
  Required (ns):           8.032

Path 78
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset_f1:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:D
  Delay (ns):              0.134
  Slack (ns):              0.068
  Arrival (ns):            3.907
  Required (ns):           3.839

Path 79
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdPtr_s1[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdPtr_s2[0]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            8.097
  Required (ns):           8.029

Path 80
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/dma_size_4k[4]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/coredma_size_o[16]:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            8.116
  Required (ns):           8.048

Path 81
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[26]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[32]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            8.101
  Required (ns):           8.033

Path 82
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_1_[120]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_2_[120]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.762
  Required (ns):           3.694

Path 83
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[1]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r2[1]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.757
  Required (ns):           3.689

Path 84
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_bank_r1[0]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_bank_r2[0]:D
  Delay (ns):              0.134
  Slack (ns):              0.068
  Arrival (ns):            3.749
  Required (ns):           3.681

Path 85
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[7]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            8.123
  Required (ns):           8.055

Path 86
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[3].RDLVL_TRAIN/gate_training/txdly_cnt[4]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[3].RDLVL_TRAIN/gate_training/txdly_0[4]:D
  Delay (ns):              0.184
  Slack (ns):              0.068
  Arrival (ns):            8.165
  Required (ns):           8.097

Path 87
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[126]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[126]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            8.115
  Required (ns):           8.047

Path 88
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[47]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[47]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            8.103
  Required (ns):           8.035

Path 89
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg4[12]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_276/MSC_i_297/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[0]
  Delay (ns):              0.276
  Slack (ns):              0.068
  Arrival (ns):            8.263
  Required (ns):           8.195

Path 90
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[36].data_shifter[36][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[35].data_shifter[35][0]:D
  Delay (ns):              0.132
  Slack (ns):              0.068
  Arrival (ns):            8.088
  Required (ns):           8.020

Path 91
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[5].data_shifter[5][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[4].data_shifter[4][0]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            8.112
  Required (ns):           8.044

Path 92
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p2_po_r1[32]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][176]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            8.121
  Required (ns):           8.053

Path 93
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[11]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][91]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            8.111
  Required (ns):           8.043

Path 94
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_act_n_r1:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ACT_N_P2_OUT:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            8.094
  Required (ns):           8.026

Path 95
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_bank_r2[2]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BG_P0_OUT[0]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            8.100
  Required (ns):           8.032

Path 96
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_cas_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_CAS_N_P0_OUT:D
  Delay (ns):              0.134
  Slack (ns):              0.068
  Arrival (ns):            8.100
  Required (ns):           8.032

Path 97
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_we_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_WE_N_P0_OUT:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            8.102
  Required (ns):           8.034

Path 98
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdPtr_s1[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdPtr_s2[2]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            8.085
  Required (ns):           8.016

Path 99
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[15]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[5][7]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            8.111
  Required (ns):           8.042

Path 100
  From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/araddr_o[5]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[36]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            8.134
  Required (ns):           8.065

