// Seed: 3434863174
`define pp_16 0
`default_nettype id_11 `timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    output reg id_2,
    input id_3,
    input logic id_4,
    output logic id_5,
    input id_6
    , id_16,
    input id_7,
    input id_8,
    input logic id_9,
    input id_10,
    output logic id_11,
    input id_12,
    input id_13,
    output id_14,
    input id_15
);
  assign id_14[1] = 1 - id_6;
  always @(posedge 1'd0 or 1) begin
    id_16 <= id_10;
    id_2  <= 1;
  end
  logic id_17;
endmodule
