{"vcs1":{"timestamp_begin":1681602253.892648095, "rt":1.05, "ut":0.23, "st":0.17}}
{"vcselab":{"timestamp_begin":1681602254.976021644, "rt":1.26, "ut":0.21, "st":0.12}}
{"link":{"timestamp_begin":1681602256.257344852, "rt":0.49, "ut":0.05, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681602253.595986442}
{"VCS_COMP_START_TIME": 1681602253.595986442}
{"VCS_COMP_END_TIME": 1681602257.448162051}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338236}}
{"stitch_vcselab": {"peak_mem": 238992}}
