/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * Copyright (c) 2018 Bitmain Ltd.
 * Copyright (c) 2019 Linaro Ltd.
 */

#ifndef _DT_BINDINGS_SOPHGO_SG2044_RESET_H
#define _DT_BINDINGS_SOPHGO_SG2044_RESET_H
/* software reset register 0 */
#define SG2044_RST_AP_SYS		0
#define SG2044_RST_AP_SYS_CORE0		1
#define SG2044_RST_AP_SYS_CORE1		2
#define SG2044_RST_AP_SYS_CORE2		3
#define SG2044_RST_AP_SYS_CORE3		4
#define SG2044_RST_AP_PIC		5
#define SG2044_RST_AP_TDT		6
#define SG2044_RST_RP_PIC_TDT		7
#define SG2044_RST_HSDMA		8
#define SG2044_RST_SYSDMA		9
#define SG2044_RST_EFUSE0		10
#define SG2044_RST_EFUSE1		11
#define SG2044_RST_RTC			12
#define SG2044_RST_TIMER		13
#define SG2044_RST_WDT			14
#define SG2044_RST_AHB_ROM0		15
#define SG2044_RST_AHB_ROM1		16
#define SG2044_RST_I2C0			17
#define SG2044_RST_I2C1			18
#define SG2044_RST_I2C2			19
#define SG2044_RST_I2C3			20
#define SG2044_RST_GPIO0		21
#define SG2044_RST_GPIO1		22
#define SG2044_RST_GPIO2		23
#define SG2044_RST_PWM			24
#define SG2044_RST_AXI_SRAM0		25
#define SG2044_RST_AXI_SRAM1		26
#define SG2044_RST_SF0			27
#define SG2044_RST_SF1			28
#define SG2044_RST_MAILBOX		29
#define SG2044_RST_ETH0			30
#define SG2044_RST_EMMC			31
/* software reset register 1 */
#define SG2044_RST_SD			32
#define SG2044_RST_UART0		33
#define SG2044_RST_UART1		34
#define SG2044_RST_UART2		35
#define SG2044_RST_UART3		36
#define SG2044_RST_SPI0			37
#define SG2044_RST_SPI1			38
#define SG2044_RST_MTLI			39
#define SG2044_RST_DBG_I2C		40
#define SG2044_RST_C2C0			41
#define SG2044_RST_C2C1			42
#define SG2044_RST_C2C2			43
#define SG2044_RST_C2C3			44
#define SG2044_RST_CXP			45
#define SG2044_RST_DDR0			46
#define SG2044_RST_DDR1			47
#define SG2044_RST_DDR2			48
#define SG2044_RST_DDR3			49
#define SG2044_RST_DDR4			50
#define SG2044_RST_DDR5			51
#define SG2044_RST_DDR6			52
#define SG2044_RST_DDR7			53
#define SG2044_RST_DDR8			54
#define SG2044_RST_DDR9			55
#define SG2044_RST_DDR10		56
#define SG2044_RST_DDR11		57
#define SG2044_RST_DDR12		58
#define SG2044_RST_DDR13		59
#define SG2044_RST_DDR14		60
#define SG2044_RST_DDR15		61
#define SG2044_RST_BAR			62
#define SG2044_RST_K2K			63
/* software reset register 2 */
#define SG2044_RST_CC_SYS_X1Y1		64
#define SG2044_RST_CC_SYS_X1Y2		65
#define SG2044_RST_CC_SYS_X1Y3		66
#define SG2044_RST_CC_SYS_X1Y4		67
#define SG2044_RST_CC_SYS_X0Y1		68
#define SG2044_RST_CC_SYS_X0Y2		69
#define SG2044_RST_CC_SYS_X0Y3		70
#define SG2044_RST_CC_SYS_X0Y4		71
#define SG2044_RST_SC_X1Y1		80
#define SG2044_RST_SC_X1Y2		81
#define SG2044_RST_SC_X1Y3		82
#define SG2044_RST_SC_X1Y4		83
#define SG2044_RST_SC_X0Y1		84
#define SG2044_RST_SC_X0Y2		85
#define SG2044_RST_SC_X0Y3		86
#define SG2044_RST_SC_X0Y4		87
/* software reset register 5 */
#define SG2044_RST_RP_CLUSTER_X1Y1_S0	160
#define SG2044_RST_RP_CLUSTER_X1Y1_S1	161
#define SG2044_RST_RP_CLUSTER_X1Y2_S0	162
#define SG2044_RST_RP_CLUSTER_X1Y2_S1	163
#define SG2044_RST_RP_CLUSTER_X1Y3_S0	164
#define SG2044_RST_RP_CLUSTER_X1Y3_S1	165
#define SG2044_RST_RP_CLUSTER_X1Y4_S0	166
#define SG2044_RST_RP_CLUSTER_X1Y4_S1	167
#define SG2044_RST_RP_CLUSTER_X0Y1_W0	168
#define SG2044_RST_RP_CLUSTER_X0Y1_W1	169
#define SG2044_RST_RP_CLUSTER_X0Y2_W0	170
#define SG2044_RST_RP_CLUSTER_X0Y2_W1	171
#define SG2044_RST_RP_CLUSTER_X0Y3_W0	172
#define SG2044_RST_RP_CLUSTER_X0Y3_W1	173
#define SG2044_RST_RP_CLUSTER_X0Y4_W0	174
#define SG2044_RST_RP_CLUSTER_X0Y4_W1	175
/* software reset register 6 */
#define SG2044_RST_TPSYS_X1Y1		180
#define SG2044_RST_TPSYS_X1Y2		181
#define SG2044_RST_TPSYS_X1Y3		182
#define SG2044_RST_TPSYS_X1Y4		183
#define SG2044_RST_TPSYS_X0Y1		184
#define SG2044_RST_TPSYS_X0Y2		185
#define SG2044_RST_TPSYS_X0Y3		186
#define SG2044_RST_TPSYS_X0Y4		187
#define SG2044_RST_SPACC		188
#define SG2044_RST_PKA			189
#define SG2044_RST_SE_TRNG		190
#define SG2044_RST_SE_DBG		191

#define SG2044_RST_SE_FAB_FW		192
#define SG2044_RST_SE_CTRL		193
#define SG2044_RST_MAILBOX0		194
#define SG2044_RST_MAILBOX1		195
#define SG2044_RST_MAILBOX2		196
#define SG2044_RST_MAILBOX3		197
#define SG2044_RST_INTC0		198
#define SG2044_RST_INTC1		199
#define SG2044_RST_INTC2		200
#define SG2044_RST_INTC3		201

#define RST_MAX_NUM			222
#endif /* _DT_BINDINGS_SG2044_RESET_H */
