Checking out Encounter license ...
Virtuoso_Digital_Implem 9.1 license checkout succeeded.
	Maximum number of instance allowed (1 x 50000).
**ERROR: (ENCOAX-148):	Could not open shared library libfeoax22.so : liboaDesign.so: cannot open shared object file: No such file or directory

**ERROR: (ENCOAX-148):	OA features will be disabled in this session.


*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2010.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v09.14-s273_1 (32bit) 02/17/2011 18:35 (Linux 2.6)
@(#)CDS: NanoRoute v09.14-s029 NR110207-1105/USR65-UB (database version 2.30, 112.2.1) {superthreading v1.15}
@(#)CDS: CeltIC v09.14-s097_1 (32bit) 02/08/2011 02:24:38 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: AAE 09.14-s001 (32bit) 02/17/2011 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CTE 09.14-s140_1 (32bit) Feb  8 2011 01:13:15 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CPE v09.14-s001
--- Starting "Encounter v09.14-s273_1" on Tue Nov  8 19:50:23 2016 (mem=50.6M) ---
--- Running on coe-ee-cad45.sjsuad.sjsu.edu (x86_64 w/Linux 4.7.9-200.fc24.x86_64+debug) ---
This version was compiled on Thu Feb 17 18:35:02 PST 2011.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD> loadConfig ./encounter.conf
Reading config file - ./encounter.conf
**WARN: (ENCEXT-1085):	Option 'rda_Input(ui_res_scale)' used in configuration file './encounter.conf' is obsolete. The name will be converted into new format automatically if design is saved and then restored. Alternatively, update the configuration file to use names 'rda_Input(ui_preRoute_res)' and/or 'rda_Input(ui_postRoute_res)' for resistance scale factors to be used at preRoute/postRoute stages of the design . The obsolete name works in this release. But to avoid this warning and to ensure compatibility with future releases, update this option name.

Loading Lef file /home/010123386@SJSUAD.SJSU.EDU/Documents/new_lib/FreePDK45/osu_soc/lib/files/gscl45nm.lef...
**WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POLY', 
Set DBUPerIGU to M2 pitch 380.
Initializing default via types and wire widths ...

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Tue Nov  8 19:50:39 2016
viaInitial ends at Tue Nov  8 19:50:39 2016
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../AXI_master.v'
Inserting temporary buffers to remove assignment statements.

*** Memory Usage v0.159.2.9 (Current mem = 257.598M, initial mem = 50.625M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:01.0, mem=257.6M) ***
Set top cell to AXI_master.
Reading common timing library '/home/010123386@SJSUAD.SJSU.EDU/Documents/new_lib/FreePDK45/osu_soc/lib/files/gscl45nm.tlf' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
 read 31 cells in library 'gscl45nm' 
*** End library_loading (cpu=0.00min, mem=0.3M, fe_cpu=0.07min, fe_mem=257.9M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell AXI_master ...
*** Netlist is unique.
Set DBUPerIGU to techSite CoreSite width 760.
** info: there are 34 modules.
** info: there are 4903 stdCell insts.

*** Memory Usage v0.159.2.9 (Current mem = 261.676M, initial mem = 50.625M) ***
*info - Done with setDoAssign with 112 assigns removed and 0 assigns could not be removed.
CTE reading timing constraint file '../AXI_master.sdc' ...
INFO (CTE): constraints read successfully
WARNING (CTE-25): Line: 8 of File ../AXI_master.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.0 mem=266.7M) ***
Total number of combinational cells: 25
Total number of sequential cells: 4
Total number of tristate cells: 2
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX4
Total number of usable buffers: 2
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: CLKBUF1 CLKBUF2 CLKBUF3
Total number of identified usable delay cells: 3
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 120 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
**WARN: (ENCOPT-3465):	The buffer cells were automatically identified. The command setBufFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3466):	The inverter cells were automatically identified. The command setInvFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3467):	The delay cells were automatically identified. The command setDelayFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
<CMD> floorPlan -r 1.0 0.6 20 20 20 20
Adjusting Core to Left to: 20.1400. Core to Bottom to: 20.1400.
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
<CMD> addRing -spacing_bottom 5 -width_left 5 -width_bottom 5 -width_top 5 -spacing_top 5 -layer_bottom metal5 -width_right 5 -around core -center 1 -layer_top metal5 -spacing_right 5 -spacing_left 5 -layer_right metal6 -layer_left metal6 -nets { gnd vdd }

The power planner created 8 wires.
<CMD_INTERNAL> amoebaPlace
**WARN: (ENCSP-9007):	The command 'amoebaPlace' is obsolete. It has been replaced by 'placeDesign'.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v0.892.2.20 (mem=267.8M)" ...
Options: ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=4903 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=5294 #term=15696 #term/net=2.96, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=1167
stdCell: 4903 single + 0 double + 0 multi
Total standard cell length = 6.8297 (mm), area = 0.0169 (mm^2)
Design contains fractional 20 cells.
Average module density = 0.600.
Density for the design = 0.600.
       = stdcell_area 17973 (16869 um^2) / alloc_area 29949 (28110 um^2).
Pin Density = 0.873.
            = total # of pins 15696 / total Instance area 17973.
Iteration  1: Total net bbox = 8.813e+04 (8.80e+04 1.02e+02)
              Est.  stn bbox = 9.280e+04 (9.24e+04 4.07e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 268.0M
Iteration  2: Total net bbox = 1.051e+05 (1.75e+04 8.76e+04)
              Est.  stn bbox = 1.140e+05 (2.14e+04 9.25e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 268.0M
Iteration  3: Total net bbox = 8.247e+04 (5.49e+04 2.76e+04)
              Est.  stn bbox = 9.237e+04 (6.00e+04 3.23e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 268.0M
Iteration  4: Total net bbox = 7.952e+04 (4.93e+04 3.02e+04)
              Est.  stn bbox = 8.992e+04 (5.41e+04 3.58e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 268.0M
Iteration  5: Total net bbox = 7.680e+04 (4.80e+04 2.88e+04)
              Est.  stn bbox = 8.772e+04 (5.35e+04 3.42e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 268.0M
Iteration  6: Total net bbox = 8.025e+04 (4.76e+04 3.26e+04)
              Est.  stn bbox = 9.182e+04 (5.31e+04 3.87e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 268.0M
Iteration  7: Total net bbox = 8.129e+04 (4.37e+04 3.76e+04)
              Est.  stn bbox = 9.321e+04 (4.96e+04 4.36e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 268.0M
Iteration  8: Total net bbox = 8.270e+04 (4.49e+04 3.78e+04)
              Est.  stn bbox = 9.498e+04 (5.08e+04 4.42e+04)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 268.3M
Iteration  9: Total net bbox = 8.396e+04 (4.33e+04 4.07e+04)
              Est.  stn bbox = 9.629e+04 (4.92e+04 4.71e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 268.3M
Iteration 10: Total net bbox = 8.730e+04 (4.44e+04 4.29e+04)
              Est.  stn bbox = 9.966e+04 (5.02e+04 4.94e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 268.4M
Iteration 11: Total net bbox = 9.203e+04 (4.67e+04 4.53e+04)
              Est.  stn bbox = 1.045e+05 (5.26e+04 5.18e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 268.6M
Iteration 12: Total net bbox = 9.210e+04 (4.67e+04 4.54e+04)
              Est.  stn bbox = 1.044e+05 (5.25e+04 5.19e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 268.7M
Iteration 13: Total net bbox = 9.939e+04 (5.30e+04 4.64e+04)
              Est.  stn bbox = 1.119e+05 (5.90e+04 5.29e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 268.7M
*** cost = 9.939e+04 (5.30e+04 4.64e+04) (cpu for global=0:00:02.4) real=0:00:02.0***
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.2, Real Time = 0:00:01.0
move report: preRPlace moves 419 insts, mean move: 0.92 um, max move: 3.99 um
	max move on inst (U6116): (174.42, 180.69) --> (172.90, 178.22)
Placement tweakage begins.
wire length = 1.001e+05 = 5.338e+04 H + 4.670e+04 V
wire length = 9.223e+04 = 4.605e+04 H + 4.618e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 3272 insts, mean move: 4.18 um, max move: 55.48 um
	max move on inst (U2663): (146.30, 34.96) --> (120.46, 64.60)
move report: rPlace moves 1094 insts, mean move: 0.28 um, max move: 11.78 um
	max move on inst (U5578): (157.32, 183.16) --> (155.42, 173.28)
move report: overall moves 3449 insts, mean move: 4.03 um, max move: 55.48 um
	max move on inst (U2663): (146.30, 34.96) --> (120.46, 64.60)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        55.48 um
  inst (U2663) with max move: (146.3, 34.96) -> (120.46, 64.6)
  mean    (X+Y) =         4.03 um
Total instances flipped for legalization: 731
Total instances moved : 3449
*** cpu=0:00:00.4   mem=271.1M  mem(used)=2.4M***
Total net length = 9.224e+04 (4.606e+04 4.618e+04) (ext = 4.570e+04)
*** End of Placement (cpu=0:00:02.8, real=0:00:03.0, mem=271.1M) ***
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 8.16 % ( 4 / 49 )
Starting IO pin assignment...
Completed IO pin assignment.
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
*** Begin SPECIAL ROUTE on Tue Nov  8 19:50:43 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_ibloc/PnR_axi
SPECIAL ROUTE ran on machine: coe-ee-cad45.sjsuad.sjsu.edu (Linux 4.7.9-200.fc24.x86_64+debug x86_64 3.56Ghz)

Begin option processing ...
(from .sroute_4483.conf) srouteConnectPowerBump set to false
(from .sroute_4483.conf) routeSpecial set to true
(from .sroute_4483.conf) srouteConnectBlockPin set to false
(from .sroute_4483.conf) srouteFollowCorePinEnd set to 3
(from .sroute_4483.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_4483.conf) sroutePadPinAllPorts set to true
(from .sroute_4483.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 470.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 22 layers, 10 routing layers, 1 overlap layer
Read in 33 macros, 22 used
Read in 4903 components
  4903 core components: 0 unplaced, 4903 placed, 0 fixed
Read in 1197 physical pins
  1197 physical pins: 0 unplaced, 1197 placed, 0 fixed
Read in 78 logical pins
Read in 1242 nets
Read in 2 special nets, 2 routed
Read in 11003 terminals
Begin power routing ...
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 136
  Number of Followpin connections: 68
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 483.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 1197 io pins ...
 Updating DB with 20 via definition ...

sroute post-processing starts at Tue Nov  8 19:50:43 2016
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Tue Nov  8 19:50:43 2016

sroute post-processing starts at Tue Nov  8 19:50:43 2016
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Nov  8 19:50:43 2016
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 2.41 megs
sroute: Total Peak Memory used = 273.48 megs
<CMD> trialRoute
*** Starting trialRoute (mem=273.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -noPinGuide

routingBox: (0 0) (420070 411260)
coreBox:    (40280 40280) (380070 371260)
Number of multi-gpin terms=45, multi-gpins=123, moved blk term=0/0

Phase 1a route (0:00:00.0 274.5M):
Est net length = 1.125e+05um = 5.342e+04H + 5.911e+04V
Usage: (13.6%H 15.8%V) = (5.825e+04um 9.045e+04um) = (55558 38175)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 275.8M):
Usage: (13.6%H 15.8%V) = (5.815e+04um 9.043e+04um) = (55456 38169)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 275.8M):
Usage: (13.6%H 15.8%V) = (5.806e+04um 9.041e+04um) = (55361 38161)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 275.8M):
Usage: (13.6%H 15.8%V) = (5.806e+04um 9.041e+04um) = (55361 38161)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 276.4M):
Usage: (13.6%H 15.8%V) = (5.806e+04um 9.041e+04um) = (55361 38161)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (13.6%H 15.8%V) = (5.806e+04um 9.041e+04um) = (55361 38161)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.01%
  1:	0	 0.00%	2	 0.01%
  2:	0	 0.00%	3	 0.02%
  3:	0	 0.00%	80	 0.45%
  4:	0	 0.00%	292	 1.66%
  5:	0	 0.00%	310	 1.76%
  6:	1	 0.01%	676	 3.84%
  7:	5	 0.03%	1026	 5.82%
  8:	9	 0.05%	1345	 7.63%
  9:	19	 0.11%	1725	 9.79%
 10:	29	 0.16%	2059	11.68%
 11:	68	 0.39%	2155	12.23%
 12:	1008	 5.72%	2558	14.52%
 13:	880	 4.99%	1905	10.81%
 14:	357	 2.03%	1313	 7.45%
 15:	526	 2.98%	741	 4.20%
 16:	421	 2.39%	418	 2.37%
 17:	579	 3.29%	49	 0.28%
 18:	1102	 6.25%	11	 0.06%
 19:	1691	 9.60%	0	 0.00%
 20:	10927	62.01%	953	 5.41%

Global route (cpu=0.1s real=0.0s 275.2M)
Phase 1l route (0:00:00.1 275.6M):


*** After '-updateRemainTrks' operation: 

Usage: (13.9%H 16.4%V) = (5.982e+04um 9.404e+04um) = (56810 39708)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	3	 0.02%
  1:	0	 0.00%	1	 0.01%
  2:	0	 0.00%	13	 0.07%
  3:	0	 0.00%	98	 0.56%
  4:	0	 0.00%	330	 1.87%
  5:	1	 0.01%	345	 1.96%
  6:	0	 0.00%	725	 4.11%
  7:	5	 0.03%	1072	 6.08%
  8:	9	 0.05%	1315	 7.46%
  9:	24	 0.14%	1699	 9.64%
 10:	32	 0.18%	2025	11.49%
 11:	75	 0.43%	2139	12.14%
 12:	1020	 5.79%	2523	14.32%
 13:	893	 5.07%	1887	10.71%
 14:	376	 2.13%	1303	 7.39%
 15:	540	 3.06%	728	 4.13%
 16:	443	 2.51%	406	 2.30%
 17:	607	 3.44%	46	 0.26%
 18:	1133	 6.43%	11	 0.06%
 19:	1661	 9.43%	1	 0.01%
 20:	10803	61.30%	952	 5.40%



*** Completed Phase 1 route (0:00:00.2 274.9M) ***


Total length: 1.184e+05um, number of vias: 31266
M1(H) length: 9.247e+02um, number of vias: 14307
M2(V) length: 3.866e+04um, number of vias: 13645
M3(H) length: 4.836e+04um, number of vias: 1911
M4(V) length: 1.783e+04um, number of vias: 553
M5(H) length: 4.956e+03um, number of vias: 409
M6(V) length: 6.894e+03um, number of vias: 204
M7(H) length: 4.301e+02um, number of vias: 131
M8(V) length: 2.517e+02um, number of vias: 79
M9(H) length: 4.644e+01um, number of vias: 27
M10(V) length: 9.045e+00um
*** Completed Phase 2 route (0:00:00.1 276.6M) ***

*** Finished all Phases (cpu=0:00:00.4 mem=276.6M) ***
Peak Memory Usage was 279.6M 
*** Finished trialRoute (cpu=0:00:00.4 mem=276.6M) ***

<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.1.placed
Extraction called for design 'AXI_master' of instances=4903 and nets=5450 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_master.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 277.652M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 289.7M, InitMEM = 289.7M)
Number of Loop : 0
Start delay calculation (mem=289.680M)...
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M2_M1_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M3_M2_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M4_M3_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M5_M4_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M6_M5_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M10_M9_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M9_M8_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M8_M7_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M7_M6_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=293.758M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 293.8M) ***
<CMD> setOptMode -mediumEffort -fixDRC -addPortAsNeeded
**WARN: (ENCTCM-70):	Option "-fixDRC" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 293.1M **
*** Change effort level medium to high ***
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=284.8M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=284.8M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.861  |
|           TNS (ns):|-518.390 |
|    Violating Paths:|   381   |
|          All Paths:|  2200   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1097 (1097)    |   -0.045   |   1100 (1100)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.012%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 293.4M **
*** Starting optimizing excluded clock nets MEM= 293.4M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 293.4M) ***
Info: 1 clock net  excluded from IPO operation.
Design contains fractional 20 cells.
Design contains fractional 20 cells.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=294.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.861  |
|           TNS (ns):|-518.390 |
|    Violating Paths:|   381   |
|          All Paths:|  2200   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1097 (1097)    |   -0.045   |   1100 (1100)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.012%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 294.4M **
*info: Start fixing DRV (Mem = 294.41M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (294.4M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 130 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=294.4M) ***
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.600120
Start fixing design rules ... (0:00:00.1 294.4M)
Done fixing design rule (0:00:01.3 295.6M)

Summary:
17 buffers added on 4 nets (with 7 drivers resized)

Density after buffering = 0.601105
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 12.2 % ( 6 / 49 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.2, Real Time = 0:00:00.0
move report: preRPlace moves 136 insts, mean move: 0.48 um, max move: 2.85 um
	max move on inst (U3909): (188.86, 116.47) --> (188.48, 118.94)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 136 insts, mean move: 0.48 um, max move: 2.85 um
	max move on inst (U3909): (188.86, 116.47) --> (188.48, 118.94)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         2.85 um
  inst (U3909) with max move: (188.86, 116.47) -> (188.48, 118.94)
  mean    (X+Y) =         0.48 um
Total instances moved : 136
*** cpu=0:00:00.2   mem=295.6M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Completed dpFixDRCViolation (0:00:01.6 295.6M)

Re-routed 26 nets
Extraction called for design 'AXI_master' of instances=4920 and nets=5467 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_master.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 295.648M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 295.6M, InitMEM = 295.6M)
Number of Loop : 0
Start delay calculation (mem=295.648M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=295.648M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 295.6M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    1093
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    1097
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:02, Mem = 295.65M).

------------------------------------------------------------
     Summary (cpu=0.03min real=0.03min mem=295.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.069  |
|           TNS (ns):|-361.090 |
|    Violating Paths:|   492   |
|          All Paths:|  2200   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1093 (1093)    |   -0.013   |   1096 (1096)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.111%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 295.6M **
*** Starting optFanout (295.6M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 130 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=295.6M) ***
Start fixing timing ... (0:00:00.0 295.6M)

Start clock batches slack = -2.069ns
End batches slack = -1.600ns
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.9 296.4M)

Summary:
142 buffers added on 49 nets (with 14 drivers resized)

6 nets rebuffered with 9 inst removed and 39 inst added
Density after buffering = 0.613343
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 16.3 % ( 8 / 49 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.2, Real Time = 0:00:00.0
move report: preRPlace moves 405 insts, mean move: 0.68 um, max move: 3.23 um
	max move on inst (FE_OFC106_clks_rst): (188.48, 116.47) --> (187.72, 118.94)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 405 insts, mean move: 0.68 um, max move: 3.23 um
	max move on inst (FE_OFC106_clks_rst): (188.48, 116.47) --> (187.72, 118.94)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         3.23 um
  inst (FE_OFC106_clks_rst) with max move: (188.48, 116.47) -> (187.72, 118.94)
  mean    (X+Y) =         0.68 um
Total instances moved : 405
*** cpu=0:00:00.2   mem=296.5M  mem(used)=0.1M***
Ripped up 0 affected routes.
*** Completed optFanout (0:00:01.2 296.5M)

Re-routed 0 nets
Extraction called for design 'AXI_master' of instances=5053 and nets=5600 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_master.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 296.480M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 295.7M, InitMEM = 295.7M)
Number of Loop : 0
Start delay calculation (mem=295.656M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=295.656M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 295.7M) ***

------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=295.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.693  |
|           TNS (ns):|-251.443 |
|    Violating Paths:|   192   |
|          All Paths:|  2200   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1093 (1093)    |   -0.013   |   1096 (1096)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.274%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 295.7M **
*** Timing NOT met, worst failing slack is -1.693
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 1 clock net  excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 61.274% **

*** starting 1-st reclaim pass: 4290 instances 
*** starting 2-nd reclaim pass: 4264 instances 
*** starting 3-rd reclaim pass: 2266 instances 
*** starting 4-th reclaim pass: 205 instances 
*** starting 5-th reclaim pass: 8 instances 


** Area Reclaim Summary: Buffer Deletion = 6 Declone = 20 Downsize = 862 **
** Density Change = 0.601% **
** Density after area reclaim = 60.673% **
*** Finished Area Reclaim (0:00:01.2) ***
*** Starting sequential cell resizing ***
Design contains fractional 20 cells.
Design contains fractional 20 cells.
density before resizing = 60.673%
Design contains fractional 20 cells.
*summary:      0 instances changed cell type
density after resizing = 60.673%
*** Finish sequential cell resizing (cpu=0:00:00.1 mem=295.9M) ***
Design contains fractional 20 cells.
Design contains fractional 20 cells.
density before resizing = 60.673%
density after resizing = 60.673%
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 14.3 % ( 7 / 49 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.1, Real Time = 0:00:00.0
move report: preRPlace moves 20 insts, mean move: 0.40 um, max move: 0.76 um
	max move on inst (U5236): (44.84, 111.53) --> (45.60, 111.53)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 20 insts, mean move: 0.40 um, max move: 0.76 um
	max move on inst (U5236): (44.84, 111.53) --> (45.60, 111.53)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.76 um
  inst (U5236) with max move: (44.84, 111.53) -> (45.6, 111.53)
  mean    (X+Y) =         0.40 um
Total instances moved : 20
*** cpu=0:00:00.1   mem=295.9M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Starting trialRoute (mem=295.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (420070 411260)
coreBox:    (40280 40280) (380070 371260)
Number of multi-gpin terms=46, multi-gpins=125, moved blk term=0/0

Phase 1a route (0:00:00.0 296.2M):
Est net length = 1.139e+05um = 5.413e+04H + 5.980e+04V
Usage: (13.9%H 16.1%V) = (5.914e+04um 9.191e+04um) = (56487 38771)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 297.4M):
Usage: (13.8%H 16.1%V) = (5.903e+04um 9.190e+04um) = (56381 38766)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 297.4M):
Usage: (13.8%H 16.0%V) = (5.895e+04um 9.188e+04um) = (56289 38760)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 297.4M):
Usage: (13.8%H 16.0%V) = (5.895e+04um 9.188e+04um) = (56289 38760)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 297.9M):
Usage: (13.8%H 16.0%V) = (5.895e+04um 9.188e+04um) = (56289 38760)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (13.8%H 16.0%V) = (5.895e+04um 9.188e+04um) = (56289 38760)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	4	 0.02%
  3:	0	 0.00%	84	 0.48%
  4:	0	 0.00%	303	 1.72%
  5:	0	 0.00%	313	 1.78%
  6:	0	 0.00%	707	 4.01%
  7:	6	 0.03%	1033	 5.86%
  8:	9	 0.05%	1365	 7.75%
  9:	15	 0.09%	1679	 9.53%
 10:	27	 0.15%	2107	11.96%
 11:	73	 0.41%	2185	12.40%
 12:	1021	 5.79%	2508	14.23%
 13:	899	 5.10%	1931	10.96%
 14:	378	 2.15%	1256	 7.13%
 15:	541	 3.07%	741	 4.20%
 16:	401	 2.28%	394	 2.24%
 17:	597	 3.39%	48	 0.27%
 18:	1085	 6.16%	11	 0.06%
 19:	1698	 9.64%	0	 0.00%
 20:	10872	61.70%	953	 5.41%

Global route (cpu=0.1s real=0.0s 296.7M)
Phase 1l route (0:00:00.1 296.7M):


*** After '-updateRemainTrks' operation: 

Usage: (14.2%H 16.7%V) = (6.075e+04um 9.560e+04um) = (57772 40340)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	13	 0.07%
  3:	0	 0.00%	106	 0.60%
  4:	0	 0.00%	332	 1.88%
  5:	0	 0.00%	370	 2.10%
  6:	0	 0.00%	752	 4.27%
  7:	7	 0.04%	1065	 6.04%
  8:	9	 0.05%	1350	 7.66%
  9:	20	 0.11%	1638	 9.30%
 10:	35	 0.20%	2081	11.81%
 11:	78	 0.44%	2157	12.24%
 12:	1033	 5.86%	2491	14.14%
 13:	915	 5.19%	1896	10.76%
 14:	402	 2.28%	1253	 7.11%
 15:	541	 3.07%	727	 4.13%
 16:	419	 2.38%	382	 2.17%
 17:	633	 3.59%	45	 0.26%
 18:	1081	 6.13%	11	 0.06%
 19:	1721	 9.77%	1	 0.01%
 20:	10728	60.88%	952	 5.40%



*** Completed Phase 1 route (0:00:00.3 295.9M) ***


Total length: 1.197e+05um, number of vias: 31952
M1(H) length: 9.295e+02um, number of vias: 14555
M2(V) length: 3.870e+04um, number of vias: 13990
M3(H) length: 4.882e+04um, number of vias: 2001
M4(V) length: 1.850e+04um, number of vias: 559
M5(H) length: 5.296e+03um, number of vias: 406
M6(V) length: 6.927e+03um, number of vias: 206
M7(H) length: 3.340e+02um, number of vias: 129
M8(V) length: 1.833e+02um, number of vias: 79
M9(H) length: 4.644e+01um, number of vias: 27
M10(V) length: 9.045e+00um
*** Completed Phase 2 route (0:00:00.2 296.2M) ***

*** Finished all Phases (cpu=0:00:00.4 mem=296.2M) ***
Peak Memory Usage was 300.7M 
*** Finished trialRoute (cpu=0:00:00.4 mem=296.2M) ***

Extraction called for design 'AXI_master' of instances=5027 and nets=5574 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_master.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 287.723M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 296.2M, InitMEM = 296.2M)
Number of Loop : 0
Start delay calculation (mem=296.242M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=296.242M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 296.2M) ***

------------------------------------------------------------
     Summary (cpu=0.04min real=0.05min mem=296.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.500  |
|           TNS (ns):|-220.351 |
|    Violating Paths:|   192   |
|          All Paths:|  2200   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1093 (1093)    |   -0.013   |   1096 (1096)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.673%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 296.2M **
*info: Start fixing DRV (Mem = 296.24M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -secondPreCtsDrv -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (296.2M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 130 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=296.2M) ***
Start fixing design rules ... (0:00:00.0 296.2M)
Done fixing design rule (0:00:00.1 296.2M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.606731
*** Completed dpFixDRCViolation (0:00:00.1 296.2M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    1093
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    1093
*info:   Prev Max tran violations:   0
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (296.2M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 130 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=296.2M) ***
Start fixing design rules ... (0:00:00.1 296.2M)
Done fixing design rule (0:00:00.1 296.2M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.606731
*** Completed dpFixDRCViolation (0:00:00.1 296.2M)

*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    1093
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    1093
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 296.24M).

------------------------------------------------------------
     Summary (cpu=0.01min real=0.00min mem=296.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.500  |
|           TNS (ns):|-220.351 |
|    Violating Paths:|   192   |
|          All Paths:|  2200   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1093 (1093)    |   -0.013   |   1096 (1096)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.673%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 296.2M **
*** Timing NOT met, worst failing slack is -1.500
*** Check timing (0:00:00.0)
*** Starting optCritPath ***
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 130 no-driver nets excluded.
Design contains fractional 20 cells.
Design contains fractional 20 cells.
Density : 0.6067
Max route overflow : 0.0000
Current slack : -1.500 ns, density : 0.6067
Current slack : -1.500 ns, density : 0.6067
Current slack : -1.500 ns, density : 0.6067
Current slack : -1.438 ns, density : 0.6059
Current slack : -1.360 ns, density : 0.6059
Current slack : -1.360 ns, density : 0.6058
Current slack : -1.360 ns, density : 0.6058
Current slack : -1.348 ns, density : 0.6058
Current slack : -1.348 ns, density : 0.6048
Current slack : -1.348 ns, density : 0.6048
Current slack : -1.348 ns, density : 0.6048
Current slack : -1.348 ns, density : 0.6048
Current slack : -1.168 ns, density : 0.6061
Current slack : -1.168 ns, density : 0.6061
Current slack : -1.101 ns, density : 0.6066
Current slack : -1.101 ns, density : 0.6066
Current slack : -0.997 ns, density : 0.6085
Current slack : -0.981 ns, density : 0.6085
Current slack : -0.978 ns, density : 0.6087
Current slack : -0.978 ns, density : 0.6087
Current slack : -0.978 ns, density : 0.6087
Current slack : -0.978 ns, density : 0.6087
*** Starting refinePlace (0:00:05.5 mem=298.8M) ***
*** maximum move = 2.9um ***
*** Finished refinePlace (0:00:05.7 mem=298.8M) ***
*** Done re-routing un-routed nets (298.8M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:05.7 mem=298.8M) ***
*** Finished delays update (0:00:06.0 mem=298.8M) ***
Current slack : -0.965 ns, density : 0.6089
Current slack : -0.965 ns, density : 0.6095
Current slack : -0.965 ns, density : 0.6097
Current slack : -0.965 ns, density : 0.6099
Current slack : -0.965 ns, density : 0.6131
Current slack : -0.965 ns, density : 0.6130
Current slack : -0.965 ns, density : 0.6130
Current slack : -0.965 ns, density : 0.6127
Current slack : -0.965 ns, density : 0.6101
Current slack : -0.965 ns, density : 0.6101
Current slack : -0.965 ns, density : 0.6148
Current slack : -0.965 ns, density : 0.6148
Current slack : -0.965 ns, density : 0.6148
Current slack : -0.965 ns, density : 0.6149
Current slack : -0.965 ns, density : 0.6149
Current slack : -0.965 ns, density : 0.6149
Current slack : -0.965 ns, density : 0.6149
Current slack : -0.965 ns, density : 0.6149
*** Starting refinePlace (0:00:09.7 mem=299.3M) ***
*** maximum move = 3.2um ***
*** Finished refinePlace (0:00:09.9 mem=299.3M) ***
*** Done re-routing un-routed nets (299.3M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:09.9 mem=299.3M) ***
*** Finished delays update (0:00:10.2 mem=299.3M) ***
Current slack : -0.928 ns, density : 0.6177
Current slack : -0.928 ns, density : 0.6177
Current slack : -0.925 ns, density : 0.6177
Current slack : -0.925 ns, density : 0.6177
Current slack : -0.925 ns, density : 0.6177
Current slack : -0.925 ns, density : 0.6177
Current slack : -0.924 ns, density : 0.6176
Current slack : -0.924 ns, density : 0.6176
Current slack : -0.919 ns, density : 0.6167
Current slack : -0.919 ns, density : 0.6167
Current slack : -0.916 ns, density : 0.6167
Current slack : -0.907 ns, density : 0.6162
Current slack : -0.907 ns, density : 0.6162
Current slack : -0.907 ns, density : 0.6163
Current slack : -0.907 ns, density : 0.6165
Current slack : -0.898 ns, density : 0.6163
Current slack : -0.898 ns, density : 0.6163
Current slack : -0.898 ns, density : 0.6161
Current slack : -0.902 ns, density : 0.6147
Current slack : -0.902 ns, density : 0.6146
Current slack : -0.902 ns, density : 0.6150
Current slack : -0.902 ns, density : 0.6150
Current slack : -0.902 ns, density : 0.6150
*** Starting refinePlace (0:00:15.2 mem=299.7M) ***
*** maximum move = 2.9um ***
*** Finished refinePlace (0:00:15.4 mem=299.8M) ***
*** Done re-routing un-routed nets (299.8M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:15.5 mem=299.8M) ***
*** Finished delays update (0:00:15.7 mem=299.8M) ***
Current slack : -0.902 ns, density : 0.6168
Current slack : -0.896 ns, density : 0.6167
Current slack : -0.896 ns, density : 0.6167
Current slack : -0.896 ns, density : 0.6163
Current slack : -0.896 ns, density : 0.6161
Current slack : -0.896 ns, density : 0.6160
Current slack : -0.882 ns, density : 0.6172
Current slack : -0.882 ns, density : 0.6172
Current slack : -0.882 ns, density : 0.6172
Current slack : -0.882 ns, density : 0.6172
Current slack : -0.876 ns, density : 0.6172
Current slack : -0.876 ns, density : 0.6172
Current slack : -0.876 ns, density : 0.6172
Current slack : -0.876 ns, density : 0.6172
Current slack : -0.876 ns, density : 0.6172
Current slack : -0.873 ns, density : 0.6169
Current slack : -0.873 ns, density : 0.6169
Current slack : -0.873 ns, density : 0.6171
Current slack : -0.873 ns, density : 0.6171
Current slack : -0.873 ns, density : 0.6171
Current slack : -0.873 ns, density : 0.6171
Current slack : -0.873 ns, density : 0.6171
Current slack : -0.873 ns, density : 0.6171
Current slack : -0.873 ns, density : 0.6169
Current slack : -0.873 ns, density : 0.6169
Current slack : -0.868 ns, density : 0.6171
Current slack : -0.856 ns, density : 0.6173
Current slack : -0.911 ns, density : 0.6174
Current slack : -0.921 ns, density : 0.6177
Current slack : -0.856 ns, density : 0.6177
Current slack : -0.843 ns, density : 0.6177
Current slack : -0.843 ns, density : 0.6177
Current slack : -0.843 ns, density : 0.6174
Current slack : -0.843 ns, density : 0.6166
Current slack : -0.843 ns, density : 0.6166
Current slack : -0.843 ns, density : 0.6166
*** Starting refinePlace (0:00:21.6 mem=300.6M) ***
*** maximum move = 3.6um ***
*** Finished refinePlace (0:00:21.9 mem=300.6M) ***
*** Done re-routing un-routed nets (300.6M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:21.9 mem=300.6M) ***
*** Finished delays update (0:00:22.2 mem=300.6M) ***
Current slack : -0.817 ns, density : 0.6176
Current slack : -0.817 ns, density : 0.6178
Current slack : -0.817 ns, density : 0.6178
Current slack : -0.817 ns, density : 0.6177
Current slack : -0.817 ns, density : 0.6179
Current slack : -0.817 ns, density : 0.6179
Current slack : -0.830 ns, density : 0.6179
Current slack : -0.830 ns, density : 0.6179
Current slack : -0.828 ns, density : 0.6174
Current slack : -0.828 ns, density : 0.6174
Current slack : -0.828 ns, density : 0.6187
Current slack : -0.828 ns, density : 0.6187
Current slack : -0.828 ns, density : 0.6187
Current slack : -0.828 ns, density : 0.6187
Current slack : -0.819 ns, density : 0.6186
Current slack : -0.819 ns, density : 0.6186
Current slack : -0.819 ns, density : 0.6186
Current slack : -0.819 ns, density : 0.6186
Current slack : -0.819 ns, density : 0.6186
Current slack : -0.803 ns, density : 0.6185
Current slack : -0.803 ns, density : 0.6185
Current slack : -0.803 ns, density : 0.6185
Current slack : -0.803 ns, density : 0.6185
Current slack : -0.803 ns, density : 0.6185
Current slack : -0.803 ns, density : 0.6185
Current slack : -0.803 ns, density : 0.6185
Current slack : -0.803 ns, density : 0.6185
Current slack : -0.803 ns, density : 0.6183
Current slack : -0.803 ns, density : 0.6183
Current slack : -0.803 ns, density : 0.6185
Current slack : -0.803 ns, density : 0.6193
Current slack : -0.803 ns, density : 0.6194
Current slack : -0.803 ns, density : 0.6194
Current slack : -0.803 ns, density : 0.6194
Current slack : -0.798 ns, density : 0.6194
Current slack : -0.798 ns, density : 0.6194
Current slack : -0.798 ns, density : 0.6193
Current slack : -0.798 ns, density : 0.6187
Current slack : -0.798 ns, density : 0.6186
Current slack : -0.798 ns, density : 0.6186
*** Starting refinePlace (0:00:28.4 mem=301.1M) ***
*** maximum move = 3.6um ***
*** Finished refinePlace (0:00:28.8 mem=301.1M) ***
*** Done re-routing un-routed nets (301.1M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:28.8 mem=301.1M) ***
*** Finished delays update (0:00:29.1 mem=301.1M) ***
Current slack : -0.790 ns, density : 0.6199
Current slack : -0.790 ns, density : 0.6199
Current slack : -0.790 ns, density : 0.6199
Current slack : -0.790 ns, density : 0.6199
Current slack : -0.789 ns, density : 0.6199
Current slack : -0.787 ns, density : 0.6199
Current slack : -0.786 ns, density : 0.6199
Current slack : -0.786 ns, density : 0.6199
Current slack : -0.786 ns, density : 0.6197
Current slack : -0.786 ns, density : 0.6197
Current slack : -0.786 ns, density : 0.6207
Current slack : -0.786 ns, density : 0.6207
Current slack : -0.786 ns, density : 0.6207
Current slack : -0.786 ns, density : 0.6207
Current slack : -0.786 ns, density : 0.6207
Current slack : -0.786 ns, density : 0.6207
Current slack : -0.786 ns, density : 0.6207
Current slack : -0.786 ns, density : 0.6207
Current slack : -0.786 ns, density : 0.6207
Current slack : -0.773 ns, density : 0.6215
Current slack : -0.773 ns, density : 0.6215
Current slack : -0.773 ns, density : 0.6215
Current slack : -0.773 ns, density : 0.6215
Current slack : -0.773 ns, density : 0.6215
Current slack : -0.773 ns, density : 0.6215
Current slack : -0.771 ns, density : 0.6214
Current slack : -0.771 ns, density : 0.6214
Current slack : -0.771 ns, density : 0.6213
Current slack : -0.771 ns, density : 0.6213
Current slack : -0.771 ns, density : 0.6213
Current slack : -0.769 ns, density : 0.6214
Current slack : -0.769 ns, density : 0.6214
*** Starting refinePlace (0:00:32.1 mem=301.8M) ***
*** maximum move = 4.0um ***
*** Finished refinePlace (0:00:32.4 mem=301.8M) ***
*** Done re-routing un-routed nets (301.8M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:32.4 mem=301.8M) ***
*** Finished delays update (0:00:32.7 mem=301.8M) ***
post refinePlace cleanup
post refinePlace cleanup
**WARN: (ENCOPT-3034):	Optimization process capabilities limited due to 6 assigned nets
*** Done optCritPath (0:00:32.8 301.75M) ***

------------------------------------------------------------
     Summary (cpu=0.55min real=0.55min mem=299.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.769  |
|           TNS (ns):|-117.685 |
|    Violating Paths:|   192   |
|          All Paths:|  2200   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1125 (1125)    |   -0.017   |   1128 (1128)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.174%
------------------------------------------------------------
**optDesign ... cpu = 0:00:40, real = 0:00:40, mem = 299.7M **
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing NOT met, worst failing slack is -0.513
*** Check timing (0:00:00.1)
Working on reg2reg pathgroup
*** Starting optCritPath ***
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 130 no-driver nets excluded.
Design contains fractional 20 cells.
Design contains fractional 20 cells.
Density : 0.6217
Max route overflow : 0.0000
Current slack : -0.513 ns, density : 0.6217
Current slack : -0.513 ns, density : 0.6217
Current slack : -0.513 ns, density : 0.6217
Current slack : -0.513 ns, density : 0.6215
Current slack : -0.479 ns, density : 0.6215
Current slack : -0.479 ns, density : 0.6215
Current slack : -0.479 ns, density : 0.6215
Current slack : -0.414 ns, density : 0.6215
Current slack : -0.414 ns, density : 0.6215
Current slack : -0.414 ns, density : 0.6215
Current slack : -0.397 ns, density : 0.6215
Current slack : -0.397 ns, density : 0.6217
Current slack : -0.397 ns, density : 0.6217
Current slack : -0.397 ns, density : 0.6217
Current slack : -0.398 ns, density : 0.6219
Current slack : -0.398 ns, density : 0.6219
Current slack : -0.398 ns, density : 0.6221
Current slack : -0.381 ns, density : 0.6222
Current slack : -0.381 ns, density : 0.6222
Current slack : -0.381 ns, density : 0.6220
Current slack : -0.381 ns, density : 0.6205
Current slack : -0.381 ns, density : 0.6205
Current slack : -0.381 ns, density : 0.6205
Current slack : -0.381 ns, density : 0.6205
Current slack : -0.381 ns, density : 0.6205
Current slack : -0.381 ns, density : 0.6205
Current slack : -0.381 ns, density : 0.6205
Current slack : -0.381 ns, density : 0.6204
Current slack : -0.381 ns, density : 0.6204
Current slack : -0.381 ns, density : 0.6204
Current slack : -0.367 ns, density : 0.6206
Current slack : -0.367 ns, density : 0.6206
Current slack : -0.367 ns, density : 0.6206
Current slack : -0.367 ns, density : 0.6206
Current slack : -0.367 ns, density : 0.6206
Current slack : -0.367 ns, density : 0.6206
Current slack : -0.367 ns, density : 0.6206
Current slack : -0.367 ns, density : 0.6206
Current slack : -0.367 ns, density : 0.6203
Current slack : -0.367 ns, density : 0.6203
Current slack : -0.367 ns, density : 0.6203
Current slack : -0.367 ns, density : 0.6203
Current slack : -0.367 ns, density : 0.6203
Current slack : -0.367 ns, density : 0.6203
Current slack : -0.367 ns, density : 0.6203
Current slack : -0.363 ns, density : 0.6203
Current slack : -0.363 ns, density : 0.6203
Current slack : -0.363 ns, density : 0.6203
Current slack : -0.343 ns, density : 0.6207
Current slack : -0.343 ns, density : 0.6207
Current slack : -0.343 ns, density : 0.6207
Current slack : -0.343 ns, density : 0.6207
Current slack : -0.343 ns, density : 0.6207
Current slack : -0.335 ns, density : 0.6208
Current slack : -0.330 ns, density : 0.6208
Current slack : -0.330 ns, density : 0.6205
Current slack : -0.329 ns, density : 0.6195
Current slack : -0.329 ns, density : 0.6195
Current slack : -0.329 ns, density : 0.6195
Current slack : -0.329 ns, density : 0.6195
Current slack : -0.329 ns, density : 0.6195
Current slack : -0.329 ns, density : 0.6195
Current slack : -0.329 ns, density : 0.6195
Current slack : -0.329 ns, density : 0.6195
Current slack : -0.329 ns, density : 0.6195
Current slack : -0.329 ns, density : 0.6195
Current slack : -0.329 ns, density : 0.6195
Current slack : -0.316 ns, density : 0.6196
Current slack : -0.316 ns, density : 0.6196
Current slack : -0.316 ns, density : 0.6196
Current slack : -0.316 ns, density : 0.6196
Current slack : -0.316 ns, density : 0.6196
Current slack : -0.316 ns, density : 0.6196
Current slack : -0.312 ns, density : 0.6195
Current slack : -0.312 ns, density : 0.6194
Current slack : -0.312 ns, density : 0.6194
Current slack : -0.312 ns, density : 0.6194
Current slack : -0.312 ns, density : 0.6194
Current slack : -0.312 ns, density : 0.6194
Current slack : -0.312 ns, density : 0.6194
Current slack : -0.312 ns, density : 0.6194
Current slack : -0.312 ns, density : 0.6194
Current slack : -0.312 ns, density : 0.6194
Current slack : -0.312 ns, density : 0.6194
Current slack : -0.312 ns, density : 0.6194
Current slack : -0.312 ns, density : 0.6190
Current slack : -0.312 ns, density : 0.6190
Current slack : -0.312 ns, density : 0.6190
Current slack : -0.312 ns, density : 0.6190
Current slack : -0.312 ns, density : 0.6191
Current slack : -0.312 ns, density : 0.6190
Current slack : -0.312 ns, density : 0.6190
Current slack : -0.312 ns, density : 0.6190
Current slack : -0.312 ns, density : 0.6190
Current slack : -0.312 ns, density : 0.6190
Current slack : -0.312 ns, density : 0.6191
Current slack : -0.312 ns, density : 0.6191
Current slack : -0.312 ns, density : 0.6191
Current slack : -0.312 ns, density : 0.6191
Current slack : -0.312 ns, density : 0.6191
Current slack : -0.312 ns, density : 0.6191
Current slack : -0.312 ns, density : 0.6191
Current slack : -0.312 ns, density : 0.6191
Current slack : -0.312 ns, density : 0.6191
Current slack : -0.312 ns, density : 0.6191
Current slack : -0.312 ns, density : 0.6191
Current slack : -0.312 ns, density : 0.6191
Current slack : -0.312 ns, density : 0.6191
*** Starting refinePlace (0:00:05.7 mem=303.2M) ***
*** maximum move = 2.9um ***
*** Finished refinePlace (0:00:06.0 mem=303.4M) ***
*** Starting trialRoute (mem=303.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (420070 411260)
coreBox:    (40280 40280) (380070 371260)
Number of multi-gpin terms=46, multi-gpins=123, moved blk term=0/0

Phase 1a route (0:00:00.0 305.5M):
Est net length = 1.304e+05um = 6.127e+04H + 6.909e+04V
Usage: (15.8%H 17.9%V) = (6.651e+04um 1.027e+05um) = (64204 43133)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 306.7M):
Usage: (15.7%H 17.9%V) = (6.639e+04um 1.027e+05um) = (64086 43128)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 306.7M):
Usage: (15.7%H 17.9%V) = (6.633e+04um 1.026e+05um) = (64021 43115)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 306.7M):
Usage: (15.7%H 17.9%V) = (6.633e+04um 1.026e+05um) = (64021 43115)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 307.2M):
Usage: (15.7%H 17.9%V) = (6.633e+04um 1.026e+05um) = (64021 43115)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (15.7%H 17.9%V) = (6.633e+04um 1.026e+05um) = (64021 43115)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	1	 0.01%
  2:	0	 0.00%	2	 0.01%
  3:	0	 0.00%	83	 0.47%
  4:	0	 0.00%	356	 2.02%
  5:	0	 0.00%	402	 2.28%
  6:	0	 0.00%	837	 4.75%
  7:	6	 0.03%	1150	 6.53%
  8:	9	 0.05%	1515	 8.60%
  9:	18	 0.10%	1829	10.38%
 10:	44	 0.25%	2095	11.89%
 11:	86	 0.49%	2122	12.04%
 12:	1046	 5.94%	2394	13.59%
 13:	923	 5.24%	1754	 9.95%
 14:	450	 2.55%	1082	 6.14%
 15:	654	 3.71%	629	 3.57%
 16:	558	 3.17%	356	 2.02%
 17:	771	 4.38%	51	 0.29%
 18:	1277	 7.25%	11	 0.06%
 19:	1863	10.57%	0	 0.00%
 20:	9917	56.28%	953	 5.41%

Global route (cpu=0.1s real=0.0s 306.0M)
Phase 1l route (0:00:00.1 305.5M):


*** After '-updateRemainTrks' operation: 

Usage: (16.2%H 18.6%V) = (6.852e+04um 1.072e+05um) = (65895 45028)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	1	 0.01%
  2:	0	 0.00%	12	 0.07%
  3:	0	 0.00%	120	 0.68%
  4:	0	 0.00%	397	 2.25%
  5:	0	 0.00%	464	 2.63%
  6:	0	 0.00%	894	 5.07%
  7:	7	 0.04%	1193	 6.77%
  8:	11	 0.06%	1491	 8.46%
  9:	23	 0.13%	1800	10.21%
 10:	57	 0.32%	2033	11.54%
 11:	92	 0.52%	2088	11.85%
 12:	1060	 6.02%	2359	13.39%
 13:	935	 5.31%	1726	 9.79%
 14:	489	 2.77%	1074	 6.09%
 15:	667	 3.79%	613	 3.48%
 16:	578	 3.28%	345	 1.96%
 17:	809	 4.59%	48	 0.27%
 18:	1295	 7.35%	11	 0.06%
 19:	1877	10.65%	1	 0.01%
 20:	9722	55.17%	952	 5.40%



*** Completed Phase 1 route (0:00:00.3 303.7M) ***


Total length: 1.366e+05um, number of vias: 33747
M1(H) length: 9.371e+02um, number of vias: 14970
M2(V) length: 4.128e+04um, number of vias: 14623
M3(H) length: 5.531e+04um, number of vias: 2548
M4(V) length: 2.377e+04um, number of vias: 675
M5(H) length: 6.125e+03um, number of vias: 490
M6(V) length: 8.662e+03um, number of vias: 206
M7(H) length: 2.780e+02um, number of vias: 129
M8(V) length: 1.833e+02um, number of vias: 79
M9(H) length: 4.644e+01um, number of vias: 27
M10(V) length: 9.045e+00um
*** Completed Phase 2 route (0:00:00.2 305.0M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=305.0M) ***
Peak Memory Usage was 310.0M 
*** Finished trialRoute (cpu=0:00:00.5 mem=305.0M) ***

**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:06.6 mem=305.0M) ***
*** Finished delays update (0:00:06.9 mem=305.0M) ***
post refinePlace cleanup
post refinePlace cleanup
**WARN: (ENCOPT-3034):	Optimization process capabilities limited due to 5 assigned nets
*** Done optCritPath (0:00:07.1 305.00M) ***

*info: reporting timing for user-set pathgroup(s)

------------------------------------------------------------
     Summary (cpu=0.12min real=0.13min mem=303.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.326  |
|           TNS (ns):| -28.223 |
|    Violating Paths:|   179   |
|          All Paths:|  2200   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1129 (1129)    |   -0.014   |   1132 (1132)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.216%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:47, real = 0:00:48, mem = 303.0M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:48, real = 0:00:48, mem = 303.0M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.842  | -0.326  | -0.842  |  0.331  |  0.286  |   N/A   |
|           TNS (ns):|-125.383 | -28.225 |-125.383 |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|   192   |   179   |   192   |    0    |    0    |   N/A   |
|          All Paths:|  2200   |   793   |  1391   |   566   |   537   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1129 (1129)    |   -0.014   |   1132 (1132)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.216%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:48, real = 0:00:48, mem = 303.1M **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*** Finished optDesign ***
<CMD_INTERNAL> initECO ./ipo1.txt
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD_INTERNAL> endECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.2.ipo1
<CMD> createClockTreeSpec -output encounter.cts -bufFootprint buf -invFootprint inv
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts -bufFootprint buf -invFootprint inv 
**WARN: (ENCCK-7001):	Option '-bufFootprint' for command 'createClockTreeSpec' is obsolete. Use '-bufferList' option as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use '-bufferList'.
**WARN: (ENCCK-412):	-bufFootprint is ignored in createClockTreeSpec since in this release the buffer footprint name is automatically generated and provided to this command. If you want to specify a specific list of cells to be used by CTS, please use -bufferList option.
**WARN: (ENCCK-7001):	Option '-invFootprint' for command 'createClockTreeSpec' is obsolete. Use '-bufferList' option as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use '-bufferList'.
**WARN: (ENCCK-415):	-invFootprint is ignored in createClockTreeSpec while dbgGPSAutoCellFunction is set.
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.0921863(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.129341(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.210491(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.268112(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.0921863(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.129341(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.210491(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.268112(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=308.5M) ***
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=308.5M) ***
<CMD> specifyClockTree -clkfile encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCCK-3217):	'specifyClockTree -clkfile' is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use 'specifyClockTree -file'.

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock clks.clk has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=308.6M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 309.402M)

Start to trace clock trees ...
*** Begin Tracer (mem=309.4M) ***
Tracing Clock clks.clk ...
*** End Tracer (mem=310.4M) ***
***** Allocate Obstruction Memory  Finished (MEM: 309.402M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          disabled
Check root input transition                       :          disabled
Check pin capacitance                             :          disabled
Check multiple path through MUX                   :          disabled
Check gating depth                                :          disabled
Check placement near clock pins                   :          disabled
Check route blockages over clock pins             :          disabled
Report FIXED, DontUse and DontTouch               :          disabled
clock gating checks                               :          disabled
MacroModel checks                                 :          disabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Clock gating location check
   Allowed clock gate detour                      :          275.5(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
4) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clks.clk) Diagnostic check Parameters
Assumed driver input transition                   :          26.1(ps) (derived from INVX8)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [120(ps) 120(ps)]



#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0(disabled)
Check root input transition                       :          0(disabled)
Check pin capacitance                             :          0(disabled)
Check multiple path through MUX                   :          0(disabled)
Check gating depth                                :          0(disabled)
Check placement near clock pins                   :          0(disabled)
Check route blockages over clock pins             :          0(disabled)
Report FIXED, DontUse and DontTouch               :          0(disabled)
clock gating checks                               :          0(disabled)
MacroModel checks                                 :          0(disabled)


#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          disabled
Check route layer follows preference              :          disabled
Check route follows guide                         :          disabled
clock gating checks                               :          disabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          11.4(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          25% (default)
   Minimum length to check threshold              :          11.4(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          275.5(um) (default)


****** Clock (clks.clk) Diagnostic check Parameters
Assumed driver input transition                   :          26.1(ps) (derived from INVX8)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          5.140750(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [120(ps) 120(ps)]



****** Clock Tree (clks.clk) Structure
Max. Skew           : 108(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (INVX4) (INVX8) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 793
Nr.          Rising  Sync Pins  : 793
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clks.clk)
Output_Net: (clks.clk)   
**** CK_START: TopDown Tree Construction for clks.clk (793-leaf) (mem=309.4M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 4 topdown clustering. 
Trig. Edge Skew=33[179,212*] N793 B41 G1 A72(71.8) L[5,5] C2/1 score=33624 cpu=0:00:07.0 mem=309M 

**** CK_END: TopDown Tree Construction for clks.clk (cpu=0:00:07.5, real=0:00:08.0, mem=309.4M)



**** CK_START: Update Database (mem=309.4M)
41 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=309.4M)
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.2, Real Time = 0:00:00.0
move report: preRPlace moves 166 insts, mean move: 0.75 um, max move: 3.23 um
	max move on inst (FECTS_clks_clk___L3_I4): (122.36, 89.30) --> (121.60, 91.77)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 166 insts, mean move: 0.75 um, max move: 3.23 um
	max move on inst (FECTS_clks_clk___L3_I4): (122.36, 89.30) --> (121.60, 91.77)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         3.23 um
  inst (FECTS_clks_clk___L3_I4) with max move: (122.36, 89.3) -> (121.6, 91.77)
  mean    (X+Y) =         0.75 um
Total instances moved : 166
*** cpu=0:00:00.2   mem=301.9M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.2  MEM: 301.918M)

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 793
Nr. of Buffer                  : 41
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): pfifo_datain_0_d_reg[4]/CLK 223.9(ps)
Min trig. edge delay at sink(R): pkt0_fifo/depth_left_reg[0]/CLK 179.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 179.3~223.9(ps)        0~10(ps)            
Fall Phase Delay               : 185.2~232.1(ps)        0~10(ps)            
Trig. Edge Skew                : 44.6(ps)               108(ps)             
Rise Skew                      : 44.6(ps)               
Fall Skew                      : 46.9(ps)               
Max. Rise Buffer Tran.         : 59.2(ps)               200(ps)             
Max. Fall Buffer Tran.         : 51.1(ps)               200(ps)             
Max. Rise Sink Tran.           : 83(ps)                 200(ps)             
Max. Fall Sink Tran.           : 62.7(ps)               200(ps)             
Min. Rise Buffer Tran.         : 32.9(ps)               0(ps)               
Min. Fall Buffer Tran.         : 33.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 55.6(ps)               0(ps)               
Min. Fall Sink Tran.           : 36.3(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)



globalDetailRoute

#Start globalDetailRoute on Tue Nov  8 19:51:40 2016
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 301.00 (Mb)
#WARNING (NRIG-39)  NanoRoute cannot route to pin raddr_ch.ARID[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin raddr_ch.ARID[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin raddr_ch.ARLEN[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin raddr_ch.ARLEN[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin raddr_ch.ARLEN[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin raddr_ch.ARLEN[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin raddr_ch.ARSIZE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin raddr_ch.ARSIZE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin raddr_ch.ARSIZE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin raddr_ch.ARBURST[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin raddr_ch.ARLOCK[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin raddr_ch.ARLOCK[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin raddr_ch.ARPROT[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin raddr_ch.ARPROT[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin raddr_ch.ARPROT[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin pfifo_ctrl0[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin pfifo_ctrl0[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin pfifo_ctrl0[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin pfifo_ctrl0[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39 Repeated 20 times. Will be suppressed.)  NanoRoute cannot route to pin pfifo_ctrl0[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.840000 for preferred direction tracks is smaller than the pitch 0.855000 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 1.680000 for preferred direction tracks is smaller than the pitch 1.710000 for LAYER metal10. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.145.
#Using automatically generated G-grids.
#
#Data preparation is done on Tue Nov  8 19:51:41 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Nov  8 19:51:41 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        9118      57.75%
#  Metal 2        V        9118       2.37%
#  Metal 3        H        9118       0.00%
#  Metal 4        V        9118       2.37%
#  Metal 5        H        9118       7.94%
#  Metal 6        V        9118       5.82%
#  Metal 7        H        9118       0.00%
#  Metal 8        V        9118       0.00%
#  Metal 9        H        9118       0.32%
#  Metal 10       V        9118       1.23%
#  ------------------------------------------
#  Total                  91180       7.78%
#
#  42 nets (0.72%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 320.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 320.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 320.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 320.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 42
#Total wire length = 5025 um.
#Total half perimeter of net bounding box = 2863 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 11 um.
#Total wire length on LAYER metal3 = 2814 um.
#Total wire length on LAYER metal4 = 2200 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 2268
#Up-Via Summary (total 2268):
#           
#-----------------------
#  Metal 1          674
#  Metal 2          846
#  Metal 3          748
#-----------------------
#                  2268 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 3.00 (Mb)
#Total memory = 320.00 (Mb)
#Peak memory = 351.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 3.5% of the total area was rechecked for DRC, and 69.1% required routing.
#    number of violations = 1
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 326.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 326.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 42
#Total wire length = 5135 um.
#Total half perimeter of net bounding box = 2863 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 279 um.
#Total wire length on LAYER metal3 = 2525 um.
#Total wire length on LAYER metal4 = 2331 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 2712
#Up-Via Summary (total 2712):
#           
#-----------------------
#  Metal 1          899
#  Metal 2          875
#  Metal 3          938
#-----------------------
#                  2712 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 0.00 (Mb)
#Total memory = 320.00 (Mb)
#Peak memory = 351.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 18.00 (Mb)
#Total memory = 319.00 (Mb)
#Peak memory = 351.00 (Mb)
#Number of warnings = 29
#Total number of warnings = 29
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov  8 19:51:45 2016
#
*** Look For Un-Routed Clock Tree Net ***

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 793
Nr. of Buffer                  : 41
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): pfifo_datain_1_d_reg[39]/CLK 226.8(ps)
Min trig. edge delay at sink(R): haddr0_d_reg[26]/CLK 183.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 183.4~226.8(ps)        0~10(ps)            
Fall Phase Delay               : 189.3~234.3(ps)        0~10(ps)            
Trig. Edge Skew                : 43.4(ps)               108(ps)             
Rise Skew                      : 43.4(ps)               
Fall Skew                      : 45(ps)                 
Max. Rise Buffer Tran.         : 59.3(ps)               200(ps)             
Max. Fall Buffer Tran.         : 51.1(ps)               200(ps)             
Max. Rise Sink Tran.           : 85.7(ps)               200(ps)             
Max. Fall Sink Tran.           : 66.1(ps)               200(ps)             
Min. Rise Buffer Tran.         : 33.2(ps)               0(ps)               
Min. Fall Buffer Tran.         : 33.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 57.6(ps)               0(ps)               
Min. Fall Sink Tran.           : 37.3(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


Optimizing clock tree 'clks.clk' ...

Calculating clk-route-only downstream delay for clock tree 'clks.clk' ...
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=319.4M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=319.4M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 793
Nr. of Buffer                  : 41
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): pfifo_datain_1_d_reg[39]/CLK 226.8(ps)
Min trig. edge delay at sink(R): haddr0_d_reg[26]/CLK 183.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 183.4~226.8(ps)        0~10(ps)            
Fall Phase Delay               : 189.3~234.3(ps)        0~10(ps)            
Trig. Edge Skew                : 43.4(ps)               108(ps)             
Rise Skew                      : 43.4(ps)               
Fall Skew                      : 45(ps)                 
Max. Rise Buffer Tran.         : 59.3(ps)               200(ps)             
Max. Fall Buffer Tran.         : 51.1(ps)               200(ps)             
Max. Rise Sink Tran.           : 85.7(ps)               200(ps)             
Max. Fall Sink Tran.           : 66.1(ps)               200(ps)             
Min. Rise Buffer Tran.         : 33.2(ps)               0(ps)               
Min. Fall Buffer Tran.         : 33.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 57.6(ps)               0(ps)               
Min. Fall Sink Tran.           : 37.3(ps)               0(ps)               


Clock clks.clk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report report.ctsrpt ....
Generating Clock Routing Guide cts.rguide ....
Clock Analysis (CPU Time 0:00:00.0)



#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          0(disabled)
Check route layer follows preference              :          0(disabled)
Check route follows guide                         :          0(disabled)
clock gating checks                               :          0(disabled)

*** End ckSynthesis (cpu=0:00:12.4, real=0:00:13.0, mem=319.0M) ***
<CMD> trialRoute -highEffort -guide cts.rguide
*** Starting trialRoute (mem=319.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -highEffort -handlePreroute -keepMarkedOptRoutes -guide cts.rguide -noPinGuide

Nr of prerouted/Fixed nets = 42
There are 42 nets with 1 extra space.
routingBox: (0 0) (420070 411260)
coreBox:    (40280 40280) (380070 371260)
There are 42 prerouted nets with extraSpace.

Phase 0 route (using Routing Guide) (0:00:00.0 319.0M):
Number of multi-gpin terms=45, multi-gpins=121, moved blk term=0/0

Phase 1a route (0:00:00.0 319.0M):
Est net length = 1.267e+05um = 5.927e+04H + 6.739e+04V
Usage: (17.6%H 20.7%V) = (7.381e+04um 1.197e+05um) = (71833 50054)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.02% V)

Phase 1b route (0:00:00.0 319.0M):
Usage: (17.6%H 20.7%V) = (7.366e+04um 1.197e+05um) = (71692 50036)
Overflow: 3 = 0 (0.00% H) + 3 (0.02% V)

Phase 1c route (0:00:00.0 319.0M):
Usage: (17.6%H 20.7%V) = (7.363e+04um 1.197e+05um) = (71664 50026)
Overflow: 3 = 0 (0.00% H) + 3 (0.02% V)

Phase 1d route (0:00:00.0 319.0M):
Usage: (17.6%H 20.7%V) = (7.363e+04um 1.197e+05um) = (71664 50026)
Overflow: 3 = 0 (0.00% H) + 3 (0.02% V)

Phase 1e route (0:00:00.0 319.0M):
Usage: (17.6%H 20.7%V) = (7.363e+04um 1.197e+05um) = (71664 50026)
Overflow: 3 = 0 (0.00% H) + 3 (0.02% V)

Usage: (17.6%H 20.7%V) = (7.363e+04um 1.197e+05um) = (71664 50026)
Overflow: 3 = 0 (0.00% H) + 3 (0.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	2	 0.01%
--------------------------------------
  0:	0	 0.00%	10	 0.06%
  1:	0	 0.00%	15	 0.09%
  2:	0	 0.00%	40	 0.23%
  3:	0	 0.00%	158	 0.90%
  4:	0	 0.00%	542	 3.08%
  5:	0	 0.00%	577	 3.27%
  6:	1	 0.01%	1068	 6.06%
  7:	6	 0.03%	1356	 7.69%
  8:	16	 0.09%	1530	 8.68%
  9:	26	 0.15%	1845	10.47%
 10:	43	 0.24%	1911	10.84%
 11:	97	 0.55%	1872	10.62%
 12:	1092	 6.20%	2226	12.63%
 13:	997	 5.66%	1581	 8.97%
 14:	544	 3.09%	974	 5.53%
 15:	774	 4.39%	567	 3.22%
 16:	751	 4.26%	336	 1.91%
 17:	1039	 5.90%	47	 0.27%
 18:	1518	 8.61%	11	 0.06%
 19:	1959	11.12%	0	 0.00%
 20:	8759	49.70%	953	 5.41%

Global route (cpu=0.1s real=0.0s 319.0M)
Phase 1l route (0:00:00.1 319.0M):
There are 42 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (18.0%H 21.4%V) = (7.570e+04um 1.239e+05um) = (73410 51800)
Overflow: 3 = 0 (0.00% H) + 3 (0.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	2	 0.01%
--------------------------------------
  0:	0	 0.00%	12	 0.07%
  1:	0	 0.00%	21	 0.12%
  2:	0	 0.00%	52	 0.30%
  3:	0	 0.00%	201	 1.14%
  4:	0	 0.00%	578	 3.28%
  5:	0	 0.00%	634	 3.60%
  6:	1	 0.01%	1104	 6.26%
  7:	7	 0.04%	1381	 7.84%
  8:	17	 0.10%	1516	 8.60%
  9:	32	 0.18%	1772	10.06%
 10:	55	 0.31%	1889	10.72%
 11:	106	 0.60%	1855	10.53%
 12:	1116	 6.33%	2190	12.43%
 13:	1018	 5.78%	1558	 8.84%
 14:	567	 3.22%	968	 5.49%
 15:	796	 4.52%	556	 3.16%
 16:	766	 4.35%	324	 1.84%
 17:	1059	 6.01%	44	 0.25%
 18:	1532	 8.69%	12	 0.07%
 19:	1971	11.18%	4	 0.02%
 20:	8579	48.68%	948	 5.38%



*** Completed Phase 1 route (0:00:00.3 319.0M) ***


Total length: 1.383e+05um, number of vias: 34701
M1(H) length: 8.812e+02um, number of vias: 15268
M2(V) length: 4.197e+04um, number of vias: 14615
M3(H) length: 5.621e+04um, number of vias: 3271
M4(V) length: 2.463e+04um, number of vias: 642
M5(H) length: 5.794e+03um, number of vias: 464
M6(V) length: 8.291e+03um, number of vias: 206
M7(H) length: 2.817e+02um, number of vias: 129
M8(V) length: 1.852e+02um, number of vias: 79
M9(H) length: 4.644e+01um, number of vias: 27
M10(V) length: 9.045e+00um
*** Completed Phase 2 route (0:00:00.1 319.0M) ***

*** Finished all Phases (cpu=0:00:00.4 mem=319.0M) ***
Peak Memory Usage was 323.0M 
*** Finished trialRoute (cpu=0:00:00.4 mem=319.0M) ***

<CMD> extractRC
Extraction called for design 'AXI_master' of instances=5249 and nets=5796 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_master.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 319.008M)
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clks.clk' ...
.
Total number of adjacent register pair is 18845.

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 793
Nr. of Buffer                  : 41
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): pfifo_datain_2_d_reg[46]/CLK 199.7(ps)
Min trig. edge delay at sink(R): pkt0_fifo/depth_left_reg[0]/CLK 159.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 159.5~199.7(ps)        0~10(ps)            
Fall Phase Delay               : 173~212.1(ps)          0~10(ps)            
Trig. Edge Skew                : 40.2(ps)               108(ps)             
Rise Skew                      : 40.2(ps)               
Fall Skew                      : 39.1(ps)               
Max. Rise Buffer Tran.         : 75.1(ps)               200(ps)             
Max. Fall Buffer Tran.         : 61.6(ps)               200(ps)             
Max. Rise Sink Tran.           : 113.6(ps)              200(ps)             
Max. Fall Sink Tran.           : 101(ps)                200(ps)             
Min. Rise Buffer Tran.         : 34.9(ps)               0(ps)               
Min. Fall Buffer Tran.         : 30.7(ps)               0(ps)               
Min. Rise Sink Tran.           : 56.4(ps)               0(ps)               
Min. Fall Sink Tran.           : 41.7(ps)               0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 18845                  

Max. Local Skew                : 40.2(ps)               
  pkt0_fifo/depth_left_reg[0]/CLK(R)->
  pfifo_datain_1_d_reg[48]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.1)


*** End reportClockTree (cpu=0:00:00.2, real=0:00:01.0, mem=328.0M) ***
<CMD> reportClockTree -postRoute -report report.post_troute.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -report report.post_troute.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 793
Nr. of Buffer                  : 41
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): pfifo_datain_2_d_reg[46]/CLK 199.7(ps)
Min trig. edge delay at sink(R): pkt0_fifo/depth_left_reg[0]/CLK 159.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 159.5~199.7(ps)        0~10(ps)            
Fall Phase Delay               : 173~212.1(ps)          0~10(ps)            
Trig. Edge Skew                : 40.2(ps)               108(ps)             
Rise Skew                      : 40.2(ps)               
Fall Skew                      : 39.1(ps)               
Max. Rise Buffer Tran.         : 75.1(ps)               200(ps)             
Max. Fall Buffer Tran.         : 61.6(ps)               200(ps)             
Max. Rise Sink Tran.           : 113.6(ps)              200(ps)             
Max. Fall Sink Tran.           : 101(ps)                200(ps)             
Min. Rise Buffer Tran.         : 34.9(ps)               0(ps)               
Min. Fall Buffer Tran.         : 30.7(ps)               0(ps)               
Min. Rise Sink Tran.           : 56.4(ps)               0(ps)               
Min. Fall Sink Tran.           : 41.7(ps)               0(ps)               


Generating Clock Analysis Report report.post_troute.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=328.0M) ***
<CMD> setAnalysisMode -setup -async -skew -autoDetectClockTree
**WARN: (ENCTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
**WARN: (ENCTCM-70):	Option "-async" for command setAnalysisMode is obsolete and has been replaced by "-asyncChecks async". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-asyncChecks async".
**WARN: (ENCTCM-70):	Option "-skew" for command setAnalysisMode is obsolete and has been replaced by "-skew true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-skew true".
**WARN: (ENCTCM-70):	Option "-autoDetectClockTree" for command setAnalysisMode is obsolete and has been replaced by "-clockPropagation autoDetectClockTree". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-clockPropagation autoDetectClockTree".
**WARN: (ENCSYC-1870):	setAnalysisMode -clockPropagation autoDetectClockTree not supported in CTE timing mode, mapping it to setAnalysisMode -clockPropagation sdcControl
{DETAILMESSAGE}<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.3.cts
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 326.0M, InitMEM = 326.0M)
Number of Loop : 0
Start delay calculation (mem=326.023M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=326.023M 0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 326.0M) ***
<CMD> setOptMode -highEffort -fixDrc -addPortAsNeeded -incrTrialRoute -restruct -topomap
**WARN: (ENCTCM-70):	Option "-fixDrc" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
**WARN: (ENCTCM-70):	Option "-restruct" for command setOptMode is obsolete and has been replaced by "-restruct true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-restruct true".
**WARN: (ENCTCM-70):	Option "-topomap" for command setOptMode is obsolete and has been replaced by "-topoMap true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-topoMap true".
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 326.0M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=326.0M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=326.0M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.398  |
|           TNS (ns):| -4.845  |
|    Violating Paths:|   23    |
|          All Paths:|  2200   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1129 (1129)    |   -0.015   |   1132 (1132)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.738%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 326.0M **
*** Starting optimizing excluded clock nets MEM= 326.0M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 326.0M) ***
*** Starting optimizing excluded clock nets MEM= 326.0M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 326.0M) ***
************ Recovering area ***************
Info: 42 nets with fixed/cover wires excluded.
Info: 42 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 62.738% **

*** starting 1-st reclaim pass: 4445 instances 
*** starting 2-nd reclaim pass: 4376 instances 
*** starting 3-rd reclaim pass: 782 instances 
*** starting 4-th reclaim pass: 24 instances 


** Area Reclaim Summary: Buffer Deletion = 27 Declone = 42 Downsize = 255 **
** Density Change = 1.263% **
** Density after area reclaim = 61.475% **
*** Finished Area Reclaim (0:00:00.8) ***
Design contains fractional 20 cells.
Design contains fractional 20 cells.
density before resizing = 61.475%
Design contains fractional 20 cells.
density after resizing = 61.475%
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 2.04 % ( 1 / 49 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.2, Real Time = 0:00:00.0
move report: preRPlace moves 40 insts, mean move: 0.53 um, max move: 3.23 um
	max move on inst (FE_OCPC344_FE_OFN128_n3979): (60.04, 114.00) --> (60.80, 116.47)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 40 insts, mean move: 0.53 um, max move: 3.23 um
	max move on inst (FE_OCPC344_FE_OFN128_n3979): (60.04, 114.00) --> (60.80, 116.47)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         3.23 um
  inst (FE_OCPC344_FE_OFN128_n3979) with max move: (60.04, 114) -> (60.8, 116.47)
  mean    (X+Y) =         0.53 um
Total instances moved : 40
*** cpu=0:00:00.2   mem=326.0M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Starting trialRoute (mem=326.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 42
There are 42 nets with 1 extra space.
routingBox: (0 0) (420070 411260)
coreBox:    (40280 40280) (380070 371260)
There are 42 prerouted nets with extraSpace.
Number of multi-gpin terms=45, multi-gpins=121, moved blk term=0/0

Phase 1a route (0:00:00.0 326.0M):
Est net length = 1.253e+05um = 5.890e+04H + 6.637e+04V
Usage: (17.5%H 20.5%V) = (7.341e+04um 1.184e+05um) = (71413 49515)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 4 = 0 (0.00% H) + 4 (0.03% V)

Phase 1b route (0:00:00.0 326.0M):
Usage: (17.5%H 20.5%V) = (7.325e+04um 1.184e+05um) = (71264 49498)
Overflow: 4 = 0 (0.00% H) + 4 (0.03% V)

Phase 1c route (0:00:00.0 326.0M):
Usage: (17.5%H 20.5%V) = (7.322e+04um 1.183e+05um) = (71237 49486)
Overflow: 4 = 0 (0.00% H) + 4 (0.03% V)

Phase 1d route (0:00:00.0 326.0M):
Usage: (17.5%H 20.5%V) = (7.322e+04um 1.183e+05um) = (71237 49486)
Overflow: 4 = 0 (0.00% H) + 4 (0.03% V)

Phase 1e route (0:00:00.0 326.5M):
Usage: (17.5%H 20.5%V) = (7.322e+04um 1.183e+05um) = (71237 49486)
Overflow: 4 = 0 (0.00% H) + 4 (0.03% V)

Usage: (17.5%H 20.5%V) = (7.322e+04um 1.183e+05um) = (71237 49486)
Overflow: 4 = 0 (0.00% H) + 4 (0.03% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	3	 0.02%
--------------------------------------
  0:	0	 0.00%	8	 0.05%
  1:	0	 0.00%	15	 0.09%
  2:	0	 0.00%	45	 0.26%
  3:	0	 0.00%	151	 0.86%
  4:	0	 0.00%	538	 3.05%
  5:	0	 0.00%	543	 3.08%
  6:	1	 0.01%	1096	 6.22%
  7:	10	 0.06%	1301	 7.38%
  8:	14	 0.08%	1484	 8.42%
  9:	27	 0.15%	1836	10.42%
 10:	39	 0.22%	1929	10.95%
 11:	96	 0.54%	1972	11.19%
 12:	1105	 6.27%	2208	12.53%
 13:	985	 5.59%	1592	 9.03%
 14:	542	 3.08%	968	 5.49%
 15:	801	 4.55%	574	 3.26%
 16:	770	 4.37%	347	 1.97%
 17:	985	 5.59%	47	 0.27%
 18:	1516	 8.60%	11	 0.06%
 19:	1924	10.92%	0	 0.00%
 20:	8807	49.98%	953	 5.41%

Global route (cpu=0.1s real=0.0s 326.5M)
Phase 1l route (0:00:00.1 326.5M):
There are 42 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (17.9%H 21.2%V) = (7.526e+04um 1.225e+05um) = (72942 51243)
Overflow: 4 = 0 (0.00% H) + 4 (0.03% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	3	 0.02%
--------------------------------------
  0:	0	 0.00%	10	 0.06%
  1:	0	 0.00%	23	 0.13%
  2:	0	 0.00%	53	 0.30%
  3:	0	 0.00%	192	 1.09%
  4:	0	 0.00%	574	 3.26%
  5:	0	 0.00%	599	 3.40%
  6:	1	 0.01%	1121	 6.36%
  7:	12	 0.07%	1333	 7.56%
  8:	14	 0.08%	1485	 8.43%
  9:	33	 0.19%	1766	10.02%
 10:	54	 0.31%	1894	10.75%
 11:	104	 0.59%	1963	11.14%
 12:	1126	 6.39%	2167	12.30%
 13:	1006	 5.71%	1574	 8.93%
 14:	575	 3.26%	958	 5.44%
 15:	804	 4.56%	563	 3.19%
 16:	782	 4.44%	335	 1.90%
 17:	1011	 5.74%	44	 0.25%
 18:	1539	 8.73%	12	 0.07%
 19:	1924	10.92%	5	 0.03%
 20:	8637	49.01%	947	 5.37%



*** Completed Phase 1 route (0:00:00.3 326.0M) ***


Total length: 1.369e+05um, number of vias: 34397
M1(H) length: 8.737e+02um, number of vias: 15130
M2(V) length: 4.174e+04um, number of vias: 14516
M3(H) length: 5.600e+04um, number of vias: 3237
M4(V) length: 2.460e+04um, number of vias: 622
M5(H) length: 5.624e+03um, number of vias: 447
M6(V) length: 7.546e+03um, number of vias: 208
M7(H) length: 2.845e+02um, number of vias: 131
M8(V) length: 1.909e+02um, number of vias: 79
M9(H) length: 4.644e+01um, number of vias: 27
M10(V) length: 9.045e+00um
*** Completed Phase 2 route (0:00:00.1 326.0M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=326.0M) ***
Peak Memory Usage was 330.5M 
*** Finished trialRoute (cpu=0:00:00.5 mem=326.0M) ***

Extraction called for design 'AXI_master' of instances=5180 and nets=5727 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_master.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 319.008M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 326.0M, InitMEM = 326.0M)
Number of Loop : 0
Start delay calculation (mem=326.023M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=326.023M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 326.0M) ***

------------------------------------------------------------
     Summary (cpu=0.03min real=0.03min mem=326.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.383  |
|           TNS (ns):| -4.391  |
|    Violating Paths:|   23    |
|          All Paths:|  2200   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1129 (1129)    |   -0.014   |   1132 (1132)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.475%
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 326.0M **
*info: Start fixing DRV (Mem = 326.02M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (326.0M)
*info: 42 clock nets excluded
*info: 2 special nets excluded.
*info: 130 no-driver nets excluded.
*info: 42 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=326.0M) ***
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.614748
Start fixing design rules ... (0:00:00.1 326.0M)
Done fixing design rule (0:00:00.1 326.0M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.614748
*** Completed dpFixDRCViolation (0:00:00.1 326.0M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    1129
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    1129
*info:   Prev Max tran violations:   0
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (326.0M)
*info: 42 clock nets excluded
*info: 2 special nets excluded.
*info: 130 no-driver nets excluded.
*info: 42 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=326.0M) ***
Start fixing design rules ... (0:00:00.0 326.0M)
Done fixing design rule (0:00:00.1 326.0M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.614748
*** Completed dpFixDRCViolation (0:00:00.1 326.0M)

*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    1129
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    1129
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 326.02M).

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=326.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.383  |
|           TNS (ns):| -4.391  |
|    Violating Paths:|   23    |
|          All Paths:|  2200   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1129 (1129)    |   -0.014   |   1132 (1132)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.475%
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 326.0M **
*** Starting optCritPath ***
*info: 42 clock nets excluded
*info: 2 special nets excluded.
*info: 130 no-driver nets excluded.
*info: 42 nets with fixed/cover wires excluded.
Design contains fractional 20 cells.
Design contains fractional 20 cells.
Density : 0.6147
Max route overflow : 0.0003
Current slack : -0.383 ns, density : 0.6147
Current slack : -0.383 ns, density : 0.6147
Current slack : -0.383 ns, density : 0.6147
Current slack : -0.383 ns, density : 0.6145
Current slack : -0.376 ns, density : 0.6145
Current slack : -0.376 ns, density : 0.6145
Current slack : -0.376 ns, density : 0.6145
Current slack : -0.331 ns, density : 0.6148
Current slack : -0.331 ns, density : 0.6148
Current slack : -0.313 ns, density : 0.6148
Current slack : -0.313 ns, density : 0.6148
Current slack : -0.289 ns, density : 0.6149
Current slack : -0.289 ns, density : 0.6149
Current slack : -0.289 ns, density : 0.6149
Current slack : -0.289 ns, density : 0.6149
Current slack : -0.251 ns, density : 0.6141
Current slack : -0.251 ns, density : 0.6141
Current slack : -0.224 ns, density : 0.6164
Current slack : -0.224 ns, density : 0.6164
Current slack : -0.224 ns, density : 0.6164
Current slack : -0.224 ns, density : 0.6164
Current slack : -0.224 ns, density : 0.6164
Current slack : -0.205 ns, density : 0.6162
Current slack : -0.205 ns, density : 0.6162
Current slack : -0.197 ns, density : 0.6163
Current slack : -0.187 ns, density : 0.6167
Current slack : -0.187 ns, density : 0.6167
Current slack : -0.187 ns, density : 0.6167
Current slack : -0.187 ns, density : 0.6166
Current slack : -0.187 ns, density : 0.6166
Current slack : -0.176 ns, density : 0.6165
Current slack : -0.176 ns, density : 0.6165
Current slack : -0.176 ns, density : 0.6166
Current slack : -0.172 ns, density : 0.6168
Current slack : -0.172 ns, density : 0.6170
Current slack : -0.168 ns, density : 0.6170
Current slack : -0.168 ns, density : 0.6170
Current slack : -0.168 ns, density : 0.6170
Current slack : -0.168 ns, density : 0.6170
Current slack : -0.168 ns, density : 0.6170
Current slack : -0.168 ns, density : 0.6170
Current slack : -0.168 ns, density : 0.6169
Current slack : -0.168 ns, density : 0.6169
Current slack : -0.168 ns, density : 0.6169
Current slack : -0.168 ns, density : 0.6169
Current slack : -0.168 ns, density : 0.6169
Current slack : -0.168 ns, density : 0.6169
Current slack : -0.168 ns, density : 0.6169
Current slack : -0.168 ns, density : 0.6169
Current slack : -0.159 ns, density : 0.6169
Current slack : -0.159 ns, density : 0.6169
Current slack : -0.159 ns, density : 0.6167
Current slack : -0.159 ns, density : 0.6167
Current slack : -0.159 ns, density : 0.6167
Current slack : -0.115 ns, density : 0.6171
Current slack : -0.115 ns, density : 0.6171
Current slack : -0.108 ns, density : 0.6174
Current slack : -0.101 ns, density : 0.6174
Current slack : -0.098 ns, density : 0.6178
Current slack : -0.098 ns, density : 0.6178
*** Starting refinePlace (0:00:03.2 mem=328.0M) ***
*** maximum move = 3.6um ***
*** Finished refinePlace (0:00:03.5 mem=328.0M) ***
*** Done re-routing un-routed nets (328.0M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:03.5 mem=328.0M) ***
*** Finished delays update (0:00:03.8 mem=328.0M) ***
Current slack : -0.098 ns, density : 0.6188
Current slack : -0.097 ns, density : 0.6188
Current slack : -0.097 ns, density : 0.6188
Current slack : -0.097 ns, density : 0.6188
Current slack : -0.097 ns, density : 0.6188
Current slack : -0.097 ns, density : 0.6188
Current slack : -0.082 ns, density : 0.6188
Current slack : -0.082 ns, density : 0.6187
Current slack : -0.082 ns, density : 0.6179
Current slack : -0.082 ns, density : 0.6179
Current slack : -0.082 ns, density : 0.6185
Current slack : -0.082 ns, density : 0.6185
Current slack : -0.082 ns, density : 0.6185
Current slack : -0.082 ns, density : 0.6185
Current slack : -0.082 ns, density : 0.6185
Current slack : -0.082 ns, density : 0.6185
Current slack : -0.082 ns, density : 0.6185
Current slack : -0.082 ns, density : 0.6185
Current slack : -0.082 ns, density : 0.6185
Current slack : -0.078 ns, density : 0.6184
Current slack : -0.078 ns, density : 0.6184
Current slack : -0.078 ns, density : 0.6184
Current slack : -0.078 ns, density : 0.6184
Current slack : -0.078 ns, density : 0.6184
Current slack : -0.078 ns, density : 0.6184
Current slack : -0.078 ns, density : 0.6184
Current slack : -0.078 ns, density : 0.6184
Current slack : -0.078 ns, density : 0.6184
Current slack : -0.078 ns, density : 0.6184
Current slack : -0.078 ns, density : 0.6184
Current slack : -0.078 ns, density : 0.6186
Current slack : -0.078 ns, density : 0.6185
Current slack : -0.078 ns, density : 0.6186
Current slack : -0.078 ns, density : 0.6187
Current slack : -0.078 ns, density : 0.6187
Current slack : -0.078 ns, density : 0.6187
Current slack : -0.078 ns, density : 0.6187
Current slack : -0.078 ns, density : 0.6185
Current slack : -0.078 ns, density : 0.6185
Current slack : -0.078 ns, density : 0.6185
Current slack : -0.063 ns, density : 0.6184
Current slack : -0.063 ns, density : 0.6184
Current slack : -0.063 ns, density : 0.6184
Current slack : -0.063 ns, density : 0.6184
Current slack : -0.063 ns, density : 0.6185
Current slack : -0.063 ns, density : 0.6185
Current slack : -0.063 ns, density : 0.6185
Current slack : -0.063 ns, density : 0.6184
Current slack : -0.063 ns, density : 0.6182
Current slack : -0.063 ns, density : 0.6182
Current slack : -0.063 ns, density : 0.6185
Current slack : -0.063 ns, density : 0.6185
Current slack : -0.063 ns, density : 0.6185
Current slack : -0.063 ns, density : 0.6185
Current slack : -0.063 ns, density : 0.6185
Current slack : -0.063 ns, density : 0.6185
Current slack : -0.063 ns, density : 0.6185
Current slack : -0.063 ns, density : 0.6185
Current slack : -0.063 ns, density : 0.6185
Current slack : -0.060 ns, density : 0.6187
Current slack : -0.060 ns, density : 0.6187
Current slack : -0.060 ns, density : 0.6187
Current slack : -0.060 ns, density : 0.6187
Current slack : -0.060 ns, density : 0.6187
Current slack : -0.060 ns, density : 0.6187
Current slack : -0.060 ns, density : 0.6186
Current slack : -0.060 ns, density : 0.6186
Current slack : -0.060 ns, density : 0.6186
Current slack : -0.060 ns, density : 0.6186
Current slack : -0.060 ns, density : 0.6186
Current slack : -0.060 ns, density : 0.6186
*** Starting refinePlace (0:00:07.9 mem=328.0M) ***
*** maximum move = 4.0um ***
*** Finished refinePlace (0:00:08.1 mem=328.0M) ***
*** Done re-routing un-routed nets (328.0M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:08.2 mem=328.0M) ***
*** Finished delays update (0:00:08.5 mem=328.0M) ***
Current slack : -0.051 ns, density : 0.6199
Current slack : -0.051 ns, density : 0.6199
Current slack : -0.046 ns, density : 0.6199
Current slack : -0.046 ns, density : 0.6199
Current slack : -0.046 ns, density : 0.6199
Current slack : -0.046 ns, density : 0.6199
Current slack : -0.046 ns, density : 0.6200
Current slack : -0.046 ns, density : 0.6200
Current slack : -0.046 ns, density : 0.6198
Current slack : -0.046 ns, density : 0.6198
Current slack : -0.046 ns, density : 0.6203
Current slack : -0.046 ns, density : 0.6203
Current slack : -0.046 ns, density : 0.6203
Current slack : -0.046 ns, density : 0.6203
Current slack : -0.046 ns, density : 0.6203
Current slack : -0.046 ns, density : 0.6203
Current slack : -0.046 ns, density : 0.6203
Current slack : -0.046 ns, density : 0.6203
Current slack : -0.046 ns, density : 0.6203
Current slack : -0.043 ns, density : 0.6202
Current slack : -0.043 ns, density : 0.6202
Current slack : -0.043 ns, density : 0.6202
Current slack : -0.043 ns, density : 0.6202
Current slack : -0.043 ns, density : 0.6202
Current slack : -0.043 ns, density : 0.6202
Current slack : -0.043 ns, density : 0.6202
Current slack : -0.043 ns, density : 0.6202
Current slack : -0.043 ns, density : 0.6202
Current slack : -0.043 ns, density : 0.6202
Current slack : -0.043 ns, density : 0.6202
Current slack : -0.043 ns, density : 0.6202
Current slack : -0.024 ns, density : 0.6205
Current slack : -0.024 ns, density : 0.6205
Current slack : -0.020 ns, density : 0.6205
Current slack : -0.019 ns, density : 0.6205
Current slack : -0.019 ns, density : 0.6205
Current slack : -0.019 ns, density : 0.6205
Current slack : -0.019 ns, density : 0.6206
Current slack : -0.018 ns, density : 0.6206
Current slack : -0.018 ns, density : 0.6206
Current slack : -0.017 ns, density : 0.6207
Current slack : -0.017 ns, density : 0.6207
Current slack : -0.017 ns, density : 0.6207
Current slack : -0.017 ns, density : 0.6207
Current slack : -0.017 ns, density : 0.6203
Current slack : -0.017 ns, density : 0.6203
Current slack : -0.017 ns, density : 0.6204
Current slack : -0.017 ns, density : 0.6204
Current slack : -0.017 ns, density : 0.6204
Current slack : -0.017 ns, density : 0.6204
Current slack : -0.017 ns, density : 0.6204
Current slack : -0.017 ns, density : 0.6204
Current slack : -0.017 ns, density : 0.6204
Current slack : -0.017 ns, density : 0.6204
Current slack : -0.017 ns, density : 0.6204
Current slack : -0.012 ns, density : 0.6204
Current slack : -0.012 ns, density : 0.6204
Current slack : -0.012 ns, density : 0.6204
Current slack : -0.012 ns, density : 0.6204
Current slack : -0.012 ns, density : 0.6205
Current slack : -0.012 ns, density : 0.6205
Current slack : -0.012 ns, density : 0.6204
Current slack : -0.012 ns, density : 0.6204
Current slack : -0.012 ns, density : 0.6204
Current slack : -0.012 ns, density : 0.6204
Current slack : -0.012 ns, density : 0.6204
Current slack : -0.012 ns, density : 0.6204
Current slack : -0.012 ns, density : 0.6204
Current slack : -0.012 ns, density : 0.6204
Current slack : -0.012 ns, density : 0.6204
Current slack : -0.012 ns, density : 0.6204
Current slack : -0.012 ns, density : 0.6204
Current slack : -0.012 ns, density : 0.6204
Current slack : -0.012 ns, density : 0.6203
Current slack : -0.012 ns, density : 0.6203
Current slack : -0.012 ns, density : 0.6203
Current slack : -0.012 ns, density : 0.6203
Current slack : -0.012 ns, density : 0.6203
Current slack : -0.012 ns, density : 0.6203
Current slack : -0.012 ns, density : 0.6203
Current slack : -0.012 ns, density : 0.6203
Current slack : -0.012 ns, density : 0.6203
Current slack : -0.012 ns, density : 0.6203
Current slack : -0.012 ns, density : 0.6203
Current slack : -0.012 ns, density : 0.6203
Current slack : -0.012 ns, density : 0.6203
Current slack : -0.012 ns, density : 0.6203
Current slack : -0.012 ns, density : 0.6203
Current slack : -0.012 ns, density : 0.6203
Current slack : -0.012 ns, density : 0.6203
Current slack : -0.012 ns, density : 0.6203
Current slack : -0.012 ns, density : 0.6203
Current slack : -0.010 ns, density : 0.6207
Current slack : -0.010 ns, density : 0.6207
Current slack : -0.010 ns, density : 0.6207
Current slack : -0.010 ns, density : 0.6207
*** Starting refinePlace (0:00:14.0 mem=328.0M) ***
*** maximum move = 3.2um ***
*** Finished refinePlace (0:00:14.3 mem=328.0M) ***
*** Starting trialRoute (mem=328.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 42
There are 42 nets with 1 extra space.
routingBox: (0 0) (420070 411260)
coreBox:    (40280 40280) (380070 371260)
There are 42 prerouted nets with extraSpace.
Number of multi-gpin terms=48, multi-gpins=130, moved blk term=0/0

Phase 1a route (0:00:00.0 329.0M):
Est net length = 1.288e+05um = 6.012e+04H + 6.867e+04V
Usage: (17.9%H 21.0%V) = (7.470e+04um 1.212e+05um) = (72770 50645)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 4 = 0 (0.00% H) + 4 (0.02% V)

Phase 1b route (0:00:00.0 330.0M):
Usage: (17.8%H 20.9%V) = (7.455e+04um 1.212e+05um) = (72626 50630)
Overflow: 4 = 0 (0.00% H) + 4 (0.02% V)

Phase 1c route (0:00:00.0 330.0M):
Usage: (17.8%H 20.9%V) = (7.452e+04um 1.211e+05um) = (72599 50618)
Overflow: 4 = 0 (0.00% H) + 4 (0.02% V)

Phase 1d route (0:00:00.0 330.0M):
Usage: (17.8%H 20.9%V) = (7.452e+04um 1.211e+05um) = (72599 50618)
Overflow: 4 = 0 (0.00% H) + 4 (0.02% V)

Phase 1e route (0:00:00.0 330.5M):
Usage: (17.8%H 20.9%V) = (7.452e+04um 1.211e+05um) = (72601 50619)
Overflow: 3 = 0 (0.00% H) + 3 (0.02% V)

Phase 1f route (0:00:00.0 330.5M):
Usage: (17.8%H 20.9%V) = (7.453e+04um 1.211e+05um) = (72605 50621)
Overflow: 1 = 0 (0.00% H) + 1 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
--------------------------------------
  0:	0	 0.00%	10	 0.06%
  1:	0	 0.00%	18	 0.10%
  2:	0	 0.00%	46	 0.26%
  3:	0	 0.00%	165	 0.94%
  4:	0	 0.00%	529	 3.00%
  5:	0	 0.00%	578	 3.28%
  6:	0	 0.00%	1123	 6.37%
  7:	6	 0.03%	1322	 7.50%
  8:	10	 0.06%	1625	 9.22%
  9:	23	 0.13%	1865	10.58%
 10:	44	 0.25%	1905	10.81%
 11:	111	 0.63%	1836	10.42%
 12:	1105	 6.27%	2189	12.42%
 13:	1038	 5.89%	1527	 8.67%
 14:	590	 3.35%	978	 5.55%
 15:	776	 4.40%	546	 3.10%
 16:	795	 4.51%	349	 1.98%
 17:	949	 5.39%	46	 0.26%
 18:	1508	 8.56%	11	 0.06%
 19:	2007	11.39%	0	 0.00%
 20:	8660	49.14%	953	 5.41%


Global route (cpu=0.1s real=0.0s 329.5M)
Phase 1l route (0:00:00.2 329.5M):
There are 42 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (18.3%H 21.7%V) = (7.665e+04um 1.255e+05um) = (74416 52453)
Overflow: 1 = 0 (0.00% H) + 1 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
--------------------------------------
  0:	0	 0.00%	12	 0.07%
  1:	0	 0.00%	24	 0.14%
  2:	0	 0.00%	62	 0.35%
  3:	0	 0.00%	208	 1.18%
  4:	0	 0.00%	577	 3.27%
  5:	0	 0.00%	613	 3.48%
  6:	0	 0.00%	1169	 6.63%
  7:	7	 0.04%	1350	 7.66%
  8:	15	 0.09%	1602	 9.09%
  9:	31	 0.18%	1816	10.31%
 10:	61	 0.35%	1878	10.66%
 11:	127	 0.72%	1801	10.22%
 12:	1125	 6.38%	2153	12.22%
 13:	1063	 6.03%	1506	 8.55%
 14:	593	 3.37%	971	 5.51%
 15:	785	 4.45%	534	 3.03%
 16:	801	 4.55%	337	 1.91%
 17:	1013	 5.75%	44	 0.25%
 18:	1524	 8.65%	11	 0.06%
 19:	2009	11.40%	1	 0.01%
 20:	8468	48.05%	952	 5.40%



*** Completed Phase 1 route (0:00:00.4 328.0M) ***


Total length: 1.405e+05um, number of vias: 34992
M1(H) length: 8.865e+02um, number of vias: 15347
M2(V) length: 4.235e+04um, number of vias: 14720
M3(H) length: 5.652e+04um, number of vias: 3351
M4(V) length: 2.560e+04um, number of vias: 663
M5(H) length: 6.315e+03um, number of vias: 466
M6(V) length: 8.262e+03um, number of vias: 208
M7(H) length: 3.220e+02um, number of vias: 131
M8(V) length: 1.852e+02um, number of vias: 79
M9(H) length: 4.644e+01um, number of vias: 27
M10(V) length: 9.045e+00um
*** Completed Phase 2 route (0:00:00.2 328.0M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=328.0M) ***
Peak Memory Usage was 333.5M 
*** Finished trialRoute (cpu=0:00:00.5 mem=328.0M) ***

**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:14.8 mem=328.0M) ***
*** Finished delays update (0:00:15.1 mem=328.0M) ***
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
*** Starting refinePlace (0:00:15.5 mem=328.0M) ***
*** maximum move = 0.0um ***
*** Finished refinePlace (0:00:15.6 mem=328.0M) ***
Re-routed 0 nets
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:15.6 mem=328.0M) ***
*** Finished delays update (0:00:15.9 mem=328.0M) ***
post refinePlace cleanup
post refinePlace cleanup
**WARN: (ENCOPT-3034):	Optimization process capabilities limited due to 6 assigned nets
*** Done optCritPath (0:00:16.1 328.03M) ***

------------------------------------------------------------
     Summary (cpu=0.27min real=0.27min mem=326.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.150  |
|           TNS (ns):| -1.066  |
|    Violating Paths:|   15    |
|          All Paths:|  2200   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1143 (1143)    |   -0.024   |   1146 (1146)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.126%
------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:19, mem = 326.0M **
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.1)
*** Starting trialRoute (mem=326.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 42
There are 42 nets with 1 extra space.
routingBox: (0 0) (420070 411260)
coreBox:    (40280 40280) (380070 371260)
There are 42 prerouted nets with extraSpace.
Number of multi-gpin terms=48, multi-gpins=130, moved blk term=0/0

Phase 1a route (0:00:00.0 327.3M):
Est net length = 1.288e+05um = 6.012e+04H + 6.867e+04V
Usage: (17.9%H 21.0%V) = (7.470e+04um 1.212e+05um) = (72770 50645)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 4 = 0 (0.00% H) + 4 (0.02% V)

Phase 1b route (0:00:00.0 328.3M):
Usage: (17.8%H 20.9%V) = (7.455e+04um 1.212e+05um) = (72626 50630)
Overflow: 4 = 0 (0.00% H) + 4 (0.02% V)

Phase 1c route (0:00:00.0 328.3M):
Usage: (17.8%H 20.9%V) = (7.452e+04um 1.211e+05um) = (72599 50618)
Overflow: 4 = 0 (0.00% H) + 4 (0.02% V)

Phase 1d route (0:00:00.0 328.3M):
Usage: (17.8%H 20.9%V) = (7.452e+04um 1.211e+05um) = (72599 50618)
Overflow: 4 = 0 (0.00% H) + 4 (0.02% V)

Phase 1e route (0:00:00.0 328.8M):
Usage: (17.8%H 20.9%V) = (7.452e+04um 1.211e+05um) = (72601 50619)
Overflow: 3 = 0 (0.00% H) + 3 (0.02% V)

Phase 1f route (0:00:00.0 328.8M):
Usage: (17.8%H 20.9%V) = (7.453e+04um 1.211e+05um) = (72605 50621)
Overflow: 1 = 0 (0.00% H) + 1 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
--------------------------------------
  0:	0	 0.00%	10	 0.06%
  1:	0	 0.00%	18	 0.10%
  2:	0	 0.00%	46	 0.26%
  3:	0	 0.00%	165	 0.94%
  4:	0	 0.00%	529	 3.00%
  5:	0	 0.00%	578	 3.28%
  6:	0	 0.00%	1123	 6.37%
  7:	6	 0.03%	1322	 7.50%
  8:	10	 0.06%	1625	 9.22%
  9:	23	 0.13%	1865	10.58%
 10:	44	 0.25%	1905	10.81%
 11:	111	 0.63%	1836	10.42%
 12:	1105	 6.27%	2189	12.42%
 13:	1038	 5.89%	1527	 8.67%
 14:	590	 3.35%	978	 5.55%
 15:	776	 4.40%	546	 3.10%
 16:	795	 4.51%	349	 1.98%
 17:	949	 5.39%	46	 0.26%
 18:	1508	 8.56%	11	 0.06%
 19:	2007	11.39%	0	 0.00%
 20:	8660	49.14%	953	 5.41%


Global route (cpu=0.2s real=0.0s 327.8M)
Phase 1l route (0:00:00.2 327.8M):
There are 42 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (18.3%H 21.7%V) = (7.665e+04um 1.255e+05um) = (74416 52453)
Overflow: 1 = 0 (0.00% H) + 1 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
--------------------------------------
  0:	0	 0.00%	12	 0.07%
  1:	0	 0.00%	24	 0.14%
  2:	0	 0.00%	62	 0.35%
  3:	0	 0.00%	208	 1.18%
  4:	0	 0.00%	577	 3.27%
  5:	0	 0.00%	613	 3.48%
  6:	0	 0.00%	1169	 6.63%
  7:	7	 0.04%	1350	 7.66%
  8:	15	 0.09%	1602	 9.09%
  9:	31	 0.18%	1816	10.31%
 10:	61	 0.35%	1878	10.66%
 11:	127	 0.72%	1801	10.22%
 12:	1125	 6.38%	2153	12.22%
 13:	1063	 6.03%	1506	 8.55%
 14:	593	 3.37%	971	 5.51%
 15:	785	 4.45%	534	 3.03%
 16:	801	 4.55%	337	 1.91%
 17:	1013	 5.75%	44	 0.25%
 18:	1524	 8.65%	11	 0.06%
 19:	2009	11.40%	1	 0.01%
 20:	8468	48.05%	952	 5.40%



*** Completed Phase 1 route (0:00:00.4 326.0M) ***


Total length: 1.405e+05um, number of vias: 34992
M1(H) length: 8.865e+02um, number of vias: 15347
M2(V) length: 4.235e+04um, number of vias: 14720
M3(H) length: 5.652e+04um, number of vias: 3351
M4(V) length: 2.560e+04um, number of vias: 663
M5(H) length: 6.315e+03um, number of vias: 466
M6(V) length: 8.262e+03um, number of vias: 208
M7(H) length: 3.220e+02um, number of vias: 131
M8(V) length: 1.852e+02um, number of vias: 79
M9(H) length: 4.644e+01um, number of vias: 27
M10(V) length: 9.045e+00um
*** Completed Phase 2 route (0:00:00.2 326.0M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=326.0M) ***
Peak Memory Usage was 331.8M 
*** Finished trialRoute (cpu=0:00:00.6 mem=326.0M) ***

Extraction called for design 'AXI_master' of instances=5273 and nets=5820 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_master.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 319.008M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 326.0M, InitMEM = 326.0M)
Number of Loop : 0
Start delay calculation (mem=326.023M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=326.023M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 326.0M) ***
*** Timing Is met
*** Check timing (0:00:00.4)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 326.0M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.150  |  0.073  | -0.150  |  0.421  |  0.312  |   N/A   |
|           TNS (ns):| -1.066  |  0.000  | -1.066  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|   15    |    0    |   15    |    0    |    0    |   N/A   |
|          All Paths:|  2200   |   793   |  1391   |   566   |   537   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1143 (1143)    |   -0.024   |   1146 (1146)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.126%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:21, mem = 326.0M **
*** Finished optDesign ***
<CMD_INTERNAL> initECO ipo2.txt
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC
Extraction called for design 'AXI_master' of instances=5273 and nets=5820 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_master.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 327.027M)
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD> setExtractRCMode -detail -assumeMetFill
**WARN: (ENCEXT-1082):	Option '-detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
**WARN: (ENCEXT-3410):	Option -assumeMetalFill is recommended only in default extraction mode. It will use the basic cap table instead of extnded cap table in detail or TQRC/IQRC mode.
<CMD> extractRC
Extraction called for design 'AXI_master' of instances=5273 and nets=5820 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design AXI_master.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./AXI_master_xhUCDU_4483.rcdb.d  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 320.0M)
Creating parasitic data file './AXI_master_xhUCDU_4483.rcdb.d/header.seq' for storing RC.
Extracted 10.0044% (CPU Time= 0:00:00.1  MEM= 322.7M)
Extracted 20.0044% (CPU Time= 0:00:00.1  MEM= 322.7M)
Extracted 30.0044% (CPU Time= 0:00:00.1  MEM= 323.0M)
Extracted 40.0044% (CPU Time= 0:00:00.1  MEM= 323.4M)
Extracted 50.0044% (CPU Time= 0:00:00.1  MEM= 324.1M)
Extracted 60.0044% (CPU Time= 0:00:00.2  MEM= 324.7M)
Extracted 70.0044% (CPU Time= 0:00:00.2  MEM= 325.2M)
Extracted 80.0044% (CPU Time= 0:00:00.3  MEM= 325.2M)
Extracted 90.0044% (CPU Time= 0:00:00.3  MEM= 325.2M)
Extracted 100% (CPU Time= 0:00:00.4  MEM= 325.2M)
Nr. Extracted Resistors     : 80562
Nr. Extracted Ground Cap.   : 86183
Nr. Extracted Coupling Cap. : 193336
Opening parasitic data file './AXI_master_xhUCDU_4483.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 322.0M)
Creating parasitic data file './AXI_master_xhUCDU_4483.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './AXI_master_xhUCDU_4483.rcdb.d/header.seq'. 5664 times net's RC data read were performed.
Opening parasitic data file './AXI_master_xhUCDU_4483.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 320.012M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 327.0M, InitMEM = 327.0M)
Number of Loop : 0
Start delay calculation (mem=327.027M)...
delayCal using detail RC...
Opening parasitic data file './AXI_master_xhUCDU_4483.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 331.6M)
Closing parasitic data file './AXI_master_xhUCDU_4483.rcdb.d/header.seq'. 5664 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=330.090M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 330.1M) ***
**ERROR: (ENCOPT-625):	Command "fixDRCViolation" is no longer available and has been replaced by "optDesign".
		Please update your script to use "optDesign {-preCTS | -postCTS | -postRoute} -drv".
<CMD_INTERNAL> endECO
<CMD_INTERNAL> cleanupECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.4.ipo2
<CMD> addFiller -cell FILL -prefix FILL -fillBoundary
Design contains fractional 20 cells.
*INFO: Adding fillers to top-module.
*INFO:   Added 10161 filler insts (cell FILL / prefix FILL).
*INFO: Total 10161 filler insts added - prefix FILL (CPU: 0:00:00.1).
*** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:01.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: End DRC Checks. (real: 0:00:01.0 ).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -override
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Tue Nov  8 19:52:09 2016
#
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_pcfifo2.f0_wdata[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_pcfifo2.f0_wdata[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_pcfifo1.f0_wdata[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_pcfifo1.f0_wdata[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_pcfifo0.f0_wdata[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_pcfifo0.f0_wdata[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin pfifo_ctrl2[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin pfifo_ctrl2[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin pfifo_ctrl1[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin pfifo_ctrl1[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin pfifo_ctrl0[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin pfifo_ctrl0[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin raddr_ch.ARSIZE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin raddr_ch.ARSIZE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin raddr_ch.ARLEN[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_pcfifo2.f0_wdata[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_pcfifo2.f0_wdata[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_pcfifo2.f0_wdata[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_pcfifo2.f0_wdata[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39 Repeated 20 times. Will be suppressed.)  NanoRoute cannot route to pin memif_pcfifo1.f0_wdata[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.840000 for preferred direction tracks is smaller than the pitch 0.855000 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 1.680000 for preferred direction tracks is smaller than the pitch 1.710000 for LAYER metal10. This will cause routability problems for NanoRoute.
#ERROR (NRDB-631) NET gnd has more than one top-level logical pin
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -8.00 (Mb)
#Total memory = 363.00 (Mb)
#Peak memory = 371.00 (Mb)
#WARNING (NRIF-19) Fail to complete globalDetailRoute on Tue Nov  8 19:52:09 2016
#
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> fit
<CMD> loadConfig ./encounter.conf
**WARN: (ENCSYT-3033):	Cannot loadConfig after commitConfig.  This command is skipped.
<CMD> floorPlan -r 1.0 0.6 20 20 20 20
Adjusting Core to Left to: 20.1400. Core to Bottom to: 20.1400.
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Flip instance FECTS_clks_clk___L4_I21 to match row orient.
Flip instance FECTS_clks_clk___L4_I19 to match row orient.
Flip instance FECTS_clks_clk___L4_I18 to match row orient.
Flip instance FECTS_clks_clk___L4_I15 to match row orient.
Flip instance FECTS_clks_clk___L4_I6 to match row orient.
Flip instance FECTS_clks_clk___L4_I4 to match row orient.
Flip instance FECTS_clks_clk___L4_I3 to match row orient.
Flip instance FECTS_clks_clk___L4_I2 to match row orient.
Flip instance FECTS_clks_clk___L4_I1 to match row orient.
Flip instance FECTS_clks_clk___L4_I0 to match row orient.
Flip instance FECTS_clks_clk___L3_I6 to match row orient.
Flip instance FECTS_clks_clk___L3_I3 to match row orient.
Flip instance FECTS_clks_clk___L3_I1 to match row orient.
Flip instance FECTS_clks_clk___L2_I0 to match row orient.
Flip instance link_datain_0_d_reg[31] to match row orient.
Flip instance link_datain_0_d_reg[30] to match row orient.
Flip instance link_datain_0_d_reg[29] to match row orient.
Flip instance link_datain_0_d_reg[26] to match row orient.
Flip instance link_datain_0_d_reg[25] to match row orient.
Flip instance link_datain_0_d_reg[22] to match row orient.
Flip instance link_datain_0_d_reg[16] to match row orient.
Flip instance link_datain_0_d_reg[11] to match row orient.
Flip instance link_datain_0_d_reg[10] to match row orient.
Flip instance link_datain_0_d_reg[5] to match row orient.
Flip instance link_datain_0_d_reg[0] to match row orient.
Flip instance link_datain_1_d_reg[30] to match row orient.
Flip instance link_datain_1_d_reg[29] to match row orient.
Flip instance link_datain_1_d_reg[28] to match row orient.
Flip instance link_datain_1_d_reg[25] to match row orient.
Flip instance link_datain_1_d_reg[22] to match row orient.
Flip instance link_datain_1_d_reg[20] to match row orient.
Flip instance link_datain_1_d_reg[18] to match row orient.
Flip instance link_datain_1_d_reg[16] to match row orient.
Flip instance link_datain_1_d_reg[15] to match row orient.
Flip instance link_datain_1_d_reg[11] to match row orient.
Flip instance link_datain_1_d_reg[9] to match row orient.
Flip instance link_datain_1_d_reg[8] to match row orient.
Flip instance link_datain_1_d_reg[7] to match row orient.
Flip instance link_datain_1_d_reg[3] to match row orient.
Flip instance link_datain_2_d_reg[28] to match row orient.
Flip instance link_datain_2_d_reg[21] to match row orient.
Flip instance link_datain_2_d_reg[20] to match row orient.
Flip instance link_datain_2_d_reg[19] to match row orient.
Flip instance link_datain_2_d_reg[14] to match row orient.
Flip instance link_datain_2_d_reg[11] to match row orient.
Flip instance link_datain_2_d_reg[10] to match row orient.
Flip instance link_datain_2_d_reg[9] to match row orient.
Flip instance link_datain_2_d_reg[7] to match row orient.
Flip instance link_datain_2_d_reg[5] to match row orient.
Flip instance link_datain_2_d_reg[4] to match row orient.
Flip instance link_datain_2_d_reg[2] to match row orient.
Flip instance link_datain_2_d_reg[0] to match row orient.
Flip instance cur_chstate_1_reg[1] to match row orient.
Flip instance arid_d_reg[0] to match row orient.
Flip instance haddr0_d_reg[31] to match row orient.
Flip instance cur_chstate_0_reg[1] to match row orient.
Flip instance ch_gnt_d_reg[1] to match row orient.
Flip instance cur_state_reg[1] to match row orient.
Flip instance arburst_d_reg to match row orient.
Flip instance arvalid_d_reg to match row orient.
Flip instance ch_gnt_d_reg[2] to match row orient.
Flip instance ch_gnt_2d_reg[2] to match row orient.
Flip instance ch_gnt_d_reg[0] to match row orient.
Flip instance ctrl_hdr1_d_reg[last_bvalid][0] to match row orient.
Flip instance ctrl_hdr1_d_reg[last_bvalid][3] to match row orient.
Flip instance ctrl_hdr1_d_reg[last_bvalid][4] to match row orient.
Flip instance haddr1_d_reg[1] to match row orient.
Flip instance haddr1_d_reg[2] to match row orient.
Flip instance haddr1_d_reg[3] to match row orient.
Flip instance haddr1_d_reg[4] to match row orient.
Flip instance haddr1_d_reg[5] to match row orient.
Flip instance haddr1_d_reg[6] to match row orient.
Flip instance haddr1_d_reg[8] to match row orient.
Flip instance haddr1_d_reg[13] to match row orient.
Flip instance haddr1_d_reg[14] to match row orient.
Flip instance haddr1_d_reg[17] to match row orient.
Flip instance haddr1_d_reg[18] to match row orient.
Flip instance haddr1_d_reg[19] to match row orient.
Flip instance haddr1_d_reg[20] to match row orient.
Flip instance haddr1_d_reg[22] to match row orient.
Flip instance haddr1_d_reg[26] to match row orient.
Flip instance haddr1_d_reg[27] to match row orient.
Flip instance ctrl_hdr0_d_reg[last_bvalid][1] to match row orient.
Flip instance ctrl_hdr0_d_reg[last_bvalid][3] to match row orient.
Flip instance ctrl_hdr0_d_reg[last_bvalid][4] to match row orient.
Flip instance ctrl_hdr0_d_reg[last_bvalid][5] to match row orient.
Flip instance haddr0_d_reg[1] to match row orient.
Flip instance haddr0_d_reg[3] to match row orient.
Flip instance haddr0_d_reg[5] to match row orient.
Flip instance haddr0_d_reg[6] to match row orient.
Flip instance haddr0_d_reg[7] to match row orient.
Flip instance haddr0_d_reg[8] to match row orient.
Flip instance haddr0_d_reg[10] to match row orient.
Flip instance haddr0_d_reg[11] to match row orient.
Flip instance haddr0_d_reg[12] to match row orient.
Flip instance haddr0_d_reg[17] to match row orient.
Flip instance haddr0_d_reg[19] to match row orient.
Flip instance haddr0_d_reg[20] to match row orient.
Flip instance haddr0_d_reg[23] to match row orient.
Flip instance haddr0_d_reg[24] to match row orient.
Flip instance haddr0_d_reg[25] to match row orient.
Flip instance haddr0_d_reg[29] to match row orient.
Flip instance ctrl_hdr2_d_reg[last_bvalid][0] to match row orient.
Flip instance ctrl_hdr2_d_reg[last_bvalid][2] to match row orient.
Flip instance ctrl_hdr2_d_reg[last_bvalid][3] to match row orient.
Flip instance ctrl_hdr2_d_reg[last_bvalid][4] to match row orient.
Flip instance ctrl_hdr2_d_reg[last_bvalid][6] to match row orient.
Flip instance haddr2_d_reg[0] to match row orient.
Flip instance haddr2_d_reg[1] to match row orient.
Flip instance haddr2_d_reg[2] to match row orient.
Flip instance haddr2_d_reg[5] to match row orient.
Flip instance haddr2_d_reg[7] to match row orient.
Flip instance haddr2_d_reg[9] to match row orient.
Flip instance haddr2_d_reg[10] to match row orient.
Flip instance haddr2_d_reg[11] to match row orient.
Flip instance haddr2_d_reg[14] to match row orient.
Flip instance haddr2_d_reg[15] to match row orient.
Flip instance haddr2_d_reg[17] to match row orient.
Flip instance haddr2_d_reg[20] to match row orient.
Flip instance haddr2_d_reg[25] to match row orient.
Flip instance pktctrl0_fifo/depth_left_reg[2] to match row orient.
Flip instance pktctrl0_fifo/w_ptr_reg[1] to match row orient.
Flip instance pktctrl0_fifo/w_ptr_reg[2] to match row orient.
Flip instance pktctrl0_fifo/w_ptr_reg[3] to match row orient.
Flip instance pktctrl0_fifo/w_ptr_reg[4] to match row orient.
Flip instance pktctrl0_fifo/w_ptr_reg[5] to match row orient.
Flip instance pktctrl0_fifo/r_ptr_reg[0] to match row orient.
Flip instance pktctrl0_fifo/r_ptr_reg[1] to match row orient.
Flip instance pktctrl0_fifo/r_ptr_reg[3] to match row orient.
Flip instance link_addr_0_fifo/w_ptr_reg[0] to match row orient.
Flip instance link_addr_2_fifo/r_ptr_reg[0] to match row orient.
Flip instance link_addr_1_fifo/r_ptr_reg[0] to match row orient.
Flip instance link_addr_1_fifo/w_ptr_reg[0] to match row orient.
Flip instance pfifo_frag_cnt_1_d_reg[0] to match row orient.
Flip instance pfifo_frag_cnt_1_d_reg[3] to match row orient.
Flip instance pfifo_frag_cnt_1_d_reg[6] to match row orient.
Flip instance pfifo_frag_cnt_0_d_reg[2] to match row orient.
Flip instance pkt2_fifo/depth_left_reg[0] to match row orient.
Flip instance pkt2_fifo/depth_left_reg[1] to match row orient.
Flip instance pkt2_fifo/depth_left_reg[3] to match row orient.
Flip instance pkt2_fifo/w_ptr_reg[1] to match row orient.
Flip instance pkt2_fifo/w_ptr_reg[3] to match row orient.
Flip instance pkt2_fifo/w_ptr_reg[4] to match row orient.
Flip instance pkt2_fifo/w_ptr_reg[5] to match row orient.
Flip instance pkt2_fifo/r_ptr_reg[0] to match row orient.
Flip instance pkt2_fifo/r_ptr_reg[2] to match row orient.
Flip instance pkt2_fifo/r_ptr_reg[3] to match row orient.
Flip instance pkt0_fifo/w_ptr_reg[0] to match row orient.
Flip instance pkt0_fifo/w_ptr_reg[1] to match row orient.
Flip instance pkt0_fifo/w_ptr_reg[2] to match row orient.
Flip instance pkt0_fifo/w_ptr_reg[5] to match row orient.
Flip instance pkt0_fifo/r_ptr_reg[0] to match row orient.
Flip instance pkt0_fifo/r_ptr_reg[2] to match row orient.
Flip instance pkt0_fifo/r_ptr_reg[3] to match row orient.
Flip instance pkt0_fifo/r_ptr_reg[4] to match row orient.
Flip instance pfifo_datain_0_d_reg[0] to match row orient.
Flip instance pfifo_datain_0_d_reg[1] to match row orient.
Flip instance pfifo_datain_0_d_reg[2] to match row orient.
Flip instance pfifo_datain_0_d_reg[4] to match row orient.
Flip instance pfifo_datain_0_d_reg[5] to match row orient.
Flip instance pfifo_datain_0_d_reg[6] to match row orient.
Flip instance pfifo_datain_0_d_reg[7] to match row orient.
Flip instance pfifo_datain_0_d_reg[8] to match row orient.
Flip instance pfifo_datain_0_d_reg[9] to match row orient.
Flip instance pfifo_datain_0_d_reg[11] to match row orient.
Flip instance pfifo_datain_0_d_reg[12] to match row orient.
Flip instance pfifo_datain_0_d_reg[15] to match row orient.
Flip instance pfifo_datain_0_d_reg[16] to match row orient.
Flip instance pfifo_datain_0_d_reg[17] to match row orient.
Flip instance pfifo_datain_0_d_reg[18] to match row orient.
Flip instance pfifo_datain_0_d_reg[19] to match row orient.
Flip instance pfifo_datain_0_d_reg[23] to match row orient.
Flip instance pfifo_datain_0_d_reg[26] to match row orient.
Flip instance pfifo_datain_0_d_reg[27] to match row orient.
Flip instance pfifo_datain_0_d_reg[28] to match row orient.
Flip instance pfifo_datain_0_d_reg[30] to match row orient.
Flip instance pfifo_datain_0_d_reg[31] to match row orient.
Flip instance pfifo_datain_0_d_reg[33] to match row orient.
Flip instance pfifo_datain_0_d_reg[34] to match row orient.
Flip instance pfifo_datain_0_d_reg[35] to match row orient.
Flip instance pfifo_datain_0_d_reg[38] to match row orient.
Flip instance pfifo_datain_0_d_reg[39] to match row orient.
Flip instance pfifo_datain_0_d_reg[40] to match row orient.
Flip instance pfifo_datain_0_d_reg[41] to match row orient.
Flip instance pfifo_datain_0_d_reg[47] to match row orient.
Flip instance pfifo_datain_0_d_reg[50] to match row orient.
Flip instance pfifo_datain_0_d_reg[51] to match row orient.
Flip instance pfifo_datain_0_d_reg[52] to match row orient.
Flip instance pfifo_datain_0_d_reg[53] to match row orient.
Flip instance pfifo_datain_0_d_reg[54] to match row orient.
Flip instance pfifo_datain_0_d_reg[55] to match row orient.
Flip instance pfifo_datain_0_d_reg[56] to match row orient.
Flip instance pfifo_datain_0_d_reg[59] to match row orient.
Flip instance pfifo_datain_0_d_reg[61] to match row orient.
Flip instance pfifo_datain_0_d_reg[62] to match row orient.
Flip instance pfifo_datain_ctrl0_d_reg[2] to match row orient.
Flip instance pfifo_datain_ctrl0_d_reg[4] to match row orient.
Flip instance pfifo_datain_ctrl0_d_reg[6] to match row orient.
Flip instance pfifo_datain_ctrl2_d_reg[1] to match row orient.
Flip instance pfifo_datain_ctrl2_d_reg[2] to match row orient.
Flip instance pfifo_datain_ctrl2_d_reg[3] to match row orient.
Flip instance pfifo_datain_ctrl2_d_reg[7] to match row orient.
Flip instance pfifo_datain_2_d_reg[2] to match row orient.
Flip instance pfifo_datain_2_d_reg[5] to match row orient.
Flip instance pfifo_datain_2_d_reg[6] to match row orient.
Flip instance pfifo_datain_2_d_reg[8] to match row orient.
Flip instance pfifo_datain_2_d_reg[10] to match row orient.
Flip instance pfifo_datain_2_d_reg[14] to match row orient.
Flip instance pfifo_datain_2_d_reg[15] to match row orient.
Flip instance pfifo_datain_2_d_reg[16] to match row orient.
Flip instance pfifo_datain_2_d_reg[17] to match row orient.
Flip instance pfifo_datain_2_d_reg[18] to match row orient.
Flip instance pfifo_datain_2_d_reg[19] to match row orient.
Flip instance pfifo_datain_2_d_reg[21] to match row orient.
Flip instance pfifo_datain_2_d_reg[22] to match row orient.
Flip instance pfifo_datain_2_d_reg[28] to match row orient.
Flip instance pfifo_datain_2_d_reg[29] to match row orient.
Flip instance pfifo_datain_2_d_reg[30] to match row orient.
Flip instance pfifo_datain_2_d_reg[31] to match row orient.
Flip instance pfifo_datain_2_d_reg[32] to match row orient.
Flip instance pfifo_datain_2_d_reg[33] to match row orient.
Flip instance pfifo_datain_2_d_reg[34] to match row orient.
Flip instance pfifo_datain_2_d_reg[35] to match row orient.
Flip instance pfifo_datain_2_d_reg[36] to match row orient.
Flip instance pfifo_datain_2_d_reg[39] to match row orient.
Flip instance pfifo_datain_2_d_reg[40] to match row orient.
Flip instance pfifo_datain_2_d_reg[42] to match row orient.
Flip instance pfifo_datain_2_d_reg[43] to match row orient.
Flip instance pfifo_datain_2_d_reg[45] to match row orient.
Flip instance pfifo_datain_2_d_reg[46] to match row orient.
Flip instance pfifo_datain_2_d_reg[49] to match row orient.
Flip instance pfifo_datain_2_d_reg[52] to match row orient.
Flip instance pfifo_datain_2_d_reg[54] to match row orient.
Flip instance pfifo_datain_2_d_reg[55] to match row orient.
Flip instance pfifo_datain_2_d_reg[56] to match row orient.
Flip instance pfifo_datain_2_d_reg[59] to match row orient.
Flip instance pfifo_datain_2_d_reg[61] to match row orient.
Flip instance pfifo_datain_2_d_reg[63] to match row orient.
Flip instance pfifo_datain_1_d_reg[1] to match row orient.
Flip instance pfifo_datain_1_d_reg[2] to match row orient.
Flip instance pfifo_datain_1_d_reg[3] to match row orient.
Flip instance pfifo_datain_1_d_reg[8] to match row orient.
Flip instance pfifo_datain_1_d_reg[9] to match row orient.
Flip instance pfifo_datain_1_d_reg[10] to match row orient.
Flip instance pfifo_datain_1_d_reg[12] to match row orient.
Flip instance pfifo_datain_1_d_reg[15] to match row orient.
Flip instance pfifo_datain_1_d_reg[16] to match row orient.
Flip instance pfifo_datain_1_d_reg[17] to match row orient.
Flip instance pfifo_datain_1_d_reg[19] to match row orient.
Flip instance pfifo_datain_1_d_reg[23] to match row orient.
Flip instance pfifo_datain_1_d_reg[24] to match row orient.
Flip instance pfifo_datain_1_d_reg[27] to match row orient.
Flip instance pfifo_datain_1_d_reg[31] to match row orient.
Flip instance pfifo_datain_1_d_reg[32] to match row orient.
Flip instance pfifo_datain_1_d_reg[43] to match row orient.
Flip instance pfifo_datain_1_d_reg[45] to match row orient.
Flip instance pfifo_datain_1_d_reg[47] to match row orient.
Flip instance pfifo_datain_1_d_reg[48] to match row orient.
Flip instance pfifo_datain_1_d_reg[49] to match row orient.
Flip instance pfifo_datain_1_d_reg[50] to match row orient.
Flip instance pfifo_datain_1_d_reg[51] to match row orient.
Flip instance pfifo_datain_1_d_reg[53] to match row orient.
Flip instance pfifo_datain_1_d_reg[55] to match row orient.
Flip instance pfifo_datain_1_d_reg[59] to match row orient.
Flip instance pfifo_datain_1_d_reg[61] to match row orient.
Flip instance pfifo_datain_1_d_reg[63] to match row orient.
Flip instance pfifo_datain_ctrl1_d_reg[0] to match row orient.
Flip instance pfifo_datain_ctrl1_d_reg[2] to match row orient.
Flip instance pkt1_fifo/depth_left_reg[5] to match row orient.
Flip instance pkt1_fifo/depth_left_reg[3] to match row orient.
Flip instance pkt1_fifo/w_ptr_reg[0] to match row orient.
Flip instance pkt1_fifo/w_ptr_reg[2] to match row orient.
Flip instance pkt1_fifo/w_ptr_reg[4] to match row orient.
Flip instance pkt1_fifo/w_ptr_reg[5] to match row orient.
Flip instance pkt1_fifo/r_ptr_reg[0] to match row orient.
Flip instance pkt1_fifo/r_ptr_reg[1] to match row orient.
Flip instance pkt1_fifo/r_ptr_reg[2] to match row orient.
Flip instance pkt1_fifo/r_ptr_reg[4] to match row orient.
Flip instance pktctrl2_fifo/depth_left_reg[5] to match row orient.
Flip instance pktctrl2_fifo/depth_left_reg[1] to match row orient.
Flip instance pktctrl2_fifo/depth_left_reg[4] to match row orient.
Flip instance pktctrl2_fifo/w_ptr_reg[5] to match row orient.
Flip instance pktctrl2_fifo/r_ptr_reg[0] to match row orient.
Flip instance pktctrl2_fifo/r_ptr_reg[1] to match row orient.
Flip instance pktctrl2_fifo/r_ptr_reg[2] to match row orient.
Flip instance pktctrl2_fifo/r_ptr_reg[3] to match row orient.
Flip instance pktctrl2_fifo/r_ptr_reg[5] to match row orient.
Flip instance pktctrl1_fifo/depth_left_reg[5] to match row orient.
Flip instance pktctrl1_fifo/depth_left_reg[0] to match row orient.
Flip instance pktctrl1_fifo/depth_left_reg[1] to match row orient.
Flip instance pktctrl1_fifo/depth_left_reg[2] to match row orient.
Flip instance pktctrl1_fifo/depth_left_reg[4] to match row orient.
Flip instance pktctrl1_fifo/w_ptr_reg[0] to match row orient.
Flip instance pktctrl1_fifo/w_ptr_reg[1] to match row orient.
Flip instance pktctrl1_fifo/w_ptr_reg[2] to match row orient.
Flip instance pktctrl1_fifo/w_ptr_reg[3] to match row orient.
Flip instance pktctrl1_fifo/r_ptr_reg[1] to match row orient.
Flip instance pktctrl1_fifo/r_ptr_reg[4] to match row orient.
Flip instance pktctrl1_fifo/r_ptr_reg[5] to match row orient.
Flip instance link_addr_2_fifo/depth_left_reg[1] to match row orient.
Flip instance link_addr_0_fifo/depth_left_reg[1] to match row orient.
Flip instance pktctrl2_fifo/depth_left_reg[6] to match row orient.
Flip instance pktctrl1_fifo/depth_left_reg[6] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[1][2] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[1][3] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[1][4] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[1][5] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[1][7] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[1][9] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[1][10] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[1][11] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[1][12] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[1][13] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[1][15] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[1][16] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[1][20] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[1][21] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[1][24] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[1][25] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[1][29] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[1][31] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[0][0] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[0][1] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[0][3] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[0][4] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[0][5] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[0][8] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[0][9] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[0][10] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[0][11] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[0][12] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[0][13] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[0][19] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[0][21] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[0][28] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[0][29] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[1][0] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[1][1] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[1][2] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[1][5] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[1][9] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[1][10] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[1][11] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[1][15] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[1][23] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[1][25] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[0][0] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[0][1] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[0][3] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[0][5] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[0][6] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[0][7] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[0][8] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[0][9] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[0][10] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[0][11] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[0][12] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[0][14] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[0][15] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[0][19] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[0][20] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[0][23] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[0][25] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[0][26] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[0][30] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[0][31] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[1][0] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[1][2] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[1][3] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[1][6] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[1][8] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[1][9] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[1][10] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[1][12] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[1][14] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[1][15] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[1][17] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[1][19] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[1][21] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[1][22] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[1][23] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[1][24] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[1][25] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[1][26] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[1][27] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[0][0] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[0][3] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[0][6] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[0][7] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[0][8] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[0][11] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[0][13] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[0][14] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[0][16] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[0][20] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[0][22] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[0][25] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[0][26] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[0][27] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[0][28] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[0][30] to match row orient.
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> addRing -spacing_bottom 5 -width_left 5 -width_bottom 5 -width_top 5 -spacing_top 5 -layer_bottom metal5 -width_right 5 -around core -center 1 -layer_top metal5 -spacing_right 5 -spacing_left 5 -layer_right metal6 -layer_left metal6 -nets { gnd vdd }

The power planner created 8 wires.
<CMD_INTERNAL> amoebaPlace
**WARN: (ENCSP-9007):	The command 'amoebaPlace' is obsolete. It has been replaced by 'placeDesign'.
*** Starting "NanoPlace(TM) placement v0.892.2.20 (mem=364.0M)" ...
Options: ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=15434 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=5664 #term=16520 #term/net=2.92, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=1167
stdCell: 15434 single + 0 double + 0 multi
Total standard cell length = 10.9267 (mm), area = 0.0270 (mm^2)
Design contains fractional 20 cells.
Average module density = 0.630.
Density for the design = 0.630.
       = stdcell_area 28754 (26989 um^2) / alloc_area 45657 (42854 um^2).
Pin Density = 0.575.
            = total # of pins 16520 / total Instance area 28754.
Identified 10161 spare or floating instances, with no clusters.
Iteration  1: Total net bbox = 2.623e+05 (1.16e+05 1.47e+05)
              Est.  stn bbox = 2.727e+05 (1.22e+05 1.51e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 364.0M
Iteration  2: Total net bbox = 2.391e+05 (1.16e+05 1.24e+05)
              Est.  stn bbox = 2.533e+05 (1.22e+05 1.31e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 364.0M
Iteration  3: Total net bbox = 2.007e+05 (8.52e+04 1.15e+05)
              Est.  stn bbox = 2.147e+05 (9.22e+04 1.22e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 364.0M
Iteration  4: Total net bbox = 1.769e+05 (8.51e+04 9.18e+04)
              Est.  stn bbox = 1.913e+05 (9.21e+04 9.92e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 364.0M
Iteration  5: Total net bbox = 1.746e+05 (8.13e+04 9.33e+04)
              Est.  stn bbox = 1.895e+05 (8.86e+04 1.01e+05)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 364.0M
Iteration  6: Total net bbox = 1.691e+05 (8.14e+04 8.78e+04)
              Est.  stn bbox = 1.846e+05 (8.87e+04 9.59e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 364.0M
Iteration  7: Total net bbox = 1.673e+05 (7.98e+04 8.76e+04)
              Est.  stn bbox = 1.828e+05 (8.72e+04 9.56e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 364.0M
Iteration  8: Total net bbox = 1.674e+05 (7.93e+04 8.82e+04)
              Est.  stn bbox = 1.831e+05 (8.67e+04 9.64e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 364.0M
Iteration  9: Total net bbox = 1.688e+05 (8.06e+04 8.82e+04)
              Est.  stn bbox = 1.845e+05 (8.81e+04 9.64e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 364.0M
Iteration 10: Total net bbox = 1.699e+05 (8.03e+04 8.96e+04)
              Est.  stn bbox = 1.856e+05 (8.78e+04 9.78e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 364.0M
Iteration 11: Total net bbox = 1.710e+05 (8.17e+04 8.93e+04)
              Est.  stn bbox = 1.868e+05 (8.93e+04 9.75e+04)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 364.0M
Iteration 12: Total net bbox = 1.710e+05 (8.02e+04 9.08e+04)
              Est.  stn bbox = 1.868e+05 (8.78e+04 9.91e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 364.0M
Iteration 13: Total net bbox = 1.688e+05 (7.90e+04 8.98e+04)
              Est.  stn bbox = 1.846e+05 (8.65e+04 9.81e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 364.0M
Iteration 14: Total net bbox = 1.692e+05 (7.89e+04 9.03e+04)
              Est.  stn bbox = 1.850e+05 (8.64e+04 9.86e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 364.0M
Iteration 15: Total net bbox = 1.668e+05 (7.82e+04 8.86e+04)
              Est.  stn bbox = 1.824e+05 (8.56e+04 9.68e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 364.0M
*** cost = 1.668e+05 (7.82e+04 8.86e+04) (cpu for global=0:00:04.2) real=0:00:04.0***
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:00.4, Real Time = 0:00:00.0
move report: preRPlace moves 1185 insts, mean move: 0.72 um, max move: 4.94 um
	max move on inst (U4393): (88.54, 57.19) --> (88.54, 62.13)
Placement tweakage begins.
wire length = 1.675e+05 = 7.843e+04 H + 8.905e+04 V
wire length = 1.586e+05 = 7.260e+04 H + 8.600e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 6791 insts, mean move: 3.87 um, max move: 107.35 um
	max move on inst (U6438): (130.34, 175.75) --> (133.95, 72.01)
move report: rPlace moves 2734 insts, mean move: 0.27 um, max move: 7.41 um
	max move on inst (U6028): (232.94, 175.75) --> (232.94, 183.16)
move report: overall moves 7346 insts, mean move: 3.67 um, max move: 107.16 um
	max move on inst (U6438): (130.34, 175.75) --> (133.76, 72.01)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       107.16 um
  inst (U6438) with max move: (130.34, 175.75) -> (133.76, 72.01)
  mean    (X+Y) =         5.34 um
Total instances flipped for legalization: 472
Total instances moved : 3369
*** cpu=0:00:00.7   mem=364.0M  mem(used)=0.0M***
Total net length = 1.602e+05 (7.339e+04 8.679e+04) (ext = 5.236e+04)
*** End of Placement (cpu=0:00:04.9, real=0:00:05.0, mem=364.0M) ***
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 1.23 % ( 1 / 81 )
Starting IO pin assignment...
INFO: Assigning 78 floating pins in partition AXI_master.
Completed IO pin assignment.
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
*** Begin SPECIAL ROUTE on Tue Nov  8 20:05:16 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_ibloc/PnR_axi
SPECIAL ROUTE ran on machine: coe-ee-cad45.sjsuad.sjsu.edu (Linux 4.7.9-200.fc24.x86_64+debug x86_64 3.77Ghz)

Begin option processing ...
(from .sroute_4483.conf) srouteConnectPowerBump set to false
(from .sroute_4483.conf) routeSpecial set to true
(from .sroute_4483.conf) srouteConnectBlockPin set to false
(from .sroute_4483.conf) srouteFollowCorePinEnd set to 3
(from .sroute_4483.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_4483.conf) sroutePadPinAllPorts set to true
(from .sroute_4483.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 564.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 22 layers, 10 routing layers, 1 overlap layer
Read in 33 macros, 24 used
Read in 15434 components
  15434 core components: 0 unplaced, 14600 placed, 834 fixed
Read in 1275 physical pins
  1275 physical pins: 0 unplaced, 1275 placed, 0 fixed
Read in 1166 nets
Read in 2 special nets, 2 routed
Read in 32143 terminals
Begin power routing ...
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 172
  Number of Followpin connections: 86
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 569.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 1275 io pins ...
 Updating DB with 20 via definition ...

sroute post-processing starts at Tue Nov  8 20:05:16 2016
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Tue Nov  8 20:05:16 2016

sroute post-processing starts at Tue Nov  8 20:05:16 2016
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Nov  8 20:05:16 2016
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 363.98 megs
<CMD> trialRoute
*** Starting trialRoute (mem=364.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 42
There are 42 nets with 1 extra space.
routingBox: (0 0) (508780 500180)
coreBox:    (40280 40280) (468780 460180)
There are 42 prerouted nets with extraSpace.
Number of multi-gpin terms=52, multi-gpins=139, moved blk term=0/0

Phase 1a route (0:00:00.1 364.0M):
Est net length = 1.660e+05um = 7.706e+04H + 8.898e+04V
Usage: (14.6%H 16.3%V) = (9.136e+04um 1.404e+05um) = (90207 58315)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Phase 1b route (0:00:00.0 364.0M):
Usage: (14.6%H 16.3%V) = (9.117e+04um 1.404e+05um) = (90012 58309)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Phase 1c route (0:00:00.0 364.0M):
Usage: (14.6%H 16.3%V) = (9.112e+04um 1.403e+05um) = (89963 58290)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Phase 1d route (0:00:00.0 364.0M):
Usage: (14.6%H 16.3%V) = (9.112e+04um 1.403e+05um) = (89963 58290)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Phase 1e route (0:00:00.0 364.0M):
Usage: (14.6%H 16.3%V) = (9.113e+04um 1.404e+05um) = (89965 58291)
Overflow: 1 = 0 (0.00% H) + 1 (0.01% V)

Phase 1f route (0:00:00.0 364.0M):
Usage: (14.6%H 16.3%V) = (9.113e+04um 1.404e+05um) = (89965 58291)
Overflow: 1 = 0 (0.00% H) + 1 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	0	 0.00%	6	 0.02%
  1:	0	 0.00%	13	 0.05%
  2:	0	 0.00%	29	 0.11%
  3:	0	 0.00%	55	 0.21%
  4:	0	 0.00%	587	 2.24%
  5:	0	 0.00%	617	 2.35%
  6:	0	 0.00%	760	 2.90%
  7:	3	 0.01%	1247	 4.76%
  8:	11	 0.04%	1861	 7.10%
  9:	36	 0.14%	2374	 9.06%
 10:	40	 0.15%	3220	12.28%
 11:	278	 1.06%	3332	12.71%
 12:	1104	 4.21%	4035	15.39%
 13:	1172	 4.47%	3347	12.77%
 14:	600	 2.29%	1820	 6.94%
 15:	933	 3.56%	1050	 4.01%
 16:	698	 2.66%	693	 2.64%
 17:	1340	 5.11%	60	 0.23%
 18:	1597	 6.09%	0	 0.00%
 19:	2329	 8.88%	0	 0.00%
 20:	16074	61.32%	1108	 4.23%


Global route (cpu=0.2s real=1.0s 364.0M)
Phase 1l route (0:00:00.2 364.0M):
There are 42 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (14.8%H 16.7%V) = (9.294e+04um 1.441e+05um) = (91536 59867)
Overflow: 1 = 0 (0.00% H) + 1 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	0	 0.00%	9	 0.03%
  1:	0	 0.00%	15	 0.06%
  2:	0	 0.00%	34	 0.13%
  3:	0	 0.00%	74	 0.28%
  4:	0	 0.00%	623	 2.38%
  5:	0	 0.00%	655	 2.50%
  6:	1	 0.00%	801	 3.06%
  7:	3	 0.01%	1315	 5.02%
  8:	11	 0.04%	1815	 6.92%
  9:	36	 0.14%	2385	 9.10%
 10:	52	 0.20%	3172	12.10%
 11:	281	 1.07%	3305	12.61%
 12:	1112	 4.24%	3992	15.23%
 13:	1186	 4.52%	3321	12.67%
 14:	626	 2.39%	1807	 6.89%
 15:	951	 3.63%	1039	 3.96%
 16:	711	 2.71%	685	 2.61%
 17:	1363	 5.20%	61	 0.23%
 18:	1632	 6.23%	2	 0.01%
 19:	2303	 8.79%	5	 0.02%
 20:	15947	60.83%	1099	 4.19%



*** Completed Phase 1 route (0:00:00.4 364.0M) ***


Total length: 1.771e+05um, number of vias: 33710
M1(H) length: 8.866e+02um, number of vias: 15347
M2(V) length: 6.306e+04um, number of vias: 14062
M3(H) length: 7.484e+04um, number of vias: 3086
M4(V) length: 2.651e+04um, number of vias: 559
M5(H) length: 4.896e+03um, number of vias: 338
M6(V) length: 6.539e+03um, number of vias: 155
M7(H) length: 2.123e+02um, number of vias: 91
M8(V) length: 8.278e+01um, number of vias: 60
M9(H) length: 3.036e+01um, number of vias: 12
M10(V) length: 4.020e+00um
*** Completed Phase 2 route (0:00:00.2 364.0M) ***

*** Finished all Phases (cpu=0:00:00.6 mem=364.0M) ***
Peak Memory Usage was 368.0M 
*** Finished trialRoute (cpu=0:00:00.6 mem=364.0M) ***

<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.1.placed
Extraction called for design 'AXI_master' of instances=15434 and nets=5820 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design AXI_master.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./AXI_master_xhUCDU_4483.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 364.0M)
Creating parasitic data file './AXI_master_xhUCDU_4483.rcdb.d/header.seq' for storing RC.
Extracted 10.0034% (CPU Time= 0:00:00.1  MEM= 364.0M)
Extracted 20.0045% (CPU Time= 0:00:00.1  MEM= 364.0M)
Extracted 30.0034% (CPU Time= 0:00:00.1  MEM= 364.0M)
Extracted 40.0045% (CPU Time= 0:00:00.1  MEM= 364.0M)
Extracted 50.0034% (CPU Time= 0:00:00.2  MEM= 364.0M)
Extracted 60.0045% (CPU Time= 0:00:00.2  MEM= 364.0M)
Extracted 70.0034% (CPU Time= 0:00:00.2  MEM= 364.0M)
Extracted 80.0045% (CPU Time= 0:00:00.3  MEM= 364.0M)
Extracted 90.0034% (CPU Time= 0:00:00.3  MEM= 364.0M)
Extracted 100% (CPU Time= 0:00:00.4  MEM= 364.0M)
Nr. Extracted Resistors     : 78265
Nr. Extracted Ground Cap.   : 83891
Nr. Extracted Coupling Cap. : 202080
Opening parasitic data file './AXI_master_xhUCDU_4483.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 364.0M)
Creating parasitic data file './AXI_master_xhUCDU_4483.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './AXI_master_xhUCDU_4483.rcdb.d/header.seq'. 5664 times net's RC data read were performed.
Opening parasitic data file './AXI_master_xhUCDU_4483.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 363.980M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 369.0M, InitMEM = 369.0M)
Number of Loop : 0
Start delay calculation (mem=368.992M)...
delayCal using detail RC...
Opening parasitic data file './AXI_master_xhUCDU_4483.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 371.0M)
Closing parasitic data file './AXI_master_xhUCDU_4483.rcdb.d/header.seq'. 5664 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=368.992M 0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 369.0M) ***
<CMD> setOptMode -mediumEffort -fixDRC -addPortAsNeeded
**WARN: (ENCTCM-70):	Option "-fixDRC" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 369.0M **
*** Change effort level medium to high ***
setExtractRCMode -engine preRoute
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=364.0M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=364.0M) ***

Extraction called for design 'AXI_master' of instances=15434 and nets=5820 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_master.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 363.980M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.054  |
|           TNS (ns):|-755.382 |
|    Violating Paths:|   974   |
|          All Paths:|  2200   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1161 (1161)    |   -0.243   |   1164 (1164)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.112%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 369.0M **
*** Starting optimizing excluded clock nets MEM= 369.0M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 369.0M) ***
Info: 42 nets with fixed/cover wires excluded.
Info: 42 clock nets excluded from IPO operation.
Design contains fractional 20 cells.
Design contains fractional 20 cells.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=369.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.054  |
|           TNS (ns):|-755.382 |
|    Violating Paths:|   974   |
|          All Paths:|  2200   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1161 (1161)    |   -0.243   |   1164 (1164)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.112%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 369.0M **
*info: Start fixing DRV (Mem = 368.99M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (369.0M)
*info: 42 clock nets excluded
*info: 2 special nets excluded.
*info: 130 no-driver nets excluded.
*info: 42 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=369.0M) ***
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.601125
Start fixing design rules ... (0:00:00.1 369.0M)
Done fixing design rule (0:00:00.4 369.0M)

Summary:
28 buffers added on 28 nets (with 16 drivers resized)

Density after buffering = 0.602494
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 1.23 % ( 1 / 81 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.5, Real Time = 0:00:00.0
move report: preRPlace moves 84 insts, mean move: 0.41 um, max move: 0.76 um
	max move on inst (FE_OFC3117_n1994): (137.94, 109.06) --> (138.70, 109.06)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 84 insts, mean move: 0.41 um, max move: 0.76 um
	max move on inst (FE_OFC3117_n1994): (137.94, 109.06) --> (138.70, 109.06)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.76 um
  inst (FE_OFC3117_n1994) with max move: (137.94, 109.06) -> (138.7, 109.06)
  mean    (X+Y) =         0.42 um
Total instances moved : 64
*** cpu=0:00:00.5   mem=369.0M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Completed dpFixDRCViolation (0:00:01.0 369.0M)

Re-routed 72 nets
Extraction called for design 'AXI_master' of instances=15462 and nets=5848 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_master.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 368.992M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 369.0M, InitMEM = 369.0M)
Number of Loop : 0
Start delay calculation (mem=368.992M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=368.992M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 369.0M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    1143
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    1161
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:02, Mem = 368.99M).

------------------------------------------------------------
     Summary (cpu=0.03min real=0.03min mem=369.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.054  |
|           TNS (ns):|-642.414 |
|    Violating Paths:|   869   |
|          All Paths:|  2200   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1143 (1143)    |   -0.088   |   1146 (1146)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.249%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 369.0M **
*** Starting optFanout (369.0M)
*info: 42 clock nets excluded
*info: 2 special nets excluded.
*info: 130 no-driver nets excluded.
*info: 42 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=369.0M) ***
Start fixing timing ... (0:00:00.1 369.0M)

Start clock batches slack = -2.054ns
End batches slack = -1.900ns
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:01.1 369.0M)

Summary:
919 buffers added on 514 nets (with 36 drivers resized)

21 nets rebuffered with 22 inst removed and 73 inst added
Density after buffering = 0.654893
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 8.64 % ( 7 / 81 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.8, Real Time = 0:00:01.0
move report: preRPlace moves 3865 insts, mean move: 0.80 um, max move: 5.13 um
	max move on inst (U5445): (182.02, 151.05) --> (179.36, 148.58)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 3865 insts, mean move: 0.80 um, max move: 5.13 um
	max move on inst (U5445): (182.02, 151.05) --> (179.36, 148.58)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         5.13 um
  inst (U5445) with max move: (182.02, 151.05) -> (179.36, 148.58)
  mean    (X+Y) =         0.88 um
Total instances moved : 1964
*** cpu=0:00:00.9   mem=369.0M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Completed optFanout (0:00:02.1 369.0M)

Re-routed 0 nets
Extraction called for design 'AXI_master' of instances=16359 and nets=6745 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_master.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 368.992M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 369.0M, InitMEM = 369.0M)
Number of Loop : 0
Start delay calculation (mem=368.992M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:01.0 mem=368.992M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 369.0M) ***

------------------------------------------------------------
     Summary (cpu=0.04min real=0.05min mem=369.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.548  |
|           TNS (ns):|-198.293 |
|    Violating Paths:|   219   |
|          All Paths:|  2200   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1143 (1143)    |   -0.088   |   1146 (1146)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.397%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 369.0M **
*** Timing NOT met, worst failing slack is -1.548
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 42 nets with fixed/cover wires excluded.
Info: 42 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 65.397% **

*** starting 1-st reclaim pass: 5394 instances 
*** starting 2-nd reclaim pass: 5179 instances 
*** starting 3-rd reclaim pass: 1844 instances 
*** starting 4-th reclaim pass: 265 instances 


** Area Reclaim Summary: Buffer Deletion = 182 Declone = 33 Downsize = 610 **
** Density Change = 1.238% **
** Density after area reclaim = 64.160% **
*** Finished Area Reclaim (0:00:01.4) ***
*** Starting sequential cell resizing ***
Design contains fractional 20 cells.
Design contains fractional 20 cells.
density before resizing = 64.160%
Design contains fractional 20 cells.
*summary:      0 instances changed cell type
density after resizing = 64.160%
*** Finish sequential cell resizing (cpu=0:00:00.1 mem=369.0M) ***
Design contains fractional 20 cells.
Design contains fractional 20 cells.
density before resizing = 64.160%
density after resizing = 64.160%
Design contains fractional 20 cells.
default core: bins with density >  0.75 =  3.7 % ( 3 / 81 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.6, Real Time = 0:00:00.0
move report: preRPlace moves 184 insts, mean move: 0.46 um, max move: 2.47 um
	max move on inst (FILL_3274): (136.42, 94.24) --> (136.42, 96.71)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 184 insts, mean move: 0.46 um, max move: 2.47 um
	max move on inst (FILL_3274): (136.42, 94.24) --> (136.42, 96.71)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.76 um
  inst (FE_OFC4058_n1612) with max move: (231.04, 52.25) -> (230.28, 52.25)
  mean    (X+Y) =         0.45 um
Total instances moved : 115
*** cpu=0:00:00.6   mem=369.0M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Starting trialRoute (mem=369.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 42
There are 42 nets with 1 extra space.
routingBox: (0 0) (508780 500180)
coreBox:    (40280 40280) (468780 460180)
There are 42 prerouted nets with extraSpace.
Number of multi-gpin terms=53, multi-gpins=141, moved blk term=0/0

Phase 1a route (0:00:00.0 369.0M):
Est net length = 1.676e+05um = 7.841e+04H + 8.915e+04V
Usage: (15.0%H 16.7%V) = (9.343e+04um 1.444e+05um) = (92373 59926)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Phase 1b route (0:00:00.0 369.0M):
Usage: (14.9%H 16.7%V) = (9.323e+04um 1.444e+05um) = (92182 59918)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Phase 1c route (0:00:00.0 369.0M):
Usage: (14.9%H 16.7%V) = (9.319e+04um 1.443e+05um) = (92135 59910)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Phase 1d route (0:00:00.0 369.0M):
Usage: (14.9%H 16.7%V) = (9.319e+04um 1.443e+05um) = (92135 59910)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Phase 1e route (0:00:00.0 369.0M):
Usage: (14.9%H 16.7%V) = (9.319e+04um 1.443e+05um) = (92137 59911)
Overflow: 1 = 0 (0.00% H) + 1 (0.01% V)

Phase 1f route (0:00:00.0 369.0M):
Usage: (14.9%H 16.7%V) = (9.319e+04um 1.443e+05um) = (92137 59911)
Overflow: 1 = 0 (0.00% H) + 1 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	0	 0.00%	6	 0.02%
  1:	0	 0.00%	16	 0.06%
  2:	0	 0.00%	31	 0.12%
  3:	0	 0.00%	56	 0.21%
  4:	0	 0.00%	589	 2.25%
  5:	0	 0.00%	640	 2.44%
  6:	0	 0.00%	748	 2.85%
  7:	2	 0.01%	1335	 5.09%
  8:	14	 0.05%	1921	 7.33%
  9:	37	 0.14%	2459	 9.38%
 10:	47	 0.18%	3291	12.55%
 11:	288	 1.10%	3312	12.63%
 12:	1122	 4.28%	3950	15.07%
 13:	1174	 4.48%	3261	12.44%
 14:	644	 2.46%	1753	 6.69%
 15:	987	 3.77%	998	 3.81%
 16:	713	 2.72%	680	 2.59%
 17:	1362	 5.20%	60	 0.23%
 18:	1643	 6.27%	0	 0.00%
 19:	2360	 9.00%	0	 0.00%
 20:	15822	60.35%	1108	 4.23%


Global route (cpu=0.2s real=0.0s 369.0M)
Phase 1l route (0:00:00.2 369.0M):
There are 42 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (15.2%H 17.2%V) = (9.507e+04um 1.482e+05um) = (93788 61500)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	0	 0.00%	11	 0.04%
  1:	0	 0.00%	18	 0.07%
  2:	0	 0.00%	33	 0.13%
  3:	0	 0.00%	92	 0.35%
  4:	0	 0.00%	612	 2.33%
  5:	0	 0.00%	675	 2.57%
  6:	0	 0.00%	797	 3.04%
  7:	2	 0.01%	1340	 5.11%
  8:	16	 0.06%	1940	 7.40%
  9:	37	 0.14%	2467	 9.41%
 10:	60	 0.23%	3259	12.43%
 11:	294	 1.12%	3257	12.42%
 12:	1118	 4.26%	3910	14.92%
 13:	1201	 4.58%	3240	12.36%
 14:	659	 2.51%	1732	 6.61%
 15:	1023	 3.90%	991	 3.78%
 16:	726	 2.77%	672	 2.56%
 17:	1385	 5.28%	59	 0.23%
 18:	1672	 6.38%	1	 0.00%
 19:	2315	 8.83%	2	 0.01%
 20:	15707	59.92%	1105	 4.22%



*** Completed Phase 1 route (0:00:00.4 369.0M) ***


Total length: 1.792e+05um, number of vias: 36812
M1(H) length: 9.802e+02um, number of vias: 16767
M2(V) length: 6.290e+04um, number of vias: 15559
M3(H) length: 7.538e+04um, number of vias: 3230
M4(V) length: 2.700e+04um, number of vias: 589
M5(H) length: 5.617e+03um, number of vias: 347
M6(V) length: 6.978e+03um, number of vias: 155
M7(H) length: 2.401e+02um, number of vias: 93
M8(V) length: 1.071e+02um, number of vias: 60
M9(H) length: 3.036e+01um, number of vias: 12
M10(V) length: 4.020e+00um
*** Completed Phase 2 route (0:00:00.2 369.0M) ***

*** Finished all Phases (cpu=0:00:00.6 mem=369.0M) ***
Peak Memory Usage was 373.0M 
*** Finished trialRoute (cpu=0:00:00.6 mem=369.0M) ***

Extraction called for design 'AXI_master' of instances=16144 and nets=6530 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_master.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 363.980M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 369.0M, InitMEM = 369.0M)
Number of Loop : 0
Start delay calculation (mem=368.992M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=368.992M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 369.0M) ***

------------------------------------------------------------
     Summary (cpu=0.06min real=0.05min mem=369.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.455  |
|           TNS (ns):|-140.830 |
|    Violating Paths:|   201   |
|          All Paths:|  2200   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1143 (1143)    |   -0.089   |   1146 (1146)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.160%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:08, mem = 369.0M **
*info: Start fixing DRV (Mem = 368.99M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -secondPreCtsDrv -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (369.0M)
*info: 42 clock nets excluded
*info: 2 special nets excluded.
*info: 130 no-driver nets excluded.
*info: 42 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=369.0M) ***
Start fixing design rules ... (0:00:00.1 369.0M)
Done fixing design rule (0:00:00.1 369.0M)

Summary:
1 buffer added on 1 net (with 0 driver resized)

Density after buffering = 0.641639
Design contains fractional 20 cells.
default core: bins with density >  0.75 =  3.7 % ( 3 / 81 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.6, Real Time = 0:00:00.0
move report: preRPlace moves 2 insts, mean move: 0.38 um, max move: 0.38 um
	max move on inst (FE_OFC4059_n1618): (192.66, 106.59) --> (193.04, 106.59)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 2 insts, mean move: 0.38 um, max move: 0.38 um
	max move on inst (FE_OFC4059_n1618): (192.66, 106.59) --> (193.04, 106.59)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.38 um
  inst (FE_OFC4059_n1618) with max move: (192.66, 106.59) -> (193.04, 106.59)
  mean    (X+Y) =         0.38 um
Total instances moved : 2
*** cpu=0:00:00.6   mem=369.0M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Completed dpFixDRCViolation (0:00:00.8 369.0M)

Re-routed 2 nets
Extraction called for design 'AXI_master' of instances=16145 and nets=6531 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_master.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 368.992M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 369.0M, InitMEM = 369.0M)
Number of Loop : 0
Start delay calculation (mem=368.992M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:01.0 mem=368.992M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 369.0M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    1143
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    1143
*info:   Prev Max tran violations:   0
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (369.0M)
*info: 42 clock nets excluded
*info: 2 special nets excluded.
*info: 130 no-driver nets excluded.
*info: 42 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=369.0M) ***
Start fixing design rules ... (0:00:00.1 369.0M)
Done fixing design rule (0:00:00.1 369.0M)

Summary:
1 buffer added on 1 net (with 0 driver resized)

Density after buffering = 0.641702
Design contains fractional 20 cells.
default core: bins with density >  0.75 =  3.7 % ( 3 / 81 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.4, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.5   mem=369.0M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Completed dpFixDRCViolation (0:00:00.7 369.0M)

Re-routed 2 nets
Extraction called for design 'AXI_master' of instances=16146 and nets=6532 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_master.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 368.992M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 369.0M, InitMEM = 369.0M)
Number of Loop : 0
Start delay calculation (mem=368.992M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=368.992M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 369.0M) ***
*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    1143
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    1143
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:03, Mem = 368.99M).

------------------------------------------------------------
     Summary (cpu=0.04min real=0.05min mem=369.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.455  |
|           TNS (ns):|-140.830 |
|    Violating Paths:|   201   |
|          All Paths:|  2200   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1143 (1143)    |   -0.089   |   1146 (1146)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.170%
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 369.0M **
*** Timing NOT met, worst failing slack is -1.455
*** Check timing (0:00:00.0)
*** Starting optCritPath ***
*info: 42 clock nets excluded
*info: 2 special nets excluded.
*info: 130 no-driver nets excluded.
*info: 42 nets with fixed/cover wires excluded.
Design contains fractional 20 cells.
Design contains fractional 20 cells.
Density : 0.6417
Max route overflow : 0.0001
Current slack : -1.455 ns, density : 0.6417
Current slack : -1.451 ns, density : 0.6417
Current slack : -1.374 ns, density : 0.6413
Current slack : -1.359 ns, density : 0.6404
Current slack : -1.294 ns, density : 0.6405
Current slack : -1.294 ns, density : 0.6405
Current slack : -1.294 ns, density : 0.6405
Current slack : -1.294 ns, density : 0.6403
Current slack : -1.294 ns, density : 0.6402
Current slack : -1.251 ns, density : 0.6402
Current slack : -1.251 ns, density : 0.6401
Current slack : -1.251 ns, density : 0.6401
Current slack : -1.251 ns, density : 0.6401
Current slack : -1.251 ns, density : 0.6401
Current slack : -1.247 ns, density : 0.6401
Current slack : -1.247 ns, density : 0.6402
Current slack : -1.247 ns, density : 0.6405
Current slack : -1.246 ns, density : 0.6406
Current slack : -1.231 ns, density : 0.6406
Current slack : -1.231 ns, density : 0.6399
Current slack : -1.231 ns, density : 0.6385
Current slack : -1.231 ns, density : 0.6386
Current slack : -1.167 ns, density : 0.6475
Current slack : -1.167 ns, density : 0.6475
Current slack : -1.167 ns, density : 0.6475
Current slack : -1.167 ns, density : 0.6476
Current slack : -1.145 ns, density : 0.6475
Current slack : -1.145 ns, density : 0.6474
Current slack : -1.145 ns, density : 0.6474
Current slack : -1.145 ns, density : 0.6476
Current slack : -1.101 ns, density : 0.6480
Current slack : -1.101 ns, density : 0.6480
Current slack : -1.101 ns, density : 0.6480
Current slack : -1.101 ns, density : 0.6480
Current slack : -1.101 ns, density : 0.6480
Current slack : -1.101 ns, density : 0.6478
Current slack : -1.101 ns, density : 0.6478
Current slack : -1.101 ns, density : 0.6480
*** Starting refinePlace (0:00:03.4 mem=371.0M) ***
*** maximum move = 4.0um ***
*** Finished refinePlace (0:00:04.2 mem=371.0M) ***
*** Done re-routing un-routed nets (371.0M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:04.3 mem=371.0M) ***
*** Finished delays update (0:00:04.6 mem=371.0M) ***
Current slack : -1.101 ns, density : 0.6497
Current slack : -1.101 ns, density : 0.6497
Current slack : -1.101 ns, density : 0.6497
Current slack : -1.101 ns, density : 0.6497
Current slack : -1.101 ns, density : 0.6497
Current slack : -1.101 ns, density : 0.6497
Current slack : -1.101 ns, density : 0.6497
Current slack : -1.101 ns, density : 0.6497
Current slack : -1.101 ns, density : 0.6494
Current slack : -1.101 ns, density : 0.6494
Current slack : -1.101 ns, density : 0.6498
Current slack : -1.101 ns, density : 0.6498
Current slack : -1.101 ns, density : 0.6500
Current slack : -1.101 ns, density : 0.6501
Current slack : -1.101 ns, density : 0.6503
Current slack : -1.101 ns, density : 0.6502
Current slack : -1.101 ns, density : 0.6502
Current slack : -1.101 ns, density : 0.6496
Current slack : -1.101 ns, density : 0.6482
Current slack : -1.101 ns, density : 0.6481
Current slack : -1.101 ns, density : 0.6481
Current slack : -1.101 ns, density : 0.6481
Current slack : -1.101 ns, density : 0.6481
Current slack : -1.101 ns, density : 0.6481
Current slack : -1.101 ns, density : 0.6481
*** Starting refinePlace (0:00:07.7 mem=371.0M) ***
*** maximum move = 2.9um ***
*** Finished refinePlace (0:00:08.4 mem=371.0M) ***
*** Done re-routing un-routed nets (371.0M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:08.5 mem=371.0M) ***
*** Finished delays update (0:00:08.8 mem=371.0M) ***
Current slack : -1.101 ns, density : 0.6492
Current slack : -1.101 ns, density : 0.6493
Current slack : -1.101 ns, density : 0.6493
Current slack : -1.101 ns, density : 0.6492
Current slack : -1.101 ns, density : 0.6491
Current slack : -1.101 ns, density : 0.6492
Current slack : -1.096 ns, density : 0.6525
Current slack : -1.096 ns, density : 0.6525
Current slack : -1.096 ns, density : 0.6525
Current slack : -1.096 ns, density : 0.6525
Current slack : -1.096 ns, density : 0.6525
Current slack : -1.096 ns, density : 0.6525
Current slack : -1.096 ns, density : 0.6525
Current slack : -1.096 ns, density : 0.6525
Current slack : -1.096 ns, density : 0.6525
Current slack : -1.090 ns, density : 0.6523
Current slack : -1.090 ns, density : 0.6523
Current slack : -1.090 ns, density : 0.6523
Current slack : -1.090 ns, density : 0.6523
*** Starting refinePlace (0:00:10.2 mem=371.0M) ***
*** maximum move = 3.2um ***
*** Finished refinePlace (0:00:10.9 mem=371.0M) ***
*** Done re-routing un-routed nets (371.0M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:10.9 mem=371.0M) ***
*** Finished delays update (0:00:11.3 mem=371.0M) ***
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
*** Starting refinePlace (0:00:11.7 mem=371.0M) ***
*** maximum move = 0.8um ***
*** Finished refinePlace (0:00:12.4 mem=371.0M) ***
Re-routed 0 nets
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:12.4 mem=371.0M) ***
*** Finished delays update (0:00:12.8 mem=371.0M) ***
post refinePlace cleanup
post refinePlace cleanup
**WARN: (ENCOPT-3034):	Optimization process capabilities limited due to 5 assigned nets
*** Done optCritPath (0:00:13.0 371.00M) ***

------------------------------------------------------------
     Summary (cpu=0.22min real=0.22min mem=369.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.076  |
|           TNS (ns):|-111.629 |
|    Violating Paths:|   251   |
|          All Paths:|  2200   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1139 (1139)    |   -0.089   |   1142 (1142)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.246%
------------------------------------------------------------
**optDesign ... cpu = 0:00:24, real = 0:00:24, mem = 369.0M **
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing NOT met, worst failing slack is -0.733
*** Check timing (0:00:00.1)
Working on reg2reg pathgroup
*** Starting optCritPath ***
*info: 42 clock nets excluded
*info: 2 special nets excluded.
*info: 130 no-driver nets excluded.
*info: 42 nets with fixed/cover wires excluded.
Design contains fractional 20 cells.
Design contains fractional 20 cells.
Density : 0.6525
Max route overflow : 0.0001
Current slack : -0.733 ns, density : 0.6525
Current slack : -0.733 ns, density : 0.6525
Current slack : -0.733 ns, density : 0.6525
Current slack : -0.733 ns, density : 0.6523
Current slack : -0.691 ns, density : 0.6523
Current slack : -0.691 ns, density : 0.6523
Current slack : -0.691 ns, density : 0.6523
Current slack : -0.571 ns, density : 0.6527
Current slack : -0.571 ns, density : 0.6527
Current slack : -0.568 ns, density : 0.6527
Current slack : -0.549 ns, density : 0.6527
Current slack : -0.549 ns, density : 0.6528
Current slack : -0.549 ns, density : 0.6528
Current slack : -0.549 ns, density : 0.6528
Current slack : -0.549 ns, density : 0.6528
Current slack : -0.549 ns, density : 0.6528
Current slack : -0.549 ns, density : 0.6528
Current slack : -0.535 ns, density : 0.6531
Current slack : -0.535 ns, density : 0.6531
Current slack : -0.535 ns, density : 0.6531
Current slack : -0.535 ns, density : 0.6525
Current slack : -0.535 ns, density : 0.6513
Current slack : -0.535 ns, density : 0.6514
Current slack : -0.535 ns, density : 0.6525
Current slack : -0.535 ns, density : 0.6525
Current slack : -0.535 ns, density : 0.6525
Current slack : -0.522 ns, density : 0.6525
Current slack : -0.522 ns, density : 0.6525
Current slack : -0.522 ns, density : 0.6525
Current slack : -0.522 ns, density : 0.6525
Current slack : -0.522 ns, density : 0.6525
Current slack : -0.522 ns, density : 0.6525
Current slack : -0.522 ns, density : 0.6525
Current slack : -0.519 ns, density : 0.6525
Current slack : -0.519 ns, density : 0.6525
Current slack : -0.519 ns, density : 0.6525
Current slack : -0.519 ns, density : 0.6525
Current slack : -0.519 ns, density : 0.6525
Current slack : -0.519 ns, density : 0.6525
Current slack : -0.519 ns, density : 0.6525
Current slack : -0.519 ns, density : 0.6525
Current slack : -0.519 ns, density : 0.6525
Current slack : -0.519 ns, density : 0.6525
Current slack : -0.519 ns, density : 0.6526
Current slack : -0.519 ns, density : 0.6526
Current slack : -0.519 ns, density : 0.6526
Current slack : -0.519 ns, density : 0.6526
Current slack : -0.517 ns, density : 0.6526
Current slack : -0.517 ns, density : 0.6526
Current slack : -0.517 ns, density : 0.6520
Current slack : -0.517 ns, density : 0.6520
Current slack : -0.517 ns, density : 0.6520
Current slack : -0.517 ns, density : 0.6520
Current slack : -0.517 ns, density : 0.6520
Current slack : -0.517 ns, density : 0.6520
Current slack : -0.517 ns, density : 0.6520
Current slack : -0.517 ns, density : 0.6520
Current slack : -0.517 ns, density : 0.6519
Current slack : -0.517 ns, density : 0.6519
Current slack : -0.517 ns, density : 0.6520
Current slack : -0.517 ns, density : 0.6520
Current slack : -0.517 ns, density : 0.6520
Current slack : -0.517 ns, density : 0.6520
Current slack : -0.517 ns, density : 0.6520
Current slack : -0.517 ns, density : 0.6520
Current slack : -0.517 ns, density : 0.6520
Current slack : -0.517 ns, density : 0.6520
Current slack : -0.517 ns, density : 0.6520
*** Starting refinePlace (0:00:04.3 mem=371.0M) ***
*** maximum move = 3.6um ***
*** Finished refinePlace (0:00:05.1 mem=371.0M) ***
*** Done re-routing un-routed nets (371.0M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:05.1 mem=371.0M) ***
*** Finished delays update (0:00:05.5 mem=371.0M) ***
Current slack : -0.514 ns, density : 0.6537
Current slack : -0.514 ns, density : 0.6537
Current slack : -0.514 ns, density : 0.6537
Current slack : -0.514 ns, density : 0.6537
*** Starting refinePlace (0:00:05.8 mem=371.0M) ***
*** maximum move = 0.8um ***
*** Finished refinePlace (0:00:06.6 mem=371.0M) ***
*** Starting trialRoute (mem=371.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 42
There are 42 nets with 1 extra space.
routingBox: (0 0) (508780 500180)
coreBox:    (40280 40280) (468780 460180)
There are 42 prerouted nets with extraSpace.
Number of multi-gpin terms=53, multi-gpins=143, moved blk term=0/0

Phase 1a route (0:00:00.0 371.0M):
Est net length = 1.741e+05um = 8.175e+04H + 9.233e+04V
Usage: (15.6%H 17.2%V) = (9.703e+04um 1.489e+05um) = (96153 61757)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 1 = 0 (0.00% H) + 1 (0.01% V)

Phase 1b route (0:00:00.0 371.0M):
Usage: (15.5%H 17.2%V) = (9.682e+04um 1.489e+05um) = (95946 61749)
Overflow: 1 = 0 (0.00% H) + 1 (0.01% V)

Phase 1c route (0:00:00.0 371.0M):
Usage: (15.5%H 17.2%V) = (9.676e+04um 1.489e+05um) = (95881 61746)
Overflow: 1 = 0 (0.00% H) + 1 (0.01% V)

Phase 1d route (0:00:00.0 371.0M):
Usage: (15.5%H 17.2%V) = (9.676e+04um 1.489e+05um) = (95881 61746)
Overflow: 1 = 0 (0.00% H) + 1 (0.01% V)

Phase 1e route (0:00:00.0 371.0M):
Usage: (15.5%H 17.2%V) = (9.676e+04um 1.489e+05um) = (95881 61746)
Overflow: 1 = 0 (0.00% H) + 1 (0.01% V)

Usage: (15.5%H 17.2%V) = (9.676e+04um 1.489e+05um) = (95881 61746)
Overflow: 1 = 0 (0.00% H) + 1 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	0	 0.00%	5	 0.02%
  1:	0	 0.00%	18	 0.07%
  2:	0	 0.00%	29	 0.11%
  3:	0	 0.00%	67	 0.26%
  4:	0	 0.00%	609	 2.32%
  5:	0	 0.00%	698	 2.66%
  6:	1	 0.00%	823	 3.14%
  7:	1	 0.00%	1390	 5.30%
  8:	7	 0.03%	1992	 7.60%
  9:	42	 0.16%	2410	 9.19%
 10:	56	 0.21%	3261	12.44%
 11:	296	 1.13%	3325	12.68%
 12:	1148	 4.38%	3884	14.82%
 13:	1190	 4.54%	3218	12.28%
 14:	717	 2.74%	1689	 6.44%
 15:	1060	 4.04%	992	 3.78%
 16:	791	 3.02%	636	 2.43%
 17:	1409	 5.37%	60	 0.23%
 18:	1729	 6.60%	0	 0.00%
 19:	2478	 9.45%	0	 0.00%
 20:	15290	58.33%	1108	 4.23%

Global route (cpu=0.1s real=0.0s 371.0M)
Phase 1l route (0:00:00.2 371.0M):
There are 42 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (15.8%H 17.7%V) = (9.868e+04um 1.528e+05um) = (97574 63383)
Overflow: 1 = 0 (0.00% H) + 1 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	0	 0.00%	7	 0.03%
  1:	0	 0.00%	19	 0.07%
  2:	0	 0.00%	35	 0.13%
  3:	0	 0.00%	103	 0.39%
  4:	0	 0.00%	625	 2.38%
  5:	0	 0.00%	758	 2.89%
  6:	1	 0.00%	873	 3.33%
  7:	1	 0.00%	1416	 5.40%
  8:	10	 0.04%	1973	 7.53%
  9:	41	 0.16%	2412	 9.20%
 10:	64	 0.24%	3233	12.33%
 11:	310	 1.18%	3267	12.46%
 12:	1146	 4.37%	3852	14.69%
 13:	1230	 4.69%	3185	12.15%
 14:	727	 2.77%	1678	 6.40%
 15:	1089	 4.15%	983	 3.75%
 16:	806	 3.07%	628	 2.40%
 17:	1424	 5.43%	59	 0.23%
 18:	1769	 6.75%	1	 0.00%
 19:	2438	 9.30%	3	 0.01%
 20:	15159	57.83%	1104	 4.21%



*** Completed Phase 1 route (0:00:00.4 371.0M) ***


Total length: 1.861e+05um, number of vias: 37947
M1(H) length: 1.007e+03um, number of vias: 17271
M2(V) length: 6.422e+04um, number of vias: 16124
M3(H) length: 7.859e+04um, number of vias: 3279
M4(V) length: 2.924e+04um, number of vias: 604
M5(H) length: 5.740e+03um, number of vias: 351
M6(V) length: 6.920e+03um, number of vias: 155
M7(H) length: 2.359e+02um, number of vias: 91
M8(V) length: 8.239e+01um, number of vias: 60
M9(H) length: 3.036e+01um, number of vias: 12
M10(V) length: 4.020e+00um
*** Completed Phase 2 route (0:00:00.2 371.0M) ***

*** Finished all Phases (cpu=0:00:00.6 mem=371.0M) ***
Peak Memory Usage was 375.0M 
*** Finished trialRoute (cpu=0:00:00.6 mem=371.0M) ***

**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:07.2 mem=371.0M) ***
*** Finished delays update (0:00:07.6 mem=371.0M) ***
post refinePlace cleanup
post refinePlace cleanup
**WARN: (ENCOPT-3034):	Optimization process capabilities limited due to 4 assigned nets
*** Done optCritPath (0:00:07.8 371.00M) ***

*info: reporting timing for user-set pathgroup(s)

------------------------------------------------------------
     Summary (cpu=0.13min real=0.13min mem=369.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.606  |
|           TNS (ns):| -29.513 |
|    Violating Paths:|   109   |
|          All Paths:|  2200   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1144 (1144)    |   -0.090   |   1147 (1147)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.379%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:32, real = 0:00:32, mem = 369.0M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:32, real = 0:00:32, mem = 369.0M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.127  | -0.606  | -1.127  |  0.134  | -0.121  |   N/A   |
|           TNS (ns):|-113.824 | -29.514 |-110.281 |  0.000  | -3.544  |   N/A   |
|    Violating Paths:|   254   |   109   |   181   |    0    |   73    |   N/A   |
|          All Paths:|  2200   |   793   |  1391   |   566   |   537   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1144 (1144)    |   -0.090   |   1147 (1147)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.379%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:33, real = 0:00:33, mem = 369.0M **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*** Finished optDesign ***
<CMD_INTERNAL> initECO ./ipo1.txt
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD_INTERNAL> endECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.2.ipo1
<CMD> createClockTreeSpec -output encounter.cts -bufFootprint buf -invFootprint inv
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts -bufFootprint buf -invFootprint inv 
**WARN: (ENCCK-7001):	Option '-bufFootprint' for command 'createClockTreeSpec' is obsolete. Use '-bufferList' option as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use '-bufferList'.
**WARN: (ENCCK-412):	-bufFootprint is ignored in createClockTreeSpec since in this release the buffer footprint name is automatically generated and provided to this command. If you want to specify a specific list of cells to be used by CTS, please use -bufferList option.
**WARN: (ENCCK-7001):	Option '-invFootprint' for command 'createClockTreeSpec' is obsolete. Use '-bufferList' option as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use '-bufferList'.
**WARN: (ENCCK-415):	-invFootprint is ignored in createClockTreeSpec while dbgGPSAutoCellFunction is set.
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.0921863(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.129341(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.210491(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.268112(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.0921863(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.129341(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.210491(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.268112(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=369.0M) ***
*** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=369.0M) ***
<CMD> specifyClockTree -clkfile encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCCK-3217):	'specifyClockTree -clkfile' is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use 'specifyClockTree -file'.

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock clks.clk has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=369.0M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 368.992M)

Start to trace clock trees ...
*** Begin Tracer (mem=369.0M) ***
**WARN: (ENCCK-767):	Find clock buffer FECTS_clks_clk___L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock clks.clk has been synthesized.
*** End Tracer (mem=369.0M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.1, real=0:00:00.0, mem=369.0M) ***
<CMD> trialRoute -highEffort -guide cts.rguide
*** Starting trialRoute (mem=369.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -highEffort -handlePreroute -keepMarkedOptRoutes -guide cts.rguide -noPinGuide

Nr of prerouted/Fixed nets = 42
There are 42 nets with 1 extra space.
routingBox: (0 0) (508780 500180)
coreBox:    (40280 40280) (468780 460180)
There are 42 prerouted nets with extraSpace.

Phase 0 route (using Routing Guide) (0:00:00.0 369.0M):
Number of multi-gpin terms=53, multi-gpins=143, moved blk term=0/0

Phase 1a route (0:00:00.0 369.0M):
Est net length = 1.741e+05um = 8.175e+04H + 9.233e+04V
Usage: (15.6%H 17.2%V) = (9.703e+04um 1.489e+05um) = (96153 61757)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 1 = 0 (0.00% H) + 1 (0.01% V)

Phase 1b route (0:00:00.0 369.0M):
Usage: (15.5%H 17.2%V) = (9.682e+04um 1.489e+05um) = (95946 61749)
Overflow: 1 = 0 (0.00% H) + 1 (0.01% V)

Phase 1c route (0:00:00.0 369.0M):
Usage: (15.5%H 17.2%V) = (9.676e+04um 1.489e+05um) = (95881 61746)
Overflow: 1 = 0 (0.00% H) + 1 (0.01% V)

Phase 1d route (0:00:00.0 369.0M):
Usage: (15.5%H 17.2%V) = (9.676e+04um 1.489e+05um) = (95881 61746)
Overflow: 1 = 0 (0.00% H) + 1 (0.01% V)

Phase 1e route (0:00:00.0 369.0M):
Usage: (15.5%H 17.2%V) = (9.676e+04um 1.489e+05um) = (95881 61746)
Overflow: 1 = 0 (0.00% H) + 1 (0.01% V)

Usage: (15.5%H 17.2%V) = (9.676e+04um 1.489e+05um) = (95881 61746)
Overflow: 1 = 0 (0.00% H) + 1 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	0	 0.00%	5	 0.02%
  1:	0	 0.00%	18	 0.07%
  2:	0	 0.00%	29	 0.11%
  3:	0	 0.00%	67	 0.26%
  4:	0	 0.00%	609	 2.32%
  5:	0	 0.00%	698	 2.66%
  6:	1	 0.00%	823	 3.14%
  7:	1	 0.00%	1390	 5.30%
  8:	7	 0.03%	1992	 7.60%
  9:	42	 0.16%	2410	 9.19%
 10:	56	 0.21%	3261	12.44%
 11:	296	 1.13%	3325	12.68%
 12:	1148	 4.38%	3884	14.82%
 13:	1190	 4.54%	3218	12.28%
 14:	717	 2.74%	1689	 6.44%
 15:	1060	 4.04%	992	 3.78%
 16:	791	 3.02%	636	 2.43%
 17:	1409	 5.37%	60	 0.23%
 18:	1729	 6.60%	0	 0.00%
 19:	2478	 9.45%	0	 0.00%
 20:	15290	58.33%	1108	 4.23%

Global route (cpu=0.2s real=1.0s 369.0M)
Phase 1l route (0:00:00.2 369.0M):
There are 42 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (15.8%H 17.7%V) = (9.868e+04um 1.528e+05um) = (97574 63383)
Overflow: 1 = 0 (0.00% H) + 1 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	0	 0.00%	7	 0.03%
  1:	0	 0.00%	19	 0.07%
  2:	0	 0.00%	35	 0.13%
  3:	0	 0.00%	103	 0.39%
  4:	0	 0.00%	625	 2.38%
  5:	0	 0.00%	758	 2.89%
  6:	1	 0.00%	873	 3.33%
  7:	1	 0.00%	1416	 5.40%
  8:	10	 0.04%	1973	 7.53%
  9:	41	 0.16%	2412	 9.20%
 10:	64	 0.24%	3233	12.33%
 11:	310	 1.18%	3267	12.46%
 12:	1146	 4.37%	3852	14.69%
 13:	1230	 4.69%	3185	12.15%
 14:	727	 2.77%	1678	 6.40%
 15:	1089	 4.15%	983	 3.75%
 16:	806	 3.07%	628	 2.40%
 17:	1424	 5.43%	59	 0.23%
 18:	1769	 6.75%	1	 0.00%
 19:	2438	 9.30%	3	 0.01%
 20:	15159	57.83%	1104	 4.21%



*** Completed Phase 1 route (0:00:00.4 369.0M) ***


Total length: 1.861e+05um, number of vias: 37947
M1(H) length: 1.007e+03um, number of vias: 17271
M2(V) length: 6.422e+04um, number of vias: 16124
M3(H) length: 7.859e+04um, number of vias: 3279
M4(V) length: 2.924e+04um, number of vias: 604
M5(H) length: 5.740e+03um, number of vias: 351
M6(V) length: 6.920e+03um, number of vias: 155
M7(H) length: 2.359e+02um, number of vias: 91
M8(V) length: 8.239e+01um, number of vias: 60
M9(H) length: 3.036e+01um, number of vias: 12
M10(V) length: 4.020e+00um
*** Completed Phase 2 route (0:00:00.2 369.0M) ***

*** Finished all Phases (cpu=0:00:00.6 mem=369.0M) ***
Peak Memory Usage was 373.0M 
*** Finished trialRoute (cpu=0:00:00.6 mem=369.0M) ***

<CMD> extractRC
Extraction called for design 'AXI_master' of instances=16392 and nets=6778 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_master.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 363.980M)
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clks.clk' ...
.
Total number of adjacent register pair is 18845.

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 793
Nr. of Buffer                  : 41
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): pfifo_datain_1_d_reg[48]/CLK 303.1(ps)
Min trig. edge delay at sink(R): haddr1_d_reg[30]/CLK 221.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 221.4~303.1(ps)        0~10(ps)            
Fall Phase Delay               : 227.1~302.6(ps)        0~10(ps)            
Trig. Edge Skew                : 81.7(ps)               108(ps)             
Rise Skew                      : 81.7(ps)               
Fall Skew                      : 75.5(ps)               
Max. Rise Buffer Tran.         : 122.4(ps)              200(ps)             
Max. Fall Buffer Tran.         : 102.8(ps)              200(ps)             
Max. Rise Sink Tran.           : 218.1(ps)              200(ps)             
Max. Fall Sink Tran.           : 187.6(ps)              200(ps)             
Min. Rise Buffer Tran.         : 62.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 54.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 86.4(ps)               0(ps)               
Min. Fall Sink Tran.           : 80.4(ps)               0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 18845                  

Max. Local Skew                : 73(ps)                 
  haddr0_d_reg[26]/CLK(R)->
  link_addr_0_fifo/data_mem_reg[0][16]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.2)


*** End reportClockTree (cpu=0:00:00.2, real=0:00:00.0, mem=372.5M) ***
<CMD> reportClockTree -postRoute -report report.post_troute.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -report report.post_troute.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 793
Nr. of Buffer                  : 41
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): pfifo_datain_1_d_reg[48]/CLK 303.1(ps)
Min trig. edge delay at sink(R): haddr1_d_reg[30]/CLK 221.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 221.4~303.1(ps)        0~10(ps)            
Fall Phase Delay               : 227.1~302.6(ps)        0~10(ps)            
Trig. Edge Skew                : 81.7(ps)               108(ps)             
Rise Skew                      : 81.7(ps)               
Fall Skew                      : 75.5(ps)               
Max. Rise Buffer Tran.         : 122.4(ps)              200(ps)             
Max. Fall Buffer Tran.         : 102.8(ps)              200(ps)             
Max. Rise Sink Tran.           : 218.1(ps)              200(ps)             
Max. Fall Sink Tran.           : 187.6(ps)              200(ps)             
Min. Rise Buffer Tran.         : 62.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 54.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 86.4(ps)               0(ps)               
Min. Fall Sink Tran.           : 80.4(ps)               0(ps)               


Generating Clock Analysis Report report.post_troute.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=372.5M) ***
<CMD> setAnalysisMode -setup -async -skew -autoDetectClockTree
**WARN: (ENCTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
**WARN: (ENCTCM-70):	Option "-async" for command setAnalysisMode is obsolete and has been replaced by "-asyncChecks async". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-asyncChecks async".
**WARN: (ENCTCM-70):	Option "-skew" for command setAnalysisMode is obsolete and has been replaced by "-skew true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-skew true".
**WARN: (ENCTCM-70):	Option "-autoDetectClockTree" for command setAnalysisMode is obsolete and has been replaced by "-clockPropagation autoDetectClockTree". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-clockPropagation autoDetectClockTree".
**WARN: (ENCSYC-1870):	setAnalysisMode -clockPropagation autoDetectClockTree not supported in CTE timing mode, mapping it to setAnalysisMode -clockPropagation sdcControl
{DETAILMESSAGE}<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.3.cts
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 369.7M, InitMEM = 369.7M)
Number of Loop : 0
Start delay calculation (mem=369.742M)...
Delay calculation completed. (cpu=0:00:00.3 real=0:00:00.0 mem=369.742M 0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 369.7M) ***
<CMD> setOptMode -highEffort -fixDrc -addPortAsNeeded -incrTrialRoute -restruct -topomap
**WARN: (ENCTCM-70):	Option "-fixDrc" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
**WARN: (ENCTCM-70):	Option "-restruct" for command setOptMode is obsolete and has been replaced by "-restruct true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-restruct true".
**WARN: (ENCTCM-70):	Option "-topomap" for command setOptMode is obsolete and has been replaced by "-topoMap true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-topoMap true".
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 369.7M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath true
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=364.0M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=364.0M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.866  |
|           TNS (ns):|-120.534 |
|    Violating Paths:|   303   |
|          All Paths:|  2200   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1144 (1144)    |   -0.090   |   1147 (1147)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.379%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 369.0M **
*** Starting optimizing excluded clock nets MEM= 369.0M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 369.0M) ***
*** Starting optimizing excluded clock nets MEM= 369.0M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 369.0M) ***
************ Recovering area ***************
Info: 42 nets with fixed/cover wires excluded.
Info: 42 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 65.379% **

*** starting 1-st reclaim pass: 5427 instances 
*** starting 2-nd reclaim pass: 5323 instances 
*** starting 3-rd reclaim pass: 1156 instances 
*** starting 4-th reclaim pass: 184 instances 
*** starting 5-th reclaim pass: 10 instances 


** Area Reclaim Summary: Buffer Deletion = 99 Declone = 5 Downsize = 367 **
** Density Change = 0.353% **
** Density after area reclaim = 65.025% **
*** Finished Area Reclaim (0:00:01.1) ***
Design contains fractional 20 cells.
Design contains fractional 20 cells.
density before resizing = 65.025%
Design contains fractional 20 cells.
* summary of transition time violation fixes:
*summary:      1 instance  changed cell type
density after resizing = 65.026%
Design contains fractional 20 cells.
default core: bins with density >  0.75 =  3.7 % ( 3 / 81 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.6, Real Time = 0:00:00.0
move report: preRPlace moves 143 insts, mean move: 0.44 um, max move: 2.47 um
	max move on inst (FILL_5300): (62.32, 180.69) --> (62.32, 178.22)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 143 insts, mean move: 0.44 um, max move: 2.47 um
	max move on inst (FILL_5300): (62.32, 180.69) --> (62.32, 178.22)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         1.14 um
  inst (U3767) with max move: (105.64, 155.99) -> (104.5, 155.99)
  mean    (X+Y) =         0.42 um
Total instances moved : 93
*** cpu=0:00:00.6   mem=369.0M  mem(used)=0.0M***
*** Starting trialRoute (mem=369.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 42
There are 42 nets with 1 extra space.
routingBox: (0 0) (508780 500180)
coreBox:    (40280 40280) (468780 460180)
There are 42 prerouted nets with extraSpace.
Number of multi-gpin terms=53, multi-gpins=143, moved blk term=0/0

Phase 1a route (0:00:00.0 369.0M):
Est net length = 1.738e+05um = 8.163e+04H + 9.219e+04V
Usage: (15.5%H 17.2%V) = (9.684e+04um 1.483e+05um) = (95955 61505)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 1 = 0 (0.00% H) + 1 (0.01% V)

Phase 1b route (0:00:00.0 369.0M):
Usage: (15.5%H 17.2%V) = (9.664e+04um 1.483e+05um) = (95751 61497)
Overflow: 1 = 0 (0.00% H) + 1 (0.01% V)

Phase 1c route (0:00:00.0 369.0M):
Usage: (15.5%H 17.2%V) = (9.657e+04um 1.483e+05um) = (95682 61494)
Overflow: 1 = 0 (0.00% H) + 1 (0.01% V)

Phase 1d route (0:00:00.0 369.0M):
Usage: (15.5%H 17.2%V) = (9.657e+04um 1.483e+05um) = (95682 61494)
Overflow: 1 = 0 (0.00% H) + 1 (0.01% V)

Phase 1e route (0:00:00.0 369.0M):
Usage: (15.5%H 17.2%V) = (9.657e+04um 1.483e+05um) = (95682 61494)
Overflow: 1 = 0 (0.00% H) + 1 (0.01% V)

Usage: (15.5%H 17.2%V) = (9.657e+04um 1.483e+05um) = (95682 61494)
Overflow: 1 = 0 (0.00% H) + 1 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	0	 0.00%	5	 0.02%
  1:	0	 0.00%	19	 0.07%
  2:	0	 0.00%	25	 0.10%
  3:	0	 0.00%	65	 0.25%
  4:	0	 0.00%	612	 2.33%
  5:	1	 0.00%	700	 2.67%
  6:	0	 0.00%	805	 3.07%
  7:	2	 0.01%	1403	 5.35%
  8:	9	 0.03%	1977	 7.54%
  9:	43	 0.16%	2424	 9.25%
 10:	54	 0.21%	3213	12.26%
 11:	293	 1.12%	3314	12.64%
 12:	1142	 4.36%	3928	14.98%
 13:	1200	 4.58%	3208	12.24%
 14:	701	 2.67%	1725	 6.58%
 15:	1076	 4.10%	959	 3.66%
 16:	774	 2.95%	664	 2.53%
 17:	1409	 5.37%	60	 0.23%
 18:	1716	 6.55%	0	 0.00%
 19:	2436	 9.29%	0	 0.00%
 20:	15359	58.59%	1108	 4.23%

Global route (cpu=0.1s real=1.0s 369.0M)
Phase 1l route (0:00:00.2 369.0M):
There are 42 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (15.8%H 17.6%V) = (9.849e+04um 1.522e+05um) = (97362 63131)
Overflow: 1 = 0 (0.00% H) + 1 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	0	 0.00%	6	 0.02%
  1:	0	 0.00%	21	 0.08%
  2:	0	 0.00%	29	 0.11%
  3:	0	 0.00%	97	 0.37%
  4:	0	 0.00%	632	 2.41%
  5:	1	 0.00%	756	 2.88%
  6:	0	 0.00%	858	 3.27%
  7:	2	 0.01%	1438	 5.49%
  8:	9	 0.03%	1954	 7.45%
  9:	47	 0.18%	2427	 9.26%
 10:	62	 0.24%	3201	12.21%
 11:	301	 1.15%	3227	12.31%
 12:	1152	 4.39%	3901	14.88%
 13:	1232	 4.70%	3183	12.14%
 14:	719	 2.74%	1711	 6.53%
 15:	1086	 4.14%	950	 3.62%
 16:	788	 3.01%	656	 2.50%
 17:	1449	 5.53%	59	 0.23%
 18:	1739	 6.63%	1	 0.00%
 19:	2389	 9.11%	3	 0.01%
 20:	15239	58.13%	1104	 4.21%



*** Completed Phase 1 route (0:00:00.4 369.0M) ***


Total length: 1.857e+05um, number of vias: 37574
M1(H) length: 9.976e+02um, number of vias: 17063
M2(V) length: 6.383e+04um, number of vias: 15937
M3(H) length: 7.845e+04um, number of vias: 3318
M4(V) length: 2.951e+04um, number of vias: 594
M5(H) length: 5.795e+03um, number of vias: 344
M6(V) length: 6.794e+03um, number of vias: 155
M7(H) length: 2.356e+02um, number of vias: 91
M8(V) length: 8.239e+01um, number of vias: 60
M9(H) length: 3.036e+01um, number of vias: 12
M10(V) length: 4.020e+00um
*** Completed Phase 2 route (0:00:00.2 369.0M) ***

*** Finished all Phases (cpu=0:00:00.6 mem=369.0M) ***
Peak Memory Usage was 373.0M 
*** Finished trialRoute (cpu=0:00:00.7 mem=369.0M) ***

Extraction called for design 'AXI_master' of instances=16288 and nets=6674 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_master.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 363.980M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 369.0M, InitMEM = 369.0M)
Number of Loop : 0
Start delay calculation (mem=368.992M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:01.0 mem=368.992M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 369.0M) ***

------------------------------------------------------------
     Summary (cpu=0.05min real=0.07min mem=369.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.204  |
|           TNS (ns):| -91.222 |
|    Violating Paths:|   229   |
|          All Paths:|  2200   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1145 (1145)    |   -0.090   |   1148 (1148)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.026%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 369.0M **
*info: Start fixing DRV (Mem = 368.99M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (369.0M)
*info: 42 clock nets excluded
*info: 2 special nets excluded.
*info: 130 no-driver nets excluded.
*info: 42 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=369.0M) ***
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.650263
Start fixing design rules ... (0:00:00.1 369.0M)
Done fixing design rule (0:00:00.1 369.0M)

Summary:
3 buffers added on 3 nets (with 0 driver resized)

Density after buffering = 0.650388
Design contains fractional 20 cells.
default core: bins with density >  0.75 =  3.7 % ( 3 / 81 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.6, Real Time = 0:00:01.0
move report: preRPlace moves 5 insts, mean move: 0.46 um, max move: 0.76 um
	max move on inst (U4801): (102.98, 170.81) --> (102.22, 170.81)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 5 insts, mean move: 0.46 um, max move: 0.76 um
	max move on inst (U4801): (102.98, 170.81) --> (102.22, 170.81)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.76 um
  inst (U4801) with max move: (102.98, 170.81) -> (102.22, 170.81)
  mean    (X+Y) =         0.46 um
Total instances moved : 5
*** cpu=0:00:00.6   mem=369.0M  mem(used)=0.0M***
Ripped up 0 affected routes.

Re-routing 0 un-routed nets (0:00:00.9 369.0M)
Total net count = 6677; Percent unrouted = 0.0
Done re-routing un-routed nets (0:00:00.9 369.0M)
*** Completed dpFixDRCViolation (0:00:00.9 369.0M)

Extraction called for design 'AXI_master' of instances=16291 and nets=6677 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_master.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 368.992M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 369.0M, InitMEM = 369.0M)
Number of Loop : 0
Start delay calculation (mem=368.992M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=368.992M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 369.0M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    1144
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    1145
*info:   Prev Max tran violations:   0
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (369.0M)
*info: 42 clock nets excluded
*info: 2 special nets excluded.
*info: 130 no-driver nets excluded.
*info: 42 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=369.0M) ***
Start fixing design rules ... (0:00:00.1 369.0M)
Done fixing design rule (0:00:00.2 369.0M)

Summary:
3 buffers added on 3 nets (with 0 driver resized)

Density after buffering = 0.650576
Design contains fractional 20 cells.
default core: bins with density >  0.75 =  3.7 % ( 3 / 81 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.5, Real Time = 0:00:01.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.5   mem=369.0M  mem(used)=0.0M***
Ripped up 0 affected routes.

Re-routing 3 un-routed nets (0:00:00.8 369.0M)
Total net count = 6680; Percent unrouted = 0.0
Done re-routing un-routed nets (0:00:00.8 369.0M)
*** Completed dpFixDRCViolation (0:00:00.8 369.0M)

Extraction called for design 'AXI_master' of instances=16294 and nets=6680 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_master.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 368.992M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 369.0M, InitMEM = 369.0M)
Number of Loop : 0
Start delay calculation (mem=368.992M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=368.992M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 369.0M) ***
*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    1144
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    1144
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:03, Mem = 368.99M).

------------------------------------------------------------
     Summary (cpu=0.04min real=0.03min mem=369.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.204  |
|           TNS (ns):| -93.655 |
|    Violating Paths:|   231   |
|          All Paths:|  2200   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1144 (1144)    |   -0.090   |   1147 (1147)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.058%
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 369.0M **
*** Starting optCritPath ***
*info: 42 clock nets excluded
*info: 2 special nets excluded.
*info: 130 no-driver nets excluded.
*info: 42 nets with fixed/cover wires excluded.
Design contains fractional 20 cells.
Design contains fractional 20 cells.
Density : 0.6506
Max route overflow : 0.0001
Current slack : -2.204 ns, density : 0.6506
Current slack : -2.204 ns, density : 0.6506
Current slack : -2.204 ns, density : 0.6506
Current slack : -2.204 ns, density : 0.6505
Current slack : -2.197 ns, density : 0.6505
Current slack : -2.197 ns, density : 0.6505
Current slack : -2.197 ns, density : 0.6505
Current slack : -1.793 ns, density : 0.6505
Current slack : -1.793 ns, density : 0.6505
Current slack : -1.756 ns, density : 0.6505
Current slack : -1.788 ns, density : 0.6505
Current slack : -1.724 ns, density : 0.6507
Current slack : -1.724 ns, density : 0.6507
Current slack : -1.724 ns, density : 0.6507
Current slack : -1.724 ns, density : 0.6507
Current slack : -1.648 ns, density : 0.6510
Current slack : -1.648 ns, density : 0.6510
Current slack : -1.563 ns, density : 0.6512
Current slack : -1.563 ns, density : 0.6512
Current slack : -1.538 ns, density : 0.6512
Current slack : -1.456 ns, density : 0.6513
Current slack : -1.440 ns, density : 0.6515
Current slack : -1.433 ns, density : 0.6515
Current slack : -1.433 ns, density : 0.6515
Current slack : -1.422 ns, density : 0.6515
Current slack : -1.419 ns, density : 0.6515
Current slack : -1.419 ns, density : 0.6515
Current slack : -1.419 ns, density : 0.6515
Current slack : -1.419 ns, density : 0.6515
Current slack : -1.391 ns, density : 0.6515
Current slack : -1.379 ns, density : 0.6515
Current slack : -1.376 ns, density : 0.6517
Current slack : -1.363 ns, density : 0.6519
*** Starting refinePlace (0:00:02.9 mem=371.0M) ***
*** maximum move = 4.4um ***
*** Finished refinePlace (0:00:03.8 mem=371.0M) ***
*** Done re-routing un-routed nets (371.0M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:03.8 mem=371.0M) ***
*** Finished delays update (0:00:04.2 mem=371.0M) ***
Current slack : -1.361 ns, density : 0.6521
Current slack : -1.357 ns, density : 0.6522
Current slack : -1.356 ns, density : 0.6522
Current slack : -1.356 ns, density : 0.6521
Current slack : -1.307 ns, density : 0.6506
Current slack : -1.307 ns, density : 0.6509
Current slack : -1.290 ns, density : 0.6552
Current slack : -1.290 ns, density : 0.6552
Current slack : -1.290 ns, density : 0.6552
Current slack : -1.290 ns, density : 0.6552
Current slack : -1.290 ns, density : 0.6552
Current slack : -1.290 ns, density : 0.6552
Current slack : -1.290 ns, density : 0.6552
Current slack : -1.287 ns, density : 0.6552
Current slack : -1.289 ns, density : 0.6550
Current slack : -1.289 ns, density : 0.6550
Current slack : -1.289 ns, density : 0.6550
Current slack : -1.289 ns, density : 0.6550
Current slack : -1.289 ns, density : 0.6550
Current slack : -1.289 ns, density : 0.6550
Current slack : -1.289 ns, density : 0.6551
Current slack : -1.289 ns, density : 0.6550
Current slack : -1.289 ns, density : 0.6548
Current slack : -1.289 ns, density : 0.6548
Current slack : -1.290 ns, density : 0.6552
Current slack : -1.261 ns, density : 0.6553
Current slack : -1.261 ns, density : 0.6555
Current slack : -1.261 ns, density : 0.6556
Current slack : -1.261 ns, density : 0.6559
Current slack : -1.261 ns, density : 0.6560
Current slack : -1.256 ns, density : 0.6560
Current slack : -1.256 ns, density : 0.6556
Current slack : -1.257 ns, density : 0.6546
Current slack : -1.257 ns, density : 0.6546
Current slack : -1.257 ns, density : 0.6546
*** Starting refinePlace (0:00:07.6 mem=371.0M) ***
*** maximum move = 4.4um ***
*** Finished refinePlace (0:00:08.6 mem=371.0M) ***
*** Done re-routing un-routed nets (371.0M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:08.6 mem=371.0M) ***
*** Finished delays update (0:00:09.0 mem=371.0M) ***
Current slack : -1.249 ns, density : 0.6561
Current slack : -1.249 ns, density : 0.6561
Current slack : -1.249 ns, density : 0.6561
Current slack : -1.249 ns, density : 0.6561
Current slack : -1.345 ns, density : 0.6561
Current slack : -1.334 ns, density : 0.6560
Current slack : -1.334 ns, density : 0.6560
Current slack : -1.334 ns, density : 0.6560
Current slack : -1.334 ns, density : 0.6557
Current slack : -1.334 ns, density : 0.6558
Current slack : -1.332 ns, density : 0.6572
Current slack : -1.332 ns, density : 0.6572
Current slack : -1.332 ns, density : 0.6572
Current slack : -1.332 ns, density : 0.6572
Current slack : -1.332 ns, density : 0.6572
Current slack : -1.332 ns, density : 0.6572
Current slack : -1.332 ns, density : 0.6572
Current slack : -1.332 ns, density : 0.6572
Current slack : -1.332 ns, density : 0.6573
Current slack : -1.322 ns, density : 0.6572
Current slack : -1.322 ns, density : 0.6573
Current slack : -1.322 ns, density : 0.6573
Current slack : -1.322 ns, density : 0.6573
Current slack : -1.322 ns, density : 0.6573
Current slack : -1.322 ns, density : 0.6573
Current slack : -1.322 ns, density : 0.6573
Current slack : -1.322 ns, density : 0.6573
Current slack : -1.322 ns, density : 0.6571
Current slack : -1.322 ns, density : 0.6571
Current slack : -1.322 ns, density : 0.6572
Current slack : -1.322 ns, density : 0.6572
Current slack : -1.322 ns, density : 0.6572
*** Starting refinePlace (0:00:11.0 mem=371.0M) ***
*** maximum move = 4.0um ***
*** Finished refinePlace (0:00:11.9 mem=371.0M) ***
*** Done re-routing un-routed nets (371.0M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:11.9 mem=371.0M) ***
*** Finished delays update (0:00:12.2 mem=371.0M) ***
post refinePlace cleanup
post refinePlace cleanup
**WARN: (ENCOPT-3034):	Optimization process capabilities limited due to 5 assigned nets
*** Done optCritPath (0:00:12.5 371.00M) ***

------------------------------------------------------------
     Summary (cpu=0.21min real=0.20min mem=369.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.322  |
|           TNS (ns):|-113.245 |
|    Violating Paths:|   367   |
|          All Paths:|  2200   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1146 (1146)    |   -0.090   |   1149 (1149)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.764%
------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:19, mem = 369.0M **
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing NOT met, worst failing slack is -1.084
*** Check timing (0:00:00.1)
Working on reg2reg pathgroup
*** Starting optCritPath ***
*info: 42 clock nets excluded
*info: 2 special nets excluded.
*info: 130 no-driver nets excluded.
*info: 42 nets with fixed/cover wires excluded.
Design contains fractional 20 cells.
Design contains fractional 20 cells.
Density : 0.6576
Max route overflow : 0.0001
Current slack : -1.084 ns, density : 0.6576
Current slack : -1.084 ns, density : 0.6576
Current slack : -1.084 ns, density : 0.6576
Current slack : -1.084 ns, density : 0.6575
Current slack : -1.080 ns, density : 0.6575
Current slack : -1.057 ns, density : 0.6575
Current slack : -1.057 ns, density : 0.6575
Current slack : -0.979 ns, density : 0.6575
Current slack : -0.979 ns, density : 0.6575
Current slack : -0.941 ns, density : 0.6575
Current slack : -0.928 ns, density : 0.6575
Current slack : -0.928 ns, density : 0.6575
Current slack : -0.928 ns, density : 0.6575
Current slack : -0.928 ns, density : 0.6575
Current slack : -0.903 ns, density : 0.6579
Current slack : -0.903 ns, density : 0.6580
Current slack : -0.901 ns, density : 0.6580
Current slack : -0.901 ns, density : 0.6581
Current slack : -0.941 ns, density : 0.6582
Current slack : -0.919 ns, density : 0.6581
Current slack : -0.926 ns, density : 0.6582
Current slack : -0.926 ns, density : 0.6579
Current slack : -0.898 ns, density : 0.6563
Current slack : -0.898 ns, density : 0.6563
Current slack : -0.948 ns, density : 0.6577
Current slack : -0.948 ns, density : 0.6577
Current slack : -0.948 ns, density : 0.6577
Current slack : -0.924 ns, density : 0.6577
Current slack : -0.895 ns, density : 0.6576
Current slack : -0.895 ns, density : 0.6575
Current slack : -0.895 ns, density : 0.6575
Current slack : -0.895 ns, density : 0.6576
Current slack : -0.882 ns, density : 0.6575
Current slack : -0.882 ns, density : 0.6575
Current slack : -0.882 ns, density : 0.6575
Current slack : -0.882 ns, density : 0.6575
Current slack : -0.882 ns, density : 0.6575
Current slack : -0.882 ns, density : 0.6575
Current slack : -0.882 ns, density : 0.6575
Current slack : -0.882 ns, density : 0.6575
*** Starting refinePlace (0:00:02.8 mem=371.0M) ***
*** maximum move = 3.6um ***
*** Finished refinePlace (0:00:03.7 mem=371.0M) ***
*** Done re-routing un-routed nets (371.0M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:03.7 mem=371.0M) ***
*** Finished delays update (0:00:04.1 mem=371.0M) ***
Current slack : -0.882 ns, density : 0.6588
Current slack : -0.882 ns, density : 0.6588
Current slack : -0.870 ns, density : 0.6588
Current slack : -0.870 ns, density : 0.6588
Current slack : -0.870 ns, density : 0.6588
Current slack : -0.870 ns, density : 0.6588
Current slack : -0.870 ns, density : 0.6588
Current slack : -0.870 ns, density : 0.6588
Current slack : -0.870 ns, density : 0.6588
Current slack : -0.870 ns, density : 0.6588
Current slack : -0.870 ns, density : 0.6588
Current slack : -0.870 ns, density : 0.6588
Current slack : -0.870 ns, density : 0.6588
Current slack : -0.870 ns, density : 0.6588
Current slack : -0.870 ns, density : 0.6589
Current slack : -0.870 ns, density : 0.6589
Current slack : -0.910 ns, density : 0.6589
Current slack : -0.910 ns, density : 0.6588
Current slack : -0.910 ns, density : 0.6578
Current slack : -0.855 ns, density : 0.6578
Current slack : -0.855 ns, density : 0.6578
Current slack : -0.855 ns, density : 0.6578
Current slack : -0.855 ns, density : 0.6578
Current slack : -0.855 ns, density : 0.6578
Current slack : -0.855 ns, density : 0.6578
Current slack : -0.855 ns, density : 0.6578
Current slack : -0.855 ns, density : 0.6574
Current slack : -0.855 ns, density : 0.6575
Current slack : -0.849 ns, density : 0.6590
Current slack : -0.849 ns, density : 0.6590
Current slack : -0.849 ns, density : 0.6590
Current slack : -0.849 ns, density : 0.6590
Current slack : -0.849 ns, density : 0.6590
Current slack : -0.849 ns, density : 0.6590
Current slack : -0.849 ns, density : 0.6590
Current slack : -0.849 ns, density : 0.6590
Current slack : -0.849 ns, density : 0.6590
Current slack : -0.823 ns, density : 0.6590
Current slack : -0.823 ns, density : 0.6590
Current slack : -0.822 ns, density : 0.6590
Current slack : -0.822 ns, density : 0.6590
Current slack : -0.822 ns, density : 0.6590
Current slack : -0.822 ns, density : 0.6590
Current slack : -0.819 ns, density : 0.6590
Current slack : -0.819 ns, density : 0.6590
Current slack : -0.819 ns, density : 0.6589
Current slack : -0.819 ns, density : 0.6589
Current slack : -0.819 ns, density : 0.6590
Current slack : -0.819 ns, density : 0.6590
Current slack : -0.819 ns, density : 0.6592
Current slack : -1.095 ns, density : 0.6592
Current slack : -1.076 ns, density : 0.6593
Current slack : -1.068 ns, density : 0.6592
Current slack : -1.043 ns, density : 0.6592
Current slack : -1.043 ns, density : 0.6590
Current slack : -0.989 ns, density : 0.6584
*** Starting refinePlace (0:00:08.4 mem=371.0M) ***
*** maximum move = 3.6um ***
*** Finished refinePlace (0:00:09.2 mem=371.0M) ***
*** Done re-routing un-routed nets (371.0M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:09.2 mem=371.0M) ***
*** Finished delays update (0:00:09.6 mem=371.0M) ***
Current slack : -0.989 ns, density : 0.6599
Current slack : -0.989 ns, density : 0.6599
Current slack : -0.988 ns, density : 0.6599
Current slack : -0.988 ns, density : 0.6599
Current slack : -0.988 ns, density : 0.6600
Current slack : -0.988 ns, density : 0.6599
Current slack : -0.988 ns, density : 0.6599
Current slack : -0.988 ns, density : 0.6599
Current slack : -0.988 ns, density : 0.6599
Current slack : -0.988 ns, density : 0.6599
Current slack : -0.940 ns, density : 0.6610
Current slack : -0.940 ns, density : 0.6610
Current slack : -0.940 ns, density : 0.6610
Current slack : -0.940 ns, density : 0.6610
Current slack : -0.911 ns, density : 0.6610
Current slack : -0.911 ns, density : 0.6610
Current slack : -0.911 ns, density : 0.6609
Current slack : -0.911 ns, density : 0.6609
Current slack : -0.911 ns, density : 0.6609
Current slack : -0.914 ns, density : 0.6608
Current slack : -0.914 ns, density : 0.6608
Current slack : -0.914 ns, density : 0.6608
Current slack : -0.906 ns, density : 0.6608
Current slack : -0.906 ns, density : 0.6608
Current slack : -0.906 ns, density : 0.6608
Current slack : -0.896 ns, density : 0.6608
Current slack : -0.896 ns, density : 0.6608
Current slack : -0.896 ns, density : 0.6608
Current slack : -0.894 ns, density : 0.6608
Current slack : -0.893 ns, density : 0.6609
Current slack : -0.881 ns, density : 0.6607
Current slack : -0.881 ns, density : 0.6607
*** Starting refinePlace (0:00:11.4 mem=371.0M) ***
*** maximum move = 2.9um ***
*** Finished refinePlace (0:00:12.2 mem=371.0M) ***
*** Starting trialRoute (mem=371.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 42
There are 42 nets with 1 extra space.
routingBox: (0 0) (508780 500180)
coreBox:    (40280 40280) (468780 460180)
There are 42 prerouted nets with extraSpace.
Number of multi-gpin terms=52, multi-gpins=140, moved blk term=0/0

Phase 1a route (0:00:00.0 371.0M):
Est net length = 1.788e+05um = 8.393e+04H + 9.488e+04V
Usage: (16.0%H 17.6%V) = (9.934e+04um 1.521e+05um) = (98578 63070)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.01% V)

Phase 1b route (0:00:00.0 371.0M):
Usage: (15.9%H 17.6%V) = (9.913e+04um 1.521e+05um) = (98367 63061)
Overflow: 3 = 0 (0.00% H) + 3 (0.01% V)

Phase 1c route (0:00:00.0 371.0M):
Usage: (15.9%H 17.6%V) = (9.907e+04um 1.521e+05um) = (98306 63058)
Overflow: 3 = 0 (0.00% H) + 3 (0.01% V)

Phase 1d route (0:00:00.0 371.0M):
Usage: (15.9%H 17.6%V) = (9.907e+04um 1.521e+05um) = (98306 63058)
Overflow: 3 = 0 (0.00% H) + 3 (0.01% V)

Phase 1e route (0:00:00.0 371.0M):
Usage: (15.9%H 17.6%V) = (9.907e+04um 1.521e+05um) = (98306 63058)
Overflow: 3 = 0 (0.00% H) + 3 (0.01% V)

Usage: (15.9%H 17.6%V) = (9.907e+04um 1.521e+05um) = (98306 63058)
Overflow: 3 = 0 (0.00% H) + 3 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	3	 0.01%
--------------------------------------
  0:	0	 0.00%	4	 0.02%
  1:	0	 0.00%	17	 0.06%
  2:	0	 0.00%	27	 0.10%
  3:	0	 0.00%	63	 0.24%
  4:	0	 0.00%	613	 2.34%
  5:	0	 0.00%	708	 2.70%
  6:	0	 0.00%	859	 3.28%
  7:	7	 0.03%	1437	 5.48%
  8:	5	 0.02%	2072	 7.90%
  9:	37	 0.14%	2495	 9.52%
 10:	64	 0.24%	3302	12.60%
 11:	315	 1.20%	3252	12.41%
 12:	1168	 4.46%	3766	14.37%
 13:	1273	 4.86%	3169	12.09%
 14:	722	 2.75%	1703	 6.50%
 15:	1084	 4.14%	916	 3.49%
 16:	715	 2.73%	641	 2.45%
 17:	1392	 5.31%	60	 0.23%
 18:	1840	 7.02%	0	 0.00%
 19:	2540	 9.69%	0	 0.00%
 20:	15053	57.42%	1108	 4.23%

Global route (cpu=0.2s real=0.0s 371.0M)
Phase 1l route (0:00:00.2 371.0M):
There are 42 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (16.2%H 18.1%V) = (1.011e+05um 1.563e+05um) = (100093 64790)
Overflow: 3 = 0 (0.00% H) + 3 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	3	 0.01%
--------------------------------------
  0:	0	 0.00%	7	 0.03%
  1:	0	 0.00%	19	 0.07%
  2:	0	 0.00%	32	 0.12%
  3:	0	 0.00%	112	 0.43%
  4:	0	 0.00%	623	 2.38%
  5:	0	 0.00%	760	 2.90%
  6:	0	 0.00%	926	 3.53%
  7:	7	 0.03%	1469	 5.60%
  8:	6	 0.02%	2033	 7.76%
  9:	42	 0.16%	2496	 9.52%
 10:	72	 0.27%	3277	12.50%
 11:	327	 1.25%	3201	12.21%
 12:	1178	 4.49%	3725	14.21%
 13:	1299	 4.96%	3133	11.95%
 14:	732	 2.79%	1694	 6.46%
 15:	1114	 4.25%	907	 3.46%
 16:	737	 2.81%	631	 2.41%
 17:	1425	 5.44%	59	 0.23%
 18:	1863	 7.11%	0	 0.00%
 19:	2507	 9.56%	6	 0.02%
 20:	14906	56.86%	1102	 4.20%



*** Completed Phase 1 route (0:00:00.4 371.0M) ***


Total length: 1.909e+05um, number of vias: 38704
M1(H) length: 1.020e+03um, number of vias: 17512
M2(V) length: 6.448e+04um, number of vias: 16410
M3(H) length: 8.038e+04um, number of vias: 3463
M4(V) length: 3.140e+04um, number of vias: 632
M5(H) length: 6.109e+03um, number of vias: 367
M6(V) length: 7.125e+03um, number of vias: 155
M7(H) length: 2.538e+02um, number of vias: 93
M8(V) length: 1.118e+02um, number of vias: 60
M9(H) length: 3.036e+01um, number of vias: 12
M10(V) length: 4.020e+00um
*** Completed Phase 2 route (0:00:00.2 371.0M) ***

*** Finished all Phases (cpu=0:00:00.6 mem=371.0M) ***
Peak Memory Usage was 375.0M 
*** Finished trialRoute (cpu=0:00:00.7 mem=371.0M) ***

**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:12.9 mem=371.0M) ***
*** Finished delays update (0:00:13.3 mem=371.0M) ***
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
*** Starting refinePlace (0:00:13.7 mem=371.0M) ***
*** maximum move = 2.9um ***
*** Finished refinePlace (0:00:14.4 mem=371.0M) ***
*** Starting trialRoute (mem=371.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 42
There are 42 nets with 1 extra space.
routingBox: (0 0) (508780 500180)
coreBox:    (40280 40280) (468780 460180)
There are 42 prerouted nets with extraSpace.
Number of multi-gpin terms=52, multi-gpins=140, moved blk term=0/0

Phase 1a route (0:00:00.0 371.0M):
Est net length = 1.787e+05um = 8.384e+04H + 9.489e+04V
Usage: (16.0%H 17.6%V) = (9.926e+04um 1.522e+05um) = (98494 63079)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.01% V)

Phase 1b route (0:00:00.0 371.0M):
Usage: (15.9%H 17.6%V) = (9.905e+04um 1.522e+05um) = (98282 63070)
Overflow: 3 = 0 (0.00% H) + 3 (0.01% V)

Phase 1c route (0:00:00.0 371.0M):
Usage: (15.9%H 17.6%V) = (9.899e+04um 1.521e+05um) = (98219 63067)
Overflow: 3 = 0 (0.00% H) + 3 (0.01% V)

Phase 1d route (0:00:00.0 371.0M):
Usage: (15.9%H 17.6%V) = (9.899e+04um 1.521e+05um) = (98219 63067)
Overflow: 3 = 0 (0.00% H) + 3 (0.01% V)

Phase 1e route (0:00:00.0 371.0M):
Usage: (15.9%H 17.6%V) = (9.899e+04um 1.521e+05um) = (98219 63067)
Overflow: 3 = 0 (0.00% H) + 3 (0.01% V)

Usage: (15.9%H 17.6%V) = (9.899e+04um 1.521e+05um) = (98219 63067)
Overflow: 3 = 0 (0.00% H) + 3 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	3	 0.01%
--------------------------------------
  0:	0	 0.00%	4	 0.02%
  1:	0	 0.00%	17	 0.06%
  2:	0	 0.00%	26	 0.10%
  3:	0	 0.00%	64	 0.24%
  4:	0	 0.00%	615	 2.35%
  5:	0	 0.00%	712	 2.72%
  6:	0	 0.00%	857	 3.27%
  7:	6	 0.02%	1433	 5.47%
  8:	4	 0.02%	2061	 7.86%
  9:	35	 0.13%	2499	 9.53%
 10:	63	 0.24%	3313	12.64%
 11:	315	 1.20%	3246	12.38%
 12:	1162	 4.43%	3774	14.40%
 13:	1262	 4.81%	3166	12.08%
 14:	704	 2.69%	1705	 6.50%
 15:	1092	 4.17%	911	 3.48%
 16:	749	 2.86%	641	 2.45%
 17:	1397	 5.33%	60	 0.23%
 18:	1819	 6.94%	0	 0.00%
 19:	2564	 9.78%	0	 0.00%
 20:	15043	57.38%	1108	 4.23%

Global route (cpu=0.1s real=0.0s 371.0M)
Phase 1l route (0:00:00.2 371.0M):
There are 42 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (16.2%H 18.1%V) = (1.010e+05um 1.563e+05um) = (100003 64801)
Overflow: 3 = 0 (0.00% H) + 3 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	3	 0.01%
--------------------------------------
  0:	0	 0.00%	7	 0.03%
  1:	0	 0.00%	17	 0.06%
  2:	0	 0.00%	34	 0.13%
  3:	0	 0.00%	114	 0.43%
  4:	0	 0.00%	624	 2.38%
  5:	0	 0.00%	757	 2.89%
  6:	0	 0.00%	928	 3.54%
  7:	6	 0.02%	1473	 5.62%
  8:	6	 0.02%	2028	 7.74%
  9:	40	 0.15%	2486	 9.48%
 10:	71	 0.27%	3281	12.52%
 11:	326	 1.24%	3203	12.22%
 12:	1169	 4.46%	3735	14.25%
 13:	1291	 4.92%	3130	11.94%
 14:	712	 2.72%	1695	 6.47%
 15:	1128	 4.30%	902	 3.44%
 16:	761	 2.90%	631	 2.41%
 17:	1435	 5.47%	59	 0.23%
 18:	1845	 7.04%	0	 0.00%
 19:	2530	 9.65%	6	 0.02%
 20:	14895	56.82%	1102	 4.20%



*** Completed Phase 1 route (0:00:00.4 371.0M) ***


Total length: 1.909e+05um, number of vias: 38711
M1(H) length: 1.021e+03um, number of vias: 17512
M2(V) length: 6.453e+04um, number of vias: 16421
M3(H) length: 8.032e+04um, number of vias: 3464
M4(V) length: 3.146e+04um, number of vias: 627
M5(H) length: 6.082e+03um, number of vias: 367
M6(V) length: 7.040e+03um, number of vias: 155
M7(H) length: 2.585e+02um, number of vias: 93
M8(V) length: 1.118e+02um, number of vias: 60
M9(H) length: 3.036e+01um, number of vias: 12
M10(V) length: 4.020e+00um
*** Completed Phase 2 route (0:00:00.2 371.0M) ***

*** Finished all Phases (cpu=0:00:00.6 mem=371.0M) ***
Peak Memory Usage was 375.0M 
*** Finished trialRoute (cpu=0:00:00.7 mem=371.0M) ***

**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:15.1 mem=371.0M) ***
*** Finished delays update (0:00:15.5 mem=371.0M) ***
post refinePlace cleanup
post refinePlace cleanup
**WARN: (ENCOPT-3034):	Optimization process capabilities limited due to 5 assigned nets
*** Done optCritPath (0:00:15.7 371.00M) ***

*info: reporting timing for user-set pathgroup(s)

------------------------------------------------------------
     Summary (cpu=0.26min real=0.27min mem=369.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.162  |
|           TNS (ns):| -40.279 |
|    Violating Paths:|   102   |
|          All Paths:|  2200   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1146 (1146)    |   -0.090   |   1149 (1149)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.094%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 369.0M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 369.0M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.549  | -1.162  | -1.549  |  0.102  | -0.208  |   N/A   |
|           TNS (ns):|-100.924 | -40.280 | -88.571 |  0.000  | -12.353 |   N/A   |
|    Violating Paths:|   329   |   102   |   181   |    0    |   148   |   N/A   |
|          All Paths:|  2200   |   793   |  1391   |   566   |   537   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1146 (1146)    |   -0.090   |   1149 (1149)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.094%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:36, real = 0:00:36, mem = 369.0M **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath true
*** Finished optDesign ***
<CMD_INTERNAL> initECO ipo2.txt
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC
Extraction called for design 'AXI_master' of instances=16501 and nets=6887 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_master.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 369.996M)
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD> setExtractRCMode -detail -assumeMetFill
**WARN: (ENCEXT-1082):	Option '-detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
**WARN: (ENCEXT-3410):	Option -assumeMetalFill is recommended only in default extraction mode. It will use the basic cap table instead of extnded cap table in detail or TQRC/IQRC mode.
<CMD> extractRC
Extraction called for design 'AXI_master' of instances=16501 and nets=6887 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design AXI_master.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./AXI_master_xhUCDU_4483.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 365.0M)
Creating parasitic data file './AXI_master_xhUCDU_4483.rcdb.d/header.seq' for storing RC.
Extracted 10.0038% (CPU Time= 0:00:00.1  MEM= 365.0M)
Extracted 20.0036% (CPU Time= 0:00:00.1  MEM= 365.0M)
Extracted 30.0034% (CPU Time= 0:00:00.1  MEM= 365.0M)
Extracted 40.0032% (CPU Time= 0:00:00.1  MEM= 365.0M)
Extracted 50.003% (CPU Time= 0:00:00.2  MEM= 365.0M)
Extracted 60.0028% (CPU Time= 0:00:00.2  MEM= 365.0M)
Extracted 70.0026% (CPU Time= 0:00:00.2  MEM= 365.0M)
Extracted 80.0024% (CPU Time= 0:00:00.3  MEM= 365.0M)
Extracted 90.0022% (CPU Time= 0:00:00.4  MEM= 365.0M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 365.0M)
Nr. Extracted Resistors     : 89272
Nr. Extracted Ground Cap.   : 95960
Nr. Extracted Coupling Cap. : 228100
Opening parasitic data file './AXI_master_xhUCDU_4483.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 365.0M)
Creating parasitic data file './AXI_master_xhUCDU_4483.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './AXI_master_xhUCDU_4483.rcdb.d/header.seq'. 6731 times net's RC data read were performed.
Opening parasitic data file './AXI_master_xhUCDU_4483.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 364.984M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 370.0M, InitMEM = 370.0M)
Number of Loop : 0
Start delay calculation (mem=369.996M)...
delayCal using detail RC...
Opening parasitic data file './AXI_master_xhUCDU_4483.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 372.0M)
Closing parasitic data file './AXI_master_xhUCDU_4483.rcdb.d/header.seq'. 6731 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.3 real=0:00:00.0 mem=369.996M 0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 370.0M) ***
**ERROR: (ENCOPT-625):	Command "fixDRCViolation" is no longer available and has been replaced by "optDesign".
		Please update your script to use "optDesign {-preCTS | -postCTS | -postRoute} -drv".
<CMD_INTERNAL> endECO
<CMD_INTERNAL> cleanupECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.4.ipo2
<CMD> addFiller -cell FILL -prefix FILL -fillBoundary
Design contains fractional 20 cells.
*INFO: Adding fillers to top-module.
*INFO:   Added 14862 filler insts (cell FILL / prefix FILL).
*INFO: Total 14862 filler insts added - prefix FILL (CPU: 0:00:00.1).
*** Applied 6 GNC rules (cpu = 0:00:00.0)
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:01.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*** Applied 6 GNC rules (cpu = 0:00:00.0)
*INFO: End DRC Checks. (real: 0:00:01.0 ).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type net -net 1'b1
**ERROR: (ENCDB-1225):	Cannot find net '1'b1' in the design.
<CMD> globalNetConnect vdd -type pgpin -pin vdd -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type net -net 1'b0
**ERROR: (ENCDB-1225):	Cannot find net '1'b0' in the design.
<CMD> globalNetConnect gnd -type pgpin -pin gnd -override
<CMD> globalDetailRoute

globalDetailRoute

#WARNING (NRIF-16) Can not execute the command because the total number of fails (1) exceeds or equals to the limit (1).If you want to continue executing the command, increase the limit by 'setNanoRouteMode -envNumberFailLimit 11'.
<CMD> setNanoRouteMode -envNumberFailLimit 11
<CMD> loadConfig ./encounter.conf
**WARN: (ENCSYT-3033):	Cannot loadConfig after commitConfig.  This command is skipped.
<CMD> floorPlan -r 1.0 0.6 20 20 20 20
Adjusting Core to Left to: 20.1400. Core to Bottom to: 20.1400.
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Flip instance FECTS_clks_clk___L4_I30 to match row orient.
Flip instance FECTS_clks_clk___L4_I28 to match row orient.
Flip instance FECTS_clks_clk___L4_I27 to match row orient.
Flip instance FECTS_clks_clk___L4_I26 to match row orient.
Flip instance FECTS_clks_clk___L4_I25 to match row orient.
Flip instance FECTS_clks_clk___L4_I24 to match row orient.
Flip instance FECTS_clks_clk___L4_I23 to match row orient.
Flip instance FECTS_clks_clk___L4_I22 to match row orient.
Flip instance FECTS_clks_clk___L4_I20 to match row orient.
Flip instance FECTS_clks_clk___L4_I17 to match row orient.
Flip instance FECTS_clks_clk___L4_I16 to match row orient.
Flip instance FECTS_clks_clk___L4_I13 to match row orient.
Flip instance FECTS_clks_clk___L4_I11 to match row orient.
Flip instance FECTS_clks_clk___L4_I10 to match row orient.
Flip instance FECTS_clks_clk___L4_I9 to match row orient.
Flip instance FECTS_clks_clk___L4_I8 to match row orient.
Flip instance FECTS_clks_clk___L4_I7 to match row orient.
Flip instance FECTS_clks_clk___L4_I5 to match row orient.
Flip instance FECTS_clks_clk___L4_I3 to match row orient.
Flip instance FECTS_clks_clk___L4_I1 to match row orient.
Flip instance link_datain_0_d_reg[31] to match row orient.
Flip instance link_datain_0_d_reg[29] to match row orient.
Flip instance link_datain_0_d_reg[28] to match row orient.
Flip instance link_datain_0_d_reg[27] to match row orient.
Flip instance link_datain_0_d_reg[24] to match row orient.
Flip instance link_datain_0_d_reg[22] to match row orient.
Flip instance link_datain_0_d_reg[20] to match row orient.
Flip instance link_datain_0_d_reg[19] to match row orient.
Flip instance link_datain_0_d_reg[18] to match row orient.
Flip instance link_datain_0_d_reg[17] to match row orient.
Flip instance link_datain_0_d_reg[16] to match row orient.
Flip instance link_datain_0_d_reg[15] to match row orient.
Flip instance link_datain_0_d_reg[12] to match row orient.
Flip instance link_datain_0_d_reg[8] to match row orient.
Flip instance link_datain_0_d_reg[5] to match row orient.
Flip instance link_datain_0_d_reg[4] to match row orient.
Flip instance link_datain_0_d_reg[3] to match row orient.
Flip instance link_datain_0_d_reg[0] to match row orient.
Flip instance link_datain_1_d_reg[29] to match row orient.
Flip instance link_datain_1_d_reg[26] to match row orient.
Flip instance link_datain_1_d_reg[24] to match row orient.
Flip instance link_datain_1_d_reg[22] to match row orient.
Flip instance link_datain_1_d_reg[19] to match row orient.
Flip instance link_datain_1_d_reg[17] to match row orient.
Flip instance link_datain_1_d_reg[16] to match row orient.
Flip instance link_datain_1_d_reg[13] to match row orient.
Flip instance link_datain_1_d_reg[10] to match row orient.
Flip instance link_datain_1_d_reg[6] to match row orient.
Flip instance link_datain_1_d_reg[4] to match row orient.
Flip instance link_datain_1_d_reg[3] to match row orient.
Flip instance link_datain_1_d_reg[2] to match row orient.
Flip instance link_datain_2_d_reg[31] to match row orient.
Flip instance link_datain_2_d_reg[30] to match row orient.
Flip instance link_datain_2_d_reg[27] to match row orient.
Flip instance link_datain_2_d_reg[26] to match row orient.
Flip instance link_datain_2_d_reg[23] to match row orient.
Flip instance link_datain_2_d_reg[19] to match row orient.
Flip instance link_datain_2_d_reg[18] to match row orient.
Flip instance link_datain_2_d_reg[16] to match row orient.
Flip instance link_datain_2_d_reg[13] to match row orient.
Flip instance link_datain_2_d_reg[7] to match row orient.
Flip instance link_datain_2_d_reg[5] to match row orient.
Flip instance link_datain_2_d_reg[3] to match row orient.
Flip instance link_datain_2_d_reg[1] to match row orient.
Flip instance haddr1_d_reg[31] to match row orient.
Flip instance haddr2_d_reg[31] to match row orient.
Flip instance cur_chstate_2_reg[0] to match row orient.
Flip instance arid_d_reg[0] to match row orient.
Flip instance link_addr_0_fifo/depth_left_reg[0] to match row orient.
Flip instance cur_chstate_0_reg[0] to match row orient.
Flip instance ch_gnt_2d_reg[1] to match row orient.
Flip instance cur_state_reg[1] to match row orient.
Flip instance arburst_d_reg to match row orient.
Flip instance arvalid_d_reg to match row orient.
Flip instance ch_gnt_2d_reg[0] to match row orient.
Flip instance ctrl_hdr1_d_reg[last_bvalid][0] to match row orient.
Flip instance ctrl_hdr1_d_reg[last_bvalid][1] to match row orient.
Flip instance ctrl_hdr1_d_reg[last_bvalid][3] to match row orient.
Flip instance ctrl_hdr1_d_reg[last_bvalid][5] to match row orient.
Flip instance ctrl_hdr1_d_reg[last_bvalid][6] to match row orient.
Flip instance ctrl_hdr1_d_reg[last_bvalid][7] to match row orient.
Flip instance haddr1_d_reg[3] to match row orient.
Flip instance haddr1_d_reg[5] to match row orient.
Flip instance haddr1_d_reg[10] to match row orient.
Flip instance haddr1_d_reg[14] to match row orient.
Flip instance haddr1_d_reg[16] to match row orient.
Flip instance haddr1_d_reg[17] to match row orient.
Flip instance haddr1_d_reg[18] to match row orient.
Flip instance haddr1_d_reg[19] to match row orient.
Flip instance haddr1_d_reg[24] to match row orient.
Flip instance ctrl_hdr0_d_reg[last_bvalid][5] to match row orient.
Flip instance ctrl_hdr0_d_reg[last_bvalid][6] to match row orient.
Flip instance ctrl_hdr0_d_reg[last_bvalid][7] to match row orient.
Flip instance haddr0_d_reg[2] to match row orient.
Flip instance haddr0_d_reg[7] to match row orient.
Flip instance haddr0_d_reg[8] to match row orient.
Flip instance haddr0_d_reg[9] to match row orient.
Flip instance haddr0_d_reg[12] to match row orient.
Flip instance haddr0_d_reg[13] to match row orient.
Flip instance haddr0_d_reg[14] to match row orient.
Flip instance haddr0_d_reg[15] to match row orient.
Flip instance haddr0_d_reg[17] to match row orient.
Flip instance haddr0_d_reg[18] to match row orient.
Flip instance haddr0_d_reg[19] to match row orient.
Flip instance haddr0_d_reg[20] to match row orient.
Flip instance haddr0_d_reg[22] to match row orient.
Flip instance haddr0_d_reg[24] to match row orient.
Flip instance haddr0_d_reg[25] to match row orient.
Flip instance haddr0_d_reg[26] to match row orient.
Flip instance haddr0_d_reg[29] to match row orient.
Flip instance haddr0_d_reg[30] to match row orient.
Flip instance ctrl_hdr2_d_reg[last_bvalid][1] to match row orient.
Flip instance ctrl_hdr2_d_reg[last_bvalid][4] to match row orient.
Flip instance ctrl_hdr2_d_reg[last_bvalid][5] to match row orient.
Flip instance ctrl_hdr2_d_reg[last_bvalid][7] to match row orient.
Flip instance haddr2_d_reg[4] to match row orient.
Flip instance haddr2_d_reg[7] to match row orient.
Flip instance haddr2_d_reg[9] to match row orient.
Flip instance haddr2_d_reg[11] to match row orient.
Flip instance haddr2_d_reg[16] to match row orient.
Flip instance haddr2_d_reg[17] to match row orient.
Flip instance haddr2_d_reg[18] to match row orient.
Flip instance haddr2_d_reg[20] to match row orient.
Flip instance haddr2_d_reg[22] to match row orient.
Flip instance haddr2_d_reg[24] to match row orient.
Flip instance haddr2_d_reg[25] to match row orient.
Flip instance haddr2_d_reg[26] to match row orient.
Flip instance pktctrl0_fifo/depth_left_reg[1] to match row orient.
Flip instance pktctrl0_fifo/depth_left_reg[2] to match row orient.
Flip instance pktctrl0_fifo/w_ptr_reg[0] to match row orient.
Flip instance pktctrl0_fifo/r_ptr_reg[0] to match row orient.
Flip instance pktctrl0_fifo/r_ptr_reg[3] to match row orient.
Flip instance pktctrl0_fifo/r_ptr_reg[5] to match row orient.
Flip instance link_addr_2_fifo/r_ptr_reg[0] to match row orient.
Flip instance link_addr_1_fifo/w_ptr_reg[0] to match row orient.
Flip instance pfifo_frag_cnt_2_d_reg[1] to match row orient.
Flip instance pfifo_frag_cnt_2_d_reg[4] to match row orient.
Flip instance pfifo_frag_cnt_2_d_reg[5] to match row orient.
Flip instance pfifo_frag_cnt_2_d_reg[7] to match row orient.
Flip instance pfifo_frag_cnt_1_d_reg[0] to match row orient.
Flip instance pfifo_frag_cnt_1_d_reg[1] to match row orient.
Flip instance pfifo_frag_cnt_1_d_reg[3] to match row orient.
Flip instance pfifo_frag_cnt_1_d_reg[6] to match row orient.
Flip instance pfifo_frag_cnt_0_d_reg[3] to match row orient.
Flip instance pfifo_frag_cnt_0_d_reg[4] to match row orient.
Flip instance pfifo_frag_cnt_0_d_reg[6] to match row orient.
Flip instance pfifo_frag_cnt_0_d_reg[7] to match row orient.
Flip instance pkt2_fifo/depth_left_reg[0] to match row orient.
Flip instance pkt2_fifo/depth_left_reg[1] to match row orient.
Flip instance pkt2_fifo/depth_left_reg[5] to match row orient.
Flip instance pkt2_fifo/w_ptr_reg[0] to match row orient.
Flip instance pkt2_fifo/w_ptr_reg[1] to match row orient.
Flip instance pkt2_fifo/w_ptr_reg[2] to match row orient.
Flip instance pkt2_fifo/w_ptr_reg[3] to match row orient.
Flip instance pkt2_fifo/w_ptr_reg[4] to match row orient.
Flip instance pkt2_fifo/w_ptr_reg[5] to match row orient.
Flip instance pkt2_fifo/r_ptr_reg[0] to match row orient.
Flip instance pkt2_fifo/r_ptr_reg[2] to match row orient.
Flip instance pkt2_fifo/r_ptr_reg[3] to match row orient.
Flip instance pkt2_fifo/r_ptr_reg[4] to match row orient.
Flip instance pkt2_fifo/r_ptr_reg[5] to match row orient.
Flip instance pkt0_fifo/depth_left_reg[0] to match row orient.
Flip instance pkt0_fifo/depth_left_reg[1] to match row orient.
Flip instance pkt0_fifo/depth_left_reg[2] to match row orient.
Flip instance pkt0_fifo/depth_left_reg[3] to match row orient.
Flip instance pkt0_fifo/depth_left_reg[4] to match row orient.
Flip instance pkt0_fifo/depth_left_reg[5] to match row orient.
Flip instance pkt0_fifo/w_ptr_reg[2] to match row orient.
Flip instance pkt0_fifo/w_ptr_reg[3] to match row orient.
Flip instance pkt0_fifo/w_ptr_reg[4] to match row orient.
Flip instance pkt0_fifo/w_ptr_reg[5] to match row orient.
Flip instance pkt0_fifo/r_ptr_reg[2] to match row orient.
Flip instance pkt0_fifo/r_ptr_reg[3] to match row orient.
Flip instance pkt0_fifo/r_ptr_reg[4] to match row orient.
Flip instance pfifo_datain_0_d_reg[2] to match row orient.
Flip instance pfifo_datain_0_d_reg[3] to match row orient.
Flip instance pfifo_datain_0_d_reg[8] to match row orient.
Flip instance pfifo_datain_0_d_reg[13] to match row orient.
Flip instance pfifo_datain_0_d_reg[15] to match row orient.
Flip instance pfifo_datain_0_d_reg[16] to match row orient.
Flip instance pfifo_datain_0_d_reg[19] to match row orient.
Flip instance pfifo_datain_0_d_reg[20] to match row orient.
Flip instance pfifo_datain_0_d_reg[21] to match row orient.
Flip instance pfifo_datain_0_d_reg[22] to match row orient.
Flip instance pfifo_datain_0_d_reg[23] to match row orient.
Flip instance pfifo_datain_0_d_reg[24] to match row orient.
Flip instance pfifo_datain_0_d_reg[25] to match row orient.
Flip instance pfifo_datain_0_d_reg[26] to match row orient.
Flip instance pfifo_datain_0_d_reg[27] to match row orient.
Flip instance pfifo_datain_0_d_reg[29] to match row orient.
Flip instance pfifo_datain_0_d_reg[31] to match row orient.
Flip instance pfifo_datain_0_d_reg[32] to match row orient.
Flip instance pfifo_datain_0_d_reg[36] to match row orient.
Flip instance pfifo_datain_0_d_reg[37] to match row orient.
Flip instance pfifo_datain_0_d_reg[42] to match row orient.
Flip instance pfifo_datain_0_d_reg[43] to match row orient.
Flip instance pfifo_datain_0_d_reg[45] to match row orient.
Flip instance pfifo_datain_0_d_reg[46] to match row orient.
Flip instance pfifo_datain_0_d_reg[48] to match row orient.
Flip instance pfifo_datain_0_d_reg[49] to match row orient.
Flip instance pfifo_datain_0_d_reg[50] to match row orient.
Flip instance pfifo_datain_0_d_reg[51] to match row orient.
Flip instance pfifo_datain_0_d_reg[53] to match row orient.
Flip instance pfifo_datain_0_d_reg[55] to match row orient.
Flip instance pfifo_datain_0_d_reg[56] to match row orient.
Flip instance pfifo_datain_0_d_reg[58] to match row orient.
Flip instance pfifo_datain_0_d_reg[59] to match row orient.
Flip instance pfifo_datain_0_d_reg[60] to match row orient.
Flip instance pfifo_datain_0_d_reg[61] to match row orient.
Flip instance pfifo_datain_0_d_reg[63] to match row orient.
Flip instance pfifo_datain_ctrl0_d_reg[1] to match row orient.
Flip instance pfifo_datain_ctrl0_d_reg[2] to match row orient.
Flip instance pfifo_datain_ctrl0_d_reg[3] to match row orient.
Flip instance pfifo_datain_ctrl0_d_reg[4] to match row orient.
Flip instance pfifo_datain_ctrl0_d_reg[5] to match row orient.
Flip instance pfifo_datain_ctrl0_d_reg[7] to match row orient.
Flip instance pfifo_datain_ctrl2_d_reg[5] to match row orient.
Flip instance pfifo_datain_ctrl2_d_reg[6] to match row orient.
Flip instance pfifo_datain_ctrl2_d_reg[7] to match row orient.
Flip instance pfifo_datain_2_d_reg[0] to match row orient.
Flip instance pfifo_datain_2_d_reg[2] to match row orient.
Flip instance pfifo_datain_2_d_reg[8] to match row orient.
Flip instance pfifo_datain_2_d_reg[13] to match row orient.
Flip instance pfifo_datain_2_d_reg[15] to match row orient.
Flip instance pfifo_datain_2_d_reg[16] to match row orient.
Flip instance pfifo_datain_2_d_reg[17] to match row orient.
Flip instance pfifo_datain_2_d_reg[18] to match row orient.
Flip instance pfifo_datain_2_d_reg[22] to match row orient.
Flip instance pfifo_datain_2_d_reg[23] to match row orient.
Flip instance pfifo_datain_2_d_reg[24] to match row orient.
Flip instance pfifo_datain_2_d_reg[27] to match row orient.
Flip instance pfifo_datain_2_d_reg[29] to match row orient.
Flip instance pfifo_datain_2_d_reg[30] to match row orient.
Flip instance pfifo_datain_2_d_reg[31] to match row orient.
Flip instance pfifo_datain_2_d_reg[32] to match row orient.
Flip instance pfifo_datain_2_d_reg[33] to match row orient.
Flip instance pfifo_datain_2_d_reg[36] to match row orient.
Flip instance pfifo_datain_2_d_reg[37] to match row orient.
Flip instance pfifo_datain_2_d_reg[38] to match row orient.
Flip instance pfifo_datain_2_d_reg[39] to match row orient.
Flip instance pfifo_datain_2_d_reg[40] to match row orient.
Flip instance pfifo_datain_2_d_reg[42] to match row orient.
Flip instance pfifo_datain_2_d_reg[43] to match row orient.
Flip instance pfifo_datain_2_d_reg[45] to match row orient.
Flip instance pfifo_datain_2_d_reg[47] to match row orient.
Flip instance pfifo_datain_2_d_reg[49] to match row orient.
Flip instance pfifo_datain_2_d_reg[51] to match row orient.
Flip instance pfifo_datain_2_d_reg[52] to match row orient.
Flip instance pfifo_datain_2_d_reg[54] to match row orient.
Flip instance pfifo_datain_2_d_reg[55] to match row orient.
Flip instance pfifo_datain_2_d_reg[57] to match row orient.
Flip instance pfifo_datain_2_d_reg[59] to match row orient.
Flip instance pfifo_datain_2_d_reg[61] to match row orient.
Flip instance pfifo_datain_2_d_reg[62] to match row orient.
Flip instance pfifo_datain_2_d_reg[63] to match row orient.
Flip instance pfifo_datain_1_d_reg[1] to match row orient.
Flip instance pfifo_datain_1_d_reg[4] to match row orient.
Flip instance pfifo_datain_1_d_reg[5] to match row orient.
Flip instance pfifo_datain_1_d_reg[7] to match row orient.
Flip instance pfifo_datain_1_d_reg[8] to match row orient.
Flip instance pfifo_datain_1_d_reg[11] to match row orient.
Flip instance pfifo_datain_1_d_reg[13] to match row orient.
Flip instance pfifo_datain_1_d_reg[15] to match row orient.
Flip instance pfifo_datain_1_d_reg[17] to match row orient.
Flip instance pfifo_datain_1_d_reg[19] to match row orient.
Flip instance pfifo_datain_1_d_reg[21] to match row orient.
Flip instance pfifo_datain_1_d_reg[22] to match row orient.
Flip instance pfifo_datain_1_d_reg[26] to match row orient.
Flip instance pfifo_datain_1_d_reg[28] to match row orient.
Flip instance pfifo_datain_1_d_reg[29] to match row orient.
Flip instance pfifo_datain_1_d_reg[31] to match row orient.
Flip instance pfifo_datain_1_d_reg[33] to match row orient.
Flip instance pfifo_datain_1_d_reg[34] to match row orient.
Flip instance pfifo_datain_1_d_reg[35] to match row orient.
Flip instance pfifo_datain_1_d_reg[38] to match row orient.
Flip instance pfifo_datain_1_d_reg[39] to match row orient.
Flip instance pfifo_datain_1_d_reg[41] to match row orient.
Flip instance pfifo_datain_1_d_reg[42] to match row orient.
Flip instance pfifo_datain_1_d_reg[43] to match row orient.
Flip instance pfifo_datain_1_d_reg[44] to match row orient.
Flip instance pfifo_datain_1_d_reg[45] to match row orient.
Flip instance pfifo_datain_1_d_reg[46] to match row orient.
Flip instance pfifo_datain_1_d_reg[50] to match row orient.
Flip instance pfifo_datain_1_d_reg[51] to match row orient.
Flip instance pfifo_datain_1_d_reg[54] to match row orient.
Flip instance pfifo_datain_1_d_reg[55] to match row orient.
Flip instance pfifo_datain_1_d_reg[57] to match row orient.
Flip instance pfifo_datain_1_d_reg[58] to match row orient.
Flip instance pfifo_datain_1_d_reg[59] to match row orient.
Flip instance pfifo_datain_1_d_reg[60] to match row orient.
Flip instance pfifo_datain_1_d_reg[61] to match row orient.
Flip instance pfifo_datain_1_d_reg[62] to match row orient.
Flip instance pfifo_datain_ctrl1_d_reg[0] to match row orient.
Flip instance pfifo_datain_ctrl1_d_reg[2] to match row orient.
Flip instance pfifo_datain_ctrl1_d_reg[3] to match row orient.
Flip instance pfifo_datain_ctrl1_d_reg[7] to match row orient.
Flip instance pkt1_fifo/depth_left_reg[0] to match row orient.
Flip instance pkt1_fifo/depth_left_reg[1] to match row orient.
Flip instance pkt1_fifo/depth_left_reg[2] to match row orient.
Flip instance pkt1_fifo/depth_left_reg[4] to match row orient.
Flip instance pkt1_fifo/w_ptr_reg[1] to match row orient.
Flip instance pkt1_fifo/w_ptr_reg[3] to match row orient.
Flip instance pkt1_fifo/w_ptr_reg[5] to match row orient.
Flip instance pkt1_fifo/r_ptr_reg[0] to match row orient.
Flip instance pkt1_fifo/r_ptr_reg[1] to match row orient.
Flip instance pkt1_fifo/r_ptr_reg[2] to match row orient.
Flip instance pkt1_fifo/r_ptr_reg[5] to match row orient.
Flip instance pktctrl2_fifo/depth_left_reg[1] to match row orient.
Flip instance pktctrl2_fifo/w_ptr_reg[0] to match row orient.
Flip instance pktctrl2_fifo/w_ptr_reg[2] to match row orient.
Flip instance pktctrl2_fifo/w_ptr_reg[3] to match row orient.
Flip instance pktctrl2_fifo/r_ptr_reg[4] to match row orient.
Flip instance pktctrl1_fifo/depth_left_reg[5] to match row orient.
Flip instance pktctrl1_fifo/depth_left_reg[0] to match row orient.
Flip instance pktctrl1_fifo/depth_left_reg[2] to match row orient.
Flip instance pktctrl1_fifo/depth_left_reg[3] to match row orient.
Flip instance pktctrl1_fifo/w_ptr_reg[1] to match row orient.
Flip instance pktctrl1_fifo/r_ptr_reg[1] to match row orient.
Flip instance pktctrl1_fifo/r_ptr_reg[3] to match row orient.
Flip instance link_addr_2_fifo/depth_left_reg[1] to match row orient.
Flip instance link_addr_0_fifo/depth_left_reg[1] to match row orient.
Flip instance pkt1_fifo/depth_left_reg[6] to match row orient.
Flip instance pkt2_fifo/depth_left_reg[6] to match row orient.
Flip instance pkt0_fifo/depth_left_reg[6] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[1][3] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[1][5] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[1][6] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[1][7] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[1][8] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[1][9] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[1][10] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[1][12] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[1][13] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[1][17] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[1][18] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[1][23] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[1][25] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[1][26] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[1][28] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[1][30] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[0][0] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[0][1] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[0][5] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[0][6] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[0][10] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[0][12] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[0][13] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[0][15] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[0][16] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[0][19] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[0][20] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[0][22] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[0][23] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[0][24] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[0][26] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[0][27] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[0][29] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[0][30] to match row orient.
Flip instance link_addr_0_fifo/data_mem_reg[0][31] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[1][1] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[1][3] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[1][5] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[1][6] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[1][9] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[1][15] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[1][17] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[1][20] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[1][21] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[1][25] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[1][26] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[1][28] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[1][30] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[1][31] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[0][2] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[0][5] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[0][7] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[0][8] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[0][9] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[0][10] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[0][12] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[0][14] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[0][17] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[0][19] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[0][21] to match row orient.
Flip instance link_addr_2_fifo/data_mem_reg[0][25] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[1][3] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[1][11] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[1][18] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[1][19] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[1][22] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[1][23] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[1][27] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[1][28] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[1][29] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[1][30] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[0][2] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[0][3] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[0][7] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[0][8] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[0][13] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[0][14] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[0][15] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[0][16] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[0][17] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[0][18] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[0][19] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[0][20] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[0][21] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[0][22] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[0][24] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[0][25] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[0][27] to match row orient.
Flip instance link_addr_1_fifo/data_mem_reg[0][31] to match row orient.
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> addRing -spacing_bottom 5 -width_left 5 -width_bottom 5 -width_top 5 -spacing_top 5 -layer_bottom metal5 -width_right 5 -around core -center 1 -layer_top metal5 -spacing_right 5 -spacing_left 5 -layer_right metal6 -layer_left metal6 -nets { gnd vdd }

The power planner created 8 wires.
<CMD_INTERNAL> amoebaPlace
**WARN: (ENCSP-9007):	The command 'amoebaPlace' is obsolete. It has been replaced by 'placeDesign'.
*** Starting "NanoPlace(TM) placement v0.892.2.20 (mem=395.0M)" ...
Options: ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=31363 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=6731 #term=18685 #term/net=2.78, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=1167
stdCell: 31363 single + 0 double + 0 multi
Total standard cell length = 17.6614 (mm), area = 0.0436 (mm^2)
Design contains fractional 20 cells.
Average module density = 0.617.
Density for the design = 0.617.
       = stdcell_area 46478 (43624 um^2) / alloc_area 75386 (70757 um^2).
Pin Density = 0.402.
            = total # of pins 18685 / total Instance area 46478.
Identified 25023 spare or floating instances, with no clusters.
Iteration  1: Total net bbox = 3.193e+05 (1.37e+05 1.83e+05)
              Est.  stn bbox = 3.298e+05 (1.42e+05 1.87e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 395.0M
Iteration  2: Total net bbox = 2.755e+05 (1.37e+05 1.39e+05)
              Est.  stn bbox = 2.888e+05 (1.42e+05 1.46e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 395.0M
Iteration  3: Total net bbox = 2.352e+05 (1.05e+05 1.31e+05)
              Est.  stn bbox = 2.494e+05 (1.11e+05 1.38e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 395.0M
Iteration  4: Total net bbox = 2.109e+05 (9.86e+04 1.12e+05)
              Est.  stn bbox = 2.253e+05 (1.05e+05 1.20e+05)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 395.0M
Iteration  5: Total net bbox = 2.094e+05 (9.50e+04 1.14e+05)
              Est.  stn bbox = 2.245e+05 (1.02e+05 1.22e+05)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 395.0M
Iteration  6: Total net bbox = 2.026e+05 (9.67e+04 1.06e+05)
              Est.  stn bbox = 2.187e+05 (1.04e+05 1.15e+05)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 395.0M
Iteration  7: Total net bbox = 2.017e+05 (9.54e+04 1.06e+05)
              Est.  stn bbox = 2.182e+05 (1.03e+05 1.15e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 395.0M
Iteration  8: Total net bbox = 2.014e+05 (9.59e+04 1.06e+05)
              Est.  stn bbox = 2.180e+05 (1.03e+05 1.15e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 395.0M
Iteration  9: Total net bbox = 2.040e+05 (9.85e+04 1.06e+05)
              Est.  stn bbox = 2.207e+05 (1.06e+05 1.15e+05)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 395.0M
Iteration 10: Total net bbox = 2.079e+05 (9.85e+04 1.09e+05)
              Est.  stn bbox = 2.245e+05 (1.06e+05 1.19e+05)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 395.0M
Iteration 11: Total net bbox = 2.101e+05 (1.01e+05 1.09e+05)
              Est.  stn bbox = 2.268e+05 (1.08e+05 1.19e+05)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 395.0M
Iteration 12: Total net bbox = 2.093e+05 (9.89e+04 1.10e+05)
              Est.  stn bbox = 2.261e+05 (1.06e+05 1.20e+05)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 395.0M
Iteration 13: Total net bbox = 2.076e+05 (9.77e+04 1.10e+05)
              Est.  stn bbox = 2.245e+05 (1.05e+05 1.19e+05)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 395.0M
Iteration 14: Total net bbox = 2.067e+05 (9.69e+04 1.10e+05)
              Est.  stn bbox = 2.236e+05 (1.04e+05 1.19e+05)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 395.0M
Iteration 15: Total net bbox = 2.032e+05 (9.57e+04 1.08e+05)
              Est.  stn bbox = 2.200e+05 (1.03e+05 1.17e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 395.0M
*** cost = 2.032e+05 (9.57e+04 1.08e+05) (cpu for global=0:00:05.3) real=0:00:05.0***
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:00.8, Real Time = 0:00:01.0
move report: preRPlace moves 2189 insts, mean move: 0.64 um, max move: 3.61 um
	max move on inst (FILL_8434): (138.70, 62.13) --> (139.84, 59.66)
Placement tweakage begins.
wire length = 2.039e+05 = 9.591e+04 H + 1.080e+05 V
wire length = 1.927e+05 = 8.796e+04 H + 1.048e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 10226 insts, mean move: 3.31 um, max move: 155.80 um
	max move on inst (FE_OFC3327_clks_rst): (54.34, 279.49) --> (86.64, 155.99)
move report: rPlace moves 3733 insts, mean move: 0.25 um, max move: 5.51 um
	max move on inst (U5995): (288.99, 222.68) --> (283.48, 222.68)
move report: overall moves 11694 insts, mean move: 3.00 um, max move: 155.42 um
	max move on inst (FE_OFC3327_clks_rst): (54.72, 279.49) --> (86.64, 155.99)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       155.42 um
  inst (FE_OFC3327_clks_rst) with max move: (54.72, 279.49) -> (86.64, 155.99)
  mean    (X+Y) =         5.18 um
Total instances flipped for legalization: 663
Total instances moved : 4065
*** cpu=0:00:02.0   mem=395.0M  mem(used)=0.0M***
Total net length = 1.964e+05 (8.954e+04 1.069e+05) (ext = 5.484e+04)
*** End of Placement (cpu=0:00:07.5, real=0:00:07.0, mem=395.0M) ***
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 121 )
Starting IO pin assignment...
INFO: Assigning 78 floating pins in partition AXI_master.
Completed IO pin assignment.
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
*** Begin SPECIAL ROUTE on Tue Nov  8 20:07:16 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_ibloc/PnR_axi
SPECIAL ROUTE ran on machine: coe-ee-cad45.sjsuad.sjsu.edu (Linux 4.7.9-200.fc24.x86_64+debug x86_64 3.50Ghz)

Begin option processing ...
(from .sroute_4483.conf) srouteConnectPowerBump set to false
(from .sroute_4483.conf) routeSpecial set to true
(from .sroute_4483.conf) srouteConnectBlockPin set to false
(from .sroute_4483.conf) srouteFollowCorePinEnd set to 3
(from .sroute_4483.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_4483.conf) sroutePadPinAllPorts set to true
(from .sroute_4483.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 590.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 22 layers, 10 routing layers, 1 overlap layer
Read in 33 macros, 25 used
Read in 31363 components
  31363 core components: 0 unplaced, 30529 placed, 834 fixed
Read in 1275 physical pins
  1275 physical pins: 0 unplaced, 1275 placed, 0 fixed
Read in 1166 nets
Read in 2 special nets, 2 routed
Read in 64001 terminals
Begin power routing ...
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 220
  Number of Followpin connections: 110
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 590.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 1275 io pins ...
 Updating DB with 20 via definition ...

sroute post-processing starts at Tue Nov  8 20:07:17 2016
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Tue Nov  8 20:07:17 2016

sroute post-processing starts at Tue Nov  8 20:07:17 2016
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Nov  8 20:07:17 2016
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 389.98 megs
<CMD> trialRoute
*** Starting trialRoute (mem=390.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 42
There are 42 nets with 1 extra space.
routingBox: (0 0) (620385 618740)
coreBox:    (40280 40280) (580385 578740)
There are 42 prerouted nets with extraSpace.
Number of multi-gpin terms=46, multi-gpins=126, moved blk term=0/0

Phase 1a route (0:00:00.0 390.0M):
Est net length = 1.974e+05um = 9.160e+04H + 1.058e+05V
Usage: (11.1%H 12.3%V) = (1.066e+05um 1.615e+05um) = (106031 66814)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Phase 1b route (0:00:00.0 390.0M):
Usage: (11.1%H 12.3%V) = (1.064e+05um 1.615e+05um) = (105851 66814)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Phase 1c route (0:00:00.0 390.0M):
Usage: (11.1%H 12.3%V) = (1.063e+05um 1.615e+05um) = (105802 66810)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Phase 1d route (0:00:00.0 390.0M):
Usage: (11.1%H 12.3%V) = (1.063e+05um 1.615e+05um) = (105802 66810)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Phase 1e route (0:00:00.0 390.0M):
Usage: (11.1%H 12.3%V) = (1.063e+05um 1.615e+05um) = (105802 66810)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Usage: (11.1%H 12.3%V) = (1.063e+05um 1.615e+05um) = (105802 66810)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.01%
--------------------------------------
  0:	0	 0.00%	2	 0.01%
  1:	0	 0.00%	11	 0.03%
  2:	0	 0.00%	13	 0.03%
  3:	0	 0.00%	237	 0.60%
  4:	0	 0.00%	323	 0.81%
  5:	0	 0.00%	438	 1.10%
  6:	0	 0.00%	671	 1.68%
  7:	0	 0.00%	1080	 2.71%
  8:	0	 0.00%	1746	 4.38%
  9:	0	 0.00%	2924	 7.34%
 10:	6	 0.02%	4567	11.47%
 11:	338	 0.85%	6233	15.65%
 12:	928	 2.33%	7435	18.67%
 13:	1913	 4.80%	5643	14.17%
 14:	426	 1.07%	3365	 8.45%
 15:	507	 1.27%	2054	 5.16%
 16:	347	 0.87%	1677	 4.21%
 17:	1250	 3.14%	27	 0.07%
 18:	2049	 5.15%	76	 0.19%
 19:	2369	 5.95%	0	 0.00%
 20:	29691	74.56%	1300	 3.26%

Global route (cpu=0.1s real=0.0s 390.0M)
Phase 1l route (0:00:00.2 390.0M):
There are 42 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (11.2%H 12.6%V) = (1.078e+05um 1.645e+05um) = (107043 68044)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.01%
--------------------------------------
  0:	0	 0.00%	3	 0.01%
  1:	0	 0.00%	12	 0.03%
  2:	0	 0.00%	15	 0.04%
  3:	0	 0.00%	248	 0.62%
  4:	0	 0.00%	335	 0.84%
  5:	0	 0.00%	470	 1.18%
  6:	0	 0.00%	701	 1.76%
  7:	0	 0.00%	1120	 2.81%
  8:	0	 0.00%	1747	 4.39%
  9:	0	 0.00%	2946	 7.40%
 10:	9	 0.02%	4509	11.32%
 11:	343	 0.86%	6231	15.65%
 12:	928	 2.33%	7412	18.61%
 13:	1922	 4.83%	5590	14.04%
 14:	431	 1.08%	3369	 8.46%
 15:	511	 1.28%	2044	 5.13%
 16:	373	 0.94%	1667	 4.19%
 17:	1269	 3.19%	27	 0.07%
 18:	2088	 5.24%	76	 0.19%
 19:	2343	 5.88%	1	 0.00%
 20:	29607	74.34%	1299	 3.26%



*** Completed Phase 1 route (0:00:00.4 390.0M) ***


Total length: 2.082e+05um, number of vias: 36558
M1(H) length: 1.020e+03um, number of vias: 17512
M2(V) length: 8.637e+04um, number of vias: 15493
M3(H) length: 9.110e+04um, number of vias: 2626
M4(V) length: 2.308e+04um, number of vias: 415
M5(H) length: 3.082e+03um, number of vias: 237
M6(V) length: 3.346e+03um, number of vias: 133
M7(H) length: 9.127e+01um, number of vias: 75
M8(V) length: 8.574e+01um, number of vias: 56
M9(H) length: 7.868e+00um, number of vias: 11
M10(V) length: 1.623e+01um
*** Completed Phase 2 route (0:00:00.2 390.0M) ***

*** Finished all Phases (cpu=0:00:00.6 mem=390.0M) ***
Peak Memory Usage was 390.0M 
*** Finished trialRoute (cpu=0:00:00.7 mem=390.0M) ***

<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.1.placed
Extraction called for design 'AXI_master' of instances=31363 and nets=6887 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design AXI_master.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./AXI_master_xhUCDU_4483.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 390.0M)
Creating parasitic data file './AXI_master_xhUCDU_4483.rcdb.d/header.seq' for storing RC.
Extracted 10.0033% (CPU Time= 0:00:00.1  MEM= 390.0M)
Extracted 20.0025% (CPU Time= 0:00:00.1  MEM= 390.0M)
Extracted 30.0037% (CPU Time= 0:00:00.1  MEM= 390.0M)
Extracted 40.0029% (CPU Time= 0:00:00.1  MEM= 390.0M)
Extracted 50.0041% (CPU Time= 0:00:00.2  MEM= 390.0M)
Extracted 60.0033% (CPU Time= 0:00:00.2  MEM= 390.0M)
Extracted 70.0025% (CPU Time= 0:00:00.2  MEM= 390.0M)
Extracted 80.0037% (CPU Time= 0:00:00.3  MEM= 390.0M)
Extracted 90.0029% (CPU Time= 0:00:00.4  MEM= 390.0M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 390.0M)
Nr. Extracted Resistors     : 84863
Nr. Extracted Ground Cap.   : 91586
Nr. Extracted Coupling Cap. : 220656
Opening parasitic data file './AXI_master_xhUCDU_4483.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 390.0M)
Creating parasitic data file './AXI_master_xhUCDU_4483.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './AXI_master_xhUCDU_4483.rcdb.d/header.seq'. 6731 times net's RC data read were performed.
Opening parasitic data file './AXI_master_xhUCDU_4483.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 389.980M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 390.0M, InitMEM = 390.0M)
Number of Loop : 0
Start delay calculation (mem=389.980M)...
delayCal using detail RC...
Opening parasitic data file './AXI_master_xhUCDU_4483.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 390.0M)
Closing parasitic data file './AXI_master_xhUCDU_4483.rcdb.d/header.seq'. 6731 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.3 real=0:00:01.0 mem=389.980M 1)
*** CDM Built up (cpu=0:00:01.1  real=0:00:02.0  mem= 390.0M) ***
<CMD> setOptMode -mediumEffort -fixDRC -addPortAsNeeded
**WARN: (ENCTCM-70):	Option "-fixDRC" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 390.0M **
*** Change effort level medium to high ***
setExtractRCMode -engine preRoute
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=390.0M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=390.0M) ***

Extraction called for design 'AXI_master' of instances=31363 and nets=6887 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_master.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 389.980M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.167  |
|           TNS (ns):|-387.315 |
|    Violating Paths:|   784   |
|          All Paths:|  2200   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1148 (1148)    |   -0.154   |   1151 (1151)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.072%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 390.0M **
*** Starting optimizing excluded clock nets MEM= 390.0M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 390.0M) ***
Info: 42 nets with fixed/cover wires excluded.
Info: 42 clock nets excluded from IPO operation.
Design contains fractional 20 cells.
Design contains fractional 20 cells.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

------------------------------------------------------------
     Summary (cpu=0.00min real=0.02min mem=390.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.167  |
|           TNS (ns):|-387.315 |
|    Violating Paths:|   784   |
|          All Paths:|  2200   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1148 (1148)    |   -0.154   |   1151 (1151)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.072%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 390.0M **
*info: Start fixing DRV (Mem = 389.98M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (390.0M)
*info: 42 clock nets excluded
*info: 2 special nets excluded.
*info: 130 no-driver nets excluded.
*info: 42 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=390.0M) ***
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.600721
Start fixing design rules ... (0:00:00.1 390.0M)
Done fixing design rule (0:00:00.2 390.0M)

Summary:
10 buffers added on 10 nets (with 5 drivers resized)

Density after buffering = 0.601012
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 121 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.1, Real Time = 0:00:01.0
move report: preRPlace moves 60 insts, mean move: 0.39 um, max move: 0.76 um
	max move on inst (U4448): (233.32, 69.54) --> (232.56, 69.54)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 60 insts, mean move: 0.39 um, max move: 0.76 um
	max move on inst (U4448): (233.32, 69.54) --> (232.56, 69.54)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.76 um
  inst (U4448) with max move: (233.32, 69.54) -> (232.56, 69.54)
  mean    (X+Y) =         0.40 um
Total instances moved : 23
*** cpu=0:00:01.2   mem=390.0M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Completed dpFixDRCViolation (0:00:01.6 390.0M)

Re-routed 25 nets
Extraction called for design 'AXI_master' of instances=31373 and nets=6897 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_master.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 389.980M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 390.0M, InitMEM = 390.0M)
Number of Loop : 0
Start delay calculation (mem=389.980M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=389.980M 0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 390.0M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    1146
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    1148
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:02, Mem = 389.98M).

------------------------------------------------------------
     Summary (cpu=0.04min real=0.03min mem=390.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.167  |
|           TNS (ns):|-385.048 |
|    Violating Paths:|   737   |
|          All Paths:|  2200   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1146 (1146)    |   -0.154   |   1149 (1149)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.101%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 390.0M **
*** Starting optFanout (390.0M)
*info: 42 clock nets excluded
*info: 2 special nets excluded.
*info: 130 no-driver nets excluded.
*info: 42 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=390.0M) ***
Start fixing timing ... (0:00:00.1 390.0M)

Start clock batches slack = -2.167ns
End batches slack = -2.400ns
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:01.0 390.0M)

Summary:
634 buffers added on 355 nets (with 51 drivers resized)

15 nets rebuffered with 15 inst removed and 26 inst added
Density after buffering = 0.624329
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 121 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.5, Real Time = 0:00:02.0
move report: preRPlace moves 3159 insts, mean move: 0.63 um, max move: 3.99 um
	max move on inst (FE_OFC7185_n2083): (87.78, 212.80) --> (86.26, 210.33)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 3159 insts, mean move: 0.63 um, max move: 3.99 um
	max move on inst (FE_OFC7185_n2083): (87.78, 212.80) --> (86.26, 210.33)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         3.99 um
  inst (FE_OFC7185_n2083) with max move: (87.78, 212.8) -> (86.26, 210.33)
  mean    (X+Y) =         0.70 um
Total instances moved : 1234
*** cpu=0:00:01.5   mem=390.0M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Completed optFanout (0:00:02.7 390.0M)

Re-routed 0 nets
Extraction called for design 'AXI_master' of instances=31992 and nets=7516 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_master.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 389.980M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 390.0M, InitMEM = 390.0M)
Number of Loop : 0
Start delay calculation (mem=389.980M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=389.980M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 390.0M) ***

------------------------------------------------------------
     Summary (cpu=0.05min real=0.05min mem=390.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.038  |
|           TNS (ns):|-295.075 |
|    Violating Paths:|   524   |
|          All Paths:|  2200   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1146 (1146)    |   -0.115   |   1149 (1149)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.394%
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:06, mem = 390.0M **
*** Timing NOT met, worst failing slack is -2.038
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 42 nets with fixed/cover wires excluded.
Info: 42 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 62.394% **

*** starting 1-st reclaim pass: 6165 instances 
*** starting 2-nd reclaim pass: 5866 instances 
*** starting 3-rd reclaim pass: 1842 instances 
*** starting 4-th reclaim pass: 315 instances 
*** starting 5-th reclaim pass: 3 instances 


** Area Reclaim Summary: Buffer Deletion = 265 Declone = 34 Downsize = 666 **
** Density Change = 0.976% **
** Density after area reclaim = 61.418% **
*** Finished Area Reclaim (0:00:01.7) ***
*** Starting sequential cell resizing ***
Design contains fractional 20 cells.
Design contains fractional 20 cells.
density before resizing = 61.418%
Design contains fractional 20 cells.
*summary:      0 instances changed cell type
density after resizing = 61.418%
*** Finish sequential cell resizing (cpu=0:00:00.2 mem=390.0M) ***
Design contains fractional 20 cells.
Design contains fractional 20 cells.
density before resizing = 61.418%
* summary of transition time violation fixes:
*summary:      1 instance  changed cell type
density after resizing = 61.418%
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 121 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.2, Real Time = 0:00:02.0
move report: preRPlace moves 250 insts, mean move: 0.43 um, max move: 2.47 um
	max move on inst (FILL_6585): (282.72, 180.69) --> (282.72, 183.16)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 250 insts, mean move: 0.43 um, max move: 2.47 um
	max move on inst (FILL_6585): (282.72, 180.69) --> (282.72, 183.16)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.76 um
  inst (FE_OFC6921_link_datain_0_16_) with max move: (141.36, 235.03) -> (142.12, 235.03)
  mean    (X+Y) =         0.43 um
Total instances moved : 97
*** cpu=0:00:01.2   mem=390.0M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Starting trialRoute (mem=390.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 42
There are 42 nets with 1 extra space.
routingBox: (0 0) (620385 618740)
coreBox:    (40280 40280) (580385 578740)
There are 42 prerouted nets with extraSpace.
Number of multi-gpin terms=45, multi-gpins=123, moved blk term=0/0

Phase 1a route (0:00:00.0 390.0M):
Est net length = 1.983e+05um = 9.244e+04H + 1.058e+05V
Usage: (11.3%H 12.5%V) = (1.078e+05um 1.637e+05um) = (107384 67687)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Phase 1b route (0:00:00.0 390.0M):
Usage: (11.2%H 12.5%V) = (1.077e+05um 1.637e+05um) = (107211 67687)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Phase 1c route (0:00:00.0 390.0M):
Usage: (11.2%H 12.5%V) = (1.076e+05um 1.637e+05um) = (107164 67686)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Phase 1d route (0:00:00.0 390.0M):
Usage: (11.2%H 12.5%V) = (1.076e+05um 1.637e+05um) = (107164 67686)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Phase 1e route (0:00:00.0 390.0M):
Usage: (11.2%H 12.5%V) = (1.076e+05um 1.637e+05um) = (107164 67686)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Usage: (11.2%H 12.5%V) = (1.076e+05um 1.637e+05um) = (107164 67686)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.01%
--------------------------------------
  0:	0	 0.00%	1	 0.00%
  1:	0	 0.00%	9	 0.02%
  2:	0	 0.00%	14	 0.04%
  3:	0	 0.00%	242	 0.61%
  4:	0	 0.00%	305	 0.77%
  5:	0	 0.00%	428	 1.07%
  6:	0	 0.00%	695	 1.75%
  7:	0	 0.00%	1123	 2.82%
  8:	0	 0.00%	1798	 4.51%
  9:	0	 0.00%	2885	 7.24%
 10:	7	 0.02%	4677	11.74%
 11:	340	 0.85%	6290	15.79%
 12:	923	 2.32%	7415	18.62%
 13:	1907	 4.79%	5481	13.76%
 14:	431	 1.08%	3350	 8.41%
 15:	515	 1.29%	2112	 5.30%
 16:	378	 0.95%	1586	 3.98%
 17:	1315	 3.30%	35	 0.09%
 18:	2152	 5.40%	76	 0.19%
 19:	2361	 5.93%	0	 0.00%
 20:	29495	74.06%	1300	 3.26%

Global route (cpu=0.1s real=0.0s 390.0M)
Phase 1l route (0:00:00.2 390.0M):
There are 42 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (11.4%H 12.7%V) = (1.091e+05um 1.666e+05um) = (108389 68879)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.01%
--------------------------------------
  0:	0	 0.00%	2	 0.01%
  1:	0	 0.00%	9	 0.02%
  2:	0	 0.00%	19	 0.05%
  3:	0	 0.00%	246	 0.62%
  4:	0	 0.00%	316	 0.79%
  5:	0	 0.00%	463	 1.16%
  6:	0	 0.00%	725	 1.82%
  7:	0	 0.00%	1166	 2.93%
  8:	0	 0.00%	1789	 4.49%
  9:	0	 0.00%	2911	 7.31%
 10:	10	 0.03%	4631	11.63%
 11:	344	 0.86%	6280	15.77%
 12:	924	 2.32%	7380	18.53%
 13:	1915	 4.81%	5447	13.68%
 14:	434	 1.09%	3345	 8.40%
 15:	527	 1.32%	2106	 5.29%
 16:	399	 1.00%	1576	 3.96%
 17:	1336	 3.35%	35	 0.09%
 18:	2198	 5.52%	76	 0.19%
 19:	2333	 5.86%	0	 0.00%
 20:	29404	73.83%	1300	 3.26%



*** Completed Phase 1 route (0:00:00.4 390.0M) ***


Total length: 2.094e+05um, number of vias: 38171
M1(H) length: 1.047e+03um, number of vias: 18172
M2(V) length: 8.540e+04um, number of vias: 16445
M3(H) length: 9.183e+04um, number of vias: 2648
M4(V) length: 2.464e+04um, number of vias: 406
M5(H) length: 3.135e+03um, number of vias: 225
M6(V) length: 3.148e+03um, number of vias: 133
M7(H) length: 8.903e+01um, number of vias: 75
M8(V) length: 8.574e+01um, number of vias: 56
M9(H) length: 7.868e+00um, number of vias: 11
M10(V) length: 1.623e+01um
*** Completed Phase 2 route (0:00:00.2 390.0M) ***

*** Finished all Phases (cpu=0:00:00.6 mem=390.0M) ***
Peak Memory Usage was 390.0M 
*** Finished trialRoute (cpu=0:00:00.7 mem=390.0M) ***

Extraction called for design 'AXI_master' of instances=31693 and nets=7217 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_master.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 389.980M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 390.0M, InitMEM = 390.0M)
Number of Loop : 0
Start delay calculation (mem=389.980M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=389.980M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 390.0M) ***

------------------------------------------------------------
     Summary (cpu=0.07min real=0.08min mem=390.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.777  |
|           TNS (ns):|-230.169 |
|    Violating Paths:|   492   |
|          All Paths:|  2200   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1146 (1146)    |   -0.116   |   1149 (1149)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.418%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 390.0M **
*info: Start fixing DRV (Mem = 389.98M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -secondPreCtsDrv -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (390.0M)
*info: 42 clock nets excluded
*info: 2 special nets excluded.
*info: 130 no-driver nets excluded.
*info: 42 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=390.0M) ***
Start fixing design rules ... (0:00:00.1 390.0M)
Done fixing design rule (0:00:00.1 390.0M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.614183
*** Completed dpFixDRCViolation (0:00:00.2 390.0M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    1146
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    1146
*info:   Prev Max tran violations:   0
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (390.0M)
*info: 42 clock nets excluded
*info: 2 special nets excluded.
*info: 130 no-driver nets excluded.
*info: 42 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=390.0M) ***
Start fixing design rules ... (0:00:00.1 390.0M)
Done fixing design rule (0:00:00.2 390.0M)

Summary:
1 buffer added on 1 net (with 0 driver resized)

Density after buffering = 0.614221
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 121 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.9, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.9   mem=390.0M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Completed dpFixDRCViolation (0:00:01.2 390.0M)

Re-routed 2 nets
Extraction called for design 'AXI_master' of instances=31694 and nets=7218 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_master.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 389.980M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 390.0M, InitMEM = 390.0M)
Number of Loop : 0
Start delay calculation (mem=389.980M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=389.980M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 390.0M) ***
*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    1146
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    1146
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:02, Mem = 389.98M).

------------------------------------------------------------
     Summary (cpu=0.03min real=0.03min mem=390.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.777  |
|           TNS (ns):|-230.169 |
|    Violating Paths:|   492   |
|          All Paths:|  2200   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1146 (1146)    |   -0.116   |   1149 (1149)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.422%
------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 390.0M **
*** Timing NOT met, worst failing slack is -1.777
*** Check timing (0:00:00.0)
*** Starting optCritPath ***
*info: 42 clock nets excluded
*info: 2 special nets excluded.
*info: 130 no-driver nets excluded.
*info: 42 nets with fixed/cover wires excluded.
Design contains fractional 20 cells.
Design contains fractional 20 cells.
Density : 0.6142
Max route overflow : 0.0001
Current slack : -1.777 ns, density : 0.6142
Current slack : -1.777 ns, density : 0.6142
Current slack : -1.620 ns, density : 0.6142
Current slack : -1.543 ns, density : 0.6136
Current slack : -1.402 ns, density : 0.6137
Current slack : -1.402 ns, density : 0.6137
Current slack : -1.402 ns, density : 0.6137
Current slack : -1.391 ns, density : 0.6132
Current slack : -1.386 ns, density : 0.6125
Current slack : -1.337 ns, density : 0.6125
Current slack : -1.337 ns, density : 0.6125
Current slack : -1.337 ns, density : 0.6125
Current slack : -1.337 ns, density : 0.6125
Current slack : -1.329 ns, density : 0.6122
Current slack : -1.325 ns, density : 0.6122
Current slack : -1.325 ns, density : 0.6122
Current slack : -1.325 ns, density : 0.6122
Current slack : -1.325 ns, density : 0.6122
Current slack : -1.325 ns, density : 0.6122
Current slack : -1.312 ns, density : 0.6122
Current slack : -1.312 ns, density : 0.6123
*** Starting refinePlace (0:00:02.3 mem=390.0M) ***
*** maximum move = 2.5um ***
*** Finished refinePlace (0:00:03.7 mem=390.0M) ***
*** Done re-routing un-routed nets (390.0M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:03.7 mem=390.0M) ***
*** Finished delays update (0:00:04.1 mem=390.0M) ***
Current slack : -1.296 ns, density : 0.6131
Current slack : -1.291 ns, density : 0.6131
Current slack : -1.292 ns, density : 0.6131
Current slack : -1.292 ns, density : 0.6125
Current slack : -1.278 ns, density : 0.6112
Current slack : -1.278 ns, density : 0.6112
Current slack : -1.302 ns, density : 0.6168
Current slack : -1.302 ns, density : 0.6168
Current slack : -1.302 ns, density : 0.6168
Current slack : -1.302 ns, density : 0.6168
Current slack : -1.302 ns, density : 0.6168
Current slack : -1.302 ns, density : 0.6167
Current slack : -1.302 ns, density : 0.6167
Current slack : -1.302 ns, density : 0.6167
*** Starting refinePlace (0:00:05.8 mem=390.0M) ***
*** maximum move = 3.6um ***
*** Finished refinePlace (0:00:07.2 mem=390.0M) ***
*** Done re-routing un-routed nets (390.0M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:07.3 mem=390.0M) ***
*** Finished delays update (0:00:07.6 mem=390.0M) ***
Current slack : -1.266 ns, density : 0.6172
Current slack : -1.266 ns, density : 0.6173
Current slack : -1.259 ns, density : 0.6173
Current slack : -1.259 ns, density : 0.6173
Current slack : -1.259 ns, density : 0.6173
Current slack : -1.259 ns, density : 0.6173
Current slack : -1.259 ns, density : 0.6174
Current slack : -1.259 ns, density : 0.6173
Current slack : -1.259 ns, density : 0.6171
Current slack : -1.259 ns, density : 0.6171
Current slack : -1.259 ns, density : 0.6173
Current slack : -1.245 ns, density : 0.6172
Current slack : -1.245 ns, density : 0.6173
Current slack : -1.245 ns, density : 0.6173
Current slack : -1.245 ns, density : 0.6175
Current slack : -1.245 ns, density : 0.6174
Current slack : -1.253 ns, density : 0.6174
Current slack : -1.253 ns, density : 0.6171
Current slack : -1.225 ns, density : 0.6159
Current slack : -1.225 ns, density : 0.6158
Current slack : -1.225 ns, density : 0.6158
*** Starting refinePlace (0:00:10.4 mem=390.0M) ***
*** maximum move = 3.6um ***
*** Finished refinePlace (0:00:11.8 mem=390.0M) ***
*** Done re-routing un-routed nets (390.0M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:11.8 mem=390.0M) ***
*** Finished delays update (0:00:12.2 mem=390.0M) ***
Current slack : -1.194 ns, density : 0.6166
Current slack : -1.194 ns, density : 0.6166
Current slack : -1.187 ns, density : 0.6166
Current slack : -1.187 ns, density : 0.6166
Current slack : -1.187 ns, density : 0.6169
Current slack : -1.183 ns, density : 0.6169
Current slack : -1.171 ns, density : 0.6169
Current slack : -1.163 ns, density : 0.6168
Current slack : -1.163 ns, density : 0.6164
Current slack : -1.163 ns, density : 0.6165
Current slack : -1.159 ns, density : 0.6184
Current slack : -1.159 ns, density : 0.6184
Current slack : -1.159 ns, density : 0.6184
Current slack : -1.159 ns, density : 0.6184
Current slack : -1.159 ns, density : 0.6184
Current slack : -1.159 ns, density : 0.6183
Current slack : -1.159 ns, density : 0.6182
Current slack : -1.159 ns, density : 0.6182
Current slack : -1.159 ns, density : 0.6183
Current slack : -1.131 ns, density : 0.6185
Current slack : -1.131 ns, density : 0.6185
Current slack : -1.131 ns, density : 0.6185
Current slack : -1.131 ns, density : 0.6186
Current slack : -1.131 ns, density : 0.6186
Current slack : -1.131 ns, density : 0.6186
Current slack : -1.125 ns, density : 0.6185
Current slack : -1.125 ns, density : 0.6185
Current slack : -1.125 ns, density : 0.6183
Current slack : -1.125 ns, density : 0.6183
Current slack : -1.125 ns, density : 0.6185
Current slack : -1.125 ns, density : 0.6185
Current slack : -1.125 ns, density : 0.6185
Current slack : -1.125 ns, density : 0.6187
Current slack : -1.125 ns, density : 0.6188
Current slack : -1.125 ns, density : 0.6188
Current slack : -1.125 ns, density : 0.6188
Current slack : -1.125 ns, density : 0.6184
Current slack : -1.125 ns, density : 0.6178
Current slack : -1.125 ns, density : 0.6178
Current slack : -1.125 ns, density : 0.6178
*** Starting refinePlace (0:00:17.9 mem=390.0M) ***
*** maximum move = 4.0um ***
*** Finished refinePlace (0:00:19.4 mem=390.0M) ***
*** Done re-routing un-routed nets (390.0M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:19.4 mem=390.0M) ***
*** Finished delays update (0:00:19.8 mem=390.0M) ***
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
**WARN: (ENCOPT-3034):	Optimization process capabilities limited due to 5 assigned nets
Current slack : -1.116 ns, density : 0.6184
Current slack : -1.116 ns, density : 0.6184
Current slack : -1.116 ns, density : 0.6183
Current slack : -1.094 ns, density : 0.6181
Current slack : -1.088 ns, density : 0.6181
Current slack : -1.088 ns, density : 0.6181
Current slack : -1.088 ns, density : 0.6181
Current slack : -1.083 ns, density : 0.6179
Current slack : -1.083 ns, density : 0.6179
Current slack : -1.070 ns, density : 0.6179
Current slack : -1.070 ns, density : 0.6179
Current slack : -1.059 ns, density : 0.6180
Current slack : -1.059 ns, density : 0.6180
Current slack : -1.054 ns, density : 0.6180
Current slack : -1.054 ns, density : 0.6177
Current slack : -1.054 ns, density : 0.6173
Current slack : -1.054 ns, density : 0.6173
Current slack : -1.048 ns, density : 0.6189
Current slack : -1.048 ns, density : 0.6189
Current slack : -1.048 ns, density : 0.6189
Current slack : -1.048 ns, density : 0.6189
Current slack : -1.048 ns, density : 0.6189
Current slack : -1.048 ns, density : 0.6189
Current slack : -1.048 ns, density : 0.6188
Current slack : -1.048 ns, density : 0.6188
Current slack : -1.048 ns, density : 0.6190
*** Starting refinePlace (0:00:23.9 mem=390.0M) ***
*** maximum move = 2.9um ***
*** Finished refinePlace (0:00:25.4 mem=390.0M) ***
*** Done re-routing un-routed nets (390.0M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:25.4 mem=390.0M) ***
*** Finished delays update (0:00:25.8 mem=390.0M) ***
Current slack : -1.034 ns, density : 0.6194
Current slack : -1.034 ns, density : 0.6198
Current slack : -1.033 ns, density : 0.6198
Current slack : -1.033 ns, density : 0.6198
Current slack : -1.033 ns, density : 0.6198
Current slack : -1.033 ns, density : 0.6198
Current slack : -1.033 ns, density : 0.6198
Current slack : -1.033 ns, density : 0.6198
Current slack : -1.033 ns, density : 0.6195
Current slack : -1.033 ns, density : 0.6195
Current slack : -1.033 ns, density : 0.6197
Current slack : -1.033 ns, density : 0.6199
Current slack : -1.033 ns, density : 0.6200
Current slack : -1.033 ns, density : 0.6200
Current slack : -1.033 ns, density : 0.6201
Current slack : -1.033 ns, density : 0.6201
Current slack : -1.042 ns, density : 0.6201
Current slack : -1.042 ns, density : 0.6198
Current slack : -1.042 ns, density : 0.6196
Current slack : -1.042 ns, density : 0.6195
Current slack : -1.042 ns, density : 0.6196
Current slack : -1.031 ns, density : 0.6196
Current slack : -1.031 ns, density : 0.6196
Current slack : -1.031 ns, density : 0.6197
Current slack : -1.030 ns, density : 0.6196
Current slack : -1.030 ns, density : 0.6196
Current slack : -1.030 ns, density : 0.6196
Current slack : -1.030 ns, density : 0.6195
Current slack : -1.030 ns, density : 0.6195
Current slack : -1.030 ns, density : 0.6204
Current slack : -1.030 ns, density : 0.6204
Current slack : -1.030 ns, density : 0.6204
Current slack : -1.030 ns, density : 0.6204
Current slack : -1.030 ns, density : 0.6204
Current slack : -1.030 ns, density : 0.6204
Current slack : -1.030 ns, density : 0.6204
Current slack : -1.030 ns, density : 0.6204
Current slack : -1.030 ns, density : 0.6204
*** Starting refinePlace (0:00:30.9 mem=390.0M) ***
*** maximum move = 3.2um ***
*** Finished refinePlace (0:00:32.4 mem=390.0M) ***
*** Done re-routing un-routed nets (390.0M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:32.4 mem=390.0M) ***
*** Finished delays update (0:00:32.8 mem=390.0M) ***
Current slack : -1.024 ns, density : 0.6207
Current slack : -1.024 ns, density : 0.6208
Current slack : -1.024 ns, density : 0.6208
Current slack : -1.024 ns, density : 0.6209
Current slack : -1.024 ns, density : 0.6209
Current slack : -1.024 ns, density : 0.6209
Current slack : -1.024 ns, density : 0.6209
Current slack : -1.024 ns, density : 0.6208
Current slack : -1.024 ns, density : 0.6207
Current slack : -1.024 ns, density : 0.6207
Current slack : -1.024 ns, density : 0.6209
Current slack : -1.024 ns, density : 0.6208
Current slack : -1.024 ns, density : 0.6208
*** Starting refinePlace (0:00:33.9 mem=390.0M) ***
*** maximum move = 2.5um ***
*** Finished refinePlace (0:00:35.3 mem=390.0M) ***
*** Done re-routing un-routed nets (390.0M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:35.3 mem=390.0M) ***
*** Finished delays update (0:00:35.7 mem=390.0M) ***
post refinePlace cleanup
post refinePlace cleanup
*** Done optCritPath (0:00:35.9 389.98M) ***

------------------------------------------------------------
     Summary (cpu=0.60min real=0.62min mem=390.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.024  |
|           TNS (ns):|-149.994 |
|    Violating Paths:|   418   |
|          All Paths:|  2200   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1142 (1142)    |   -0.116   |   1145 (1145)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.090%
------------------------------------------------------------
**optDesign ... cpu = 0:00:49, real = 0:00:50, mem = 390.0M **
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing NOT met, worst failing slack is -0.601
*** Check timing (0:00:00.1)
Working on reg2reg pathgroup
*** Starting optCritPath ***
*info: 42 clock nets excluded
*info: 2 special nets excluded.
*info: 130 no-driver nets excluded.
*info: 42 nets with fixed/cover wires excluded.
Design contains fractional 20 cells.
Design contains fractional 20 cells.
Density : 0.6209
Max route overflow : 0.0001
Current slack : -0.601 ns, density : 0.6209
Current slack : -0.601 ns, density : 0.6209
Current slack : -0.601 ns, density : 0.6208
Current slack : -0.601 ns, density : 0.6206
Current slack : -0.567 ns, density : 0.6206
Current slack : -0.567 ns, density : 0.6206
Current slack : -0.567 ns, density : 0.6206
Current slack : -0.546 ns, density : 0.6207
Current slack : -0.546 ns, density : 0.6207
Current slack : -0.545 ns, density : 0.6207
Current slack : -0.545 ns, density : 0.6207
Current slack : -0.545 ns, density : 0.6207
Current slack : -0.537 ns, density : 0.6208
Current slack : -0.537 ns, density : 0.6208
Current slack : -0.499 ns, density : 0.6207
Current slack : -0.499 ns, density : 0.6193
Current slack : -0.499 ns, density : 0.6193
Current slack : -0.499 ns, density : 0.6196
Current slack : -0.499 ns, density : 0.6196
Current slack : -0.499 ns, density : 0.6196
Current slack : -0.499 ns, density : 0.6196
Current slack : -0.499 ns, density : 0.6196
Current slack : -0.499 ns, density : 0.6196
Current slack : -0.499 ns, density : 0.6196
Current slack : -0.499 ns, density : 0.6196
Current slack : -0.492 ns, density : 0.6196
Current slack : -0.489 ns, density : 0.6196
Current slack : -0.489 ns, density : 0.6196
Current slack : -0.489 ns, density : 0.6196
Current slack : -0.489 ns, density : 0.6196
Current slack : -0.489 ns, density : 0.6196
Current slack : -0.489 ns, density : 0.6196
Current slack : -0.489 ns, density : 0.6196
Current slack : -0.489 ns, density : 0.6196
Current slack : -0.489 ns, density : 0.6196
Current slack : -0.489 ns, density : 0.6196
Current slack : -0.489 ns, density : 0.6197
Current slack : -0.489 ns, density : 0.6198
Current slack : -0.489 ns, density : 0.6198
Current slack : -0.489 ns, density : 0.6198
Current slack : -0.489 ns, density : 0.6198
Current slack : -0.489 ns, density : 0.6198
Current slack : -0.489 ns, density : 0.6197
Current slack : -0.489 ns, density : 0.6194
Current slack : -0.489 ns, density : 0.6194
Current slack : -0.458 ns, density : 0.6194
Current slack : -0.458 ns, density : 0.6194
Current slack : -0.458 ns, density : 0.6194
Current slack : -0.458 ns, density : 0.6194
Current slack : -0.458 ns, density : 0.6193
Current slack : -0.458 ns, density : 0.6193
Current slack : -0.458 ns, density : 0.6193
Current slack : -0.458 ns, density : 0.6191
Current slack : -0.458 ns, density : 0.6192
Current slack : -0.458 ns, density : 0.6194
Current slack : -0.458 ns, density : 0.6194
Current slack : -0.458 ns, density : 0.6194
Current slack : -0.458 ns, density : 0.6194
Current slack : -0.458 ns, density : 0.6194
Current slack : -0.458 ns, density : 0.6194
Current slack : -0.458 ns, density : 0.6194
Current slack : -0.458 ns, density : 0.6194
Current slack : -0.458 ns, density : 0.6194
*** Starting refinePlace (0:00:04.8 mem=390.0M) ***
*** maximum move = 3.2um ***
*** Finished refinePlace (0:00:06.3 mem=390.0M) ***
*** Done re-routing un-routed nets (390.0M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:06.4 mem=390.0M) ***
*** Finished delays update (0:00:06.7 mem=390.0M) ***
Current slack : -0.457 ns, density : 0.6210
Current slack : -0.457 ns, density : 0.6210
Current slack : -0.457 ns, density : 0.6210
Current slack : -0.457 ns, density : 0.6211
Current slack : -0.457 ns, density : 0.6211
Current slack : -0.457 ns, density : 0.6211
Current slack : -0.457 ns, density : 0.6211
Current slack : -0.457 ns, density : 0.6211
Current slack : -0.457 ns, density : 0.6211
Current slack : -0.457 ns, density : 0.6211
Current slack : -0.457 ns, density : 0.6211
Current slack : -0.457 ns, density : 0.6211
Current slack : -0.457 ns, density : 0.6211
*** Starting refinePlace (0:00:07.6 mem=390.0M) ***
*** maximum move = 0.8um ***
*** Finished refinePlace (0:00:09.0 mem=390.0M) ***
*** Starting trialRoute (mem=390.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 42
There are 42 nets with 1 extra space.
routingBox: (0 0) (620385 618740)
coreBox:    (40280 40280) (580385 578740)
There are 42 prerouted nets with extraSpace.
Number of multi-gpin terms=45, multi-gpins=123, moved blk term=0/0

Phase 1a route (0:00:00.0 390.0M):
Est net length = 2.061e+05um = 9.612e+04H + 1.100e+05V
Usage: (11.7%H 12.9%V) = (1.118e+05um 1.693e+05um) = (111556 69945)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Phase 1b route (0:00:00.0 390.0M):
Usage: (11.7%H 12.9%V) = (1.116e+05um 1.693e+05um) = (111363 69945)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Phase 1c route (0:00:00.0 390.0M):
Usage: (11.7%H 12.9%V) = (1.116e+05um 1.693e+05um) = (111311 69947)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Phase 1d route (0:00:00.0 390.0M):
Usage: (11.7%H 12.9%V) = (1.116e+05um 1.693e+05um) = (111311 69947)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Phase 1e route (0:00:00.0 390.0M):
Usage: (11.7%H 12.9%V) = (1.116e+05um 1.693e+05um) = (111311 69947)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Usage: (11.7%H 12.9%V) = (1.116e+05um 1.693e+05um) = (111311 69947)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	0	 0.00%	6	 0.02%
  1:	0	 0.00%	9	 0.02%
  2:	0	 0.00%	11	 0.03%
  3:	0	 0.00%	245	 0.62%
  4:	0	 0.00%	339	 0.85%
  5:	0	 0.00%	478	 1.20%
  6:	0	 0.00%	745	 1.87%
  7:	0	 0.00%	1279	 3.21%
  8:	0	 0.00%	1825	 4.58%
  9:	0	 0.00%	2926	 7.35%
 10:	10	 0.03%	4586	11.52%
 11:	346	 0.87%	6212	15.60%
 12:	933	 2.34%	7383	18.54%
 13:	1929	 4.84%	5440	13.66%
 14:	457	 1.15%	3380	 8.49%
 15:	554	 1.39%	2081	 5.23%
 16:	460	 1.16%	1464	 3.68%
 17:	1364	 3.43%	35	 0.09%
 18:	2142	 5.38%	79	 0.20%
 19:	2504	 6.29%	0	 0.00%
 20:	29125	73.13%	1300	 3.26%

Global route (cpu=0.1s real=0.0s 390.0M)
Phase 1l route (0:00:00.2 390.0M):
There are 42 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (11.8%H 13.1%V) = (1.131e+05um 1.724e+05um) = (112633 71231)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	0	 0.00%	7	 0.02%
  1:	0	 0.00%	8	 0.02%
  2:	0	 0.00%	13	 0.03%
  3:	0	 0.00%	251	 0.63%
  4:	0	 0.00%	366	 0.92%
  5:	0	 0.00%	511	 1.28%
  6:	0	 0.00%	793	 1.99%
  7:	0	 0.00%	1308	 3.28%
  8:	0	 0.00%	1833	 4.60%
  9:	0	 0.00%	2906	 7.30%
 10:	13	 0.03%	4550	11.43%
 11:	351	 0.88%	6211	15.60%
 12:	933	 2.34%	7344	18.44%
 13:	1938	 4.87%	5406	13.57%
 14:	462	 1.16%	3371	 8.46%
 15:	580	 1.46%	2078	 5.22%
 16:	464	 1.17%	1453	 3.65%
 17:	1391	 3.49%	35	 0.09%
 18:	2184	 5.48%	79	 0.20%
 19:	2492	 6.26%	0	 0.00%
 20:	29016	72.86%	1300	 3.26%



*** Completed Phase 1 route (0:00:00.4 390.0M) ***


Total length: 2.176e+05um, number of vias: 39426
M1(H) length: 1.062e+03um, number of vias: 18607
M2(V) length: 8.754e+04um, number of vias: 17075
M3(H) length: 9.566e+04um, number of vias: 2804
M4(V) length: 2.630e+04um, number of vias: 422
M5(H) length: 3.065e+03um, number of vias: 243
M6(V) length: 3.801e+03um, number of vias: 133
M7(H) length: 8.595e+01um, number of vias: 75
M8(V) length: 8.574e+01um, number of vias: 56
M9(H) length: 7.868e+00um, number of vias: 11
M10(V) length: 1.623e+01um
*** Completed Phase 2 route (0:00:00.2 390.0M) ***

*** Finished all Phases (cpu=0:00:00.7 mem=390.0M) ***
Peak Memory Usage was 390.0M 
*** Finished trialRoute (cpu=0:00:00.7 mem=390.0M) ***

**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:09.7 mem=390.0M) ***
*** Finished delays update (0:00:10.1 mem=390.0M) ***
post refinePlace cleanup
post refinePlace cleanup
**WARN: (ENCOPT-3034):	Optimization process capabilities limited due to 4 assigned nets
*** Done optCritPath (0:00:10.4 389.98M) ***

*info: reporting timing for user-set pathgroup(s)

------------------------------------------------------------
     Summary (cpu=0.17min real=0.18min mem=390.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.460  |
|           TNS (ns):| -25.885 |
|    Violating Paths:|   113   |
|          All Paths:|  2200   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1144 (1144)    |   -0.115   |   1147 (1147)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.110%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:00, real = 0:01:01, mem = 390.0M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:00, real = 0:01:01, mem = 390.0M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.069  | -0.460  | -1.069  | -0.015  | -0.338  |   N/A   |
|           TNS (ns):|-151.981 | -25.886 |-126.726 | -0.064  | -25.256 |   N/A   |
|    Violating Paths:|   404   |   113   |   261   |    6    |   143   |   N/A   |
|          All Paths:|  2200   |   793   |  1391   |   566   |   537   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1144 (1144)    |   -0.115   |   1147 (1147)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.110%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:01, real = 0:01:01, mem = 390.0M **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*** Finished optDesign ***
<CMD_INTERNAL> initECO ./ipo1.txt
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD_INTERNAL> endECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.2.ipo1
<CMD> createClockTreeSpec -output encounter.cts -bufFootprint buf -invFootprint inv
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts -bufFootprint buf -invFootprint inv 
**WARN: (ENCCK-7001):	Option '-bufFootprint' for command 'createClockTreeSpec' is obsolete. Use '-bufferList' option as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use '-bufferList'.
**WARN: (ENCCK-412):	-bufFootprint is ignored in createClockTreeSpec since in this release the buffer footprint name is automatically generated and provided to this command. If you want to specify a specific list of cells to be used by CTS, please use -bufferList option.
**WARN: (ENCCK-7001):	Option '-invFootprint' for command 'createClockTreeSpec' is obsolete. Use '-bufferList' option as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use '-bufferList'.
**WARN: (ENCCK-415):	-invFootprint is ignored in createClockTreeSpec while dbgGPSAutoCellFunction is set.
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.0921863(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.129341(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.210491(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.268112(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.0921863(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.129341(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.210491(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.268112(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=385.0M) ***
*** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=385.0M) ***
<CMD> specifyClockTree -clkfile encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCCK-3217):	'specifyClockTree -clkfile' is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use 'specifyClockTree -file'.

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock clks.clk has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=385.0M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 384.977M)

Start to trace clock trees ...
*** Begin Tracer (mem=385.0M) ***
**WARN: (ENCCK-767):	Find clock buffer FECTS_clks_clk___L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock clks.clk has been synthesized.
*** End Tracer (mem=385.0M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.1, real=0:00:00.0, mem=385.0M) ***
<CMD> trialRoute -highEffort -guide cts.rguide
*** Starting trialRoute (mem=385.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -highEffort -handlePreroute -keepMarkedOptRoutes -guide cts.rguide -noPinGuide

Nr of prerouted/Fixed nets = 42
There are 42 nets with 1 extra space.
routingBox: (0 0) (620385 618740)
coreBox:    (40280 40280) (580385 578740)
There are 42 prerouted nets with extraSpace.

Phase 0 route (using Routing Guide) (0:00:00.0 385.0M):
Number of multi-gpin terms=45, multi-gpins=123, moved blk term=0/0

Phase 1a route (0:00:00.0 385.0M):
Est net length = 2.061e+05um = 9.612e+04H + 1.100e+05V
Usage: (11.7%H 12.9%V) = (1.118e+05um 1.693e+05um) = (111556 69945)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Phase 1b route (0:00:00.0 385.0M):
Usage: (11.7%H 12.9%V) = (1.116e+05um 1.693e+05um) = (111363 69945)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Phase 1c route (0:00:00.0 385.0M):
Usage: (11.7%H 12.9%V) = (1.116e+05um 1.693e+05um) = (111311 69947)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Phase 1d route (0:00:00.0 385.0M):
Usage: (11.7%H 12.9%V) = (1.116e+05um 1.693e+05um) = (111311 69947)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Phase 1e route (0:00:00.0 385.0M):
Usage: (11.7%H 12.9%V) = (1.116e+05um 1.693e+05um) = (111311 69947)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Usage: (11.7%H 12.9%V) = (1.116e+05um 1.693e+05um) = (111311 69947)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	0	 0.00%	6	 0.02%
  1:	0	 0.00%	9	 0.02%
  2:	0	 0.00%	11	 0.03%
  3:	0	 0.00%	245	 0.62%
  4:	0	 0.00%	339	 0.85%
  5:	0	 0.00%	478	 1.20%
  6:	0	 0.00%	745	 1.87%
  7:	0	 0.00%	1279	 3.21%
  8:	0	 0.00%	1825	 4.58%
  9:	0	 0.00%	2926	 7.35%
 10:	10	 0.03%	4586	11.52%
 11:	346	 0.87%	6212	15.60%
 12:	933	 2.34%	7383	18.54%
 13:	1929	 4.84%	5440	13.66%
 14:	457	 1.15%	3380	 8.49%
 15:	554	 1.39%	2081	 5.23%
 16:	460	 1.16%	1464	 3.68%
 17:	1364	 3.43%	35	 0.09%
 18:	2142	 5.38%	79	 0.20%
 19:	2504	 6.29%	0	 0.00%
 20:	29125	73.13%	1300	 3.26%

Global route (cpu=0.2s real=0.0s 385.0M)
Phase 1l route (0:00:00.2 385.0M):
There are 42 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (11.8%H 13.1%V) = (1.131e+05um 1.724e+05um) = (112633 71231)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	0	 0.00%	7	 0.02%
  1:	0	 0.00%	8	 0.02%
  2:	0	 0.00%	13	 0.03%
  3:	0	 0.00%	251	 0.63%
  4:	0	 0.00%	366	 0.92%
  5:	0	 0.00%	511	 1.28%
  6:	0	 0.00%	793	 1.99%
  7:	0	 0.00%	1308	 3.28%
  8:	0	 0.00%	1833	 4.60%
  9:	0	 0.00%	2906	 7.30%
 10:	13	 0.03%	4550	11.43%
 11:	351	 0.88%	6211	15.60%
 12:	933	 2.34%	7344	18.44%
 13:	1938	 4.87%	5406	13.57%
 14:	462	 1.16%	3371	 8.46%
 15:	580	 1.46%	2078	 5.22%
 16:	464	 1.17%	1453	 3.65%
 17:	1391	 3.49%	35	 0.09%
 18:	2184	 5.48%	79	 0.20%
 19:	2492	 6.26%	0	 0.00%
 20:	29016	72.86%	1300	 3.26%



*** Completed Phase 1 route (0:00:00.4 385.0M) ***


Total length: 2.176e+05um, number of vias: 39426
M1(H) length: 1.062e+03um, number of vias: 18607
M2(V) length: 8.754e+04um, number of vias: 17075
M3(H) length: 9.566e+04um, number of vias: 2804
M4(V) length: 2.630e+04um, number of vias: 422
M5(H) length: 3.065e+03um, number of vias: 243
M6(V) length: 3.801e+03um, number of vias: 133
M7(H) length: 8.595e+01um, number of vias: 75
M8(V) length: 8.574e+01um, number of vias: 56
M9(H) length: 7.868e+00um, number of vias: 11
M10(V) length: 1.623e+01um
*** Completed Phase 2 route (0:00:00.2 385.0M) ***

*** Finished all Phases (cpu=0:00:00.7 mem=385.0M) ***
Peak Memory Usage was 385.0M 
*** Finished trialRoute (cpu=0:00:00.7 mem=385.0M) ***

<CMD> extractRC
Extraction called for design 'AXI_master' of instances=31912 and nets=7436 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_master.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 384.977M)
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clks.clk' ...
.
Total number of adjacent register pair is 18845.

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 793
Nr. of Buffer                  : 41
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): pfifo_datain_1_d_reg[48]/CLK 303.1(ps)
Min trig. edge delay at sink(R): haddr1_d_reg[30]/CLK 222.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 222.5~303.1(ps)        0~10(ps)            
Fall Phase Delay               : 228.2~302.6(ps)        0~10(ps)            
Trig. Edge Skew                : 80.6(ps)               108(ps)             
Rise Skew                      : 80.6(ps)               
Fall Skew                      : 74.4(ps)               
Max. Rise Buffer Tran.         : 122.4(ps)              200(ps)             
Max. Fall Buffer Tran.         : 102.8(ps)              200(ps)             
Max. Rise Sink Tran.           : 218.2(ps)              200(ps)             
Max. Fall Sink Tran.           : 187.5(ps)              200(ps)             
Min. Rise Buffer Tran.         : 63.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 54.9(ps)               0(ps)               
Min. Rise Sink Tran.           : 88(ps)                 0(ps)               
Min. Fall Sink Tran.           : 82.3(ps)               0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 18845                  

Max. Local Skew                : 70.5(ps)               
  haddr0_d_reg[19]/CLK(R)->
  link_addr_0_fifo/data_mem_reg[0][16]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.2)


*** End reportClockTree (cpu=0:00:00.2, real=0:00:00.0, mem=385.0M) ***
<CMD> reportClockTree -postRoute -report report.post_troute.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -report report.post_troute.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 793
Nr. of Buffer                  : 41
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): pfifo_datain_1_d_reg[48]/CLK 303.1(ps)
Min trig. edge delay at sink(R): haddr1_d_reg[30]/CLK 222.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 222.5~303.1(ps)        0~10(ps)            
Fall Phase Delay               : 228.2~302.6(ps)        0~10(ps)            
Trig. Edge Skew                : 80.6(ps)               108(ps)             
Rise Skew                      : 80.6(ps)               
Fall Skew                      : 74.4(ps)               
Max. Rise Buffer Tran.         : 122.4(ps)              200(ps)             
Max. Fall Buffer Tran.         : 102.8(ps)              200(ps)             
Max. Rise Sink Tran.           : 218.2(ps)              200(ps)             
Max. Fall Sink Tran.           : 187.5(ps)              200(ps)             
Min. Rise Buffer Tran.         : 63.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 54.9(ps)               0(ps)               
Min. Rise Sink Tran.           : 88(ps)                 0(ps)               
Min. Fall Sink Tran.           : 82.3(ps)               0(ps)               


Generating Clock Analysis Report report.post_troute.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=385.0M) ***
<CMD> setAnalysisMode -setup -async -skew -autoDetectClockTree
**WARN: (ENCTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
**WARN: (ENCTCM-70):	Option "-async" for command setAnalysisMode is obsolete and has been replaced by "-asyncChecks async". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-asyncChecks async".
**WARN: (ENCTCM-70):	Option "-skew" for command setAnalysisMode is obsolete and has been replaced by "-skew true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-skew true".
**WARN: (ENCTCM-70):	Option "-autoDetectClockTree" for command setAnalysisMode is obsolete and has been replaced by "-clockPropagation autoDetectClockTree". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-clockPropagation autoDetectClockTree".
**WARN: (ENCSYC-1870):	setAnalysisMode -clockPropagation autoDetectClockTree not supported in CTE timing mode, mapping it to setAnalysisMode -clockPropagation sdcControl
{DETAILMESSAGE}<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.3.cts
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 385.0M, InitMEM = 385.0M)
Number of Loop : 0
Start delay calculation (mem=384.977M)...
Delay calculation completed. (cpu=0:00:00.3 real=0:00:00.0 mem=384.977M 0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 385.0M) ***
<CMD> setOptMode -highEffort -fixDrc -addPortAsNeeded -incrTrialRoute -restruct -topomap
**WARN: (ENCTCM-70):	Option "-fixDrc" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
**WARN: (ENCTCM-70):	Option "-restruct" for command setOptMode is obsolete and has been replaced by "-restruct true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-restruct true".
**WARN: (ENCTCM-70):	Option "-topomap" for command setOptMode is obsolete and has been replaced by "-topoMap true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-topoMap true".
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 385.0M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath true
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=385.0M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=385.0M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.884  |
|           TNS (ns):|-133.424 |
|    Violating Paths:|   368   |
|          All Paths:|  2200   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1144 (1144)    |   -0.115   |   1147 (1147)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.110%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 385.0M **
*** Starting optimizing excluded clock nets MEM= 385.0M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 385.0M) ***
*** Starting optimizing excluded clock nets MEM= 385.0M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 385.0M) ***
************ Recovering area ***************
Info: 42 nets with fixed/cover wires excluded.
Info: 42 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 62.110% **

*** starting 1-st reclaim pass: 6085 instances 
*** starting 2-nd reclaim pass: 5924 instances 
*** starting 3-rd reclaim pass: 1429 instances 
*** starting 4-th reclaim pass: 150 instances 
*** starting 5-th reclaim pass: 2 instances 


** Area Reclaim Summary: Buffer Deletion = 152 Declone = 9 Downsize = 473 **
** Density Change = 0.628% **
** Density after area reclaim = 61.482% **
*** Finished Area Reclaim (0:00:01.5) ***
Design contains fractional 20 cells.
Design contains fractional 20 cells.
density before resizing = 61.482%
Design contains fractional 20 cells.
density after resizing = 61.482%
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 0.826 % ( 1 / 121 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.3, Real Time = 0:00:01.0
move report: preRPlace moves 227 insts, mean move: 0.44 um, max move: 2.47 um
	max move on inst (FE_OCP_RBC9007_FE_RN_10904_0): (100.32, 114.00) --> (100.32, 116.47)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 227 insts, mean move: 0.44 um, max move: 2.47 um
	max move on inst (FE_OCP_RBC9007_FE_RN_10904_0): (100.32, 114.00) --> (100.32, 116.47)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         2.47 um
  inst (FE_OCP_RBC9007_FE_RN_10904_0) with max move: (100.32, 114) -> (100.32, 116.47)
  mean    (X+Y) =         0.43 um
Total instances moved : 114
*** cpu=0:00:01.3   mem=385.0M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Starting trialRoute (mem=385.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 42
There are 42 nets with 1 extra space.
routingBox: (0 0) (620385 618740)
coreBox:    (40280 40280) (580385 578740)
There are 42 prerouted nets with extraSpace.
Number of multi-gpin terms=45, multi-gpins=123, moved blk term=0/0

Phase 1a route (0:00:00.0 385.0M):
Est net length = 2.054e+05um = 9.587e+04H + 1.095e+05V
Usage: (11.7%H 12.8%V) = (1.114e+05um 1.680e+05um) = (111159 69442)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Phase 1b route (0:00:00.0 385.0M):
Usage: (11.6%H 12.8%V) = (1.113e+05um 1.680e+05um) = (110969 69442)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Phase 1c route (0:00:00.0 385.0M):
Usage: (11.6%H 12.8%V) = (1.112e+05um 1.680e+05um) = (110917 69444)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Phase 1d route (0:00:00.0 385.0M):
Usage: (11.6%H 12.8%V) = (1.112e+05um 1.680e+05um) = (110917 69444)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Phase 1e route (0:00:00.0 385.0M):
Usage: (11.6%H 12.8%V) = (1.112e+05um 1.680e+05um) = (110917 69444)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Usage: (11.6%H 12.8%V) = (1.112e+05um 1.680e+05um) = (110917 69444)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	0	 0.00%	5	 0.01%
  1:	0	 0.00%	9	 0.02%
  2:	0	 0.00%	10	 0.03%
  3:	0	 0.00%	239	 0.60%
  4:	0	 0.00%	342	 0.86%
  5:	0	 0.00%	464	 1.17%
  6:	0	 0.00%	717	 1.80%
  7:	0	 0.00%	1219	 3.06%
  8:	0	 0.00%	1830	 4.60%
  9:	0	 0.00%	2946	 7.40%
 10:	10	 0.03%	4597	11.54%
 11:	351	 0.88%	6261	15.72%
 12:	927	 2.33%	7402	18.59%
 13:	1935	 4.86%	5437	13.65%
 14:	465	 1.17%	3378	 8.48%
 15:	581	 1.46%	2070	 5.20%
 16:	429	 1.08%	1483	 3.72%
 17:	1312	 3.29%	35	 0.09%
 18:	2177	 5.47%	79	 0.20%
 19:	2462	 6.18%	0	 0.00%
 20:	29175	73.26%	1300	 3.26%

Global route (cpu=0.2s real=1.0s 385.0M)
Phase 1l route (0:00:00.2 385.0M):
There are 42 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (11.8%H 13.0%V) = (1.127e+05um 1.711e+05um) = (112211 70700)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	0	 0.00%	6	 0.02%
  1:	0	 0.00%	8	 0.02%
  2:	0	 0.00%	12	 0.03%
  3:	0	 0.00%	246	 0.62%
  4:	0	 0.00%	363	 0.91%
  5:	0	 0.00%	507	 1.27%
  6:	0	 0.00%	755	 1.90%
  7:	0	 0.00%	1251	 3.14%
  8:	0	 0.00%	1823	 4.58%
  9:	0	 0.00%	2943	 7.39%
 10:	14	 0.04%	4557	11.44%
 11:	354	 0.89%	6258	15.71%
 12:	929	 2.33%	7372	18.51%
 13:	1944	 4.88%	5403	13.57%
 14:	469	 1.18%	3365	 8.45%
 15:	600	 1.51%	2068	 5.19%
 16:	438	 1.10%	1472	 3.70%
 17:	1338	 3.36%	35	 0.09%
 18:	2236	 5.61%	79	 0.20%
 19:	2421	 6.08%	0	 0.00%
 20:	29081	73.02%	1300	 3.26%



*** Completed Phase 1 route (0:00:00.4 385.0M) ***


Total length: 2.167e+05um, number of vias: 38781
M1(H) length: 1.056e+03um, number of vias: 18285
M2(V) length: 8.795e+04um, number of vias: 16803
M3(H) length: 9.534e+04um, number of vias: 2750
M4(V) length: 2.511e+04um, number of vias: 424
M5(H) length: 3.116e+03um, number of vias: 244
M6(V) length: 3.969e+03um, number of vias: 133
M7(H) length: 8.595e+01um, number of vias: 75
M8(V) length: 8.574e+01um, number of vias: 56
M9(H) length: 7.868e+00um, number of vias: 11
M10(V) length: 1.623e+01um
*** Completed Phase 2 route (0:00:00.2 385.0M) ***

*** Finished all Phases (cpu=0:00:00.7 mem=385.0M) ***
Peak Memory Usage was 385.0M 
*** Finished trialRoute (cpu=0:00:00.7 mem=385.0M) ***

Extraction called for design 'AXI_master' of instances=31751 and nets=7275 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_master.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 384.977M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 385.0M, InitMEM = 385.0M)
Number of Loop : 0
Start delay calculation (mem=384.977M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=384.977M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 385.0M) ***

------------------------------------------------------------
     Summary (cpu=0.07min real=0.07min mem=385.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.813  |
|           TNS (ns):|-114.262 |
|    Violating Paths:|   308   |
|          All Paths:|  2200   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1144 (1144)    |   -0.115   |   1147 (1147)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.482%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 385.0M **
*info: Start fixing DRV (Mem = 384.98M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (385.0M)
*info: 42 clock nets excluded
*info: 2 special nets excluded.
*info: 130 no-driver nets excluded.
*info: 42 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=385.0M) ***
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.614822
Start fixing design rules ... (0:00:00.1 385.0M)
Done fixing design rule (0:00:00.2 385.0M)

Summary:
2 buffers added on 2 nets (with 0 driver resized)

Density after buffering = 0.614874
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 0.826 % ( 1 / 121 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.2, Real Time = 0:00:01.0
move report: preRPlace moves 4 insts, mean move: 0.48 um, max move: 0.76 um
	max move on inst (FE_OFC9492_n1739): (118.56, 138.70) --> (119.32, 138.70)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 4 insts, mean move: 0.48 um, max move: 0.76 um
	max move on inst (FE_OFC9492_n1739): (118.56, 138.70) --> (119.32, 138.70)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.76 um
  inst (FE_OFC9492_n1739) with max move: (118.56, 138.7) -> (119.32, 138.7)
  mean    (X+Y) =         0.51 um
Total instances moved : 3
*** cpu=0:00:01.2   mem=385.0M  mem(used)=0.0M***
Ripped up 0 affected routes.

Re-routing 0 un-routed nets (0:00:01.6 385.0M)
Total net count = 7277; Percent unrouted = 0.0
Done re-routing un-routed nets (0:00:01.6 385.0M)
*** Completed dpFixDRCViolation (0:00:01.6 385.0M)

Extraction called for design 'AXI_master' of instances=31753 and nets=7277 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_master.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 384.977M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 385.0M, InitMEM = 385.0M)
Number of Loop : 0
Start delay calculation (mem=384.977M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=384.977M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 385.0M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    1144
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    1144
*info:   Prev Max tran violations:   0
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (385.0M)
*info: 42 clock nets excluded
*info: 2 special nets excluded.
*info: 130 no-driver nets excluded.
*info: 42 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=385.0M) ***
Start fixing design rules ... (0:00:00.1 385.0M)
Done fixing design rule (0:00:00.2 385.0M)

Summary:
2 buffers added on 2 nets (with 0 driver resized)

Density after buffering = 0.614952
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 0.826 % ( 1 / 121 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.9, Real Time = 0:00:01.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:01.0   mem=385.0M  mem(used)=0.0M***
Ripped up 0 affected routes.

Re-routing 2 un-routed nets (0:00:01.3 385.0M)
Total net count = 7279; Percent unrouted = 0.0
Done re-routing un-routed nets (0:00:01.3 385.0M)
*** Completed dpFixDRCViolation (0:00:01.3 385.0M)

Extraction called for design 'AXI_master' of instances=31755 and nets=7279 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_master.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 384.977M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 385.0M, InitMEM = 385.0M)
Number of Loop : 0
Start delay calculation (mem=384.977M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:01.0 mem=384.977M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 385.0M) ***
*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    1144
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    1144
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:04, Mem = 384.98M).

------------------------------------------------------------
     Summary (cpu=0.07min real=0.07min mem=385.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.813  |
|           TNS (ns):|-115.575 |
|    Violating Paths:|   311   |
|          All Paths:|  2200   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1144 (1144)    |   -0.115   |   1147 (1147)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.495%
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 385.0M **
*** Starting optCritPath ***
*info: 42 clock nets excluded
*info: 2 special nets excluded.
*info: 130 no-driver nets excluded.
*info: 42 nets with fixed/cover wires excluded.
Design contains fractional 20 cells.
Design contains fractional 20 cells.
Density : 0.6150
Max route overflow : 0.0000
Current slack : -1.813 ns, density : 0.6150
Current slack : -1.813 ns, density : 0.6150
Current slack : -1.813 ns, density : 0.6149
Current slack : -1.802 ns, density : 0.6144
Current slack : -1.787 ns, density : 0.6144
Current slack : -1.774 ns, density : 0.6144
Current slack : -1.774 ns, density : 0.6144
Current slack : -1.774 ns, density : 0.6145
Current slack : -1.774 ns, density : 0.6145
Current slack : -1.742 ns, density : 0.6145
Current slack : -1.742 ns, density : 0.6146
Current slack : -1.742 ns, density : 0.6147
Current slack : -1.733 ns, density : 0.6147
Current slack : -1.704 ns, density : 0.6147
Current slack : -1.704 ns, density : 0.6145
Current slack : -1.704 ns, density : 0.6134
Current slack : -1.704 ns, density : 0.6134
Current slack : -1.704 ns, density : 0.6156
Current slack : -1.736 ns, density : 0.6156
Current slack : -1.736 ns, density : 0.6156
Current slack : -1.729 ns, density : 0.6156
Current slack : -1.729 ns, density : 0.6156
Current slack : -1.729 ns, density : 0.6156
Current slack : -1.729 ns, density : 0.6156
Current slack : -1.729 ns, density : 0.6156
*** Starting refinePlace (0:00:02.8 mem=385.0M) ***
*** maximum move = 2.5um ***
*** Finished refinePlace (0:00:04.3 mem=385.0M) ***
*** Done re-routing un-routed nets (385.0M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:04.3 mem=385.0M) ***
*** Finished delays update (0:00:04.7 mem=385.0M) ***
Current slack : -1.692 ns, density : 0.6164
Current slack : -1.692 ns, density : 0.6164
Current slack : -1.692 ns, density : 0.6164
Current slack : -1.675 ns, density : 0.6165
Current slack : -1.675 ns, density : 0.6165
Current slack : -1.675 ns, density : 0.6165
Current slack : -1.675 ns, density : 0.6165
Current slack : -1.675 ns, density : 0.6165
Current slack : -1.675 ns, density : 0.6164
Current slack : -1.675 ns, density : 0.6164
Current slack : -1.675 ns, density : 0.6165
Current slack : -1.636 ns, density : 0.6165
Current slack : -1.636 ns, density : 0.6165
Current slack : -1.636 ns, density : 0.6165
Current slack : -1.636 ns, density : 0.6163
Current slack : -1.636 ns, density : 0.6163
Current slack : -1.630 ns, density : 0.6162
Current slack : -1.630 ns, density : 0.6162
Current slack : -1.630 ns, density : 0.6162
Current slack : -1.630 ns, density : 0.6163
Current slack : -1.630 ns, density : 0.6163
Current slack : -1.630 ns, density : 0.6163
Current slack : -1.629 ns, density : 0.6163
Current slack : -1.629 ns, density : 0.6163
Current slack : -1.628 ns, density : 0.6163
Current slack : -1.628 ns, density : 0.6162
Current slack : -1.628 ns, density : 0.6157
Current slack : -1.628 ns, density : 0.6157
Current slack : -1.626 ns, density : 0.6164
Current slack : -1.626 ns, density : 0.6164
Current slack : -1.626 ns, density : 0.6164
Current slack : -1.626 ns, density : 0.6164
Current slack : -1.626 ns, density : 0.6164
Current slack : -1.626 ns, density : 0.6164
Current slack : -1.626 ns, density : 0.6164
Current slack : -1.626 ns, density : 0.6164
Current slack : -1.626 ns, density : 0.6164
Current slack : -1.569 ns, density : 0.6164
Current slack : -1.569 ns, density : 0.6164
Current slack : -1.569 ns, density : 0.6164
Current slack : -1.569 ns, density : 0.6164
Current slack : -1.569 ns, density : 0.6163
Current slack : -1.563 ns, density : 0.6162
Current slack : -1.563 ns, density : 0.6162
Current slack : -1.563 ns, density : 0.6163
*** Starting refinePlace (0:00:08.6 mem=385.0M) ***
*** maximum move = 3.6um ***
*** Finished refinePlace (0:00:10.0 mem=385.0M) ***
*** Done re-routing un-routed nets (385.0M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:10.1 mem=385.0M) ***
*** Finished delays update (0:00:10.4 mem=385.0M) ***
Current slack : -1.532 ns, density : 0.6167
Current slack : -1.532 ns, density : 0.6169
Current slack : -1.532 ns, density : 0.6169
Current slack : -1.532 ns, density : 0.6169
Current slack : -1.532 ns, density : 0.6169
Current slack : -1.532 ns, density : 0.6169
Current slack : -1.532 ns, density : 0.6168
Current slack : -1.532 ns, density : 0.6168
Current slack : -1.532 ns, density : 0.6167
Current slack : -1.532 ns, density : 0.6167
Current slack : -1.532 ns, density : 0.6169
Current slack : -1.532 ns, density : 0.6168
Current slack : -1.532 ns, density : 0.6169
Current slack : -1.532 ns, density : 0.6169
Current slack : -1.532 ns, density : 0.6169
Current slack : -1.532 ns, density : 0.6170
Current slack : -1.532 ns, density : 0.6169
Current slack : -1.529 ns, density : 0.6169
Current slack : -1.529 ns, density : 0.6167
Current slack : -1.529 ns, density : 0.6165
Current slack : -1.529 ns, density : 0.6165
Current slack : -1.528 ns, density : 0.6174
Current slack : -1.528 ns, density : 0.6174
Current slack : -1.528 ns, density : 0.6174
Current slack : -1.528 ns, density : 0.6174
Current slack : -1.528 ns, density : 0.6174
Current slack : -1.528 ns, density : 0.6174
Current slack : -1.528 ns, density : 0.6174
Current slack : -1.528 ns, density : 0.6174
Current slack : -1.528 ns, density : 0.6174
*** Starting refinePlace (0:00:13.7 mem=385.0M) ***
*** maximum move = 2.9um ***
*** Finished refinePlace (0:00:15.4 mem=385.0M) ***
*** Done re-routing un-routed nets (385.0M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:15.4 mem=385.0M) ***
*** Finished delays update (0:00:15.8 mem=385.0M) ***
Current slack : -1.528 ns, density : 0.6175
Current slack : -1.528 ns, density : 0.6175
Current slack : -1.528 ns, density : 0.6175
Current slack : -1.528 ns, density : 0.6175
Current slack : -1.528 ns, density : 0.6175
Current slack : -1.528 ns, density : 0.6175
Current slack : -1.528 ns, density : 0.6175
Current slack : -1.528 ns, density : 0.6175
Current slack : -1.528 ns, density : 0.6175
Current slack : -1.528 ns, density : 0.6175
Current slack : -1.528 ns, density : 0.6175
Current slack : -1.528 ns, density : 0.6175
Current slack : -1.528 ns, density : 0.6175
*** Starting refinePlace (0:00:16.8 mem=385.0M) ***
*** maximum move = 0.8um ***
*** Finished refinePlace (0:00:18.2 mem=385.0M) ***
*** Done re-routing un-routed nets (385.0M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:18.3 mem=385.0M) ***
*** Finished delays update (0:00:18.6 mem=385.0M) ***
post refinePlace cleanup
post refinePlace cleanup
**WARN: (ENCOPT-3034):	Optimization process capabilities limited due to 5 assigned nets
*** Done optCritPath (0:00:18.9 384.98M) ***

------------------------------------------------------------
     Summary (cpu=0.32min real=0.32min mem=385.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.528  |
|           TNS (ns):|-114.215 |
|    Violating Paths:|   313   |
|          All Paths:|  2200   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1147 (1147)    |   -0.115   |   1150 (1150)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.754%
------------------------------------------------------------
**optDesign ... cpu = 0:00:28, real = 0:00:29, mem = 385.0M **
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing NOT met, worst failing slack is -1.273
*** Check timing (0:00:00.1)
Working on reg2reg pathgroup
*** Starting optCritPath ***
*info: 42 clock nets excluded
*info: 2 special nets excluded.
*info: 131 no-driver nets excluded.
*info: 42 nets with fixed/cover wires excluded.
Design contains fractional 20 cells.
Design contains fractional 20 cells.
Density : 0.6175
Max route overflow : 0.0000
Current slack : -1.273 ns, density : 0.6175
Current slack : -1.273 ns, density : 0.6175
Current slack : -1.273 ns, density : 0.6175
Current slack : -1.270 ns, density : 0.6172
Current slack : -1.270 ns, density : 0.6172
Current slack : -1.270 ns, density : 0.6172
Current slack : -1.270 ns, density : 0.6172
Current slack : -1.214 ns, density : 0.6170
Current slack : -1.214 ns, density : 0.6170
Current slack : -1.154 ns, density : 0.6169
Current slack : -1.154 ns, density : 0.6169
Current slack : -1.154 ns, density : 0.6169
Current slack : -1.144 ns, density : 0.6169
Current slack : -1.131 ns, density : 0.6170
Current slack : -1.131 ns, density : 0.6170
Current slack : -1.131 ns, density : 0.6170
Current slack : -1.131 ns, density : 0.6172
Current slack : -1.131 ns, density : 0.6173
Current slack : -1.131 ns, density : 0.6173
Current slack : -1.120 ns, density : 0.6173
Current slack : -1.107 ns, density : 0.6173
Current slack : -1.107 ns, density : 0.6173
Current slack : -1.107 ns, density : 0.6170
Current slack : -1.083 ns, density : 0.6153
Current slack : -1.083 ns, density : 0.6154
Current slack : -1.077 ns, density : 0.6162
Current slack : -1.077 ns, density : 0.6163
Current slack : -1.077 ns, density : 0.6163
Current slack : -1.062 ns, density : 0.6163
Current slack : -1.062 ns, density : 0.6162
Current slack : -1.052 ns, density : 0.6162
Current slack : -1.052 ns, density : 0.6162
Current slack : -1.052 ns, density : 0.6162
Current slack : -1.026 ns, density : 0.6163
Current slack : -1.026 ns, density : 0.6163
Current slack : -1.026 ns, density : 0.6163
Current slack : -1.043 ns, density : 0.6163
Current slack : -1.043 ns, density : 0.6163
Current slack : -1.043 ns, density : 0.6162
Current slack : -1.065 ns, density : 0.6162
Current slack : -1.054 ns, density : 0.6162
*** Starting refinePlace (0:00:03.7 mem=385.0M) ***
*** maximum move = 3.2um ***
*** Finished refinePlace (0:00:05.2 mem=385.0M) ***
*** Done re-routing un-routed nets (385.0M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:05.2 mem=385.0M) ***
*** Finished delays update (0:00:05.6 mem=385.0M) ***
Current slack : -1.041 ns, density : 0.6177
Current slack : -1.041 ns, density : 0.6178
Current slack : -1.041 ns, density : 0.6178
Current slack : -1.041 ns, density : 0.6178
Current slack : -1.041 ns, density : 0.6178
Current slack : -1.041 ns, density : 0.6178
Current slack : -1.041 ns, density : 0.6178
Current slack : -1.041 ns, density : 0.6178
Current slack : -1.041 ns, density : 0.6177
Current slack : -1.041 ns, density : 0.6177
Current slack : -1.041 ns, density : 0.6178
Current slack : -1.010 ns, density : 0.6180
Current slack : -1.010 ns, density : 0.6180
Current slack : -1.010 ns, density : 0.6180
Current slack : -1.010 ns, density : 0.6180
Current slack : -1.009 ns, density : 0.6180
Current slack : -1.002 ns, density : 0.6180
Current slack : -1.002 ns, density : 0.6179
Current slack : -1.002 ns, density : 0.6174
Current slack : -1.002 ns, density : 0.6175
Current slack : -1.002 ns, density : 0.6175
Current slack : -0.850 ns, density : 0.6175
Current slack : -0.850 ns, density : 0.6175
Current slack : -0.818 ns, density : 0.6175
Current slack : -0.795 ns, density : 0.6175
Current slack : -0.789 ns, density : 0.6176
Current slack : -0.789 ns, density : 0.6176
Current slack : -0.789 ns, density : 0.6176
Current slack : -0.789 ns, density : 0.6176
Current slack : -0.793 ns, density : 0.6177
Current slack : -0.793 ns, density : 0.6177
Current slack : -0.793 ns, density : 0.6177
Current slack : -0.769 ns, density : 0.6177
Current slack : -0.769 ns, density : 0.6177
Current slack : -0.769 ns, density : 0.6177
Current slack : -0.753 ns, density : 0.6177
Current slack : -0.753 ns, density : 0.6175
Current slack : -0.730 ns, density : 0.6165
Current slack : -0.730 ns, density : 0.6166
Current slack : -0.712 ns, density : 0.6180
Current slack : -0.712 ns, density : 0.6180
Current slack : -0.712 ns, density : 0.6180
Current slack : -0.712 ns, density : 0.6180
Current slack : -0.706 ns, density : 0.6180
Current slack : -0.694 ns, density : 0.6180
Current slack : -0.694 ns, density : 0.6179
Current slack : -0.694 ns, density : 0.6179
Current slack : -0.690 ns, density : 0.6180
*** Starting refinePlace (0:00:10.2 mem=385.0M) ***
*** maximum move = 4.0um ***
*** Finished refinePlace (0:00:11.7 mem=385.0M) ***
*** Done re-routing un-routed nets (385.0M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:11.8 mem=385.0M) ***
*** Finished delays update (0:00:12.1 mem=385.0M) ***
Current slack : -0.681 ns, density : 0.6189
Current slack : -0.681 ns, density : 0.6189
Current slack : -0.681 ns, density : 0.6189
Current slack : -0.681 ns, density : 0.6189
Current slack : -0.681 ns, density : 0.6189
Current slack : -0.681 ns, density : 0.6189
Current slack : -0.681 ns, density : 0.6189
Current slack : -0.681 ns, density : 0.6189
Current slack : -0.681 ns, density : 0.6189
Current slack : -0.681 ns, density : 0.6189
Current slack : -0.681 ns, density : 0.6190
Current slack : -0.681 ns, density : 0.6190
Current slack : -0.681 ns, density : 0.6190
Current slack : -0.681 ns, density : 0.6190
Current slack : -0.681 ns, density : 0.6191
Current slack : -0.681 ns, density : 0.6190
Current slack : -0.681 ns, density : 0.6190
Current slack : -0.681 ns, density : 0.6189
Current slack : -0.681 ns, density : 0.6182
Current slack : -0.681 ns, density : 0.6182
Current slack : -0.681 ns, density : 0.6182
Current slack : -0.669 ns, density : 0.6181
Current slack : -0.669 ns, density : 0.6181
Current slack : -0.669 ns, density : 0.6181
Current slack : -0.669 ns, density : 0.6181
Current slack : -0.669 ns, density : 0.6182
Current slack : -0.669 ns, density : 0.6183
Current slack : -0.669 ns, density : 0.6183
Current slack : -0.669 ns, density : 0.6182
Current slack : -0.669 ns, density : 0.6180
Current slack : -0.669 ns, density : 0.6180
Current slack : -0.669 ns, density : 0.6186
Current slack : -0.669 ns, density : 0.6186
Current slack : -0.669 ns, density : 0.6186
Current slack : -0.669 ns, density : 0.6186
Current slack : -0.669 ns, density : 0.6186
Current slack : -0.669 ns, density : 0.6186
Current slack : -0.669 ns, density : 0.6186
Current slack : -0.669 ns, density : 0.6186
Current slack : -0.669 ns, density : 0.6186
Current slack : -0.654 ns, density : 0.6187
Current slack : -0.654 ns, density : 0.6187
Current slack : -0.654 ns, density : 0.6187
Current slack : -0.654 ns, density : 0.6187
*** Starting refinePlace (0:00:16.6 mem=385.0M) ***
*** maximum move = 3.2um ***
*** Finished refinePlace (0:00:18.0 mem=385.0M) ***
*** Starting trialRoute (mem=385.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 42
There are 42 nets with 1 extra space.
routingBox: (0 0) (620385 618740)
coreBox:    (40280 40280) (580385 578740)
There are 42 prerouted nets with extraSpace.
Number of multi-gpin terms=46, multi-gpins=125, moved blk term=0/0

Phase 1a route (0:00:00.0 385.0M):
Est net length = 2.100e+05um = 9.796e+04H + 1.120e+05V
Usage: (11.9%H 13.1%V) = (1.137e+05um 1.715e+05um) = (113534 70851)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Phase 1b route (0:00:00.0 385.0M):
Usage: (11.9%H 13.1%V) = (1.135e+05um 1.715e+05um) = (113335 70851)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Phase 1c route (0:00:00.0 385.0M):
Usage: (11.9%H 13.1%V) = (1.135e+05um 1.715e+05um) = (113293 70854)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Phase 1d route (0:00:00.0 385.0M):
Usage: (11.9%H 13.1%V) = (1.135e+05um 1.715e+05um) = (113293 70854)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Phase 1e route (0:00:00.0 385.0M):
Usage: (11.9%H 13.1%V) = (1.135e+05um 1.715e+05um) = (113293 70854)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Usage: (11.9%H 13.1%V) = (1.135e+05um 1.715e+05um) = (113293 70854)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	0	 0.00%	5	 0.01%
  1:	0	 0.00%	9	 0.02%
  2:	0	 0.00%	12	 0.03%
  3:	0	 0.00%	255	 0.64%
  4:	0	 0.00%	359	 0.90%
  5:	0	 0.00%	457	 1.15%
  6:	0	 0.00%	753	 1.89%
  7:	0	 0.00%	1211	 3.04%
  8:	2	 0.01%	1903	 4.78%
  9:	2	 0.01%	3059	 7.68%
 10:	17	 0.04%	4649	11.67%
 11:	341	 0.86%	6169	15.49%
 12:	948	 2.38%	7333	18.41%
 13:	1946	 4.89%	5493	13.79%
 14:	490	 1.23%	3225	 8.10%
 15:	598	 1.50%	2013	 5.05%
 16:	506	 1.27%	1505	 3.78%
 17:	1305	 3.28%	36	 0.09%
 18:	2291	 5.75%	77	 0.19%
 19:	2501	 6.28%	0	 0.00%
 20:	28877	72.51%	1300	 3.26%

Global route (cpu=0.1s real=0.0s 385.0M)
Phase 1l route (0:00:00.2 385.0M):
There are 42 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (12.0%H 13.3%V) = (1.150e+05um 1.747e+05um) = (114642 72168)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.01%
--------------------------------------
  0:	0	 0.00%	5	 0.01%
  1:	0	 0.00%	9	 0.02%
  2:	0	 0.00%	16	 0.04%
  3:	0	 0.00%	267	 0.67%
  4:	0	 0.00%	373	 0.94%
  5:	0	 0.00%	499	 1.25%
  6:	0	 0.00%	783	 1.97%
  7:	0	 0.00%	1281	 3.22%
  8:	2	 0.01%	1875	 4.71%
  9:	4	 0.01%	3061	 7.69%
 10:	18	 0.05%	4602	11.56%
 11:	346	 0.87%	6160	15.47%
 12:	949	 2.38%	7299	18.33%
 13:	1960	 4.92%	5455	13.70%
 14:	490	 1.23%	3221	 8.09%
 15:	617	 1.55%	2009	 5.04%
 16:	513	 1.29%	1494	 3.75%
 17:	1351	 3.39%	36	 0.09%
 18:	2330	 5.85%	77	 0.19%
 19:	2474	 6.21%	0	 0.00%
 20:	28770	72.24%	1300	 3.26%



*** Completed Phase 1 route (0:00:00.4 385.0M) ***


Total length: 2.216e+05um, number of vias: 39603
M1(H) length: 1.074e+03um, number of vias: 18611
M2(V) length: 8.892e+04um, number of vias: 17161
M3(H) length: 9.715e+04um, number of vias: 2868
M4(V) length: 2.702e+04um, number of vias: 440
M5(H) length: 3.403e+03um, number of vias: 248
M6(V) length: 3.834e+03um, number of vias: 133
M7(H) length: 9.127e+01um, number of vias: 75
M8(V) length: 8.574e+01um, number of vias: 56
M9(H) length: 7.868e+00um, number of vias: 11
M10(V) length: 1.623e+01um
*** Completed Phase 2 route (0:00:00.2 385.0M) ***

*** Finished all Phases (cpu=0:00:00.7 mem=385.0M) ***
Peak Memory Usage was 385.0M 
*** Finished trialRoute (cpu=0:00:00.7 mem=385.0M) ***

**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:18.8 mem=385.0M) ***
*** Finished delays update (0:00:19.2 mem=385.0M) ***
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
*** Starting refinePlace (0:00:19.7 mem=385.0M) ***
*** maximum move = 0.0um ***
*** Finished refinePlace (0:00:20.8 mem=385.0M) ***
*** Starting trialRoute (mem=385.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 42
There are 42 nets with 1 extra space.
routingBox: (0 0) (620385 618740)
coreBox:    (40280 40280) (580385 578740)
There are 42 prerouted nets with extraSpace.
Number of multi-gpin terms=46, multi-gpins=125, moved blk term=0/0

Phase 1a route (0:00:00.0 385.0M):
Est net length = 2.100e+05um = 9.796e+04H + 1.120e+05V
Usage: (11.9%H 13.1%V) = (1.137e+05um 1.715e+05um) = (113534 70851)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Phase 1b route (0:00:00.0 385.0M):
Usage: (11.9%H 13.1%V) = (1.135e+05um 1.715e+05um) = (113335 70851)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Phase 1c route (0:00:00.0 385.0M):
Usage: (11.9%H 13.1%V) = (1.135e+05um 1.715e+05um) = (113293 70854)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Phase 1d route (0:00:00.1 385.0M):
Usage: (11.9%H 13.1%V) = (1.135e+05um 1.715e+05um) = (113293 70854)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Phase 1e route (0:00:00.0 385.0M):
Usage: (11.9%H 13.1%V) = (1.135e+05um 1.715e+05um) = (113293 70854)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Usage: (11.9%H 13.1%V) = (1.135e+05um 1.715e+05um) = (113293 70854)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	0	 0.00%	5	 0.01%
  1:	0	 0.00%	9	 0.02%
  2:	0	 0.00%	12	 0.03%
  3:	0	 0.00%	255	 0.64%
  4:	0	 0.00%	359	 0.90%
  5:	0	 0.00%	457	 1.15%
  6:	0	 0.00%	753	 1.89%
  7:	0	 0.00%	1211	 3.04%
  8:	2	 0.01%	1903	 4.78%
  9:	2	 0.01%	3059	 7.68%
 10:	17	 0.04%	4649	11.67%
 11:	341	 0.86%	6169	15.49%
 12:	948	 2.38%	7333	18.41%
 13:	1946	 4.89%	5493	13.79%
 14:	490	 1.23%	3225	 8.10%
 15:	598	 1.50%	2013	 5.05%
 16:	506	 1.27%	1505	 3.78%
 17:	1305	 3.28%	36	 0.09%
 18:	2291	 5.75%	77	 0.19%
 19:	2501	 6.28%	0	 0.00%
 20:	28877	72.51%	1300	 3.26%

Global route (cpu=0.2s real=1.0s 385.0M)
Phase 1l route (0:00:00.2 385.0M):
There are 42 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (12.0%H 13.3%V) = (1.150e+05um 1.747e+05um) = (114642 72168)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.01%
--------------------------------------
  0:	0	 0.00%	5	 0.01%
  1:	0	 0.00%	9	 0.02%
  2:	0	 0.00%	16	 0.04%
  3:	0	 0.00%	267	 0.67%
  4:	0	 0.00%	373	 0.94%
  5:	0	 0.00%	499	 1.25%
  6:	0	 0.00%	783	 1.97%
  7:	0	 0.00%	1281	 3.22%
  8:	2	 0.01%	1875	 4.71%
  9:	4	 0.01%	3061	 7.69%
 10:	18	 0.05%	4602	11.56%
 11:	346	 0.87%	6160	15.47%
 12:	949	 2.38%	7299	18.33%
 13:	1960	 4.92%	5455	13.70%
 14:	490	 1.23%	3221	 8.09%
 15:	617	 1.55%	2009	 5.04%
 16:	513	 1.29%	1494	 3.75%
 17:	1351	 3.39%	36	 0.09%
 18:	2330	 5.85%	77	 0.19%
 19:	2474	 6.21%	0	 0.00%
 20:	28770	72.24%	1300	 3.26%



*** Completed Phase 1 route (0:00:00.4 385.0M) ***


Total length: 2.216e+05um, number of vias: 39603
M1(H) length: 1.074e+03um, number of vias: 18611
M2(V) length: 8.892e+04um, number of vias: 17161
M3(H) length: 9.715e+04um, number of vias: 2868
M4(V) length: 2.702e+04um, number of vias: 440
M5(H) length: 3.403e+03um, number of vias: 248
M6(V) length: 3.834e+03um, number of vias: 133
M7(H) length: 9.127e+01um, number of vias: 75
M8(V) length: 8.574e+01um, number of vias: 56
M9(H) length: 7.868e+00um, number of vias: 11
M10(V) length: 1.623e+01um
*** Completed Phase 2 route (0:00:00.3 385.0M) ***

*** Finished all Phases (cpu=0:00:00.7 mem=385.0M) ***
Peak Memory Usage was 385.0M 
*** Finished trialRoute (cpu=0:00:00.8 mem=385.0M) ***

**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:21.6 mem=385.0M) ***
*** Finished delays update (0:00:22.0 mem=385.0M) ***
post refinePlace cleanup
post refinePlace cleanup
**WARN: (ENCOPT-3034):	Optimization process capabilities limited due to 5 assigned nets
*** Done optCritPath (0:00:22.3 384.98M) ***

*info: reporting timing for user-set pathgroup(s)

------------------------------------------------------------
     Summary (cpu=0.37min real=0.38min mem=385.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.768  |
|           TNS (ns):| -31.176 |
|    Violating Paths:|   95    |
|          All Paths:|  2200   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1147 (1147)    |   -0.115   |   1150 (1150)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.932%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:51, real = 0:00:52, mem = 385.0M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:51, real = 0:00:52, mem = 385.0M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.116  | -0.768  | -1.116  | -0.258  | -0.286  |   N/A   |
|           TNS (ns):| -99.586 | -31.177 | -77.318 | -16.273 | -22.056 |   N/A   |
|    Violating Paths:|   304   |   95    |   160   |   124   |   143   |   N/A   |
|          All Paths:|  2200   |   793   |  1391   |   566   |   537   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1147 (1147)    |   -0.115   |   1150 (1150)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.932%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:51, real = 0:00:53, mem = 385.0M **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath true
*** Finished optDesign ***
<CMD_INTERNAL> initECO ipo2.txt
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC
Extraction called for design 'AXI_master' of instances=31907 and nets=7432 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_master.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 384.977M)
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD> setExtractRCMode -detail -assumeMetFill
**WARN: (ENCEXT-1082):	Option '-detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
**WARN: (ENCEXT-3410):	Option -assumeMetalFill is recommended only in default extraction mode. It will use the basic cap table instead of extnded cap table in detail or TQRC/IQRC mode.
<CMD> extractRC
Extraction called for design 'AXI_master' of instances=31907 and nets=7432 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design AXI_master.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./AXI_master_xhUCDU_4483.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 385.0M)
Creating parasitic data file './AXI_master_xhUCDU_4483.rcdb.d/header.seq' for storing RC.
Extracted 10.0037% (CPU Time= 0:00:00.1  MEM= 385.0M)
Extracted 20.0035% (CPU Time= 0:00:00.1  MEM= 385.0M)
Extracted 30.0033% (CPU Time= 0:00:00.1  MEM= 385.0M)
Extracted 40.0031% (CPU Time= 0:00:00.1  MEM= 385.0M)
Extracted 50.0029% (CPU Time= 0:00:00.2  MEM= 385.0M)
Extracted 60.0027% (CPU Time= 0:00:00.2  MEM= 385.0M)
Extracted 70.0025% (CPU Time= 0:00:00.3  MEM= 385.0M)
Extracted 80.0023% (CPU Time= 0:00:00.3  MEM= 385.0M)
Extracted 90.0021% (CPU Time= 0:00:00.4  MEM= 385.0M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 385.0M)
Nr. Extracted Resistors     : 91276
Nr. Extracted Ground Cap.   : 98535
Nr. Extracted Coupling Cap. : 238760
Opening parasitic data file './AXI_master_xhUCDU_4483.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 385.0M)
Creating parasitic data file './AXI_master_xhUCDU_4483.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './AXI_master_xhUCDU_4483.rcdb.d/header.seq'. 7275 times net's RC data read were performed.
Opening parasitic data file './AXI_master_xhUCDU_4483.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:02.0  MEM: 384.977M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 385.0M, InitMEM = 385.0M)
Number of Loop : 0
Start delay calculation (mem=384.977M)...
delayCal using detail RC...
Opening parasitic data file './AXI_master_xhUCDU_4483.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 385.0M)
Closing parasitic data file './AXI_master_xhUCDU_4483.rcdb.d/header.seq'. 7275 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.3 real=0:00:00.0 mem=384.977M 1)
*** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 385.0M) ***
**ERROR: (ENCOPT-625):	Command "fixDRCViolation" is no longer available and has been replaced by "optDesign".
		Please update your script to use "optDesign {-preCTS | -postCTS | -postRoute} -drv".
<CMD_INTERNAL> endECO
<CMD_INTERNAL> cleanupECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.4.ipo2
<CMD> addFiller -cell FILL -prefix FILL -fillBoundary
Design contains fractional 20 cells.
*INFO: Adding fillers to top-module.
*INFO:   Added 27955 filler insts (cell FILL / prefix FILL).
*INFO: Total 27955 filler insts added - prefix FILL (CPU: 0:00:00.1).
*** Applied 6 GNC rules (cpu = 0:00:00.0)
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:01.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*** Applied 6 GNC rules (cpu = 0:00:00.0)
*INFO: End DRC Checks. (real: 0:00:01.0 ).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type net -net 1'b1
**ERROR: (ENCDB-1225):	Cannot find net '1'b1' in the design.
<CMD> globalNetConnect vdd -type pgpin -pin vdd -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type net -net 1'b0
**ERROR: (ENCDB-1225):	Cannot find net '1'b0' in the design.
<CMD> globalNetConnect gnd -type pgpin -pin gnd -override
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Tue Nov  8 20:09:20 2016
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 384.00 (Mb)
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.840000 for preferred direction tracks is smaller than the pitch 0.855000 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 1.680000 for preferred direction tracks is smaller than the pitch 1.710000 for LAYER metal10. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#WARNING (NRGR-149) The Ggrids in congestion map do not match with the Ggrids saved in FE DB. This problem is often caused by loading the FE DB generated by older (< 5.2) version Encounter into a newer version FE DB. The Ggrids will be automatically regenerated, and the congestion map will be re-calculated.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.145.
#Using automatically generated G-grids.
#
#Data preparation is done on Tue Nov  8 20:09:20 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Nov  8 20:09:20 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       20306      27.02%
#  Metal 2        V       20306       1.43%
#  Metal 3        H       20306       0.00%
#  Metal 4        V       20306       2.00%
#  Metal 5        H       20306       4.73%
#  Metal 6        V       20306       4.68%
#  Metal 7        H       20306       0.00%
#  Metal 8        V       20306       0.00%
#  Metal 9        H       20306       0.13%
#  Metal 10       V       20306       0.04%
#  ------------------------------------------
#  Total                 203060       4.00%
#
#  42 nets (0.57%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 396.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 397.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 403.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 403.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 403.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 42
#Total wire length = 216262 um.
#Total half perimeter of net bounding box = 217274 um.
#Total wire length on LAYER metal1 = 1842 um.
#Total wire length on LAYER metal2 = 81236 um.
#Total wire length on LAYER metal3 = 89741 um.
#Total wire length on LAYER metal4 = 30374 um.
#Total wire length on LAYER metal5 = 5875 um.
#Total wire length on LAYER metal6 = 3186 um.
#Total wire length on LAYER metal7 = 1595 um.
#Total wire length on LAYER metal8 = 977 um.
#Total wire length on LAYER metal9 = 1166 um.
#Total wire length on LAYER metal10 = 270 um.
#Total number of vias = 35375
#Up-Via Summary (total 35375):
#           
#-----------------------
#  Metal 1        18295
#  Metal 2        13744
#  Metal 3         2469
#  Metal 4          393
#  Metal 5          197
#  Metal 6          134
#  Metal 7           76
#  Metal 8           56
#  Metal 9           11
#-----------------------
#                 35375 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 9.00 (Mb)
#Total memory = 401.00 (Mb)
#Peak memory = 424.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 1607
#cpu time = 00:00:27, elapsed time = 00:00:27, memory = 403.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 86
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 403.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 49
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 403.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 37
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 403.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 37
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 403.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 37
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 403.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 41
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 403.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 38
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 403.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 37
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 403.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 37
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 403.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 37
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 403.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 40
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 403.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 36
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 403.00 (Mb)
#start 13th optimization iteration ...
#    number of violations = 35
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 403.00 (Mb)
#start 14th optimization iteration ...
#    number of violations = 34
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 403.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 42
#Total wire length = 219372 um.
#Total half perimeter of net bounding box = 217274 um.
#Total wire length on LAYER metal1 = 6446 um.
#Total wire length on LAYER metal2 = 74717 um.
#Total wire length on LAYER metal3 = 86607 um.
#Total wire length on LAYER metal4 = 38043 um.
#Total wire length on LAYER metal5 = 6801 um.
#Total wire length on LAYER metal6 = 3169 um.
#Total wire length on LAYER metal7 = 1321 um.
#Total wire length on LAYER metal8 = 1002 um.
#Total wire length on LAYER metal9 = 1010 um.
#Total wire length on LAYER metal10 = 255 um.
#Total number of vias = 51140
#Up-Via Summary (total 51140):
#           
#-----------------------
#  Metal 1        21976
#  Metal 2        21126
#  Metal 3         6812
#  Metal 4          697
#  Metal 5          232
#  Metal 6          152
#  Metal 7           77
#  Metal 8           57
#  Metal 9           11
#-----------------------
#                 51140 
#
#Total number of DRC violations = 34
#Total number of violations on LAYER metal1 = 33
#Total number of violations on LAYER metal2 = 1
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#Cpu time = 00:00:43
#Elapsed time = 00:00:43
#Increased memory = 0.00 (Mb)
#Total memory = 401.00 (Mb)
#Peak memory = 429.00 (Mb)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 34
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 401.00 (Mb)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 34
#cpu time = 00:00:11, elapsed time = 00:00:12, memory = 401.00 (Mb)
#Complete Post Routing Optimization.
#Cpu time = 00:00:13
#Elapsed time = 00:00:14
#Increased memory = 0.00 (Mb)
#Total memory = 401.00 (Mb)
#Peak memory = 437.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 42
#Total wire length = 219372 um.
#Total half perimeter of net bounding box = 217274 um.
#Total wire length on LAYER metal1 = 6446 um.
#Total wire length on LAYER metal2 = 74717 um.
#Total wire length on LAYER metal3 = 86607 um.
#Total wire length on LAYER metal4 = 38043 um.
#Total wire length on LAYER metal5 = 6801 um.
#Total wire length on LAYER metal6 = 3169 um.
#Total wire length on LAYER metal7 = 1321 um.
#Total wire length on LAYER metal8 = 1002 um.
#Total wire length on LAYER metal9 = 1010 um.
#Total wire length on LAYER metal10 = 255 um.
#Total number of vias = 51140
#Up-Via Summary (total 51140):
#           
#-----------------------
#  Metal 1        21976
#  Metal 2        21126
#  Metal 3         6812
#  Metal 4          697
#  Metal 5          232
#  Metal 6          152
#  Metal 7           77
#  Metal 8           57
#  Metal 9           11
#-----------------------
#                 51140 
#
#Total number of DRC violations = 34
#Total number of violations on LAYER metal1 = 33
#Total number of violations on LAYER metal2 = 1
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:00:56
#Elapsed time = 00:00:57
#Increased memory = 0.00 (Mb)
#Total memory = 401.00 (Mb)
#Peak memory = 437.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:00
#Elapsed time = 00:01:00
#Increased memory = 17.00 (Mb)
#Total memory = 401.00 (Mb)
#Peak memory = 437.00 (Mb)
#Number of warnings = 9
#Total number of warnings = 64
#Number of fails = 0
#Total number of fails = 1
#Complete globalDetailRoute on Tue Nov  8 20:10:20 2016
#
<CMD> setExtractRCMode -detail -noReduce
**WARN: (ENCEXT-1082):	Option '-detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3400):	Option '-noReduce' is obsolete. Use option '-reduce 0.0' instead.
<CMD> extractRC
Extraction called for design 'AXI_master' of instances=59862 and nets=7432 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design AXI_master.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./AXI_master_xhUCDU_4483.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 401.5M)
Creating parasitic data file './AXI_master_xhUCDU_4483.rcdb.d/header.seq' for storing RC.
Extracted 10.0031% (CPU Time= 0:00:00.1  MEM= 401.5M)
Extracted 20.0028% (CPU Time= 0:00:00.1  MEM= 401.5M)
Extracted 30.0024% (CPU Time= 0:00:00.1  MEM= 401.5M)
Extracted 40.0021% (CPU Time= 0:00:00.2  MEM= 401.5M)
Extracted 50.0035% (CPU Time= 0:00:00.2  MEM= 401.5M)
Extracted 60.0031% (CPU Time= 0:00:00.2  MEM= 401.5M)
Extracted 70.0028% (CPU Time= 0:00:00.3  MEM= 401.5M)
Extracted 80.0024% (CPU Time= 0:00:00.3  MEM= 401.5M)
Extracted 90.0021% (CPU Time= 0:00:00.4  MEM= 401.5M)
Extracted 100% (CPU Time= 0:00:00.6  MEM= 401.5M)
Nr. Extracted Resistors     : 107634
Nr. Extracted Ground Cap.   : 114807
Nr. Extracted Coupling Cap. : 282536
Opening parasitic data file './AXI_master_xhUCDU_4483.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 401.5M)
Creating parasitic data file './AXI_master_xhUCDU_4483.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './AXI_master_xhUCDU_4483.rcdb.d/header.seq'. 7275 times net's RC data read were performed.
Opening parasitic data file './AXI_master_xhUCDU_4483.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:02.0  MEM: 401.531M)
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.5.final
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 401.5M, InitMEM = 401.5M)
Number of Loop : 0
Start delay calculation (mem=401.531M)...
delayCal using detail RC...
Opening parasitic data file './AXI_master_xhUCDU_4483.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 401.5M)
Closing parasitic data file './AXI_master_xhUCDU_4483.rcdb.d/header.seq'. 7275 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.3 real=0:00:00.0 mem=401.531M 3)
*** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 401.5M) ***
<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 0.5 ******
**WARN: (ENCOGDS-250):	specified units is smaller than the one in db - you may have rounding problems
Output for instance
Output for bump
Output for tile
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    51                            metal2
    61                              via2
    62                            metal3
    30                              via3
    31                            metal4
    32                              via4
    33                            metal5
    36                              via5
    37                            metal6
    38                              via6
    39                            metal7
    40                              via7
    41                            metal8
    42                              via8
    43                            metal9
    44                              via9
    45                           metal10
    50                               via
    49                            metal1
    51                            metal2
    62                            metal3
    31                            metal4
    39                            metal4
    33                            metal5
    41                            metal5
    37                            metal6
    45                            metal6


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          59862

Ports/Pins                          1275
    metal layer metal2               361
    metal layer metal3               393
    metal layer metal4               125
    metal layer metal5               177
    metal layer metal6                70
    metal layer metal7                59
    metal layer metal8                27
    metal layer metal9                45
    metal layer metal10               18

Nets                               58645
    metal layer metal1              5333
    metal layer metal2             31637
    metal layer metal3             16763
    metal layer metal4              3974
    metal layer metal5               465
    metal layer metal6               212
    metal layer metal7               129
    metal layer metal8                72
    metal layer metal9                49
    metal layer metal10               11

    Via Instances                  51140

Special Nets                         338
    metal layer metal1               330
    metal layer metal5                 4
    metal layer metal6                 4

    Via Instances                   1108

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                1500
    metal layer metal1                 2
    metal layer metal2               361
    metal layer metal3               393
    metal layer metal4               250
    metal layer metal5               354
    metal layer metal6               140


Blockages                              0


Custom Text                            0


Custom Box                             0

######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
Opening parasitic data file './AXI_master_xhUCDU_4483.rcdb.d/header.seq' for reading.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:00.6  MEM= 401.5M)
Closing parasitic data file './AXI_master_xhUCDU_4483.rcdb.d/header.seq'. 7275 times net's RC data read were performed.
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 401.5) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2080
  VERIFY GEOMETRY ...... SubArea : 1 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  69 Viols.
  VERIFY GEOMETRY ...... Wiring         :  194 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 263 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 2 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  28 Viols.
  VERIFY GEOMETRY ...... Wiring         :  56 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 2 complete 84 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 3 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  31 Viols.
  VERIFY GEOMETRY ...... Wiring         :  65 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 3 complete 96 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 4 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  3 Viols.
  VERIFY GEOMETRY ...... Wiring         :  5 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 4 complete 8 Viols. 0 Wrngs.
VG: elapsed time: 2.00
Begin Summary ...
  Cells       : 0
  SameNet     : 131
  Wiring      : 89
  Antenna     : 0
  Short       : 231
  Overlap     : 0
End Summary

  Verification Complete : 451 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:01.8  MEM: 18.0M)

<CMD> verifyConnectivity -type all

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Nov  8 20:10:26 2016

Design Name: AXI_master
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (310.1925, 309.3700)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net FECTS_clks_clk___L4_N31: unconnected terminal, open, dangling Wire.
Net FECTS_clks_clk___L4_N30: unconnected terminal, open, dangling Wire.
Net FECTS_clks_clk___L4_N29: unconnected terminal, open, dangling Wire.
Net FECTS_clks_clk___L4_N28: unconnected terminal, open, dangling Wire.
Net FECTS_clks_clk___L4_N27: unconnected terminal, open, dangling Wire.
Net FECTS_clks_clk___L4_N26: unconnected terminal, open, dangling Wire.
Net FECTS_clks_clk___L4_N25: unconnected terminal, open, dangling Wire.
Net FECTS_clks_clk___L4_N24: unconnected terminal, open, dangling Wire.
Net FECTS_clks_clk___L4_N23: unconnected terminal, open, dangling Wire.
Net FECTS_clks_clk___L4_N22: unconnected terminal, open, dangling Wire.
Net FECTS_clks_clk___L4_N21: unconnected terminal, open, dangling Wire.
Net FECTS_clks_clk___L4_N20: unconnected terminal, open, dangling Wire.
Net FECTS_clks_clk___L4_N19: unconnected terminal, open, dangling Wire.
Net FECTS_clks_clk___L4_N18: unconnected terminal, open, dangling Wire.
Net FECTS_clks_clk___L4_N17: unconnected terminal, open, dangling Wire.
Net FECTS_clks_clk___L4_N16: unconnected terminal, open, dangling Wire.
Net FECTS_clks_clk___L4_N15: unconnected terminal, open, dangling Wire.
**WARN: (ENCVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
Net FECTS_clks_clk___L4_N14: unconnected terminal, open, dangling Wire.

VC Elapsed Time: 0:00:00.0

Begin Summary 
    474 Problem(s) (ENCVFC-96): Terminal(s) are not connected.
    38 Problem(s) (ENCVFC-92): Pieces of the net are not connected together.
    488 Problem(s) (ENCVFC-94): The net has dangling wire(s).
    1000 total info(s) created.
End Summary

End Time: Tue Nov  8 20:10:26 2016
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 1000 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> selectMarker 153.4850 96.4525 185.8550 127.4650 -1 3 7
<CMD> violationBrowser -all -no_display_false
<CMD> zoomBox 137.3 80.267 202.04 143.65
<CMD> zoomBox 137.3 80.267 202.04 143.65
<CMD> zoomBox 65.98 96.76 81.08 111.477
<CMD> zoomBox 65.98 96.76 81.08 111.477
<CMD> zoomBox 65.98 96.76 81.08 111.477
<CMD> zoomBox 65.98 96.76 81.08 111.477
<CMD> zoomBox 65.98 96.76 81.08 111.477
<CMD> ::Rda_Browser::VB::violationBrowserSetObjs
<CMD> deselectAll
<CMD> selectMarker 127.8950 97.9725 182.8150 162.0450 -1 3 7
<CMD> zoomBox 95.859 65.937 214.851 194.081
<CMD> zoomBox 95.859 65.937 214.851 194.081

*** Memory Usage v0.159.2.9 (Current mem = 401.531M, initial mem = 50.625M) ***
--- Ending "Encounter" (totcpu=0:07:27, real=0:23:59, mem=401.5M) ---
