// Seed: 3641911825
module module_0 ();
  assign module_1.id_3 = 0;
  tri1 id_1;
  assign id_1 = ~id_1;
  assign id_1 = id_1;
  id_2(
      .id_0(id_1), .id_1(1), .id_2('d0), .id_3(id_1)
  );
  wire id_3;
endmodule
module module_1;
  tri id_1;
  assign id_1 = 1;
  wire id_4;
  module_0 modCall_1 ();
  wire id_5;
  wire id_6;
endmodule
module module_2 (
    output wire id_0,
    output tri1 id_1,
    input supply1 id_2,
    output wire id_3,
    input tri id_4,
    output supply1 id_5,
    input supply0 id_6
);
  assign id_3 = id_4;
  assign id_3 = 1'b0;
  module_0 modCall_1 ();
endmodule
