In Listing~\ref{lst:snippet-for-scope} we can see an LLM generated snippet.
In Listing~\ref{lst:scope-of-snippet} we can see the dump of the scope tree generated by \ourname.

\begin{lstlisting}[language=verilog,caption={LLM generated snippet},label={lst:snippet-for-scope},breaklines=true]
Verilog output:
module module_assignments_in_loops (
    input logic [2:0] in_shift,
    input logic [7:0] in_val,
    output logic [3:0] out_part,
    output logic [7:0] out_reg
);
// node 0 is the input ports
    // node 1 is the top level variables
    localparam int PART_START = 4;
    localparam int PART_WIDTH = 4;
    logic [7:0] reg_var;
    logic [3:0] part_var;
    always_comb begin
        // start of node 2 no new variables are declared
        reg_var  = in_val;
        part_var = 4'h0;
        for (int i = 0; i < 4; i++) begin
            // start of node 3 no new variables are declared
            reg_var  = reg_var + i;
            reg_var += (i * 2);
            reg_var <<= in_shift;
            reg_var[i % 8] = (reg_var[i % 8] == 1'b0);
            reg_var[PART_START +: PART_WIDTH] = i[3:0];
        end
        part_var = reg_var[7:4];
    end
    assign out_reg  = reg_var;
    assign out_part = part_var;
endmodule
\end{lstlisting}

\begin{lstlisting}[caption={Scope tree},label={lst:scope-of-snippet},breaklines=true]
Scope tree:
-Node 0:
|Variable: in_shift, Type: logic, Width: 3, Unsigned: true
|Variable: in_val, Type: logic, Width: 8, Unsigned: true
|End of variables
|-Node 1:
||Variable: reg_var, Type: logic, Width: 8, Unsigned: false
||Variable: part_var, Type: logic, Width: 4, Unsigned: false
||End of variables
||-Node 2:
|||-Node 3: 
\end{lstlisting}
