<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="TaskTopic" />
<meta name="DC.Title" content="Exploring Functional Coverage" />
<meta name="abstract" content="The functional coverage capabilities of SystemVerilog allow you to verify your designs on a functional level." />
<meta name="description" content="The functional coverage capabilities of SystemVerilog allow you to verify your designs on a functional level." />
<meta name="prodname" content="Questa SIM Tutorial" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_tut" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="none" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM Tutorial" />
<meta name="CSHelp" content="no" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.040,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id91376409-3c45-4b9f-beba-5180971d006a" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Exploring Functional Coverage</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Exploring Functional Coverage" />
<meta name="attributes" content="product.version.2020.4,sort.order.040,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="id91376409-3c45-4b9f-beba-5180971d006a">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Exploring Functional Coverage</h1>
<div class="body taskbody TaskBody"><div class="abstract TaskAbstract"><span class="shortdesc">The functional
coverage capabilities of SystemVerilog allow you to verify your
designs on a functional level.</span>
</div>
<div class="tasklabel"><h2 class="sectiontitle tasklabel">Procedure</h2></div><ol class="ol steps"><li class="li step stepexpand" id="id91376409-3c45-4b9f-beba-5180971d006a__idcfa9f5b5-93dd-4777-87a4-d3262b1edc51"><span class="ph cmd">Load the
interleaver once again.</span><ol type="a" class="ol substeps"><li class="li substep" id="id91376409-3c45-4b9f-beba-5180971d006a__ida2ab6310-f5e9-43df-9be5-64cb7665e7bb"><span class="ph cmd">Enter
“do fcov.do” at the <span class="ph fmvar:ProductName">Questa SIM</span>&gt;
prompt.</span><div class="itemgroup info SubStepInfo"><div class="note note"><span class="notetitle">Note:</span> <p class="p">The <span class="ph filepath">fcov.do</span> file
includes the -cvg63 option to the <a class="xref Link" href="../../questa_sim_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'vsim', 'questa_sim_ref'); return false;">vsim</a> command. The -cvg63 option preserves
data collection for individual instances, coverpoints, and crosses.
Refer to SystemVerilog 2008 type_option.merge_instances for more
information.</p>
</div>
<p class="p">The interleaver
uses a parameter (PKT_GEN_NUM), which is set to 80, to determine
the number of valid packets that will be interleaved. After the
scoreboard receives and verifies that 80 packets have been successfully
interleaved it informs the test controller, which halts both the
stimulus generator and driver. During the simulation, a coverage
collector records several metrics for each packet sent to, and output
by, the interleaver. <a class="xref fm:Figure" href="#id91376409-3c45-4b9f-beba-5180971d006a__idb69c9734-651d-48e5-9763-7ba8f6ec5db1">Figure 1</a> shows the source code
of the <span class="ph filepath">up_cvg</span> covergroup.</p>
<div class="fig fignone" id="id91376409-3c45-4b9f-beba-5180971d006a__idb69c9734-651d-48e5-9763-7ba8f6ec5db1"><span class="figcap"><span class="fig--title-label">Figure 1. </span>Covergroup Code</span><br /><div class="imagecenter"><img class="image imagecenter fmdpi:100" src="../graphics/interleaver_cover.gif" /></div><br /></div>
<p class="p">The covergroup
records the information stored in the upstream transaction captured by
the monitor. The transaction includes the byte wide values of the
packet payload data, the sync byte, and the individual data payload
transfer times. </p>
<p class="p">In order
to have a bin created for each data value, <span class="ph filepath">option.auto_bin_max = 256</span> is specified
since the default number of auto bins created is defined by the SystemVerilog
LRM to be 64. The sync byte values are 71 and 184 which correspond
to 8'h47 and 8'hb8 respectively. </p>
<p class="p">All other
sync byte values are stored in the bin named <span class="ph filepath">illegal </span>which
should remain empty. The packet payload data transfer delays times
are recorded since the driver randomly drives data to the interleaver.
The packet payload data transfer delay bin names are self descriptive
and create a separate bin for each delay value except for the <span class="ph filepath">vrylng</span> (very
long) bin which records any data transfer delay of 20 or more cycles.</p>
</div></li>
</ol>
</li>
<li class="li step stepexpand" id="id91376409-3c45-4b9f-beba-5180971d006a__id1c406c21-0f69-4036-9c25-a8ef9bb056db"><span class="ph cmd">Enter <span class="ph uicontrol">run
0</span> </span><div class="itemgroup info StepInfo"><p class="p">The interface
will not display covergroups until the simulation is run. This step
simply enables you to view covergroups in the Covergroups window. </p>
</div></li>
<li class="li step stepexpand" id="id91376409-3c45-4b9f-beba-5180971d006a__idc54183df-e05d-4191-9138-c620adf13c20"><span class="ph cmd">In the
Covergroups window (<span class="ph menucascade"><span class="ph uicontrol">View</span><abbr title="and then"> &gt; </abbr><span class="ph uicontrol">Coverage</span><abbr title="and then"> &gt; </abbr><span class="ph uicontrol">Covergroups</span></span>), expand the <span class="ph filepath">/top/dut</span> hierarchy
(click the + sign next to <span class="ph filepath">/top/dut</span>) and you
will find two additional covergroups – <span class="ph filepath">sm_transitions_cvg</span> and <span class="ph filepath">sm_cvg</span> –
which monitor the interleaver state machine.</span><div class="itemgroup info StepInfo"><div class="fig fignone" id="id91376409-3c45-4b9f-beba-5180971d006a__id1a572865-5e4c-4379-80f8-2204762e867e"><span class="figcap"><span class="fig--title-label">Figure 2. </span>Covergroup Bins</span><br /><div class="imagecenter"><img class="image imagecenter fmdpi:100" src="../graphics/covergroup_bins.gif" /></div><br /></div>
<p class="p">The <span class="ph filepath">sm_transitions_cvg</span> covergroup
records the valid state machine transitions while <span class="ph filepath">sm_cvg</span> records
that the state machine correctly accepts incoming data and drives
output data in the proper states. </p>
<p class="p"><a class="xref fm:Figure" href="#id91376409-3c45-4b9f-beba-5180971d006a__idc4373788-320d-4d65-97be-3fdecc489195">Figure 3</a> shows the source code
for the <span class="ph filepath">sm_cvg</span> covergroup.</p>
<div class="fig fignone" id="id91376409-3c45-4b9f-beba-5180971d006a__idc4373788-320d-4d65-97be-3fdecc489195"><span class="figcap"><span class="fig--title-label">Figure 3. </span>Covergroup sm_svg </span><br /><div class="imagecenter"><img class="image imagecenter fmdpi:100" src="../graphics/covergroup_sm_cvg.gif" /></div><br /></div>
<span class="ph uicontrol"></span><p class="p">The <span class="ph filepath">in_hs</span> and <span class="ph filepath">out_hs</span> signals
are derived by ANDing <span class="ph filepath">in_acpt </span>with <span class="ph filepath">in_rdy</span>,
and <span class="ph filepath">out_acpt</span> with <span class="ph filepath">out_rdy </span>respectively.
The state machine asserts <span class="ph filepath">in_acpt</span> when <span class="ph filepath">idle</span>, <span class="ph filepath">load_bypass</span>,
or in any of the 10 load states, and asserts <span class="ph filepath">oup_rdy</span> when
in the <span class="ph filepath">send_bypass</span> or any of 10 send states. </p>
<p class="p">During
proper operation, the <span class="ph filepath">in_hs</span> signal should only
assert if the state machine is <span class="ph filepath">idle</span>, <span class="ph filepath">load_bypass</span> or
in any of the other 10 load states. Likewise the <span class="ph filepath">out_hs</span> should
only assert if the state machine is in <span class="ph filepath">send_bypass</span> or
any of the 10 send states. By crossing <span class="ph filepath">in_hs</span> with <span class="ph filepath">int_state</span> and <span class="ph filepath">out_hs</span> with <span class="ph filepath">int_state</span>,
this behavior can be verified. <a class="xref fm:Figure" href="#id91376409-3c45-4b9f-beba-5180971d006a__id22c03e2f-9055-49a2-a9e7-551c7898e379">Figure 4</a> shows the <span class="ph filepath">sm_cvg</span> covergroup
with the <span class="ph filepath">int_state</span> coverpoint expanded to show
all bins. Notice the bin values show the enumerated state names.</p>
<div class="fig fignone" id="id91376409-3c45-4b9f-beba-5180971d006a__id22c03e2f-9055-49a2-a9e7-551c7898e379"><span class="figcap"><span class="fig--title-label">Figure 4. </span>Bins for the sm_cvg
Covergroup </span><br /><div class="imagecenter"><img class="image imagecenter fmdpi:100" src="../graphics/covergroup_bins2.gif" /></div><br /></div>
</div></li>
<li class="li step stepexpand" id="id91376409-3c45-4b9f-beba-5180971d006a__id0dfee383-5757-4725-a2fe-cb3a3e381491"><span class="ph cmd">Expand
the hierarchy (click the + sign) of <span class="ph filepath">/top/dut/fifo</span> and
the <span class="ph filepath">ram_cvg</span> covergroup. Notice that the TYPE <span class="ph filepath">ram_cvg</span> covergroup
contains several instances – designated by INST. </span><ol type="a" class="ol substeps"><li class="li substep" id="id91376409-3c45-4b9f-beba-5180971d006a__idce2820cc-a0df-49b2-be22-759ae50eefbc"><span class="ph cmd">View the
source code for <span class="ph filepath">TYPE ram_cvg</span> by right-clicking
the covergroup name and selecting <span class="ph uicontrol">View Source</span> from
the popup menu (<a class="xref fm:Figure" href="#id91376409-3c45-4b9f-beba-5180971d006a__idaa57f19c-e68f-4305-bcad-792b2565ad44">Figure 5</a>).</span><div class="itemgroup info SubStepInfo"><div class="fig fignone" id="id91376409-3c45-4b9f-beba-5180971d006a__idaa57f19c-e68f-4305-bcad-792b2565ad44"><span class="figcap"><span class="fig--title-label">Figure 5. </span>Viewing the Source
Code for a Covergroup</span><br /><div class="imagecenter"><img class="image imagecenter fmdpi:100" src="../graphics/view_source.gif" /></div><br /></div>
<p class="p">The <span class="ph filepath">fifo_shift_ram.v</span> source
view will open to show the source code (<a class="xref fm:Figure" href="#id91376409-3c45-4b9f-beba-5180971d006a__ide105c6ff-1730-4cc5-9d60-6d12050896d9">Figure 6</a>).</p>
<div class="fig fignone" id="id91376409-3c45-4b9f-beba-5180971d006a__ide105c6ff-1730-4cc5-9d60-6d12050896d9"><span class="figcap"><span class="fig--title-label">Figure 6. </span>Source Code for ram_cvg
Covergroup</span><br /><div class="imagecenter"><img class="image imagecenter fmdpi:100" src="../graphics/source_ram_cvg.gif" /></div><br /></div>
<p class="p">Since the
interleaver levels are implemented using a single RAM, with distinct
RAM address ranges for each level, the covergroup verifies that
only valid address locations are written and read. </p>
<p class="p">Notice
that there is only one covergroup but there are 11 covergroup instances
that are constructed with different values passed into the constructor
(<a class="xref fm:Figure" href="#id91376409-3c45-4b9f-beba-5180971d006a__id6032adeb-8aed-476f-8538-ea72c362614c">Figure 7</a>). </p>
<div class="fig fignone" id="id91376409-3c45-4b9f-beba-5180971d006a__id6032adeb-8aed-476f-8538-ea72c362614c"><span class="figcap"><span class="fig--title-label">Figure 7. </span>Covergroup Instances
for ram_cvg </span><br /><div class="imagecenter"><img class="image imagecenter fmdpi:100" src="../graphics/covergroup_instances.gif" /></div><br /></div>
<p class="p">Since the
covergroup contains the <span class="ph filepath">option.per_instance = 1</span> statement
(<a class="xref fm:Figure" href="#id91376409-3c45-4b9f-beba-5180971d006a__ide105c6ff-1730-4cc5-9d60-6d12050896d9">Figure 6</a>), the simulator creates
a separate covergroup for each instance which covers only the values
passed to it in the constructor. The TYPE <span class="ph filepath">ram_cvg</span> covergroup
is the union of all the values of each individual covergroup instance.</p>
</div></li>
</ol>
</li>
<li class="li step stepexpand" id="id91376409-3c45-4b9f-beba-5180971d006a__ide665a6cb-ce5f-492d-aff8-127c1a8a6900"><span class="ph cmd">Open the
Cover Directives window and view the source code for the cover directive.</span><ol type="a" class="ol substeps"><li class="li substep" id="id91376409-3c45-4b9f-beba-5180971d006a__id2282585a-572f-41ba-8684-52bfbcd2c35c"><span class="ph cmd">If the
Cover Directives window is not open, select <span class="ph menucascade"><span class="ph uicontrol">View</span><abbr title="and then"> &gt; </abbr><span class="ph uicontrol">Coverage</span><abbr title="and then"> &gt; </abbr><span class="ph uicontrol">Cover Directives</span></span>.</span><div class="itemgroup info SubStepInfo"><p class="p">The Cover
Directives tab contains a single cover directive (<a class="xref fm:Figure" href="#id91376409-3c45-4b9f-beba-5180971d006a__id90a1d38c-578b-465d-899c-93ebce692059">Figure 8</a>).</p>
<div class="fig fignone" id="id91376409-3c45-4b9f-beba-5180971d006a__id90a1d38c-578b-465d-899c-93ebce692059"><span class="figcap"><span class="fig--title-label">Figure 8. </span>Cover Directive for
the Interleaver Design </span><br /><div class="imagecenter"><img class="image imagecenter fmdpi:100" src="../graphics/cover_directive_dut.gif" /></div><br /></div>
</div></li>
<li class="li substep" id="id91376409-3c45-4b9f-beba-5180971d006a__id7f4fb235-281e-4752-baf1-cb5ba64de3c6"><span class="ph cmd">Right-click
the cover directive and select <span class="ph uicontrol">View Source</span> from
the popup menu. <a class="xref fm:Figure" href="#id91376409-3c45-4b9f-beba-5180971d006a__idfbeb921e-89db-4a63-bfe1-d3c8b1cabef9">Figure 9</a> shows that this cover
directive also tracks the interleaver state machine transitions. </span><div class="itemgroup info SubStepInfo"><div class="fig fignone" id="id91376409-3c45-4b9f-beba-5180971d006a__idfbeb921e-89db-4a63-bfe1-d3c8b1cabef9"><span class="figcap"><span class="fig--title-label">Figure 9. </span>Source Code for the
Cover Directive </span><br /><div class="imagecenter"><img class="image imagecenter fmdpi:100" src="../graphics/source_cover_prop.gif" /></div><br /></div>
<p class="p">SystemVerilog
provides multiple ways to cover important items in a design. The advantage
of using a cover directive is that the <span class="ph fmvar:ProductName">Questa SIM</span> Wave
window provides the ability to see when a directive is hit. While
covergroups provide no temporal aspect to determine the precise
time an event is covered, covergroups are typically much better
at covering data values. Both of SystemVerilog's coverage capabilities provide
a powerful combination by using the cover directives temporal nature
to determine when to sample data oriented values in a covergroup.</p>
</div></li>
</ol>
</li>
<li class="li step stepexpand" id="id91376409-3c45-4b9f-beba-5180971d006a__id460147a2-079c-4366-871a-d31a3ddfa42d"><span class="ph cmd">Add the
cover directive to the Wave window twice.</span><ol type="a" class="ol substeps"><li class="li substep" id="id91376409-3c45-4b9f-beba-5180971d006a__id877e92eb-58be-42f7-b8b5-c12887dd6c37"><span class="ph cmd">Return
to the Cover Directives window and right-click the <span class="ph filepath">/top/dut/cover__s_interleave_sm</span> cover
directive and select <span class="ph menucascade"><span class="ph uicontrol">Add Wave</span><abbr title="and then"> &gt; </abbr><span class="ph uicontrol">Selected Functional Coverage</span></span>.</span></li>
<li class="li substep" id="id91376409-3c45-4b9f-beba-5180971d006a__id1d507063-5fec-463c-b83e-85f3d191e79d"><span class="ph cmd">Repeat
step a.</span></li>
</ol>
</li>
<li class="li step stepexpand" id="id91376409-3c45-4b9f-beba-5180971d006a__idb902c2f9-af9f-49c7-b9a0-24b1d6545b76"><span class="ph cmd">Run the
simulation and view functional coverage information.</span><ol type="a" class="ol substeps"><li class="li substep" id="id91376409-3c45-4b9f-beba-5180971d006a__ida8f0d702-988d-4e04-a96d-6d8a5f372398"><span class="ph cmd">Change
your WildcardFilter to allow cover directives to be logged. The
following command does not include the “Cover” argument, which is
filtered by default.</span><div class="itemgroup info SubStepInfo"><p class="lines ApplCommand">set WildcardFilter "Variable Constant Generic Parameter SpecParam Memory</p>
<p class="lines ApplCommand">Assertion Endpoint CellInternal ImmediateAssert"</p>
</div></li>
<li class="li substep" id="id91376409-3c45-4b9f-beba-5180971d006a__id8b3ae35b-41ad-4988-9586-54ab1f628878"><span class="ph cmd">Enter
“run -all” at the command prompt in the Transcript window. The design
runs until the simulator reaches a TEST PASSED message. (In Windows,
you may see a “Finish Vsim” dialog box that will ask, “Are you sure
you want to finish?” Click <span class="ph uicontrol">No</span>.) The Transcript
window will display scoreboard information (<a class="xref fm:Figure" href="#id91376409-3c45-4b9f-beba-5180971d006a__idbc2af34d-682b-4f83-a439-f0eca7a8921f">Figure 10</a>).</span><div class="itemgroup info SubStepInfo"><div class="fig fignone" id="id91376409-3c45-4b9f-beba-5180971d006a__idbc2af34d-682b-4f83-a439-f0eca7a8921f"><span class="figcap"><span class="fig--title-label">Figure 10. </span>Scoreboard Information
in the Transcript</span><br /><div class="imagecenter"><img class="image imagecenter fmdpi:100" src="../graphics/transcript_scoreboard.gif" /></div><br /></div>
</div></li>
<li class="li substep" id="id91376409-3c45-4b9f-beba-5180971d006a__id8ebb028f-63c7-4d46-b71e-f5069c50aa1f"><span class="ph cmd">Expand
the functional coverage information in the Covergroups window as
shown in <a class="xref fm:Figure" href="#id91376409-3c45-4b9f-beba-5180971d006a__id15f8d51f-b53f-4b11-8b75-34192c21c70e">Figure 11</a>. While the overall covergroup
coverage is almost 95% in the interleaver design (as shown in the
status bar at the bottom right corner of the window), there is one <span class="ph filepath">short</span> bin
in the <span class="ph filepath">up_delay</span> covergroup that has no hits.
Currently the driver inserts at least one cycle between words when
driving packet payload data. </span><div class="itemgroup info SubStepInfo"><p class="p">Also, the <span class="ph filepath">sm_cvg</span> shows
relatively low coverage (76.9%) due to low coverage in the <span class="ph filepath">in_hsXint_state</span> and <span class="ph filepath">out_hsXint_state</span> cross
coverage bins. This is expected because the <span class="ph filepath">in_hs</span> signal
only asserts in either the <span class="ph filepath">idle</span> state, the <span class="ph filepath">load_bypass</span> state,
or one of the 10 load states and the <span class="ph filepath">out_hs</span> signal
only asserts in the <span class="ph filepath">send_bypass</span> or 10 other send
states. So while the indicated coverage for these cross bins might
appear to point to an area needing more testing, the absence of
coverage is actually indicating that proper behavior took place.</p>
<div class="fig fignone" id="id91376409-3c45-4b9f-beba-5180971d006a__id15f8d51f-b53f-4b11-8b75-34192c21c70e"><span class="figcap"><span class="fig--title-label">Figure 11. </span>Covergroup Coverage
in the Cover Groups Window </span><br /><div class="imagecenter"><img class="image imagecenter fmdpi:100" src="../graphics/cvg_coverage.gif" /></div><br /></div>
<p class="p">If you
expand the <span class="ph filepath">sm_transitions_cvg</span> covergroup you
will see that it shows 1461 interleaver state transitions (86 when
starting from the idle loop, and 1375 when starting from the bypass
loop).</p>
</div></li>
<li class="li substep" id="id91376409-3c45-4b9f-beba-5180971d006a__id82db999b-dac0-491e-a7e7-0bb9961ef9c9"><span class="ph cmd">Open the <span class="ph uicontrol">Cover
Directives</span> tab.</span><div class="itemgroup info SubStepInfo"><p class="p">The cover
directive counts the same state transitions and, therefore, also
indicates a count of 1461 transitions (<a class="xref fm:Figure" href="#id91376409-3c45-4b9f-beba-5180971d006a__id320b2e49-f7a9-488e-a2ef-e6d0f67e0eee">Figure 12</a>).</p>
<div class="fig fignone" id="id91376409-3c45-4b9f-beba-5180971d006a__id320b2e49-f7a9-488e-a2ef-e6d0f67e0eee"><span class="figcap"><span class="fig--title-label">Figure 12. </span>Cover Directive Counts
State Transitions</span><br /><div class="imagecenter"><img class="image imagecenter fmdpi:100" src="../graphics/cover_directive_count.gif" /></div><br /></div>
</div></li>
</ol>
</li>
<li class="li step stepexpand" id="id91376409-3c45-4b9f-beba-5180971d006a__id75e29bac-ebf8-40b0-bc22-c353b7a92c26"><span class="ph cmd">Change
the Cover Directive View of the second directive displayed in the
Wave window from Temporal to Count Mode.</span><ol type="a" class="ol substeps"><li class="li substep" id="id91376409-3c45-4b9f-beba-5180971d006a__id176f85dd-47b6-46f3-bca9-49128e364e1a"><span class="ph cmd">Right-click
the second directive and select <span class="ph menucascade"><span class="ph uicontrol">View</span><abbr title="and then"> &gt; </abbr><span class="ph uicontrol">Cover Directives</span><abbr title="and then"> &gt; </abbr><span class="ph uicontrol">Count Mode</span></span> (<a class="xref fm:Figure" href="#id91376409-3c45-4b9f-beba-5180971d006a__ida851f4c8-0439-47eb-9aba-0ad8c64c11a0">Figure 13</a>).</span><div class="itemgroup info SubStepInfo"><div class="fig fignone" id="id91376409-3c45-4b9f-beba-5180971d006a__ida851f4c8-0439-47eb-9aba-0ad8c64c11a0"><span class="figcap"><span class="fig--title-label">Figure 13. </span>Changing the Cover
Directive View to Count View</span><br /><div class="imagecenter"><img class="image imagecenter fmdpi:100" src="../graphics/count_mode.gif" /></div><br /></div>
</div></li>
<li class="li substep" id="id91376409-3c45-4b9f-beba-5180971d006a__ide95f2306-ba5c-4a77-bee2-a49fd164d59a"><span class="ph cmd">View the
Cover Directive in the Wave window.</span><div class="itemgroup info SubStepInfo"><p class="p"><a class="xref fm:Figure" href="#id91376409-3c45-4b9f-beba-5180971d006a__iddaa95508-f0aa-4bcd-b2ac-1936aaf83c21">Figure 14</a> and <a class="xref fm:Figure" href="#id91376409-3c45-4b9f-beba-5180971d006a__id44f70a79-d77a-4c0e-b162-c6b55ad6779e">Figure 15</a> are two screen shots of the cover directive.
In both screen shots, the top view of the directive shows the temporal
aspect of when the thread went active while the bottom view shows
the actual count value. When you compare the two screen shots, which
display different points in time, it is easy to see the random nature
of the drives. In <a class="xref fm:Figure" href="#id91376409-3c45-4b9f-beba-5180971d006a__iddaa95508-f0aa-4bcd-b2ac-1936aaf83c21">Figure 14</a> there is 1240 ns between the start
and end of the cover directive thread; in the next thread, shown
in <a class="xref fm:Figure" href="#id91376409-3c45-4b9f-beba-5180971d006a__id44f70a79-d77a-4c0e-b162-c6b55ad6779e">Figure 15</a>, there is 780 ns.</p>
<div class="fig fignone" id="id91376409-3c45-4b9f-beba-5180971d006a__iddaa95508-f0aa-4bcd-b2ac-1936aaf83c21"><span class="figcap"><span class="fig--title-label">Figure 14. </span>First Temporal and
Count Mode Views of Cover Directive</span><br /><div class="imagecenter"><img class="image imagecenter fmdpi:100" src="../graphics/temporal_count1.gif" /></div><br /></div>
<div class="fig fignone" id="id91376409-3c45-4b9f-beba-5180971d006a__id44f70a79-d77a-4c0e-b162-c6b55ad6779e"><span class="figcap"><span class="fig--title-label">Figure 15. </span>Second Temporal and
Count Mode Views of Cover Directive</span><br /><div class="imagecenter"><img class="image imagecenter fmdpi:100" src="../graphics/temporal_count2.gif" /></div><br /></div>
</div></li>
</ol>
</li>
</ol>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/MGCChap_SystemverilogAssertionsFunctionalCoverage_id57bc47ee.html" title="This lesson provides a step-by-step introduction to functional hardware verification using SystemVerilog assertion and functional coverage capabilities.">SystemVerilog Assertions and Functional Coverage</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_tut"
                DocTitle = "Questa® SIM Tutorial"
                PageTitle = "Exploring Functional Coverage"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/TaskTop_ExploringFunctionalCoverage_id91376409.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM Tutorial Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>