
Lab10.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003298  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08003438  08003438  00004438  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080034a4  080034a4  0000505c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080034a4  080034a4  000044a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080034ac  080034ac  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080034ac  080034ac  000044ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080034b0  080034b0  000044b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080034b4  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c4  2000005c  08003510  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000220  08003510  00005220  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ac0c  00000000  00000000  0000508c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e0f  00000000  00000000  0000fc98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a90  00000000  00000000  00011aa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000800  00000000  00000000  00012538  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017402  00000000  00000000  00012d38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b140  00000000  00000000  0002a13a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000938c3  00000000  00000000  0003527a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c8b3d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003058  00000000  00000000  000c8b80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000cbbd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000005c 	.word	0x2000005c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003420 	.word	0x08003420

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000060 	.word	0x20000060
 80001dc:	08003420 	.word	0x08003420

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80005bc:	b480      	push	{r7}
 80005be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005c0:	4b04      	ldr	r3, [pc, #16]	@ (80005d4 <__NVIC_GetPriorityGrouping+0x18>)
 80005c2:	68db      	ldr	r3, [r3, #12]
 80005c4:	0a1b      	lsrs	r3, r3, #8
 80005c6:	f003 0307 	and.w	r3, r3, #7
}
 80005ca:	4618      	mov	r0, r3
 80005cc:	46bd      	mov	sp, r7
 80005ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d2:	4770      	bx	lr
 80005d4:	e000ed00 	.word	0xe000ed00

080005d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80005d8:	b480      	push	{r7}
 80005da:	b083      	sub	sp, #12
 80005dc:	af00      	add	r7, sp, #0
 80005de:	4603      	mov	r3, r0
 80005e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	db0b      	blt.n	8000602 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80005ea:	79fb      	ldrb	r3, [r7, #7]
 80005ec:	f003 021f 	and.w	r2, r3, #31
 80005f0:	4907      	ldr	r1, [pc, #28]	@ (8000610 <__NVIC_EnableIRQ+0x38>)
 80005f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005f6:	095b      	lsrs	r3, r3, #5
 80005f8:	2001      	movs	r0, #1
 80005fa:	fa00 f202 	lsl.w	r2, r0, r2
 80005fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000602:	bf00      	nop
 8000604:	370c      	adds	r7, #12
 8000606:	46bd      	mov	sp, r7
 8000608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060c:	4770      	bx	lr
 800060e:	bf00      	nop
 8000610:	e000e100 	.word	0xe000e100

08000614 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000614:	b480      	push	{r7}
 8000616:	b083      	sub	sp, #12
 8000618:	af00      	add	r7, sp, #0
 800061a:	4603      	mov	r3, r0
 800061c:	6039      	str	r1, [r7, #0]
 800061e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000620:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000624:	2b00      	cmp	r3, #0
 8000626:	db0a      	blt.n	800063e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000628:	683b      	ldr	r3, [r7, #0]
 800062a:	b2da      	uxtb	r2, r3
 800062c:	490c      	ldr	r1, [pc, #48]	@ (8000660 <__NVIC_SetPriority+0x4c>)
 800062e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000632:	0112      	lsls	r2, r2, #4
 8000634:	b2d2      	uxtb	r2, r2
 8000636:	440b      	add	r3, r1
 8000638:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800063c:	e00a      	b.n	8000654 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800063e:	683b      	ldr	r3, [r7, #0]
 8000640:	b2da      	uxtb	r2, r3
 8000642:	4908      	ldr	r1, [pc, #32]	@ (8000664 <__NVIC_SetPriority+0x50>)
 8000644:	79fb      	ldrb	r3, [r7, #7]
 8000646:	f003 030f 	and.w	r3, r3, #15
 800064a:	3b04      	subs	r3, #4
 800064c:	0112      	lsls	r2, r2, #4
 800064e:	b2d2      	uxtb	r2, r2
 8000650:	440b      	add	r3, r1
 8000652:	761a      	strb	r2, [r3, #24]
}
 8000654:	bf00      	nop
 8000656:	370c      	adds	r7, #12
 8000658:	46bd      	mov	sp, r7
 800065a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065e:	4770      	bx	lr
 8000660:	e000e100 	.word	0xe000e100
 8000664:	e000ed00 	.word	0xe000ed00

08000668 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000668:	b480      	push	{r7}
 800066a:	b089      	sub	sp, #36	@ 0x24
 800066c:	af00      	add	r7, sp, #0
 800066e:	60f8      	str	r0, [r7, #12]
 8000670:	60b9      	str	r1, [r7, #8]
 8000672:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000674:	68fb      	ldr	r3, [r7, #12]
 8000676:	f003 0307 	and.w	r3, r3, #7
 800067a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800067c:	69fb      	ldr	r3, [r7, #28]
 800067e:	f1c3 0307 	rsb	r3, r3, #7
 8000682:	2b04      	cmp	r3, #4
 8000684:	bf28      	it	cs
 8000686:	2304      	movcs	r3, #4
 8000688:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800068a:	69fb      	ldr	r3, [r7, #28]
 800068c:	3304      	adds	r3, #4
 800068e:	2b06      	cmp	r3, #6
 8000690:	d902      	bls.n	8000698 <NVIC_EncodePriority+0x30>
 8000692:	69fb      	ldr	r3, [r7, #28]
 8000694:	3b03      	subs	r3, #3
 8000696:	e000      	b.n	800069a <NVIC_EncodePriority+0x32>
 8000698:	2300      	movs	r3, #0
 800069a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800069c:	f04f 32ff 	mov.w	r2, #4294967295
 80006a0:	69bb      	ldr	r3, [r7, #24]
 80006a2:	fa02 f303 	lsl.w	r3, r2, r3
 80006a6:	43da      	mvns	r2, r3
 80006a8:	68bb      	ldr	r3, [r7, #8]
 80006aa:	401a      	ands	r2, r3
 80006ac:	697b      	ldr	r3, [r7, #20]
 80006ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006b0:	f04f 31ff 	mov.w	r1, #4294967295
 80006b4:	697b      	ldr	r3, [r7, #20]
 80006b6:	fa01 f303 	lsl.w	r3, r1, r3
 80006ba:	43d9      	mvns	r1, r3
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006c0:	4313      	orrs	r3, r2
         );
}
 80006c2:	4618      	mov	r0, r3
 80006c4:	3724      	adds	r7, #36	@ 0x24
 80006c6:	46bd      	mov	sp, r7
 80006c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006cc:	4770      	bx	lr
	...

080006d0 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80006d0:	b480      	push	{r7}
 80006d2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80006d4:	4b05      	ldr	r3, [pc, #20]	@ (80006ec <LL_RCC_HSI_Enable+0x1c>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	4a04      	ldr	r2, [pc, #16]	@ (80006ec <LL_RCC_HSI_Enable+0x1c>)
 80006da:	f043 0301 	orr.w	r3, r3, #1
 80006de:	6013      	str	r3, [r2, #0]
}
 80006e0:	bf00      	nop
 80006e2:	46bd      	mov	sp, r7
 80006e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e8:	4770      	bx	lr
 80006ea:	bf00      	nop
 80006ec:	40023800 	.word	0x40023800

080006f0 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80006f0:	b480      	push	{r7}
 80006f2:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 80006f4:	4b06      	ldr	r3, [pc, #24]	@ (8000710 <LL_RCC_HSI_IsReady+0x20>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	f003 0302 	and.w	r3, r3, #2
 80006fc:	2b02      	cmp	r3, #2
 80006fe:	bf0c      	ite	eq
 8000700:	2301      	moveq	r3, #1
 8000702:	2300      	movne	r3, #0
 8000704:	b2db      	uxtb	r3, r3
}
 8000706:	4618      	mov	r0, r3
 8000708:	46bd      	mov	sp, r7
 800070a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070e:	4770      	bx	lr
 8000710:	40023800 	.word	0x40023800

08000714 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 31
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8000714:	b480      	push	{r7}
 8000716:	b083      	sub	sp, #12
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 800071c:	4b07      	ldr	r3, [pc, #28]	@ (800073c <LL_RCC_HSI_SetCalibTrimming+0x28>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	00db      	lsls	r3, r3, #3
 8000728:	4904      	ldr	r1, [pc, #16]	@ (800073c <LL_RCC_HSI_SetCalibTrimming+0x28>)
 800072a:	4313      	orrs	r3, r2
 800072c:	600b      	str	r3, [r1, #0]
}
 800072e:	bf00      	nop
 8000730:	370c      	adds	r7, #12
 8000732:	46bd      	mov	sp, r7
 8000734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000738:	4770      	bx	lr
 800073a:	bf00      	nop
 800073c:	40023800 	.word	0x40023800

08000740 <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000740:	b480      	push	{r7}
 8000742:	b083      	sub	sp, #12
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000748:	4b06      	ldr	r3, [pc, #24]	@ (8000764 <LL_RCC_SetSysClkSource+0x24>)
 800074a:	689b      	ldr	r3, [r3, #8]
 800074c:	f023 0203 	bic.w	r2, r3, #3
 8000750:	4904      	ldr	r1, [pc, #16]	@ (8000764 <LL_RCC_SetSysClkSource+0x24>)
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	4313      	orrs	r3, r2
 8000756:	608b      	str	r3, [r1, #8]
}
 8000758:	bf00      	nop
 800075a:	370c      	adds	r7, #12
 800075c:	46bd      	mov	sp, r7
 800075e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000762:	4770      	bx	lr
 8000764:	40023800 	.word	0x40023800

08000768 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000768:	b480      	push	{r7}
 800076a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800076c:	4b04      	ldr	r3, [pc, #16]	@ (8000780 <LL_RCC_GetSysClkSource+0x18>)
 800076e:	689b      	ldr	r3, [r3, #8]
 8000770:	f003 030c 	and.w	r3, r3, #12
}
 8000774:	4618      	mov	r0, r3
 8000776:	46bd      	mov	sp, r7
 8000778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077c:	4770      	bx	lr
 800077e:	bf00      	nop
 8000780:	40023800 	.word	0x40023800

08000784 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000784:	b480      	push	{r7}
 8000786:	b083      	sub	sp, #12
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800078c:	4b06      	ldr	r3, [pc, #24]	@ (80007a8 <LL_RCC_SetAHBPrescaler+0x24>)
 800078e:	689b      	ldr	r3, [r3, #8]
 8000790:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000794:	4904      	ldr	r1, [pc, #16]	@ (80007a8 <LL_RCC_SetAHBPrescaler+0x24>)
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	4313      	orrs	r3, r2
 800079a:	608b      	str	r3, [r1, #8]
}
 800079c:	bf00      	nop
 800079e:	370c      	adds	r7, #12
 80007a0:	46bd      	mov	sp, r7
 80007a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a6:	4770      	bx	lr
 80007a8:	40023800 	.word	0x40023800

080007ac <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80007ac:	b480      	push	{r7}
 80007ae:	b083      	sub	sp, #12
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80007b4:	4b06      	ldr	r3, [pc, #24]	@ (80007d0 <LL_RCC_SetAPB1Prescaler+0x24>)
 80007b6:	689b      	ldr	r3, [r3, #8]
 80007b8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80007bc:	4904      	ldr	r1, [pc, #16]	@ (80007d0 <LL_RCC_SetAPB1Prescaler+0x24>)
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	4313      	orrs	r3, r2
 80007c2:	608b      	str	r3, [r1, #8]
}
 80007c4:	bf00      	nop
 80007c6:	370c      	adds	r7, #12
 80007c8:	46bd      	mov	sp, r7
 80007ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ce:	4770      	bx	lr
 80007d0:	40023800 	.word	0x40023800

080007d4 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80007d4:	b480      	push	{r7}
 80007d6:	b083      	sub	sp, #12
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80007dc:	4b06      	ldr	r3, [pc, #24]	@ (80007f8 <LL_RCC_SetAPB2Prescaler+0x24>)
 80007de:	689b      	ldr	r3, [r3, #8]
 80007e0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80007e4:	4904      	ldr	r1, [pc, #16]	@ (80007f8 <LL_RCC_SetAPB2Prescaler+0x24>)
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	4313      	orrs	r3, r2
 80007ea:	608b      	str	r3, [r1, #8]
}
 80007ec:	bf00      	nop
 80007ee:	370c      	adds	r7, #12
 80007f0:	46bd      	mov	sp, r7
 80007f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f6:	4770      	bx	lr
 80007f8:	40023800 	.word	0x40023800

080007fc <LL_RCC_SetTIMPrescaler>:
  *         @arg @ref LL_RCC_TIM_PRESCALER_TWICE
  *         @arg @ref LL_RCC_TIM_PRESCALER_FOUR_TIMES
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetTIMPrescaler(uint32_t Prescaler)
{
 80007fc:	b480      	push	{r7}
 80007fe:	b083      	sub	sp, #12
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_TIMPRE, Prescaler);
 8000804:	4b07      	ldr	r3, [pc, #28]	@ (8000824 <LL_RCC_SetTIMPrescaler+0x28>)
 8000806:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800080a:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800080e:	4905      	ldr	r1, [pc, #20]	@ (8000824 <LL_RCC_SetTIMPrescaler+0x28>)
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	4313      	orrs	r3, r2
 8000814:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
}
 8000818:	bf00      	nop
 800081a:	370c      	adds	r7, #12
 800081c:	46bd      	mov	sp, r7
 800081e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000822:	4770      	bx	lr
 8000824:	40023800 	.word	0x40023800

08000828 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800082c:	4b05      	ldr	r3, [pc, #20]	@ (8000844 <LL_RCC_PLL_Enable+0x1c>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	4a04      	ldr	r2, [pc, #16]	@ (8000844 <LL_RCC_PLL_Enable+0x1c>)
 8000832:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000836:	6013      	str	r3, [r2, #0]
}
 8000838:	bf00      	nop
 800083a:	46bd      	mov	sp, r7
 800083c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop
 8000844:	40023800 	.word	0x40023800

08000848 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8000848:	b480      	push	{r7}
 800084a:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 800084c:	4b07      	ldr	r3, [pc, #28]	@ (800086c <LL_RCC_PLL_IsReady+0x24>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000854:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8000858:	bf0c      	ite	eq
 800085a:	2301      	moveq	r3, #1
 800085c:	2300      	movne	r3, #0
 800085e:	b2db      	uxtb	r3, r3
}
 8000860:	4618      	mov	r0, r3
 8000862:	46bd      	mov	sp, r7
 8000864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000868:	4770      	bx	lr
 800086a:	bf00      	nop
 800086c:	40023800 	.word	0x40023800

08000870 <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
 8000870:	b480      	push	{r7}
 8000872:	b085      	sub	sp, #20
 8000874:	af00      	add	r7, sp, #0
 8000876:	60f8      	str	r0, [r7, #12]
 8000878:	60b9      	str	r1, [r7, #8]
 800087a:	607a      	str	r2, [r7, #4]
 800087c:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 800087e:	4b0d      	ldr	r3, [pc, #52]	@ (80008b4 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8000880:	685a      	ldr	r2, [r3, #4]
 8000882:	4b0d      	ldr	r3, [pc, #52]	@ (80008b8 <LL_RCC_PLL_ConfigDomain_SYS+0x48>)
 8000884:	4013      	ands	r3, r2
 8000886:	68f9      	ldr	r1, [r7, #12]
 8000888:	68ba      	ldr	r2, [r7, #8]
 800088a:	4311      	orrs	r1, r2
 800088c:	687a      	ldr	r2, [r7, #4]
 800088e:	0192      	lsls	r2, r2, #6
 8000890:	430a      	orrs	r2, r1
 8000892:	4908      	ldr	r1, [pc, #32]	@ (80008b4 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8000894:	4313      	orrs	r3, r2
 8000896:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 8000898:	4b06      	ldr	r3, [pc, #24]	@ (80008b4 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 800089a:	685b      	ldr	r3, [r3, #4]
 800089c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80008a0:	4904      	ldr	r1, [pc, #16]	@ (80008b4 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80008a2:	683b      	ldr	r3, [r7, #0]
 80008a4:	4313      	orrs	r3, r2
 80008a6:	604b      	str	r3, [r1, #4]
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
#endif /* RCC_PLLR_SYSCLK_SUPPORT */
}
 80008a8:	bf00      	nop
 80008aa:	3714      	adds	r7, #20
 80008ac:	46bd      	mov	sp, r7
 80008ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b2:	4770      	bx	lr
 80008b4:	40023800 	.word	0x40023800
 80008b8:	ffbf8000 	.word	0xffbf8000

080008bc <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80008bc:	b480      	push	{r7}
 80008be:	b085      	sub	sp, #20
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80008c4:	4b08      	ldr	r3, [pc, #32]	@ (80008e8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80008c6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80008c8:	4907      	ldr	r1, [pc, #28]	@ (80008e8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	4313      	orrs	r3, r2
 80008ce:	630b      	str	r3, [r1, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80008d0:	4b05      	ldr	r3, [pc, #20]	@ (80008e8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80008d2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	4013      	ands	r3, r2
 80008d8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80008da:	68fb      	ldr	r3, [r7, #12]
}
 80008dc:	bf00      	nop
 80008de:	3714      	adds	r7, #20
 80008e0:	46bd      	mov	sp, r7
 80008e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e6:	4770      	bx	lr
 80008e8:	40023800 	.word	0x40023800

080008ec <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80008ec:	b480      	push	{r7}
 80008ee:	b085      	sub	sp, #20
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80008f4:	4b08      	ldr	r3, [pc, #32]	@ (8000918 <LL_APB1_GRP1_EnableClock+0x2c>)
 80008f6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80008f8:	4907      	ldr	r1, [pc, #28]	@ (8000918 <LL_APB1_GRP1_EnableClock+0x2c>)
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	4313      	orrs	r3, r2
 80008fe:	640b      	str	r3, [r1, #64]	@ 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000900:	4b05      	ldr	r3, [pc, #20]	@ (8000918 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000902:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	4013      	ands	r3, r2
 8000908:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800090a:	68fb      	ldr	r3, [r7, #12]
}
 800090c:	bf00      	nop
 800090e:	3714      	adds	r7, #20
 8000910:	46bd      	mov	sp, r7
 8000912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000916:	4770      	bx	lr
 8000918:	40023800 	.word	0x40023800

0800091c <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 800091c:	b480      	push	{r7}
 800091e:	b087      	sub	sp, #28
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
 8000924:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 8000926:	4a17      	ldr	r2, [pc, #92]	@ (8000984 <LL_SYSCFG_SetEXTISource+0x68>)
 8000928:	683b      	ldr	r3, [r7, #0]
 800092a:	b2db      	uxtb	r3, r3
 800092c:	3302      	adds	r3, #2
 800092e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000932:	683b      	ldr	r3, [r7, #0]
 8000934:	0c1b      	lsrs	r3, r3, #16
 8000936:	43db      	mvns	r3, r3
 8000938:	ea02 0103 	and.w	r1, r2, r3
 800093c:	683b      	ldr	r3, [r7, #0]
 800093e:	0c1b      	lsrs	r3, r3, #16
 8000940:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000942:	693b      	ldr	r3, [r7, #16]
 8000944:	fa93 f3a3 	rbit	r3, r3
 8000948:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800094e:	697b      	ldr	r3, [r7, #20]
 8000950:	2b00      	cmp	r3, #0
 8000952:	d101      	bne.n	8000958 <LL_SYSCFG_SetEXTISource+0x3c>
  {
    return 32U;
 8000954:	2320      	movs	r3, #32
 8000956:	e003      	b.n	8000960 <LL_SYSCFG_SetEXTISource+0x44>
  }
  return __builtin_clz(value);
 8000958:	697b      	ldr	r3, [r7, #20]
 800095a:	fab3 f383 	clz	r3, r3
 800095e:	b2db      	uxtb	r3, r3
 8000960:	461a      	mov	r2, r3
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	fa03 f202 	lsl.w	r2, r3, r2
 8000968:	4806      	ldr	r0, [pc, #24]	@ (8000984 <LL_SYSCFG_SetEXTISource+0x68>)
 800096a:	683b      	ldr	r3, [r7, #0]
 800096c:	b2db      	uxtb	r3, r3
 800096e:	430a      	orrs	r2, r1
 8000970:	3302      	adds	r3, #2
 8000972:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8000976:	bf00      	nop
 8000978:	371c      	adds	r7, #28
 800097a:	46bd      	mov	sp, r7
 800097c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000980:	4770      	bx	lr
 8000982:	bf00      	nop
 8000984:	40013800 	.word	0x40013800

08000988 <LL_DBGMCU_APB1_GRP1_FreezePeriph>:
  *         
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_APB1_GRP1_FreezePeriph(uint32_t Periphs)
{
 8000988:	b480      	push	{r7}
 800098a:	b083      	sub	sp, #12
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
  SET_BIT(DBGMCU->APB1FZ, Periphs);
 8000990:	4b05      	ldr	r3, [pc, #20]	@ (80009a8 <LL_DBGMCU_APB1_GRP1_FreezePeriph+0x20>)
 8000992:	689a      	ldr	r2, [r3, #8]
 8000994:	4904      	ldr	r1, [pc, #16]	@ (80009a8 <LL_DBGMCU_APB1_GRP1_FreezePeriph+0x20>)
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	4313      	orrs	r3, r2
 800099a:	608b      	str	r3, [r1, #8]
}
 800099c:	bf00      	nop
 800099e:	370c      	adds	r7, #12
 80009a0:	46bd      	mov	sp, r7
 80009a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a6:	4770      	bx	lr
 80009a8:	e0042000 	.word	0xe0042000

080009ac <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80009ac:	b480      	push	{r7}
 80009ae:	b083      	sub	sp, #12
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80009b4:	4b06      	ldr	r3, [pc, #24]	@ (80009d0 <LL_FLASH_SetLatency+0x24>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	f023 0207 	bic.w	r2, r3, #7
 80009bc:	4904      	ldr	r1, [pc, #16]	@ (80009d0 <LL_FLASH_SetLatency+0x24>)
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	4313      	orrs	r3, r2
 80009c2:	600b      	str	r3, [r1, #0]
}
 80009c4:	bf00      	nop
 80009c6:	370c      	adds	r7, #12
 80009c8:	46bd      	mov	sp, r7
 80009ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ce:	4770      	bx	lr
 80009d0:	40023c00 	.word	0x40023c00

080009d4 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80009d4:	b480      	push	{r7}
 80009d6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80009d8:	4b04      	ldr	r3, [pc, #16]	@ (80009ec <LL_FLASH_GetLatency+0x18>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	f003 0307 	and.w	r3, r3, #7
}
 80009e0:	4618      	mov	r0, r3
 80009e2:	46bd      	mov	sp, r7
 80009e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e8:	4770      	bx	lr
 80009ea:	bf00      	nop
 80009ec:	40023c00 	.word	0x40023c00

080009f0 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 80009f0:	b480      	push	{r7}
 80009f2:	b083      	sub	sp, #12
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 80009f8:	4b06      	ldr	r3, [pc, #24]	@ (8000a14 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8000a00:	4904      	ldr	r1, [pc, #16]	@ (8000a14 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	4313      	orrs	r3, r2
 8000a06:	600b      	str	r3, [r1, #0]
}
 8000a08:	bf00      	nop
 8000a0a:	370c      	adds	r7, #12
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a12:	4770      	bx	lr
 8000a14:	40007000 	.word	0x40007000

08000a18 <LL_PWR_IsActiveFlag_VOS>:
  * @brief  Indicate whether the Regulator is ready in the selected voltage range or if its output voltage is still changing to the required voltage level
  * @rmtoll CSR   VOS       LL_PWR_IsActiveFlag_VOS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	af00      	add	r7, sp, #0
  return (READ_BIT(PWR->CSR, LL_PWR_CSR_VOS) == (LL_PWR_CSR_VOS));
 8000a1c:	4b07      	ldr	r3, [pc, #28]	@ (8000a3c <LL_PWR_IsActiveFlag_VOS+0x24>)
 8000a1e:	685b      	ldr	r3, [r3, #4]
 8000a20:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a24:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8000a28:	bf0c      	ite	eq
 8000a2a:	2301      	moveq	r3, #1
 8000a2c:	2300      	movne	r3, #0
 8000a2e:	b2db      	uxtb	r3, r3
}
 8000a30:	4618      	mov	r0, r3
 8000a32:	46bd      	mov	sp, r7
 8000a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a38:	4770      	bx	lr
 8000a3a:	bf00      	nop
 8000a3c:	40007000 	.word	0x40007000

08000a40 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 8000a40:	b480      	push	{r7}
 8000a42:	b083      	sub	sp, #12
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	601a      	str	r2, [r3, #0]
}
 8000a54:	bf00      	nop
 8000a56:	370c      	adds	r7, #12
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5e:	4770      	bx	lr

08000a60 <LL_TIM_IC_SetActiveInput>:
  *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
  *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICActiveInput)
{
 8000a60:	b480      	push	{r7}
 8000a62:	b087      	sub	sp, #28
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	60f8      	str	r0, [r7, #12]
 8000a68:	60b9      	str	r1, [r7, #8]
 8000a6a:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000a6c:	68bb      	ldr	r3, [r7, #8]
 8000a6e:	2b01      	cmp	r3, #1
 8000a70:	d01c      	beq.n	8000aac <LL_TIM_IC_SetActiveInput+0x4c>
 8000a72:	68bb      	ldr	r3, [r7, #8]
 8000a74:	2b04      	cmp	r3, #4
 8000a76:	d017      	beq.n	8000aa8 <LL_TIM_IC_SetActiveInput+0x48>
 8000a78:	68bb      	ldr	r3, [r7, #8]
 8000a7a:	2b10      	cmp	r3, #16
 8000a7c:	d012      	beq.n	8000aa4 <LL_TIM_IC_SetActiveInput+0x44>
 8000a7e:	68bb      	ldr	r3, [r7, #8]
 8000a80:	2b40      	cmp	r3, #64	@ 0x40
 8000a82:	d00d      	beq.n	8000aa0 <LL_TIM_IC_SetActiveInput+0x40>
 8000a84:	68bb      	ldr	r3, [r7, #8]
 8000a86:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000a8a:	d007      	beq.n	8000a9c <LL_TIM_IC_SetActiveInput+0x3c>
 8000a8c:	68bb      	ldr	r3, [r7, #8]
 8000a8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000a92:	d101      	bne.n	8000a98 <LL_TIM_IC_SetActiveInput+0x38>
 8000a94:	2305      	movs	r3, #5
 8000a96:	e00a      	b.n	8000aae <LL_TIM_IC_SetActiveInput+0x4e>
 8000a98:	2306      	movs	r3, #6
 8000a9a:	e008      	b.n	8000aae <LL_TIM_IC_SetActiveInput+0x4e>
 8000a9c:	2304      	movs	r3, #4
 8000a9e:	e006      	b.n	8000aae <LL_TIM_IC_SetActiveInput+0x4e>
 8000aa0:	2303      	movs	r3, #3
 8000aa2:	e004      	b.n	8000aae <LL_TIM_IC_SetActiveInput+0x4e>
 8000aa4:	2302      	movs	r3, #2
 8000aa6:	e002      	b.n	8000aae <LL_TIM_IC_SetActiveInput+0x4e>
 8000aa8:	2301      	movs	r3, #1
 8000aaa:	e000      	b.n	8000aae <LL_TIM_IC_SetActiveInput+0x4e>
 8000aac:	2300      	movs	r3, #0
 8000aae:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	3318      	adds	r3, #24
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	7dfb      	ldrb	r3, [r7, #23]
 8000ab8:	4a0e      	ldr	r2, [pc, #56]	@ (8000af4 <LL_TIM_IC_SetActiveInput+0x94>)
 8000aba:	5cd3      	ldrb	r3, [r2, r3]
 8000abc:	440b      	add	r3, r1
 8000abe:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8000ac0:	693b      	ldr	r3, [r7, #16]
 8000ac2:	681a      	ldr	r2, [r3, #0]
 8000ac4:	7dfb      	ldrb	r3, [r7, #23]
 8000ac6:	490c      	ldr	r1, [pc, #48]	@ (8000af8 <LL_TIM_IC_SetActiveInput+0x98>)
 8000ac8:	5ccb      	ldrb	r3, [r1, r3]
 8000aca:	4619      	mov	r1, r3
 8000acc:	2303      	movs	r3, #3
 8000ace:	408b      	lsls	r3, r1
 8000ad0:	43db      	mvns	r3, r3
 8000ad2:	401a      	ands	r2, r3
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	0c1b      	lsrs	r3, r3, #16
 8000ad8:	7df9      	ldrb	r1, [r7, #23]
 8000ada:	4807      	ldr	r0, [pc, #28]	@ (8000af8 <LL_TIM_IC_SetActiveInput+0x98>)
 8000adc:	5c41      	ldrb	r1, [r0, r1]
 8000ade:	408b      	lsls	r3, r1
 8000ae0:	431a      	orrs	r2, r3
 8000ae2:	693b      	ldr	r3, [r7, #16]
 8000ae4:	601a      	str	r2, [r3, #0]
}
 8000ae6:	bf00      	nop
 8000ae8:	371c      	adds	r7, #28
 8000aea:	46bd      	mov	sp, r7
 8000aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af0:	4770      	bx	lr
 8000af2:	bf00      	nop
 8000af4:	08003450 	.word	0x08003450
 8000af8:	08003458 	.word	0x08003458

08000afc <LL_TIM_IC_SetPrescaler>:
  *         @arg @ref LL_TIM_ICPSC_DIV4
  *         @arg @ref LL_TIM_ICPSC_DIV8
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPrescaler)
{
 8000afc:	b480      	push	{r7}
 8000afe:	b087      	sub	sp, #28
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	60f8      	str	r0, [r7, #12]
 8000b04:	60b9      	str	r1, [r7, #8]
 8000b06:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000b08:	68bb      	ldr	r3, [r7, #8]
 8000b0a:	2b01      	cmp	r3, #1
 8000b0c:	d01c      	beq.n	8000b48 <LL_TIM_IC_SetPrescaler+0x4c>
 8000b0e:	68bb      	ldr	r3, [r7, #8]
 8000b10:	2b04      	cmp	r3, #4
 8000b12:	d017      	beq.n	8000b44 <LL_TIM_IC_SetPrescaler+0x48>
 8000b14:	68bb      	ldr	r3, [r7, #8]
 8000b16:	2b10      	cmp	r3, #16
 8000b18:	d012      	beq.n	8000b40 <LL_TIM_IC_SetPrescaler+0x44>
 8000b1a:	68bb      	ldr	r3, [r7, #8]
 8000b1c:	2b40      	cmp	r3, #64	@ 0x40
 8000b1e:	d00d      	beq.n	8000b3c <LL_TIM_IC_SetPrescaler+0x40>
 8000b20:	68bb      	ldr	r3, [r7, #8]
 8000b22:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000b26:	d007      	beq.n	8000b38 <LL_TIM_IC_SetPrescaler+0x3c>
 8000b28:	68bb      	ldr	r3, [r7, #8]
 8000b2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000b2e:	d101      	bne.n	8000b34 <LL_TIM_IC_SetPrescaler+0x38>
 8000b30:	2305      	movs	r3, #5
 8000b32:	e00a      	b.n	8000b4a <LL_TIM_IC_SetPrescaler+0x4e>
 8000b34:	2306      	movs	r3, #6
 8000b36:	e008      	b.n	8000b4a <LL_TIM_IC_SetPrescaler+0x4e>
 8000b38:	2304      	movs	r3, #4
 8000b3a:	e006      	b.n	8000b4a <LL_TIM_IC_SetPrescaler+0x4e>
 8000b3c:	2303      	movs	r3, #3
 8000b3e:	e004      	b.n	8000b4a <LL_TIM_IC_SetPrescaler+0x4e>
 8000b40:	2302      	movs	r3, #2
 8000b42:	e002      	b.n	8000b4a <LL_TIM_IC_SetPrescaler+0x4e>
 8000b44:	2301      	movs	r3, #1
 8000b46:	e000      	b.n	8000b4a <LL_TIM_IC_SetPrescaler+0x4e>
 8000b48:	2300      	movs	r3, #0
 8000b4a:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000b4c:	68fb      	ldr	r3, [r7, #12]
 8000b4e:	3318      	adds	r3, #24
 8000b50:	4619      	mov	r1, r3
 8000b52:	7dfb      	ldrb	r3, [r7, #23]
 8000b54:	4a0e      	ldr	r2, [pc, #56]	@ (8000b90 <LL_TIM_IC_SetPrescaler+0x94>)
 8000b56:	5cd3      	ldrb	r3, [r2, r3]
 8000b58:	440b      	add	r3, r1
 8000b5a:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8000b5c:	693b      	ldr	r3, [r7, #16]
 8000b5e:	681a      	ldr	r2, [r3, #0]
 8000b60:	7dfb      	ldrb	r3, [r7, #23]
 8000b62:	490c      	ldr	r1, [pc, #48]	@ (8000b94 <LL_TIM_IC_SetPrescaler+0x98>)
 8000b64:	5ccb      	ldrb	r3, [r1, r3]
 8000b66:	4619      	mov	r1, r3
 8000b68:	230c      	movs	r3, #12
 8000b6a:	408b      	lsls	r3, r1
 8000b6c:	43db      	mvns	r3, r3
 8000b6e:	401a      	ands	r2, r3
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	0c1b      	lsrs	r3, r3, #16
 8000b74:	7df9      	ldrb	r1, [r7, #23]
 8000b76:	4807      	ldr	r0, [pc, #28]	@ (8000b94 <LL_TIM_IC_SetPrescaler+0x98>)
 8000b78:	5c41      	ldrb	r1, [r0, r1]
 8000b7a:	408b      	lsls	r3, r1
 8000b7c:	431a      	orrs	r2, r3
 8000b7e:	693b      	ldr	r3, [r7, #16]
 8000b80:	601a      	str	r2, [r3, #0]
}
 8000b82:	bf00      	nop
 8000b84:	371c      	adds	r7, #28
 8000b86:	46bd      	mov	sp, r7
 8000b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop
 8000b90:	08003450 	.word	0x08003450
 8000b94:	08003458 	.word	0x08003458

08000b98 <LL_TIM_IC_SetFilter>:
  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetFilter(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	b087      	sub	sp, #28
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	60f8      	str	r0, [r7, #12]
 8000ba0:	60b9      	str	r1, [r7, #8]
 8000ba2:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000ba4:	68bb      	ldr	r3, [r7, #8]
 8000ba6:	2b01      	cmp	r3, #1
 8000ba8:	d01c      	beq.n	8000be4 <LL_TIM_IC_SetFilter+0x4c>
 8000baa:	68bb      	ldr	r3, [r7, #8]
 8000bac:	2b04      	cmp	r3, #4
 8000bae:	d017      	beq.n	8000be0 <LL_TIM_IC_SetFilter+0x48>
 8000bb0:	68bb      	ldr	r3, [r7, #8]
 8000bb2:	2b10      	cmp	r3, #16
 8000bb4:	d012      	beq.n	8000bdc <LL_TIM_IC_SetFilter+0x44>
 8000bb6:	68bb      	ldr	r3, [r7, #8]
 8000bb8:	2b40      	cmp	r3, #64	@ 0x40
 8000bba:	d00d      	beq.n	8000bd8 <LL_TIM_IC_SetFilter+0x40>
 8000bbc:	68bb      	ldr	r3, [r7, #8]
 8000bbe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000bc2:	d007      	beq.n	8000bd4 <LL_TIM_IC_SetFilter+0x3c>
 8000bc4:	68bb      	ldr	r3, [r7, #8]
 8000bc6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000bca:	d101      	bne.n	8000bd0 <LL_TIM_IC_SetFilter+0x38>
 8000bcc:	2305      	movs	r3, #5
 8000bce:	e00a      	b.n	8000be6 <LL_TIM_IC_SetFilter+0x4e>
 8000bd0:	2306      	movs	r3, #6
 8000bd2:	e008      	b.n	8000be6 <LL_TIM_IC_SetFilter+0x4e>
 8000bd4:	2304      	movs	r3, #4
 8000bd6:	e006      	b.n	8000be6 <LL_TIM_IC_SetFilter+0x4e>
 8000bd8:	2303      	movs	r3, #3
 8000bda:	e004      	b.n	8000be6 <LL_TIM_IC_SetFilter+0x4e>
 8000bdc:	2302      	movs	r3, #2
 8000bde:	e002      	b.n	8000be6 <LL_TIM_IC_SetFilter+0x4e>
 8000be0:	2301      	movs	r3, #1
 8000be2:	e000      	b.n	8000be6 <LL_TIM_IC_SetFilter+0x4e>
 8000be4:	2300      	movs	r3, #0
 8000be6:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000be8:	68fb      	ldr	r3, [r7, #12]
 8000bea:	3318      	adds	r3, #24
 8000bec:	4619      	mov	r1, r3
 8000bee:	7dfb      	ldrb	r3, [r7, #23]
 8000bf0:	4a0e      	ldr	r2, [pc, #56]	@ (8000c2c <LL_TIM_IC_SetFilter+0x94>)
 8000bf2:	5cd3      	ldrb	r3, [r2, r3]
 8000bf4:	440b      	add	r3, r1
 8000bf6:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8000bf8:	693b      	ldr	r3, [r7, #16]
 8000bfa:	681a      	ldr	r2, [r3, #0]
 8000bfc:	7dfb      	ldrb	r3, [r7, #23]
 8000bfe:	490c      	ldr	r1, [pc, #48]	@ (8000c30 <LL_TIM_IC_SetFilter+0x98>)
 8000c00:	5ccb      	ldrb	r3, [r1, r3]
 8000c02:	4619      	mov	r1, r3
 8000c04:	23f0      	movs	r3, #240	@ 0xf0
 8000c06:	408b      	lsls	r3, r1
 8000c08:	43db      	mvns	r3, r3
 8000c0a:	401a      	ands	r2, r3
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	0c1b      	lsrs	r3, r3, #16
 8000c10:	7df9      	ldrb	r1, [r7, #23]
 8000c12:	4807      	ldr	r0, [pc, #28]	@ (8000c30 <LL_TIM_IC_SetFilter+0x98>)
 8000c14:	5c41      	ldrb	r1, [r0, r1]
 8000c16:	408b      	lsls	r3, r1
 8000c18:	431a      	orrs	r2, r3
 8000c1a:	693b      	ldr	r3, [r7, #16]
 8000c1c:	601a      	str	r2, [r3, #0]
}
 8000c1e:	bf00      	nop
 8000c20:	371c      	adds	r7, #28
 8000c22:	46bd      	mov	sp, r7
 8000c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop
 8000c2c:	08003450 	.word	0x08003450
 8000c30:	08003458 	.word	0x08003458

08000c34 <LL_TIM_IC_SetPolarity>:
  *         @arg @ref LL_TIM_IC_POLARITY_FALLING
  *         @arg @ref LL_TIM_IC_POLARITY_BOTHEDGE
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity)
{
 8000c34:	b480      	push	{r7}
 8000c36:	b087      	sub	sp, #28
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	60f8      	str	r0, [r7, #12]
 8000c3c:	60b9      	str	r1, [r7, #8]
 8000c3e:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000c40:	68bb      	ldr	r3, [r7, #8]
 8000c42:	2b01      	cmp	r3, #1
 8000c44:	d01c      	beq.n	8000c80 <LL_TIM_IC_SetPolarity+0x4c>
 8000c46:	68bb      	ldr	r3, [r7, #8]
 8000c48:	2b04      	cmp	r3, #4
 8000c4a:	d017      	beq.n	8000c7c <LL_TIM_IC_SetPolarity+0x48>
 8000c4c:	68bb      	ldr	r3, [r7, #8]
 8000c4e:	2b10      	cmp	r3, #16
 8000c50:	d012      	beq.n	8000c78 <LL_TIM_IC_SetPolarity+0x44>
 8000c52:	68bb      	ldr	r3, [r7, #8]
 8000c54:	2b40      	cmp	r3, #64	@ 0x40
 8000c56:	d00d      	beq.n	8000c74 <LL_TIM_IC_SetPolarity+0x40>
 8000c58:	68bb      	ldr	r3, [r7, #8]
 8000c5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000c5e:	d007      	beq.n	8000c70 <LL_TIM_IC_SetPolarity+0x3c>
 8000c60:	68bb      	ldr	r3, [r7, #8]
 8000c62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000c66:	d101      	bne.n	8000c6c <LL_TIM_IC_SetPolarity+0x38>
 8000c68:	2305      	movs	r3, #5
 8000c6a:	e00a      	b.n	8000c82 <LL_TIM_IC_SetPolarity+0x4e>
 8000c6c:	2306      	movs	r3, #6
 8000c6e:	e008      	b.n	8000c82 <LL_TIM_IC_SetPolarity+0x4e>
 8000c70:	2304      	movs	r3, #4
 8000c72:	e006      	b.n	8000c82 <LL_TIM_IC_SetPolarity+0x4e>
 8000c74:	2303      	movs	r3, #3
 8000c76:	e004      	b.n	8000c82 <LL_TIM_IC_SetPolarity+0x4e>
 8000c78:	2302      	movs	r3, #2
 8000c7a:	e002      	b.n	8000c82 <LL_TIM_IC_SetPolarity+0x4e>
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	e000      	b.n	8000c82 <LL_TIM_IC_SetPolarity+0x4e>
 8000c80:	2300      	movs	r3, #0
 8000c82:	75fb      	strb	r3, [r7, #23]
  MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
 8000c84:	68fb      	ldr	r3, [r7, #12]
 8000c86:	6a1a      	ldr	r2, [r3, #32]
 8000c88:	7dfb      	ldrb	r3, [r7, #23]
 8000c8a:	490b      	ldr	r1, [pc, #44]	@ (8000cb8 <LL_TIM_IC_SetPolarity+0x84>)
 8000c8c:	5ccb      	ldrb	r3, [r1, r3]
 8000c8e:	4619      	mov	r1, r3
 8000c90:	230a      	movs	r3, #10
 8000c92:	408b      	lsls	r3, r1
 8000c94:	43db      	mvns	r3, r3
 8000c96:	401a      	ands	r2, r3
 8000c98:	7dfb      	ldrb	r3, [r7, #23]
 8000c9a:	4907      	ldr	r1, [pc, #28]	@ (8000cb8 <LL_TIM_IC_SetPolarity+0x84>)
 8000c9c:	5ccb      	ldrb	r3, [r1, r3]
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	408b      	lsls	r3, r1
 8000ca4:	431a      	orrs	r2, r3
 8000ca6:	68fb      	ldr	r3, [r7, #12]
 8000ca8:	621a      	str	r2, [r3, #32]
             ICPolarity << SHIFT_TAB_CCxP[iChannel]);
}
 8000caa:	bf00      	nop
 8000cac:	371c      	adds	r7, #28
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop
 8000cb8:	08003460 	.word	0x08003460

08000cbc <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	b083      	sub	sp, #12
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
 8000cc4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	689b      	ldr	r3, [r3, #8]
 8000cca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000cce:	f023 0307 	bic.w	r3, r3, #7
 8000cd2:	683a      	ldr	r2, [r7, #0]
 8000cd4:	431a      	orrs	r2, r3
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	609a      	str	r2, [r3, #8]
}
 8000cda:	bf00      	nop
 8000cdc:	370c      	adds	r7, #12
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce4:	4770      	bx	lr

08000ce6 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8000ce6:	b480      	push	{r7}
 8000ce8:	b083      	sub	sp, #12
 8000cea:	af00      	add	r7, sp, #0
 8000cec:	6078      	str	r0, [r7, #4]
 8000cee:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	685b      	ldr	r3, [r3, #4]
 8000cf4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8000cf8:	683b      	ldr	r3, [r7, #0]
 8000cfa:	431a      	orrs	r2, r3
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	605a      	str	r2, [r3, #4]
}
 8000d00:	bf00      	nop
 8000d02:	370c      	adds	r7, #12
 8000d04:	46bd      	mov	sp, r7
 8000d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0a:	4770      	bx	lr

08000d0c <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b083      	sub	sp, #12
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	689b      	ldr	r3, [r3, #8]
 8000d18:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	609a      	str	r2, [r3, #8]
}
 8000d20:	bf00      	nop
 8000d22:	370c      	adds	r7, #12
 8000d24:	46bd      	mov	sp, r7
 8000d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2a:	4770      	bx	lr

08000d2c <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	b08b      	sub	sp, #44	@ 0x2c
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	60f8      	str	r0, [r7, #12]
 8000d34:	60b9      	str	r1, [r7, #8]
 8000d36:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	681a      	ldr	r2, [r3, #0]
 8000d3c:	68bb      	ldr	r3, [r7, #8]
 8000d3e:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d40:	697b      	ldr	r3, [r7, #20]
 8000d42:	fa93 f3a3 	rbit	r3, r3
 8000d46:	613b      	str	r3, [r7, #16]
  return result;
 8000d48:	693b      	ldr	r3, [r7, #16]
 8000d4a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8000d4c:	69bb      	ldr	r3, [r7, #24]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d101      	bne.n	8000d56 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8000d52:	2320      	movs	r3, #32
 8000d54:	e003      	b.n	8000d5e <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8000d56:	69bb      	ldr	r3, [r7, #24]
 8000d58:	fab3 f383 	clz	r3, r3
 8000d5c:	b2db      	uxtb	r3, r3
 8000d5e:	005b      	lsls	r3, r3, #1
 8000d60:	2103      	movs	r1, #3
 8000d62:	fa01 f303 	lsl.w	r3, r1, r3
 8000d66:	43db      	mvns	r3, r3
 8000d68:	401a      	ands	r2, r3
 8000d6a:	68bb      	ldr	r3, [r7, #8]
 8000d6c:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d6e:	6a3b      	ldr	r3, [r7, #32]
 8000d70:	fa93 f3a3 	rbit	r3, r3
 8000d74:	61fb      	str	r3, [r7, #28]
  return result;
 8000d76:	69fb      	ldr	r3, [r7, #28]
 8000d78:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8000d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d101      	bne.n	8000d84 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8000d80:	2320      	movs	r3, #32
 8000d82:	e003      	b.n	8000d8c <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8000d84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d86:	fab3 f383 	clz	r3, r3
 8000d8a:	b2db      	uxtb	r3, r3
 8000d8c:	005b      	lsls	r3, r3, #1
 8000d8e:	6879      	ldr	r1, [r7, #4]
 8000d90:	fa01 f303 	lsl.w	r3, r1, r3
 8000d94:	431a      	orrs	r2, r3
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	601a      	str	r2, [r3, #0]
}
 8000d9a:	bf00      	nop
 8000d9c:	372c      	adds	r7, #44	@ 0x2c
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da4:	4770      	bx	lr

08000da6 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8000da6:	b480      	push	{r7}
 8000da8:	b08b      	sub	sp, #44	@ 0x2c
 8000daa:	af00      	add	r7, sp, #0
 8000dac:	60f8      	str	r0, [r7, #12]
 8000dae:	60b9      	str	r1, [r7, #8]
 8000db0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	68da      	ldr	r2, [r3, #12]
 8000db6:	68bb      	ldr	r3, [r7, #8]
 8000db8:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dba:	697b      	ldr	r3, [r7, #20]
 8000dbc:	fa93 f3a3 	rbit	r3, r3
 8000dc0:	613b      	str	r3, [r7, #16]
  return result;
 8000dc2:	693b      	ldr	r3, [r7, #16]
 8000dc4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8000dc6:	69bb      	ldr	r3, [r7, #24]
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d101      	bne.n	8000dd0 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8000dcc:	2320      	movs	r3, #32
 8000dce:	e003      	b.n	8000dd8 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8000dd0:	69bb      	ldr	r3, [r7, #24]
 8000dd2:	fab3 f383 	clz	r3, r3
 8000dd6:	b2db      	uxtb	r3, r3
 8000dd8:	005b      	lsls	r3, r3, #1
 8000dda:	2103      	movs	r1, #3
 8000ddc:	fa01 f303 	lsl.w	r3, r1, r3
 8000de0:	43db      	mvns	r3, r3
 8000de2:	401a      	ands	r2, r3
 8000de4:	68bb      	ldr	r3, [r7, #8]
 8000de6:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000de8:	6a3b      	ldr	r3, [r7, #32]
 8000dea:	fa93 f3a3 	rbit	r3, r3
 8000dee:	61fb      	str	r3, [r7, #28]
  return result;
 8000df0:	69fb      	ldr	r3, [r7, #28]
 8000df2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8000df4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d101      	bne.n	8000dfe <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8000dfa:	2320      	movs	r3, #32
 8000dfc:	e003      	b.n	8000e06 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8000dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e00:	fab3 f383 	clz	r3, r3
 8000e04:	b2db      	uxtb	r3, r3
 8000e06:	005b      	lsls	r3, r3, #1
 8000e08:	6879      	ldr	r1, [r7, #4]
 8000e0a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e0e:	431a      	orrs	r2, r3
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	60da      	str	r2, [r3, #12]
}
 8000e14:	bf00      	nop
 8000e16:	372c      	adds	r7, #44	@ 0x2c
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1e:	4770      	bx	lr

08000e20 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000e20:	b480      	push	{r7}
 8000e22:	b083      	sub	sp, #12
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
 8000e28:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8000e2a:	683b      	ldr	r3, [r7, #0]
 8000e2c:	041a      	lsls	r2, r3, #16
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	619a      	str	r2, [r3, #24]
}
 8000e32:	bf00      	nop
 8000e34:	370c      	adds	r7, #12
 8000e36:	46bd      	mov	sp, r7
 8000e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3c:	4770      	bx	lr
	...

08000e40 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b094      	sub	sp, #80	@ 0x50
 8000e44:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000e46:	f000 fb7b 	bl	8001540 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000e4a:	f000 f865 	bl	8000f18 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000e4e:	f000 f957 	bl	8001100 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8000e52:	f000 f92b 	bl	80010ac <MX_USART2_UART_Init>
	MX_TIM3_Init();
 8000e56:	f000 f8b5 	bl	8000fc4 <MX_TIM3_Init>
	/* USER CODE BEGIN 2 */

	// ---- START TIM3 configuration ----
	LL_TIM_WriteReg(TIM3, PSC, 99);	// Prescaler value
 8000e5a:	4b28      	ldr	r3, [pc, #160]	@ (8000efc <main+0xbc>)
 8000e5c:	2263      	movs	r2, #99	@ 0x63
 8000e5e:	629a      	str	r2, [r3, #40]	@ 0x28
	LL_TIM_WriteReg(TIM3, ARR, 0xFFFF);	// ARR value
 8000e60:	4b26      	ldr	r3, [pc, #152]	@ (8000efc <main+0xbc>)
 8000e62:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000e66:	62da      	str	r2, [r3, #44]	@ 0x2c
	LL_TIM_WriteReg(TIM3, DIER, LL_TIM_ReadReg(TIM3,DIER) | 0b011);	// Enable interrupt for CC1 and UIF
 8000e68:	4b24      	ldr	r3, [pc, #144]	@ (8000efc <main+0xbc>)
 8000e6a:	68db      	ldr	r3, [r3, #12]
 8000e6c:	4a23      	ldr	r2, [pc, #140]	@ (8000efc <main+0xbc>)
 8000e6e:	f043 0303 	orr.w	r3, r3, #3
 8000e72:	60d3      	str	r3, [r2, #12]
	LL_TIM_WriteReg(TIM3, CCER, LL_TIM_ReadReg(TIM3, CCER) | 0x01); // Enable CC1
 8000e74:	4b21      	ldr	r3, [pc, #132]	@ (8000efc <main+0xbc>)
 8000e76:	6a1b      	ldr	r3, [r3, #32]
 8000e78:	4a20      	ldr	r2, [pc, #128]	@ (8000efc <main+0xbc>)
 8000e7a:	f043 0301 	orr.w	r3, r3, #1
 8000e7e:	6213      	str	r3, [r2, #32]
	LL_TIM_WriteReg(TIM3, CNT, 0x0000); // Clear CNT
 8000e80:	4b1e      	ldr	r3, [pc, #120]	@ (8000efc <main+0xbc>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	625a      	str	r2, [r3, #36]	@ 0x24
	// ---- END TIM3 configuration ----

	LL_TIM_WriteReg(TIM3, CR1, LL_TIM_ReadReg(TIM3,CR1) | 0x01); // Enable TIM3
 8000e86:	4b1d      	ldr	r3, [pc, #116]	@ (8000efc <main+0xbc>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	4a1c      	ldr	r2, [pc, #112]	@ (8000efc <main+0xbc>)
 8000e8c:	f043 0301 	orr.w	r3, r3, #1
 8000e90:	6013      	str	r3, [r2, #0]
	LL_DBGMCU_APB1_GRP1_FreezePeriph(LL_DBGMCU_APB1_GRP1_TIM3_STOP);
 8000e92:	2002      	movs	r0, #2
 8000e94:	f7ff fd78 	bl	8000988 <LL_DBGMCU_APB1_GRP1_FreezePeriph>

	int i = 0;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	647b      	str	r3, [r7, #68]	@ 0x44
	const float timFreq = (84000000 / 100);
 8000e9c:	4b18      	ldr	r3, [pc, #96]	@ (8000f00 <main+0xc0>)
 8000e9e:	643b      	str	r3, [r7, #64]	@ 0x40
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		volatile int frequency = timFreq / period;
 8000ea0:	4b18      	ldr	r3, [pc, #96]	@ (8000f04 <main+0xc4>)
 8000ea2:	881b      	ldrh	r3, [r3, #0]
 8000ea4:	b29b      	uxth	r3, r3
 8000ea6:	ee07 3a90 	vmov	s15, r3
 8000eaa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000eae:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 8000eb2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000eb6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000eba:	ee17 3a90 	vmov	r3, s15
 8000ebe:	63fb      	str	r3, [r7, #60]	@ 0x3c
		volatile int dutyCycleMain = dutyCycle;
 8000ec0:	4b11      	ldr	r3, [pc, #68]	@ (8000f08 <main+0xc8>)
 8000ec2:	edd3 7a00 	vldr	s15, [r3]
 8000ec6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000eca:	ee17 3a90 	vmov	r3, s15
 8000ece:	63bb      	str	r3, [r7, #56]	@ 0x38
		char buffer[50];
		snprintf(buffer, sizeof(buffer), "Period: %d\tDC: %d \n\n", frequency,
 8000ed0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000ed2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000ed4:	1d38      	adds	r0, r7, #4
 8000ed6:	9300      	str	r3, [sp, #0]
 8000ed8:	4613      	mov	r3, r2
 8000eda:	4a0c      	ldr	r2, [pc, #48]	@ (8000f0c <main+0xcc>)
 8000edc:	2132      	movs	r1, #50	@ 0x32
 8000ede:	f001 fdf3 	bl	8002ac8 <sniprintf>
				dutyCycleMain);
		HAL_UART_Transmit(&huart2, (uint8_t*) buffer, strlen(buffer), 100000);
 8000ee2:	1d3b      	adds	r3, r7, #4
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f7ff f97b 	bl	80001e0 <strlen>
 8000eea:	4603      	mov	r3, r0
 8000eec:	b29a      	uxth	r2, r3
 8000eee:	1d39      	adds	r1, r7, #4
 8000ef0:	4b07      	ldr	r3, [pc, #28]	@ (8000f10 <main+0xd0>)
 8000ef2:	4808      	ldr	r0, [pc, #32]	@ (8000f14 <main+0xd4>)
 8000ef4:	f000 fe84 	bl	8001c00 <HAL_UART_Transmit>
	while (1) {
 8000ef8:	bf00      	nop
 8000efa:	e7d1      	b.n	8000ea0 <main+0x60>
 8000efc:	40000400 	.word	0x40000400
 8000f00:	494d1400 	.word	0x494d1400
 8000f04:	200000c0 	.word	0x200000c0
 8000f08:	200000c4 	.word	0x200000c4
 8000f0c:	08003438 	.word	0x08003438
 8000f10:	000186a0 	.word	0x000186a0
 8000f14:	20000078 	.word	0x20000078

08000f18 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
	LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
 8000f1c:	2002      	movs	r0, #2
 8000f1e:	f7ff fd45 	bl	80009ac <LL_FLASH_SetLatency>
	while (LL_FLASH_GetLatency() != LL_FLASH_LATENCY_2) {
 8000f22:	bf00      	nop
 8000f24:	f7ff fd56 	bl	80009d4 <LL_FLASH_GetLatency>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	2b02      	cmp	r3, #2
 8000f2c:	d1fa      	bne.n	8000f24 <SystemClock_Config+0xc>
	}
	LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE2);
 8000f2e:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8000f32:	f7ff fd5d 	bl	80009f0 <LL_PWR_SetRegulVoltageScaling>
	LL_RCC_HSI_SetCalibTrimming(16);
 8000f36:	2010      	movs	r0, #16
 8000f38:	f7ff fbec 	bl	8000714 <LL_RCC_HSI_SetCalibTrimming>
	LL_RCC_HSI_Enable();
 8000f3c:	f7ff fbc8 	bl	80006d0 <LL_RCC_HSI_Enable>

	/* Wait till HSI is ready */
	while (LL_RCC_HSI_IsReady() != 1) {
 8000f40:	bf00      	nop
 8000f42:	f7ff fbd5 	bl	80006f0 <LL_RCC_HSI_IsReady>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b01      	cmp	r3, #1
 8000f4a:	d1fa      	bne.n	8000f42 <SystemClock_Config+0x2a>

	}
	LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_16, 336,
 8000f4c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f50:	f44f 72a8 	mov.w	r2, #336	@ 0x150
 8000f54:	2110      	movs	r1, #16
 8000f56:	2000      	movs	r0, #0
 8000f58:	f7ff fc8a 	bl	8000870 <LL_RCC_PLL_ConfigDomain_SYS>
			LL_RCC_PLLP_DIV_4);
	LL_RCC_PLL_Enable();
 8000f5c:	f7ff fc64 	bl	8000828 <LL_RCC_PLL_Enable>

	/* Wait till PLL is ready */
	while (LL_RCC_PLL_IsReady() != 1) {
 8000f60:	bf00      	nop
 8000f62:	f7ff fc71 	bl	8000848 <LL_RCC_PLL_IsReady>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2b01      	cmp	r3, #1
 8000f6a:	d1fa      	bne.n	8000f62 <SystemClock_Config+0x4a>

	}
	while (LL_PWR_IsActiveFlag_VOS() == 0) {
 8000f6c:	bf00      	nop
 8000f6e:	f7ff fd53 	bl	8000a18 <LL_PWR_IsActiveFlag_VOS>
 8000f72:	4603      	mov	r3, r0
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d0fa      	beq.n	8000f6e <SystemClock_Config+0x56>
	}
	LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000f78:	2000      	movs	r0, #0
 8000f7a:	f7ff fc03 	bl	8000784 <LL_RCC_SetAHBPrescaler>
	LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 8000f7e:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8000f82:	f7ff fc13 	bl	80007ac <LL_RCC_SetAPB1Prescaler>
	LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8000f86:	2000      	movs	r0, #0
 8000f88:	f7ff fc24 	bl	80007d4 <LL_RCC_SetAPB2Prescaler>
	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8000f8c:	2002      	movs	r0, #2
 8000f8e:	f7ff fbd7 	bl	8000740 <LL_RCC_SetSysClkSource>

	/* Wait till System clock is ready */
	while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) {
 8000f92:	bf00      	nop
 8000f94:	f7ff fbe8 	bl	8000768 <LL_RCC_GetSysClkSource>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b08      	cmp	r3, #8
 8000f9c:	d1fa      	bne.n	8000f94 <SystemClock_Config+0x7c>

	}
	LL_SetSystemCoreClock(84000000);
 8000f9e:	4808      	ldr	r0, [pc, #32]	@ (8000fc0 <SystemClock_Config+0xa8>)
 8000fa0:	f001 fd82 	bl	8002aa8 <LL_SetSystemCoreClock>

	/* Update the time base */
	if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK) {
 8000fa4:	2000      	movs	r0, #0
 8000fa6:	f000 faed 	bl	8001584 <HAL_InitTick>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d001      	beq.n	8000fb4 <SystemClock_Config+0x9c>
		Error_Handler();
 8000fb0:	f000 f8fe 	bl	80011b0 <Error_Handler>
	}
	LL_RCC_SetTIMPrescaler(LL_RCC_TIM_PRESCALER_TWICE);
 8000fb4:	2000      	movs	r0, #0
 8000fb6:	f7ff fc21 	bl	80007fc <LL_RCC_SetTIMPrescaler>
}
 8000fba:	bf00      	nop
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	0501bd00 	.word	0x0501bd00

08000fc4 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b08c      	sub	sp, #48	@ 0x30
 8000fc8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	LL_TIM_InitTypeDef TIM_InitStruct = { 0 };
 8000fca:	f107 031c 	add.w	r3, r7, #28
 8000fce:	2200      	movs	r2, #0
 8000fd0:	601a      	str	r2, [r3, #0]
 8000fd2:	605a      	str	r2, [r3, #4]
 8000fd4:	609a      	str	r2, [r3, #8]
 8000fd6:	60da      	str	r2, [r3, #12]
 8000fd8:	611a      	str	r2, [r3, #16]

	LL_GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000fda:	1d3b      	adds	r3, r7, #4
 8000fdc:	2200      	movs	r2, #0
 8000fde:	601a      	str	r2, [r3, #0]
 8000fe0:	605a      	str	r2, [r3, #4]
 8000fe2:	609a      	str	r2, [r3, #8]
 8000fe4:	60da      	str	r2, [r3, #12]
 8000fe6:	611a      	str	r2, [r3, #16]
 8000fe8:	615a      	str	r2, [r3, #20]

	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8000fea:	2002      	movs	r0, #2
 8000fec:	f7ff fc7e 	bl	80008ec <LL_APB1_GRP1_EnableClock>

	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000ff0:	2001      	movs	r0, #1
 8000ff2:	f7ff fc63 	bl	80008bc <LL_AHB1_GRP1_EnableClock>
	/**TIM3 GPIO Configuration
	 PA6   ------> TIM3_CH1
	 */
	GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8000ff6:	2340      	movs	r3, #64	@ 0x40
 8000ff8:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000ffa:	2302      	movs	r3, #2
 8000ffc:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000ffe:	2300      	movs	r3, #0
 8001000:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001002:	2300      	movs	r3, #0
 8001004:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001006:	2300      	movs	r3, #0
 8001008:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 800100a:	2302      	movs	r3, #2
 800100c:	61bb      	str	r3, [r7, #24]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800100e:	1d3b      	adds	r3, r7, #4
 8001010:	4619      	mov	r1, r3
 8001012:	4824      	ldr	r0, [pc, #144]	@ (80010a4 <MX_TIM3_Init+0xe0>)
 8001014:	f001 fc12 	bl	800283c <LL_GPIO_Init>

	/* TIM3 interrupt Init */
	NVIC_SetPriority(TIM3_IRQn,
 8001018:	f7ff fad0 	bl	80005bc <__NVIC_GetPriorityGrouping>
 800101c:	4603      	mov	r3, r0
 800101e:	2200      	movs	r2, #0
 8001020:	2100      	movs	r1, #0
 8001022:	4618      	mov	r0, r3
 8001024:	f7ff fb20 	bl	8000668 <NVIC_EncodePriority>
 8001028:	4603      	mov	r3, r0
 800102a:	4619      	mov	r1, r3
 800102c:	201d      	movs	r0, #29
 800102e:	f7ff faf1 	bl	8000614 <__NVIC_SetPriority>
			NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 0, 0));
	NVIC_EnableIRQ(TIM3_IRQn);
 8001032:	201d      	movs	r0, #29
 8001034:	f7ff fad0 	bl	80005d8 <__NVIC_EnableIRQ>

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	TIM_InitStruct.Prescaler = 0;
 8001038:	2300      	movs	r3, #0
 800103a:	83bb      	strh	r3, [r7, #28]
	TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800103c:	2300      	movs	r3, #0
 800103e:	623b      	str	r3, [r7, #32]
	TIM_InitStruct.Autoreload = 65535;
 8001040:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001044:	627b      	str	r3, [r7, #36]	@ 0x24
	TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001046:	2300      	movs	r3, #0
 8001048:	62bb      	str	r3, [r7, #40]	@ 0x28
	LL_TIM_Init(TIM3, &TIM_InitStruct);
 800104a:	f107 031c 	add.w	r3, r7, #28
 800104e:	4619      	mov	r1, r3
 8001050:	4815      	ldr	r0, [pc, #84]	@ (80010a8 <MX_TIM3_Init+0xe4>)
 8001052:	f001 fcaf 	bl	80029b4 <LL_TIM_Init>
	LL_TIM_DisableARRPreload(TIM3);
 8001056:	4814      	ldr	r0, [pc, #80]	@ (80010a8 <MX_TIM3_Init+0xe4>)
 8001058:	f7ff fcf2 	bl	8000a40 <LL_TIM_DisableARRPreload>
	LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 800105c:	2100      	movs	r1, #0
 800105e:	4812      	ldr	r0, [pc, #72]	@ (80010a8 <MX_TIM3_Init+0xe4>)
 8001060:	f7ff fe2c 	bl	8000cbc <LL_TIM_SetClockSource>
	LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8001064:	2100      	movs	r1, #0
 8001066:	4810      	ldr	r0, [pc, #64]	@ (80010a8 <MX_TIM3_Init+0xe4>)
 8001068:	f7ff fe3d 	bl	8000ce6 <LL_TIM_SetTriggerOutput>
	LL_TIM_DisableMasterSlaveMode(TIM3);
 800106c:	480e      	ldr	r0, [pc, #56]	@ (80010a8 <MX_TIM3_Init+0xe4>)
 800106e:	f7ff fe4d 	bl	8000d0c <LL_TIM_DisableMasterSlaveMode>
	LL_TIM_IC_SetActiveInput(TIM3, LL_TIM_CHANNEL_CH1,
 8001072:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001076:	2101      	movs	r1, #1
 8001078:	480b      	ldr	r0, [pc, #44]	@ (80010a8 <MX_TIM3_Init+0xe4>)
 800107a:	f7ff fcf1 	bl	8000a60 <LL_TIM_IC_SetActiveInput>
			LL_TIM_ACTIVEINPUT_DIRECTTI);
	LL_TIM_IC_SetPrescaler(TIM3, LL_TIM_CHANNEL_CH1, LL_TIM_ICPSC_DIV1);
 800107e:	2200      	movs	r2, #0
 8001080:	2101      	movs	r1, #1
 8001082:	4809      	ldr	r0, [pc, #36]	@ (80010a8 <MX_TIM3_Init+0xe4>)
 8001084:	f7ff fd3a 	bl	8000afc <LL_TIM_IC_SetPrescaler>
	LL_TIM_IC_SetFilter(TIM3, LL_TIM_CHANNEL_CH1, LL_TIM_IC_FILTER_FDIV1);
 8001088:	2200      	movs	r2, #0
 800108a:	2101      	movs	r1, #1
 800108c:	4806      	ldr	r0, [pc, #24]	@ (80010a8 <MX_TIM3_Init+0xe4>)
 800108e:	f7ff fd83 	bl	8000b98 <LL_TIM_IC_SetFilter>
	LL_TIM_IC_SetPolarity(TIM3, LL_TIM_CHANNEL_CH1,
 8001092:	220a      	movs	r2, #10
 8001094:	2101      	movs	r1, #1
 8001096:	4804      	ldr	r0, [pc, #16]	@ (80010a8 <MX_TIM3_Init+0xe4>)
 8001098:	f7ff fdcc 	bl	8000c34 <LL_TIM_IC_SetPolarity>
			LL_TIM_IC_POLARITY_BOTHEDGE);
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 800109c:	bf00      	nop
 800109e:	3730      	adds	r7, #48	@ 0x30
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	40020000 	.word	0x40020000
 80010a8:	40000400 	.word	0x40000400

080010ac <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 80010b0:	4b11      	ldr	r3, [pc, #68]	@ (80010f8 <MX_USART2_UART_Init+0x4c>)
 80010b2:	4a12      	ldr	r2, [pc, #72]	@ (80010fc <MX_USART2_UART_Init+0x50>)
 80010b4:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 80010b6:	4b10      	ldr	r3, [pc, #64]	@ (80010f8 <MX_USART2_UART_Init+0x4c>)
 80010b8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80010bc:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80010be:	4b0e      	ldr	r3, [pc, #56]	@ (80010f8 <MX_USART2_UART_Init+0x4c>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80010c4:	4b0c      	ldr	r3, [pc, #48]	@ (80010f8 <MX_USART2_UART_Init+0x4c>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80010ca:	4b0b      	ldr	r3, [pc, #44]	@ (80010f8 <MX_USART2_UART_Init+0x4c>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80010d0:	4b09      	ldr	r3, [pc, #36]	@ (80010f8 <MX_USART2_UART_Init+0x4c>)
 80010d2:	220c      	movs	r2, #12
 80010d4:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010d6:	4b08      	ldr	r3, [pc, #32]	@ (80010f8 <MX_USART2_UART_Init+0x4c>)
 80010d8:	2200      	movs	r2, #0
 80010da:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010dc:	4b06      	ldr	r3, [pc, #24]	@ (80010f8 <MX_USART2_UART_Init+0x4c>)
 80010de:	2200      	movs	r2, #0
 80010e0:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 80010e2:	4805      	ldr	r0, [pc, #20]	@ (80010f8 <MX_USART2_UART_Init+0x4c>)
 80010e4:	f000 fd3c 	bl	8001b60 <HAL_UART_Init>
 80010e8:	4603      	mov	r3, r0
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d001      	beq.n	80010f2 <MX_USART2_UART_Init+0x46>
		Error_Handler();
 80010ee:	f000 f85f 	bl	80011b0 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 80010f2:	bf00      	nop
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	20000078 	.word	0x20000078
 80010fc:	40004400 	.word	0x40004400

08001100 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001100:	b580      	push	{r7, lr}
 8001102:	b088      	sub	sp, #32
 8001104:	af00      	add	r7, sp, #0
	LL_EXTI_InitTypeDef EXTI_InitStruct = { 0 };
 8001106:	f107 0318 	add.w	r3, r7, #24
 800110a:	2200      	movs	r2, #0
 800110c:	601a      	str	r2, [r3, #0]
 800110e:	605a      	str	r2, [r3, #4]
	LL_GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001110:	463b      	mov	r3, r7
 8001112:	2200      	movs	r2, #0
 8001114:	601a      	str	r2, [r3, #0]
 8001116:	605a      	str	r2, [r3, #4]
 8001118:	609a      	str	r2, [r3, #8]
 800111a:	60da      	str	r2, [r3, #12]
 800111c:	611a      	str	r2, [r3, #16]
 800111e:	615a      	str	r2, [r3, #20]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001120:	2004      	movs	r0, #4
 8001122:	f7ff fbcb 	bl	80008bc <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8001126:	2080      	movs	r0, #128	@ 0x80
 8001128:	f7ff fbc8 	bl	80008bc <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800112c:	2001      	movs	r0, #1
 800112e:	f7ff fbc5 	bl	80008bc <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001132:	2002      	movs	r0, #2
 8001134:	f7ff fbc2 	bl	80008bc <LL_AHB1_GRP1_EnableClock>

	/**/
	LL_GPIO_ResetOutputPin(LD2_GPIO_Port, LD2_Pin);
 8001138:	2120      	movs	r1, #32
 800113a:	481a      	ldr	r0, [pc, #104]	@ (80011a4 <MX_GPIO_Init+0xa4>)
 800113c:	f7ff fe70 	bl	8000e20 <LL_GPIO_ResetOutputPin>

	/**/
	LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 8001140:	4919      	ldr	r1, [pc, #100]	@ (80011a8 <MX_GPIO_Init+0xa8>)
 8001142:	2002      	movs	r0, #2
 8001144:	f7ff fbea 	bl	800091c <LL_SYSCFG_SetEXTISource>

	/**/
	EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 8001148:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800114c:	61bb      	str	r3, [r7, #24]
	EXTI_InitStruct.LineCommand = ENABLE;
 800114e:	2301      	movs	r3, #1
 8001150:	773b      	strb	r3, [r7, #28]
	EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8001152:	2300      	movs	r3, #0
 8001154:	777b      	strb	r3, [r7, #29]
	EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8001156:	2302      	movs	r3, #2
 8001158:	77bb      	strb	r3, [r7, #30]
	LL_EXTI_Init(&EXTI_InitStruct);
 800115a:	f107 0318 	add.w	r3, r7, #24
 800115e:	4618      	mov	r0, r3
 8001160:	f001 f9a2 	bl	80024a8 <LL_EXTI_Init>

	/**/
	LL_GPIO_SetPinPull(B1_GPIO_Port, B1_Pin, LL_GPIO_PULL_NO);
 8001164:	2200      	movs	r2, #0
 8001166:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800116a:	4810      	ldr	r0, [pc, #64]	@ (80011ac <MX_GPIO_Init+0xac>)
 800116c:	f7ff fe1b 	bl	8000da6 <LL_GPIO_SetPinPull>

	/**/
	LL_GPIO_SetPinMode(B1_GPIO_Port, B1_Pin, LL_GPIO_MODE_INPUT);
 8001170:	2200      	movs	r2, #0
 8001172:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001176:	480d      	ldr	r0, [pc, #52]	@ (80011ac <MX_GPIO_Init+0xac>)
 8001178:	f7ff fdd8 	bl	8000d2c <LL_GPIO_SetPinMode>

	/**/
	GPIO_InitStruct.Pin = LD2_Pin;
 800117c:	2320      	movs	r3, #32
 800117e:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001180:	2301      	movs	r3, #1
 8001182:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001184:	2300      	movs	r3, #0
 8001186:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001188:	2300      	movs	r3, #0
 800118a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800118c:	2300      	movs	r3, #0
 800118e:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001190:	463b      	mov	r3, r7
 8001192:	4619      	mov	r1, r3
 8001194:	4803      	ldr	r0, [pc, #12]	@ (80011a4 <MX_GPIO_Init+0xa4>)
 8001196:	f001 fb51 	bl	800283c <LL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 800119a:	bf00      	nop
 800119c:	3720      	adds	r7, #32
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	40020000 	.word	0x40020000
 80011a8:	00f00003 	.word	0x00f00003
 80011ac:	40020800 	.word	0x40020800

080011b0 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011b4:	b672      	cpsid	i
}
 80011b6:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80011b8:	bf00      	nop
 80011ba:	e7fd      	b.n	80011b8 <Error_Handler+0x8>

080011bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011c2:	2300      	movs	r3, #0
 80011c4:	607b      	str	r3, [r7, #4]
 80011c6:	4b10      	ldr	r3, [pc, #64]	@ (8001208 <HAL_MspInit+0x4c>)
 80011c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011ca:	4a0f      	ldr	r2, [pc, #60]	@ (8001208 <HAL_MspInit+0x4c>)
 80011cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80011d2:	4b0d      	ldr	r3, [pc, #52]	@ (8001208 <HAL_MspInit+0x4c>)
 80011d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011da:	607b      	str	r3, [r7, #4]
 80011dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011de:	2300      	movs	r3, #0
 80011e0:	603b      	str	r3, [r7, #0]
 80011e2:	4b09      	ldr	r3, [pc, #36]	@ (8001208 <HAL_MspInit+0x4c>)
 80011e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011e6:	4a08      	ldr	r2, [pc, #32]	@ (8001208 <HAL_MspInit+0x4c>)
 80011e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80011ee:	4b06      	ldr	r3, [pc, #24]	@ (8001208 <HAL_MspInit+0x4c>)
 80011f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011f6:	603b      	str	r3, [r7, #0]
 80011f8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_1);
 80011fa:	2006      	movs	r0, #6
 80011fc:	f000 fac4 	bl	8001788 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001200:	bf00      	nop
 8001202:	3708      	adds	r7, #8
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	40023800 	.word	0x40023800

0800120c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b08a      	sub	sp, #40	@ 0x28
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001214:	f107 0314 	add.w	r3, r7, #20
 8001218:	2200      	movs	r2, #0
 800121a:	601a      	str	r2, [r3, #0]
 800121c:	605a      	str	r2, [r3, #4]
 800121e:	609a      	str	r2, [r3, #8]
 8001220:	60da      	str	r2, [r3, #12]
 8001222:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	4a19      	ldr	r2, [pc, #100]	@ (8001290 <HAL_UART_MspInit+0x84>)
 800122a:	4293      	cmp	r3, r2
 800122c:	d12b      	bne.n	8001286 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800122e:	2300      	movs	r3, #0
 8001230:	613b      	str	r3, [r7, #16]
 8001232:	4b18      	ldr	r3, [pc, #96]	@ (8001294 <HAL_UART_MspInit+0x88>)
 8001234:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001236:	4a17      	ldr	r2, [pc, #92]	@ (8001294 <HAL_UART_MspInit+0x88>)
 8001238:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800123c:	6413      	str	r3, [r2, #64]	@ 0x40
 800123e:	4b15      	ldr	r3, [pc, #84]	@ (8001294 <HAL_UART_MspInit+0x88>)
 8001240:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001242:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001246:	613b      	str	r3, [r7, #16]
 8001248:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800124a:	2300      	movs	r3, #0
 800124c:	60fb      	str	r3, [r7, #12]
 800124e:	4b11      	ldr	r3, [pc, #68]	@ (8001294 <HAL_UART_MspInit+0x88>)
 8001250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001252:	4a10      	ldr	r2, [pc, #64]	@ (8001294 <HAL_UART_MspInit+0x88>)
 8001254:	f043 0301 	orr.w	r3, r3, #1
 8001258:	6313      	str	r3, [r2, #48]	@ 0x30
 800125a:	4b0e      	ldr	r3, [pc, #56]	@ (8001294 <HAL_UART_MspInit+0x88>)
 800125c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125e:	f003 0301 	and.w	r3, r3, #1
 8001262:	60fb      	str	r3, [r7, #12]
 8001264:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001266:	230c      	movs	r3, #12
 8001268:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800126a:	2302      	movs	r3, #2
 800126c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126e:	2300      	movs	r3, #0
 8001270:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001272:	2300      	movs	r3, #0
 8001274:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001276:	2307      	movs	r3, #7
 8001278:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800127a:	f107 0314 	add.w	r3, r7, #20
 800127e:	4619      	mov	r1, r3
 8001280:	4805      	ldr	r0, [pc, #20]	@ (8001298 <HAL_UART_MspInit+0x8c>)
 8001282:	f000 fab5 	bl	80017f0 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001286:	bf00      	nop
 8001288:	3728      	adds	r7, #40	@ 0x28
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	40004400 	.word	0x40004400
 8001294:	40023800 	.word	0x40023800
 8001298:	40020000 	.word	0x40020000

0800129c <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 800129c:	b480      	push	{r7}
 800129e:	b083      	sub	sp, #12
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	f06f 0201 	mvn.w	r2, #1
 80012aa:	611a      	str	r2, [r3, #16]
}
 80012ac:	bf00      	nop
 80012ae:	370c      	adds	r7, #12
 80012b0:	46bd      	mov	sp, r7
 80012b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b6:	4770      	bx	lr

080012b8 <LL_TIM_IsActiveFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(const TIM_TypeDef *TIMx)
{
 80012b8:	b480      	push	{r7}
 80012ba:	b083      	sub	sp, #12
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	691b      	ldr	r3, [r3, #16]
 80012c4:	f003 0301 	and.w	r3, r3, #1
 80012c8:	2b01      	cmp	r3, #1
 80012ca:	d101      	bne.n	80012d0 <LL_TIM_IsActiveFlag_UPDATE+0x18>
 80012cc:	2301      	movs	r3, #1
 80012ce:	e000      	b.n	80012d2 <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 80012d0:	2300      	movs	r3, #0
}
 80012d2:	4618      	mov	r0, r3
 80012d4:	370c      	adds	r7, #12
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr

080012de <LL_TIM_ClearFlag_CC1>:
  * @rmtoll SR           CC1IF         LL_TIM_ClearFlag_CC1
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC1(TIM_TypeDef *TIMx)
{
 80012de:	b480      	push	{r7}
 80012e0:	b083      	sub	sp, #12
 80012e2:	af00      	add	r7, sp, #0
 80012e4:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	f06f 0202 	mvn.w	r2, #2
 80012ec:	611a      	str	r2, [r3, #16]
}
 80012ee:	bf00      	nop
 80012f0:	370c      	adds	r7, #12
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr

080012fa <LL_TIM_IsActiveFlag_CC1>:
  * @rmtoll SR           CC1IF         LL_TIM_IsActiveFlag_CC1
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1(const TIM_TypeDef *TIMx)
{
 80012fa:	b480      	push	{r7}
 80012fc:	b083      	sub	sp, #12
 80012fe:	af00      	add	r7, sp, #0
 8001300:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	691b      	ldr	r3, [r3, #16]
 8001306:	f003 0302 	and.w	r3, r3, #2
 800130a:	2b02      	cmp	r3, #2
 800130c:	d101      	bne.n	8001312 <LL_TIM_IsActiveFlag_CC1+0x18>
 800130e:	2301      	movs	r3, #1
 8001310:	e000      	b.n	8001314 <LL_TIM_IsActiveFlag_CC1+0x1a>
 8001312:	2300      	movs	r3, #0
}
 8001314:	4618      	mov	r0, r3
 8001316:	370c      	adds	r7, #12
 8001318:	46bd      	mov	sp, r7
 800131a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131e:	4770      	bx	lr

08001320 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001320:	b480      	push	{r7}
 8001322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8001324:	bf00      	nop
 8001326:	e7fd      	b.n	8001324 <NMI_Handler+0x4>

08001328 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001328:	b480      	push	{r7}
 800132a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800132c:	bf00      	nop
 800132e:	e7fd      	b.n	800132c <HardFault_Handler+0x4>

08001330 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001334:	bf00      	nop
 8001336:	e7fd      	b.n	8001334 <MemManage_Handler+0x4>

08001338 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001338:	b480      	push	{r7}
 800133a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800133c:	bf00      	nop
 800133e:	e7fd      	b.n	800133c <BusFault_Handler+0x4>

08001340 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001344:	bf00      	nop
 8001346:	e7fd      	b.n	8001344 <UsageFault_Handler+0x4>

08001348 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800134c:	bf00      	nop
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr

08001356 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001356:	b480      	push	{r7}
 8001358:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800135a:	bf00      	nop
 800135c:	46bd      	mov	sp, r7
 800135e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001362:	4770      	bx	lr

08001364 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001364:	b480      	push	{r7}
 8001366:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001368:	bf00      	nop
 800136a:	46bd      	mov	sp, r7
 800136c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001370:	4770      	bx	lr

08001372 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001372:	b580      	push	{r7, lr}
 8001374:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001376:	f000 f935 	bl	80015e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800137a:	bf00      	nop
 800137c:	bd80      	pop	{r7, pc}
	...

08001380 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

	// Check CC1IF
	if (LL_TIM_IsActiveFlag_CC1(TIM3)) {
 8001384:	482c      	ldr	r0, [pc, #176]	@ (8001438 <TIM3_IRQHandler+0xb8>)
 8001386:	f7ff ffb8 	bl	80012fa <LL_TIM_IsActiveFlag_CC1>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d02d      	beq.n	80013ec <TIM3_IRQHandler+0x6c>
		LL_TIM_ClearFlag_CC1(TIM3);  // Clear capture flag
 8001390:	4829      	ldr	r0, [pc, #164]	@ (8001438 <TIM3_IRQHandler+0xb8>)
 8001392:	f7ff ffa4 	bl	80012de <LL_TIM_ClearFlag_CC1>

		interval = LL_TIM_ReadReg(TIM3, CCR1) & 0xFFFF; // Read captured value
 8001396:	4b28      	ldr	r3, [pc, #160]	@ (8001438 <TIM3_IRQHandler+0xb8>)
 8001398:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800139a:	b29a      	uxth	r2, r3
 800139c:	4b27      	ldr	r3, [pc, #156]	@ (800143c <TIM3_IRQHandler+0xbc>)
 800139e:	801a      	strh	r2, [r3, #0]

		if ((LL_GPIO_ReadReg(GPIOA,IDR) & (1<<6)) == (1<<6)) {
 80013a0:	4b27      	ldr	r3, [pc, #156]	@ (8001440 <TIM3_IRQHandler+0xc0>)
 80013a2:	691b      	ldr	r3, [r3, #16]
 80013a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80013a8:	2b40      	cmp	r3, #64	@ 0x40
 80013aa:	d113      	bne.n	80013d4 <TIM3_IRQHandler+0x54>
			// Rising edge detected
			period = ((interval + ovf_cnt * 0xFFFF) - prevInterval);
 80013ac:	4b23      	ldr	r3, [pc, #140]	@ (800143c <TIM3_IRQHandler+0xbc>)
 80013ae:	881b      	ldrh	r3, [r3, #0]
 80013b0:	4a24      	ldr	r2, [pc, #144]	@ (8001444 <TIM3_IRQHandler+0xc4>)
 80013b2:	7812      	ldrb	r2, [r2, #0]
 80013b4:	1a9b      	subs	r3, r3, r2
 80013b6:	b29a      	uxth	r2, r3
 80013b8:	4b23      	ldr	r3, [pc, #140]	@ (8001448 <TIM3_IRQHandler+0xc8>)
 80013ba:	881b      	ldrh	r3, [r3, #0]
 80013bc:	1ad3      	subs	r3, r2, r3
 80013be:	b29a      	uxth	r2, r3
 80013c0:	4b22      	ldr	r3, [pc, #136]	@ (800144c <TIM3_IRQHandler+0xcc>)
 80013c2:	801a      	strh	r2, [r3, #0]
			prevInterval = interval;
 80013c4:	4b1d      	ldr	r3, [pc, #116]	@ (800143c <TIM3_IRQHandler+0xbc>)
 80013c6:	881a      	ldrh	r2, [r3, #0]
 80013c8:	4b1f      	ldr	r3, [pc, #124]	@ (8001448 <TIM3_IRQHandler+0xc8>)
 80013ca:	801a      	strh	r2, [r3, #0]
			ovf_cnt = 0;
 80013cc:	4b1d      	ldr	r3, [pc, #116]	@ (8001444 <TIM3_IRQHandler+0xc4>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	701a      	strb	r2, [r3, #0]
 80013d2:	e00b      	b.n	80013ec <TIM3_IRQHandler+0x6c>

		} else {
			// Falling edge detected
			highTime = (interval + ovf_cnt * 0xFFFF) - prevInterval;
 80013d4:	4b19      	ldr	r3, [pc, #100]	@ (800143c <TIM3_IRQHandler+0xbc>)
 80013d6:	881b      	ldrh	r3, [r3, #0]
 80013d8:	4a1a      	ldr	r2, [pc, #104]	@ (8001444 <TIM3_IRQHandler+0xc4>)
 80013da:	7812      	ldrb	r2, [r2, #0]
 80013dc:	1a9b      	subs	r3, r3, r2
 80013de:	b29a      	uxth	r2, r3
 80013e0:	4b19      	ldr	r3, [pc, #100]	@ (8001448 <TIM3_IRQHandler+0xc8>)
 80013e2:	881b      	ldrh	r3, [r3, #0]
 80013e4:	1ad3      	subs	r3, r2, r3
 80013e6:	b29a      	uxth	r2, r3
 80013e8:	4b19      	ldr	r3, [pc, #100]	@ (8001450 <TIM3_IRQHandler+0xd0>)
 80013ea:	801a      	strh	r2, [r3, #0]

		}
	}

	// Check if timer overflow occurred
	if (LL_TIM_IsActiveFlag_UPDATE(TIM3)) {
 80013ec:	4812      	ldr	r0, [pc, #72]	@ (8001438 <TIM3_IRQHandler+0xb8>)
 80013ee:	f7ff ff63 	bl	80012b8 <LL_TIM_IsActiveFlag_UPDATE>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d008      	beq.n	800140a <TIM3_IRQHandler+0x8a>
		ovf_cnt += 1;
 80013f8:	4b12      	ldr	r3, [pc, #72]	@ (8001444 <TIM3_IRQHandler+0xc4>)
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	3301      	adds	r3, #1
 80013fe:	b2da      	uxtb	r2, r3
 8001400:	4b10      	ldr	r3, [pc, #64]	@ (8001444 <TIM3_IRQHandler+0xc4>)
 8001402:	701a      	strb	r2, [r3, #0]
		LL_TIM_ClearFlag_UPDATE(TIM3);  // Clear overflow flag
 8001404:	480c      	ldr	r0, [pc, #48]	@ (8001438 <TIM3_IRQHandler+0xb8>)
 8001406:	f7ff ff49 	bl	800129c <LL_TIM_ClearFlag_UPDATE>
	}

	// Compute duty cycle
	dutyCycle = (float) highTime / (float) period * 100.0;
 800140a:	4b11      	ldr	r3, [pc, #68]	@ (8001450 <TIM3_IRQHandler+0xd0>)
 800140c:	881b      	ldrh	r3, [r3, #0]
 800140e:	ee07 3a90 	vmov	s15, r3
 8001412:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001416:	4b0d      	ldr	r3, [pc, #52]	@ (800144c <TIM3_IRQHandler+0xcc>)
 8001418:	881b      	ldrh	r3, [r3, #0]
 800141a:	ee07 3a90 	vmov	s15, r3
 800141e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001422:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001426:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8001454 <TIM3_IRQHandler+0xd4>
 800142a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800142e:	4b0a      	ldr	r3, [pc, #40]	@ (8001458 <TIM3_IRQHandler+0xd8>)
 8001430:	edc3 7a00 	vstr	s15, [r3]
  /* USER CODE END TIM3_IRQn 0 */
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001434:	bf00      	nop
 8001436:	bd80      	pop	{r7, pc}
 8001438:	40000400 	.word	0x40000400
 800143c:	200000ca 	.word	0x200000ca
 8001440:	40020000 	.word	0x40020000
 8001444:	200000ce 	.word	0x200000ce
 8001448:	200000c8 	.word	0x200000c8
 800144c:	200000c0 	.word	0x200000c0
 8001450:	200000cc 	.word	0x200000cc
 8001454:	42c80000 	.word	0x42c80000
 8001458:	200000c4 	.word	0x200000c4

0800145c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b086      	sub	sp, #24
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001464:	4a14      	ldr	r2, [pc, #80]	@ (80014b8 <_sbrk+0x5c>)
 8001466:	4b15      	ldr	r3, [pc, #84]	@ (80014bc <_sbrk+0x60>)
 8001468:	1ad3      	subs	r3, r2, r3
 800146a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800146c:	697b      	ldr	r3, [r7, #20]
 800146e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001470:	4b13      	ldr	r3, [pc, #76]	@ (80014c0 <_sbrk+0x64>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d102      	bne.n	800147e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001478:	4b11      	ldr	r3, [pc, #68]	@ (80014c0 <_sbrk+0x64>)
 800147a:	4a12      	ldr	r2, [pc, #72]	@ (80014c4 <_sbrk+0x68>)
 800147c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800147e:	4b10      	ldr	r3, [pc, #64]	@ (80014c0 <_sbrk+0x64>)
 8001480:	681a      	ldr	r2, [r3, #0]
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	4413      	add	r3, r2
 8001486:	693a      	ldr	r2, [r7, #16]
 8001488:	429a      	cmp	r2, r3
 800148a:	d207      	bcs.n	800149c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800148c:	f001 fb52 	bl	8002b34 <__errno>
 8001490:	4603      	mov	r3, r0
 8001492:	220c      	movs	r2, #12
 8001494:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001496:	f04f 33ff 	mov.w	r3, #4294967295
 800149a:	e009      	b.n	80014b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800149c:	4b08      	ldr	r3, [pc, #32]	@ (80014c0 <_sbrk+0x64>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014a2:	4b07      	ldr	r3, [pc, #28]	@ (80014c0 <_sbrk+0x64>)
 80014a4:	681a      	ldr	r2, [r3, #0]
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	4413      	add	r3, r2
 80014aa:	4a05      	ldr	r2, [pc, #20]	@ (80014c0 <_sbrk+0x64>)
 80014ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014ae:	68fb      	ldr	r3, [r7, #12]
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	3718      	adds	r7, #24
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	20018000 	.word	0x20018000
 80014bc:	00000400 	.word	0x00000400
 80014c0:	200000d0 	.word	0x200000d0
 80014c4:	20000220 	.word	0x20000220

080014c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014cc:	4b06      	ldr	r3, [pc, #24]	@ (80014e8 <SystemInit+0x20>)
 80014ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014d2:	4a05      	ldr	r2, [pc, #20]	@ (80014e8 <SystemInit+0x20>)
 80014d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80014d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014dc:	bf00      	nop
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr
 80014e6:	bf00      	nop
 80014e8:	e000ed00 	.word	0xe000ed00

080014ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80014ec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001524 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80014f0:	f7ff ffea 	bl	80014c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80014f4:	480c      	ldr	r0, [pc, #48]	@ (8001528 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80014f6:	490d      	ldr	r1, [pc, #52]	@ (800152c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80014f8:	4a0d      	ldr	r2, [pc, #52]	@ (8001530 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80014fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014fc:	e002      	b.n	8001504 <LoopCopyDataInit>

080014fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001500:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001502:	3304      	adds	r3, #4

08001504 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001504:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001506:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001508:	d3f9      	bcc.n	80014fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800150a:	4a0a      	ldr	r2, [pc, #40]	@ (8001534 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800150c:	4c0a      	ldr	r4, [pc, #40]	@ (8001538 <LoopFillZerobss+0x22>)
  movs r3, #0
 800150e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001510:	e001      	b.n	8001516 <LoopFillZerobss>

08001512 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001512:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001514:	3204      	adds	r2, #4

08001516 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001516:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001518:	d3fb      	bcc.n	8001512 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800151a:	f001 fb11 	bl	8002b40 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800151e:	f7ff fc8f 	bl	8000e40 <main>
  bx  lr    
 8001522:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001524:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001528:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800152c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001530:	080034b4 	.word	0x080034b4
  ldr r2, =_sbss
 8001534:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001538:	20000220 	.word	0x20000220

0800153c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800153c:	e7fe      	b.n	800153c <ADC_IRQHandler>
	...

08001540 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001544:	4b0e      	ldr	r3, [pc, #56]	@ (8001580 <HAL_Init+0x40>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a0d      	ldr	r2, [pc, #52]	@ (8001580 <HAL_Init+0x40>)
 800154a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800154e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001550:	4b0b      	ldr	r3, [pc, #44]	@ (8001580 <HAL_Init+0x40>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a0a      	ldr	r2, [pc, #40]	@ (8001580 <HAL_Init+0x40>)
 8001556:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800155a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800155c:	4b08      	ldr	r3, [pc, #32]	@ (8001580 <HAL_Init+0x40>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4a07      	ldr	r2, [pc, #28]	@ (8001580 <HAL_Init+0x40>)
 8001562:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001566:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001568:	2003      	movs	r0, #3
 800156a:	f000 f90d 	bl	8001788 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800156e:	2000      	movs	r0, #0
 8001570:	f000 f808 	bl	8001584 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001574:	f7ff fe22 	bl	80011bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001578:	2300      	movs	r3, #0
}
 800157a:	4618      	mov	r0, r3
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	40023c00 	.word	0x40023c00

08001584 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800158c:	4b12      	ldr	r3, [pc, #72]	@ (80015d8 <HAL_InitTick+0x54>)
 800158e:	681a      	ldr	r2, [r3, #0]
 8001590:	4b12      	ldr	r3, [pc, #72]	@ (80015dc <HAL_InitTick+0x58>)
 8001592:	781b      	ldrb	r3, [r3, #0]
 8001594:	4619      	mov	r1, r3
 8001596:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800159a:	fbb3 f3f1 	udiv	r3, r3, r1
 800159e:	fbb2 f3f3 	udiv	r3, r2, r3
 80015a2:	4618      	mov	r0, r3
 80015a4:	f000 f917 	bl	80017d6 <HAL_SYSTICK_Config>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d001      	beq.n	80015b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80015ae:	2301      	movs	r3, #1
 80015b0:	e00e      	b.n	80015d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2b0f      	cmp	r3, #15
 80015b6:	d80a      	bhi.n	80015ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015b8:	2200      	movs	r2, #0
 80015ba:	6879      	ldr	r1, [r7, #4]
 80015bc:	f04f 30ff 	mov.w	r0, #4294967295
 80015c0:	f000 f8ed 	bl	800179e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015c4:	4a06      	ldr	r2, [pc, #24]	@ (80015e0 <HAL_InitTick+0x5c>)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015ca:	2300      	movs	r3, #0
 80015cc:	e000      	b.n	80015d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80015ce:	2301      	movs	r3, #1
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	3708      	adds	r7, #8
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	20000000 	.word	0x20000000
 80015dc:	20000008 	.word	0x20000008
 80015e0:	20000004 	.word	0x20000004

080015e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015e8:	4b06      	ldr	r3, [pc, #24]	@ (8001604 <HAL_IncTick+0x20>)
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	461a      	mov	r2, r3
 80015ee:	4b06      	ldr	r3, [pc, #24]	@ (8001608 <HAL_IncTick+0x24>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	4413      	add	r3, r2
 80015f4:	4a04      	ldr	r2, [pc, #16]	@ (8001608 <HAL_IncTick+0x24>)
 80015f6:	6013      	str	r3, [r2, #0]
}
 80015f8:	bf00      	nop
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr
 8001602:	bf00      	nop
 8001604:	20000008 	.word	0x20000008
 8001608:	200000d4 	.word	0x200000d4

0800160c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  return uwTick;
 8001610:	4b03      	ldr	r3, [pc, #12]	@ (8001620 <HAL_GetTick+0x14>)
 8001612:	681b      	ldr	r3, [r3, #0]
}
 8001614:	4618      	mov	r0, r3
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr
 800161e:	bf00      	nop
 8001620:	200000d4 	.word	0x200000d4

08001624 <__NVIC_SetPriorityGrouping>:
{
 8001624:	b480      	push	{r7}
 8001626:	b085      	sub	sp, #20
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	f003 0307 	and.w	r3, r3, #7
 8001632:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001634:	4b0c      	ldr	r3, [pc, #48]	@ (8001668 <__NVIC_SetPriorityGrouping+0x44>)
 8001636:	68db      	ldr	r3, [r3, #12]
 8001638:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800163a:	68ba      	ldr	r2, [r7, #8]
 800163c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001640:	4013      	ands	r3, r2
 8001642:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001648:	68bb      	ldr	r3, [r7, #8]
 800164a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800164c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001650:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001654:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001656:	4a04      	ldr	r2, [pc, #16]	@ (8001668 <__NVIC_SetPriorityGrouping+0x44>)
 8001658:	68bb      	ldr	r3, [r7, #8]
 800165a:	60d3      	str	r3, [r2, #12]
}
 800165c:	bf00      	nop
 800165e:	3714      	adds	r7, #20
 8001660:	46bd      	mov	sp, r7
 8001662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001666:	4770      	bx	lr
 8001668:	e000ed00 	.word	0xe000ed00

0800166c <__NVIC_GetPriorityGrouping>:
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001670:	4b04      	ldr	r3, [pc, #16]	@ (8001684 <__NVIC_GetPriorityGrouping+0x18>)
 8001672:	68db      	ldr	r3, [r3, #12]
 8001674:	0a1b      	lsrs	r3, r3, #8
 8001676:	f003 0307 	and.w	r3, r3, #7
}
 800167a:	4618      	mov	r0, r3
 800167c:	46bd      	mov	sp, r7
 800167e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001682:	4770      	bx	lr
 8001684:	e000ed00 	.word	0xe000ed00

08001688 <__NVIC_SetPriority>:
{
 8001688:	b480      	push	{r7}
 800168a:	b083      	sub	sp, #12
 800168c:	af00      	add	r7, sp, #0
 800168e:	4603      	mov	r3, r0
 8001690:	6039      	str	r1, [r7, #0]
 8001692:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001694:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001698:	2b00      	cmp	r3, #0
 800169a:	db0a      	blt.n	80016b2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	b2da      	uxtb	r2, r3
 80016a0:	490c      	ldr	r1, [pc, #48]	@ (80016d4 <__NVIC_SetPriority+0x4c>)
 80016a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016a6:	0112      	lsls	r2, r2, #4
 80016a8:	b2d2      	uxtb	r2, r2
 80016aa:	440b      	add	r3, r1
 80016ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80016b0:	e00a      	b.n	80016c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	b2da      	uxtb	r2, r3
 80016b6:	4908      	ldr	r1, [pc, #32]	@ (80016d8 <__NVIC_SetPriority+0x50>)
 80016b8:	79fb      	ldrb	r3, [r7, #7]
 80016ba:	f003 030f 	and.w	r3, r3, #15
 80016be:	3b04      	subs	r3, #4
 80016c0:	0112      	lsls	r2, r2, #4
 80016c2:	b2d2      	uxtb	r2, r2
 80016c4:	440b      	add	r3, r1
 80016c6:	761a      	strb	r2, [r3, #24]
}
 80016c8:	bf00      	nop
 80016ca:	370c      	adds	r7, #12
 80016cc:	46bd      	mov	sp, r7
 80016ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d2:	4770      	bx	lr
 80016d4:	e000e100 	.word	0xe000e100
 80016d8:	e000ed00 	.word	0xe000ed00

080016dc <NVIC_EncodePriority>:
{
 80016dc:	b480      	push	{r7}
 80016de:	b089      	sub	sp, #36	@ 0x24
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	60f8      	str	r0, [r7, #12]
 80016e4:	60b9      	str	r1, [r7, #8]
 80016e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	f003 0307 	and.w	r3, r3, #7
 80016ee:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016f0:	69fb      	ldr	r3, [r7, #28]
 80016f2:	f1c3 0307 	rsb	r3, r3, #7
 80016f6:	2b04      	cmp	r3, #4
 80016f8:	bf28      	it	cs
 80016fa:	2304      	movcs	r3, #4
 80016fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016fe:	69fb      	ldr	r3, [r7, #28]
 8001700:	3304      	adds	r3, #4
 8001702:	2b06      	cmp	r3, #6
 8001704:	d902      	bls.n	800170c <NVIC_EncodePriority+0x30>
 8001706:	69fb      	ldr	r3, [r7, #28]
 8001708:	3b03      	subs	r3, #3
 800170a:	e000      	b.n	800170e <NVIC_EncodePriority+0x32>
 800170c:	2300      	movs	r3, #0
 800170e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001710:	f04f 32ff 	mov.w	r2, #4294967295
 8001714:	69bb      	ldr	r3, [r7, #24]
 8001716:	fa02 f303 	lsl.w	r3, r2, r3
 800171a:	43da      	mvns	r2, r3
 800171c:	68bb      	ldr	r3, [r7, #8]
 800171e:	401a      	ands	r2, r3
 8001720:	697b      	ldr	r3, [r7, #20]
 8001722:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001724:	f04f 31ff 	mov.w	r1, #4294967295
 8001728:	697b      	ldr	r3, [r7, #20]
 800172a:	fa01 f303 	lsl.w	r3, r1, r3
 800172e:	43d9      	mvns	r1, r3
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001734:	4313      	orrs	r3, r2
}
 8001736:	4618      	mov	r0, r3
 8001738:	3724      	adds	r7, #36	@ 0x24
 800173a:	46bd      	mov	sp, r7
 800173c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001740:	4770      	bx	lr
	...

08001744 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	3b01      	subs	r3, #1
 8001750:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001754:	d301      	bcc.n	800175a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001756:	2301      	movs	r3, #1
 8001758:	e00f      	b.n	800177a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800175a:	4a0a      	ldr	r2, [pc, #40]	@ (8001784 <SysTick_Config+0x40>)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	3b01      	subs	r3, #1
 8001760:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001762:	210f      	movs	r1, #15
 8001764:	f04f 30ff 	mov.w	r0, #4294967295
 8001768:	f7ff ff8e 	bl	8001688 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800176c:	4b05      	ldr	r3, [pc, #20]	@ (8001784 <SysTick_Config+0x40>)
 800176e:	2200      	movs	r2, #0
 8001770:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001772:	4b04      	ldr	r3, [pc, #16]	@ (8001784 <SysTick_Config+0x40>)
 8001774:	2207      	movs	r2, #7
 8001776:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001778:	2300      	movs	r3, #0
}
 800177a:	4618      	mov	r0, r3
 800177c:	3708      	adds	r7, #8
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	e000e010 	.word	0xe000e010

08001788 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b082      	sub	sp, #8
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001790:	6878      	ldr	r0, [r7, #4]
 8001792:	f7ff ff47 	bl	8001624 <__NVIC_SetPriorityGrouping>
}
 8001796:	bf00      	nop
 8001798:	3708      	adds	r7, #8
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}

0800179e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800179e:	b580      	push	{r7, lr}
 80017a0:	b086      	sub	sp, #24
 80017a2:	af00      	add	r7, sp, #0
 80017a4:	4603      	mov	r3, r0
 80017a6:	60b9      	str	r1, [r7, #8]
 80017a8:	607a      	str	r2, [r7, #4]
 80017aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017ac:	2300      	movs	r3, #0
 80017ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017b0:	f7ff ff5c 	bl	800166c <__NVIC_GetPriorityGrouping>
 80017b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017b6:	687a      	ldr	r2, [r7, #4]
 80017b8:	68b9      	ldr	r1, [r7, #8]
 80017ba:	6978      	ldr	r0, [r7, #20]
 80017bc:	f7ff ff8e 	bl	80016dc <NVIC_EncodePriority>
 80017c0:	4602      	mov	r2, r0
 80017c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017c6:	4611      	mov	r1, r2
 80017c8:	4618      	mov	r0, r3
 80017ca:	f7ff ff5d 	bl	8001688 <__NVIC_SetPriority>
}
 80017ce:	bf00      	nop
 80017d0:	3718      	adds	r7, #24
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}

080017d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017d6:	b580      	push	{r7, lr}
 80017d8:	b082      	sub	sp, #8
 80017da:	af00      	add	r7, sp, #0
 80017dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017de:	6878      	ldr	r0, [r7, #4]
 80017e0:	f7ff ffb0 	bl	8001744 <SysTick_Config>
 80017e4:	4603      	mov	r3, r0
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	3708      	adds	r7, #8
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
	...

080017f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017f0:	b480      	push	{r7}
 80017f2:	b089      	sub	sp, #36	@ 0x24
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
 80017f8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80017fa:	2300      	movs	r3, #0
 80017fc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80017fe:	2300      	movs	r3, #0
 8001800:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001802:	2300      	movs	r3, #0
 8001804:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001806:	2300      	movs	r3, #0
 8001808:	61fb      	str	r3, [r7, #28]
 800180a:	e159      	b.n	8001ac0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800180c:	2201      	movs	r2, #1
 800180e:	69fb      	ldr	r3, [r7, #28]
 8001810:	fa02 f303 	lsl.w	r3, r2, r3
 8001814:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	697a      	ldr	r2, [r7, #20]
 800181c:	4013      	ands	r3, r2
 800181e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001820:	693a      	ldr	r2, [r7, #16]
 8001822:	697b      	ldr	r3, [r7, #20]
 8001824:	429a      	cmp	r2, r3
 8001826:	f040 8148 	bne.w	8001aba <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	f003 0303 	and.w	r3, r3, #3
 8001832:	2b01      	cmp	r3, #1
 8001834:	d005      	beq.n	8001842 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	685b      	ldr	r3, [r3, #4]
 800183a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800183e:	2b02      	cmp	r3, #2
 8001840:	d130      	bne.n	80018a4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	689b      	ldr	r3, [r3, #8]
 8001846:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001848:	69fb      	ldr	r3, [r7, #28]
 800184a:	005b      	lsls	r3, r3, #1
 800184c:	2203      	movs	r2, #3
 800184e:	fa02 f303 	lsl.w	r3, r2, r3
 8001852:	43db      	mvns	r3, r3
 8001854:	69ba      	ldr	r2, [r7, #24]
 8001856:	4013      	ands	r3, r2
 8001858:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	68da      	ldr	r2, [r3, #12]
 800185e:	69fb      	ldr	r3, [r7, #28]
 8001860:	005b      	lsls	r3, r3, #1
 8001862:	fa02 f303 	lsl.w	r3, r2, r3
 8001866:	69ba      	ldr	r2, [r7, #24]
 8001868:	4313      	orrs	r3, r2
 800186a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	69ba      	ldr	r2, [r7, #24]
 8001870:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001878:	2201      	movs	r2, #1
 800187a:	69fb      	ldr	r3, [r7, #28]
 800187c:	fa02 f303 	lsl.w	r3, r2, r3
 8001880:	43db      	mvns	r3, r3
 8001882:	69ba      	ldr	r2, [r7, #24]
 8001884:	4013      	ands	r3, r2
 8001886:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	091b      	lsrs	r3, r3, #4
 800188e:	f003 0201 	and.w	r2, r3, #1
 8001892:	69fb      	ldr	r3, [r7, #28]
 8001894:	fa02 f303 	lsl.w	r3, r2, r3
 8001898:	69ba      	ldr	r2, [r7, #24]
 800189a:	4313      	orrs	r3, r2
 800189c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	69ba      	ldr	r2, [r7, #24]
 80018a2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	f003 0303 	and.w	r3, r3, #3
 80018ac:	2b03      	cmp	r3, #3
 80018ae:	d017      	beq.n	80018e0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	68db      	ldr	r3, [r3, #12]
 80018b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80018b6:	69fb      	ldr	r3, [r7, #28]
 80018b8:	005b      	lsls	r3, r3, #1
 80018ba:	2203      	movs	r2, #3
 80018bc:	fa02 f303 	lsl.w	r3, r2, r3
 80018c0:	43db      	mvns	r3, r3
 80018c2:	69ba      	ldr	r2, [r7, #24]
 80018c4:	4013      	ands	r3, r2
 80018c6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	689a      	ldr	r2, [r3, #8]
 80018cc:	69fb      	ldr	r3, [r7, #28]
 80018ce:	005b      	lsls	r3, r3, #1
 80018d0:	fa02 f303 	lsl.w	r3, r2, r3
 80018d4:	69ba      	ldr	r2, [r7, #24]
 80018d6:	4313      	orrs	r3, r2
 80018d8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	69ba      	ldr	r2, [r7, #24]
 80018de:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	f003 0303 	and.w	r3, r3, #3
 80018e8:	2b02      	cmp	r3, #2
 80018ea:	d123      	bne.n	8001934 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80018ec:	69fb      	ldr	r3, [r7, #28]
 80018ee:	08da      	lsrs	r2, r3, #3
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	3208      	adds	r2, #8
 80018f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80018fa:	69fb      	ldr	r3, [r7, #28]
 80018fc:	f003 0307 	and.w	r3, r3, #7
 8001900:	009b      	lsls	r3, r3, #2
 8001902:	220f      	movs	r2, #15
 8001904:	fa02 f303 	lsl.w	r3, r2, r3
 8001908:	43db      	mvns	r3, r3
 800190a:	69ba      	ldr	r2, [r7, #24]
 800190c:	4013      	ands	r3, r2
 800190e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	691a      	ldr	r2, [r3, #16]
 8001914:	69fb      	ldr	r3, [r7, #28]
 8001916:	f003 0307 	and.w	r3, r3, #7
 800191a:	009b      	lsls	r3, r3, #2
 800191c:	fa02 f303 	lsl.w	r3, r2, r3
 8001920:	69ba      	ldr	r2, [r7, #24]
 8001922:	4313      	orrs	r3, r2
 8001924:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001926:	69fb      	ldr	r3, [r7, #28]
 8001928:	08da      	lsrs	r2, r3, #3
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	3208      	adds	r2, #8
 800192e:	69b9      	ldr	r1, [r7, #24]
 8001930:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800193a:	69fb      	ldr	r3, [r7, #28]
 800193c:	005b      	lsls	r3, r3, #1
 800193e:	2203      	movs	r2, #3
 8001940:	fa02 f303 	lsl.w	r3, r2, r3
 8001944:	43db      	mvns	r3, r3
 8001946:	69ba      	ldr	r2, [r7, #24]
 8001948:	4013      	ands	r3, r2
 800194a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	f003 0203 	and.w	r2, r3, #3
 8001954:	69fb      	ldr	r3, [r7, #28]
 8001956:	005b      	lsls	r3, r3, #1
 8001958:	fa02 f303 	lsl.w	r3, r2, r3
 800195c:	69ba      	ldr	r2, [r7, #24]
 800195e:	4313      	orrs	r3, r2
 8001960:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	69ba      	ldr	r2, [r7, #24]
 8001966:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001970:	2b00      	cmp	r3, #0
 8001972:	f000 80a2 	beq.w	8001aba <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001976:	2300      	movs	r3, #0
 8001978:	60fb      	str	r3, [r7, #12]
 800197a:	4b57      	ldr	r3, [pc, #348]	@ (8001ad8 <HAL_GPIO_Init+0x2e8>)
 800197c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800197e:	4a56      	ldr	r2, [pc, #344]	@ (8001ad8 <HAL_GPIO_Init+0x2e8>)
 8001980:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001984:	6453      	str	r3, [r2, #68]	@ 0x44
 8001986:	4b54      	ldr	r3, [pc, #336]	@ (8001ad8 <HAL_GPIO_Init+0x2e8>)
 8001988:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800198a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800198e:	60fb      	str	r3, [r7, #12]
 8001990:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001992:	4a52      	ldr	r2, [pc, #328]	@ (8001adc <HAL_GPIO_Init+0x2ec>)
 8001994:	69fb      	ldr	r3, [r7, #28]
 8001996:	089b      	lsrs	r3, r3, #2
 8001998:	3302      	adds	r3, #2
 800199a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800199e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80019a0:	69fb      	ldr	r3, [r7, #28]
 80019a2:	f003 0303 	and.w	r3, r3, #3
 80019a6:	009b      	lsls	r3, r3, #2
 80019a8:	220f      	movs	r2, #15
 80019aa:	fa02 f303 	lsl.w	r3, r2, r3
 80019ae:	43db      	mvns	r3, r3
 80019b0:	69ba      	ldr	r2, [r7, #24]
 80019b2:	4013      	ands	r3, r2
 80019b4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	4a49      	ldr	r2, [pc, #292]	@ (8001ae0 <HAL_GPIO_Init+0x2f0>)
 80019ba:	4293      	cmp	r3, r2
 80019bc:	d019      	beq.n	80019f2 <HAL_GPIO_Init+0x202>
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	4a48      	ldr	r2, [pc, #288]	@ (8001ae4 <HAL_GPIO_Init+0x2f4>)
 80019c2:	4293      	cmp	r3, r2
 80019c4:	d013      	beq.n	80019ee <HAL_GPIO_Init+0x1fe>
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	4a47      	ldr	r2, [pc, #284]	@ (8001ae8 <HAL_GPIO_Init+0x2f8>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d00d      	beq.n	80019ea <HAL_GPIO_Init+0x1fa>
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	4a46      	ldr	r2, [pc, #280]	@ (8001aec <HAL_GPIO_Init+0x2fc>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d007      	beq.n	80019e6 <HAL_GPIO_Init+0x1f6>
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	4a45      	ldr	r2, [pc, #276]	@ (8001af0 <HAL_GPIO_Init+0x300>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	d101      	bne.n	80019e2 <HAL_GPIO_Init+0x1f2>
 80019de:	2304      	movs	r3, #4
 80019e0:	e008      	b.n	80019f4 <HAL_GPIO_Init+0x204>
 80019e2:	2307      	movs	r3, #7
 80019e4:	e006      	b.n	80019f4 <HAL_GPIO_Init+0x204>
 80019e6:	2303      	movs	r3, #3
 80019e8:	e004      	b.n	80019f4 <HAL_GPIO_Init+0x204>
 80019ea:	2302      	movs	r3, #2
 80019ec:	e002      	b.n	80019f4 <HAL_GPIO_Init+0x204>
 80019ee:	2301      	movs	r3, #1
 80019f0:	e000      	b.n	80019f4 <HAL_GPIO_Init+0x204>
 80019f2:	2300      	movs	r3, #0
 80019f4:	69fa      	ldr	r2, [r7, #28]
 80019f6:	f002 0203 	and.w	r2, r2, #3
 80019fa:	0092      	lsls	r2, r2, #2
 80019fc:	4093      	lsls	r3, r2
 80019fe:	69ba      	ldr	r2, [r7, #24]
 8001a00:	4313      	orrs	r3, r2
 8001a02:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a04:	4935      	ldr	r1, [pc, #212]	@ (8001adc <HAL_GPIO_Init+0x2ec>)
 8001a06:	69fb      	ldr	r3, [r7, #28]
 8001a08:	089b      	lsrs	r3, r3, #2
 8001a0a:	3302      	adds	r3, #2
 8001a0c:	69ba      	ldr	r2, [r7, #24]
 8001a0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001a12:	4b38      	ldr	r3, [pc, #224]	@ (8001af4 <HAL_GPIO_Init+0x304>)
 8001a14:	689b      	ldr	r3, [r3, #8]
 8001a16:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a18:	693b      	ldr	r3, [r7, #16]
 8001a1a:	43db      	mvns	r3, r3
 8001a1c:	69ba      	ldr	r2, [r7, #24]
 8001a1e:	4013      	ands	r3, r2
 8001a20:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d003      	beq.n	8001a36 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001a2e:	69ba      	ldr	r2, [r7, #24]
 8001a30:	693b      	ldr	r3, [r7, #16]
 8001a32:	4313      	orrs	r3, r2
 8001a34:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001a36:	4a2f      	ldr	r2, [pc, #188]	@ (8001af4 <HAL_GPIO_Init+0x304>)
 8001a38:	69bb      	ldr	r3, [r7, #24]
 8001a3a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001a3c:	4b2d      	ldr	r3, [pc, #180]	@ (8001af4 <HAL_GPIO_Init+0x304>)
 8001a3e:	68db      	ldr	r3, [r3, #12]
 8001a40:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a42:	693b      	ldr	r3, [r7, #16]
 8001a44:	43db      	mvns	r3, r3
 8001a46:	69ba      	ldr	r2, [r7, #24]
 8001a48:	4013      	ands	r3, r2
 8001a4a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d003      	beq.n	8001a60 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001a58:	69ba      	ldr	r2, [r7, #24]
 8001a5a:	693b      	ldr	r3, [r7, #16]
 8001a5c:	4313      	orrs	r3, r2
 8001a5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001a60:	4a24      	ldr	r2, [pc, #144]	@ (8001af4 <HAL_GPIO_Init+0x304>)
 8001a62:	69bb      	ldr	r3, [r7, #24]
 8001a64:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001a66:	4b23      	ldr	r3, [pc, #140]	@ (8001af4 <HAL_GPIO_Init+0x304>)
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a6c:	693b      	ldr	r3, [r7, #16]
 8001a6e:	43db      	mvns	r3, r3
 8001a70:	69ba      	ldr	r2, [r7, #24]
 8001a72:	4013      	ands	r3, r2
 8001a74:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d003      	beq.n	8001a8a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001a82:	69ba      	ldr	r2, [r7, #24]
 8001a84:	693b      	ldr	r3, [r7, #16]
 8001a86:	4313      	orrs	r3, r2
 8001a88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001a8a:	4a1a      	ldr	r2, [pc, #104]	@ (8001af4 <HAL_GPIO_Init+0x304>)
 8001a8c:	69bb      	ldr	r3, [r7, #24]
 8001a8e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a90:	4b18      	ldr	r3, [pc, #96]	@ (8001af4 <HAL_GPIO_Init+0x304>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a96:	693b      	ldr	r3, [r7, #16]
 8001a98:	43db      	mvns	r3, r3
 8001a9a:	69ba      	ldr	r2, [r7, #24]
 8001a9c:	4013      	ands	r3, r2
 8001a9e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d003      	beq.n	8001ab4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001aac:	69ba      	ldr	r2, [r7, #24]
 8001aae:	693b      	ldr	r3, [r7, #16]
 8001ab0:	4313      	orrs	r3, r2
 8001ab2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ab4:	4a0f      	ldr	r2, [pc, #60]	@ (8001af4 <HAL_GPIO_Init+0x304>)
 8001ab6:	69bb      	ldr	r3, [r7, #24]
 8001ab8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001aba:	69fb      	ldr	r3, [r7, #28]
 8001abc:	3301      	adds	r3, #1
 8001abe:	61fb      	str	r3, [r7, #28]
 8001ac0:	69fb      	ldr	r3, [r7, #28]
 8001ac2:	2b0f      	cmp	r3, #15
 8001ac4:	f67f aea2 	bls.w	800180c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001ac8:	bf00      	nop
 8001aca:	bf00      	nop
 8001acc:	3724      	adds	r7, #36	@ 0x24
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr
 8001ad6:	bf00      	nop
 8001ad8:	40023800 	.word	0x40023800
 8001adc:	40013800 	.word	0x40013800
 8001ae0:	40020000 	.word	0x40020000
 8001ae4:	40020400 	.word	0x40020400
 8001ae8:	40020800 	.word	0x40020800
 8001aec:	40020c00 	.word	0x40020c00
 8001af0:	40021000 	.word	0x40021000
 8001af4:	40013c00 	.word	0x40013c00

08001af8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001afc:	4b03      	ldr	r3, [pc, #12]	@ (8001b0c <HAL_RCC_GetHCLKFreq+0x14>)
 8001afe:	681b      	ldr	r3, [r3, #0]
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	46bd      	mov	sp, r7
 8001b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b08:	4770      	bx	lr
 8001b0a:	bf00      	nop
 8001b0c:	20000000 	.word	0x20000000

08001b10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001b14:	f7ff fff0 	bl	8001af8 <HAL_RCC_GetHCLKFreq>
 8001b18:	4602      	mov	r2, r0
 8001b1a:	4b05      	ldr	r3, [pc, #20]	@ (8001b30 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b1c:	689b      	ldr	r3, [r3, #8]
 8001b1e:	0a9b      	lsrs	r3, r3, #10
 8001b20:	f003 0307 	and.w	r3, r3, #7
 8001b24:	4903      	ldr	r1, [pc, #12]	@ (8001b34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b26:	5ccb      	ldrb	r3, [r1, r3]
 8001b28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	40023800 	.word	0x40023800
 8001b34:	08003468 	.word	0x08003468

08001b38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001b3c:	f7ff ffdc 	bl	8001af8 <HAL_RCC_GetHCLKFreq>
 8001b40:	4602      	mov	r2, r0
 8001b42:	4b05      	ldr	r3, [pc, #20]	@ (8001b58 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001b44:	689b      	ldr	r3, [r3, #8]
 8001b46:	0b5b      	lsrs	r3, r3, #13
 8001b48:	f003 0307 	and.w	r3, r3, #7
 8001b4c:	4903      	ldr	r1, [pc, #12]	@ (8001b5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b4e:	5ccb      	ldrb	r3, [r1, r3]
 8001b50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	bd80      	pop	{r7, pc}
 8001b58:	40023800 	.word	0x40023800
 8001b5c:	08003468 	.word	0x08003468

08001b60 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b082      	sub	sp, #8
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d101      	bne.n	8001b72 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001b6e:	2301      	movs	r3, #1
 8001b70:	e042      	b.n	8001bf8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001b78:	b2db      	uxtb	r3, r3
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d106      	bne.n	8001b8c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2200      	movs	r2, #0
 8001b82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001b86:	6878      	ldr	r0, [r7, #4]
 8001b88:	f7ff fb40 	bl	800120c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2224      	movs	r2, #36	@ 0x24
 8001b90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	68da      	ldr	r2, [r3, #12]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001ba2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001ba4:	6878      	ldr	r0, [r7, #4]
 8001ba6:	f000 f973 	bl	8001e90 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	691a      	ldr	r2, [r3, #16]
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001bb8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	695a      	ldr	r2, [r3, #20]
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001bc8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	68da      	ldr	r2, [r3, #12]
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001bd8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2200      	movs	r2, #0
 8001bde:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2220      	movs	r2, #32
 8001be4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2220      	movs	r2, #32
 8001bec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001bf6:	2300      	movs	r3, #0
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	3708      	adds	r7, #8
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}

08001c00 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b08a      	sub	sp, #40	@ 0x28
 8001c04:	af02      	add	r7, sp, #8
 8001c06:	60f8      	str	r0, [r7, #12]
 8001c08:	60b9      	str	r1, [r7, #8]
 8001c0a:	603b      	str	r3, [r7, #0]
 8001c0c:	4613      	mov	r3, r2
 8001c0e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001c10:	2300      	movs	r3, #0
 8001c12:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001c1a:	b2db      	uxtb	r3, r3
 8001c1c:	2b20      	cmp	r3, #32
 8001c1e:	d175      	bne.n	8001d0c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d002      	beq.n	8001c2c <HAL_UART_Transmit+0x2c>
 8001c26:	88fb      	ldrh	r3, [r7, #6]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d101      	bne.n	8001c30 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	e06e      	b.n	8001d0e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	2200      	movs	r2, #0
 8001c34:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	2221      	movs	r2, #33	@ 0x21
 8001c3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001c3e:	f7ff fce5 	bl	800160c <HAL_GetTick>
 8001c42:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	88fa      	ldrh	r2, [r7, #6]
 8001c48:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	88fa      	ldrh	r2, [r7, #6]
 8001c4e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	689b      	ldr	r3, [r3, #8]
 8001c54:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001c58:	d108      	bne.n	8001c6c <HAL_UART_Transmit+0x6c>
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	691b      	ldr	r3, [r3, #16]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d104      	bne.n	8001c6c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001c62:	2300      	movs	r3, #0
 8001c64:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001c66:	68bb      	ldr	r3, [r7, #8]
 8001c68:	61bb      	str	r3, [r7, #24]
 8001c6a:	e003      	b.n	8001c74 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001c6c:	68bb      	ldr	r3, [r7, #8]
 8001c6e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001c70:	2300      	movs	r3, #0
 8001c72:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001c74:	e02e      	b.n	8001cd4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	9300      	str	r3, [sp, #0]
 8001c7a:	697b      	ldr	r3, [r7, #20]
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	2180      	movs	r1, #128	@ 0x80
 8001c80:	68f8      	ldr	r0, [r7, #12]
 8001c82:	f000 f848 	bl	8001d16 <UART_WaitOnFlagUntilTimeout>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d005      	beq.n	8001c98 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	2220      	movs	r2, #32
 8001c90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8001c94:	2303      	movs	r3, #3
 8001c96:	e03a      	b.n	8001d0e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001c98:	69fb      	ldr	r3, [r7, #28]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d10b      	bne.n	8001cb6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001c9e:	69bb      	ldr	r3, [r7, #24]
 8001ca0:	881b      	ldrh	r3, [r3, #0]
 8001ca2:	461a      	mov	r2, r3
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001cac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001cae:	69bb      	ldr	r3, [r7, #24]
 8001cb0:	3302      	adds	r3, #2
 8001cb2:	61bb      	str	r3, [r7, #24]
 8001cb4:	e007      	b.n	8001cc6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001cb6:	69fb      	ldr	r3, [r7, #28]
 8001cb8:	781a      	ldrb	r2, [r3, #0]
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001cc0:	69fb      	ldr	r3, [r7, #28]
 8001cc2:	3301      	adds	r3, #1
 8001cc4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001cca:	b29b      	uxth	r3, r3
 8001ccc:	3b01      	subs	r3, #1
 8001cce:	b29a      	uxth	r2, r3
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001cd8:	b29b      	uxth	r3, r3
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d1cb      	bne.n	8001c76 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	9300      	str	r3, [sp, #0]
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	2140      	movs	r1, #64	@ 0x40
 8001ce8:	68f8      	ldr	r0, [r7, #12]
 8001cea:	f000 f814 	bl	8001d16 <UART_WaitOnFlagUntilTimeout>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d005      	beq.n	8001d00 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	2220      	movs	r2, #32
 8001cf8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8001cfc:	2303      	movs	r3, #3
 8001cfe:	e006      	b.n	8001d0e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	2220      	movs	r2, #32
 8001d04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	e000      	b.n	8001d0e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8001d0c:	2302      	movs	r3, #2
  }
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	3720      	adds	r7, #32
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}

08001d16 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001d16:	b580      	push	{r7, lr}
 8001d18:	b086      	sub	sp, #24
 8001d1a:	af00      	add	r7, sp, #0
 8001d1c:	60f8      	str	r0, [r7, #12]
 8001d1e:	60b9      	str	r1, [r7, #8]
 8001d20:	603b      	str	r3, [r7, #0]
 8001d22:	4613      	mov	r3, r2
 8001d24:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001d26:	e03b      	b.n	8001da0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001d28:	6a3b      	ldr	r3, [r7, #32]
 8001d2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d2e:	d037      	beq.n	8001da0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001d30:	f7ff fc6c 	bl	800160c <HAL_GetTick>
 8001d34:	4602      	mov	r2, r0
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	1ad3      	subs	r3, r2, r3
 8001d3a:	6a3a      	ldr	r2, [r7, #32]
 8001d3c:	429a      	cmp	r2, r3
 8001d3e:	d302      	bcc.n	8001d46 <UART_WaitOnFlagUntilTimeout+0x30>
 8001d40:	6a3b      	ldr	r3, [r7, #32]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d101      	bne.n	8001d4a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8001d46:	2303      	movs	r3, #3
 8001d48:	e03a      	b.n	8001dc0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	68db      	ldr	r3, [r3, #12]
 8001d50:	f003 0304 	and.w	r3, r3, #4
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d023      	beq.n	8001da0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8001d58:	68bb      	ldr	r3, [r7, #8]
 8001d5a:	2b80      	cmp	r3, #128	@ 0x80
 8001d5c:	d020      	beq.n	8001da0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8001d5e:	68bb      	ldr	r3, [r7, #8]
 8001d60:	2b40      	cmp	r3, #64	@ 0x40
 8001d62:	d01d      	beq.n	8001da0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f003 0308 	and.w	r3, r3, #8
 8001d6e:	2b08      	cmp	r3, #8
 8001d70:	d116      	bne.n	8001da0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8001d72:	2300      	movs	r3, #0
 8001d74:	617b      	str	r3, [r7, #20]
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	617b      	str	r3, [r7, #20]
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	617b      	str	r3, [r7, #20]
 8001d86:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001d88:	68f8      	ldr	r0, [r7, #12]
 8001d8a:	f000 f81d 	bl	8001dc8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	2208      	movs	r2, #8
 8001d92:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	2200      	movs	r2, #0
 8001d98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	e00f      	b.n	8001dc0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	681a      	ldr	r2, [r3, #0]
 8001da6:	68bb      	ldr	r3, [r7, #8]
 8001da8:	4013      	ands	r3, r2
 8001daa:	68ba      	ldr	r2, [r7, #8]
 8001dac:	429a      	cmp	r2, r3
 8001dae:	bf0c      	ite	eq
 8001db0:	2301      	moveq	r3, #1
 8001db2:	2300      	movne	r3, #0
 8001db4:	b2db      	uxtb	r3, r3
 8001db6:	461a      	mov	r2, r3
 8001db8:	79fb      	ldrb	r3, [r7, #7]
 8001dba:	429a      	cmp	r2, r3
 8001dbc:	d0b4      	beq.n	8001d28 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001dbe:	2300      	movs	r3, #0
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	3718      	adds	r7, #24
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}

08001dc8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b095      	sub	sp, #84	@ 0x54
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	330c      	adds	r3, #12
 8001dd6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001dd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001dda:	e853 3f00 	ldrex	r3, [r3]
 8001dde:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8001de0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001de2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8001de6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	330c      	adds	r3, #12
 8001dee:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001df0:	643a      	str	r2, [r7, #64]	@ 0x40
 8001df2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001df4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001df6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001df8:	e841 2300 	strex	r3, r2, [r1]
 8001dfc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8001dfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d1e5      	bne.n	8001dd0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	3314      	adds	r3, #20
 8001e0a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001e0c:	6a3b      	ldr	r3, [r7, #32]
 8001e0e:	e853 3f00 	ldrex	r3, [r3]
 8001e12:	61fb      	str	r3, [r7, #28]
   return(result);
 8001e14:	69fb      	ldr	r3, [r7, #28]
 8001e16:	f023 0301 	bic.w	r3, r3, #1
 8001e1a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	3314      	adds	r3, #20
 8001e22:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001e24:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001e26:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e28:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001e2a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001e2c:	e841 2300 	strex	r3, r2, [r1]
 8001e30:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8001e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d1e5      	bne.n	8001e04 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	d119      	bne.n	8001e74 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	330c      	adds	r3, #12
 8001e46:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	e853 3f00 	ldrex	r3, [r3]
 8001e4e:	60bb      	str	r3, [r7, #8]
   return(result);
 8001e50:	68bb      	ldr	r3, [r7, #8]
 8001e52:	f023 0310 	bic.w	r3, r3, #16
 8001e56:	647b      	str	r3, [r7, #68]	@ 0x44
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	330c      	adds	r3, #12
 8001e5e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001e60:	61ba      	str	r2, [r7, #24]
 8001e62:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e64:	6979      	ldr	r1, [r7, #20]
 8001e66:	69ba      	ldr	r2, [r7, #24]
 8001e68:	e841 2300 	strex	r3, r2, [r1]
 8001e6c:	613b      	str	r3, [r7, #16]
   return(result);
 8001e6e:	693b      	ldr	r3, [r7, #16]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d1e5      	bne.n	8001e40 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2220      	movs	r2, #32
 8001e78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2200      	movs	r2, #0
 8001e80:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8001e82:	bf00      	nop
 8001e84:	3754      	adds	r7, #84	@ 0x54
 8001e86:	46bd      	mov	sp, r7
 8001e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8c:	4770      	bx	lr
	...

08001e90 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001e90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001e94:	b0c0      	sub	sp, #256	@ 0x100
 8001e96:	af00      	add	r7, sp, #0
 8001e98:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001e9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	691b      	ldr	r3, [r3, #16]
 8001ea4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8001ea8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001eac:	68d9      	ldr	r1, [r3, #12]
 8001eae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001eb2:	681a      	ldr	r2, [r3, #0]
 8001eb4:	ea40 0301 	orr.w	r3, r0, r1
 8001eb8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001eba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001ebe:	689a      	ldr	r2, [r3, #8]
 8001ec0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001ec4:	691b      	ldr	r3, [r3, #16]
 8001ec6:	431a      	orrs	r2, r3
 8001ec8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001ecc:	695b      	ldr	r3, [r3, #20]
 8001ece:	431a      	orrs	r2, r3
 8001ed0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001ed4:	69db      	ldr	r3, [r3, #28]
 8001ed6:	4313      	orrs	r3, r2
 8001ed8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8001edc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	68db      	ldr	r3, [r3, #12]
 8001ee4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8001ee8:	f021 010c 	bic.w	r1, r1, #12
 8001eec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001ef0:	681a      	ldr	r2, [r3, #0]
 8001ef2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001ef6:	430b      	orrs	r3, r1
 8001ef8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001efa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	695b      	ldr	r3, [r3, #20]
 8001f02:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8001f06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001f0a:	6999      	ldr	r1, [r3, #24]
 8001f0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001f10:	681a      	ldr	r2, [r3, #0]
 8001f12:	ea40 0301 	orr.w	r3, r0, r1
 8001f16:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001f18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001f1c:	681a      	ldr	r2, [r3, #0]
 8001f1e:	4b8f      	ldr	r3, [pc, #572]	@ (800215c <UART_SetConfig+0x2cc>)
 8001f20:	429a      	cmp	r2, r3
 8001f22:	d005      	beq.n	8001f30 <UART_SetConfig+0xa0>
 8001f24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001f28:	681a      	ldr	r2, [r3, #0]
 8001f2a:	4b8d      	ldr	r3, [pc, #564]	@ (8002160 <UART_SetConfig+0x2d0>)
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	d104      	bne.n	8001f3a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001f30:	f7ff fe02 	bl	8001b38 <HAL_RCC_GetPCLK2Freq>
 8001f34:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8001f38:	e003      	b.n	8001f42 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001f3a:	f7ff fde9 	bl	8001b10 <HAL_RCC_GetPCLK1Freq>
 8001f3e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001f42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001f46:	69db      	ldr	r3, [r3, #28]
 8001f48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001f4c:	f040 810c 	bne.w	8002168 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001f50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001f54:	2200      	movs	r2, #0
 8001f56:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8001f5a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8001f5e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8001f62:	4622      	mov	r2, r4
 8001f64:	462b      	mov	r3, r5
 8001f66:	1891      	adds	r1, r2, r2
 8001f68:	65b9      	str	r1, [r7, #88]	@ 0x58
 8001f6a:	415b      	adcs	r3, r3
 8001f6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001f6e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001f72:	4621      	mov	r1, r4
 8001f74:	eb12 0801 	adds.w	r8, r2, r1
 8001f78:	4629      	mov	r1, r5
 8001f7a:	eb43 0901 	adc.w	r9, r3, r1
 8001f7e:	f04f 0200 	mov.w	r2, #0
 8001f82:	f04f 0300 	mov.w	r3, #0
 8001f86:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001f8a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001f8e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001f92:	4690      	mov	r8, r2
 8001f94:	4699      	mov	r9, r3
 8001f96:	4623      	mov	r3, r4
 8001f98:	eb18 0303 	adds.w	r3, r8, r3
 8001f9c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8001fa0:	462b      	mov	r3, r5
 8001fa2:	eb49 0303 	adc.w	r3, r9, r3
 8001fa6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001faa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8001fb6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8001fba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8001fbe:	460b      	mov	r3, r1
 8001fc0:	18db      	adds	r3, r3, r3
 8001fc2:	653b      	str	r3, [r7, #80]	@ 0x50
 8001fc4:	4613      	mov	r3, r2
 8001fc6:	eb42 0303 	adc.w	r3, r2, r3
 8001fca:	657b      	str	r3, [r7, #84]	@ 0x54
 8001fcc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001fd0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8001fd4:	f7fe f95c 	bl	8000290 <__aeabi_uldivmod>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	460b      	mov	r3, r1
 8001fdc:	4b61      	ldr	r3, [pc, #388]	@ (8002164 <UART_SetConfig+0x2d4>)
 8001fde:	fba3 2302 	umull	r2, r3, r3, r2
 8001fe2:	095b      	lsrs	r3, r3, #5
 8001fe4:	011c      	lsls	r4, r3, #4
 8001fe6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001fea:	2200      	movs	r2, #0
 8001fec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001ff0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8001ff4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8001ff8:	4642      	mov	r2, r8
 8001ffa:	464b      	mov	r3, r9
 8001ffc:	1891      	adds	r1, r2, r2
 8001ffe:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002000:	415b      	adcs	r3, r3
 8002002:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002004:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002008:	4641      	mov	r1, r8
 800200a:	eb12 0a01 	adds.w	sl, r2, r1
 800200e:	4649      	mov	r1, r9
 8002010:	eb43 0b01 	adc.w	fp, r3, r1
 8002014:	f04f 0200 	mov.w	r2, #0
 8002018:	f04f 0300 	mov.w	r3, #0
 800201c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002020:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002024:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002028:	4692      	mov	sl, r2
 800202a:	469b      	mov	fp, r3
 800202c:	4643      	mov	r3, r8
 800202e:	eb1a 0303 	adds.w	r3, sl, r3
 8002032:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002036:	464b      	mov	r3, r9
 8002038:	eb4b 0303 	adc.w	r3, fp, r3
 800203c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002040:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	2200      	movs	r2, #0
 8002048:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800204c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002050:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002054:	460b      	mov	r3, r1
 8002056:	18db      	adds	r3, r3, r3
 8002058:	643b      	str	r3, [r7, #64]	@ 0x40
 800205a:	4613      	mov	r3, r2
 800205c:	eb42 0303 	adc.w	r3, r2, r3
 8002060:	647b      	str	r3, [r7, #68]	@ 0x44
 8002062:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002066:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800206a:	f7fe f911 	bl	8000290 <__aeabi_uldivmod>
 800206e:	4602      	mov	r2, r0
 8002070:	460b      	mov	r3, r1
 8002072:	4611      	mov	r1, r2
 8002074:	4b3b      	ldr	r3, [pc, #236]	@ (8002164 <UART_SetConfig+0x2d4>)
 8002076:	fba3 2301 	umull	r2, r3, r3, r1
 800207a:	095b      	lsrs	r3, r3, #5
 800207c:	2264      	movs	r2, #100	@ 0x64
 800207e:	fb02 f303 	mul.w	r3, r2, r3
 8002082:	1acb      	subs	r3, r1, r3
 8002084:	00db      	lsls	r3, r3, #3
 8002086:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800208a:	4b36      	ldr	r3, [pc, #216]	@ (8002164 <UART_SetConfig+0x2d4>)
 800208c:	fba3 2302 	umull	r2, r3, r3, r2
 8002090:	095b      	lsrs	r3, r3, #5
 8002092:	005b      	lsls	r3, r3, #1
 8002094:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002098:	441c      	add	r4, r3
 800209a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800209e:	2200      	movs	r2, #0
 80020a0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80020a4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80020a8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80020ac:	4642      	mov	r2, r8
 80020ae:	464b      	mov	r3, r9
 80020b0:	1891      	adds	r1, r2, r2
 80020b2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80020b4:	415b      	adcs	r3, r3
 80020b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80020b8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80020bc:	4641      	mov	r1, r8
 80020be:	1851      	adds	r1, r2, r1
 80020c0:	6339      	str	r1, [r7, #48]	@ 0x30
 80020c2:	4649      	mov	r1, r9
 80020c4:	414b      	adcs	r3, r1
 80020c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80020c8:	f04f 0200 	mov.w	r2, #0
 80020cc:	f04f 0300 	mov.w	r3, #0
 80020d0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80020d4:	4659      	mov	r1, fp
 80020d6:	00cb      	lsls	r3, r1, #3
 80020d8:	4651      	mov	r1, sl
 80020da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80020de:	4651      	mov	r1, sl
 80020e0:	00ca      	lsls	r2, r1, #3
 80020e2:	4610      	mov	r0, r2
 80020e4:	4619      	mov	r1, r3
 80020e6:	4603      	mov	r3, r0
 80020e8:	4642      	mov	r2, r8
 80020ea:	189b      	adds	r3, r3, r2
 80020ec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80020f0:	464b      	mov	r3, r9
 80020f2:	460a      	mov	r2, r1
 80020f4:	eb42 0303 	adc.w	r3, r2, r3
 80020f8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80020fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	2200      	movs	r2, #0
 8002104:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002108:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800210c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002110:	460b      	mov	r3, r1
 8002112:	18db      	adds	r3, r3, r3
 8002114:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002116:	4613      	mov	r3, r2
 8002118:	eb42 0303 	adc.w	r3, r2, r3
 800211c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800211e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002122:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002126:	f7fe f8b3 	bl	8000290 <__aeabi_uldivmod>
 800212a:	4602      	mov	r2, r0
 800212c:	460b      	mov	r3, r1
 800212e:	4b0d      	ldr	r3, [pc, #52]	@ (8002164 <UART_SetConfig+0x2d4>)
 8002130:	fba3 1302 	umull	r1, r3, r3, r2
 8002134:	095b      	lsrs	r3, r3, #5
 8002136:	2164      	movs	r1, #100	@ 0x64
 8002138:	fb01 f303 	mul.w	r3, r1, r3
 800213c:	1ad3      	subs	r3, r2, r3
 800213e:	00db      	lsls	r3, r3, #3
 8002140:	3332      	adds	r3, #50	@ 0x32
 8002142:	4a08      	ldr	r2, [pc, #32]	@ (8002164 <UART_SetConfig+0x2d4>)
 8002144:	fba2 2303 	umull	r2, r3, r2, r3
 8002148:	095b      	lsrs	r3, r3, #5
 800214a:	f003 0207 	and.w	r2, r3, #7
 800214e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4422      	add	r2, r4
 8002156:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002158:	e106      	b.n	8002368 <UART_SetConfig+0x4d8>
 800215a:	bf00      	nop
 800215c:	40011000 	.word	0x40011000
 8002160:	40011400 	.word	0x40011400
 8002164:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002168:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800216c:	2200      	movs	r2, #0
 800216e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002172:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002176:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800217a:	4642      	mov	r2, r8
 800217c:	464b      	mov	r3, r9
 800217e:	1891      	adds	r1, r2, r2
 8002180:	6239      	str	r1, [r7, #32]
 8002182:	415b      	adcs	r3, r3
 8002184:	627b      	str	r3, [r7, #36]	@ 0x24
 8002186:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800218a:	4641      	mov	r1, r8
 800218c:	1854      	adds	r4, r2, r1
 800218e:	4649      	mov	r1, r9
 8002190:	eb43 0501 	adc.w	r5, r3, r1
 8002194:	f04f 0200 	mov.w	r2, #0
 8002198:	f04f 0300 	mov.w	r3, #0
 800219c:	00eb      	lsls	r3, r5, #3
 800219e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80021a2:	00e2      	lsls	r2, r4, #3
 80021a4:	4614      	mov	r4, r2
 80021a6:	461d      	mov	r5, r3
 80021a8:	4643      	mov	r3, r8
 80021aa:	18e3      	adds	r3, r4, r3
 80021ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80021b0:	464b      	mov	r3, r9
 80021b2:	eb45 0303 	adc.w	r3, r5, r3
 80021b6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80021ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	2200      	movs	r2, #0
 80021c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80021c6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80021ca:	f04f 0200 	mov.w	r2, #0
 80021ce:	f04f 0300 	mov.w	r3, #0
 80021d2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80021d6:	4629      	mov	r1, r5
 80021d8:	008b      	lsls	r3, r1, #2
 80021da:	4621      	mov	r1, r4
 80021dc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80021e0:	4621      	mov	r1, r4
 80021e2:	008a      	lsls	r2, r1, #2
 80021e4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80021e8:	f7fe f852 	bl	8000290 <__aeabi_uldivmod>
 80021ec:	4602      	mov	r2, r0
 80021ee:	460b      	mov	r3, r1
 80021f0:	4b60      	ldr	r3, [pc, #384]	@ (8002374 <UART_SetConfig+0x4e4>)
 80021f2:	fba3 2302 	umull	r2, r3, r3, r2
 80021f6:	095b      	lsrs	r3, r3, #5
 80021f8:	011c      	lsls	r4, r3, #4
 80021fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80021fe:	2200      	movs	r2, #0
 8002200:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002204:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002208:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800220c:	4642      	mov	r2, r8
 800220e:	464b      	mov	r3, r9
 8002210:	1891      	adds	r1, r2, r2
 8002212:	61b9      	str	r1, [r7, #24]
 8002214:	415b      	adcs	r3, r3
 8002216:	61fb      	str	r3, [r7, #28]
 8002218:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800221c:	4641      	mov	r1, r8
 800221e:	1851      	adds	r1, r2, r1
 8002220:	6139      	str	r1, [r7, #16]
 8002222:	4649      	mov	r1, r9
 8002224:	414b      	adcs	r3, r1
 8002226:	617b      	str	r3, [r7, #20]
 8002228:	f04f 0200 	mov.w	r2, #0
 800222c:	f04f 0300 	mov.w	r3, #0
 8002230:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002234:	4659      	mov	r1, fp
 8002236:	00cb      	lsls	r3, r1, #3
 8002238:	4651      	mov	r1, sl
 800223a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800223e:	4651      	mov	r1, sl
 8002240:	00ca      	lsls	r2, r1, #3
 8002242:	4610      	mov	r0, r2
 8002244:	4619      	mov	r1, r3
 8002246:	4603      	mov	r3, r0
 8002248:	4642      	mov	r2, r8
 800224a:	189b      	adds	r3, r3, r2
 800224c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002250:	464b      	mov	r3, r9
 8002252:	460a      	mov	r2, r1
 8002254:	eb42 0303 	adc.w	r3, r2, r3
 8002258:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800225c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	2200      	movs	r2, #0
 8002264:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002266:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002268:	f04f 0200 	mov.w	r2, #0
 800226c:	f04f 0300 	mov.w	r3, #0
 8002270:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002274:	4649      	mov	r1, r9
 8002276:	008b      	lsls	r3, r1, #2
 8002278:	4641      	mov	r1, r8
 800227a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800227e:	4641      	mov	r1, r8
 8002280:	008a      	lsls	r2, r1, #2
 8002282:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002286:	f7fe f803 	bl	8000290 <__aeabi_uldivmod>
 800228a:	4602      	mov	r2, r0
 800228c:	460b      	mov	r3, r1
 800228e:	4611      	mov	r1, r2
 8002290:	4b38      	ldr	r3, [pc, #224]	@ (8002374 <UART_SetConfig+0x4e4>)
 8002292:	fba3 2301 	umull	r2, r3, r3, r1
 8002296:	095b      	lsrs	r3, r3, #5
 8002298:	2264      	movs	r2, #100	@ 0x64
 800229a:	fb02 f303 	mul.w	r3, r2, r3
 800229e:	1acb      	subs	r3, r1, r3
 80022a0:	011b      	lsls	r3, r3, #4
 80022a2:	3332      	adds	r3, #50	@ 0x32
 80022a4:	4a33      	ldr	r2, [pc, #204]	@ (8002374 <UART_SetConfig+0x4e4>)
 80022a6:	fba2 2303 	umull	r2, r3, r2, r3
 80022aa:	095b      	lsrs	r3, r3, #5
 80022ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80022b0:	441c      	add	r4, r3
 80022b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80022b6:	2200      	movs	r2, #0
 80022b8:	673b      	str	r3, [r7, #112]	@ 0x70
 80022ba:	677a      	str	r2, [r7, #116]	@ 0x74
 80022bc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80022c0:	4642      	mov	r2, r8
 80022c2:	464b      	mov	r3, r9
 80022c4:	1891      	adds	r1, r2, r2
 80022c6:	60b9      	str	r1, [r7, #8]
 80022c8:	415b      	adcs	r3, r3
 80022ca:	60fb      	str	r3, [r7, #12]
 80022cc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80022d0:	4641      	mov	r1, r8
 80022d2:	1851      	adds	r1, r2, r1
 80022d4:	6039      	str	r1, [r7, #0]
 80022d6:	4649      	mov	r1, r9
 80022d8:	414b      	adcs	r3, r1
 80022da:	607b      	str	r3, [r7, #4]
 80022dc:	f04f 0200 	mov.w	r2, #0
 80022e0:	f04f 0300 	mov.w	r3, #0
 80022e4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80022e8:	4659      	mov	r1, fp
 80022ea:	00cb      	lsls	r3, r1, #3
 80022ec:	4651      	mov	r1, sl
 80022ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80022f2:	4651      	mov	r1, sl
 80022f4:	00ca      	lsls	r2, r1, #3
 80022f6:	4610      	mov	r0, r2
 80022f8:	4619      	mov	r1, r3
 80022fa:	4603      	mov	r3, r0
 80022fc:	4642      	mov	r2, r8
 80022fe:	189b      	adds	r3, r3, r2
 8002300:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002302:	464b      	mov	r3, r9
 8002304:	460a      	mov	r2, r1
 8002306:	eb42 0303 	adc.w	r3, r2, r3
 800230a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800230c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	2200      	movs	r2, #0
 8002314:	663b      	str	r3, [r7, #96]	@ 0x60
 8002316:	667a      	str	r2, [r7, #100]	@ 0x64
 8002318:	f04f 0200 	mov.w	r2, #0
 800231c:	f04f 0300 	mov.w	r3, #0
 8002320:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002324:	4649      	mov	r1, r9
 8002326:	008b      	lsls	r3, r1, #2
 8002328:	4641      	mov	r1, r8
 800232a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800232e:	4641      	mov	r1, r8
 8002330:	008a      	lsls	r2, r1, #2
 8002332:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002336:	f7fd ffab 	bl	8000290 <__aeabi_uldivmod>
 800233a:	4602      	mov	r2, r0
 800233c:	460b      	mov	r3, r1
 800233e:	4b0d      	ldr	r3, [pc, #52]	@ (8002374 <UART_SetConfig+0x4e4>)
 8002340:	fba3 1302 	umull	r1, r3, r3, r2
 8002344:	095b      	lsrs	r3, r3, #5
 8002346:	2164      	movs	r1, #100	@ 0x64
 8002348:	fb01 f303 	mul.w	r3, r1, r3
 800234c:	1ad3      	subs	r3, r2, r3
 800234e:	011b      	lsls	r3, r3, #4
 8002350:	3332      	adds	r3, #50	@ 0x32
 8002352:	4a08      	ldr	r2, [pc, #32]	@ (8002374 <UART_SetConfig+0x4e4>)
 8002354:	fba2 2303 	umull	r2, r3, r2, r3
 8002358:	095b      	lsrs	r3, r3, #5
 800235a:	f003 020f 	and.w	r2, r3, #15
 800235e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4422      	add	r2, r4
 8002366:	609a      	str	r2, [r3, #8]
}
 8002368:	bf00      	nop
 800236a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800236e:	46bd      	mov	sp, r7
 8002370:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002374:	51eb851f 	.word	0x51eb851f

08002378 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8002378:	b480      	push	{r7}
 800237a:	b083      	sub	sp, #12
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8002380:	4b05      	ldr	r3, [pc, #20]	@ (8002398 <LL_EXTI_EnableIT_0_31+0x20>)
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	4904      	ldr	r1, [pc, #16]	@ (8002398 <LL_EXTI_EnableIT_0_31+0x20>)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	4313      	orrs	r3, r2
 800238a:	600b      	str	r3, [r1, #0]
}
 800238c:	bf00      	nop
 800238e:	370c      	adds	r7, #12
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr
 8002398:	40013c00 	.word	0x40013c00

0800239c <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 800239c:	b480      	push	{r7}
 800239e:	b083      	sub	sp, #12
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 80023a4:	4b06      	ldr	r3, [pc, #24]	@ (80023c0 <LL_EXTI_DisableIT_0_31+0x24>)
 80023a6:	681a      	ldr	r2, [r3, #0]
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	43db      	mvns	r3, r3
 80023ac:	4904      	ldr	r1, [pc, #16]	@ (80023c0 <LL_EXTI_DisableIT_0_31+0x24>)
 80023ae:	4013      	ands	r3, r2
 80023b0:	600b      	str	r3, [r1, #0]
}
 80023b2:	bf00      	nop
 80023b4:	370c      	adds	r7, #12
 80023b6:	46bd      	mov	sp, r7
 80023b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023bc:	4770      	bx	lr
 80023be:	bf00      	nop
 80023c0:	40013c00 	.word	0x40013c00

080023c4 <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b083      	sub	sp, #12
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 80023cc:	4b05      	ldr	r3, [pc, #20]	@ (80023e4 <LL_EXTI_EnableEvent_0_31+0x20>)
 80023ce:	685a      	ldr	r2, [r3, #4]
 80023d0:	4904      	ldr	r1, [pc, #16]	@ (80023e4 <LL_EXTI_EnableEvent_0_31+0x20>)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	4313      	orrs	r3, r2
 80023d6:	604b      	str	r3, [r1, #4]

}
 80023d8:	bf00      	nop
 80023da:	370c      	adds	r7, #12
 80023dc:	46bd      	mov	sp, r7
 80023de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e2:	4770      	bx	lr
 80023e4:	40013c00 	.word	0x40013c00

080023e8 <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 80023e8:	b480      	push	{r7}
 80023ea:	b083      	sub	sp, #12
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 80023f0:	4b06      	ldr	r3, [pc, #24]	@ (800240c <LL_EXTI_DisableEvent_0_31+0x24>)
 80023f2:	685a      	ldr	r2, [r3, #4]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	43db      	mvns	r3, r3
 80023f8:	4904      	ldr	r1, [pc, #16]	@ (800240c <LL_EXTI_DisableEvent_0_31+0x24>)
 80023fa:	4013      	ands	r3, r2
 80023fc:	604b      	str	r3, [r1, #4]
}
 80023fe:	bf00      	nop
 8002400:	370c      	adds	r7, #12
 8002402:	46bd      	mov	sp, r7
 8002404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002408:	4770      	bx	lr
 800240a:	bf00      	nop
 800240c:	40013c00 	.word	0x40013c00

08002410 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8002410:	b480      	push	{r7}
 8002412:	b083      	sub	sp, #12
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8002418:	4b05      	ldr	r3, [pc, #20]	@ (8002430 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800241a:	689a      	ldr	r2, [r3, #8]
 800241c:	4904      	ldr	r1, [pc, #16]	@ (8002430 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	4313      	orrs	r3, r2
 8002422:	608b      	str	r3, [r1, #8]

}
 8002424:	bf00      	nop
 8002426:	370c      	adds	r7, #12
 8002428:	46bd      	mov	sp, r7
 800242a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242e:	4770      	bx	lr
 8002430:	40013c00 	.word	0x40013c00

08002434 <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8002434:	b480      	push	{r7}
 8002436:	b083      	sub	sp, #12
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 800243c:	4b06      	ldr	r3, [pc, #24]	@ (8002458 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800243e:	689a      	ldr	r2, [r3, #8]
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	43db      	mvns	r3, r3
 8002444:	4904      	ldr	r1, [pc, #16]	@ (8002458 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8002446:	4013      	ands	r3, r2
 8002448:	608b      	str	r3, [r1, #8]

}
 800244a:	bf00      	nop
 800244c:	370c      	adds	r7, #12
 800244e:	46bd      	mov	sp, r7
 8002450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002454:	4770      	bx	lr
 8002456:	bf00      	nop
 8002458:	40013c00 	.word	0x40013c00

0800245c <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 800245c:	b480      	push	{r7}
 800245e:	b083      	sub	sp, #12
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8002464:	4b05      	ldr	r3, [pc, #20]	@ (800247c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8002466:	68da      	ldr	r2, [r3, #12]
 8002468:	4904      	ldr	r1, [pc, #16]	@ (800247c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	4313      	orrs	r3, r2
 800246e:	60cb      	str	r3, [r1, #12]
}
 8002470:	bf00      	nop
 8002472:	370c      	adds	r7, #12
 8002474:	46bd      	mov	sp, r7
 8002476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247a:	4770      	bx	lr
 800247c:	40013c00 	.word	0x40013c00

08002480 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8002480:	b480      	push	{r7}
 8002482:	b083      	sub	sp, #12
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8002488:	4b06      	ldr	r3, [pc, #24]	@ (80024a4 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800248a:	68da      	ldr	r2, [r3, #12]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	43db      	mvns	r3, r3
 8002490:	4904      	ldr	r1, [pc, #16]	@ (80024a4 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8002492:	4013      	ands	r3, r2
 8002494:	60cb      	str	r3, [r1, #12]
}
 8002496:	bf00      	nop
 8002498:	370c      	adds	r7, #12
 800249a:	46bd      	mov	sp, r7
 800249c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a0:	4770      	bx	lr
 80024a2:	bf00      	nop
 80024a4:	40013c00 	.word	0x40013c00

080024a8 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b084      	sub	sp, #16
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 80024b0:	2300      	movs	r3, #0
 80024b2:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	791b      	ldrb	r3, [r3, #4]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d065      	beq.n	8002588 <LL_EXTI_Init+0xe0>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d06b      	beq.n	800259c <LL_EXTI_Init+0xf4>
    {
      switch (EXTI_InitStruct->Mode)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	795b      	ldrb	r3, [r3, #5]
 80024c8:	2b02      	cmp	r3, #2
 80024ca:	d01c      	beq.n	8002506 <LL_EXTI_Init+0x5e>
 80024cc:	2b02      	cmp	r3, #2
 80024ce:	dc25      	bgt.n	800251c <LL_EXTI_Init+0x74>
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d002      	beq.n	80024da <LL_EXTI_Init+0x32>
 80024d4:	2b01      	cmp	r3, #1
 80024d6:	d00b      	beq.n	80024f0 <LL_EXTI_Init+0x48>
 80024d8:	e020      	b.n	800251c <LL_EXTI_Init+0x74>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	4618      	mov	r0, r3
 80024e0:	f7ff ff82 	bl	80023e8 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4618      	mov	r0, r3
 80024ea:	f7ff ff45 	bl	8002378 <LL_EXTI_EnableIT_0_31>
          break;
 80024ee:	e018      	b.n	8002522 <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4618      	mov	r0, r3
 80024f6:	f7ff ff51 	bl	800239c <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4618      	mov	r0, r3
 8002500:	f7ff ff60 	bl	80023c4 <LL_EXTI_EnableEvent_0_31>
          break;
 8002504:	e00d      	b.n	8002522 <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4618      	mov	r0, r3
 800250c:	f7ff ff34 	bl	8002378 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4618      	mov	r0, r3
 8002516:	f7ff ff55 	bl	80023c4 <LL_EXTI_EnableEvent_0_31>
          break;
 800251a:	e002      	b.n	8002522 <LL_EXTI_Init+0x7a>
        default:
          status = ERROR;
 800251c:	2301      	movs	r3, #1
 800251e:	73fb      	strb	r3, [r7, #15]
          break;
 8002520:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	799b      	ldrb	r3, [r3, #6]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d038      	beq.n	800259c <LL_EXTI_Init+0xf4>
      {
        switch (EXTI_InitStruct->Trigger)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	799b      	ldrb	r3, [r3, #6]
 800252e:	2b03      	cmp	r3, #3
 8002530:	d01c      	beq.n	800256c <LL_EXTI_Init+0xc4>
 8002532:	2b03      	cmp	r3, #3
 8002534:	dc25      	bgt.n	8002582 <LL_EXTI_Init+0xda>
 8002536:	2b01      	cmp	r3, #1
 8002538:	d002      	beq.n	8002540 <LL_EXTI_Init+0x98>
 800253a:	2b02      	cmp	r3, #2
 800253c:	d00b      	beq.n	8002556 <LL_EXTI_Init+0xae>
 800253e:	e020      	b.n	8002582 <LL_EXTI_Init+0xda>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4618      	mov	r0, r3
 8002546:	f7ff ff9b 	bl	8002480 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4618      	mov	r0, r3
 8002550:	f7ff ff5e 	bl	8002410 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8002554:	e022      	b.n	800259c <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	4618      	mov	r0, r3
 800255c:	f7ff ff6a 	bl	8002434 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4618      	mov	r0, r3
 8002566:	f7ff ff79 	bl	800245c <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800256a:	e017      	b.n	800259c <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4618      	mov	r0, r3
 8002572:	f7ff ff4d 	bl	8002410 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4618      	mov	r0, r3
 800257c:	f7ff ff6e 	bl	800245c <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8002580:	e00c      	b.n	800259c <LL_EXTI_Init+0xf4>
          default:
            status = ERROR;
 8002582:	2301      	movs	r3, #1
 8002584:	73fb      	strb	r3, [r7, #15]
            break;
 8002586:	e009      	b.n	800259c <LL_EXTI_Init+0xf4>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4618      	mov	r0, r3
 800258e:	f7ff ff05 	bl	800239c <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4618      	mov	r0, r3
 8002598:	f7ff ff26 	bl	80023e8 <LL_EXTI_DisableEvent_0_31>
  }
  return status;
 800259c:	7bfb      	ldrb	r3, [r7, #15]
}
 800259e:	4618      	mov	r0, r3
 80025a0:	3710      	adds	r7, #16
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}

080025a6 <LL_GPIO_SetPinMode>:
{
 80025a6:	b480      	push	{r7}
 80025a8:	b08b      	sub	sp, #44	@ 0x2c
 80025aa:	af00      	add	r7, sp, #0
 80025ac:	60f8      	str	r0, [r7, #12]
 80025ae:	60b9      	str	r1, [r7, #8]
 80025b0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681a      	ldr	r2, [r3, #0]
 80025b6:	68bb      	ldr	r3, [r7, #8]
 80025b8:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025ba:	697b      	ldr	r3, [r7, #20]
 80025bc:	fa93 f3a3 	rbit	r3, r3
 80025c0:	613b      	str	r3, [r7, #16]
  return result;
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80025c6:	69bb      	ldr	r3, [r7, #24]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d101      	bne.n	80025d0 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 80025cc:	2320      	movs	r3, #32
 80025ce:	e003      	b.n	80025d8 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 80025d0:	69bb      	ldr	r3, [r7, #24]
 80025d2:	fab3 f383 	clz	r3, r3
 80025d6:	b2db      	uxtb	r3, r3
 80025d8:	005b      	lsls	r3, r3, #1
 80025da:	2103      	movs	r1, #3
 80025dc:	fa01 f303 	lsl.w	r3, r1, r3
 80025e0:	43db      	mvns	r3, r3
 80025e2:	401a      	ands	r2, r3
 80025e4:	68bb      	ldr	r3, [r7, #8]
 80025e6:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025e8:	6a3b      	ldr	r3, [r7, #32]
 80025ea:	fa93 f3a3 	rbit	r3, r3
 80025ee:	61fb      	str	r3, [r7, #28]
  return result;
 80025f0:	69fb      	ldr	r3, [r7, #28]
 80025f2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80025f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d101      	bne.n	80025fe <LL_GPIO_SetPinMode+0x58>
    return 32U;
 80025fa:	2320      	movs	r3, #32
 80025fc:	e003      	b.n	8002606 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 80025fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002600:	fab3 f383 	clz	r3, r3
 8002604:	b2db      	uxtb	r3, r3
 8002606:	005b      	lsls	r3, r3, #1
 8002608:	6879      	ldr	r1, [r7, #4]
 800260a:	fa01 f303 	lsl.w	r3, r1, r3
 800260e:	431a      	orrs	r2, r3
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	601a      	str	r2, [r3, #0]
}
 8002614:	bf00      	nop
 8002616:	372c      	adds	r7, #44	@ 0x2c
 8002618:	46bd      	mov	sp, r7
 800261a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261e:	4770      	bx	lr

08002620 <LL_GPIO_SetPinOutputType>:
{
 8002620:	b480      	push	{r7}
 8002622:	b085      	sub	sp, #20
 8002624:	af00      	add	r7, sp, #0
 8002626:	60f8      	str	r0, [r7, #12]
 8002628:	60b9      	str	r1, [r7, #8]
 800262a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	685a      	ldr	r2, [r3, #4]
 8002630:	68bb      	ldr	r3, [r7, #8]
 8002632:	43db      	mvns	r3, r3
 8002634:	401a      	ands	r2, r3
 8002636:	68bb      	ldr	r3, [r7, #8]
 8002638:	6879      	ldr	r1, [r7, #4]
 800263a:	fb01 f303 	mul.w	r3, r1, r3
 800263e:	431a      	orrs	r2, r3
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	605a      	str	r2, [r3, #4]
}
 8002644:	bf00      	nop
 8002646:	3714      	adds	r7, #20
 8002648:	46bd      	mov	sp, r7
 800264a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264e:	4770      	bx	lr

08002650 <LL_GPIO_SetPinSpeed>:
{
 8002650:	b480      	push	{r7}
 8002652:	b08b      	sub	sp, #44	@ 0x2c
 8002654:	af00      	add	r7, sp, #0
 8002656:	60f8      	str	r0, [r7, #12]
 8002658:	60b9      	str	r1, [r7, #8]
 800265a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	689a      	ldr	r2, [r3, #8]
 8002660:	68bb      	ldr	r3, [r7, #8]
 8002662:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	fa93 f3a3 	rbit	r3, r3
 800266a:	613b      	str	r3, [r7, #16]
  return result;
 800266c:	693b      	ldr	r3, [r7, #16]
 800266e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002670:	69bb      	ldr	r3, [r7, #24]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d101      	bne.n	800267a <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8002676:	2320      	movs	r3, #32
 8002678:	e003      	b.n	8002682 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 800267a:	69bb      	ldr	r3, [r7, #24]
 800267c:	fab3 f383 	clz	r3, r3
 8002680:	b2db      	uxtb	r3, r3
 8002682:	005b      	lsls	r3, r3, #1
 8002684:	2103      	movs	r1, #3
 8002686:	fa01 f303 	lsl.w	r3, r1, r3
 800268a:	43db      	mvns	r3, r3
 800268c:	401a      	ands	r2, r3
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002692:	6a3b      	ldr	r3, [r7, #32]
 8002694:	fa93 f3a3 	rbit	r3, r3
 8002698:	61fb      	str	r3, [r7, #28]
  return result;
 800269a:	69fb      	ldr	r3, [r7, #28]
 800269c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800269e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d101      	bne.n	80026a8 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 80026a4:	2320      	movs	r3, #32
 80026a6:	e003      	b.n	80026b0 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 80026a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026aa:	fab3 f383 	clz	r3, r3
 80026ae:	b2db      	uxtb	r3, r3
 80026b0:	005b      	lsls	r3, r3, #1
 80026b2:	6879      	ldr	r1, [r7, #4]
 80026b4:	fa01 f303 	lsl.w	r3, r1, r3
 80026b8:	431a      	orrs	r2, r3
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	609a      	str	r2, [r3, #8]
}
 80026be:	bf00      	nop
 80026c0:	372c      	adds	r7, #44	@ 0x2c
 80026c2:	46bd      	mov	sp, r7
 80026c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c8:	4770      	bx	lr

080026ca <LL_GPIO_SetPinPull>:
{
 80026ca:	b480      	push	{r7}
 80026cc:	b08b      	sub	sp, #44	@ 0x2c
 80026ce:	af00      	add	r7, sp, #0
 80026d0:	60f8      	str	r0, [r7, #12]
 80026d2:	60b9      	str	r1, [r7, #8]
 80026d4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	68da      	ldr	r2, [r3, #12]
 80026da:	68bb      	ldr	r3, [r7, #8]
 80026dc:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026de:	697b      	ldr	r3, [r7, #20]
 80026e0:	fa93 f3a3 	rbit	r3, r3
 80026e4:	613b      	str	r3, [r7, #16]
  return result;
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80026ea:	69bb      	ldr	r3, [r7, #24]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d101      	bne.n	80026f4 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 80026f0:	2320      	movs	r3, #32
 80026f2:	e003      	b.n	80026fc <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 80026f4:	69bb      	ldr	r3, [r7, #24]
 80026f6:	fab3 f383 	clz	r3, r3
 80026fa:	b2db      	uxtb	r3, r3
 80026fc:	005b      	lsls	r3, r3, #1
 80026fe:	2103      	movs	r1, #3
 8002700:	fa01 f303 	lsl.w	r3, r1, r3
 8002704:	43db      	mvns	r3, r3
 8002706:	401a      	ands	r2, r3
 8002708:	68bb      	ldr	r3, [r7, #8]
 800270a:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800270c:	6a3b      	ldr	r3, [r7, #32]
 800270e:	fa93 f3a3 	rbit	r3, r3
 8002712:	61fb      	str	r3, [r7, #28]
  return result;
 8002714:	69fb      	ldr	r3, [r7, #28]
 8002716:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800271a:	2b00      	cmp	r3, #0
 800271c:	d101      	bne.n	8002722 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 800271e:	2320      	movs	r3, #32
 8002720:	e003      	b.n	800272a <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8002722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002724:	fab3 f383 	clz	r3, r3
 8002728:	b2db      	uxtb	r3, r3
 800272a:	005b      	lsls	r3, r3, #1
 800272c:	6879      	ldr	r1, [r7, #4]
 800272e:	fa01 f303 	lsl.w	r3, r1, r3
 8002732:	431a      	orrs	r2, r3
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	60da      	str	r2, [r3, #12]
}
 8002738:	bf00      	nop
 800273a:	372c      	adds	r7, #44	@ 0x2c
 800273c:	46bd      	mov	sp, r7
 800273e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002742:	4770      	bx	lr

08002744 <LL_GPIO_SetAFPin_0_7>:
{
 8002744:	b480      	push	{r7}
 8002746:	b08b      	sub	sp, #44	@ 0x2c
 8002748:	af00      	add	r7, sp, #0
 800274a:	60f8      	str	r0, [r7, #12]
 800274c:	60b9      	str	r1, [r7, #8]
 800274e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	6a1a      	ldr	r2, [r3, #32]
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	fa93 f3a3 	rbit	r3, r3
 800275e:	613b      	str	r3, [r7, #16]
  return result;
 8002760:	693b      	ldr	r3, [r7, #16]
 8002762:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002764:	69bb      	ldr	r3, [r7, #24]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d101      	bne.n	800276e <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 800276a:	2320      	movs	r3, #32
 800276c:	e003      	b.n	8002776 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 800276e:	69bb      	ldr	r3, [r7, #24]
 8002770:	fab3 f383 	clz	r3, r3
 8002774:	b2db      	uxtb	r3, r3
 8002776:	009b      	lsls	r3, r3, #2
 8002778:	210f      	movs	r1, #15
 800277a:	fa01 f303 	lsl.w	r3, r1, r3
 800277e:	43db      	mvns	r3, r3
 8002780:	401a      	ands	r2, r3
 8002782:	68bb      	ldr	r3, [r7, #8]
 8002784:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002786:	6a3b      	ldr	r3, [r7, #32]
 8002788:	fa93 f3a3 	rbit	r3, r3
 800278c:	61fb      	str	r3, [r7, #28]
  return result;
 800278e:	69fb      	ldr	r3, [r7, #28]
 8002790:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002794:	2b00      	cmp	r3, #0
 8002796:	d101      	bne.n	800279c <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8002798:	2320      	movs	r3, #32
 800279a:	e003      	b.n	80027a4 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 800279c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800279e:	fab3 f383 	clz	r3, r3
 80027a2:	b2db      	uxtb	r3, r3
 80027a4:	009b      	lsls	r3, r3, #2
 80027a6:	6879      	ldr	r1, [r7, #4]
 80027a8:	fa01 f303 	lsl.w	r3, r1, r3
 80027ac:	431a      	orrs	r2, r3
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	621a      	str	r2, [r3, #32]
}
 80027b2:	bf00      	nop
 80027b4:	372c      	adds	r7, #44	@ 0x2c
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr

080027be <LL_GPIO_SetAFPin_8_15>:
{
 80027be:	b480      	push	{r7}
 80027c0:	b08b      	sub	sp, #44	@ 0x2c
 80027c2:	af00      	add	r7, sp, #0
 80027c4:	60f8      	str	r0, [r7, #12]
 80027c6:	60b9      	str	r1, [r7, #8]
 80027c8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80027ce:	68bb      	ldr	r3, [r7, #8]
 80027d0:	0a1b      	lsrs	r3, r3, #8
 80027d2:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	fa93 f3a3 	rbit	r3, r3
 80027da:	613b      	str	r3, [r7, #16]
  return result;
 80027dc:	693b      	ldr	r3, [r7, #16]
 80027de:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80027e0:	69bb      	ldr	r3, [r7, #24]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d101      	bne.n	80027ea <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 80027e6:	2320      	movs	r3, #32
 80027e8:	e003      	b.n	80027f2 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 80027ea:	69bb      	ldr	r3, [r7, #24]
 80027ec:	fab3 f383 	clz	r3, r3
 80027f0:	b2db      	uxtb	r3, r3
 80027f2:	009b      	lsls	r3, r3, #2
 80027f4:	210f      	movs	r1, #15
 80027f6:	fa01 f303 	lsl.w	r3, r1, r3
 80027fa:	43db      	mvns	r3, r3
 80027fc:	401a      	ands	r2, r3
 80027fe:	68bb      	ldr	r3, [r7, #8]
 8002800:	0a1b      	lsrs	r3, r3, #8
 8002802:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002804:	6a3b      	ldr	r3, [r7, #32]
 8002806:	fa93 f3a3 	rbit	r3, r3
 800280a:	61fb      	str	r3, [r7, #28]
  return result;
 800280c:	69fb      	ldr	r3, [r7, #28]
 800280e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002812:	2b00      	cmp	r3, #0
 8002814:	d101      	bne.n	800281a <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8002816:	2320      	movs	r3, #32
 8002818:	e003      	b.n	8002822 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 800281a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800281c:	fab3 f383 	clz	r3, r3
 8002820:	b2db      	uxtb	r3, r3
 8002822:	009b      	lsls	r3, r3, #2
 8002824:	6879      	ldr	r1, [r7, #4]
 8002826:	fa01 f303 	lsl.w	r3, r1, r3
 800282a:	431a      	orrs	r2, r3
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8002830:	bf00      	nop
 8002832:	372c      	adds	r7, #44	@ 0x2c
 8002834:	46bd      	mov	sp, r7
 8002836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283a:	4770      	bx	lr

0800283c <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b08a      	sub	sp, #40	@ 0x28
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
 8002844:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8002846:	2300      	movs	r3, #0
 8002848:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t currentpin = 0x00000000U;
 800284a:	2300      	movs	r3, #0
 800284c:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002854:	69bb      	ldr	r3, [r7, #24]
 8002856:	fa93 f3a3 	rbit	r3, r3
 800285a:	617b      	str	r3, [r7, #20]
  return result;
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8002860:	69fb      	ldr	r3, [r7, #28]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d101      	bne.n	800286a <LL_GPIO_Init+0x2e>
    return 32U;
 8002866:	2320      	movs	r3, #32
 8002868:	e003      	b.n	8002872 <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 800286a:	69fb      	ldr	r3, [r7, #28]
 800286c:	fab3 f383 	clz	r3, r3
 8002870:	b2db      	uxtb	r3, r3
 8002872:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002874:	e057      	b.n	8002926 <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	681a      	ldr	r2, [r3, #0]
 800287a:	2101      	movs	r1, #1
 800287c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800287e:	fa01 f303 	lsl.w	r3, r1, r3
 8002882:	4013      	ands	r3, r2
 8002884:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 8002886:	6a3b      	ldr	r3, [r7, #32]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d049      	beq.n	8002920 <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	2b01      	cmp	r3, #1
 8002892:	d003      	beq.n	800289c <LL_GPIO_Init+0x60>
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	2b02      	cmp	r3, #2
 800289a:	d10d      	bne.n	80028b8 <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	689b      	ldr	r3, [r3, #8]
 80028a0:	461a      	mov	r2, r3
 80028a2:	6a39      	ldr	r1, [r7, #32]
 80028a4:	6878      	ldr	r0, [r7, #4]
 80028a6:	f7ff fed3 	bl	8002650 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	68db      	ldr	r3, [r3, #12]
 80028ae:	461a      	mov	r2, r3
 80028b0:	6a39      	ldr	r1, [r7, #32]
 80028b2:	6878      	ldr	r0, [r7, #4]
 80028b4:	f7ff feb4 	bl	8002620 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	691b      	ldr	r3, [r3, #16]
 80028bc:	461a      	mov	r2, r3
 80028be:	6a39      	ldr	r1, [r7, #32]
 80028c0:	6878      	ldr	r0, [r7, #4]
 80028c2:	f7ff ff02 	bl	80026ca <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	2b02      	cmp	r3, #2
 80028cc:	d121      	bne.n	8002912 <LL_GPIO_Init+0xd6>
 80028ce:	6a3b      	ldr	r3, [r7, #32]
 80028d0:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	fa93 f3a3 	rbit	r3, r3
 80028d8:	60bb      	str	r3, [r7, #8]
  return result;
 80028da:	68bb      	ldr	r3, [r7, #8]
 80028dc:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 80028de:	693b      	ldr	r3, [r7, #16]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d101      	bne.n	80028e8 <LL_GPIO_Init+0xac>
    return 32U;
 80028e4:	2320      	movs	r3, #32
 80028e6:	e003      	b.n	80028f0 <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 80028e8:	693b      	ldr	r3, [r7, #16]
 80028ea:	fab3 f383 	clz	r3, r3
 80028ee:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 80028f0:	2b07      	cmp	r3, #7
 80028f2:	d807      	bhi.n	8002904 <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	695b      	ldr	r3, [r3, #20]
 80028f8:	461a      	mov	r2, r3
 80028fa:	6a39      	ldr	r1, [r7, #32]
 80028fc:	6878      	ldr	r0, [r7, #4]
 80028fe:	f7ff ff21 	bl	8002744 <LL_GPIO_SetAFPin_0_7>
 8002902:	e006      	b.n	8002912 <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	695b      	ldr	r3, [r3, #20]
 8002908:	461a      	mov	r2, r3
 800290a:	6a39      	ldr	r1, [r7, #32]
 800290c:	6878      	ldr	r0, [r7, #4]
 800290e:	f7ff ff56 	bl	80027be <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	461a      	mov	r2, r3
 8002918:	6a39      	ldr	r1, [r7, #32]
 800291a:	6878      	ldr	r0, [r7, #4]
 800291c:	f7ff fe43 	bl	80025a6 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8002920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002922:	3301      	adds	r3, #1
 8002924:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800292c:	fa22 f303 	lsr.w	r3, r2, r3
 8002930:	2b00      	cmp	r3, #0
 8002932:	d1a0      	bne.n	8002876 <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 8002934:	2300      	movs	r3, #0
}
 8002936:	4618      	mov	r0, r3
 8002938:	3728      	adds	r7, #40	@ 0x28
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}

0800293e <LL_TIM_SetPrescaler>:
{
 800293e:	b480      	push	{r7}
 8002940:	b083      	sub	sp, #12
 8002942:	af00      	add	r7, sp, #0
 8002944:	6078      	str	r0, [r7, #4]
 8002946:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	683a      	ldr	r2, [r7, #0]
 800294c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800294e:	bf00      	nop
 8002950:	370c      	adds	r7, #12
 8002952:	46bd      	mov	sp, r7
 8002954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002958:	4770      	bx	lr

0800295a <LL_TIM_SetAutoReload>:
{
 800295a:	b480      	push	{r7}
 800295c:	b083      	sub	sp, #12
 800295e:	af00      	add	r7, sp, #0
 8002960:	6078      	str	r0, [r7, #4]
 8002962:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	683a      	ldr	r2, [r7, #0]
 8002968:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800296a:	bf00      	nop
 800296c:	370c      	adds	r7, #12
 800296e:	46bd      	mov	sp, r7
 8002970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002974:	4770      	bx	lr

08002976 <LL_TIM_SetRepetitionCounter>:
{
 8002976:	b480      	push	{r7}
 8002978:	b083      	sub	sp, #12
 800297a:	af00      	add	r7, sp, #0
 800297c:	6078      	str	r0, [r7, #4]
 800297e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	683a      	ldr	r2, [r7, #0]
 8002984:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002986:	bf00      	nop
 8002988:	370c      	adds	r7, #12
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr

08002992 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8002992:	b480      	push	{r7}
 8002994:	b083      	sub	sp, #12
 8002996:	af00      	add	r7, sp, #0
 8002998:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	695b      	ldr	r3, [r3, #20]
 800299e:	f043 0201 	orr.w	r2, r3, #1
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	615a      	str	r2, [r3, #20]
}
 80029a6:	bf00      	nop
 80029a8:	370c      	adds	r7, #12
 80029aa:	46bd      	mov	sp, r7
 80029ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b0:	4770      	bx	lr
	...

080029b4 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b084      	sub	sp, #16
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
 80029bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	4a31      	ldr	r2, [pc, #196]	@ (8002a8c <LL_TIM_Init+0xd8>)
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d00f      	beq.n	80029ec <LL_TIM_Init+0x38>
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80029d2:	d00b      	beq.n	80029ec <LL_TIM_Init+0x38>
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	4a2e      	ldr	r2, [pc, #184]	@ (8002a90 <LL_TIM_Init+0xdc>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d007      	beq.n	80029ec <LL_TIM_Init+0x38>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	4a2d      	ldr	r2, [pc, #180]	@ (8002a94 <LL_TIM_Init+0xe0>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d003      	beq.n	80029ec <LL_TIM_Init+0x38>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	4a2c      	ldr	r2, [pc, #176]	@ (8002a98 <LL_TIM_Init+0xe4>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d106      	bne.n	80029fa <LL_TIM_Init+0x46>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	4313      	orrs	r3, r2
 80029f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	4a23      	ldr	r2, [pc, #140]	@ (8002a8c <LL_TIM_Init+0xd8>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d01b      	beq.n	8002a3a <LL_TIM_Init+0x86>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a08:	d017      	beq.n	8002a3a <LL_TIM_Init+0x86>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	4a20      	ldr	r2, [pc, #128]	@ (8002a90 <LL_TIM_Init+0xdc>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d013      	beq.n	8002a3a <LL_TIM_Init+0x86>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	4a1f      	ldr	r2, [pc, #124]	@ (8002a94 <LL_TIM_Init+0xe0>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d00f      	beq.n	8002a3a <LL_TIM_Init+0x86>
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	4a1e      	ldr	r2, [pc, #120]	@ (8002a98 <LL_TIM_Init+0xe4>)
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	d00b      	beq.n	8002a3a <LL_TIM_Init+0x86>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	4a1d      	ldr	r2, [pc, #116]	@ (8002a9c <LL_TIM_Init+0xe8>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d007      	beq.n	8002a3a <LL_TIM_Init+0x86>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	4a1c      	ldr	r2, [pc, #112]	@ (8002aa0 <LL_TIM_Init+0xec>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d003      	beq.n	8002a3a <LL_TIM_Init+0x86>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	4a1b      	ldr	r2, [pc, #108]	@ (8002aa4 <LL_TIM_Init+0xf0>)
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d106      	bne.n	8002a48 <LL_TIM_Init+0x94>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	68db      	ldr	r3, [r3, #12]
 8002a44:	4313      	orrs	r3, r2
 8002a46:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	68fa      	ldr	r2, [r7, #12]
 8002a4c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	689b      	ldr	r3, [r3, #8]
 8002a52:	4619      	mov	r1, r3
 8002a54:	6878      	ldr	r0, [r7, #4]
 8002a56:	f7ff ff80 	bl	800295a <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	881b      	ldrh	r3, [r3, #0]
 8002a5e:	4619      	mov	r1, r3
 8002a60:	6878      	ldr	r0, [r7, #4]
 8002a62:	f7ff ff6c 	bl	800293e <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	4a08      	ldr	r2, [pc, #32]	@ (8002a8c <LL_TIM_Init+0xd8>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d105      	bne.n	8002a7a <LL_TIM_Init+0xc6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	691b      	ldr	r3, [r3, #16]
 8002a72:	4619      	mov	r1, r3
 8002a74:	6878      	ldr	r0, [r7, #4]
 8002a76:	f7ff ff7e 	bl	8002976 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	f7ff ff89 	bl	8002992 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8002a80:	2300      	movs	r3, #0
}
 8002a82:	4618      	mov	r0, r3
 8002a84:	3710      	adds	r7, #16
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}
 8002a8a:	bf00      	nop
 8002a8c:	40010000 	.word	0x40010000
 8002a90:	40000400 	.word	0x40000400
 8002a94:	40000800 	.word	0x40000800
 8002a98:	40000c00 	.word	0x40000c00
 8002a9c:	40014000 	.word	0x40014000
 8002aa0:	40014400 	.word	0x40014400
 8002aa4:	40014800 	.word	0x40014800

08002aa8 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b083      	sub	sp, #12
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8002ab0:	4a04      	ldr	r2, [pc, #16]	@ (8002ac4 <LL_SetSystemCoreClock+0x1c>)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6013      	str	r3, [r2, #0]
}
 8002ab6:	bf00      	nop
 8002ab8:	370c      	adds	r7, #12
 8002aba:	46bd      	mov	sp, r7
 8002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac0:	4770      	bx	lr
 8002ac2:	bf00      	nop
 8002ac4:	20000000 	.word	0x20000000

08002ac8 <sniprintf>:
 8002ac8:	b40c      	push	{r2, r3}
 8002aca:	b530      	push	{r4, r5, lr}
 8002acc:	4b18      	ldr	r3, [pc, #96]	@ (8002b30 <sniprintf+0x68>)
 8002ace:	1e0c      	subs	r4, r1, #0
 8002ad0:	681d      	ldr	r5, [r3, #0]
 8002ad2:	b09d      	sub	sp, #116	@ 0x74
 8002ad4:	da08      	bge.n	8002ae8 <sniprintf+0x20>
 8002ad6:	238b      	movs	r3, #139	@ 0x8b
 8002ad8:	602b      	str	r3, [r5, #0]
 8002ada:	f04f 30ff 	mov.w	r0, #4294967295
 8002ade:	b01d      	add	sp, #116	@ 0x74
 8002ae0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002ae4:	b002      	add	sp, #8
 8002ae6:	4770      	bx	lr
 8002ae8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8002aec:	f8ad 3014 	strh.w	r3, [sp, #20]
 8002af0:	f04f 0300 	mov.w	r3, #0
 8002af4:	931b      	str	r3, [sp, #108]	@ 0x6c
 8002af6:	bf14      	ite	ne
 8002af8:	f104 33ff 	addne.w	r3, r4, #4294967295
 8002afc:	4623      	moveq	r3, r4
 8002afe:	9304      	str	r3, [sp, #16]
 8002b00:	9307      	str	r3, [sp, #28]
 8002b02:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002b06:	9002      	str	r0, [sp, #8]
 8002b08:	9006      	str	r0, [sp, #24]
 8002b0a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8002b0e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8002b10:	ab21      	add	r3, sp, #132	@ 0x84
 8002b12:	a902      	add	r1, sp, #8
 8002b14:	4628      	mov	r0, r5
 8002b16:	9301      	str	r3, [sp, #4]
 8002b18:	f000 f98c 	bl	8002e34 <_svfiprintf_r>
 8002b1c:	1c43      	adds	r3, r0, #1
 8002b1e:	bfbc      	itt	lt
 8002b20:	238b      	movlt	r3, #139	@ 0x8b
 8002b22:	602b      	strlt	r3, [r5, #0]
 8002b24:	2c00      	cmp	r4, #0
 8002b26:	d0da      	beq.n	8002ade <sniprintf+0x16>
 8002b28:	9b02      	ldr	r3, [sp, #8]
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	701a      	strb	r2, [r3, #0]
 8002b2e:	e7d6      	b.n	8002ade <sniprintf+0x16>
 8002b30:	2000000c 	.word	0x2000000c

08002b34 <__errno>:
 8002b34:	4b01      	ldr	r3, [pc, #4]	@ (8002b3c <__errno+0x8>)
 8002b36:	6818      	ldr	r0, [r3, #0]
 8002b38:	4770      	bx	lr
 8002b3a:	bf00      	nop
 8002b3c:	2000000c 	.word	0x2000000c

08002b40 <__libc_init_array>:
 8002b40:	b570      	push	{r4, r5, r6, lr}
 8002b42:	4d0d      	ldr	r5, [pc, #52]	@ (8002b78 <__libc_init_array+0x38>)
 8002b44:	4c0d      	ldr	r4, [pc, #52]	@ (8002b7c <__libc_init_array+0x3c>)
 8002b46:	1b64      	subs	r4, r4, r5
 8002b48:	10a4      	asrs	r4, r4, #2
 8002b4a:	2600      	movs	r6, #0
 8002b4c:	42a6      	cmp	r6, r4
 8002b4e:	d109      	bne.n	8002b64 <__libc_init_array+0x24>
 8002b50:	4d0b      	ldr	r5, [pc, #44]	@ (8002b80 <__libc_init_array+0x40>)
 8002b52:	4c0c      	ldr	r4, [pc, #48]	@ (8002b84 <__libc_init_array+0x44>)
 8002b54:	f000 fc64 	bl	8003420 <_init>
 8002b58:	1b64      	subs	r4, r4, r5
 8002b5a:	10a4      	asrs	r4, r4, #2
 8002b5c:	2600      	movs	r6, #0
 8002b5e:	42a6      	cmp	r6, r4
 8002b60:	d105      	bne.n	8002b6e <__libc_init_array+0x2e>
 8002b62:	bd70      	pop	{r4, r5, r6, pc}
 8002b64:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b68:	4798      	blx	r3
 8002b6a:	3601      	adds	r6, #1
 8002b6c:	e7ee      	b.n	8002b4c <__libc_init_array+0xc>
 8002b6e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b72:	4798      	blx	r3
 8002b74:	3601      	adds	r6, #1
 8002b76:	e7f2      	b.n	8002b5e <__libc_init_array+0x1e>
 8002b78:	080034ac 	.word	0x080034ac
 8002b7c:	080034ac 	.word	0x080034ac
 8002b80:	080034ac 	.word	0x080034ac
 8002b84:	080034b0 	.word	0x080034b0

08002b88 <__retarget_lock_acquire_recursive>:
 8002b88:	4770      	bx	lr

08002b8a <__retarget_lock_release_recursive>:
 8002b8a:	4770      	bx	lr

08002b8c <_free_r>:
 8002b8c:	b538      	push	{r3, r4, r5, lr}
 8002b8e:	4605      	mov	r5, r0
 8002b90:	2900      	cmp	r1, #0
 8002b92:	d041      	beq.n	8002c18 <_free_r+0x8c>
 8002b94:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002b98:	1f0c      	subs	r4, r1, #4
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	bfb8      	it	lt
 8002b9e:	18e4      	addlt	r4, r4, r3
 8002ba0:	f000 f8e0 	bl	8002d64 <__malloc_lock>
 8002ba4:	4a1d      	ldr	r2, [pc, #116]	@ (8002c1c <_free_r+0x90>)
 8002ba6:	6813      	ldr	r3, [r2, #0]
 8002ba8:	b933      	cbnz	r3, 8002bb8 <_free_r+0x2c>
 8002baa:	6063      	str	r3, [r4, #4]
 8002bac:	6014      	str	r4, [r2, #0]
 8002bae:	4628      	mov	r0, r5
 8002bb0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002bb4:	f000 b8dc 	b.w	8002d70 <__malloc_unlock>
 8002bb8:	42a3      	cmp	r3, r4
 8002bba:	d908      	bls.n	8002bce <_free_r+0x42>
 8002bbc:	6820      	ldr	r0, [r4, #0]
 8002bbe:	1821      	adds	r1, r4, r0
 8002bc0:	428b      	cmp	r3, r1
 8002bc2:	bf01      	itttt	eq
 8002bc4:	6819      	ldreq	r1, [r3, #0]
 8002bc6:	685b      	ldreq	r3, [r3, #4]
 8002bc8:	1809      	addeq	r1, r1, r0
 8002bca:	6021      	streq	r1, [r4, #0]
 8002bcc:	e7ed      	b.n	8002baa <_free_r+0x1e>
 8002bce:	461a      	mov	r2, r3
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	b10b      	cbz	r3, 8002bd8 <_free_r+0x4c>
 8002bd4:	42a3      	cmp	r3, r4
 8002bd6:	d9fa      	bls.n	8002bce <_free_r+0x42>
 8002bd8:	6811      	ldr	r1, [r2, #0]
 8002bda:	1850      	adds	r0, r2, r1
 8002bdc:	42a0      	cmp	r0, r4
 8002bde:	d10b      	bne.n	8002bf8 <_free_r+0x6c>
 8002be0:	6820      	ldr	r0, [r4, #0]
 8002be2:	4401      	add	r1, r0
 8002be4:	1850      	adds	r0, r2, r1
 8002be6:	4283      	cmp	r3, r0
 8002be8:	6011      	str	r1, [r2, #0]
 8002bea:	d1e0      	bne.n	8002bae <_free_r+0x22>
 8002bec:	6818      	ldr	r0, [r3, #0]
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	6053      	str	r3, [r2, #4]
 8002bf2:	4408      	add	r0, r1
 8002bf4:	6010      	str	r0, [r2, #0]
 8002bf6:	e7da      	b.n	8002bae <_free_r+0x22>
 8002bf8:	d902      	bls.n	8002c00 <_free_r+0x74>
 8002bfa:	230c      	movs	r3, #12
 8002bfc:	602b      	str	r3, [r5, #0]
 8002bfe:	e7d6      	b.n	8002bae <_free_r+0x22>
 8002c00:	6820      	ldr	r0, [r4, #0]
 8002c02:	1821      	adds	r1, r4, r0
 8002c04:	428b      	cmp	r3, r1
 8002c06:	bf04      	itt	eq
 8002c08:	6819      	ldreq	r1, [r3, #0]
 8002c0a:	685b      	ldreq	r3, [r3, #4]
 8002c0c:	6063      	str	r3, [r4, #4]
 8002c0e:	bf04      	itt	eq
 8002c10:	1809      	addeq	r1, r1, r0
 8002c12:	6021      	streq	r1, [r4, #0]
 8002c14:	6054      	str	r4, [r2, #4]
 8002c16:	e7ca      	b.n	8002bae <_free_r+0x22>
 8002c18:	bd38      	pop	{r3, r4, r5, pc}
 8002c1a:	bf00      	nop
 8002c1c:	2000021c 	.word	0x2000021c

08002c20 <sbrk_aligned>:
 8002c20:	b570      	push	{r4, r5, r6, lr}
 8002c22:	4e0f      	ldr	r6, [pc, #60]	@ (8002c60 <sbrk_aligned+0x40>)
 8002c24:	460c      	mov	r4, r1
 8002c26:	6831      	ldr	r1, [r6, #0]
 8002c28:	4605      	mov	r5, r0
 8002c2a:	b911      	cbnz	r1, 8002c32 <sbrk_aligned+0x12>
 8002c2c:	f000 fba4 	bl	8003378 <_sbrk_r>
 8002c30:	6030      	str	r0, [r6, #0]
 8002c32:	4621      	mov	r1, r4
 8002c34:	4628      	mov	r0, r5
 8002c36:	f000 fb9f 	bl	8003378 <_sbrk_r>
 8002c3a:	1c43      	adds	r3, r0, #1
 8002c3c:	d103      	bne.n	8002c46 <sbrk_aligned+0x26>
 8002c3e:	f04f 34ff 	mov.w	r4, #4294967295
 8002c42:	4620      	mov	r0, r4
 8002c44:	bd70      	pop	{r4, r5, r6, pc}
 8002c46:	1cc4      	adds	r4, r0, #3
 8002c48:	f024 0403 	bic.w	r4, r4, #3
 8002c4c:	42a0      	cmp	r0, r4
 8002c4e:	d0f8      	beq.n	8002c42 <sbrk_aligned+0x22>
 8002c50:	1a21      	subs	r1, r4, r0
 8002c52:	4628      	mov	r0, r5
 8002c54:	f000 fb90 	bl	8003378 <_sbrk_r>
 8002c58:	3001      	adds	r0, #1
 8002c5a:	d1f2      	bne.n	8002c42 <sbrk_aligned+0x22>
 8002c5c:	e7ef      	b.n	8002c3e <sbrk_aligned+0x1e>
 8002c5e:	bf00      	nop
 8002c60:	20000218 	.word	0x20000218

08002c64 <_malloc_r>:
 8002c64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002c68:	1ccd      	adds	r5, r1, #3
 8002c6a:	f025 0503 	bic.w	r5, r5, #3
 8002c6e:	3508      	adds	r5, #8
 8002c70:	2d0c      	cmp	r5, #12
 8002c72:	bf38      	it	cc
 8002c74:	250c      	movcc	r5, #12
 8002c76:	2d00      	cmp	r5, #0
 8002c78:	4606      	mov	r6, r0
 8002c7a:	db01      	blt.n	8002c80 <_malloc_r+0x1c>
 8002c7c:	42a9      	cmp	r1, r5
 8002c7e:	d904      	bls.n	8002c8a <_malloc_r+0x26>
 8002c80:	230c      	movs	r3, #12
 8002c82:	6033      	str	r3, [r6, #0]
 8002c84:	2000      	movs	r0, #0
 8002c86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002c8a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002d60 <_malloc_r+0xfc>
 8002c8e:	f000 f869 	bl	8002d64 <__malloc_lock>
 8002c92:	f8d8 3000 	ldr.w	r3, [r8]
 8002c96:	461c      	mov	r4, r3
 8002c98:	bb44      	cbnz	r4, 8002cec <_malloc_r+0x88>
 8002c9a:	4629      	mov	r1, r5
 8002c9c:	4630      	mov	r0, r6
 8002c9e:	f7ff ffbf 	bl	8002c20 <sbrk_aligned>
 8002ca2:	1c43      	adds	r3, r0, #1
 8002ca4:	4604      	mov	r4, r0
 8002ca6:	d158      	bne.n	8002d5a <_malloc_r+0xf6>
 8002ca8:	f8d8 4000 	ldr.w	r4, [r8]
 8002cac:	4627      	mov	r7, r4
 8002cae:	2f00      	cmp	r7, #0
 8002cb0:	d143      	bne.n	8002d3a <_malloc_r+0xd6>
 8002cb2:	2c00      	cmp	r4, #0
 8002cb4:	d04b      	beq.n	8002d4e <_malloc_r+0xea>
 8002cb6:	6823      	ldr	r3, [r4, #0]
 8002cb8:	4639      	mov	r1, r7
 8002cba:	4630      	mov	r0, r6
 8002cbc:	eb04 0903 	add.w	r9, r4, r3
 8002cc0:	f000 fb5a 	bl	8003378 <_sbrk_r>
 8002cc4:	4581      	cmp	r9, r0
 8002cc6:	d142      	bne.n	8002d4e <_malloc_r+0xea>
 8002cc8:	6821      	ldr	r1, [r4, #0]
 8002cca:	1a6d      	subs	r5, r5, r1
 8002ccc:	4629      	mov	r1, r5
 8002cce:	4630      	mov	r0, r6
 8002cd0:	f7ff ffa6 	bl	8002c20 <sbrk_aligned>
 8002cd4:	3001      	adds	r0, #1
 8002cd6:	d03a      	beq.n	8002d4e <_malloc_r+0xea>
 8002cd8:	6823      	ldr	r3, [r4, #0]
 8002cda:	442b      	add	r3, r5
 8002cdc:	6023      	str	r3, [r4, #0]
 8002cde:	f8d8 3000 	ldr.w	r3, [r8]
 8002ce2:	685a      	ldr	r2, [r3, #4]
 8002ce4:	bb62      	cbnz	r2, 8002d40 <_malloc_r+0xdc>
 8002ce6:	f8c8 7000 	str.w	r7, [r8]
 8002cea:	e00f      	b.n	8002d0c <_malloc_r+0xa8>
 8002cec:	6822      	ldr	r2, [r4, #0]
 8002cee:	1b52      	subs	r2, r2, r5
 8002cf0:	d420      	bmi.n	8002d34 <_malloc_r+0xd0>
 8002cf2:	2a0b      	cmp	r2, #11
 8002cf4:	d917      	bls.n	8002d26 <_malloc_r+0xc2>
 8002cf6:	1961      	adds	r1, r4, r5
 8002cf8:	42a3      	cmp	r3, r4
 8002cfa:	6025      	str	r5, [r4, #0]
 8002cfc:	bf18      	it	ne
 8002cfe:	6059      	strne	r1, [r3, #4]
 8002d00:	6863      	ldr	r3, [r4, #4]
 8002d02:	bf08      	it	eq
 8002d04:	f8c8 1000 	streq.w	r1, [r8]
 8002d08:	5162      	str	r2, [r4, r5]
 8002d0a:	604b      	str	r3, [r1, #4]
 8002d0c:	4630      	mov	r0, r6
 8002d0e:	f000 f82f 	bl	8002d70 <__malloc_unlock>
 8002d12:	f104 000b 	add.w	r0, r4, #11
 8002d16:	1d23      	adds	r3, r4, #4
 8002d18:	f020 0007 	bic.w	r0, r0, #7
 8002d1c:	1ac2      	subs	r2, r0, r3
 8002d1e:	bf1c      	itt	ne
 8002d20:	1a1b      	subne	r3, r3, r0
 8002d22:	50a3      	strne	r3, [r4, r2]
 8002d24:	e7af      	b.n	8002c86 <_malloc_r+0x22>
 8002d26:	6862      	ldr	r2, [r4, #4]
 8002d28:	42a3      	cmp	r3, r4
 8002d2a:	bf0c      	ite	eq
 8002d2c:	f8c8 2000 	streq.w	r2, [r8]
 8002d30:	605a      	strne	r2, [r3, #4]
 8002d32:	e7eb      	b.n	8002d0c <_malloc_r+0xa8>
 8002d34:	4623      	mov	r3, r4
 8002d36:	6864      	ldr	r4, [r4, #4]
 8002d38:	e7ae      	b.n	8002c98 <_malloc_r+0x34>
 8002d3a:	463c      	mov	r4, r7
 8002d3c:	687f      	ldr	r7, [r7, #4]
 8002d3e:	e7b6      	b.n	8002cae <_malloc_r+0x4a>
 8002d40:	461a      	mov	r2, r3
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	42a3      	cmp	r3, r4
 8002d46:	d1fb      	bne.n	8002d40 <_malloc_r+0xdc>
 8002d48:	2300      	movs	r3, #0
 8002d4a:	6053      	str	r3, [r2, #4]
 8002d4c:	e7de      	b.n	8002d0c <_malloc_r+0xa8>
 8002d4e:	230c      	movs	r3, #12
 8002d50:	6033      	str	r3, [r6, #0]
 8002d52:	4630      	mov	r0, r6
 8002d54:	f000 f80c 	bl	8002d70 <__malloc_unlock>
 8002d58:	e794      	b.n	8002c84 <_malloc_r+0x20>
 8002d5a:	6005      	str	r5, [r0, #0]
 8002d5c:	e7d6      	b.n	8002d0c <_malloc_r+0xa8>
 8002d5e:	bf00      	nop
 8002d60:	2000021c 	.word	0x2000021c

08002d64 <__malloc_lock>:
 8002d64:	4801      	ldr	r0, [pc, #4]	@ (8002d6c <__malloc_lock+0x8>)
 8002d66:	f7ff bf0f 	b.w	8002b88 <__retarget_lock_acquire_recursive>
 8002d6a:	bf00      	nop
 8002d6c:	20000214 	.word	0x20000214

08002d70 <__malloc_unlock>:
 8002d70:	4801      	ldr	r0, [pc, #4]	@ (8002d78 <__malloc_unlock+0x8>)
 8002d72:	f7ff bf0a 	b.w	8002b8a <__retarget_lock_release_recursive>
 8002d76:	bf00      	nop
 8002d78:	20000214 	.word	0x20000214

08002d7c <__ssputs_r>:
 8002d7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002d80:	688e      	ldr	r6, [r1, #8]
 8002d82:	461f      	mov	r7, r3
 8002d84:	42be      	cmp	r6, r7
 8002d86:	680b      	ldr	r3, [r1, #0]
 8002d88:	4682      	mov	sl, r0
 8002d8a:	460c      	mov	r4, r1
 8002d8c:	4690      	mov	r8, r2
 8002d8e:	d82d      	bhi.n	8002dec <__ssputs_r+0x70>
 8002d90:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002d94:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8002d98:	d026      	beq.n	8002de8 <__ssputs_r+0x6c>
 8002d9a:	6965      	ldr	r5, [r4, #20]
 8002d9c:	6909      	ldr	r1, [r1, #16]
 8002d9e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002da2:	eba3 0901 	sub.w	r9, r3, r1
 8002da6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002daa:	1c7b      	adds	r3, r7, #1
 8002dac:	444b      	add	r3, r9
 8002dae:	106d      	asrs	r5, r5, #1
 8002db0:	429d      	cmp	r5, r3
 8002db2:	bf38      	it	cc
 8002db4:	461d      	movcc	r5, r3
 8002db6:	0553      	lsls	r3, r2, #21
 8002db8:	d527      	bpl.n	8002e0a <__ssputs_r+0x8e>
 8002dba:	4629      	mov	r1, r5
 8002dbc:	f7ff ff52 	bl	8002c64 <_malloc_r>
 8002dc0:	4606      	mov	r6, r0
 8002dc2:	b360      	cbz	r0, 8002e1e <__ssputs_r+0xa2>
 8002dc4:	6921      	ldr	r1, [r4, #16]
 8002dc6:	464a      	mov	r2, r9
 8002dc8:	f000 fae6 	bl	8003398 <memcpy>
 8002dcc:	89a3      	ldrh	r3, [r4, #12]
 8002dce:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8002dd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002dd6:	81a3      	strh	r3, [r4, #12]
 8002dd8:	6126      	str	r6, [r4, #16]
 8002dda:	6165      	str	r5, [r4, #20]
 8002ddc:	444e      	add	r6, r9
 8002dde:	eba5 0509 	sub.w	r5, r5, r9
 8002de2:	6026      	str	r6, [r4, #0]
 8002de4:	60a5      	str	r5, [r4, #8]
 8002de6:	463e      	mov	r6, r7
 8002de8:	42be      	cmp	r6, r7
 8002dea:	d900      	bls.n	8002dee <__ssputs_r+0x72>
 8002dec:	463e      	mov	r6, r7
 8002dee:	6820      	ldr	r0, [r4, #0]
 8002df0:	4632      	mov	r2, r6
 8002df2:	4641      	mov	r1, r8
 8002df4:	f000 faa6 	bl	8003344 <memmove>
 8002df8:	68a3      	ldr	r3, [r4, #8]
 8002dfa:	1b9b      	subs	r3, r3, r6
 8002dfc:	60a3      	str	r3, [r4, #8]
 8002dfe:	6823      	ldr	r3, [r4, #0]
 8002e00:	4433      	add	r3, r6
 8002e02:	6023      	str	r3, [r4, #0]
 8002e04:	2000      	movs	r0, #0
 8002e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e0a:	462a      	mov	r2, r5
 8002e0c:	f000 fad2 	bl	80033b4 <_realloc_r>
 8002e10:	4606      	mov	r6, r0
 8002e12:	2800      	cmp	r0, #0
 8002e14:	d1e0      	bne.n	8002dd8 <__ssputs_r+0x5c>
 8002e16:	6921      	ldr	r1, [r4, #16]
 8002e18:	4650      	mov	r0, sl
 8002e1a:	f7ff feb7 	bl	8002b8c <_free_r>
 8002e1e:	230c      	movs	r3, #12
 8002e20:	f8ca 3000 	str.w	r3, [sl]
 8002e24:	89a3      	ldrh	r3, [r4, #12]
 8002e26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002e2a:	81a3      	strh	r3, [r4, #12]
 8002e2c:	f04f 30ff 	mov.w	r0, #4294967295
 8002e30:	e7e9      	b.n	8002e06 <__ssputs_r+0x8a>
	...

08002e34 <_svfiprintf_r>:
 8002e34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e38:	4698      	mov	r8, r3
 8002e3a:	898b      	ldrh	r3, [r1, #12]
 8002e3c:	061b      	lsls	r3, r3, #24
 8002e3e:	b09d      	sub	sp, #116	@ 0x74
 8002e40:	4607      	mov	r7, r0
 8002e42:	460d      	mov	r5, r1
 8002e44:	4614      	mov	r4, r2
 8002e46:	d510      	bpl.n	8002e6a <_svfiprintf_r+0x36>
 8002e48:	690b      	ldr	r3, [r1, #16]
 8002e4a:	b973      	cbnz	r3, 8002e6a <_svfiprintf_r+0x36>
 8002e4c:	2140      	movs	r1, #64	@ 0x40
 8002e4e:	f7ff ff09 	bl	8002c64 <_malloc_r>
 8002e52:	6028      	str	r0, [r5, #0]
 8002e54:	6128      	str	r0, [r5, #16]
 8002e56:	b930      	cbnz	r0, 8002e66 <_svfiprintf_r+0x32>
 8002e58:	230c      	movs	r3, #12
 8002e5a:	603b      	str	r3, [r7, #0]
 8002e5c:	f04f 30ff 	mov.w	r0, #4294967295
 8002e60:	b01d      	add	sp, #116	@ 0x74
 8002e62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002e66:	2340      	movs	r3, #64	@ 0x40
 8002e68:	616b      	str	r3, [r5, #20]
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8002e6e:	2320      	movs	r3, #32
 8002e70:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002e74:	f8cd 800c 	str.w	r8, [sp, #12]
 8002e78:	2330      	movs	r3, #48	@ 0x30
 8002e7a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003018 <_svfiprintf_r+0x1e4>
 8002e7e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002e82:	f04f 0901 	mov.w	r9, #1
 8002e86:	4623      	mov	r3, r4
 8002e88:	469a      	mov	sl, r3
 8002e8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002e8e:	b10a      	cbz	r2, 8002e94 <_svfiprintf_r+0x60>
 8002e90:	2a25      	cmp	r2, #37	@ 0x25
 8002e92:	d1f9      	bne.n	8002e88 <_svfiprintf_r+0x54>
 8002e94:	ebba 0b04 	subs.w	fp, sl, r4
 8002e98:	d00b      	beq.n	8002eb2 <_svfiprintf_r+0x7e>
 8002e9a:	465b      	mov	r3, fp
 8002e9c:	4622      	mov	r2, r4
 8002e9e:	4629      	mov	r1, r5
 8002ea0:	4638      	mov	r0, r7
 8002ea2:	f7ff ff6b 	bl	8002d7c <__ssputs_r>
 8002ea6:	3001      	adds	r0, #1
 8002ea8:	f000 80a7 	beq.w	8002ffa <_svfiprintf_r+0x1c6>
 8002eac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002eae:	445a      	add	r2, fp
 8002eb0:	9209      	str	r2, [sp, #36]	@ 0x24
 8002eb2:	f89a 3000 	ldrb.w	r3, [sl]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	f000 809f 	beq.w	8002ffa <_svfiprintf_r+0x1c6>
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	f04f 32ff 	mov.w	r2, #4294967295
 8002ec2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002ec6:	f10a 0a01 	add.w	sl, sl, #1
 8002eca:	9304      	str	r3, [sp, #16]
 8002ecc:	9307      	str	r3, [sp, #28]
 8002ece:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002ed2:	931a      	str	r3, [sp, #104]	@ 0x68
 8002ed4:	4654      	mov	r4, sl
 8002ed6:	2205      	movs	r2, #5
 8002ed8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002edc:	484e      	ldr	r0, [pc, #312]	@ (8003018 <_svfiprintf_r+0x1e4>)
 8002ede:	f7fd f987 	bl	80001f0 <memchr>
 8002ee2:	9a04      	ldr	r2, [sp, #16]
 8002ee4:	b9d8      	cbnz	r0, 8002f1e <_svfiprintf_r+0xea>
 8002ee6:	06d0      	lsls	r0, r2, #27
 8002ee8:	bf44      	itt	mi
 8002eea:	2320      	movmi	r3, #32
 8002eec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002ef0:	0711      	lsls	r1, r2, #28
 8002ef2:	bf44      	itt	mi
 8002ef4:	232b      	movmi	r3, #43	@ 0x2b
 8002ef6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002efa:	f89a 3000 	ldrb.w	r3, [sl]
 8002efe:	2b2a      	cmp	r3, #42	@ 0x2a
 8002f00:	d015      	beq.n	8002f2e <_svfiprintf_r+0xfa>
 8002f02:	9a07      	ldr	r2, [sp, #28]
 8002f04:	4654      	mov	r4, sl
 8002f06:	2000      	movs	r0, #0
 8002f08:	f04f 0c0a 	mov.w	ip, #10
 8002f0c:	4621      	mov	r1, r4
 8002f0e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002f12:	3b30      	subs	r3, #48	@ 0x30
 8002f14:	2b09      	cmp	r3, #9
 8002f16:	d94b      	bls.n	8002fb0 <_svfiprintf_r+0x17c>
 8002f18:	b1b0      	cbz	r0, 8002f48 <_svfiprintf_r+0x114>
 8002f1a:	9207      	str	r2, [sp, #28]
 8002f1c:	e014      	b.n	8002f48 <_svfiprintf_r+0x114>
 8002f1e:	eba0 0308 	sub.w	r3, r0, r8
 8002f22:	fa09 f303 	lsl.w	r3, r9, r3
 8002f26:	4313      	orrs	r3, r2
 8002f28:	9304      	str	r3, [sp, #16]
 8002f2a:	46a2      	mov	sl, r4
 8002f2c:	e7d2      	b.n	8002ed4 <_svfiprintf_r+0xa0>
 8002f2e:	9b03      	ldr	r3, [sp, #12]
 8002f30:	1d19      	adds	r1, r3, #4
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	9103      	str	r1, [sp, #12]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	bfbb      	ittet	lt
 8002f3a:	425b      	neglt	r3, r3
 8002f3c:	f042 0202 	orrlt.w	r2, r2, #2
 8002f40:	9307      	strge	r3, [sp, #28]
 8002f42:	9307      	strlt	r3, [sp, #28]
 8002f44:	bfb8      	it	lt
 8002f46:	9204      	strlt	r2, [sp, #16]
 8002f48:	7823      	ldrb	r3, [r4, #0]
 8002f4a:	2b2e      	cmp	r3, #46	@ 0x2e
 8002f4c:	d10a      	bne.n	8002f64 <_svfiprintf_r+0x130>
 8002f4e:	7863      	ldrb	r3, [r4, #1]
 8002f50:	2b2a      	cmp	r3, #42	@ 0x2a
 8002f52:	d132      	bne.n	8002fba <_svfiprintf_r+0x186>
 8002f54:	9b03      	ldr	r3, [sp, #12]
 8002f56:	1d1a      	adds	r2, r3, #4
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	9203      	str	r2, [sp, #12]
 8002f5c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002f60:	3402      	adds	r4, #2
 8002f62:	9305      	str	r3, [sp, #20]
 8002f64:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003028 <_svfiprintf_r+0x1f4>
 8002f68:	7821      	ldrb	r1, [r4, #0]
 8002f6a:	2203      	movs	r2, #3
 8002f6c:	4650      	mov	r0, sl
 8002f6e:	f7fd f93f 	bl	80001f0 <memchr>
 8002f72:	b138      	cbz	r0, 8002f84 <_svfiprintf_r+0x150>
 8002f74:	9b04      	ldr	r3, [sp, #16]
 8002f76:	eba0 000a 	sub.w	r0, r0, sl
 8002f7a:	2240      	movs	r2, #64	@ 0x40
 8002f7c:	4082      	lsls	r2, r0
 8002f7e:	4313      	orrs	r3, r2
 8002f80:	3401      	adds	r4, #1
 8002f82:	9304      	str	r3, [sp, #16]
 8002f84:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002f88:	4824      	ldr	r0, [pc, #144]	@ (800301c <_svfiprintf_r+0x1e8>)
 8002f8a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002f8e:	2206      	movs	r2, #6
 8002f90:	f7fd f92e 	bl	80001f0 <memchr>
 8002f94:	2800      	cmp	r0, #0
 8002f96:	d036      	beq.n	8003006 <_svfiprintf_r+0x1d2>
 8002f98:	4b21      	ldr	r3, [pc, #132]	@ (8003020 <_svfiprintf_r+0x1ec>)
 8002f9a:	bb1b      	cbnz	r3, 8002fe4 <_svfiprintf_r+0x1b0>
 8002f9c:	9b03      	ldr	r3, [sp, #12]
 8002f9e:	3307      	adds	r3, #7
 8002fa0:	f023 0307 	bic.w	r3, r3, #7
 8002fa4:	3308      	adds	r3, #8
 8002fa6:	9303      	str	r3, [sp, #12]
 8002fa8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002faa:	4433      	add	r3, r6
 8002fac:	9309      	str	r3, [sp, #36]	@ 0x24
 8002fae:	e76a      	b.n	8002e86 <_svfiprintf_r+0x52>
 8002fb0:	fb0c 3202 	mla	r2, ip, r2, r3
 8002fb4:	460c      	mov	r4, r1
 8002fb6:	2001      	movs	r0, #1
 8002fb8:	e7a8      	b.n	8002f0c <_svfiprintf_r+0xd8>
 8002fba:	2300      	movs	r3, #0
 8002fbc:	3401      	adds	r4, #1
 8002fbe:	9305      	str	r3, [sp, #20]
 8002fc0:	4619      	mov	r1, r3
 8002fc2:	f04f 0c0a 	mov.w	ip, #10
 8002fc6:	4620      	mov	r0, r4
 8002fc8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002fcc:	3a30      	subs	r2, #48	@ 0x30
 8002fce:	2a09      	cmp	r2, #9
 8002fd0:	d903      	bls.n	8002fda <_svfiprintf_r+0x1a6>
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d0c6      	beq.n	8002f64 <_svfiprintf_r+0x130>
 8002fd6:	9105      	str	r1, [sp, #20]
 8002fd8:	e7c4      	b.n	8002f64 <_svfiprintf_r+0x130>
 8002fda:	fb0c 2101 	mla	r1, ip, r1, r2
 8002fde:	4604      	mov	r4, r0
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	e7f0      	b.n	8002fc6 <_svfiprintf_r+0x192>
 8002fe4:	ab03      	add	r3, sp, #12
 8002fe6:	9300      	str	r3, [sp, #0]
 8002fe8:	462a      	mov	r2, r5
 8002fea:	4b0e      	ldr	r3, [pc, #56]	@ (8003024 <_svfiprintf_r+0x1f0>)
 8002fec:	a904      	add	r1, sp, #16
 8002fee:	4638      	mov	r0, r7
 8002ff0:	f3af 8000 	nop.w
 8002ff4:	1c42      	adds	r2, r0, #1
 8002ff6:	4606      	mov	r6, r0
 8002ff8:	d1d6      	bne.n	8002fa8 <_svfiprintf_r+0x174>
 8002ffa:	89ab      	ldrh	r3, [r5, #12]
 8002ffc:	065b      	lsls	r3, r3, #25
 8002ffe:	f53f af2d 	bmi.w	8002e5c <_svfiprintf_r+0x28>
 8003002:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003004:	e72c      	b.n	8002e60 <_svfiprintf_r+0x2c>
 8003006:	ab03      	add	r3, sp, #12
 8003008:	9300      	str	r3, [sp, #0]
 800300a:	462a      	mov	r2, r5
 800300c:	4b05      	ldr	r3, [pc, #20]	@ (8003024 <_svfiprintf_r+0x1f0>)
 800300e:	a904      	add	r1, sp, #16
 8003010:	4638      	mov	r0, r7
 8003012:	f000 f879 	bl	8003108 <_printf_i>
 8003016:	e7ed      	b.n	8002ff4 <_svfiprintf_r+0x1c0>
 8003018:	08003470 	.word	0x08003470
 800301c:	0800347a 	.word	0x0800347a
 8003020:	00000000 	.word	0x00000000
 8003024:	08002d7d 	.word	0x08002d7d
 8003028:	08003476 	.word	0x08003476

0800302c <_printf_common>:
 800302c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003030:	4616      	mov	r6, r2
 8003032:	4698      	mov	r8, r3
 8003034:	688a      	ldr	r2, [r1, #8]
 8003036:	690b      	ldr	r3, [r1, #16]
 8003038:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800303c:	4293      	cmp	r3, r2
 800303e:	bfb8      	it	lt
 8003040:	4613      	movlt	r3, r2
 8003042:	6033      	str	r3, [r6, #0]
 8003044:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003048:	4607      	mov	r7, r0
 800304a:	460c      	mov	r4, r1
 800304c:	b10a      	cbz	r2, 8003052 <_printf_common+0x26>
 800304e:	3301      	adds	r3, #1
 8003050:	6033      	str	r3, [r6, #0]
 8003052:	6823      	ldr	r3, [r4, #0]
 8003054:	0699      	lsls	r1, r3, #26
 8003056:	bf42      	ittt	mi
 8003058:	6833      	ldrmi	r3, [r6, #0]
 800305a:	3302      	addmi	r3, #2
 800305c:	6033      	strmi	r3, [r6, #0]
 800305e:	6825      	ldr	r5, [r4, #0]
 8003060:	f015 0506 	ands.w	r5, r5, #6
 8003064:	d106      	bne.n	8003074 <_printf_common+0x48>
 8003066:	f104 0a19 	add.w	sl, r4, #25
 800306a:	68e3      	ldr	r3, [r4, #12]
 800306c:	6832      	ldr	r2, [r6, #0]
 800306e:	1a9b      	subs	r3, r3, r2
 8003070:	42ab      	cmp	r3, r5
 8003072:	dc26      	bgt.n	80030c2 <_printf_common+0x96>
 8003074:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003078:	6822      	ldr	r2, [r4, #0]
 800307a:	3b00      	subs	r3, #0
 800307c:	bf18      	it	ne
 800307e:	2301      	movne	r3, #1
 8003080:	0692      	lsls	r2, r2, #26
 8003082:	d42b      	bmi.n	80030dc <_printf_common+0xb0>
 8003084:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003088:	4641      	mov	r1, r8
 800308a:	4638      	mov	r0, r7
 800308c:	47c8      	blx	r9
 800308e:	3001      	adds	r0, #1
 8003090:	d01e      	beq.n	80030d0 <_printf_common+0xa4>
 8003092:	6823      	ldr	r3, [r4, #0]
 8003094:	6922      	ldr	r2, [r4, #16]
 8003096:	f003 0306 	and.w	r3, r3, #6
 800309a:	2b04      	cmp	r3, #4
 800309c:	bf02      	ittt	eq
 800309e:	68e5      	ldreq	r5, [r4, #12]
 80030a0:	6833      	ldreq	r3, [r6, #0]
 80030a2:	1aed      	subeq	r5, r5, r3
 80030a4:	68a3      	ldr	r3, [r4, #8]
 80030a6:	bf0c      	ite	eq
 80030a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80030ac:	2500      	movne	r5, #0
 80030ae:	4293      	cmp	r3, r2
 80030b0:	bfc4      	itt	gt
 80030b2:	1a9b      	subgt	r3, r3, r2
 80030b4:	18ed      	addgt	r5, r5, r3
 80030b6:	2600      	movs	r6, #0
 80030b8:	341a      	adds	r4, #26
 80030ba:	42b5      	cmp	r5, r6
 80030bc:	d11a      	bne.n	80030f4 <_printf_common+0xc8>
 80030be:	2000      	movs	r0, #0
 80030c0:	e008      	b.n	80030d4 <_printf_common+0xa8>
 80030c2:	2301      	movs	r3, #1
 80030c4:	4652      	mov	r2, sl
 80030c6:	4641      	mov	r1, r8
 80030c8:	4638      	mov	r0, r7
 80030ca:	47c8      	blx	r9
 80030cc:	3001      	adds	r0, #1
 80030ce:	d103      	bne.n	80030d8 <_printf_common+0xac>
 80030d0:	f04f 30ff 	mov.w	r0, #4294967295
 80030d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80030d8:	3501      	adds	r5, #1
 80030da:	e7c6      	b.n	800306a <_printf_common+0x3e>
 80030dc:	18e1      	adds	r1, r4, r3
 80030de:	1c5a      	adds	r2, r3, #1
 80030e0:	2030      	movs	r0, #48	@ 0x30
 80030e2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80030e6:	4422      	add	r2, r4
 80030e8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80030ec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80030f0:	3302      	adds	r3, #2
 80030f2:	e7c7      	b.n	8003084 <_printf_common+0x58>
 80030f4:	2301      	movs	r3, #1
 80030f6:	4622      	mov	r2, r4
 80030f8:	4641      	mov	r1, r8
 80030fa:	4638      	mov	r0, r7
 80030fc:	47c8      	blx	r9
 80030fe:	3001      	adds	r0, #1
 8003100:	d0e6      	beq.n	80030d0 <_printf_common+0xa4>
 8003102:	3601      	adds	r6, #1
 8003104:	e7d9      	b.n	80030ba <_printf_common+0x8e>
	...

08003108 <_printf_i>:
 8003108:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800310c:	7e0f      	ldrb	r7, [r1, #24]
 800310e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003110:	2f78      	cmp	r7, #120	@ 0x78
 8003112:	4691      	mov	r9, r2
 8003114:	4680      	mov	r8, r0
 8003116:	460c      	mov	r4, r1
 8003118:	469a      	mov	sl, r3
 800311a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800311e:	d807      	bhi.n	8003130 <_printf_i+0x28>
 8003120:	2f62      	cmp	r7, #98	@ 0x62
 8003122:	d80a      	bhi.n	800313a <_printf_i+0x32>
 8003124:	2f00      	cmp	r7, #0
 8003126:	f000 80d1 	beq.w	80032cc <_printf_i+0x1c4>
 800312a:	2f58      	cmp	r7, #88	@ 0x58
 800312c:	f000 80b8 	beq.w	80032a0 <_printf_i+0x198>
 8003130:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003134:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003138:	e03a      	b.n	80031b0 <_printf_i+0xa8>
 800313a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800313e:	2b15      	cmp	r3, #21
 8003140:	d8f6      	bhi.n	8003130 <_printf_i+0x28>
 8003142:	a101      	add	r1, pc, #4	@ (adr r1, 8003148 <_printf_i+0x40>)
 8003144:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003148:	080031a1 	.word	0x080031a1
 800314c:	080031b5 	.word	0x080031b5
 8003150:	08003131 	.word	0x08003131
 8003154:	08003131 	.word	0x08003131
 8003158:	08003131 	.word	0x08003131
 800315c:	08003131 	.word	0x08003131
 8003160:	080031b5 	.word	0x080031b5
 8003164:	08003131 	.word	0x08003131
 8003168:	08003131 	.word	0x08003131
 800316c:	08003131 	.word	0x08003131
 8003170:	08003131 	.word	0x08003131
 8003174:	080032b3 	.word	0x080032b3
 8003178:	080031df 	.word	0x080031df
 800317c:	0800326d 	.word	0x0800326d
 8003180:	08003131 	.word	0x08003131
 8003184:	08003131 	.word	0x08003131
 8003188:	080032d5 	.word	0x080032d5
 800318c:	08003131 	.word	0x08003131
 8003190:	080031df 	.word	0x080031df
 8003194:	08003131 	.word	0x08003131
 8003198:	08003131 	.word	0x08003131
 800319c:	08003275 	.word	0x08003275
 80031a0:	6833      	ldr	r3, [r6, #0]
 80031a2:	1d1a      	adds	r2, r3, #4
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	6032      	str	r2, [r6, #0]
 80031a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80031ac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80031b0:	2301      	movs	r3, #1
 80031b2:	e09c      	b.n	80032ee <_printf_i+0x1e6>
 80031b4:	6833      	ldr	r3, [r6, #0]
 80031b6:	6820      	ldr	r0, [r4, #0]
 80031b8:	1d19      	adds	r1, r3, #4
 80031ba:	6031      	str	r1, [r6, #0]
 80031bc:	0606      	lsls	r6, r0, #24
 80031be:	d501      	bpl.n	80031c4 <_printf_i+0xbc>
 80031c0:	681d      	ldr	r5, [r3, #0]
 80031c2:	e003      	b.n	80031cc <_printf_i+0xc4>
 80031c4:	0645      	lsls	r5, r0, #25
 80031c6:	d5fb      	bpl.n	80031c0 <_printf_i+0xb8>
 80031c8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80031cc:	2d00      	cmp	r5, #0
 80031ce:	da03      	bge.n	80031d8 <_printf_i+0xd0>
 80031d0:	232d      	movs	r3, #45	@ 0x2d
 80031d2:	426d      	negs	r5, r5
 80031d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80031d8:	4858      	ldr	r0, [pc, #352]	@ (800333c <_printf_i+0x234>)
 80031da:	230a      	movs	r3, #10
 80031dc:	e011      	b.n	8003202 <_printf_i+0xfa>
 80031de:	6821      	ldr	r1, [r4, #0]
 80031e0:	6833      	ldr	r3, [r6, #0]
 80031e2:	0608      	lsls	r0, r1, #24
 80031e4:	f853 5b04 	ldr.w	r5, [r3], #4
 80031e8:	d402      	bmi.n	80031f0 <_printf_i+0xe8>
 80031ea:	0649      	lsls	r1, r1, #25
 80031ec:	bf48      	it	mi
 80031ee:	b2ad      	uxthmi	r5, r5
 80031f0:	2f6f      	cmp	r7, #111	@ 0x6f
 80031f2:	4852      	ldr	r0, [pc, #328]	@ (800333c <_printf_i+0x234>)
 80031f4:	6033      	str	r3, [r6, #0]
 80031f6:	bf14      	ite	ne
 80031f8:	230a      	movne	r3, #10
 80031fa:	2308      	moveq	r3, #8
 80031fc:	2100      	movs	r1, #0
 80031fe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003202:	6866      	ldr	r6, [r4, #4]
 8003204:	60a6      	str	r6, [r4, #8]
 8003206:	2e00      	cmp	r6, #0
 8003208:	db05      	blt.n	8003216 <_printf_i+0x10e>
 800320a:	6821      	ldr	r1, [r4, #0]
 800320c:	432e      	orrs	r6, r5
 800320e:	f021 0104 	bic.w	r1, r1, #4
 8003212:	6021      	str	r1, [r4, #0]
 8003214:	d04b      	beq.n	80032ae <_printf_i+0x1a6>
 8003216:	4616      	mov	r6, r2
 8003218:	fbb5 f1f3 	udiv	r1, r5, r3
 800321c:	fb03 5711 	mls	r7, r3, r1, r5
 8003220:	5dc7      	ldrb	r7, [r0, r7]
 8003222:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003226:	462f      	mov	r7, r5
 8003228:	42bb      	cmp	r3, r7
 800322a:	460d      	mov	r5, r1
 800322c:	d9f4      	bls.n	8003218 <_printf_i+0x110>
 800322e:	2b08      	cmp	r3, #8
 8003230:	d10b      	bne.n	800324a <_printf_i+0x142>
 8003232:	6823      	ldr	r3, [r4, #0]
 8003234:	07df      	lsls	r7, r3, #31
 8003236:	d508      	bpl.n	800324a <_printf_i+0x142>
 8003238:	6923      	ldr	r3, [r4, #16]
 800323a:	6861      	ldr	r1, [r4, #4]
 800323c:	4299      	cmp	r1, r3
 800323e:	bfde      	ittt	le
 8003240:	2330      	movle	r3, #48	@ 0x30
 8003242:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003246:	f106 36ff 	addle.w	r6, r6, #4294967295
 800324a:	1b92      	subs	r2, r2, r6
 800324c:	6122      	str	r2, [r4, #16]
 800324e:	f8cd a000 	str.w	sl, [sp]
 8003252:	464b      	mov	r3, r9
 8003254:	aa03      	add	r2, sp, #12
 8003256:	4621      	mov	r1, r4
 8003258:	4640      	mov	r0, r8
 800325a:	f7ff fee7 	bl	800302c <_printf_common>
 800325e:	3001      	adds	r0, #1
 8003260:	d14a      	bne.n	80032f8 <_printf_i+0x1f0>
 8003262:	f04f 30ff 	mov.w	r0, #4294967295
 8003266:	b004      	add	sp, #16
 8003268:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800326c:	6823      	ldr	r3, [r4, #0]
 800326e:	f043 0320 	orr.w	r3, r3, #32
 8003272:	6023      	str	r3, [r4, #0]
 8003274:	4832      	ldr	r0, [pc, #200]	@ (8003340 <_printf_i+0x238>)
 8003276:	2778      	movs	r7, #120	@ 0x78
 8003278:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800327c:	6823      	ldr	r3, [r4, #0]
 800327e:	6831      	ldr	r1, [r6, #0]
 8003280:	061f      	lsls	r7, r3, #24
 8003282:	f851 5b04 	ldr.w	r5, [r1], #4
 8003286:	d402      	bmi.n	800328e <_printf_i+0x186>
 8003288:	065f      	lsls	r7, r3, #25
 800328a:	bf48      	it	mi
 800328c:	b2ad      	uxthmi	r5, r5
 800328e:	6031      	str	r1, [r6, #0]
 8003290:	07d9      	lsls	r1, r3, #31
 8003292:	bf44      	itt	mi
 8003294:	f043 0320 	orrmi.w	r3, r3, #32
 8003298:	6023      	strmi	r3, [r4, #0]
 800329a:	b11d      	cbz	r5, 80032a4 <_printf_i+0x19c>
 800329c:	2310      	movs	r3, #16
 800329e:	e7ad      	b.n	80031fc <_printf_i+0xf4>
 80032a0:	4826      	ldr	r0, [pc, #152]	@ (800333c <_printf_i+0x234>)
 80032a2:	e7e9      	b.n	8003278 <_printf_i+0x170>
 80032a4:	6823      	ldr	r3, [r4, #0]
 80032a6:	f023 0320 	bic.w	r3, r3, #32
 80032aa:	6023      	str	r3, [r4, #0]
 80032ac:	e7f6      	b.n	800329c <_printf_i+0x194>
 80032ae:	4616      	mov	r6, r2
 80032b0:	e7bd      	b.n	800322e <_printf_i+0x126>
 80032b2:	6833      	ldr	r3, [r6, #0]
 80032b4:	6825      	ldr	r5, [r4, #0]
 80032b6:	6961      	ldr	r1, [r4, #20]
 80032b8:	1d18      	adds	r0, r3, #4
 80032ba:	6030      	str	r0, [r6, #0]
 80032bc:	062e      	lsls	r6, r5, #24
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	d501      	bpl.n	80032c6 <_printf_i+0x1be>
 80032c2:	6019      	str	r1, [r3, #0]
 80032c4:	e002      	b.n	80032cc <_printf_i+0x1c4>
 80032c6:	0668      	lsls	r0, r5, #25
 80032c8:	d5fb      	bpl.n	80032c2 <_printf_i+0x1ba>
 80032ca:	8019      	strh	r1, [r3, #0]
 80032cc:	2300      	movs	r3, #0
 80032ce:	6123      	str	r3, [r4, #16]
 80032d0:	4616      	mov	r6, r2
 80032d2:	e7bc      	b.n	800324e <_printf_i+0x146>
 80032d4:	6833      	ldr	r3, [r6, #0]
 80032d6:	1d1a      	adds	r2, r3, #4
 80032d8:	6032      	str	r2, [r6, #0]
 80032da:	681e      	ldr	r6, [r3, #0]
 80032dc:	6862      	ldr	r2, [r4, #4]
 80032de:	2100      	movs	r1, #0
 80032e0:	4630      	mov	r0, r6
 80032e2:	f7fc ff85 	bl	80001f0 <memchr>
 80032e6:	b108      	cbz	r0, 80032ec <_printf_i+0x1e4>
 80032e8:	1b80      	subs	r0, r0, r6
 80032ea:	6060      	str	r0, [r4, #4]
 80032ec:	6863      	ldr	r3, [r4, #4]
 80032ee:	6123      	str	r3, [r4, #16]
 80032f0:	2300      	movs	r3, #0
 80032f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80032f6:	e7aa      	b.n	800324e <_printf_i+0x146>
 80032f8:	6923      	ldr	r3, [r4, #16]
 80032fa:	4632      	mov	r2, r6
 80032fc:	4649      	mov	r1, r9
 80032fe:	4640      	mov	r0, r8
 8003300:	47d0      	blx	sl
 8003302:	3001      	adds	r0, #1
 8003304:	d0ad      	beq.n	8003262 <_printf_i+0x15a>
 8003306:	6823      	ldr	r3, [r4, #0]
 8003308:	079b      	lsls	r3, r3, #30
 800330a:	d413      	bmi.n	8003334 <_printf_i+0x22c>
 800330c:	68e0      	ldr	r0, [r4, #12]
 800330e:	9b03      	ldr	r3, [sp, #12]
 8003310:	4298      	cmp	r0, r3
 8003312:	bfb8      	it	lt
 8003314:	4618      	movlt	r0, r3
 8003316:	e7a6      	b.n	8003266 <_printf_i+0x15e>
 8003318:	2301      	movs	r3, #1
 800331a:	4632      	mov	r2, r6
 800331c:	4649      	mov	r1, r9
 800331e:	4640      	mov	r0, r8
 8003320:	47d0      	blx	sl
 8003322:	3001      	adds	r0, #1
 8003324:	d09d      	beq.n	8003262 <_printf_i+0x15a>
 8003326:	3501      	adds	r5, #1
 8003328:	68e3      	ldr	r3, [r4, #12]
 800332a:	9903      	ldr	r1, [sp, #12]
 800332c:	1a5b      	subs	r3, r3, r1
 800332e:	42ab      	cmp	r3, r5
 8003330:	dcf2      	bgt.n	8003318 <_printf_i+0x210>
 8003332:	e7eb      	b.n	800330c <_printf_i+0x204>
 8003334:	2500      	movs	r5, #0
 8003336:	f104 0619 	add.w	r6, r4, #25
 800333a:	e7f5      	b.n	8003328 <_printf_i+0x220>
 800333c:	08003481 	.word	0x08003481
 8003340:	08003492 	.word	0x08003492

08003344 <memmove>:
 8003344:	4288      	cmp	r0, r1
 8003346:	b510      	push	{r4, lr}
 8003348:	eb01 0402 	add.w	r4, r1, r2
 800334c:	d902      	bls.n	8003354 <memmove+0x10>
 800334e:	4284      	cmp	r4, r0
 8003350:	4623      	mov	r3, r4
 8003352:	d807      	bhi.n	8003364 <memmove+0x20>
 8003354:	1e43      	subs	r3, r0, #1
 8003356:	42a1      	cmp	r1, r4
 8003358:	d008      	beq.n	800336c <memmove+0x28>
 800335a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800335e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003362:	e7f8      	b.n	8003356 <memmove+0x12>
 8003364:	4402      	add	r2, r0
 8003366:	4601      	mov	r1, r0
 8003368:	428a      	cmp	r2, r1
 800336a:	d100      	bne.n	800336e <memmove+0x2a>
 800336c:	bd10      	pop	{r4, pc}
 800336e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003372:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003376:	e7f7      	b.n	8003368 <memmove+0x24>

08003378 <_sbrk_r>:
 8003378:	b538      	push	{r3, r4, r5, lr}
 800337a:	4d06      	ldr	r5, [pc, #24]	@ (8003394 <_sbrk_r+0x1c>)
 800337c:	2300      	movs	r3, #0
 800337e:	4604      	mov	r4, r0
 8003380:	4608      	mov	r0, r1
 8003382:	602b      	str	r3, [r5, #0]
 8003384:	f7fe f86a 	bl	800145c <_sbrk>
 8003388:	1c43      	adds	r3, r0, #1
 800338a:	d102      	bne.n	8003392 <_sbrk_r+0x1a>
 800338c:	682b      	ldr	r3, [r5, #0]
 800338e:	b103      	cbz	r3, 8003392 <_sbrk_r+0x1a>
 8003390:	6023      	str	r3, [r4, #0]
 8003392:	bd38      	pop	{r3, r4, r5, pc}
 8003394:	20000210 	.word	0x20000210

08003398 <memcpy>:
 8003398:	440a      	add	r2, r1
 800339a:	4291      	cmp	r1, r2
 800339c:	f100 33ff 	add.w	r3, r0, #4294967295
 80033a0:	d100      	bne.n	80033a4 <memcpy+0xc>
 80033a2:	4770      	bx	lr
 80033a4:	b510      	push	{r4, lr}
 80033a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80033aa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80033ae:	4291      	cmp	r1, r2
 80033b0:	d1f9      	bne.n	80033a6 <memcpy+0xe>
 80033b2:	bd10      	pop	{r4, pc}

080033b4 <_realloc_r>:
 80033b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80033b8:	4607      	mov	r7, r0
 80033ba:	4614      	mov	r4, r2
 80033bc:	460d      	mov	r5, r1
 80033be:	b921      	cbnz	r1, 80033ca <_realloc_r+0x16>
 80033c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80033c4:	4611      	mov	r1, r2
 80033c6:	f7ff bc4d 	b.w	8002c64 <_malloc_r>
 80033ca:	b92a      	cbnz	r2, 80033d8 <_realloc_r+0x24>
 80033cc:	f7ff fbde 	bl	8002b8c <_free_r>
 80033d0:	4625      	mov	r5, r4
 80033d2:	4628      	mov	r0, r5
 80033d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80033d8:	f000 f81a 	bl	8003410 <_malloc_usable_size_r>
 80033dc:	4284      	cmp	r4, r0
 80033de:	4606      	mov	r6, r0
 80033e0:	d802      	bhi.n	80033e8 <_realloc_r+0x34>
 80033e2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80033e6:	d8f4      	bhi.n	80033d2 <_realloc_r+0x1e>
 80033e8:	4621      	mov	r1, r4
 80033ea:	4638      	mov	r0, r7
 80033ec:	f7ff fc3a 	bl	8002c64 <_malloc_r>
 80033f0:	4680      	mov	r8, r0
 80033f2:	b908      	cbnz	r0, 80033f8 <_realloc_r+0x44>
 80033f4:	4645      	mov	r5, r8
 80033f6:	e7ec      	b.n	80033d2 <_realloc_r+0x1e>
 80033f8:	42b4      	cmp	r4, r6
 80033fa:	4622      	mov	r2, r4
 80033fc:	4629      	mov	r1, r5
 80033fe:	bf28      	it	cs
 8003400:	4632      	movcs	r2, r6
 8003402:	f7ff ffc9 	bl	8003398 <memcpy>
 8003406:	4629      	mov	r1, r5
 8003408:	4638      	mov	r0, r7
 800340a:	f7ff fbbf 	bl	8002b8c <_free_r>
 800340e:	e7f1      	b.n	80033f4 <_realloc_r+0x40>

08003410 <_malloc_usable_size_r>:
 8003410:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003414:	1f18      	subs	r0, r3, #4
 8003416:	2b00      	cmp	r3, #0
 8003418:	bfbc      	itt	lt
 800341a:	580b      	ldrlt	r3, [r1, r0]
 800341c:	18c0      	addlt	r0, r0, r3
 800341e:	4770      	bx	lr

08003420 <_init>:
 8003420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003422:	bf00      	nop
 8003424:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003426:	bc08      	pop	{r3}
 8003428:	469e      	mov	lr, r3
 800342a:	4770      	bx	lr

0800342c <_fini>:
 800342c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800342e:	bf00      	nop
 8003430:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003432:	bc08      	pop	{r3}
 8003434:	469e      	mov	lr, r3
 8003436:	4770      	bx	lr
