Protel Design System Design Rule Check
PCB File : C:\Users\xboxw\Desktop\HARDWARE_NEW\SSL_Project_2024\SSL_Kicker\PCB_Project\Kicker.PcbDoc
<<<<<<< HEAD
<<<<<<< Updated upstream
Date     : 24/03/2024
Time     : 18:46:46
=======
Date     : 17/04/2024
Time     : 15:45:01
>>>>>>> Stashed changes
=======
Date     : 15/04/2024
Time     : 15:00:56

WARNING: Design contains shelved or modified (but not repoured) polygons. The result of DRC is not correct. Recommended to restore/repour all polygons and proceed with DRC again
   Polygon named: NONET_L01_P041 In net GND On Top Layer
   Polygon named: NONET_L02_P038 In net GND On Bottom Layer
>>>>>>> 6729019ebfc56b57b61ca698741047ea55ec03ee

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
   Violation between Modified Polygon: Polygon Shelved  (NONET_L01_P041) on Top Layer 
   Violation between Modified Polygon: Polygon Shelved  (NONET_L02_P038) on Bottom Layer 
Rule Violations :2

Processing Rule : Width Constraint (Min=0.1mm) (Max=0.5mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (Disabled)(All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.2mm) (All),(All)
Rule Violations :0

<<<<<<< HEAD
<<<<<<< Updated upstream
Processing Rule : Silk To Solder Mask (Clearance=0.15mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.15mm) Between Arc (88.551mm,33.02mm) on Top Overlay And Pad R3-1(87.951mm,33.02mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.15mm) Between Arc (89.567mm,35.814mm) on Top Overlay And Pad R4-1(88.967mm,35.814mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad D1-D1-(140.081mm,59.817mm) on Top Layer And Track (137.033mm,59.182mm)(143.031mm,59.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad D1-D1+(140.081mm,66.675mm) on Top Layer And Track (137.033mm,67.31mm)(140.86mm,67.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad D1-D1+(140.081mm,66.675mm) on Top Layer And Track (140.86mm,67.31mm)(143.031mm,67.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad D2-D1-(39.116mm,93.218mm) on Top Layer And Track (36.166mm,93.853mm)(42.164mm,93.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad D2-D1+(39.116mm,86.36mm) on Top Layer And Track (36.166mm,85.725mm)(38.337mm,85.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad D2-D1+(39.116mm,86.36mm) on Top Layer And Track (38.337mm,85.725mm)(42.164mm,85.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad D3-D1-(163.576mm,91.567mm) on Top Layer And Track (160.626mm,92.202mm)(166.624mm,92.202mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad D3-D1+(163.576mm,84.709mm) on Top Layer And Track (160.626mm,84.074mm)(162.797mm,84.074mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad D3-D1+(163.576mm,84.709mm) on Top Layer And Track (162.797mm,84.074mm)(166.624mm,84.074mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
Rule Violations :11
=======
Processing Rule : Silk To Solder Mask (Clearance=0.1mm) (IsPad),(All)
Rule Violations :0
>>>>>>> Stashed changes
=======
Processing Rule : Silk To Solder Mask (Clearance=0.1mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad D1-D1-(140.081mm,59.817mm) on Top Layer And Track (137.033mm,59.182mm)(143.031mm,59.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad D1-D1+(140.081mm,66.675mm) on Top Layer And Track (137.033mm,67.31mm)(140.86mm,67.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad D1-D1+(140.081mm,66.675mm) on Top Layer And Track (140.86mm,67.31mm)(143.031mm,67.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad D2-D1-(39.116mm,93.218mm) on Top Layer And Track (36.166mm,93.853mm)(42.164mm,93.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad D2-D1+(39.116mm,86.36mm) on Top Layer And Track (36.166mm,85.725mm)(38.337mm,85.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad D2-D1+(39.116mm,86.36mm) on Top Layer And Track (38.337mm,85.725mm)(42.164mm,85.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad D3-D1-(163.576mm,91.567mm) on Top Layer And Track (160.626mm,92.202mm)(166.624mm,92.202mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad D3-D1+(163.576mm,84.709mm) on Top Layer And Track (160.626mm,84.074mm)(162.797mm,84.074mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad D3-D1+(163.576mm,84.709mm) on Top Layer And Track (162.797mm,84.074mm)(166.624mm,84.074mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
Rule Violations :9
>>>>>>> 6729019ebfc56b57b61ca698741047ea55ec03ee

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


<<<<<<< HEAD
<<<<<<< Updated upstream
Violations Detected : 13
=======
Violations Detected : 0
>>>>>>> Stashed changes
=======
Violations Detected : 11
>>>>>>> 6729019ebfc56b57b61ca698741047ea55ec03ee
Waived Violations : 0
Time Elapsed        : 00:00:02