

================================================================
== Vivado HLS Report for 'Gamelogic2'
================================================================
* Date:           Mon Apr 22 17:17:53 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Gamelogic2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.577|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|   36|    1|   36|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|    228|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     394|    238|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    169|
|Register         |        -|      -|     112|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     506|    635|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Gamelogic2_urem_3bkb_U1  |Gamelogic2_urem_3bkb  |        0|      0|  394|  238|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      0|  394|  238|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |tmp_i_i_fu_310_p2             |     *    |      0|  0|  20|           4|          32|
    |grp_fu_321_p0                 |     +    |      0|  0|  39|           7|          32|
    |tmp_8_fu_102_p2               |     +    |      0|  0|  14|          10|           5|
    |tmp_9_fu_108_p2               |     +    |      0|  0|  14|          10|           4|
    |sel_tmp11_fu_202_p2           |    and   |      0|  0|   2|           1|           1|
    |sel_tmp14_fu_222_p2           |    and   |      0|  0|   2|           1|           1|
    |sel_tmp17_fu_248_p2           |    and   |      0|  0|   2|           1|           1|
    |sel_tmp20_fu_274_p2           |    and   |      0|  0|   2|           1|           1|
    |sel_tmp3_fu_150_p2            |    and   |      0|  0|   2|           1|           1|
    |sel_tmp4_fu_156_p2            |    and   |      0|  0|   2|           1|           1|
    |sel_tmp6_fu_182_p2            |    and   |      0|  0|   2|           1|           1|
    |sel_tmp9_fu_176_p2            |    and   |      0|  0|   2|           1|           1|
    |sel_tmp_fu_130_p2             |    and   |      0|  0|   2|           1|           1|
    |right_out                     |   icmp   |      0|  0|  11|           7|           6|
    |brmerge2_fu_300_p2            |    or    |      0|  0|   2|           1|           1|
    |sel_tmp24_demorgan_fu_236_p2  |    or    |      0|  0|   2|           1|           1|
    |sel_tmp31_demorgan_fu_262_p2  |    or    |      0|  0|   2|           1|           1|
    |tmp1_fu_294_p2                |    or    |      0|  0|   2|           1|           1|
    |tmp_fu_288_p2                 |    or    |      0|  0|   2|           1|           1|
    |p_9_fu_122_p3                 |  select  |      0|  0|  10|           1|          10|
    |p_s_fu_114_p3                 |  select  |      0|  0|  10|           1|          10|
    |sel_tmp12_fu_208_p3           |  select  |      0|  0|  10|           1|          10|
    |sel_tmp15_fu_228_p3           |  select  |      0|  0|  10|           1|          10|
    |sel_tmp18_fu_254_p3           |  select  |      0|  0|  10|           1|          10|
    |sel_tmp1_fu_136_p3            |  select  |      0|  0|  10|           1|          10|
    |sel_tmp5_fu_162_p3            |  select  |      0|  0|  10|           1|          10|
    |sel_tmp7_fu_188_p3            |  select  |      0|  0|  10|           1|          10|
    |to_add_8_fu_280_p3            |  select  |      0|  0|  10|           1|          10|
    |sel_tmp10_fu_196_p2           |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp13_fu_216_p2           |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp16_fu_242_p2           |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp19_fu_268_p2           |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp2_fu_144_p2            |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp8_fu_170_p2            |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 228|          67|         195|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+-----+-----------+-----+-----------+
    |    Name   | LUT | Input Size| Bits| Total Bits|
    +-----------+-----+-----------+-----+-----------+
    |ap_NS_fsm  |  169|         38|    1|         38|
    +-----------+-----+-----------+-----+-----------+
    |Total      |  169|         38|    1|         38|
    +-----------+-----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |RandSeed          |  32|   0|   32|          0|
    |ap_CS_fsm         |  37|   0|   37|          0|
    |brmerge2_reg_349  |   1|   0|    1|          0|
    |tmp_i_i_reg_353   |  32|   0|   32|          0|
    |to_add_8_reg_344  |  10|   0|   10|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 112|   0|  112|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------+-----+-----+------------+-------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |     Gamelogic2    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |     Gamelogic2    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |     Gamelogic2    | return value |
|ap_done            | out |    1| ap_ctrl_hs |     Gamelogic2    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |     Gamelogic2    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |     Gamelogic2    | return value |
|btn0               |  in |    1|   ap_none  |        btn0       |    scalar    |
|btn1               |  in |    1|   ap_none  |        btn1       |    scalar    |
|btn2               |  in |    1|   ap_none  |        btn2       |    scalar    |
|btn3               |  in |    1|   ap_none  |        btn3       |    scalar    |
|center_line_out_V  | out |   10|   ap_none  | center_line_out_V |    pointer   |
|center_line_in_V   |  in |   10|   ap_none  |  center_line_in_V |    scalar    |
|right_out          | out |    1|   ap_none  |     right_out     |    pointer   |
|right_in           |  in |    1|   ap_none  |      right_in     |    scalar    |
+-------------------+-----+-----+------------+-------------------+--------------+

