vendor_name = ModelSim
source_file = 1, C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/simulation/modelsim/mem.dump
source_file = 1, C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/writeback.sv
source_file = 1, C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/sl2.sv
source_file = 1, C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/sillyfunction_tb.sv
source_file = 1, C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/sillyfunction.sv
source_file = 1, C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/signext_tb.sv
source_file = 1, C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/signext.sv
source_file = 1, C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/regfile_tb.sv
source_file = 1, C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/regfile.sv
source_file = 1, C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/processor_tb.sv
source_file = 1, C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/processor_arm.sv
source_file = 1, C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/mux64.sv
source_file = 1, C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/mux32.sv
source_file = 1, C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/mux16.sv
source_file = 1, C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/mux8.sv
source_file = 1, C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/mux4.sv
source_file = 1, C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/mux2.sv
source_file = 1, C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/memory.sv
source_file = 1, C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/maindec_tb.sv
source_file = 1, C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/maindec.sv
source_file = 1, C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/imem_tb.sv
source_file = 1, C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/imem.sv
source_file = 1, C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopr_tb.sv
source_file = 1, C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopr.sv
source_file = 1, C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopenr.sv
source_file = 1, C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/fetch_tb.sv
source_file = 1, C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/fetch.sv
source_file = 1, C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/execute.sv
source_file = 1, C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/dmem.vhd
source_file = 1, C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/decode.sv
source_file = 1, C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv
source_file = 1, C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/controller.sv
source_file = 1, C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/aludec.sv
source_file = 1, C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/alu_tb.sv
source_file = 1, C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/alu.sv
source_file = 1, C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv
source_file = 1, C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre_tb.sv
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/db/Lab3.cbx.xml
design_name = flopr
instance = comp, \q[0]~output , q[0]~output, flopr, 1
instance = comp, \q[1]~output , q[1]~output, flopr, 1
instance = comp, \q[2]~output , q[2]~output, flopr, 1
instance = comp, \q[3]~output , q[3]~output, flopr, 1
instance = comp, \q[4]~output , q[4]~output, flopr, 1
instance = comp, \q[5]~output , q[5]~output, flopr, 1
instance = comp, \q[6]~output , q[6]~output, flopr, 1
instance = comp, \q[7]~output , q[7]~output, flopr, 1
instance = comp, \q[8]~output , q[8]~output, flopr, 1
instance = comp, \q[9]~output , q[9]~output, flopr, 1
instance = comp, \q[10]~output , q[10]~output, flopr, 1
instance = comp, \q[11]~output , q[11]~output, flopr, 1
instance = comp, \q[12]~output , q[12]~output, flopr, 1
instance = comp, \q[13]~output , q[13]~output, flopr, 1
instance = comp, \q[14]~output , q[14]~output, flopr, 1
instance = comp, \q[15]~output , q[15]~output, flopr, 1
instance = comp, \q[16]~output , q[16]~output, flopr, 1
instance = comp, \q[17]~output , q[17]~output, flopr, 1
instance = comp, \q[18]~output , q[18]~output, flopr, 1
instance = comp, \q[19]~output , q[19]~output, flopr, 1
instance = comp, \q[20]~output , q[20]~output, flopr, 1
instance = comp, \q[21]~output , q[21]~output, flopr, 1
instance = comp, \q[22]~output , q[22]~output, flopr, 1
instance = comp, \q[23]~output , q[23]~output, flopr, 1
instance = comp, \q[24]~output , q[24]~output, flopr, 1
instance = comp, \q[25]~output , q[25]~output, flopr, 1
instance = comp, \q[26]~output , q[26]~output, flopr, 1
instance = comp, \q[27]~output , q[27]~output, flopr, 1
instance = comp, \q[28]~output , q[28]~output, flopr, 1
instance = comp, \q[29]~output , q[29]~output, flopr, 1
instance = comp, \q[30]~output , q[30]~output, flopr, 1
instance = comp, \q[31]~output , q[31]~output, flopr, 1
instance = comp, \q[32]~output , q[32]~output, flopr, 1
instance = comp, \q[33]~output , q[33]~output, flopr, 1
instance = comp, \q[34]~output , q[34]~output, flopr, 1
instance = comp, \q[35]~output , q[35]~output, flopr, 1
instance = comp, \q[36]~output , q[36]~output, flopr, 1
instance = comp, \q[37]~output , q[37]~output, flopr, 1
instance = comp, \q[38]~output , q[38]~output, flopr, 1
instance = comp, \q[39]~output , q[39]~output, flopr, 1
instance = comp, \q[40]~output , q[40]~output, flopr, 1
instance = comp, \q[41]~output , q[41]~output, flopr, 1
instance = comp, \q[42]~output , q[42]~output, flopr, 1
instance = comp, \q[43]~output , q[43]~output, flopr, 1
instance = comp, \q[44]~output , q[44]~output, flopr, 1
instance = comp, \q[45]~output , q[45]~output, flopr, 1
instance = comp, \q[46]~output , q[46]~output, flopr, 1
instance = comp, \q[47]~output , q[47]~output, flopr, 1
instance = comp, \q[48]~output , q[48]~output, flopr, 1
instance = comp, \q[49]~output , q[49]~output, flopr, 1
instance = comp, \q[50]~output , q[50]~output, flopr, 1
instance = comp, \q[51]~output , q[51]~output, flopr, 1
instance = comp, \q[52]~output , q[52]~output, flopr, 1
instance = comp, \q[53]~output , q[53]~output, flopr, 1
instance = comp, \q[54]~output , q[54]~output, flopr, 1
instance = comp, \q[55]~output , q[55]~output, flopr, 1
instance = comp, \q[56]~output , q[56]~output, flopr, 1
instance = comp, \q[57]~output , q[57]~output, flopr, 1
instance = comp, \q[58]~output , q[58]~output, flopr, 1
instance = comp, \q[59]~output , q[59]~output, flopr, 1
instance = comp, \q[60]~output , q[60]~output, flopr, 1
instance = comp, \q[61]~output , q[61]~output, flopr, 1
instance = comp, \q[62]~output , q[62]~output, flopr, 1
instance = comp, \q[63]~output , q[63]~output, flopr, 1
instance = comp, \clk~input , clk~input, flopr, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, flopr, 1
instance = comp, \d[0]~input , d[0]~input, flopr, 1
instance = comp, \reset~input , reset~input, flopr, 1
instance = comp, \reset~inputclkctrl , reset~inputclkctrl, flopr, 1
instance = comp, \q[0]~reg0 , q[0]~reg0, flopr, 1
instance = comp, \d[1]~input , d[1]~input, flopr, 1
instance = comp, \q[1]~reg0 , q[1]~reg0, flopr, 1
instance = comp, \d[2]~input , d[2]~input, flopr, 1
instance = comp, \q[2]~reg0feeder , q[2]~reg0feeder, flopr, 1
instance = comp, \q[2]~reg0 , q[2]~reg0, flopr, 1
instance = comp, \d[3]~input , d[3]~input, flopr, 1
instance = comp, \q[3]~reg0feeder , q[3]~reg0feeder, flopr, 1
instance = comp, \q[3]~reg0 , q[3]~reg0, flopr, 1
instance = comp, \d[4]~input , d[4]~input, flopr, 1
instance = comp, \q[4]~reg0feeder , q[4]~reg0feeder, flopr, 1
instance = comp, \q[4]~reg0 , q[4]~reg0, flopr, 1
instance = comp, \d[5]~input , d[5]~input, flopr, 1
instance = comp, \q[5]~reg0feeder , q[5]~reg0feeder, flopr, 1
instance = comp, \q[5]~reg0 , q[5]~reg0, flopr, 1
instance = comp, \d[6]~input , d[6]~input, flopr, 1
instance = comp, \q[6]~reg0feeder , q[6]~reg0feeder, flopr, 1
instance = comp, \q[6]~reg0 , q[6]~reg0, flopr, 1
instance = comp, \d[7]~input , d[7]~input, flopr, 1
instance = comp, \q[7]~reg0 , q[7]~reg0, flopr, 1
instance = comp, \d[8]~input , d[8]~input, flopr, 1
instance = comp, \q[8]~reg0feeder , q[8]~reg0feeder, flopr, 1
instance = comp, \q[8]~reg0 , q[8]~reg0, flopr, 1
instance = comp, \d[9]~input , d[9]~input, flopr, 1
instance = comp, \q[9]~reg0feeder , q[9]~reg0feeder, flopr, 1
instance = comp, \q[9]~reg0 , q[9]~reg0, flopr, 1
instance = comp, \d[10]~input , d[10]~input, flopr, 1
instance = comp, \q[10]~reg0feeder , q[10]~reg0feeder, flopr, 1
instance = comp, \q[10]~reg0 , q[10]~reg0, flopr, 1
instance = comp, \d[11]~input , d[11]~input, flopr, 1
instance = comp, \q[11]~reg0feeder , q[11]~reg0feeder, flopr, 1
instance = comp, \q[11]~reg0 , q[11]~reg0, flopr, 1
instance = comp, \d[12]~input , d[12]~input, flopr, 1
instance = comp, \q[12]~reg0 , q[12]~reg0, flopr, 1
instance = comp, \d[13]~input , d[13]~input, flopr, 1
instance = comp, \q[13]~reg0feeder , q[13]~reg0feeder, flopr, 1
instance = comp, \q[13]~reg0 , q[13]~reg0, flopr, 1
instance = comp, \d[14]~input , d[14]~input, flopr, 1
instance = comp, \q[14]~reg0feeder , q[14]~reg0feeder, flopr, 1
instance = comp, \q[14]~reg0 , q[14]~reg0, flopr, 1
instance = comp, \d[15]~input , d[15]~input, flopr, 1
instance = comp, \q[15]~reg0 , q[15]~reg0, flopr, 1
instance = comp, \d[16]~input , d[16]~input, flopr, 1
instance = comp, \q[16]~reg0 , q[16]~reg0, flopr, 1
instance = comp, \d[17]~input , d[17]~input, flopr, 1
instance = comp, \q[17]~reg0 , q[17]~reg0, flopr, 1
instance = comp, \d[18]~input , d[18]~input, flopr, 1
instance = comp, \q[18]~reg0feeder , q[18]~reg0feeder, flopr, 1
instance = comp, \q[18]~reg0 , q[18]~reg0, flopr, 1
instance = comp, \d[19]~input , d[19]~input, flopr, 1
instance = comp, \q[19]~reg0feeder , q[19]~reg0feeder, flopr, 1
instance = comp, \q[19]~reg0 , q[19]~reg0, flopr, 1
instance = comp, \d[20]~input , d[20]~input, flopr, 1
instance = comp, \q[20]~reg0feeder , q[20]~reg0feeder, flopr, 1
instance = comp, \q[20]~reg0 , q[20]~reg0, flopr, 1
instance = comp, \d[21]~input , d[21]~input, flopr, 1
instance = comp, \q[21]~reg0feeder , q[21]~reg0feeder, flopr, 1
instance = comp, \q[21]~reg0 , q[21]~reg0, flopr, 1
instance = comp, \d[22]~input , d[22]~input, flopr, 1
instance = comp, \q[22]~reg0 , q[22]~reg0, flopr, 1
instance = comp, \d[23]~input , d[23]~input, flopr, 1
instance = comp, \q[23]~reg0feeder , q[23]~reg0feeder, flopr, 1
instance = comp, \q[23]~reg0 , q[23]~reg0, flopr, 1
instance = comp, \d[24]~input , d[24]~input, flopr, 1
instance = comp, \q[24]~reg0feeder , q[24]~reg0feeder, flopr, 1
instance = comp, \q[24]~reg0 , q[24]~reg0, flopr, 1
instance = comp, \d[25]~input , d[25]~input, flopr, 1
instance = comp, \q[25]~reg0feeder , q[25]~reg0feeder, flopr, 1
instance = comp, \q[25]~reg0 , q[25]~reg0, flopr, 1
instance = comp, \d[26]~input , d[26]~input, flopr, 1
instance = comp, \q[26]~reg0feeder , q[26]~reg0feeder, flopr, 1
instance = comp, \q[26]~reg0 , q[26]~reg0, flopr, 1
instance = comp, \d[27]~input , d[27]~input, flopr, 1
instance = comp, \q[27]~reg0 , q[27]~reg0, flopr, 1
instance = comp, \d[28]~input , d[28]~input, flopr, 1
instance = comp, \q[28]~reg0feeder , q[28]~reg0feeder, flopr, 1
instance = comp, \q[28]~reg0 , q[28]~reg0, flopr, 1
instance = comp, \d[29]~input , d[29]~input, flopr, 1
instance = comp, \q[29]~reg0feeder , q[29]~reg0feeder, flopr, 1
instance = comp, \q[29]~reg0 , q[29]~reg0, flopr, 1
instance = comp, \d[30]~input , d[30]~input, flopr, 1
instance = comp, \q[30]~reg0 , q[30]~reg0, flopr, 1
instance = comp, \d[31]~input , d[31]~input, flopr, 1
instance = comp, \q[31]~reg0 , q[31]~reg0, flopr, 1
instance = comp, \d[32]~input , d[32]~input, flopr, 1
instance = comp, \q[32]~reg0 , q[32]~reg0, flopr, 1
instance = comp, \d[33]~input , d[33]~input, flopr, 1
instance = comp, \q[33]~reg0 , q[33]~reg0, flopr, 1
instance = comp, \d[34]~input , d[34]~input, flopr, 1
instance = comp, \q[34]~reg0feeder , q[34]~reg0feeder, flopr, 1
instance = comp, \q[34]~reg0 , q[34]~reg0, flopr, 1
instance = comp, \d[35]~input , d[35]~input, flopr, 1
instance = comp, \q[35]~reg0feeder , q[35]~reg0feeder, flopr, 1
instance = comp, \q[35]~reg0 , q[35]~reg0, flopr, 1
instance = comp, \d[36]~input , d[36]~input, flopr, 1
instance = comp, \q[36]~reg0 , q[36]~reg0, flopr, 1
instance = comp, \d[37]~input , d[37]~input, flopr, 1
instance = comp, \q[37]~reg0 , q[37]~reg0, flopr, 1
instance = comp, \d[38]~input , d[38]~input, flopr, 1
instance = comp, \q[38]~reg0feeder , q[38]~reg0feeder, flopr, 1
instance = comp, \q[38]~reg0 , q[38]~reg0, flopr, 1
instance = comp, \d[39]~input , d[39]~input, flopr, 1
instance = comp, \q[39]~reg0feeder , q[39]~reg0feeder, flopr, 1
instance = comp, \q[39]~reg0 , q[39]~reg0, flopr, 1
instance = comp, \d[40]~input , d[40]~input, flopr, 1
instance = comp, \q[40]~reg0feeder , q[40]~reg0feeder, flopr, 1
instance = comp, \q[40]~reg0 , q[40]~reg0, flopr, 1
instance = comp, \d[41]~input , d[41]~input, flopr, 1
instance = comp, \q[41]~reg0 , q[41]~reg0, flopr, 1
instance = comp, \d[42]~input , d[42]~input, flopr, 1
instance = comp, \q[42]~reg0feeder , q[42]~reg0feeder, flopr, 1
instance = comp, \q[42]~reg0 , q[42]~reg0, flopr, 1
instance = comp, \d[43]~input , d[43]~input, flopr, 1
instance = comp, \q[43]~reg0 , q[43]~reg0, flopr, 1
instance = comp, \d[44]~input , d[44]~input, flopr, 1
instance = comp, \q[44]~reg0feeder , q[44]~reg0feeder, flopr, 1
instance = comp, \q[44]~reg0 , q[44]~reg0, flopr, 1
instance = comp, \d[45]~input , d[45]~input, flopr, 1
instance = comp, \q[45]~reg0 , q[45]~reg0, flopr, 1
instance = comp, \d[46]~input , d[46]~input, flopr, 1
instance = comp, \q[46]~reg0feeder , q[46]~reg0feeder, flopr, 1
instance = comp, \q[46]~reg0 , q[46]~reg0, flopr, 1
instance = comp, \d[47]~input , d[47]~input, flopr, 1
instance = comp, \q[47]~reg0feeder , q[47]~reg0feeder, flopr, 1
instance = comp, \q[47]~reg0 , q[47]~reg0, flopr, 1
instance = comp, \d[48]~input , d[48]~input, flopr, 1
instance = comp, \q[48]~reg0 , q[48]~reg0, flopr, 1
instance = comp, \d[49]~input , d[49]~input, flopr, 1
instance = comp, \q[49]~reg0feeder , q[49]~reg0feeder, flopr, 1
instance = comp, \q[49]~reg0 , q[49]~reg0, flopr, 1
instance = comp, \d[50]~input , d[50]~input, flopr, 1
instance = comp, \q[50]~reg0 , q[50]~reg0, flopr, 1
instance = comp, \d[51]~input , d[51]~input, flopr, 1
instance = comp, \q[51]~reg0feeder , q[51]~reg0feeder, flopr, 1
instance = comp, \q[51]~reg0 , q[51]~reg0, flopr, 1
instance = comp, \d[52]~input , d[52]~input, flopr, 1
instance = comp, \q[52]~reg0 , q[52]~reg0, flopr, 1
instance = comp, \d[53]~input , d[53]~input, flopr, 1
instance = comp, \q[53]~reg0 , q[53]~reg0, flopr, 1
instance = comp, \d[54]~input , d[54]~input, flopr, 1
instance = comp, \q[54]~reg0 , q[54]~reg0, flopr, 1
instance = comp, \d[55]~input , d[55]~input, flopr, 1
instance = comp, \q[55]~reg0 , q[55]~reg0, flopr, 1
instance = comp, \d[56]~input , d[56]~input, flopr, 1
instance = comp, \q[56]~reg0feeder , q[56]~reg0feeder, flopr, 1
instance = comp, \q[56]~reg0 , q[56]~reg0, flopr, 1
instance = comp, \d[57]~input , d[57]~input, flopr, 1
instance = comp, \q[57]~reg0 , q[57]~reg0, flopr, 1
instance = comp, \d[58]~input , d[58]~input, flopr, 1
instance = comp, \q[58]~reg0 , q[58]~reg0, flopr, 1
instance = comp, \d[59]~input , d[59]~input, flopr, 1
instance = comp, \q[59]~reg0feeder , q[59]~reg0feeder, flopr, 1
instance = comp, \q[59]~reg0 , q[59]~reg0, flopr, 1
instance = comp, \d[60]~input , d[60]~input, flopr, 1
instance = comp, \q[60]~reg0feeder , q[60]~reg0feeder, flopr, 1
instance = comp, \q[60]~reg0 , q[60]~reg0, flopr, 1
instance = comp, \d[61]~input , d[61]~input, flopr, 1
instance = comp, \q[61]~reg0feeder , q[61]~reg0feeder, flopr, 1
instance = comp, \q[61]~reg0 , q[61]~reg0, flopr, 1
instance = comp, \d[62]~input , d[62]~input, flopr, 1
instance = comp, \q[62]~reg0feeder , q[62]~reg0feeder, flopr, 1
instance = comp, \q[62]~reg0 , q[62]~reg0, flopr, 1
instance = comp, \d[63]~input , d[63]~input, flopr, 1
instance = comp, \q[63]~reg0 , q[63]~reg0, flopr, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
