
*** Running vivado
    with args -log OpenSSD2.vdi -applog -m64 -messageDb vivado.pb -mode batch -source OpenSSD2.tcl -notrace


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source OpenSSD2.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1214 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z045/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z045/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z045/ffg900/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg and NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg1_reg and NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/OpenSSD2_processing_system7_0_0.xdc] for cell 'PS/inst'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_processing_system7_0_0/OpenSSD2_processing_system7_0_0.xdc] for cell 'PS/inst'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_proc_sys_reset_0_0/OpenSSD2_proc_sys_reset_0_0_board.xdc] for cell 'proc_sys_reset_0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_proc_sys_reset_0_0/OpenSSD2_proc_sys_reset_0_0_board.xdc] for cell 'proc_sys_reset_0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_proc_sys_reset_0_0/OpenSSD2_proc_sys_reset_0_0.xdc] for cell 'proc_sys_reset_0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_proc_sys_reset_0_0/OpenSSD2_proc_sys_reset_0_0.xdc] for cell 'proc_sys_reset_0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_proc_sys_reset_2_0/OpenSSD2_proc_sys_reset_2_0_board.xdc] for cell 'proc_sys_reset_2'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_proc_sys_reset_2_0/OpenSSD2_proc_sys_reset_2_0_board.xdc] for cell 'proc_sys_reset_2'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_proc_sys_reset_2_0/OpenSSD2_proc_sys_reset_2_0.xdc] for cell 'proc_sys_reset_2'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_proc_sys_reset_2_0/OpenSSD2_proc_sys_reset_2_0.xdc] for cell 'proc_sys_reset_2'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_proc_sys_reset_3_0/OpenSSD2_proc_sys_reset_3_0_board.xdc] for cell 'proc_sys_reset_3'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_proc_sys_reset_3_0/OpenSSD2_proc_sys_reset_3_0_board.xdc] for cell 'proc_sys_reset_3'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_proc_sys_reset_3_0/OpenSSD2_proc_sys_reset_3_0.xdc] for cell 'proc_sys_reset_3'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_proc_sys_reset_3_0/OpenSSD2_proc_sys_reset_3_0.xdc] for cell 'proc_sys_reset_3'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_clk_wiz_0_0/OpenSSD2_clk_wiz_0_0_board.xdc] for cell 'CH0MMCMC1H200/inst'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_clk_wiz_0_0/OpenSSD2_clk_wiz_0_0_board.xdc] for cell 'CH0MMCMC1H200/inst'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_clk_wiz_0_0/OpenSSD2_clk_wiz_0_0.xdc] for cell 'CH0MMCMC1H200/inst'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_clk_wiz_0_0/OpenSSD2_clk_wiz_0_0.xdc] for cell 'CH0MMCMC1H200/inst'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top-PCIE_X0Y0.xdc] for cell 'NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top-PCIE_X0Y0.xdc:126]
INFO: [Timing 38-2] Deriving generated clocks [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top-PCIE_X0Y0.xdc:126]
create_generated_clock: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2031.969 ; gain = 589.512 ; free physical = 2914 ; free virtual = 18164
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top-PCIE_X0Y0.xdc] for cell 'NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DRSCFIFO288x16WC/DRSCFIFO288x16WC/DRSCFIFO288x16WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DRSCFIFO288x16WC/DRSCFIFO288x16WC/DRSCFIFO288x16WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DRSCFIFO288x16WC/DRSCFIFO288x16WC/DRSCFIFO288x16WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DRSCFIFO288x16WC/DRSCFIFO288x16WC/DRSCFIFO288x16WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DRSCFIFO288x16WC/DRSCFIFO288x16WC/DRSCFIFO288x16WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DRSCFIFO288x16WC/DRSCFIFO288x16WC/DRSCFIFO288x16WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DRSCFIFO288x16WC/DRSCFIFO288x16WC/DRSCFIFO288x16WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DRSCFIFO288x16WC/DRSCFIFO288x16WC/DRSCFIFO288x16WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_WChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_WChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_RChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_RChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_WChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_WChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_RChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_RChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteLengthQ/Inst_DPBSCFIFO40x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteLengthQ/Inst_DPBSCFIFO40x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadLengthQ/Inst_DPBSCFIFO40x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadLengthQ/Inst_DPBSCFIFO40x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteLengthQ/Inst_DPBSCFIFO40x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteLengthQ/Inst_DPBSCFIFO40x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadLengthQ/Inst_DPBSCFIFO40x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadLengthQ/Inst_DPBSCFIFO40x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/Inst_UptrfLenQ/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/Inst_UptrfLenQ/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/Inst_DntrfLenQ/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/Inst_DntrfLenQ/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_Completion/Inst_CompletionDataChannel/Inst_ForwardedDataQ/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_Completion/Inst_CompletionDataChannel/Inst_ForwardedDataQ/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/DataBuffer/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/DataBuffer/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_BCHEncoder/DataBuffer/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_BCHEncoder/DataBuffer/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_BCHDecoder/Inst_DataQueue/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_BCHDecoder/Inst_DataQueue/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteDataQ/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteDataQ/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadDataQ/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadDataQ/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/Inst_UptrfLenQ/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/Inst_UptrfLenQ/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/Inst_DntrfLenQ/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/Inst_DntrfLenQ/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_Completion/Inst_CompletionDataChannel/Inst_ForwardedDataQ/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_Completion/Inst_CompletionDataChannel/Inst_ForwardedDataQ/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/DataBuffer/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/DataBuffer/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_BCHEncoder/DataBuffer/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_BCHEncoder/DataBuffer/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_BCHDecoder/Inst_DataQueue/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_BCHDecoder/Inst_DataQueue/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteDataQ/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteDataQ/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadDataQ/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadDataQ/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteCommandQ/Inst_DPBSCFIFO80x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteCommandQ/Inst_DPBSCFIFO80x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadCommandQ/Inst_DPBSCFIFO80x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadCommandQ/Inst_DPBSCFIFO80x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteCommandQ/Inst_DPBSCFIFO80x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteCommandQ/Inst_DPBSCFIFO80x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadCommandQ/Inst_DPBSCFIFO80x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadCommandQ/Inst_DPBSCFIFO80x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO128x64WC/DPBSCFIFO128x64WC/DPBSCFIFO128x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_BCHDecoder/Inst_BCHDecoderCommandReception/Inst_JobQueue/Inst_DPBSCFIFO128x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO128x64WC/DPBSCFIFO128x64WC/DPBSCFIFO128x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_BCHDecoder/Inst_BCHDecoderCommandReception/Inst_JobQueue/Inst_DPBSCFIFO128x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO128x64WC/DPBSCFIFO128x64WC/DPBSCFIFO128x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_BCHDecoder/Inst_BCHDecoderCommandReception/Inst_JobQueue/Inst_DPBSCFIFO128x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBSCFIFO128x64WC/DPBSCFIFO128x64WC/DPBSCFIFO128x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_BCHDecoder/Inst_BCHDecoderCommandReception/Inst_JobQueue/Inst_DPBSCFIFO128x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DRSCFIFO288x16WC/DRSCFIFO288x16WC/DRSCFIFO288x16WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DRSCFIFO288x16WC/DRSCFIFO288x16WC/DRSCFIFO288x16WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DRSCFIFO288x16WC/DRSCFIFO288x16WC/DRSCFIFO288x16WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DRSCFIFO288x16WC/DRSCFIFO288x16WC/DRSCFIFO288x16WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DRSCFIFO288x16WC/DRSCFIFO288x16WC/DRSCFIFO288x16WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DRSCFIFO288x16WC/DRSCFIFO288x16WC/DRSCFIFO288x16WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DRSCFIFO288x16WC/DRSCFIFO288x16WC/DRSCFIFO288x16WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DRSCFIFO288x16WC/DRSCFIFO288x16WC/DRSCFIFO288x16WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_WChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_WChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_RChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_RChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_WChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_WChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_RChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_RChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteLengthQ/Inst_DPBSCFIFO40x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteLengthQ/Inst_DPBSCFIFO40x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadLengthQ/Inst_DPBSCFIFO40x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadLengthQ/Inst_DPBSCFIFO40x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteLengthQ/Inst_DPBSCFIFO40x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteLengthQ/Inst_DPBSCFIFO40x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadLengthQ/Inst_DPBSCFIFO40x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC/DPBSCFIFO40x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadLengthQ/Inst_DPBSCFIFO40x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/Inst_UptrfLenQ/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/Inst_UptrfLenQ/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/Inst_DntrfLenQ/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/Inst_DntrfLenQ/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_Completion/Inst_CompletionDataChannel/Inst_ForwardedDataQ/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_Completion/Inst_CompletionDataChannel/Inst_ForwardedDataQ/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/DataBuffer/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/DataBuffer/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_BCHEncoder/DataBuffer/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_BCHEncoder/DataBuffer/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_BCHDecoder/Inst_DataQueue/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_BCHDecoder/Inst_DataQueue/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteDataQ/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteDataQ/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadDataQ/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadDataQ/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/Inst_UptrfLenQ/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/Inst_UptrfLenQ/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/Inst_DntrfLenQ/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/Inst_DntrfLenQ/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_Completion/Inst_CompletionDataChannel/Inst_ForwardedDataQ/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_Completion/Inst_CompletionDataChannel/Inst_ForwardedDataQ/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/DataBuffer/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/DataBuffer/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_BCHEncoder/DataBuffer/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_BCHEncoder/DataBuffer/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_BCHDecoder/Inst_DataQueue/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_BCHDecoder/Inst_DataQueue/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteDataQ/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteDataQ/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadDataQ/Inst_DPBSCFIFO64x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC/DPBSCFIFO64x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadDataQ/Inst_DPBSCFIFO64x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteCommandQ/Inst_DPBSCFIFO80x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteCommandQ/Inst_DPBSCFIFO80x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadCommandQ/Inst_DPBSCFIFO80x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadCommandQ/Inst_DPBSCFIFO80x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteCommandQ/Inst_DPBSCFIFO80x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceWriteChannel/Inst_AXI4WriteCommandQ/Inst_DPBSCFIFO80x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadCommandQ/Inst_DPBSCFIFO80x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC/DPBSCFIFO80x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadCommandQ/Inst_DPBSCFIFO80x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO128x64WC/DPBSCFIFO128x64WC/DPBSCFIFO128x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_BCHDecoder/Inst_BCHDecoderCommandReception/Inst_JobQueue/Inst_DPBSCFIFO128x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO128x64WC/DPBSCFIFO128x64WC/DPBSCFIFO128x64WC.xdc] for cell 'Tiger4NSC_1/inst/Inst_BCHDecoder/Inst_BCHDecoderCommandReception/Inst_JobQueue/Inst_DPBSCFIFO128x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO128x64WC/DPBSCFIFO128x64WC/DPBSCFIFO128x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_BCHDecoder/Inst_BCHDecoderCommandReception/Inst_JobQueue/Inst_DPBSCFIFO128x64WC/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBSCFIFO128x64WC/DPBSCFIFO128x64WC/DPBSCFIFO128x64WC.xdc] for cell 'Tiger4NSC_0/inst/Inst_BCHDecoder/Inst_BCHDecoderCommandReception/Inst_JobQueue/Inst_DPBSCFIFO128x64WC/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/constr_nand_ch01.xdc]
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/constr_nand_ch01.xdc]
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/constr_nvme.xdc]
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/constr_nvme.xdc]
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch0.xdc]
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch0.xdc]
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch1.xdc]
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch1.xdc]
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc]
WARNING: [Vivado 12-584] No ports matched 'IO_NAND_CH2_DQ[0]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'IO_NAND_CH2_DQ[0]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'IO_NAND_CH2_DQ[0]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'IO_NAND_CH2_DQ[1]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'IO_NAND_CH2_DQ[1]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'IO_NAND_CH2_DQ[1]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'IO_NAND_CH2_DQ[2]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'IO_NAND_CH2_DQ[2]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'IO_NAND_CH2_DQ[2]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'IO_NAND_CH2_DQ[3]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'IO_NAND_CH2_DQ[3]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'IO_NAND_CH2_DQ[3]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'IO_NAND_CH2_DQ[4]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'IO_NAND_CH2_DQ[4]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'IO_NAND_CH2_DQ[4]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'IO_NAND_CH2_DQ[5]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'IO_NAND_CH2_DQ[5]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'IO_NAND_CH2_DQ[5]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'IO_NAND_CH2_DQ[6]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'IO_NAND_CH2_DQ[6]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'IO_NAND_CH2_DQ[6]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'IO_NAND_CH2_DQ[7]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'IO_NAND_CH2_DQ[7]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'IO_NAND_CH2_DQ[7]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'O_NAND_CH2_CE[0]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'O_NAND_CH2_CE[0]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'O_NAND_CH2_CE[0]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'O_NAND_CH2_CE[1]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'O_NAND_CH2_CE[1]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'O_NAND_CH2_CE[1]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'O_NAND_CH2_CE[2]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'O_NAND_CH2_CE[2]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'O_NAND_CH2_CE[2]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'O_NAND_CH2_CE[3]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'O_NAND_CH2_CE[3]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'O_NAND_CH2_CE[3]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'O_NAND_CH2_CE[4]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'O_NAND_CH2_CE[4]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:118]
WARNING: [Vivado 12-584] No ports matched 'O_NAND_CH2_CE[4]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:119]
WARNING: [Vivado 12-584] No ports matched 'O_NAND_CH2_CE[5]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:123]
WARNING: [Vivado 12-584] No ports matched 'O_NAND_CH2_CE[5]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:124]
WARNING: [Vivado 12-584] No ports matched 'O_NAND_CH2_CE[5]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'O_NAND_CH2_CE[6]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:129]
WARNING: [Vivado 12-584] No ports matched 'O_NAND_CH2_CE[6]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:130]
WARNING: [Vivado 12-584] No ports matched 'O_NAND_CH2_CE[6]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:131]
WARNING: [Vivado 12-584] No ports matched 'O_NAND_CH2_CE[7]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:135]
WARNING: [Vivado 12-584] No ports matched 'O_NAND_CH2_CE[7]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:136]
WARNING: [Vivado 12-584] No ports matched 'O_NAND_CH2_CE[7]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:137]
WARNING: [Vivado 12-584] No ports matched 'O_NAND_CH2_CLE'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:141]
WARNING: [Vivado 12-584] No ports matched 'O_NAND_CH2_CLE'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:142]
WARNING: [Vivado 12-584] No ports matched 'O_NAND_CH2_CLE'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:143]
WARNING: [Vivado 12-584] No ports matched 'O_NAND_CH2_ALE'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:147]
WARNING: [Vivado 12-584] No ports matched 'O_NAND_CH2_ALE'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:148]
WARNING: [Vivado 12-584] No ports matched 'O_NAND_CH2_ALE'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:149]
WARNING: [Vivado 12-584] No ports matched 'O_NAND_CH2_WE'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:153]
WARNING: [Vivado 12-584] No ports matched 'O_NAND_CH2_WE'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:154]
WARNING: [Vivado 12-584] No ports matched 'O_NAND_CH2_WE'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:155]
WARNING: [Vivado 12-584] No ports matched 'O_NAND_CH2_RE_P'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:159]
WARNING: [Vivado 12-584] No ports matched 'O_NAND_CH2_RE_P'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:160]
WARNING: [Vivado 12-584] No ports matched 'O_NAND_CH2_RE_P'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:161]
WARNING: [Vivado 12-584] No ports matched 'O_NAND_CH2_RE_N'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:165]
WARNING: [Vivado 12-584] No ports matched 'O_NAND_CH2_RE_N'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:166]
WARNING: [Vivado 12-584] No ports matched 'O_NAND_CH2_RE_N'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:167]
WARNING: [Vivado 12-584] No ports matched 'IO_NAND_CH2_DQS_P'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:171]
WARNING: [Vivado 12-584] No ports matched 'IO_NAND_CH2_DQS_P'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:172]
WARNING: [Vivado 12-584] No ports matched 'IO_NAND_CH2_DQS_P'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:173]
WARNING: [Vivado 12-584] No ports matched 'IO_NAND_CH2_DQS_N'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:177]
WARNING: [Vivado 12-584] No ports matched 'IO_NAND_CH2_DQS_N'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:178]
WARNING: [Vivado 12-584] No ports matched 'IO_NAND_CH2_DQS_N'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:179]
WARNING: [Vivado 12-584] No ports matched 'I_NAND_CH2_RB[0]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:183]
WARNING: [Vivado 12-584] No ports matched 'I_NAND_CH2_RB[0]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:184]
WARNING: [Vivado 12-584] No ports matched 'I_NAND_CH2_RB[0]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:185]
WARNING: [Vivado 12-584] No ports matched 'I_NAND_CH2_RB[1]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:189]
WARNING: [Vivado 12-584] No ports matched 'I_NAND_CH2_RB[1]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:190]
WARNING: [Vivado 12-584] No ports matched 'I_NAND_CH2_RB[1]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:191]
WARNING: [Vivado 12-584] No ports matched 'I_NAND_CH2_RB[2]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:195]
WARNING: [Vivado 12-584] No ports matched 'I_NAND_CH2_RB[2]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:196]
WARNING: [Vivado 12-584] No ports matched 'I_NAND_CH2_RB[2]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:197]
WARNING: [Vivado 12-584] No ports matched 'I_NAND_CH2_RB[3]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:201]
WARNING: [Vivado 12-584] No ports matched 'I_NAND_CH2_RB[3]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:202]
WARNING: [Vivado 12-584] No ports matched 'I_NAND_CH2_RB[3]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:203]
WARNING: [Vivado 12-584] No ports matched 'I_NAND_CH2_RB[4]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:207]
WARNING: [Vivado 12-584] No ports matched 'I_NAND_CH2_RB[4]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:208]
WARNING: [Vivado 12-584] No ports matched 'I_NAND_CH2_RB[4]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:209]
WARNING: [Vivado 12-584] No ports matched 'I_NAND_CH2_RB[5]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:213]
WARNING: [Vivado 12-584] No ports matched 'I_NAND_CH2_RB[5]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:214]
WARNING: [Vivado 12-584] No ports matched 'I_NAND_CH2_RB[5]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:215]
WARNING: [Vivado 12-584] No ports matched 'I_NAND_CH2_RB[6]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:219]
WARNING: [Vivado 12-584] No ports matched 'I_NAND_CH2_RB[6]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:220]
WARNING: [Vivado 12-584] No ports matched 'I_NAND_CH2_RB[6]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:221]
WARNING: [Vivado 12-584] No ports matched 'I_NAND_CH2_RB[7]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:225]
WARNING: [Vivado 12-584] No ports matched 'I_NAND_CH2_RB[7]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:226]
WARNING: [Vivado 12-584] No ports matched 'I_NAND_CH2_RB[7]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:227]
WARNING: [Vivado 12-584] No ports matched 'O_NAND_CH2_WP'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:231]
WARNING: [Vivado 12-584] No ports matched 'O_NAND_CH2_WP'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:232]
WARNING: [Vivado 12-584] No ports matched 'O_NAND_CH2_WP'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc:233]
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch2.xdc]
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch3.xdc]
WARNING: [Vivado 12-584] No ports matched 'IO_NAND_CH3_DQ[0]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch3.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'IO_NAND_CH3_DQ[0]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch3.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'IO_NAND_CH3_DQ[0]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch3.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'IO_NAND_CH3_DQ[1]'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch3.xdc:51]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch3.xdc:51]
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch3.xdc]
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_others.xdc]
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_others.xdc]
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/constr_others.xdc]
WARNING: [Vivado 12-180] No cells matched 'V2NFC100DDR_4/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/constr_others.xdc:1]
WARNING: [Vivado 12-180] No cells matched 'V2NFC100DDR_6/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY'. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/constr_others.xdc:2]
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/constr_others.xdc]
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch4.xdc]
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch4.xdc]
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch5.xdc]
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch5.xdc]
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch6.xdc]
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch6.xdc]
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch7.xdc]
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/constrs_1/implementation/pinmap_nand_ch7.xdc]
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR_clocks.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR_clocks.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR_clocks.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR_clocks.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR_clocks.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR_clocks.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR_clocks.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR_clocks.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR_clocks.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_WChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR_clocks.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_WChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR_clocks.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_RChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR_clocks.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_RChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR_clocks.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_WChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR_clocks.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_WChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR_clocks.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_RChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_0_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR_clocks.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_RChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR_clocks.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR_clocks.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR_clocks.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR_clocks.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR_clocks.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR_clocks.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR_clocks.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR/DPBDCFIFO64x16DR_clocks.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR_clocks.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_WChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR_clocks.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_WChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR_clocks.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_RChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR_clocks.xdc] for cell 'Tiger4NSC_1/inst/Inst_Dispatcher/DatapathQueue/Inst_RChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR_clocks.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_WChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR_clocks.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_WChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR_clocks.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_RChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_Tiger4NSC_1_0/src/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR/DPBDCFIFO36x16DR_clocks.xdc] for cell 'Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_RChCDCFIFO/Inst_DPBDCFIFO36x16DR/U0'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_auto_us_cc_df_0/OpenSSD2_auto_us_cc_df_0_clocks.xdc] for cell 'axi_interconnect_0/s00_couplers/auto_us_cc_df/inst'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_auto_us_cc_df_0/OpenSSD2_auto_us_cc_df_0_clocks.xdc] for cell 'axi_interconnect_0/s00_couplers/auto_us_cc_df/inst'
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_auto_us_cc_df_1/OpenSSD2_auto_us_cc_df_1_clocks.xdc] for cell 'axi_interconnect_0/s01_couplers/auto_us_cc_df/inst'
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_auto_us_cc_df_1/OpenSSD2_auto_us_cc_df_1_clocks.xdc] for cell 'axi_interconnect_0/s01_couplers/auto_us_cc_df/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 406 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS, OBUFTDS): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 350 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 16 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 16 instances

link_design: Time (s): cpu = 00:01:23 ; elapsed = 00:00:55 . Memory (MB): peak = 2035.969 ; gain = 1174.781 ; free physical = 2896 ; free virtual = 18141
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2042.996 ; gain = 7.027 ; free physical = 2894 ; free virtual = 18140

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 5 inverter(s) to 14 load pin(s).
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e0c88959

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2042.996 ; gain = 0.000 ; free physical = 2884 ; free virtual = 18137

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 43 inverter(s) to 73 load pin(s).
WARNING: [Constraints 18-1079] Register NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg and NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Opt 31-10] Eliminated 6615 cells.
Phase 2 Constant Propagation | Checksum: f05b3fb2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2042.996 ; gain = 0.000 ; free physical = 2862 ; free virtual = 18129

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 17266 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg and NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Opt 31-11] Eliminated 9842 unconnected cells.
Phase 3 Sweep | Checksum: 1eb7c0f7d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2042.996 ; gain = 0.000 ; free physical = 2849 ; free virtual = 18117

Phase 4 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 4 Constant Propagation | Checksum: 1eb7c0f7d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2042.996 ; gain = 0.000 ; free physical = 2844 ; free virtual = 18113

Phase 5 Sweep
INFO: [Opt 31-12] Eliminated 1 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 5 Sweep | Checksum: 10e1b1322

Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 2042.996 ; gain = 0.000 ; free physical = 2838 ; free virtual = 18116
Ending Logic Optimization Task | Checksum: 10e1b1322

Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 2042.996 ; gain = 0.000 ; free physical = 2838 ; free virtual = 18116
Implement Debug Cores | Checksum: fecb7ce2
Logic Optimization | Checksum: fecb7ce2

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 8 BRAM(s) out of a total of 88 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 34 newly gated: 11 Total Ports: 176
Number of Flops added for Enable Generation: 4

Ending PowerOpt Patch Enables Task | Checksum: 1133acb5f

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2282.863 ; gain = 0.000 ; free physical = 2565 ; free virtual = 17873
Ending Power Optimization Task | Checksum: 1133acb5f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2282.863 ; gain = 239.867 ; free physical = 2565 ; free virtual = 17873
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 158 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:48 . Memory (MB): peak = 2282.863 ; gain = 246.895 ; free physical = 2565 ; free virtual = 17873
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2298.871 ; gain = 0.000 ; free physical = 2560 ; free virtual = 17872
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2298.871 ; gain = 16.008 ; free physical = 2553 ; free virtual = 17871
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/impl_1/OpenSSD2_drc_opted.rpt.
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: ec389545

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2298.871 ; gain = 0.000 ; free physical = 2542 ; free virtual = 17867

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2298.871 ; gain = 0.000 ; free physical = 2542 ; free virtual = 17867
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2298.871 ; gain = 0.000 ; free physical = 2542 ; free virtual = 17867

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 08a69236

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2298.871 ; gain = 0.000 ; free physical = 2542 ; free virtual = 17867
WARNING: [Constraints 18-1079] Register HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg and NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg1_reg and NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Place 30-568] A LUT 'Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rNextState_reg[4]_i_2__0' is driving clock pin of 5 registers. This could lead to large hold time violations. First few involved registers are:
	Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rNextState_reg[4] {LDCE}
	Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rNextState_reg[3] {LDCE}
	Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rNextState_reg[2] {LDCE}
	Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rNextState_reg[1] {LDCE}
	Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rNextState_reg[0] {LDCE}
WARNING: [Place 30-568] A LUT 'Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rNextState_reg[4]_i_2' is driving clock pin of 5 registers. This could lead to large hold time violations. First few involved registers are:
	Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rNextState_reg[4] {LDCE}
	Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rNextState_reg[3] {LDCE}
	Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rNextState_reg[2] {LDCE}
	Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rNextState_reg[1] {LDCE}
	Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rNextState_reg[0] {LDCE}
WARNING: [Place 30-568] A LUT 'Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rNextState_reg[4]_i_2' is driving clock pin of 5 registers. This could lead to large hold time violations. First few involved registers are:
	Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rNextState_reg[4] {LDCE}
	Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rNextState_reg[3] {LDCE}
	Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rNextState_reg[2] {LDCE}
	Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rNextState_reg[1] {LDCE}
	Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rNextState_reg[0] {LDCE}
WARNING: [Place 30-568] A LUT 'Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rNextState_reg[4]_i_2__0' is driving clock pin of 5 registers. This could lead to large hold time violations. First few involved registers are:
	Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rNextState_reg[4] {LDCE}
	Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rNextState_reg[3] {LDCE}
	Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rNextState_reg[2] {LDCE}
	Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rNextState_reg[1] {LDCE}
	Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rNextState_reg[0] {LDCE}
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS18
	FIXED_IO_mio[5] of IOStandard LVCMOS18
	FIXED_IO_mio[4] of IOStandard LVCMOS18
	FIXED_IO_mio[3] of IOStandard LVCMOS18
	FIXED_IO_mio[2] of IOStandard LVCMOS18
	FIXED_IO_mio[1] of IOStandard LVCMOS18
	FIXED_IO_mio[0] of IOStandard LVCMOS18
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 08a69236

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2418.930 ; gain = 120.059 ; free physical = 2521 ; free virtual = 17852

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 08a69236

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2418.930 ; gain = 120.059 ; free physical = 2517 ; free virtual = 17848

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 5e5f5304

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2418.930 ; gain = 120.059 ; free physical = 2517 ; free virtual = 17849
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e24095eb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2418.930 ; gain = 120.059 ; free physical = 2517 ; free virtual = 17849

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 1af0e7695

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2418.930 ; gain = 120.059 ; free physical = 2493 ; free virtual = 17847
Phase 2.1.2.1 Place Init Design | Checksum: 135501e9d

Time (s): cpu = 00:01:09 ; elapsed = 00:00:36 . Memory (MB): peak = 2418.930 ; gain = 120.059 ; free physical = 2493 ; free virtual = 17824
Phase 2.1.2 Build Placer Netlist Model | Checksum: 135501e9d

Time (s): cpu = 00:01:09 ; elapsed = 00:00:36 . Memory (MB): peak = 2418.930 ; gain = 120.059 ; free physical = 2491 ; free virtual = 17822

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 135501e9d

Time (s): cpu = 00:01:10 ; elapsed = 00:00:37 . Memory (MB): peak = 2418.930 ; gain = 120.059 ; free physical = 2486 ; free virtual = 17818
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 135501e9d

Time (s): cpu = 00:01:10 ; elapsed = 00:00:37 . Memory (MB): peak = 2418.930 ; gain = 120.059 ; free physical = 2485 ; free virtual = 17817
Phase 2.1 Placer Initialization Core | Checksum: 135501e9d

Time (s): cpu = 00:01:10 ; elapsed = 00:00:37 . Memory (MB): peak = 2418.930 ; gain = 120.059 ; free physical = 2484 ; free virtual = 17816
Phase 2 Placer Initialization | Checksum: 135501e9d

Time (s): cpu = 00:01:10 ; elapsed = 00:00:37 . Memory (MB): peak = 2418.930 ; gain = 120.059 ; free physical = 2484 ; free virtual = 17816

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 22ed4f209

Time (s): cpu = 00:03:02 ; elapsed = 00:01:27 . Memory (MB): peak = 2484.852 ; gain = 185.980 ; free physical = 2411 ; free virtual = 17805

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 22ed4f209

Time (s): cpu = 00:03:03 ; elapsed = 00:01:27 . Memory (MB): peak = 2484.852 ; gain = 185.980 ; free physical = 2411 ; free virtual = 17805

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 21d6f165d

Time (s): cpu = 00:03:40 ; elapsed = 00:01:39 . Memory (MB): peak = 2484.852 ; gain = 185.980 ; free physical = 2390 ; free virtual = 17800

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 17e151481

Time (s): cpu = 00:03:41 ; elapsed = 00:01:40 . Memory (MB): peak = 2484.852 ; gain = 185.980 ; free physical = 2389 ; free virtual = 17799

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 17e151481

Time (s): cpu = 00:03:41 ; elapsed = 00:01:40 . Memory (MB): peak = 2484.852 ; gain = 185.980 ; free physical = 2388 ; free virtual = 17799

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 22ddf1185

Time (s): cpu = 00:03:58 ; elapsed = 00:01:45 . Memory (MB): peak = 2484.852 ; gain = 185.980 ; free physical = 2380 ; free virtual = 17791

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1e5e63c75

Time (s): cpu = 00:03:59 ; elapsed = 00:01:45 . Memory (MB): peak = 2484.852 ; gain = 185.980 ; free physical = 2382 ; free virtual = 17792

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 15f34339e

Time (s): cpu = 00:04:26 ; elapsed = 00:02:05 . Memory (MB): peak = 2484.852 ; gain = 185.980 ; free physical = 2220 ; free virtual = 17641
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 15f34339e

Time (s): cpu = 00:04:26 ; elapsed = 00:02:05 . Memory (MB): peak = 2484.852 ; gain = 185.980 ; free physical = 2220 ; free virtual = 17641

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 15f34339e

Time (s): cpu = 00:04:27 ; elapsed = 00:02:05 . Memory (MB): peak = 2484.852 ; gain = 185.980 ; free physical = 2215 ; free virtual = 17637

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 15f34339e

Time (s): cpu = 00:04:28 ; elapsed = 00:02:06 . Memory (MB): peak = 2484.852 ; gain = 185.980 ; free physical = 2212 ; free virtual = 17633
Phase 4.6 Small Shape Detail Placement | Checksum: 15f34339e

Time (s): cpu = 00:04:28 ; elapsed = 00:02:06 . Memory (MB): peak = 2484.852 ; gain = 185.980 ; free physical = 2197 ; free virtual = 17625

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 15f34339e

Time (s): cpu = 00:04:30 ; elapsed = 00:02:09 . Memory (MB): peak = 2484.852 ; gain = 185.980 ; free physical = 2183 ; free virtual = 17619
Phase 4 Detail Placement | Checksum: 15f34339e

Time (s): cpu = 00:04:31 ; elapsed = 00:02:09 . Memory (MB): peak = 2484.852 ; gain = 185.980 ; free physical = 2182 ; free virtual = 17618

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: f0a374eb

Time (s): cpu = 00:04:32 ; elapsed = 00:02:10 . Memory (MB): peak = 2484.852 ; gain = 185.980 ; free physical = 2179 ; free virtual = 17615

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: f0a374eb

Time (s): cpu = 00:04:32 ; elapsed = 00:02:10 . Memory (MB): peak = 2484.852 ; gain = 185.980 ; free physical = 2177 ; free virtual = 17613

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 13f4e2b81

Time (s): cpu = 00:07:26 ; elapsed = 00:04:49 . Memory (MB): peak = 2484.852 ; gain = 185.980 ; free physical = 1898 ; free virtual = 17770
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.676. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 13f4e2b81

Time (s): cpu = 00:07:26 ; elapsed = 00:04:49 . Memory (MB): peak = 2484.852 ; gain = 185.980 ; free physical = 1898 ; free virtual = 17770
Phase 5.2.2 Post Placement Optimization | Checksum: 13f4e2b81

Time (s): cpu = 00:07:27 ; elapsed = 00:04:49 . Memory (MB): peak = 2484.852 ; gain = 185.980 ; free physical = 1890 ; free virtual = 17770
Phase 5.2 Post Commit Optimization | Checksum: 13f4e2b81

Time (s): cpu = 00:07:27 ; elapsed = 00:04:49 . Memory (MB): peak = 2484.852 ; gain = 185.980 ; free physical = 1890 ; free virtual = 17770

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 13f4e2b81

Time (s): cpu = 00:07:27 ; elapsed = 00:04:49 . Memory (MB): peak = 2484.852 ; gain = 185.980 ; free physical = 1891 ; free virtual = 17771

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 13f4e2b81

Time (s): cpu = 00:07:27 ; elapsed = 00:04:50 . Memory (MB): peak = 2484.852 ; gain = 185.980 ; free physical = 1891 ; free virtual = 17771

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 13f4e2b81

Time (s): cpu = 00:07:28 ; elapsed = 00:04:50 . Memory (MB): peak = 2484.852 ; gain = 185.980 ; free physical = 1890 ; free virtual = 17771
Phase 5.5 Placer Reporting | Checksum: 13f4e2b81

Time (s): cpu = 00:07:28 ; elapsed = 00:04:50 . Memory (MB): peak = 2484.852 ; gain = 185.980 ; free physical = 1890 ; free virtual = 17771

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 182d53674

Time (s): cpu = 00:07:28 ; elapsed = 00:04:51 . Memory (MB): peak = 2484.852 ; gain = 185.980 ; free physical = 1890 ; free virtual = 17770
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 182d53674

Time (s): cpu = 00:07:28 ; elapsed = 00:04:51 . Memory (MB): peak = 2484.852 ; gain = 185.980 ; free physical = 1890 ; free virtual = 17770
Ending Placer Task | Checksum: 13d11f6a7

Time (s): cpu = 00:07:28 ; elapsed = 00:04:51 . Memory (MB): peak = 2484.852 ; gain = 185.980 ; free physical = 1890 ; free virtual = 17770
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 207 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:07:36 ; elapsed = 00:04:55 . Memory (MB): peak = 2484.852 ; gain = 185.980 ; free physical = 1890 ; free virtual = 17770
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2484.852 ; gain = 0.000 ; free physical = 1798 ; free virtual = 17765
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2484.852 ; gain = 0.000 ; free physical = 1868 ; free virtual = 17763
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2484.852 ; gain = 0.000 ; free physical = 1868 ; free virtual = 17762
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2484.852 ; gain = 0.000 ; free physical = 1866 ; free virtual = 17761
report_control_sets: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2484.852 ; gain = 0.000 ; free physical = 1845 ; free virtual = 17757
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
WARNING: [Constraints 18-1079] Register HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg and NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg1_reg and NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 10df25603

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 2484.852 ; gain = 0.000 ; free physical = 1867 ; free virtual = 17760
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2484.852 ; gain = 0.000 ; free physical = 1867 ; free virtual = 17760
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.676 | TNS=-61.968 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 2 Fanout Optimization | Checksum: 10df25603

Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 2484.852 ; gain = 0.000 ; free physical = 1867 ; free virtual = 17760

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 32 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[9].  Did not re-place instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_7
INFO: [Physopt 32-663] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_44.  Re-placed instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_44
INFO: [Physopt 32-662] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[8].  Did not re-place instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_8
INFO: [Physopt 32-663] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_46.  Re-placed instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_46
INFO: [Physopt 32-662] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[12].  Did not re-place instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_4
INFO: [Physopt 32-663] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_38.  Re-placed instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_38
INFO: [Physopt 32-662] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_47.  Did not re-place instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_47
INFO: [Physopt 32-662] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_39.  Did not re-place instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_39
INFO: [Physopt 32-662] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_45.  Did not re-place instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_45
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[14].  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_2
INFO: [Physopt 32-663] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_35.  Re-placed instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_35
INFO: [Physopt 32-662] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[13].  Did not re-place instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_3
INFO: [Physopt 32-663] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_36.  Re-placed instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_36
INFO: [Physopt 32-662] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[15].  Did not re-place instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_1
INFO: [Physopt 32-662] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_31.  Did not re-place instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_31
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_34.  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_34
INFO: [Physopt 32-662] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[14].  Did not re-place instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_2
INFO: [Physopt 32-662] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_34.  Did not re-place instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_34
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[13].  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_3
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_37.  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_37
INFO: [Physopt 32-663] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_33.  Re-placed instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_33
INFO: [Physopt 32-663] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_37.  Re-placed instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_37
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[9].  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_7
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_45.  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_45
INFO: [Physopt 32-662] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_35.  Did not re-place instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_35
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[15].  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_1
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_31.  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_31
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_36.  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_36
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[8].  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_8
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_33.  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_33
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_46.  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_46
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_44.  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_44
INFO: [Physopt 32-661] Optimized 7 nets.  Re-placed 7 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.638 | TNS=-61.632 |
Phase 3 Placement Based Optimization | Checksum: d3b3be25

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2484.852 ; gain = 0.000 ; free physical = 1867 ; free virtual = 17761

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring (Signal Push) optimization.
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2484.852 ; gain = 0.000 ; free physical = 1867 ; free virtual = 17761
Phase 4 Rewire | Checksum: d3b3be25

Time (s): cpu = 00:00:36 ; elapsed = 00:00:17 . Memory (MB): peak = 2484.852 ; gain = 0.000 ; free physical = 1867 ; free virtual = 17761

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 10 candidate nets for critical-cell optimization.
INFO: [Physopt 32-573] Net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[9] was not replicated.
The following hierarchical instances have DONT_TOUCH attributes which can prevent cell replication:
	V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0
Resolution: Removing DONT_TOUCH attributes may enable additional optimization.
INFO: [Physopt 32-573] Net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[12] was not replicated.
The following hierarchical instances have DONT_TOUCH attributes which can prevent cell replication:
	V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0
Resolution: Removing DONT_TOUCH attributes may enable additional optimization.
INFO: [Physopt 32-573] Net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[8] was not replicated.
The following hierarchical instances have DONT_TOUCH attributes which can prevent cell replication:
	V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0
Resolution: Removing DONT_TOUCH attributes may enable additional optimization.
INFO: [Physopt 32-573] Net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[14] was not replicated.
The following hierarchical instances have DONT_TOUCH attributes which can prevent cell replication:
	V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0
Resolution: Removing DONT_TOUCH attributes may enable additional optimization.
INFO: [Physopt 32-573] Net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[15] was not replicated.
The following hierarchical instances have DONT_TOUCH attributes which can prevent cell replication:
	V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0
Resolution: Removing DONT_TOUCH attributes may enable additional optimization.
INFO: [Physopt 32-573] Net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[14] was not replicated.
The following hierarchical instances have DONT_TOUCH attributes which can prevent cell replication:
	V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0
Resolution: Removing DONT_TOUCH attributes may enable additional optimization.
INFO: [Physopt 32-573] Net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[13] was not replicated.
The following hierarchical instances have DONT_TOUCH attributes which can prevent cell replication:
	V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0
Resolution: Removing DONT_TOUCH attributes may enable additional optimization.
INFO: [Physopt 32-573] Net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[13] was not replicated.
The following hierarchical instances have DONT_TOUCH attributes which can prevent cell replication:
	V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0
Resolution: Removing DONT_TOUCH attributes may enable additional optimization.
INFO: [Physopt 32-573] Net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[9] was not replicated.
The following hierarchical instances have DONT_TOUCH attributes which can prevent cell replication:
	V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0
Resolution: Removing DONT_TOUCH attributes may enable additional optimization.
INFO: [Physopt 32-573] Net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[15] was not replicated.
The following hierarchical instances have DONT_TOUCH attributes which can prevent cell replication:
	V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0
Resolution: Removing DONT_TOUCH attributes may enable additional optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
Phase 5 Critical Cell Optimization | Checksum: d3b3be25

Time (s): cpu = 00:00:36 ; elapsed = 00:00:17 . Memory (MB): peak = 2484.852 ; gain = 0.000 ; free physical = 1867 ; free virtual = 17761

Phase 6 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 6 Fanout Optimization | Checksum: d3b3be25

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 2484.852 ; gain = 0.000 ; free physical = 1867 ; free virtual = 17761

Phase 7 Placement Based Optimization
INFO: [Physopt 32-660] Identified 36 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[9].  Did not re-place instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_7
INFO: [Physopt 32-662] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_44.  Did not re-place instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_44
INFO: [Physopt 32-663] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[12].  Re-placed instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_4
INFO: [Physopt 32-662] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_38.  Did not re-place instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_38
INFO: [Physopt 32-662] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[8].  Did not re-place instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_8
INFO: [Physopt 32-662] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_46.  Did not re-place instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_46
INFO: [Physopt 32-662] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_47.  Did not re-place instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_47
INFO: [Physopt 32-663] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_39.  Re-placed instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_39
INFO: [Physopt 32-662] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_45.  Did not re-place instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_45
INFO: [Physopt 32-663] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[14].  Re-placed instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_2
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_35.  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_35
INFO: [Physopt 32-662] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[15].  Did not re-place instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_1
INFO: [Physopt 32-662] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_31.  Did not re-place instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_31
INFO: [Physopt 32-663] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_34.  Re-placed instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_34
INFO: [Physopt 32-662] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[14].  Did not re-place instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_2
INFO: [Physopt 32-662] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_34.  Did not re-place instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_34
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[13].  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_3
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_37.  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_37
INFO: [Physopt 32-662] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_33.  Did not re-place instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_33
INFO: [Physopt 32-663] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[13].  Re-placed instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_3
INFO: [Physopt 32-663] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_37.  Re-placed instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_37
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[9].  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_7
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_45.  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_45
INFO: [Physopt 32-662] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_35.  Did not re-place instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_35
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[15].  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_1
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_31.  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_31
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_36.  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_36
INFO: [Physopt 32-662] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_36.  Did not re-place instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_36
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[8].  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_8
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_33.  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_33
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_46.  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_46
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_44.  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_44
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[10].  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_6
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_42.  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_42
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_47.  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_47
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_43.  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_43
INFO: [Physopt 32-661] Optimized 6 nets.  Re-placed 6 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.638 | TNS=-61.714 |
Phase 7 Placement Based Optimization | Checksum: c13fd0c5

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 2484.852 ; gain = 0.000 ; free physical = 1864 ; free virtual = 17757

Phase 8 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring (Signal Push) optimization.
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2484.852 ; gain = 0.000 ; free physical = 1863 ; free virtual = 17757
Phase 8 Rewire | Checksum: c13fd0c5

Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 2484.852 ; gain = 0.000 ; free physical = 1863 ; free virtual = 17757

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 2 candidate nets for critical-cell optimization.
INFO: [Physopt 32-573] Net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[12] was not replicated.
The following hierarchical instances have DONT_TOUCH attributes which can prevent cell replication:
	V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0
Resolution: Removing DONT_TOUCH attributes may enable additional optimization.
INFO: [Physopt 32-573] Net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[14] was not replicated.
The following hierarchical instances have DONT_TOUCH attributes which can prevent cell replication:
	V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0
Resolution: Removing DONT_TOUCH attributes may enable additional optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
Phase 9 Critical Cell Optimization | Checksum: c13fd0c5

Time (s): cpu = 00:00:44 ; elapsed = 00:00:25 . Memory (MB): peak = 2484.852 ; gain = 0.000 ; free physical = 1864 ; free virtual = 17757

Phase 10 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 10 Fanout Optimization | Checksum: c13fd0c5

Time (s): cpu = 00:00:44 ; elapsed = 00:00:25 . Memory (MB): peak = 2484.852 ; gain = 0.000 ; free physical = 1864 ; free virtual = 17757

Phase 11 Placement Based Optimization
INFO: [Physopt 32-660] Identified 36 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[9].  Re-placed instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_7
INFO: [Physopt 32-663] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_44.  Re-placed instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_44
INFO: [Physopt 32-662] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[8].  Did not re-place instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_8
INFO: [Physopt 32-662] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_46.  Did not re-place instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_46
INFO: [Physopt 32-662] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_47.  Did not re-place instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_47
INFO: [Physopt 32-662] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[12].  Did not re-place instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_4
INFO: [Physopt 32-662] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_39.  Did not re-place instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_39
INFO: [Physopt 32-663] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_38.  Re-placed instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_38
INFO: [Physopt 32-663] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_45.  Re-placed instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_45
INFO: [Physopt 32-662] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[15].  Did not re-place instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_1
INFO: [Physopt 32-662] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_31.  Did not re-place instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_31
INFO: [Physopt 32-662] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[14].  Did not re-place instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_2
INFO: [Physopt 32-662] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_34.  Did not re-place instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_34
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[13].  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_3
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_37.  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_37
INFO: [Physopt 32-662] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_33.  Did not re-place instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_33
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[9].  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_7
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_45.  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_45
INFO: [Physopt 32-662] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_35.  Did not re-place instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_35
INFO: [Physopt 32-663] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[14].  Re-placed instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_2
INFO: [Physopt 32-663] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_35.  Re-placed instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_35
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[15].  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_1
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_31.  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_31
INFO: [Physopt 32-662] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[13].  Did not re-place instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_3
INFO: [Physopt 32-662] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_37.  Did not re-place instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_37
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_36.  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_36
INFO: [Physopt 32-662] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_36.  Did not re-place instance V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_36
INFO: [Physopt 32-663] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_34.  Re-placed instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_34
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[8].  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_8
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_33.  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_33
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_46.  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_46
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_44.  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_44
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[10].  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_6
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_42.  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_42
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_47.  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_47
INFO: [Physopt 32-662] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_43.  Did not re-place instance V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_43
INFO: [Physopt 32-661] Optimized 7 nets.  Re-placed 7 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.625 | TNS=-61.233 |
Phase 11 Placement Based Optimization | Checksum: cd0d2535

Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 2484.852 ; gain = 0.000 ; free physical = 1865 ; free virtual = 17759

Phase 12 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring (Signal Push) optimization.
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2484.852 ; gain = 0.000 ; free physical = 1865 ; free virtual = 17759
Phase 12 Rewire | Checksum: cd0d2535

Time (s): cpu = 00:00:51 ; elapsed = 00:00:32 . Memory (MB): peak = 2484.852 ; gain = 0.000 ; free physical = 1859 ; free virtual = 17753

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 3 candidate nets for critical-cell optimization.
INFO: [Physopt 32-573] Net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[12] was not replicated.
The following hierarchical instances have DONT_TOUCH attributes which can prevent cell replication:
	V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0
Resolution: Removing DONT_TOUCH attributes may enable additional optimization.
INFO: [Physopt 32-573] Net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[9] was not replicated.
The following hierarchical instances have DONT_TOUCH attributes which can prevent cell replication:
	V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0
Resolution: Removing DONT_TOUCH attributes may enable additional optimization.
INFO: [Physopt 32-573] Net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/I2[13] was not replicated.
The following hierarchical instances have DONT_TOUCH attributes which can prevent cell replication:
	V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0
Resolution: Removing DONT_TOUCH attributes may enable additional optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
Phase 13 Critical Cell Optimization | Checksum: cd0d2535

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 2484.852 ; gain = 0.000 ; free physical = 1859 ; free virtual = 17753

Phase 14 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 14 DSP Register Optimization | Checksum: cd0d2535

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 2484.852 ; gain = 0.000 ; free physical = 1859 ; free virtual = 17753

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_cmd_fifo_inst0/ramb18sdp_0/genblk3_0.bram18_dp_bl.bram18_tdp_bl' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
Phase 15 BRAM Register Optimization | Checksum: cd0d2535

Time (s): cpu = 00:00:52 ; elapsed = 00:00:33 . Memory (MB): peak = 2484.852 ; gain = 0.000 ; free physical = 1858 ; free virtual = 17752

Phase 16 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
Phase 16 Shift Register Optimization | Checksum: cd0d2535

Time (s): cpu = 00:00:52 ; elapsed = 00:00:33 . Memory (MB): peak = 2484.852 ; gain = 0.000 ; free physical = 1859 ; free virtual = 17752

Phase 17 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 17 DSP Register Optimization | Checksum: cd0d2535

Time (s): cpu = 00:00:52 ; elapsed = 00:00:34 . Memory (MB): peak = 2484.852 ; gain = 0.000 ; free physical = 1858 ; free virtual = 17753

Phase 18 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_cmd_fifo_inst0/ramb18sdp_0/genblk3_0.bram18_dp_bl.bram18_tdp_bl' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
Phase 18 BRAM Register Optimization | Checksum: cd0d2535

Time (s): cpu = 00:00:52 ; elapsed = 00:00:34 . Memory (MB): peak = 2484.852 ; gain = 0.000 ; free physical = 1858 ; free virtual = 17753

Phase 19 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
Phase 19 Shift Register Optimization | Checksum: cd0d2535

Time (s): cpu = 00:00:53 ; elapsed = 00:00:34 . Memory (MB): peak = 2484.852 ; gain = 0.000 ; free physical = 1858 ; free virtual = 17753

Phase 20 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 27 candidate nets for critical-pin optimization.
INFO: [Physopt 32-613] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[0].  Swapped 2 critical pin.
INFO: [Physopt 32-613] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[4].  Swapped 2 critical pin.
INFO: [Physopt 32-613] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[1].  Swapped 2 critical pin.
INFO: [Physopt 32-613] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[7].  Swapped 2 critical pin.
INFO: [Physopt 32-613] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[6].  Swapped 2 critical pin.
INFO: [Physopt 32-613] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[5].  Swapped 2 critical pin.
INFO: [Physopt 32-613] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[1].  Swapped 2 critical pin.
INFO: [Physopt 32-613] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[7].  Swapped 2 critical pin.
INFO: [Physopt 32-613] Processed net V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[5].  Swapped 2 critical pin.
INFO: [Physopt 32-613] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[0].  Swapped 2 critical pin.
INFO: [Physopt 32-609] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[6].  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[2].  Swapped 2 critical pin.
INFO: [Physopt 32-613] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[4].  Swapped 2 critical pin.
INFO: [Physopt 32-613] Processed net V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[3].  Swapped 2 critical pin.
INFO: [Physopt 32-608] Optimized 13 nets.  Swapped 26 pins.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.565 | TNS=-56.886 |
Phase 20 Critical Pin Optimization | Checksum: cd0d2535

Time (s): cpu = 00:00:53 ; elapsed = 00:00:35 . Memory (MB): peak = 2484.852 ; gain = 0.000 ; free physical = 1859 ; free virtual = 17753

Phase 21 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 4 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/O47 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/p_0_in__0. Replicated 4 times.
INFO: [Physopt 32-572] Net NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/phy_rdy_n_int was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net Tiger4SharedKES_0/inst/PageDecoderSyndromeBuffer/genblk1[0].PageDecoderSyndromeBuffer/n_0_r_count[2]_i_1. Replicated 2 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 2 nets. Created 6 new instances.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.565 | TNS=-56.886 |
Phase 21 Very High Fanout Optimization | Checksum: 19bd02f63

Time (s): cpu = 00:01:03 ; elapsed = 00:00:42 . Memory (MB): peak = 2484.852 ; gain = 0.000 ; free physical = 1857 ; free virtual = 17752

Phase 22 BRAM Enable Optimization
Phase 22 BRAM Enable Optimization | Checksum: 19bd02f63

Time (s): cpu = 00:01:03 ; elapsed = 00:00:42 . Memory (MB): peak = 2484.852 ; gain = 0.000 ; free physical = 1857 ; free virtual = 17751
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2484.852 ; gain = 0.000 ; free physical = 1857 ; free virtual = 17751
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.565 | TNS=-56.886 |
WARNING: [Constraints 18-1079] Register HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg and NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg1_reg and NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Ending Physical Synthesis Task | Checksum: 21802c70c

Time (s): cpu = 00:01:06 ; elapsed = 00:00:45 . Memory (MB): peak = 2484.852 ; gain = 0.000 ; free physical = 1856 ; free virtual = 17751
INFO: [Common 17-83] Releasing license: Implementation
250 Infos, 295 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:50 ; elapsed = 00:01:00 . Memory (MB): peak = 2484.852 ; gain = 0.000 ; free physical = 1856 ; free virtual = 17751
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2484.852 ; gain = 0.000 ; free physical = 1768 ; free virtual = 17750
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2484.852 ; gain = 0.000 ; free physical = 1841 ; free virtual = 17750
Command: route_design -directive Explore -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
WARNING: [Drc 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard HSTL_I_18; FIXED_IO_mio[26] of IOStandard HSTL_I_18; FIXED_IO_mio[25] of IOStandard HSTL_I_18; FIXED_IO_mio[24] of IOStandard HSTL_I_18; FIXED_IO_mio[23] of IOStandard HSTL_I_18; FIXED_IO_mio[22] of IOStandard HSTL_I_18; FIXED_IO_mio[21] of IOStandard HSTL_I_18; FIXED_IO_mio[20] of IOStandard HSTL_I_18; FIXED_IO_mio[19] of IOStandard HSTL_I_18; FIXED_IO_mio[18] of IOStandard HSTL_I_18; FIXED_IO_mio[17] of IOStandard HSTL_I_18; FIXED_IO_mio[16] of IOStandard HSTL_I_18; FIXED_IO_mio[15] of IOStandard LVCMOS18; FIXED_IO_mio[14] of IOStandard LVCMOS18; FIXED_IO_mio[13] of IOStandard LVCMOS18; FIXED_IO_mio[12] of IOStandard LVCMOS18; FIXED_IO_mio[11] of IOStandard LVCMOS18; FIXED_IO_mio[10] of IOStandard LVCMOS18; FIXED_IO_mio[9] of IOStandard LVCMOS18; FIXED_IO_mio[8] of IOStandard LVCMOS18; FIXED_IO_mio[7] of IOStandard LVCMOS18; FIXED_IO_mio[6] of IOStandard LVCMOS18; FIXED_IO_mio[5] of IOStandard LVCMOS18; FIXED_IO_mio[4] of IOStandard LVCMOS18; FIXED_IO_mio[3] of IOStandard LVCMOS18; FIXED_IO_mio[2] of IOStandard LVCMOS18; FIXED_IO_mio[1] of IOStandard LVCMOS18; FIXED_IO_mio[0] of IOStandard LVCMOS18;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 2d34fc55

Time (s): cpu = 00:01:09 ; elapsed = 00:00:49 . Memory (MB): peak = 2638.324 ; gain = 142.086 ; free physical = 1704 ; free virtual = 17615

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 2d34fc55

Time (s): cpu = 00:01:10 ; elapsed = 00:00:50 . Memory (MB): peak = 2638.324 ; gain = 142.086 ; free physical = 1701 ; free virtual = 17612

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2d34fc55

Time (s): cpu = 00:01:11 ; elapsed = 00:00:50 . Memory (MB): peak = 2660.312 ; gain = 164.074 ; free physical = 1659 ; free virtual = 17571
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 142babbc1

Time (s): cpu = 00:01:57 ; elapsed = 00:01:07 . Memory (MB): peak = 2742.656 ; gain = 246.418 ; free physical = 1573 ; free virtual = 17486
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.0436| TNS=-0.112 | WHS=-2.41  | THS=-3.36e+03|

Phase 2 Router Initialization | Checksum: 1a747ec23

Time (s): cpu = 00:02:20 ; elapsed = 00:01:12 . Memory (MB): peak = 2742.656 ; gain = 246.418 ; free physical = 1563 ; free virtual = 17476

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: a46ca923

Time (s): cpu = 00:02:53 ; elapsed = 00:01:18 . Memory (MB): peak = 2742.656 ; gain = 246.418 ; free physical = 1563 ; free virtual = 17475

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10178
 Number of Nodes with overlaps = 844
 Number of Nodes with overlaps = 187
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 130d42a35

Time (s): cpu = 00:04:19 ; elapsed = 00:01:43 . Memory (MB): peak = 2742.656 ; gain = 246.418 ; free physical = 1565 ; free virtual = 17478
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.109  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 140ecc712

Time (s): cpu = 00:04:20 ; elapsed = 00:01:44 . Memory (MB): peak = 2742.656 ; gain = 246.418 ; free physical = 1565 ; free virtual = 17478
Phase 4 Rip-up And Reroute | Checksum: 140ecc712

Time (s): cpu = 00:04:20 ; elapsed = 00:01:44 . Memory (MB): peak = 2742.656 ; gain = 246.418 ; free physical = 1565 ; free virtual = 17478

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 13d25f386

Time (s): cpu = 00:04:27 ; elapsed = 00:01:46 . Memory (MB): peak = 2742.656 ; gain = 246.418 ; free physical = 1565 ; free virtual = 17478
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.113  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 13d25f386

Time (s): cpu = 00:04:27 ; elapsed = 00:01:46 . Memory (MB): peak = 2742.656 ; gain = 246.418 ; free physical = 1565 ; free virtual = 17478

Phase 6 TNS Cleanup

Phase 6.1 TNS Iteration 0

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13d25f386

Time (s): cpu = 00:04:28 ; elapsed = 00:01:47 . Memory (MB): peak = 2742.656 ; gain = 246.418 ; free physical = 1561 ; free virtual = 17474
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.113  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 6.1 TNS Iteration 0 | Checksum: 13d25f386

Time (s): cpu = 00:04:29 ; elapsed = 00:01:47 . Memory (MB): peak = 2742.656 ; gain = 246.418 ; free physical = 1561 ; free virtual = 17474
Phase 6 TNS Cleanup | Checksum: 13d25f386

Time (s): cpu = 00:04:29 ; elapsed = 00:01:47 . Memory (MB): peak = 2742.656 ; gain = 246.418 ; free physical = 1561 ; free virtual = 17474

Phase 7 Clock Skew Optimization
Phase 7 Clock Skew Optimization | Checksum: 13d25f386

Time (s): cpu = 00:04:29 ; elapsed = 00:01:47 . Memory (MB): peak = 2742.656 ; gain = 246.418 ; free physical = 1561 ; free virtual = 17474

Phase 8 Post Hold Fix

Phase 8.1 Update Timing
Phase 8.1 Update Timing | Checksum: 128174424

Time (s): cpu = 00:04:40 ; elapsed = 00:01:50 . Memory (MB): peak = 2742.656 ; gain = 246.418 ; free physical = 1528 ; free virtual = 17448
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.0683 | TNS=0      | WHS=0.024  | THS=0      |

Phase 8 Post Hold Fix | Checksum: 1ca7eef47

Time (s): cpu = 00:04:41 ; elapsed = 00:01:50 . Memory (MB): peak = 2742.656 ; gain = 246.418 ; free physical = 1527 ; free virtual = 17448

Phase 9 Timing Verification

Phase 9.1 Update Timing
Phase 9.1 Update Timing | Checksum: 17793b513

Time (s): cpu = 00:04:55 ; elapsed = 00:01:53 . Memory (MB): peak = 2742.656 ; gain = 246.418 ; free physical = 1514 ; free virtual = 17435
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.113  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 9 Timing Verification | Checksum: 17793b513

Time (s): cpu = 00:04:55 ; elapsed = 00:01:53 . Memory (MB): peak = 2742.656 ; gain = 246.418 ; free physical = 1514 ; free virtual = 17435

Phase 10 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.34279 %
  Global Horizontal Routing Utilization  = 5.93054 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 10 Route finalize | Checksum: 17793b513

Time (s): cpu = 00:04:56 ; elapsed = 00:01:53 . Memory (MB): peak = 2742.656 ; gain = 246.418 ; free physical = 1515 ; free virtual = 17437

Phase 11 Verifying routed nets

 Verification completed successfully
Phase 11 Verifying routed nets | Checksum: 17793b513

Time (s): cpu = 00:04:56 ; elapsed = 00:01:53 . Memory (MB): peak = 2742.656 ; gain = 246.418 ; free physical = 1517 ; free virtual = 17438

Phase 12 Depositing Routes
Phase 12 Depositing Routes | Checksum: 17b4374b9

Time (s): cpu = 00:05:00 ; elapsed = 00:01:58 . Memory (MB): peak = 2742.656 ; gain = 246.418 ; free physical = 1534 ; free virtual = 17465

Phase 13 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.068  | TNS=0.000  | WHS=0.025  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 13 Post Router Timing | Checksum: 17b4374b9

Time (s): cpu = 00:05:40 ; elapsed = 00:02:07 . Memory (MB): peak = 2742.656 ; gain = 246.418 ; free physical = 1504 ; free virtual = 17447
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:05:40 ; elapsed = 00:02:07 . Memory (MB): peak = 2742.656 ; gain = 246.418 ; free physical = 1506 ; free virtual = 17449
INFO: [Common 17-83] Releasing license: Implementation
269 Infos, 296 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:48 ; elapsed = 00:02:11 . Memory (MB): peak = 2742.656 ; gain = 257.805 ; free physical = 1506 ; free virtual = 17449
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2742.656 ; gain = 0.000 ; free physical = 1403 ; free virtual = 17461
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2742.656 ; gain = 0.000 ; free physical = 1497 ; free virtual = 17462
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/impl_1/OpenSSD2_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2742.656 ; gain = 0.000 ; free physical = 1493 ; free virtual = 17433
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:49 ; elapsed = 00:00:13 . Memory (MB): peak = 2742.656 ; gain = 0.000 ; free physical = 1424 ; free virtual = 17423
Running Vector-less Activity Propagation...
WARNING: [Power 33-249] Failed to set toggle rate on a clock net iDQSToNAND. Acceptable value is 200.
WARNING: [Power 33-249] Failed to set toggle rate on a clock net iDQSToNAND. Acceptable value is 200.
WARNING: [Power 33-249] Failed to set toggle rate on a clock net iDQSToNAND. Acceptable value is 200.
WARNING: [Power 33-249] Failed to set toggle rate on a clock net iDQSToNAND. Acceptable value is 200.
WARNING: [Power 33-249] Failed to set toggle rate on a clock net iDQSToNAND. Acceptable value is 200.
WARNING: [Power 33-249] Failed to set toggle rate on a clock net iDQSToNAND. Acceptable value is 200.
WARNING: [Power 33-249] Failed to set toggle rate on a clock net iDQSToNAND. Acceptable value is 200.
WARNING: [Power 33-249] Failed to set toggle rate on a clock net iDQSToNAND. Acceptable value is 200.

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2742.656 ; gain = 0.000 ; free physical = 1439 ; free virtual = 17440
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
279 Infos, 304 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2745.477 ; gain = 0.000 ; free physical = 1321 ; free virtual = 17436
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2745.477 ; gain = 2.820 ; free physical = 1420 ; free virtual = 17442
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Feb 14 14:07:03 2018...

*** Running vivado
    with args -log OpenSSD2.vdi -applog -m64 -messageDb vivado.pb -mode batch -source OpenSSD2.tcl -notrace


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source OpenSSD2.tcl -notrace
Command: open_checkpoint OpenSSD2_postroute_physopt.dcp
INFO: [Netlist 29-17] Analyzing 1126 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z045/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z045/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z045/ffg900/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1079] Register HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg and NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg1_reg and NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/impl_1/.Xil/Vivado-30086-valois-Precision-Tower-7810/dcp/OpenSSD2_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top-PCIE_X0Y0.xdc:126]
INFO: [Timing 38-2] Deriving generated clocks [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.srcs/sources_1/bd/OpenSSD2/ip/OpenSSD2_NVMeHostController_0_0/src/pcie_7x_0_core_top/source/pcie_7x_0_core_top-PCIE_X0Y0.xdc:126]
create_generated_clock: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1993.629 ; gain = 581.512 ; free physical = 1993 ; free virtual = 18154
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/impl_1/.Xil/Vivado-30086-valois-Precision-Tower-7810/dcp/OpenSSD2_early.xdc]
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/impl_1/.Xil/Vivado-30086-valois-Precision-Tower-7810/dcp/OpenSSD2.xdc]
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/impl_1/.Xil/Vivado-30086-valois-Precision-Tower-7810/dcp/OpenSSD2.xdc]
Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/impl_1/.Xil/Vivado-30086-valois-Precision-Tower-7810/dcp/OpenSSD2_late.xdc]
Finished Parsing XDC File [/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/impl_1/.Xil/Vivado-30086-valois-Precision-Tower-7810/dcp/OpenSSD2_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2100.449 ; gain = 92.820 ; free physical = 1712 ; free virtual = 17892
Restored from archive | CPU: 12.840000 secs | Memory: 84.148132 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2100.449 ; gain = 92.820 ; free physical = 1712 ; free virtual = 17892
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 322 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS, OBUFTDS): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 300 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances

INFO: [Project 1-484] Checkpoint was created with build 1071353
open_checkpoint: Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 2100.449 ; gain = 1259.277 ; free physical = 1824 ; free virtual = 17889
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 8 threads
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [Drc 23-20] Rule violation (PDRC-153) Gated clock check - Net Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/n_0_rNextState_reg[4]_i_2 is a gated clock net sourced by a combinational pin Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rNextState_reg[4]_i_2/O, cell Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rNextState_reg[4]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [Drc 23-20] Rule violation (PDRC-153) Gated clock check - Net Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/n_0_rNextState_reg[4]_i_2__0 is a gated clock net sourced by a combinational pin Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rNextState_reg[4]_i_2__0/O, cell Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rNextState_reg[4]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [Drc 23-20] Rule violation (PDRC-153) Gated clock check - Net Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/n_0_rNextState_reg[4]_i_2 is a gated clock net sourced by a combinational pin Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rNextState_reg[4]_i_2/O, cell Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rNextState_reg[4]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [Drc 23-20] Rule violation (PDRC-153) Gated clock check - Net Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/n_0_rNextState_reg[4]_i_2__0 is a gated clock net sourced by a combinational pin Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rNextState_reg[4]_i_2__0/O, cell Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rNextState_reg[4]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [Drc 23-20] Rule violation (PLHOLDVIO-2) Non-Optimal connections which could lead to hold violations - A LUT Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rNextState_reg[4]_i_2 is driving clock pin of 5 cells. This could lead to large hold time violations. First few involved cells are:
    Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rNextState_reg[4] {LDCE}
    Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rNextState_reg[3] {LDCE}
    Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rNextState_reg[2] {LDCE}
    Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rNextState_reg[1] {LDCE}
    Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rNextState_reg[0] {LDCE}

WARNING: [Drc 23-20] Rule violation (PLHOLDVIO-2) Non-Optimal connections which could lead to hold violations - A LUT Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rNextState_reg[4]_i_2__0 is driving clock pin of 5 cells. This could lead to large hold time violations. First few involved cells are:
    Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rNextState_reg[4] {LDCE}
    Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rNextState_reg[3] {LDCE}
    Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rNextState_reg[2] {LDCE}
    Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rNextState_reg[1] {LDCE}
    Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rNextState_reg[0] {LDCE}

WARNING: [Drc 23-20] Rule violation (PLHOLDVIO-2) Non-Optimal connections which could lead to hold violations - A LUT Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rNextState_reg[4]_i_2 is driving clock pin of 5 cells. This could lead to large hold time violations. First few involved cells are:
    Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rNextState_reg[4] {LDCE}
    Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rNextState_reg[3] {LDCE}
    Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rNextState_reg[2] {LDCE}
    Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rNextState_reg[1] {LDCE}
    Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rNextState_reg[0] {LDCE}

WARNING: [Drc 23-20] Rule violation (PLHOLDVIO-2) Non-Optimal connections which could lead to hold violations - A LUT Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rNextState_reg[4]_i_2__0 is driving clock pin of 5 cells. This could lead to large hold time violations. First few involved cells are:
    Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rNextState_reg[4] {LDCE}
    Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rNextState_reg[3] {LDCE}
    Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rNextState_reg[2] {LDCE}
    Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rNextState_reg[1] {LDCE}
    Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rNextState_reg[0] {LDCE}

WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES. This can result in corrupted data. The V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES/CLK / V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES. This can result in corrupted data. The V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES/CLK / V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES. This can result in corrupted data. The V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES/CLK / V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES. This can result in corrupted data. The V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES/CLK / V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES. This can result in corrupted data. The V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES/CLK / V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES. This can result in corrupted data. The V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES/CLK / V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES. This can result in corrupted data. The V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES/CLK / V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES. This can result in corrupted data. The V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES/CLK / V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES. This can result in corrupted data. The V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES/CLK / V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES. This can result in corrupted data. The V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES/CLK / V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES. This can result in corrupted data. The V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES/CLK / V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES. This can result in corrupted data. The V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES/CLK / V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES. This can result in corrupted data. The V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES/CLK / V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES. This can result in corrupted data. The V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES/CLK / V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES. This can result in corrupted data. The V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES/CLK / V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES. This can result in corrupted data. The V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES/CLK / V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES. This can result in corrupted data. The V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES/CLK / V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES. This can result in corrupted data. The V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES/CLK / V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES. This can result in corrupted data. The V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/CLK / V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_REOSERDES. This can result in corrupted data. The V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_REOSERDES/CLK / V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_REOSERDES/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES. This can result in corrupted data. The V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/CLK / V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES. This can result in corrupted data. The V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES/CLK / V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES. This can result in corrupted data. The V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES/CLK / V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES. This can result in corrupted data. The V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES/CLK / V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES. This can result in corrupted data. The V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES/CLK / V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES. This can result in corrupted data. The V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES/CLK / V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES. This can result in corrupted data. The V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES/CLK / V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES. This can result in corrupted data. The V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES/CLK / V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES. This can result in corrupted data. The V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES/CLK / V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES. This can result in corrupted data. The V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES/CLK / V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES. This can result in corrupted data. The V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES/CLK / V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES. This can result in corrupted data. The V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES/CLK / V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES. This can result in corrupted data. The V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES/CLK / V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES. This can result in corrupted data. The V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES/CLK / V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES. This can result in corrupted data. The V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES/CLK / V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES. This can result in corrupted data. The V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES/CLK / V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES. This can result in corrupted data. The V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES/CLK / V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES. This can result in corrupted data. The V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES/CLK / V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES. This can result in corrupted data. The V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES/CLK / V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES. This can result in corrupted data. The V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/CLK / V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_REOSERDES. This can result in corrupted data. The V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_REOSERDES/CLK / V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_REOSERDES/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES. This can result in corrupted data. The V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/CLK / V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 51 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./OpenSSD2.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Feb 14 14:10:04 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:01:53 ; elapsed = 00:01:43 . Memory (MB): peak = 2614.031 ; gain = 513.582 ; free physical = 1277 ; free virtual = 17350
WARNING: [Vivado_Tcl 4-319] File OpenSSD2.mmi does not exist
bdTcl: /home/valois/Desktop/home/git/predefined/2Ch8Way-1.0.3/OpenSSD2_2Ch8Way-1.0.3/OpenSSD2.runs/impl_1/.Xil/Vivado-30086-valois-Precision-Tower-7810/HWH/OpenSSD2_bd.tcl
INFO: [Common 17-206] Exiting Vivado at Wed Feb 14 14:10:04 2018...
