;buildInfoPackage: chisel3, version: 3.4.1, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit Buffer : 
  module Buffer : 
    input clock : Clock
    input reset : UInt<1>
    output io : {bufferTest_0 : UInt<64>, bufferTest_1 : UInt<64>, bufferTest_2 : UInt<64>, bufferTest_3 : UInt<64>, bufferTest_4 : UInt<64>, bufferTest_5 : UInt<64>, bufferTest_6 : UInt<64>, bufferTest_7 : UInt<64>, bufferTest_8 : UInt<64>, flip d_0 : UInt<64>, flip d_1 : UInt<64>, flip d_2 : UInt<64>, flip d_3 : UInt<64>, flip d_4 : UInt<64>, flip d_5 : UInt<64>, flip d_6 : UInt<64>, flip d_7 : UInt<64>, flip d_8 : UInt<64>, flip w_in : UInt<64>, w_out : UInt<64>, bufferReady : UInt<1>, flip hashReady : UInt<1>, flip dataRead : UInt<1>}
    
    reg bufferReg_1 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Buffer.scala 48:28]
    reg bufferReg_2 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Buffer.scala 49:28]
    reg bufferReg_3 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Buffer.scala 50:28]
    reg bufferReg_4 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Buffer.scala 51:28]
    reg bufferReg_5 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Buffer.scala 52:28]
    reg bufferReg_6 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Buffer.scala 53:28]
    reg bufferReg_7 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Buffer.scala 54:28]
    reg bufferReg_8 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Buffer.scala 55:28]
    reg bufferReg_9 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Buffer.scala 56:28]
    reg counterReg : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Buffer.scala 57:28]
    reg stateReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Buffer.scala 61:32]
    io.w_out <= UInt<1>("h00") @[Buffer.scala 62:12]
    node _T = eq(UInt<1>("h00"), stateReg) @[Conditional.scala 37:30]
    when _T : @[Conditional.scala 40:58]
      node _T_1 = eq(io.hashReady, UInt<1>("h00")) @[Buffer.scala 67:15]
      when _T_1 : @[Buffer.scala 68:9]
        node _T_2 = lt(counterReg, UInt<4>("h0a")) @[Buffer.scala 69:26]
        when _T_2 : @[Buffer.scala 70:11]
          io.bufferReady <= UInt<1>("h00") @[Buffer.scala 71:28]
          node _T_3 = add(counterReg, UInt<1>("h01")) @[Buffer.scala 72:38]
          node _T_4 = tail(_T_3, 1) @[Buffer.scala 72:38]
          counterReg <= _T_4 @[Buffer.scala 72:24]
          stateReg <= UInt<1>("h00") @[Buffer.scala 73:22]
          skip @[Buffer.scala 70:11]
        else : @[Buffer.scala 75:11]
          io.bufferReady <= UInt<1>("h01") @[Buffer.scala 76:28]
          counterReg <= UInt<1>("h00") @[Buffer.scala 77:24]
          stateReg <= UInt<1>("h00") @[Buffer.scala 78:22]
          skip @[Buffer.scala 75:11]
        skip @[Buffer.scala 68:9]
      else : @[Buffer.scala 81:9]
        when io.hashReady : @[Buffer.scala 81:9]
          io.bufferReady <= UInt<1>("h00") @[Buffer.scala 82:26]
          counterReg <= UInt<1>("h00") @[Buffer.scala 83:22]
          stateReg <= UInt<1>("h01") @[Buffer.scala 84:20]
          skip @[Buffer.scala 81:9]
        else : @[Buffer.scala 86:9]
          io.bufferReady <= UInt<1>("h00") @[Buffer.scala 87:26]
          stateReg <= UInt<1>("h00") @[Buffer.scala 88:20]
          counterReg <= UInt<1>("h00") @[Buffer.scala 89:22]
          skip @[Buffer.scala 86:9]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_5 = eq(UInt<1>("h01"), stateReg) @[Conditional.scala 37:30]
      when _T_5 : @[Conditional.scala 39:67]
        counterReg <= UInt<1>("h00") @[Buffer.scala 94:18]
        io.bufferReady <= UInt<1>("h00") @[Buffer.scala 95:22]
        node _T_6 = and(io.hashReady, io.dataRead) @[Buffer.scala 96:25]
        when _T_6 : @[Buffer.scala 96:40]
          io.bufferReady <= UInt<1>("h00") @[Buffer.scala 97:24]
          stateReg <= UInt<1>("h00") @[Buffer.scala 98:24]
          skip @[Buffer.scala 96:40]
        else : @[Buffer.scala 99:47]
          node _T_7 = eq(io.dataRead, UInt<1>("h00")) @[Buffer.scala 99:34]
          node _T_8 = and(io.hashReady, _T_7) @[Buffer.scala 99:31]
          when _T_8 : @[Buffer.scala 99:47]
            io.bufferReady <= UInt<1>("h00") @[Buffer.scala 100:24]
            stateReg <= UInt<1>("h01") @[Buffer.scala 101:24]
            skip @[Buffer.scala 99:47]
          else : @[Buffer.scala 102:18]
            io.bufferReady <= UInt<1>("h00") @[Buffer.scala 103:24]
            stateReg <= UInt<1>("h00") @[Buffer.scala 104:24]
            skip @[Buffer.scala 102:18]
        skip @[Conditional.scala 39:67]
    node _T_9 = eq(stateReg, UInt<1>("h00")) @[Buffer.scala 110:17]
    when _T_9 : @[Buffer.scala 111:3]
      io.bufferReady <= UInt<1>("h00") @[Buffer.scala 112:20]
      bufferReg_1 <= io.w_in @[Buffer.scala 113:17]
      bufferReg_2 <= bufferReg_1 @[Buffer.scala 114:17]
      bufferReg_3 <= bufferReg_2 @[Buffer.scala 115:17]
      bufferReg_4 <= bufferReg_3 @[Buffer.scala 116:17]
      bufferReg_5 <= bufferReg_4 @[Buffer.scala 117:17]
      bufferReg_6 <= bufferReg_5 @[Buffer.scala 118:17]
      bufferReg_7 <= bufferReg_6 @[Buffer.scala 119:17]
      bufferReg_8 <= bufferReg_7 @[Buffer.scala 120:17]
      bufferReg_9 <= bufferReg_8 @[Buffer.scala 121:17]
      skip @[Buffer.scala 111:3]
    else : @[Buffer.scala 123:3]
      node _T_10 = eq(stateReg, UInt<1>("h01")) @[Buffer.scala 122:23]
      when _T_10 : @[Buffer.scala 123:3]
        io.bufferReady <= UInt<1>("h00") @[Buffer.scala 124:20]
        bufferReg_1 <= io.d_0 @[Buffer.scala 125:17]
        bufferReg_2 <= io.d_1 @[Buffer.scala 126:17]
        bufferReg_3 <= io.d_2 @[Buffer.scala 127:17]
        bufferReg_4 <= io.d_3 @[Buffer.scala 128:17]
        bufferReg_5 <= io.d_4 @[Buffer.scala 129:17]
        bufferReg_6 <= io.d_5 @[Buffer.scala 130:17]
        bufferReg_7 <= io.d_6 @[Buffer.scala 131:17]
        bufferReg_8 <= io.d_7 @[Buffer.scala 132:17]
        bufferReg_9 <= io.d_8 @[Buffer.scala 133:17]
        skip @[Buffer.scala 123:3]
      else : @[Buffer.scala 134:4]
        io.bufferReady <= UInt<1>("h00") @[Buffer.scala 135:20]
        bufferReg_1 <= bufferReg_1 @[Buffer.scala 136:17]
        bufferReg_2 <= bufferReg_2 @[Buffer.scala 137:17]
        bufferReg_3 <= bufferReg_3 @[Buffer.scala 138:17]
        bufferReg_4 <= bufferReg_4 @[Buffer.scala 139:17]
        bufferReg_5 <= bufferReg_5 @[Buffer.scala 140:17]
        bufferReg_6 <= bufferReg_6 @[Buffer.scala 141:17]
        bufferReg_7 <= bufferReg_7 @[Buffer.scala 142:17]
        bufferReg_8 <= bufferReg_8 @[Buffer.scala 143:17]
        bufferReg_9 <= bufferReg_9 @[Buffer.scala 144:17]
        skip @[Buffer.scala 134:4]
    io.bufferTest_0 <= bufferReg_1 @[Buffer.scala 146:19]
    io.bufferTest_1 <= bufferReg_2 @[Buffer.scala 147:19]
    io.bufferTest_2 <= bufferReg_3 @[Buffer.scala 148:19]
    io.bufferTest_3 <= bufferReg_4 @[Buffer.scala 149:19]
    io.bufferTest_4 <= bufferReg_5 @[Buffer.scala 150:19]
    io.bufferTest_5 <= bufferReg_6 @[Buffer.scala 151:19]
    io.bufferTest_6 <= bufferReg_7 @[Buffer.scala 152:19]
    io.bufferTest_7 <= bufferReg_8 @[Buffer.scala 153:19]
    io.bufferTest_8 <= bufferReg_9 @[Buffer.scala 154:19]
    
