module adder (input [7:0] a, input [7:0] b, output reg [8:0] sum);
// declaration of module 'adder' with inputs 'a' and 'b' of size 8 bits, and output 'sum' of size 9 bits
// 'reg' keyword used to specify the output 'sum' as a register type
// [7:0] notation used to specify bit width and size of inputs and output
    always @ (a, b) begin
    // always block to specify behavior
    // @ symbol used to indicate sensitivity list, including inputs 'a' and 'b'
        sum = a + b;
        // addition operation performed, with result stored in output 'sum'
    end
endmodule