{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698691230099 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 Patches 0.02std SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 Patches 0.02std SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698691230105 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 14:40:29 2023 " "Processing started: Mon Oct 30 14:40:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698691230105 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691230105 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hdl -c hdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off hdl -c hdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691230105 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698691230456 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698691230456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/grad/code/my_hdc/hdl/rtl/bundling/element_addition_cut/elementadditioncutbipolar_f.sv 1 1 " "Found 1 design units, including 1 entities, in source file /school/grad/code/my_hdc/hdl/rtl/bundling/element_addition_cut/elementadditioncutbipolar_f.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ElementAdditionCutBipolar_F " "Found entity 1: ElementAdditionCutBipolar_F" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698691236900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/grad/code/my_hdc/hdl/rtl/floating_point/fp_add_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/grad/code/my_hdc/hdl/rtl/floating_point/fp_add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_add_sub " "Found entity 1: fp_add_sub" {  } { { "../rtl/floating_point/fp_add_sub.v" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add_sub.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698691236901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/grad/code/my_hdc/hdl/rtl/floating_point/fp_compare.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/grad/code/my_hdc/hdl/rtl/floating_point/fp_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_compare " "Found entity 1: fp_compare" {  } { { "../rtl/floating_point/fp_compare.v" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_compare.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698691236902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/grad/code/my_hdc/hdl/rtl/floating_point/fp_sqrt.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/grad/code/my_hdc/hdl/rtl/floating_point/fp_sqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_sqrt " "Found entity 1: fp_sqrt" {  } { { "../rtl/floating_point/fp_sqrt.v" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_sqrt.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698691236961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236961 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ElementAdditionCutBipolar_F " "Elaborating entity \"ElementAdditionCutBipolar_F\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698691236985 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done ElementAdditionCutBipolar_F.sv(66) " "Verilog HDL Always Construct warning at ElementAdditionCutBipolar_F.sv(66): inferring latch(es) for variable \"done\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698691236986 "|ElementAdditionCutBipolar_F"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "we_n ElementAdditionCutBipolar_F.sv(66) " "Verilog HDL Always Construct warning at ElementAdditionCutBipolar_F.sv(66): inferring latch(es) for variable \"we_n\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698691236986 "|ElementAdditionCutBipolar_F"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "waddress ElementAdditionCutBipolar_F.sv(66) " "Verilog HDL Always Construct warning at ElementAdditionCutBipolar_F.sv(66): inferring latch(es) for variable \"waddress\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698691236986 "|ElementAdditionCutBipolar_F"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_wr ElementAdditionCutBipolar_F.sv(66) " "Verilog HDL Always Construct warning at ElementAdditionCutBipolar_F.sv(66): inferring latch(es) for variable \"data_wr\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698691236986 "|ElementAdditionCutBipolar_F"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "raddress ElementAdditionCutBipolar_F.sv(66) " "Verilog HDL Always Construct warning at ElementAdditionCutBipolar_F.sv(66): inferring latch(es) for variable \"raddress\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698691236986 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddress\[0\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"raddress\[0\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236987 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddress\[1\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"raddress\[1\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236987 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddress\[2\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"raddress\[2\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236987 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddress\[3\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"raddress\[3\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236987 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddress\[4\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"raddress\[4\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236987 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddress\[5\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"raddress\[5\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236987 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddress\[6\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"raddress\[6\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236987 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddress\[7\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"raddress\[7\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236987 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddress\[8\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"raddress\[8\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236987 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddress\[9\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"raddress\[9\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236987 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddress\[10\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"raddress\[10\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236987 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddress\[11\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"raddress\[11\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236988 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddress\[12\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"raddress\[12\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236988 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddress\[13\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"raddress\[13\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236988 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddress\[14\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"raddress\[14\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236988 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddress\[15\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"raddress\[15\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236988 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddress\[16\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"raddress\[16\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236988 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddress\[17\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"raddress\[17\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236988 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddress\[18\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"raddress\[18\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236988 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddress\[19\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"raddress\[19\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236988 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddress\[20\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"raddress\[20\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236988 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[0\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"data_wr\[0\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236988 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[1\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"data_wr\[1\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236988 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[2\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"data_wr\[2\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236988 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[3\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"data_wr\[3\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236988 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[4\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"data_wr\[4\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236988 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[5\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"data_wr\[5\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236988 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[6\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"data_wr\[6\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236988 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[7\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"data_wr\[7\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236988 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[8\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"data_wr\[8\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236988 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[9\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"data_wr\[9\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236988 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[10\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"data_wr\[10\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236988 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[11\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"data_wr\[11\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236989 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[12\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"data_wr\[12\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236989 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[13\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"data_wr\[13\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236989 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[14\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"data_wr\[14\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236989 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[15\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"data_wr\[15\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236989 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[16\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"data_wr\[16\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236989 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[17\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"data_wr\[17\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236989 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[18\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"data_wr\[18\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236989 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[19\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"data_wr\[19\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236989 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[20\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"data_wr\[20\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236989 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[21\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"data_wr\[21\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236989 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[22\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"data_wr\[22\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236989 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[23\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"data_wr\[23\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236989 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[24\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"data_wr\[24\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236989 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[25\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"data_wr\[25\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236989 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[26\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"data_wr\[26\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236989 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[27\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"data_wr\[27\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236989 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[28\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"data_wr\[28\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236989 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[29\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"data_wr\[29\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236989 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[30\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"data_wr\[30\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236989 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr\[31\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"data_wr\[31\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236989 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddress\[0\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"waddress\[0\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236990 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddress\[1\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"waddress\[1\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236990 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddress\[2\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"waddress\[2\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236990 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddress\[3\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"waddress\[3\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236990 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddress\[4\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"waddress\[4\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236990 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddress\[5\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"waddress\[5\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236990 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddress\[6\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"waddress\[6\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236990 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddress\[7\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"waddress\[7\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236990 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddress\[8\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"waddress\[8\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236990 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddress\[9\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"waddress\[9\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236990 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddress\[10\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"waddress\[10\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236990 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddress\[11\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"waddress\[11\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236990 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddress\[12\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"waddress\[12\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236990 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddress\[13\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"waddress\[13\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236990 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddress\[14\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"waddress\[14\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236990 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddress\[15\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"waddress\[15\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236990 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddress\[16\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"waddress\[16\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236990 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddress\[17\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"waddress\[17\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236990 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddress\[18\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"waddress\[18\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236990 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddress\[19\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"waddress\[19\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236990 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddress\[20\] ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"waddress\[20\]\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236990 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "we_n ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"we_n\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236990 "|ElementAdditionCutBipolar_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done ElementAdditionCutBipolar_F.sv(66) " "Inferred latch for \"done\" at ElementAdditionCutBipolar_F.sv(66)" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691236991 "|ElementAdditionCutBipolar_F"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_sub fp_add_sub:fp_add_inst " "Elaborating entity \"fp_add_sub\" for hierarchy \"fp_add_sub:fp_add_inst\"" {  } { { "../rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "fp_add_inst" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698691237038 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "altfp_add_sub_component altfp_add_sub " "Node instance \"altfp_add_sub_component\" instantiates undefined entity \"altfp_add_sub\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../rtl/floating_point/fp_add_sub.v" "altfp_add_sub_component" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add_sub.v" 76 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1698691237080 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698691237154 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 30 14:40:37 2023 " "Processing ended: Mon Oct 30 14:40:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698691237154 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698691237154 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698691237154 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698691237154 ""}
