#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000086a8f0 .scope module, "testbench" "testbench" 2 15;
 .timescale 0 0;
v00000000008d3c00_0 .var "A_t", 0 0;
v00000000008d3200_0 .var "B_in", 0 0;
v00000000008d3340_0 .net "B_out", 0 0, v0000000000869be0_0;  1 drivers
v00000000008d21c0_0 .var "B_t", 0 0;
v00000000008d3020_0 .net "S", 0 0, v00000000008d2080_0;  1 drivers
v00000000008d2440_0 .net "w1", 0 0, v000000000086a400_0;  1 drivers
v00000000008d1d60_0 .net "w2", 0 0, v0000000000869d20_0;  1 drivers
v00000000008d2b20_0 .net "w3", 0 0, v0000000000869820_0;  1 drivers
v00000000008d2580_0 .net "w4", 0 0, v0000000000869960_0;  1 drivers
v00000000008d1ea0_0 .net "w5", 0 0, v0000000000869c80_0;  1 drivers
v00000000008d3660_0 .net "w6", 0 0, v000000000086a540_0;  1 drivers
v00000000008d3700_0 .net "w7", 0 0, v000000000086a5e0_0;  1 drivers
S_00000000001bcfe0 .scope module, "my_nand_1" "NANDgate" 2 21, 2 1 0, S_000000000086a8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "C";
v0000000000869b40_0 .net "A", 0 0, v00000000008d3c00_0;  1 drivers
v000000000086a360_0 .net "B", 0 0, v00000000008d21c0_0;  1 drivers
v000000000086a400_0 .var "C", 0 0;
E_000000000086d330 .event edge, v000000000086a360_0, v0000000000869b40_0;
S_00000000001bd170 .scope module, "my_nand_2" "NANDgate" 2 22, 2 1 0, S_000000000086a8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "C";
v000000000086a4a0_0 .net "A", 0 0, v00000000008d3c00_0;  alias, 1 drivers
v0000000000869dc0_0 .net "B", 0 0, v000000000086a400_0;  alias, 1 drivers
v0000000000869d20_0 .var "C", 0 0;
E_000000000086d670 .event edge, v000000000086a400_0, v0000000000869b40_0;
S_0000000000872db0 .scope module, "my_nand_3" "NANDgate" 2 23, 2 1 0, S_000000000086a8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "C";
v0000000000869e60_0 .net "A", 0 0, v000000000086a400_0;  alias, 1 drivers
v0000000000869f00_0 .net "B", 0 0, v00000000008d21c0_0;  alias, 1 drivers
v0000000000869820_0 .var "C", 0 0;
E_000000000086d230 .event edge, v000000000086a360_0, v000000000086a400_0;
S_0000000000872f40 .scope module, "my_nand_4" "NANDgate" 2 24, 2 1 0, S_000000000086a8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "C";
v0000000000869aa0_0 .net "A", 0 0, v0000000000869d20_0;  alias, 1 drivers
v0000000000869fa0_0 .net "B", 0 0, v0000000000869820_0;  alias, 1 drivers
v0000000000869960_0 .var "C", 0 0;
E_000000000086db70 .event edge, v0000000000869820_0, v0000000000869d20_0;
S_00000000008730d0 .scope module, "my_nand_5" "NANDgate" 2 25, 2 1 0, S_000000000086a8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "C";
v000000000086a040_0 .net "A", 0 0, v0000000000869960_0;  alias, 1 drivers
v000000000086a0e0_0 .net "B", 0 0, v00000000008d3200_0;  1 drivers
v0000000000869c80_0 .var "C", 0 0;
E_000000000086d1f0 .event edge, v000000000086a0e0_0, v0000000000869960_0;
S_0000000000873260 .scope module, "my_nand_6" "NANDgate" 2 26, 2 1 0, S_000000000086a8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "C";
v000000000086a180_0 .net "A", 0 0, v0000000000869960_0;  alias, 1 drivers
v000000000086a680_0 .net "B", 0 0, v0000000000869c80_0;  alias, 1 drivers
v000000000086a540_0 .var "C", 0 0;
E_000000000086d530 .event edge, v0000000000869c80_0, v0000000000869960_0;
S_00000000008d1860 .scope module, "my_nand_7" "NANDgate" 2 27, 2 1 0, S_000000000086a8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "C";
v00000000008698c0_0 .net "A", 0 0, v0000000000869c80_0;  alias, 1 drivers
v000000000086a220_0 .net "B", 0 0, v00000000008d3200_0;  alias, 1 drivers
v000000000086a5e0_0 .var "C", 0 0;
E_000000000086cef0 .event edge, v000000000086a0e0_0, v0000000000869c80_0;
S_00000000008d19f0 .scope module, "my_nand_8" "NANDgate" 2 28, 2 1 0, S_000000000086a8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "C";
v000000000086a720_0 .net "A", 0 0, v0000000000869c80_0;  alias, 1 drivers
v0000000000869a00_0 .net "B", 0 0, v0000000000869820_0;  alias, 1 drivers
v0000000000869be0_0 .var "C", 0 0;
E_000000000086d070 .event edge, v0000000000869820_0, v0000000000869c80_0;
S_00000000008d1b80 .scope module, "my_nand_9" "NANDgate" 2 29, 2 1 0, S_000000000086a8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "C";
v00000000008d3840_0 .net "A", 0 0, v000000000086a540_0;  alias, 1 drivers
v00000000008d23a0_0 .net "B", 0 0, v000000000086a5e0_0;  alias, 1 drivers
v00000000008d2080_0 .var "C", 0 0;
E_000000000086d4b0 .event edge, v000000000086a5e0_0, v000000000086a540_0;
    .scope S_00000000001bcfe0;
T_0 ;
    %wait E_000000000086d330;
    %load/vec4 v0000000000869b40_0;
    %load/vec4 v000000000086a360_0;
    %and;
    %inv;
    %assign/vec4 v000000000086a400_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000001bd170;
T_1 ;
    %wait E_000000000086d670;
    %load/vec4 v000000000086a4a0_0;
    %load/vec4 v0000000000869dc0_0;
    %and;
    %inv;
    %assign/vec4 v0000000000869d20_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000000872db0;
T_2 ;
    %wait E_000000000086d230;
    %load/vec4 v0000000000869e60_0;
    %load/vec4 v0000000000869f00_0;
    %and;
    %inv;
    %assign/vec4 v0000000000869820_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000872f40;
T_3 ;
    %wait E_000000000086db70;
    %load/vec4 v0000000000869aa0_0;
    %load/vec4 v0000000000869fa0_0;
    %and;
    %inv;
    %assign/vec4 v0000000000869960_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000008730d0;
T_4 ;
    %wait E_000000000086d1f0;
    %load/vec4 v000000000086a040_0;
    %load/vec4 v000000000086a0e0_0;
    %and;
    %inv;
    %assign/vec4 v0000000000869c80_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000000873260;
T_5 ;
    %wait E_000000000086d530;
    %load/vec4 v000000000086a180_0;
    %load/vec4 v000000000086a680_0;
    %and;
    %inv;
    %assign/vec4 v000000000086a540_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000000008d1860;
T_6 ;
    %wait E_000000000086cef0;
    %load/vec4 v00000000008698c0_0;
    %load/vec4 v000000000086a220_0;
    %and;
    %inv;
    %assign/vec4 v000000000086a5e0_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000000008d19f0;
T_7 ;
    %wait E_000000000086d070;
    %load/vec4 v000000000086a720_0;
    %load/vec4 v0000000000869a00_0;
    %and;
    %inv;
    %assign/vec4 v0000000000869be0_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000008d1b80;
T_8 ;
    %wait E_000000000086d4b0;
    %load/vec4 v00000000008d3840_0;
    %load/vec4 v00000000008d23a0_0;
    %and;
    %inv;
    %assign/vec4 v00000000008d2080_0, 0;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000000000086a8f0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d3c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d21c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d3200_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 38 "$display", "S=%b,C=%b\012", v00000000008d3020_0, v00000000008d3340_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d3c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d21c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d3200_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 43 "$display", "S=%b,C=%b\012", v00000000008d3020_0, v00000000008d3340_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d3c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d21c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d3200_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 48 "$display", "S=%b,C=%b\012", v00000000008d3020_0, v00000000008d3340_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d3c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d21c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d3200_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 53 "$display", "S=%b,C=%b\012", v00000000008d3020_0, v00000000008d3340_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d3c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d21c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d3200_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 58 "$display", "S=%b,C=%b\012", v00000000008d3020_0, v00000000008d3340_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d3c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d21c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d3200_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 63 "$display", "S=%b,C=%b\012", v00000000008d3020_0, v00000000008d3340_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d3c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d21c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d3200_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 68 "$display", "S=%b,C=%b\012", v00000000008d3020_0, v00000000008d3340_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d3c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d21c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d3200_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 73 "$display", "S=%b,C=%b\012", v00000000008d3020_0, v00000000008d3340_0 {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    ".\full_subtractor_nand_gates.v";
