(edif MB_SPI_clock_generator_0_wrapper
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2017 5 5 16 5 24)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure MB_SPI_clock_generator_0_wrapper.ngc MB_SPI_clock_generator_0_wrapper.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFG
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port O
              (direction OUTPUT)
            )
            (port I
              (direction INPUT)
            )
          )
      )
    )
    (cell PLL_ADV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLKOUT3
              (direction OUTPUT)
            )
            (port CLKFBIN
              (direction INPUT)
            )
            (port CLKOUTDCM3
              (direction OUTPUT)
            )
            (port CLKFBOUT
              (direction OUTPUT)
            )
            (port DCLK
              (direction INPUT)
            )
            (port CLKOUTDCM4
              (direction OUTPUT)
            )
            (port CLKOUT1
              (direction OUTPUT)
            )
            (port DEN
              (direction INPUT)
            )
            (port CLKOUT5
              (direction OUTPUT)
            )
            (port CLKINSEL
              (direction INPUT)
            )
            (port CLKIN2
              (direction INPUT)
            )
            (port CLKOUTDCM2
              (direction OUTPUT)
            )
            (port DRDY
              (direction OUTPUT)
            )
            (port CLKOUTDCM1
              (direction OUTPUT)
            )
            (port RST
              (direction INPUT)
            )
            (port DWE
              (direction INPUT)
            )
            (port CLKOUTDCM5
              (direction OUTPUT)
            )
            (port CLKFBDCM
              (direction OUTPUT)
            )
            (port CLKOUT0
              (direction OUTPUT)
            )
            (port CLKOUT4
              (direction OUTPUT)
            )
            (port REL
              (direction INPUT)
            )
            (port CLKIN1
              (direction INPUT)
            )
            (port CLKOUT2
              (direction OUTPUT)
            )
            (port CLKOUTDCM0
              (direction OUTPUT)
            )
            (port LOCKED
              (direction OUTPUT)
            )
            (port (array (rename DADDR "DADDR<4:0>") 5)
              (direction INPUT))
            (port (array (rename DI "DI<15:0>") 16)
              (direction INPUT))
            (port (array (rename DO "DO<15:0>") 16)
              (direction OUTPUT))
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library MB_SPI_clock_generator_0_wrapper_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell MB_SPI_clock_generator_0_wrapper
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLKIN
              (direction INPUT)
            )
            (port CLKFBIN
              (direction INPUT)
            )
            (port PSCLK
              (direction INPUT)
            )
            (port PSEN
              (direction INPUT)
            )
            (port PSINCDEC
              (direction INPUT)
            )
            (port RST
              (direction INPUT)
            )
            (port CLKOUT0
              (direction OUTPUT)
            )
            (port CLKOUT1
              (direction OUTPUT)
            )
            (port CLKOUT2
              (direction OUTPUT)
            )
            (port CLKOUT3
              (direction OUTPUT)
            )
            (port CLKOUT4
              (direction OUTPUT)
            )
            (port CLKOUT5
              (direction OUTPUT)
            )
            (port CLKOUT6
              (direction OUTPUT)
            )
            (port CLKOUT7
              (direction OUTPUT)
            )
            (port CLKOUT8
              (direction OUTPUT)
            )
            (port CLKOUT9
              (direction OUTPUT)
            )
            (port CLKOUT10
              (direction OUTPUT)
            )
            (port CLKOUT11
              (direction OUTPUT)
            )
            (port CLKOUT12
              (direction OUTPUT)
            )
            (port CLKOUT13
              (direction OUTPUT)
            )
            (port CLKOUT14
              (direction OUTPUT)
            )
            (port CLKOUT15
              (direction OUTPUT)
            )
            (port CLKFBOUT
              (direction OUTPUT)
            )
            (port PSDONE
              (direction OUTPUT)
            )
            (port LOCKED
              (direction OUTPUT)
            )
            (designator "6slx25tfgg484-3")
            (property TYPE (string "MB_SPI_clock_generator_0_wrapper") (owner "Xilinx"))
            (property X_CORE_INFO (string "clock_generator_v4_03_a") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "-1") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "Yes") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "MB_SPI_clock_generator_0_wrapper_MB_SPI_clock_generator_0_wrapper") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_PLL0_CLKOUT0_BUFG_INST "clock_generator_0/PLL0_CLKOUT0_BUFG_INST")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_PLL0_CLKFBOUT_BUFG_INST "clock_generator_0/PLL0_CLKFBOUT_BUFG_INST")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst")
              (viewRef view_1 (cellRef PLL_ADV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:DADDR<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "29:OUTPUT:TEST<28:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DO<15:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property BANDWIDTH (string "OPTIMIZED") (owner "Xilinx"))
              (property CLKFBOUT_DESKEW_ADJUST (string "NONE") (owner "Xilinx"))
              (property CLKFBOUT_MULT (integer 10) (owner "Xilinx"))
              (property CLKFBOUT_PHASE (number 0) (owner "Xilinx"))
              (property CLKIN1_PERIOD (string "10") (owner "Xilinx"))
              (property CLKIN2_PERIOD (string "10") (owner "Xilinx"))
              (property CLKOUT0_DESKEW_ADJUST (string "NONE") (owner "Xilinx"))
              (property CLKOUT0_DIVIDE (integer 10) (owner "Xilinx"))
              (property CLKOUT0_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT0_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT1_DESKEW_ADJUST (string "NONE") (owner "Xilinx"))
              (property CLKOUT1_DIVIDE (integer 1) (owner "Xilinx"))
              (property CLKOUT1_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT1_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT2_DESKEW_ADJUST (string "NONE") (owner "Xilinx"))
              (property CLKOUT2_DIVIDE (integer 1) (owner "Xilinx"))
              (property CLKOUT2_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT2_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT3_DESKEW_ADJUST (string "NONE") (owner "Xilinx"))
              (property CLKOUT3_DIVIDE (integer 1) (owner "Xilinx"))
              (property CLKOUT3_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT3_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT4_DESKEW_ADJUST (string "NONE") (owner "Xilinx"))
              (property CLKOUT4_DIVIDE (integer 1) (owner "Xilinx"))
              (property CLKOUT4_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT4_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT5_DESKEW_ADJUST (string "NONE") (owner "Xilinx"))
              (property CLKOUT5_DIVIDE (integer 1) (owner "Xilinx"))
              (property CLKOUT5_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT5_PHASE (number 0) (owner "Xilinx"))
              (property CLK_FEEDBACK (string "CLKFBOUT") (owner "Xilinx"))
              (property COMPENSATION (string "SYSTEM_SYNCHRONOUS") (owner "Xilinx"))
              (property DIVCLK_DIVIDE (integer 1) (owner "Xilinx"))
              (property EN_REL (string "FALSE") (owner "Xilinx"))
              (property PLL_PMCD_MODE (string "FALSE") (owner "Xilinx"))
              (property REF_JITTER (number (e 1 -1)) (owner "Xilinx"))
              (property RESET_ON_LOSS_OF_LOCK (string "FALSE") (owner "Xilinx"))
              (property RST_DEASSERT_CLK (string "CLKIN1") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property PLL_UNLOCK_CNT (integer 96) (owner "Xilinx"))
              (property PLL_AVDD_COMP_SET (integer 2) (owner "Xilinx"))
              (property PLL_SKEW_CNTRL (integer 0) (owner "Xilinx"))
              (property PLL_IO_CLKSRC (integer 0) (owner "Xilinx"))
              (property PLL_DVDD_COMP_SET (integer 2) (owner "Xilinx"))
              (property PLL_CLK3MX (integer 0) (owner "Xilinx"))
              (property PLL_CLK5MX (integer 0) (owner "Xilinx"))
              (property PLL_RES (integer 1) (owner "Xilinx"))
              (property PLL_CP_REPL (integer 1) (owner "Xilinx"))
              (property PLL_CLKFBMX (integer 0) (owner "Xilinx"))
              (property PLL_INTFB (integer 0) (owner "Xilinx"))
              (property PLL_ADD_LEAKAGE (integer 2) (owner "Xilinx"))
              (property PLL_LOCK_CNT (integer 224) (owner "Xilinx"))
              (property PLL_EN_LEAKAGE (integer 2) (owner "Xilinx"))
              (property PLL_CLK1MX (integer 0) (owner "Xilinx"))
              (property PLL_CLAMP_REF_SEL (integer 1) (owner "Xilinx"))
              (property PLL_CLK0MX (integer 0) (owner "Xilinx"))
              (property PLL_CP (integer 1) (owner "Xilinx"))
              (property PLL_CP_RES (integer 0) (owner "Xilinx"))
              (property PLL_LFHF (integer 3) (owner "Xilinx"))
              (property PLL_PFD_CNTRL (integer 8) (owner "Xilinx"))
              (property PLL_CLKCNTRL (integer 0) (owner "Xilinx"))
              (property PLL_VDD_SEL (integer 0) (owner "Xilinx"))
              (property PLL_CLKBURST_CNT (integer 0) (owner "Xilinx"))
              (property PLL_CLK4MX (integer 0) (owner "Xilinx"))
              (property PLL_PFD_DLY (integer 1) (owner "Xilinx"))
              (property PLL_CLK2MX (integer 0) (owner "Xilinx"))
              (property PLL_CLKOUT1_LT (string "000001") (owner "Xilinx"))
              (property PLL_CLKFBOUT_EN (string "FALSE") (owner "Xilinx"))
              (property PLL_CLKOUT2_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property PLL_CLKBURST_ENABLE (string "TRUE") (owner "Xilinx"))
              (property PLL_CLK_LOST_DETECT (string "FALSE") (owner "Xilinx"))
              (property PLL_CP_BIAS_TRIP_SHIFT (string "TRUE") (owner "Xilinx"))
              (property PLL_CLKFBOUT_DT (string "000000") (owner "Xilinx"))
              (property PLL_CLKOUT5_LT (string "000001") (owner "Xilinx"))
              (property PLL_MISC (string "0000") (owner "Xilinx"))
              (property PLL_EN_TCLK1 (string "TRUE") (owner "Xilinx"))
              (property PLL_EN_VCO6 (string "FALSE") (owner "Xilinx"))
              (property PLL_EN_TCLK3 (string "TRUE") (owner "Xilinx"))
              (property PLL_EN_VCO_DIV1 (string "FALSE") (owner "Xilinx"))
              (property PLL_CLKOUT4_DT (string "000000") (owner "Xilinx"))
              (property PLL_EN_CNTRL (string "0000000000100010011110001110011000011110101000101111110010111110100001000010000000000") (owner "Xilinx"))
              (property PLL_SEL_SLIPD (string "FALSE") (owner "Xilinx"))
              (property PLL_CLKOUT4_HT (string "000001") (owner "Xilinx"))
              (property PLL_CLKOUT2_DT (string "000000") (owner "Xilinx"))
              (property PLL_CLKOUT1_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property PLL_CLKOUT0_LT (string "000001") (owner "Xilinx"))
              (property PLL_CLKOUT4_EDGE (string "TRUE") (owner "Xilinx"))
              (property PLL_EN_VCO4 (string "FALSE") (owner "Xilinx"))
              (property PLL_EN_VCO3 (string "FALSE") (owner "Xilinx"))
              (property PLL_LOCK_SAT_HIGH (string "255") (owner "Xilinx"))
              (property PLL_VLFHIGH_DIS (string "TRUE") (owner "Xilinx"))
              (property PLL_CLKOUT2_HT (string "000001") (owner "Xilinx"))
              (property PLL_DIRECT_PATH_CNTRL (string "TRUE") (owner "Xilinx"))
              (property PLL_CLKOUT5_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property PLL_IN_DLY_MX_SEL (string "00000") (owner "Xilinx"))
              (property PLL_CLKOUT5_DT (string "000000") (owner "Xilinx"))
              (property PLL_CLKOUT2_PM (string "000") (owner "Xilinx"))
              (property PLL_CLKFBOUT2_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property PLL_EN_VCO1 (string "FALSE") (owner "Xilinx"))
              (property PLL_CLKOUT1_HT (string "000001") (owner "Xilinx"))
              (property PLL_DIVCLK_HT (string "000001") (owner "Xilinx"))
              (property PLL_EN_VCO_DIV6 (string "TRUE") (owner "Xilinx"))
              (property PLL_CLKOUT0_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property PLL_CLKOUT3_EDGE (string "TRUE") (owner "Xilinx"))
              (property PLL_CLKFBOUT2_LT (string "000001") (owner "Xilinx"))
              (property PLL_CLKOUT4_PM (string "000") (owner "Xilinx"))
              (property PLL_OPT_INV (string "000000") (owner "Xilinx"))
              (property PLL_CLKOUT0_EDGE (string "TRUE") (owner "Xilinx"))
              (property PLL_CLKOUT0_DT (string "000000") (owner "Xilinx"))
              (property PLL_CLKOUT3_PM (string "000") (owner "Xilinx"))
              (property PLL_CLKOUT5_EN (string "FALSE") (owner "Xilinx"))
              (property PLL_CLKOUT5_EDGE (string "TRUE") (owner "Xilinx"))
              (property PLL_EN_TCLK0 (string "TRUE") (owner "Xilinx"))
              (property PLL_LOCK_REF_DLY (string "5") (owner "Xilinx"))
              (property PLL_TEST_IN_WINDOW (string "FALSE") (owner "Xilinx"))
              (property PLL_CLKFBOUT_LT (string "000001") (owner "Xilinx"))
              (property PLL_CLKOUT2_LT (string "000001") (owner "Xilinx"))
              (property PLL_DIVCLK_DT (string "000000") (owner "Xilinx"))
              (property PLL_CLKOUT3_HT (string "000001") (owner "Xilinx"))
              (property PLL_CLKFBOUT2_DT (string "000000") (owner "Xilinx"))
              (property PLL_DIVCLK_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property PLL_CLKOUT4_EN (string "FALSE") (owner "Xilinx"))
              (property PLL_EN_VCO5 (string "FALSE") (owner "Xilinx"))
              (property PLL_CLKOUT0_EN (string "FALSE") (owner "Xilinx"))
              (property PLL_CLKOUT3_EN (string "FALSE") (owner "Xilinx"))
              (property PLL_EN (string "FALSE") (owner "Xilinx"))
              (property PLL_IN_DLY_SET (string "000000000") (owner "Xilinx"))
              (property PLL_EN_TCLK2 (string "TRUE") (owner "Xilinx"))
              (property PLL_EN_VCO2 (string "FALSE") (owner "Xilinx"))
              (property PLL_CLKOUT1_EDGE (string "TRUE") (owner "Xilinx"))
              (property PLL_EN_VCO0 (string "FALSE") (owner "Xilinx"))
              (property PLL_CLKOUT2_EN (string "FALSE") (owner "Xilinx"))
              (property PLL_MAN_LF_EN (string "TRUE") (owner "Xilinx"))
              (property PLL_EN_VCO7 (string "FALSE") (owner "Xilinx"))
              (property PLL_NBTI_EN (string "TRUE") (owner "Xilinx"))
              (property PLL_CLKOUT0_PM (string "000") (owner "Xilinx"))
              (property PLL_REG_INPUT (string "TRUE") (owner "Xilinx"))
              (property PLL_CLKOUT0_HT (string "000001") (owner "Xilinx"))
              (property PLL_CLAMP_BYPASS (string "FALSE") (owner "Xilinx"))
              (property PLL_CLKOUT3_DT (string "000000") (owner "Xilinx"))
              (property PLL_CLKOUT1_PM (string "000") (owner "Xilinx"))
              (property PLL_CLKFBOUT2_EDGE (string "TRUE") (owner "Xilinx"))
              (property PLL_PWRD_CFG (string "FALSE") (owner "Xilinx"))
              (property PLL_CLKFBOUT2_HT (string "000001") (owner "Xilinx"))
              (property PLL_CLKFBOUT_EDGE (string "TRUE") (owner "Xilinx"))
              (property PLL_CLKFBOUT_HT (string "000001") (owner "Xilinx"))
              (property PLL_CLKOUT3_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property PLL_CLKFBOUT_PM (string "000") (owner "Xilinx"))
              (property PLL_CLKOUT4_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property PLL_CLKOUT5_HT (string "000001") (owner "Xilinx"))
              (property PLL_CLKOUT1_DT (string "000000") (owner "Xilinx"))
              (property PLL_CLKFBOUT_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property PLL_CLKOUT1_EN (string "FALSE") (owner "Xilinx"))
              (property PLL_CLKOUT4_LT (string "000001") (owner "Xilinx"))
              (property PLL_CLKOUT3_LT (string "000001") (owner "Xilinx"))
              (property PLL_DIVCLK_LT (string "000001") (owner "Xilinx"))
              (property PLL_LOCK_FB_DLY (string "3") (owner "Xilinx"))
              (property PLL_CLKOUT5_PM (string "000") (owner "Xilinx"))
              (property PLL_DIVCLK_EDGE (string "TRUE") (owner "Xilinx"))
              (property PLL_EN_DLY (string "TRUE") (owner "Xilinx"))
              (property PLL_CLKOUT2_EDGE (string "TRUE") (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_PLL0_INST_rsti1_INV_0 "clock_generator_0/PLL0_INST/rsti1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net CLKIN
              (joined
                (portRef CLKIN)
                (portRef CLKIN1 (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
              )
            )
            (net RST
              (joined
                (portRef RST)
                (portRef I (instanceRef clock_generator_0_PLL0_INST_rsti1_INV_0))
              )
            )
            (net CLKOUT0
              (joined
                (portRef CLKOUT0)
                (portRef O (instanceRef clock_generator_0_PLL0_CLKOUT0_BUFG_INST))
              )
            )
            (net LOCKED
              (joined
                (portRef LOCKED)
                (portRef LOCKED (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
              )
            )
            (net CLKOUT15
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef CLKOUT1)
                (portRef CLKOUT10)
                (portRef CLKOUT11)
                (portRef CLKOUT12)
                (portRef CLKOUT13)
                (portRef CLKOUT14)
                (portRef CLKOUT15)
                (portRef CLKOUT9)
                (portRef CLKOUT8)
                (portRef CLKOUT7)
                (portRef CLKOUT6)
                (portRef CLKOUT5)
                (portRef CLKOUT4)
                (portRef CLKOUT3)
                (portRef CLKOUT2)
                (portRef (member DADDR 0) (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef (member DADDR 1) (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef (member DADDR 2) (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef (member DADDR 3) (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef (member DADDR 4) (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef (member DI 0) (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef (member DI 1) (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef (member DI 2) (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef (member DI 3) (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef (member DI 4) (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef (member DI 5) (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef (member DI 6) (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef (member DI 7) (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef (member DI 8) (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef (member DI 9) (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef (member DI 10) (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef (member DI 11) (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef (member DI 12) (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef (member DI 13) (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef (member DI 14) (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef (member DI 15) (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef CLKIN2 (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef DCLK (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef DEN (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef DWE (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef REL (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
              )
            )
            (net N1
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef CLKINSEL (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
              )
            )
            (net (rename clock_generator_0_SIG_PLL0_CLKOUT0 "clock_generator_0/SIG_PLL0_CLKOUT0")
              (joined
                (portRef I (instanceRef clock_generator_0_PLL0_CLKOUT0_BUFG_INST))
                (portRef CLKOUT0 (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
              )
            )
            (net (rename clock_generator_0_SIG_PLL0_CLKFBOUT "clock_generator_0/SIG_PLL0_CLKFBOUT")
              (joined
                (portRef I (instanceRef clock_generator_0_PLL0_CLKFBOUT_BUFG_INST))
                (portRef CLKFBIN (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef CLKFBOUT (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
              )
            )
            (net (rename clock_generator_0_PLL0_INST_rsti "clock_generator_0/PLL0_INST/rsti")
              (joined
                (portRef RST (instanceRef clock_generator_0_PLL0_INST_Using_PLL_ADV_PLL_ADV_inst))
                (portRef O (instanceRef clock_generator_0_PLL0_INST_rsti1_INV_0))
              )
            )
          )
      )
    )
  )

  (design MB_SPI_clock_generator_0_wrapper
    (cellRef MB_SPI_clock_generator_0_wrapper
      (libraryRef MB_SPI_clock_generator_0_wrapper_lib)
    )
    (property PART (string "6slx25tfgg484-3") (owner "Xilinx"))
  )
)

