
*** Running vivado
    with args -log CHI_DMA.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CHI_DMA.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source CHI_DMA.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 412.793 ; gain = 109.641
Command: synth_design -top CHI_DMA -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-86] Your Synthesis license expires in 29 day(s)
INFO: [Common 17-1686] The version limit for your license is '2022.11' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9860 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 686.059 ; gain = 248.449
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CHI_DMA' [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/CHI_DMA.sv:25]
INFO: [Synth 8-6157] synthesizing module 'ReqChannel' [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/my_package.sv:130]
INFO: [Synth 8-6155] done synthesizing module 'ReqChannel' (0#1) [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/my_package.sv:130]
INFO: [Synth 8-6157] synthesizing module 'RspOutbChannel' [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/my_package.sv:150]
INFO: [Synth 8-6155] done synthesizing module 'RspOutbChannel' (0#1) [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/my_package.sv:150]
INFO: [Synth 8-6157] synthesizing module 'DatOutbChannel' [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/my_package.sv:170]
INFO: [Synth 8-6155] done synthesizing module 'DatOutbChannel' (0#1) [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/my_package.sv:170]
INFO: [Synth 8-6157] synthesizing module 'RspInbChannel' [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/my_package.sv:190]
INFO: [Synth 8-6155] done synthesizing module 'RspInbChannel' (0#1) [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/my_package.sv:190]
INFO: [Synth 8-6157] synthesizing module 'DatInbChannel' [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/my_package.sv:210]
INFO: [Synth 8-6155] done synthesizing module 'DatInbChannel' (0#1) [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/my_package.sv:210]
	Parameter BRAM_NUM_COL bound to: 8 - type: integer 
	Parameter BRAM_COL_WIDTH bound to: 32 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter CHI_Word_Width bound to: 64 - type: integer 
	Parameter Chunk bound to: 5 - type: integer 
	Parameter MEMAddrWidth bound to: 32 - type: integer 
WARNING: [Synth 8-330] inout connections inferred for interface port 'ReqChannel' with no modport [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/CHI_DMA.sv:42]
WARNING: [Synth 8-330] inout connections inferred for interface port 'RspOutbChannel' with no modport [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/CHI_DMA.sv:43]
WARNING: [Synth 8-330] inout connections inferred for interface port 'DatOutbChannel' with no modport [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/CHI_DMA.sv:44]
WARNING: [Synth 8-330] inout connections inferred for interface port 'RspInbChannel' with no modport [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/CHI_DMA.sv:45]
WARNING: [Synth 8-330] inout connections inferred for interface port 'DatInbChannel' with no modport [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/CHI_DMA.sv:46]
INFO: [Synth 8-6157] synthesizing module 'bytewrite_tdp_ram_rf' [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/RegSpace.sv:14]
	Parameter BRAM_NUM_COL bound to: 8 - type: integer 
	Parameter BRAM_COL_WIDTH bound to: 32 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bytewrite_tdp_ram_rf' (1#1) [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/RegSpace.sv:14]
INFO: [Synth 8-6157] synthesizing module 'Arbiter' [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/Arbiter.sv:10]
	Parameter BRAM_ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Arbiter' (2#1) [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/Arbiter.sv:10]
INFO: [Synth 8-6157] synthesizing module 'FIFO' [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Addr.sv:24]
	Parameter FIFO_WIDTH bound to: 10 - type: integer 
	Parameter FIFO_LENGTH bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO' (3#1) [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Addr.sv:24]
INFO: [Synth 8-6157] synthesizing module 'Scheduler' [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/Scheduler.sv:35]
	Parameter BRAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter BRAM_NUM_COL bound to: 8 - type: integer 
	Parameter BRAM_COL_WIDTH bound to: 32 - type: integer 
	Parameter CHI_Word_Width bound to: 64 - type: integer 
	Parameter Chunk bound to: 5 - type: integer 
	Parameter MEMAddrWidth bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Scheduler' (4#1) [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/Scheduler.sv:35]
INFO: [Synth 8-6157] synthesizing module 'ArbiterBRAM' [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/ArbiterBRAM.sv:9]
	Parameter BRAM_NUM_COL bound to: 8 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ArbiterBRAM' (5#1) [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/ArbiterBRAM.sv:9]
INFO: [Synth 8-6157] synthesizing module 'CHIConverter' [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/CHIConverter.sv:45]
	Parameter BRAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter BRAM_NUM_COL bound to: 8 - type: integer 
	Parameter BRAM_COL_WIDTH bound to: 32 - type: integer 
	Parameter MEM_ADDR_WIDTH bound to: 44 - type: integer 
	Parameter CMD_FIFO_LENGTH bound to: 32 - type: integer 
	Parameter DATA_FIFO_LENGTH bound to: 32 - type: integer 
	Parameter SIZE_WIDTH bound to: 18 - type: integer 
	Parameter COUNTER_WIDTH bound to: 6 - type: integer 
	Parameter CHI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter QoS bound to: 8 - type: integer 
	Parameter TgtID bound to: 2 - type: integer 
	Parameter SrcID bound to: 1 - type: integer 
WARNING: [Synth 8-330] inout connections inferred for interface port 'ReqChannel' with no modport [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/CHI_DMA.sv:179]
WARNING: [Synth 8-330] inout connections inferred for interface port 'RspOutbChannel' with no modport [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/CHI_DMA.sv:180]
WARNING: [Synth 8-330] inout connections inferred for interface port 'DatOutbChannel' with no modport [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/CHI_DMA.sv:181]
WARNING: [Synth 8-330] inout connections inferred for interface port 'RspInbChannel' with no modport [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/CHI_DMA.sv:182]
WARNING: [Synth 8-330] inout connections inferred for interface port 'DatInbChannel' with no modport [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/CHI_DMA.sv:183]
INFO: [Synth 8-6157] synthesizing module 'FIFO__parameterized0' [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Addr.sv:24]
	Parameter FIFO_WIDTH bound to: 107 - type: integer 
	Parameter FIFO_LENGTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO__parameterized0' (5#1) [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Addr.sv:24]
INFO: [Synth 8-6157] synthesizing module 'FIFO__parameterized1' [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Addr.sv:24]
	Parameter FIFO_WIDTH bound to: 18 - type: integer 
	Parameter FIFO_LENGTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO__parameterized1' (5#1) [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Addr.sv:24]
INFO: [Synth 8-6157] synthesizing module 'FIFO__parameterized2' [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Addr.sv:24]
	Parameter FIFO_WIDTH bound to: 514 - type: integer 
	Parameter FIFO_LENGTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO__parameterized2' (5#1) [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Addr.sv:24]
INFO: [Synth 8-6157] synthesizing module 'FIFO__parameterized3' [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Addr.sv:24]
	Parameter FIFO_WIDTH bound to: 10 - type: integer 
	Parameter FIFO_LENGTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO__parameterized3' (5#1) [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Addr.sv:24]
INFO: [Synth 8-6157] synthesizing module 'Completer' [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/Completer.sv:27]
	Parameter BRAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter BRAM_NUM_COL bound to: 8 - type: integer 
	Parameter FIFO_Length bound to: 32 - type: integer 
	Parameter FIFO_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIFO__parameterized4' [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Addr.sv:24]
	Parameter FIFO_WIDTH bound to: 15 - type: integer 
	Parameter FIFO_LENGTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO__parameterized4' (5#1) [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Addr.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'Completer' (6#1) [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/Completer.sv:27]
WARNING: [Synth 8-6014] Unused sequential element RspCrdOutbound_reg was removed.  [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/CHIConverter.sv:400]
INFO: [Synth 8-6155] done synthesizing module 'CHIConverter' (7#1) [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/CHIConverter.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'CHI_DMA' (8#1) [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/CHI_DMA.sv:25]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved3][31]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved3][30]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved3][29]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved3][28]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved3][27]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved3][26]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved3][25]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved3][24]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved3][23]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved3][22]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved3][21]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved3][20]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved3][19]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved3][18]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved3][17]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved3][16]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved3][15]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved3][14]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved3][13]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved3][12]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved3][11]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved3][10]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved3][9]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved3][8]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved3][7]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved3][6]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved3][5]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved3][4]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved3][3]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved3][2]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved3][1]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved3][0]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved2][31]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved2][30]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved2][29]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved2][28]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved2][27]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved2][26]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved2][25]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved2][24]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved2][23]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved2][22]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved2][21]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved2][20]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved2][19]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved2][18]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved2][17]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved2][16]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved2][15]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved2][14]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved2][13]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved2][12]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved2][11]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved2][10]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved2][9]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved2][8]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved2][7]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved2][6]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved2][5]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved2][4]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved2][3]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved2][2]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved2][1]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved2][0]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved1][31]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved1][30]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved1][29]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved1][28]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved1][27]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved1][26]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved1][25]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved1][24]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved1][23]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved1][22]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved1][21]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved1][20]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved1][19]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved1][18]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved1][17]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved1][16]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved1][15]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved1][14]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved1][13]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved1][12]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved1][11]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved1][10]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved1][9]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved1][8]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved1][7]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved1][6]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved1][5]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved1][4]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved1][3]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved1][2]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved1][1]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[Reserved1][0]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[SentBytes][31]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[SentBytes][30]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[SentBytes][29]
WARNING: [Synth 8-3331] design Completer has unconnected port DescData[SentBytes][28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 931.430 ; gain = 493.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 949.297 ; gain = 511.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 949.297 ; gain = 511.688
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Addr.sv:53]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Scheduler'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Addr.sv:53]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Addr.sv:53]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Addr.sv:53]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Addr.sv:53]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Addr.sv:53]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Completer'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/CHIConverter.sv:245]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/CHIConverter.sv:407]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/CHIConverter.sv:258]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/CHIConverter.sv:422]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/CHIConverter.sv:443]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/CHIConverter.sv:438]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/CHIConverter.sv:417]
INFO: [Synth 8-3971] The signal "bytewrite_tdp_ram_rf:/ram_block_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               IdleState |                               00 | 00000000000000000000000000000000
              IssueState |                               01 | 00000000000000000000000000000001
          WriteBackState |                               10 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Scheduler'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               ReadState |                                0 | 00000000000000000000000000000000
              WriteState |                                1 | 00000000000000000000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Completer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:29 ; elapsed = 00:02:26 . Memory (MB): peak = 1380.473 ; gain = 942.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |FIFO__GB0                 |           1|     45783|
|2     |FIFO__GB1                 |           1|     28989|
|3     |FIFO__GB2                 |           1|     28981|
|4     |FIFO__GB3                 |           1|     30899|
|5     |FIFO__parameterized2__GB0 |           1|     44863|
|6     |FIFO__parameterized2__GB1 |           1|     12460|
|7     |FIFO__parameterized2__GB2 |           1|     15575|
|8     |FIFO__parameterized2__GB3 |           1|     18690|
|9     |FIFO__parameterized2__GB4 |           1|     24920|
|10    |CHIConverter__GC0         |           1|     46066|
|11    |CHI_DMA__GC0              |           1|      6232|
+------+--------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     44 Bit       Adders := 2     
	   2 Input     44 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 4     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	              514 Bit    Registers := 32    
	              256 Bit    Registers := 2     
	              107 Bit    Registers := 32    
	               18 Bit    Registers := 32    
	               15 Bit    Registers := 32    
	               10 Bit    Registers := 1057  
	                9 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    514 Bit        Muxes := 96    
	   2 Input    256 Bit        Muxes := 28    
	   2 Input    107 Bit        Muxes := 96    
	   2 Input     44 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 19    
	   2 Input     18 Bit        Muxes := 96    
	   2 Input     15 Bit        Muxes := 96    
	   2 Input     10 Bit        Muxes := 3173  
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
	   3 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1183  
	   2 Input      1 Bit        Muxes := 45    
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FIFO 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1024  
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3072  
	   3 Input      1 Bit        Muxes := 1023  
	   2 Input      1 Bit        Muxes := 4     
Module FIFO__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              514 Bit    Registers := 32    
+---Muxes : 
	   2 Input    514 Bit        Muxes := 96    
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 31    
Module FIFO__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              107 Bit    Registers := 32    
+---Muxes : 
	   2 Input    107 Bit        Muxes := 96    
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 31    
Module FIFO__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 32    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 96    
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 31    
Module FIFO__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 32    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 96    
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 31    
Module FIFO__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 32    
+---Muxes : 
	   2 Input     15 Bit        Muxes := 96    
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 31    
Module Completer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module CHIConverter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     44 Bit       Adders := 2     
	   2 Input     44 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 4     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                9 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     44 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 1     
Module bytewrite_tdp_ram_rf 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 2     
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 28    
	   2 Input     32 Bit        Muxes := 2     
Module Arbiter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module Scheduler 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 5     
Module ArbiterBRAM 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[QoS][2] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[QoS][1] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[QoS][0] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[TgtID][6] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[TgtID][5] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[TgtID][4] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[TgtID][3] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[TgtID][2] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[TgtID][0] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[SrcID][6] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[SrcID][5] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[SrcID][4] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[SrcID][3] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[SrcID][2] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[SrcID][1] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[ReturnNID][6] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[ReturnNID][5] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[ReturnNID][4] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[ReturnNID][3] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[ReturnNID][2] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[ReturnNID][1] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[ReturnNID][0] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[StashNIDValid] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[ReturnTxnID][7] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[ReturnTxnID][6] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[ReturnTxnID][5] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[ReturnTxnID][4] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[ReturnTxnID][3] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[ReturnTxnID][2] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[ReturnTxnID][1] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[ReturnTxnID][0] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[Size][0] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[NS] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[LikelyShared] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[AllowRetry] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[Order][1] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[Order][0] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[PCrdType][3] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[PCrdType][2] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[PCrdType][1] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[PCrdType][0] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[MemAttr][3] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[MemAttr][1] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[LPID][4] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[LPID][3] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[LPID][2] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[LPID][1] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[LPID][0] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[Excl] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[ExpCompAck] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port ReqChan\.TXREQFLIT[TraceTag] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[QoS][3] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[QoS][2] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[QoS][1] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[QoS][0] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[TgtID][6] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[TgtID][5] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[TgtID][4] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[TgtID][3] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[TgtID][2] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[TgtID][1] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[TgtID][0] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[SrcID][6] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[SrcID][5] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[SrcID][4] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[SrcID][3] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[SrcID][2] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[SrcID][1] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[SrcID][0] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[TxnID][7] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[TxnID][6] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[TxnID][5] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[TxnID][4] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[TxnID][3] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[TxnID][2] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[TxnID][1] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[TxnID][0] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[Opcode][3] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[Opcode][2] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[Opcode][1] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[Opcode][0] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[RespErr][1] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[RespErr][0] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[Resp][2] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[Resp][1] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[Resp][0] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[FwdState][2] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[FwdState][1] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[FwdState][0] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[DBID][7] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[DBID][6] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[DBID][5] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[DBID][4] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[DBID][3] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[DBID][2] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[DBID][1] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[DBID][0] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[PCrdType][3] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[PCrdType][2] driven by constant 0
WARNING: [Synth 8-3917] design CHI_DMA has port RspOutbChan\.TXRSPFLIT[PCrdType][1] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal "myBRAM/ram_block_reg" was recognized as a true dual port RAM template.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:43 ; elapsed = 00:05:53 . Memory (MB): peak = 1404.016 ; gain = 966.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|myBRAM      | ram_block_reg | 1 K x 256(READ_FIRST)  | W | R | 1 K x 256(READ_FIRST)  | W | R | Port A and B     | 0      | 8      | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |FIFO__GB0                 |           1|      9857|
|2     |FIFO__GB1                 |           1|      6366|
|3     |FIFO__GB2                 |           1|      6461|
|4     |FIFO__GB3                 |           1|     11153|
|5     |FIFO__parameterized2__GB0 |           1|     19834|
|6     |FIFO__parameterized2__GB1 |           1|      4155|
|7     |FIFO__parameterized2__GB2 |           1|      5195|
|8     |FIFO__parameterized2__GB3 |           1|      6228|
|9     |FIFO__parameterized2__GB4 |           1|      8281|
|10    |CHIConverter__GC0         |           1|     21873|
|11    |CHI_DMA__GC0              |           1|       797|
+------+--------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][88]' (FDRE) to 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][73]'
INFO: [Synth 8-3886] merging instance 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][89]' (FDRE) to 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][73]'
INFO: [Synth 8-3886] merging instance 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][90]' (FDRE) to 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][73]'
INFO: [Synth 8-3886] merging instance 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][91]' (FDRE) to 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][73]'
INFO: [Synth 8-3886] merging instance 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][84]' (FDRE) to 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][73]'
INFO: [Synth 8-3886] merging instance 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][85]' (FDRE) to 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][73]'
INFO: [Synth 8-3886] merging instance 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][86]' (FDRE) to 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][73]'
INFO: [Synth 8-3886] merging instance 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][87]' (FDRE) to 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][73]'
INFO: [Synth 8-3886] merging instance 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][73]' (FDRE) to 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][74]'
INFO: [Synth 8-3886] merging instance 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][74]' (FDRE) to 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][75]'
INFO: [Synth 8-3886] merging instance 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][75]' (FDRE) to 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][76]'
INFO: [Synth 8-3886] merging instance 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][92]' (FDRE) to 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][76]'
INFO: [Synth 8-3886] merging instance 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][93]' (FDRE) to 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][76]'
INFO: [Synth 8-3886] merging instance 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][94]' (FDRE) to 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][76]'
INFO: [Synth 8-3886] merging instance 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][95]' (FDRE) to 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][76]'
INFO: [Synth 8-3886] merging instance 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][80]' (FDRE) to 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][76]'
INFO: [Synth 8-3886] merging instance 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][81]' (FDRE) to 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][76]'
INFO: [Synth 8-3886] merging instance 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][82]' (FDRE) to 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][76]'
INFO: [Synth 8-3886] merging instance 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][83]' (FDRE) to 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][76]'
INFO: [Synth 8-3886] merging instance 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][76]' (FDRE) to 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][77]'
INFO: [Synth 8-3886] merging instance 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][77]' (FDRE) to 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][78]'
INFO: [Synth 8-3886] merging instance 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][78]' (FDRE) to 'CHI_Convi_10/CommandFIFO/MyQueue_reg[31][79]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CommandFIFO/\MyQueue_reg[31][79] )
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:11 ; elapsed = 00:06:21 . Memory (MB): peak = 1406.750 ; gain = 969.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|myBRAM      | ram_block_reg | 1 K x 256(READ_FIRST)  | W | R | 1 K x 256(READ_FIRST)  | W | R | Port A and B     | 0      | 8      | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |FIFO__GB0                 |           1|      9857|
|2     |FIFO__GB1                 |           1|      6366|
|3     |FIFO__GB2                 |           1|      6461|
|4     |FIFO__GB3                 |           1|     11152|
|5     |FIFO__parameterized2__GB0 |           1|     19833|
|6     |FIFO__parameterized2__GB1 |           1|      4155|
|7     |FIFO__parameterized2__GB2 |           1|      5195|
|8     |FIFO__parameterized2__GB3 |           1|      6228|
|9     |FIFO__parameterized2__GB4 |           1|      8281|
|10    |CHIConverter__GC0         |           1|     18882|
|11    |CHI_DMA__GC0              |           1|       438|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance i_0/myBRAM/ram_block_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/myBRAM/ram_block_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/myBRAM/ram_block_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/myBRAM/ram_block_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/myBRAM/ram_block_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/myBRAM/ram_block_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/myBRAM/ram_block_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/myBRAM/ram_block_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/myBRAM/ram_block_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/myBRAM/ram_block_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/myBRAM/ram_block_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/myBRAM/ram_block_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/myBRAM/ram_block_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:23 ; elapsed = 00:06:33 . Memory (MB): peak = 1406.750 ; gain = 969.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |FIFO__GB0                 |           1|      8024|
|2     |FIFO__GB1                 |           1|      5163|
|3     |FIFO__GB2                 |           1|      5252|
|4     |FIFO__GB3                 |           1|      5368|
|5     |FIFO__parameterized2__GB0 |           1|      9438|
|6     |FIFO__parameterized2__GB1 |           1|      4123|
|7     |FIFO__parameterized2__GB2 |           1|      5157|
|8     |FIFO__parameterized2__GB3 |           1|      6184|
|9     |FIFO__parameterized2__GB4 |           1|      8244|
|10    |CHIConverter__GC0         |           1|      9631|
|11    |CHI_DMA__GC0              |           1|       253|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance myBRAM/ram_block_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance myBRAM/ram_block_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance myBRAM/ram_block_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance myBRAM/ram_block_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance myBRAM/ram_block_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance myBRAM/ram_block_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance myBRAM/ram_block_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance myBRAM/ram_block_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance myBRAM/ram_block_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance myBRAM/ram_block_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance myBRAM/ram_block_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance myBRAM/ram_block_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance myBRAM/ram_block_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:44 ; elapsed = 00:07:56 . Memory (MB): peak = 1440.629 ; gain = 1003.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:45 ; elapsed = 00:07:57 . Memory (MB): peak = 1440.629 ; gain = 1003.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:54 ; elapsed = 00:08:06 . Memory (MB): peak = 1440.629 ; gain = 1003.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:54 ; elapsed = 00:08:06 . Memory (MB): peak = 1440.629 ; gain = 1003.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:10:45 ; elapsed = 00:12:03 . Memory (MB): peak = 1440.629 ; gain = 1003.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:10:45 ; elapsed = 00:12:03 . Memory (MB): peak = 1440.629 ; gain = 1003.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUF      |     1|
|2     |BUFG     |     1|
|3     |CARRY4   |   171|
|4     |LUT1     |   238|
|5     |LUT2     |   673|
|6     |LUT3     |  8794|
|7     |LUT4     |   661|
|8     |LUT5     |  6133|
|9     |LUT6     | 19303|
|10    |RAMB36E1 |     8|
|11    |FDRE     | 31090|
|12    |FDSE     |     3|
|13    |IBUF     |   809|
|14    |OBUF     |  1136|
+------+---------+------+

Report Instance Areas: 
+------+-------------------+---------------------+------+
|      |Instance           |Module               |Cells |
+------+-------------------+---------------------+------+
|1     |top                |                     | 69021|
|2     |  AddrPointerFIFO  |FIFO                 | 23860|
|3     |  CHI_Conv         |CHIConverter         | 42853|
|4     |    CommandFIFO    |FIFO__parameterized0 |  6595|
|5     |    FIFODBID       |FIFO__parameterized3 |   852|
|6     |    FIFOData       |FIFO__parameterized2 | 33277|
|7     |    SizeFIFO       |FIFO__parameterized1 |   845|
|8     |    myCompleter    |Completer            |  1074|
|9     |      FIFODescAddr |FIFO__parameterized4 |  1073|
|10    |  myBRAM           |bytewrite_tdp_ram_rf |   115|
|11    |  mySched          |Scheduler            |   246|
+------+-------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:10:45 ; elapsed = 00:12:03 . Memory (MB): peak = 1440.629 ; gain = 1003.020
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1158 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:10:45 ; elapsed = 00:12:05 . Memory (MB): peak = 1440.629 ; gain = 1003.020
Synthesis Optimization Complete : Time (s): cpu = 00:10:45 ; elapsed = 00:12:05 . Memory (MB): peak = 1440.629 ; gain = 1003.020
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1440.629 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 180 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1488.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUF => LUT1: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
119 Infos, 211 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:11:22 ; elapsed = 00:12:43 . Memory (MB): peak = 1488.293 ; gain = 1075.500
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1488.293 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.runs/synth_1/CHI_DMA.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1488.293 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file CHI_DMA_utilization_synth.rpt -pb CHI_DMA_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 18 14:38:47 2022...
