// Seed: 1493491375
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input supply1 id_2,
    output wand id_3,
    output wor id_4
);
  module_2 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_1 (
    input  tri1  id_0,
    output logic id_1,
    output uwire id_2
);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_2,
      id_2
  );
  assign modCall_1.id_4 = 0;
  always id_1 <= id_0;
endmodule
module module_2 (
    output uwire id_0,
    output wire  id_1
);
  wire id_3;
  initial $signed(95);
  ;
  module_3 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  assign module_2.id_0 = 0;
  output wire id_1;
  wire [-1 : -1 'b0] id_4, id_5;
  logic id_6;
  ;
endmodule
