# started on Tue Sep  3 23:50:10 2024

2702.18	msec	task-clock:u	2702178657	100.00	1.000	CPUs utilized
0		context-switches:u	2702178657	100.00	0.000	/sec
0		cpu-migrations:u	2702178657	100.00	0.000	/sec
47		page-faults:u	2702178657	100.00	17.393	/sec
4848964113		cycles:u	2102241253	77.00	1.794	GHz
7134238864		instructions:u	2102240904	77.00	1.47	insn per cycle
<not supported>		branches:u	0	100.00		
3491		branch-misses:u	2102231472	77.00		
51564		L1-dcache-loads:u	2102218320	77.00	19.082	K/sec
2766		L1-dcache-load-misses:u	2102185437	77.00	5.36	of all L1-dcache accesses
<not supported>		LLC-loads:u	0	100.00		
<not supported>		LLC-load-misses:u	0	100.00		
4433046629		L1-icache-loads:u	2102229644	77.00	1.641	G/sec
4081		L1-icache-load-misses:u	2102212276	77.00	0.00	of all L1-icache accesses
<not supported>		dTLB-loads:u	0	100.00		
1		dTLB-load-misses:u	1799847103	66.00		
<not supported>		iTLB-loads:u	0	100.00		
0		iTLB-load-misses:u	1799906786	66.00		
<not supported>		L1-dcache-prefetches:u	0	100.00		
<not supported>		L1-dcache-prefetch-misses:u	0	100.00		
