// Seed: 3716650692
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  assign module_1._id_7 = 0;
  output reg id_2;
  input wire id_1;
  initial @(posedge "");
  initial id_2 <= -1;
endmodule
module module_1 #(
    parameter id_7 = 32'd4
) (
    output uwire id_0,
    input supply1 id_1,
    input wand id_2,
    input wand id_3,
    input supply0 id_4,
    input tri0 id_5,
    input tri1 id_6,
    input wand _id_7,
    input wand id_8
);
  localparam id_10 = -1;
  parameter id_11 = id_10[id_7];
  always disable id_12;
  module_0 modCall_1 (
      id_11,
      id_12,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
  logic id_13;
  ;
  assign id_0 = -1'h0;
  logic id_14 = 1'b0, id_15;
endmodule
