# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../5_1_cronometro_.srcs/sources_1/new/Cronometro.vhd" \
"../../../../5_1_cronometro_.srcs/sources_1/new/counter.vhd" \
"../../../../5_1_cronometro_.srcs/sim_1/new/Cronometro_tb.vhd" \

# Do not sort compile order
nosort
