#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fab154125d0 .scope module, "send_tx_tb" "send_tx_tb" 2 3;
 .timescale 0 0;
v0x7fab15427ce0_0 .var "clk", 0 0;
v0x7fab15427db0_0 .var "reset", 0 0;
v0x7fab15427e40_0 .net "tx", 0 0, L_0x7fab15427f10;  1 drivers
S_0x7fab15412300 .scope module, "transmitTest" "sending_tx" 2 7, 3 1 0, S_0x7fab154125d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "tx";
v0x7fab154278a0_0 .net "clk", 0 0, v0x7fab15427ce0_0;  1 drivers
v0x7fab15427930_0 .net "reset", 0 0, v0x7fab15427db0_0;  1 drivers
v0x7fab154279c0_0 .var "send", 0 0;
v0x7fab15427a90_0 .var "test_byte", 7 0;
v0x7fab15427b40_0 .net "tx", 0 0, L_0x7fab15427f10;  alias, 1 drivers
v0x7fab15427c10_0 .net "uart_tx_busy", 0 0, L_0x7fab15427f80;  1 drivers
S_0x7fab15413ed0 .scope module, "uut" "uart_transmit" 3 12, 4 1 0, S_0x7fab15412300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "tx_send";
    .port_info 3 /OUTPUT 1 "tx_busy";
    .port_info 4 /INPUT 1 "tx_start";
    .port_info 5 /INPUT 8 "tx_data";
P_0x7fab15408b20 .param/l "BAUD_RT" 0 4 3, +C4<00000000000000011100001000000000>;
P_0x7fab15408b60 .param/l "CLK_HZ" 0 4 2, +C4<00000101111101011110000100000000>;
P_0x7fab15408ba0 .param/l "COUNT_CYC_BITS" 1 4 14, +C4<00000000000000000000000000001010>;
P_0x7fab15408be0 .param/l "CYCLES_PER_BIT" 1 4 13, +C4<00000000000000000000001101100100>;
P_0x7fab15408c20 .param/l "DATA" 1 4 28, C4<10>;
P_0x7fab15408c60 .param/l "DATA_BITS" 0 4 4, +C4<00000000000000000000000000001000>;
P_0x7fab15408ca0 .param/l "IDLE" 1 4 26, C4<00>;
P_0x7fab15408ce0 .param/l "START" 1 4 27, C4<01>;
P_0x7fab15408d20 .param/l "STOP" 1 4 29, C4<11>;
L_0x7fab15427f10 .functor BUFZ 1, v0x7fab15427630_0, C4<0>, C4<0>, C4<0>;
v0x7fab15408d60_0 .var "BAUD_CLK", 0 0;
L_0x7fab15363008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fab15426f80_0 .net/2u *"_ivl_2", 1 0, L_0x7fab15363008;  1 drivers
v0x7fab15427030_0 .var "bit_counter", 3 0;
v0x7fab154270f0_0 .net "clk", 0 0, v0x7fab15427ce0_0;  alias, 1 drivers
v0x7fab15427190_0 .var "cycle_counter", 9 0;
v0x7fab15427280_0 .net "reset", 0 0, v0x7fab15427db0_0;  alias, 1 drivers
v0x7fab15427320_0 .var "shifted_data", 7 0;
v0x7fab154273d0_0 .var "state", 1 0;
v0x7fab15427480_0 .net "tx_busy", 0 0, L_0x7fab15427f80;  alias, 1 drivers
v0x7fab15427590_0 .net "tx_data", 7 0, v0x7fab15427a90_0;  1 drivers
v0x7fab15427630_0 .var "tx_sdata", 0 0;
v0x7fab154276d0_0 .net "tx_send", 0 0, L_0x7fab15427f10;  alias, 1 drivers
v0x7fab15427770_0 .net "tx_start", 0 0, v0x7fab154279c0_0;  1 drivers
E_0x7fab1540b8e0 .event posedge, v0x7fab15408d60_0;
E_0x7fab1540bbb0 .event posedge, v0x7fab154270f0_0;
L_0x7fab15427f80 .cmp/ne 2, v0x7fab154273d0_0, L_0x7fab15363008;
    .scope S_0x7fab15413ed0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fab15408d60_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fab15427190_0, 0, 10;
    %end;
    .thread T_0;
    .scope S_0x7fab15413ed0;
T_1 ;
    %wait E_0x7fab1540bbb0;
    %load/vec4 v0x7fab15427190_0;
    %pad/u 32;
    %cmpi/u 868, 0, 32;
    %jmp/0xz  T_1.0, 5;
    %load/vec4 v0x7fab15427190_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x7fab15427190_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fab15427190_0, 0;
    %load/vec4 v0x7fab15408d60_0;
    %inv;
    %store/vec4 v0x7fab15408d60_0, 0, 1;
T_1.1 ;
    %load/vec4 v0x7fab15427280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fab15427190_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fab15427030_0, 0;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fab15413ed0;
T_2 ;
    %wait E_0x7fab1540b8e0;
    %load/vec4 v0x7fab154273d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fab15427190_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fab15427030_0, 0;
    %load/vec4 v0x7fab15427770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x7fab15427590_0;
    %assign/vec4 v0x7fab15427320_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fab154273d0_0, 0;
T_2.5 ;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fab15427630_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fab154273d0_0, 0;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x7fab15427320_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7fab15427630_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fab15427320_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fab15427320_0, 0;
    %load/vec4 v0x7fab15427030_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.7, 4;
    %load/vec4 v0x7fab15427030_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fab15427030_0, 0;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fab154273d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fab15427030_0, 0;
T_2.8 ;
    %jmp T_2.4;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fab15427630_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fab154273d0_0, 0;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fab15412300;
T_3 ;
    %pushi/vec4 72, 0, 8; draw_string_vec4
    %store/vec4 v0x7fab15427a90_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fab154279c0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x7fab15412300;
T_4 ;
    %wait E_0x7fab1540bbb0;
    %load/vec4 v0x7fab15427c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fab154279c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fab154279c0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fab154125d0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fab15427ce0_0, 0, 1;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x7fab15427ce0_0;
    %inv;
    %store/vec4 v0x7fab15427ce0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x7fab154125d0;
T_6 ;
    %vpi_call 2 15 "$dumpfile", "sending_tx.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpfile", 32'sb00000000000000000000000000000000, S_0x7fab154125d0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "send_tx_tb.v";
    "sending_tx.v";
    "uart_transmit.v";
