and r0, r1, #12 
bic r1, r1, r2 
mov r3, r1 
bic r2, r3, r0 
eor r1, r1, r2 
