$date
	Wed Sep 13 23:15:59 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module FullAdder_tb $end
$var wire 1 ! s $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 ! s $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x%
x$
x#
x"
x!
$end
#5
0"
1!
0#
0$
1%
#10
1!
1$
0%
#15
1"
0!
1%
#20
0"
1!
1#
0$
0%
#25
1"
0!
1%
#30
1"
0!
1$
0%
#35
1!
1%
#40
0"
0!
0#
0$
0%
#50
