xst -intstyle ise -ifn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.xst" -ofn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.syr" 
xst -intstyle ise -ifn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.xst" -ofn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.syr" 
xst -intstyle ise -ifn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.xst" -ofn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.syr" 
xst -intstyle ise -ifn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.xst" -ofn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.syr" 
xst -intstyle ise -ifn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.xst" -ofn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.syr" 
xst -intstyle ise -ifn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.xst" -ofn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.syr" 
xst -intstyle ise -ifn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.xst" -ofn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.syr" 
xst -intstyle ise -ifn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.xst" -ofn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.syr" 
xst -intstyle ise -ifn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.xst" -ofn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.syr" 
xst -intstyle ise -ifn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.xst" -ofn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.syr" 
xst -intstyle ise -ifn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.xst" -ofn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.syr" 
xst -intstyle ise -ifn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.xst" -ofn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.syr" 
xst -intstyle ise -ifn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.xst" -ofn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.syr" 
xst -intstyle ise -ifn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.xst" -ofn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.syr" 
xst -intstyle ise -ifn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.xst" -ofn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.syr" 
xst -intstyle ise -ifn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.xst" -ofn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.syr" 
xst -intstyle ise -ifn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.xst" -ofn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.syr" 
xst -intstyle ise -ifn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.xst" -ofn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.syr" 
xst -intstyle ise -ifn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.xst" -ofn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.syr" 
xst -intstyle ise -ifn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.xst" -ofn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.syr" 
xst -intstyle ise -ifn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.xst" -ofn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.syr" 
xst -intstyle ise -ifn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.xst" -ofn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s100e-cp132-4 "Risc_CPU.ngc" Risc_CPU.ngd  
xst -intstyle ise -ifn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.xst" -ofn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx16-csg324-3 "Risc_CPU.ngc" Risc_CPU.ngd  
xst -intstyle ise -ifn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.xst" -ofn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.syr" 
xst -intstyle ise -ifn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.xst" -ofn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.syr" 
xst -intstyle ise -ifn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.xst" -ofn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.syr" 
xst -intstyle ise -ifn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.xst" -ofn "C:/Embedded Projects/P12_Risc_CPU/Risc_CPU/Risc_CPU.syr" 
