Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Sep 01 12:31:23 2015
| Host         : L3712-21 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file essai1_wrapper_control_sets_placed.rpt
| Design       : essai1_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    59 |
| Minimum Number of register sites lost to control set restrictions |   161 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             294 |          107 |
| No           | No                    | Yes                    |              29 |            8 |
| No           | Yes                   | No                     |             268 |          113 |
| Yes          | No                    | No                     |             202 |           62 |
| Yes          | No                    | Yes                    |              14 |            7 |
| Yes          | Yes                   | No                     |             536 |          187 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|            Clock Signal            |                                                                                                      Enable Signal                                                                                                     |                                                                  Set/Reset Signal                                                                  | Slice Load Count | Bel Load Count |
+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE | essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                      | essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_reg_n_0                       |                1 |              1 |
|  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE | essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                      | essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                       |                1 |              1 |
|  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE | essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                      | essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.force_stop_cmd_1_reg_0 |                1 |              1 |
|  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE | essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                      | essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i_reg_n_0                       |                1 |              1 |
|  sys_clock_IBUF_BUFG               |                                                                                                                                                                                                                        | essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                       |                1 |              1 |
| ~essai1_i/mdm_0/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                                                        | essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1_n_0                                                                    |                1 |              1 |
| ~essai1_i/mdm_0/U0/Ext_JTAG_DRCK   | essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                                                                                                                        | essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                                                     |                1 |              1 |
|  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE | essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                      | essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                               |                1 |              2 |
|  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                                                        |                                                                                                                                                    |                2 |              3 |
|  sys_clock_IBUF_BUFG               |                                                                                                                                                                                                                        | essai1_i/proc_sys_reset_0/U0/bus_struct_reset[0]                                                                                                   |                1 |              3 |
|  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE | essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                      |                                                                                                                                                    |                2 |              4 |
| ~essai1_i/mdm_0/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                                                        | essai1_i/mdm_0/U0/MDM_Core_I1/sel_n_reset                                                                                                          |                1 |              4 |
|  sys_clock_IBUF_BUFG               |                                                                                                                                                                                                                        | essai1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                 |                2 |              4 |
|  sys_clock_IBUF_BUFG               |                                                                                                                                                                                                                        | essai1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                 |                1 |              4 |
|  essai1_i/mdm_0/U0/Ext_JTAG_DRCK   | essai1_i/mdm_0/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                             | essai1_i/mdm_0/U0/MDM_Core_I1/sel_n_reset                                                                                                          |                1 |              4 |
|  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE | essai1_i/mdm_0/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                  | essai1_i/mdm_0/U0/MDM_Core_I1/sel_n_reset                                                                                                          |                1 |              4 |
|  sys_clock_IBUF_BUFG               |                                                                                                                                                                                                                        | essai1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                       |                3 |              5 |
|  sys_clock_IBUF_BUFG               | essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Halted                                                                                                                                         | essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                       |                3 |              5 |
|  essai1_i/mdm_0/U0/Ext_JTAG_DRCK   | essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]__0_i_1_n_0                                                                                                                                                       |                                                                                                                                                    |                2 |              6 |
|  essai1_i/mdm_0/U0/Ext_JTAG_DRCK   | essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                    |                1 |              6 |
|  sys_clock_IBUF_BUFG               | essai1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                            | essai1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                 |                2 |              6 |
|  sys_clock_IBUF_BUFG               | essai1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                               | essai1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                       |                4 |              8 |
|  essai1_i/mdm_0/U0/Ext_JTAG_DRCK   | essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                              |                                                                                                                                                    |                2 |              8 |
|  sys_clock_IBUF_BUFG               | essai1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                       | essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                       |                4 |              8 |
| ~essai1_i/mdm_0/U0/Ext_JTAG_UPDATE | essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0                                                                                                                                                        |                                                                                                                                                    |                2 |              8 |
|  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE | essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1[0]_i_1_n_0                                                                                                                                                      |                                                                                                                                                    |                2 |              8 |
|  essai1_i/mdm_0/U0/Ext_JTAG_DRCK   | essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[1].SRLC16E_I/Performace_Debug_Control.ex_dbg_hit_reg[0]_1 |                                                                                                                                                    |                7 |              8 |
|  sys_clock_IBUF_BUFG               |                                                                                                                                                                                                                        | essai1_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_Rst                                                                                                    |                2 |              8 |
|  sys_clock_IBUF_BUFG               | essai1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[7]_i_1_n_0                                                                                                                                     | essai1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                       |                2 |              8 |
|  sys_clock_IBUF_BUFG               |                                                                                                                                                                                                                        | essai1_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                    |                2 |              8 |
|  sys_clock_IBUF_BUFG               | essai1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                         | essai1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                       |                2 |              8 |
|  sys_clock_IBUF_BUFG               | essai1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[7]_i_1_n_0                                                                                                                                     | essai1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                       |                2 |              8 |
|  sys_clock_IBUF_BUFG               | essai1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                         | essai1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                       |                2 |              8 |
|  sys_clock_IBUF_BUFG               | essai1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                   |                                                                                                                                                    |                4 |              9 |
|  sys_clock_IBUF_BUFG               | essai1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                  |                                                                                                                                                    |                3 |              9 |
|  sys_clock_IBUF_BUFG               |                                                                                                                                                                                                                        | essai1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                             |                6 |             13 |
|  sys_clock_IBUF_BUFG               | essai1_i/lmb_bram_if_cntlr_0/U0/lmb_mux_I/p_10_out                                                                                                                                                                     | essai1_i/proc_sys_reset_0/U0/bus_struct_reset[0]                                                                                                   |                4 |             15 |
|  sys_clock_IBUF_BUFG               | essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                              | essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                       |               10 |             16 |
|  sys_clock_IBUF_BUFG               | essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/ib_addr_strobe_d1_reg                                                                                             |                                                                                                                                                    |                6 |             19 |
|  sys_clock_IBUF_BUFG               | essai1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                | essai1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                             |                7 |             19 |
|  sys_clock_IBUF_BUFG               | essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                                                                     | essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                       |                8 |             19 |
|  sys_clock_IBUF_BUFG               |                                                                                                                                                                                                                        | essai1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                       |                5 |             20 |
|  sys_clock_IBUF_BUFG               |                                                                                                                                                                                                                        | essai1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                       |                5 |             20 |
|  essai1_i/mdm_0/U0/Ext_JTAG_DRCK   |                                                                                                                                                                                                                        | essai1_i/mdm_0/U0/MDM_Core_I1/shift_n_reset                                                                                                        |                5 |             23 |
|  essai1_i/mdm_0/U0/Ext_JTAG_DRCK   | essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                   |                                                                                                                                                    |               11 |             32 |
|  sys_clock_IBUF_BUFG               |                                                                                                                                                                                                                        | essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Use_DLMB.wb_dlmb_valid_read_data_reg[0][0]                                                    |               15 |             32 |
|  sys_clock_IBUF_BUFG               | essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/if_pc_reg[0][0]                                                                                                   | essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                       |                8 |             32 |
|  sys_clock_IBUF_BUFG               | essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/mem_pc_i_reg[31][0]                                                                                               | essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                       |               12 |             32 |
|  sys_clock_IBUF_BUFG               | essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_15                                                                                                    | essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                             |               13 |             32 |
|  sys_clock_IBUF_BUFG               | essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                                                                     |                                                                                                                                                    |                9 |             32 |
|  sys_clock_IBUF_BUFG               | essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                                                                     | essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/SR[0]                                                                                         |               14 |             32 |
|  sys_clock_IBUF_BUFG               | essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_15                                                                                                    | essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                       |               23 |             59 |
|  essai1_i/mdm_0/U0/Ext_JTAG_DRCK   | essai1_i/mdm_0/U0/Dbg_Capture_0                                                                                                                                                                                        |                                                                                                                                                    |               18 |             61 |
|  sys_clock_IBUF_BUFG               | essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_2                                                                         |                                                                                                                                                    |               11 |             75 |
|  essai1_i/mdm_0/U0/Ext_JTAG_DRCK   |                                                                                                                                                                                                                        |                                                                                                                                                    |               37 |            117 |
|  sys_clock_IBUF_BUFG               | essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/LOCKSTEP_Out_reg[0][45]                                                                                                                           |                                                                                                                                                    |               16 |            128 |
|  sys_clock_IBUF_BUFG               |                                                                                                                                                                                                                        | essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                       |               71 |            151 |
|  sys_clock_IBUF_BUFG               |                                                                                                                                                                                                                        |                                                                                                                                                    |               75 |            196 |
|  sys_clock_IBUF_BUFG               | essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/use_Reg_Neg_S_reg                                                                                          | essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                       |               66 |            220 |
+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


