
VERILOG_SOURCES = $(PWD)/../hdl/addsub.v 
TOPLEVEL=addsub

MODULE=test_addsub


include $(COCOTB)/makefiles/Makefile.inc
include $(COCOTB)/makefiles/Makefile.sim
