#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x12e760b50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12e773ab0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x12e7ab0c0 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x120040010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12e7b4340_0 .net "in", 31 0, o0x120040010;  0 drivers
v0x12e7be320_0 .var "out", 31 0;
S_0x12e7a9e50 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1200400d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12e7be3e0_0 .net "clk", 0 0, o0x1200400d0;  0 drivers
o0x120040100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12e7be480_0 .net "data_address", 31 0, o0x120040100;  0 drivers
o0x120040130 .functor BUFZ 1, C4<z>; HiZ drive
v0x12e7be530_0 .net "data_read", 0 0, o0x120040130;  0 drivers
v0x12e7be5e0_0 .var "data_readdata", 31 0;
o0x120040190 .functor BUFZ 1, C4<z>; HiZ drive
v0x12e7be690_0 .net "data_write", 0 0, o0x120040190;  0 drivers
o0x1200401c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12e7be770_0 .net "data_writedata", 31 0, o0x1200401c0;  0 drivers
S_0x12e7a8350 .scope module, "pc" "pc" 6 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x120040310 .functor BUFZ 1, C4<z>; HiZ drive
v0x12e7be8b0_0 .net "clk", 0 0, o0x120040310;  0 drivers
v0x12e7be960_0 .var "curr_addr", 31 0;
o0x120040370 .functor BUFZ 1, C4<z>; HiZ drive
v0x12e7bea10_0 .net "enable", 0 0, o0x120040370;  0 drivers
o0x1200403a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12e7beac0_0 .net "next_addr", 31 0, o0x1200403a0;  0 drivers
o0x1200403d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12e7beb70_0 .net "reset", 0 0, o0x1200403d0;  0 drivers
E_0x12e78f1e0 .event posedge, v0x12e7be8b0_0;
S_0x12e794d30 .scope module, "srlv_tb" "srlv_tb" 7 1;
 .timescale 0 0;
v0x12e7cb740_0 .net "active", 0 0, L_0x12e7d4030;  1 drivers
v0x12e7cb7f0_0 .var "clk", 0 0;
v0x12e7cb900_0 .var "clk_enable", 0 0;
v0x12e7cb990_0 .net "data_address", 31 0, v0x12e7c9720_0;  1 drivers
v0x12e7cba20_0 .net "data_read", 0 0, L_0x12e7d3670;  1 drivers
v0x12e7cbab0_0 .var "data_readdata", 31 0;
v0x12e7cbb40_0 .net "data_write", 0 0, L_0x12e7d3100;  1 drivers
v0x12e7cbbd0_0 .net "data_writedata", 31 0, v0x12e7c2530_0;  1 drivers
v0x12e7cbca0_0 .net "instr_address", 31 0, L_0x12e7d4160;  1 drivers
v0x12e7cbdb0_0 .var "instr_readdata", 31 0;
v0x12e7cbe40_0 .net "register_v0", 31 0, L_0x12e7d19b0;  1 drivers
v0x12e7cbf10_0 .var "reset", 0 0;
S_0x12e7becd0 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x12e794d30;
 .timescale 0 0;
v0x12e7beea0_0 .var "expected", 31 0;
v0x12e7bef60_0 .var "funct", 5 0;
v0x12e7bf010_0 .var "i", 4 0;
v0x12e7bf0d0_0 .var "imm", 15 0;
v0x12e7bf180_0 .var "imm_instr", 31 0;
v0x12e7bf270_0 .var "opcode", 5 0;
v0x12e7bf320_0 .var "r_instr", 31 0;
v0x12e7bf3d0_0 .var "rd", 4 0;
v0x12e7bf480_0 .var "rs", 4 0;
v0x12e7bf590_0 .var "rt", 4 0;
v0x12e7bf640_0 .var "shamt", 4 0;
v0x12e7bf6f0_0 .var "test", 31 0;
E_0x12e7a8890 .event posedge, v0x12e7c2840_0;
S_0x12e7bf7a0 .scope module, "dut" "mips_cpu_harvard" 7 125, 8 1 0, S_0x12e794d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x12e7ccb70 .functor OR 1, L_0x12e7cc820, L_0x12e7cca30, C4<0>, C4<0>;
L_0x12e7ccc60 .functor BUFZ 1, L_0x12e7cc310, C4<0>, C4<0>, C4<0>;
L_0x12e7cd090 .functor AND 1, L_0x12e7cc310, L_0x12e7cd1e0, C4<1>, C4<1>;
L_0x12e7cd360 .functor OR 1, L_0x12e7cd090, L_0x12e7cd100, C4<0>, C4<0>;
L_0x12e7cd490 .functor OR 1, L_0x12e7cd360, L_0x12e7ccf10, C4<0>, C4<0>;
L_0x12e7cd5b0 .functor OR 1, L_0x12e7cd490, L_0x12e7ce850, C4<0>, C4<0>;
L_0x12e7cd660 .functor OR 1, L_0x12e7cd5b0, L_0x12e7ce2e0, C4<0>, C4<0>;
L_0x12e7ce1f0 .functor AND 1, L_0x12e7cdd00, L_0x12e7cde20, C4<1>, C4<1>;
L_0x12e7ce2e0 .functor OR 1, L_0x12e7cdaa0, L_0x12e7ce1f0, C4<0>, C4<0>;
L_0x12e7ce850 .functor AND 1, L_0x12e7cdfd0, L_0x12e7ce500, C4<1>, C4<1>;
L_0x12e7cedb0 .functor OR 1, L_0x12e7ce6f0, L_0x12e7cea20, C4<0>, C4<0>;
L_0x12e7cce30 .functor OR 1, L_0x12e7cf1a0, L_0x12e7cf450, C4<0>, C4<0>;
L_0x12e7cf780 .functor AND 1, L_0x12e7cec70, L_0x12e7cce30, C4<1>, C4<1>;
L_0x12e7cf980 .functor OR 1, L_0x12e7cf610, L_0x12e7cfac0, C4<0>, C4<0>;
L_0x12e7cfe10 .functor OR 1, L_0x12e7cf980, L_0x12e7cfcf0, C4<0>, C4<0>;
L_0x12e7cf870 .functor AND 1, L_0x12e7cc310, L_0x12e7cfe10, C4<1>, C4<1>;
L_0x12e7cfba0 .functor AND 1, L_0x12e7cc310, L_0x12e7d0000, C4<1>, C4<1>;
L_0x12e7cfec0 .functor AND 1, L_0x12e7cc310, L_0x12e7ce0d0, C4<1>, C4<1>;
L_0x12e7d0ac0 .functor AND 1, v0x12e7c9600_0, v0x12e7cb440_0, C4<1>, C4<1>;
L_0x12e7d0b30 .functor AND 1, L_0x12e7d0ac0, L_0x12e7cd660, C4<1>, C4<1>;
L_0x12e7d0c60 .functor OR 1, L_0x12e7ce2e0, L_0x12e7ce850, C4<0>, C4<0>;
L_0x12e7d1a20 .functor BUFZ 32, L_0x12e7d1610, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12e7d1b10 .functor BUFZ 32, L_0x12e7d18c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12e7d2a80 .functor AND 1, v0x12e7cb900_0, L_0x12e7cf870, C4<1>, C4<1>;
L_0x12e7d2af0 .functor AND 1, L_0x12e7d2a80, v0x12e7c9600_0, C4<1>, C4<1>;
L_0x12e7d1330 .functor AND 1, L_0x12e7d2af0, L_0x12e7d2cd0, C4<1>, C4<1>;
L_0x12e7d2fb0 .functor AND 1, v0x12e7c9600_0, v0x12e7cb440_0, C4<1>, C4<1>;
L_0x12e7d3100 .functor AND 1, L_0x12e7d2fb0, L_0x12e7cd830, C4<1>, C4<1>;
L_0x12e7d2d70 .functor OR 1, L_0x12e7d31b0, L_0x12e7d3250, C4<0>, C4<0>;
L_0x12e7d3600 .functor AND 1, L_0x12e7d2d70, L_0x12e7d2e60, C4<1>, C4<1>;
L_0x12e7d3670 .functor OR 1, L_0x12e7ccf10, L_0x12e7d3600, C4<0>, C4<0>;
L_0x12e7d4030 .functor BUFZ 1, v0x12e7c9600_0, C4<0>, C4<0>, C4<0>;
L_0x12e7d4160 .functor BUFZ 32, v0x12e7c9690_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12e7c48d0_0 .net *"_ivl_100", 31 0, L_0x12e7ce460;  1 drivers
L_0x1200784d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e7c4960_0 .net *"_ivl_103", 25 0, L_0x1200784d8;  1 drivers
L_0x120078520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e7c49f0_0 .net/2u *"_ivl_104", 31 0, L_0x120078520;  1 drivers
v0x12e7c4a80_0 .net *"_ivl_106", 0 0, L_0x12e7cdfd0;  1 drivers
v0x12e7c4b10_0 .net *"_ivl_109", 5 0, L_0x12e7ce650;  1 drivers
L_0x120078568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x12e7c4bb0_0 .net/2u *"_ivl_110", 5 0, L_0x120078568;  1 drivers
v0x12e7c4c60_0 .net *"_ivl_112", 0 0, L_0x12e7ce500;  1 drivers
v0x12e7c4d00_0 .net *"_ivl_116", 31 0, L_0x12e7ce980;  1 drivers
L_0x1200785b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e7c4db0_0 .net *"_ivl_119", 25 0, L_0x1200785b0;  1 drivers
L_0x1200780a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x12e7c4ec0_0 .net/2u *"_ivl_12", 5 0, L_0x1200780a0;  1 drivers
L_0x1200785f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x12e7c4f70_0 .net/2u *"_ivl_120", 31 0, L_0x1200785f8;  1 drivers
v0x12e7c5020_0 .net *"_ivl_122", 0 0, L_0x12e7ce6f0;  1 drivers
v0x12e7c50c0_0 .net *"_ivl_124", 31 0, L_0x12e7ceb90;  1 drivers
L_0x120078640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e7c5170_0 .net *"_ivl_127", 25 0, L_0x120078640;  1 drivers
L_0x120078688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12e7c5220_0 .net/2u *"_ivl_128", 31 0, L_0x120078688;  1 drivers
v0x12e7c52d0_0 .net *"_ivl_130", 0 0, L_0x12e7cea20;  1 drivers
v0x12e7c5370_0 .net *"_ivl_134", 31 0, L_0x12e7cef00;  1 drivers
L_0x1200786d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e7c5500_0 .net *"_ivl_137", 25 0, L_0x1200786d0;  1 drivers
L_0x120078718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e7c5590_0 .net/2u *"_ivl_138", 31 0, L_0x120078718;  1 drivers
v0x12e7c5640_0 .net *"_ivl_140", 0 0, L_0x12e7cec70;  1 drivers
v0x12e7c56e0_0 .net *"_ivl_143", 5 0, L_0x12e7cf2b0;  1 drivers
L_0x120078760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x12e7c5790_0 .net/2u *"_ivl_144", 5 0, L_0x120078760;  1 drivers
v0x12e7c5840_0 .net *"_ivl_146", 0 0, L_0x12e7cf1a0;  1 drivers
v0x12e7c58e0_0 .net *"_ivl_149", 5 0, L_0x12e7cf570;  1 drivers
L_0x1200787a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x12e7c5990_0 .net/2u *"_ivl_150", 5 0, L_0x1200787a8;  1 drivers
v0x12e7c5a40_0 .net *"_ivl_152", 0 0, L_0x12e7cf450;  1 drivers
v0x12e7c5ae0_0 .net *"_ivl_155", 0 0, L_0x12e7cce30;  1 drivers
v0x12e7c5b80_0 .net *"_ivl_159", 1 0, L_0x12e7cf8e0;  1 drivers
L_0x1200780e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x12e7c5c30_0 .net/2u *"_ivl_16", 5 0, L_0x1200780e8;  1 drivers
L_0x1200787f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x12e7c5ce0_0 .net/2u *"_ivl_160", 1 0, L_0x1200787f0;  1 drivers
v0x12e7c5d90_0 .net *"_ivl_162", 0 0, L_0x12e7cf610;  1 drivers
L_0x120078838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x12e7c5e30_0 .net/2u *"_ivl_164", 5 0, L_0x120078838;  1 drivers
v0x12e7c5ee0_0 .net *"_ivl_166", 0 0, L_0x12e7cfac0;  1 drivers
v0x12e7c5410_0 .net *"_ivl_169", 0 0, L_0x12e7cf980;  1 drivers
L_0x120078880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x12e7c6170_0 .net/2u *"_ivl_170", 5 0, L_0x120078880;  1 drivers
v0x12e7c6200_0 .net *"_ivl_172", 0 0, L_0x12e7cfcf0;  1 drivers
v0x12e7c6290_0 .net *"_ivl_175", 0 0, L_0x12e7cfe10;  1 drivers
L_0x1200788c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x12e7c6320_0 .net/2u *"_ivl_178", 5 0, L_0x1200788c8;  1 drivers
v0x12e7c63c0_0 .net *"_ivl_180", 0 0, L_0x12e7d0000;  1 drivers
L_0x120078910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x12e7c6460_0 .net/2u *"_ivl_184", 5 0, L_0x120078910;  1 drivers
v0x12e7c6510_0 .net *"_ivl_186", 0 0, L_0x12e7ce0d0;  1 drivers
L_0x120078958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x12e7c65b0_0 .net/2u *"_ivl_194", 4 0, L_0x120078958;  1 drivers
v0x12e7c6660_0 .net *"_ivl_197", 4 0, L_0x12e7d06f0;  1 drivers
v0x12e7c6710_0 .net *"_ivl_199", 4 0, L_0x12e7d0580;  1 drivers
v0x12e7c67c0_0 .net *"_ivl_20", 31 0, L_0x12e7cc680;  1 drivers
v0x12e7c6870_0 .net *"_ivl_200", 4 0, L_0x12e7d0620;  1 drivers
v0x12e7c6920_0 .net *"_ivl_205", 0 0, L_0x12e7d0ac0;  1 drivers
v0x12e7c69c0_0 .net *"_ivl_209", 0 0, L_0x12e7d0c60;  1 drivers
L_0x1200789a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12e7c6a60_0 .net/2u *"_ivl_210", 31 0, L_0x1200789a0;  1 drivers
v0x12e7c6b10_0 .net *"_ivl_212", 31 0, L_0x12e7cfc50;  1 drivers
v0x12e7c6bc0_0 .net *"_ivl_214", 31 0, L_0x12e7d0790;  1 drivers
v0x12e7c6c70_0 .net *"_ivl_216", 31 0, L_0x12e7d1000;  1 drivers
v0x12e7c6d20_0 .net *"_ivl_218", 31 0, L_0x12e7d0ec0;  1 drivers
v0x12e7c6dd0_0 .net *"_ivl_227", 0 0, L_0x12e7d2a80;  1 drivers
v0x12e7c6e70_0 .net *"_ivl_229", 0 0, L_0x12e7d2af0;  1 drivers
L_0x120078130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e7c6f10_0 .net *"_ivl_23", 25 0, L_0x120078130;  1 drivers
v0x12e7c6fc0_0 .net *"_ivl_230", 31 0, L_0x12e7d2c30;  1 drivers
L_0x120078ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e7c7070_0 .net *"_ivl_233", 30 0, L_0x120078ac0;  1 drivers
L_0x120078b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12e7c7120_0 .net/2u *"_ivl_234", 31 0, L_0x120078b08;  1 drivers
v0x12e7c71d0_0 .net *"_ivl_236", 0 0, L_0x12e7d2cd0;  1 drivers
L_0x120078178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12e7c7270_0 .net/2u *"_ivl_24", 31 0, L_0x120078178;  1 drivers
v0x12e7c7320_0 .net *"_ivl_241", 0 0, L_0x12e7d2fb0;  1 drivers
L_0x120078b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x12e7c73c0_0 .net/2u *"_ivl_244", 5 0, L_0x120078b50;  1 drivers
L_0x120078b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x12e7c7470_0 .net/2u *"_ivl_248", 5 0, L_0x120078b98;  1 drivers
v0x12e7c7520_0 .net *"_ivl_255", 0 0, L_0x12e7d2e60;  1 drivers
v0x12e7c5f80_0 .net *"_ivl_257", 0 0, L_0x12e7d3600;  1 drivers
v0x12e7c6020_0 .net *"_ivl_26", 0 0, L_0x12e7cc820;  1 drivers
v0x12e7c60c0_0 .net *"_ivl_261", 15 0, L_0x12e7d3aa0;  1 drivers
v0x12e7c75b0_0 .net *"_ivl_262", 17 0, L_0x12e7d3330;  1 drivers
L_0x120078c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12e7c7660_0 .net *"_ivl_265", 1 0, L_0x120078c28;  1 drivers
v0x12e7c7710_0 .net *"_ivl_268", 15 0, L_0x12e7d3d50;  1 drivers
L_0x120078c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12e7c77c0_0 .net *"_ivl_270", 1 0, L_0x120078c70;  1 drivers
v0x12e7c7870_0 .net *"_ivl_273", 0 0, L_0x12e7d3c80;  1 drivers
L_0x120078cb8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x12e7c7920_0 .net/2u *"_ivl_274", 13 0, L_0x120078cb8;  1 drivers
L_0x120078d00 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e7c79d0_0 .net/2u *"_ivl_276", 13 0, L_0x120078d00;  1 drivers
v0x12e7c7a80_0 .net *"_ivl_278", 13 0, L_0x12e7d3df0;  1 drivers
v0x12e7c7b30_0 .net *"_ivl_28", 31 0, L_0x12e7cc940;  1 drivers
L_0x1200781c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e7c7be0_0 .net *"_ivl_31", 25 0, L_0x1200781c0;  1 drivers
L_0x120078208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12e7c7c90_0 .net/2u *"_ivl_32", 31 0, L_0x120078208;  1 drivers
v0x12e7c7d40_0 .net *"_ivl_34", 0 0, L_0x12e7cca30;  1 drivers
v0x12e7c7de0_0 .net *"_ivl_4", 31 0, L_0x12e7cc1e0;  1 drivers
v0x12e7c7e90_0 .net *"_ivl_41", 2 0, L_0x12e7ccd10;  1 drivers
L_0x120078250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x12e7c7f40_0 .net/2u *"_ivl_42", 2 0, L_0x120078250;  1 drivers
v0x12e7c7ff0_0 .net *"_ivl_47", 2 0, L_0x12e7ccff0;  1 drivers
L_0x120078298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x12e7c80a0_0 .net/2u *"_ivl_48", 2 0, L_0x120078298;  1 drivers
v0x12e7c8150_0 .net *"_ivl_53", 0 0, L_0x12e7cd1e0;  1 drivers
v0x12e7c81f0_0 .net *"_ivl_55", 0 0, L_0x12e7cd090;  1 drivers
v0x12e7c8290_0 .net *"_ivl_57", 0 0, L_0x12e7cd360;  1 drivers
v0x12e7c8330_0 .net *"_ivl_59", 0 0, L_0x12e7cd490;  1 drivers
v0x12e7c83d0_0 .net *"_ivl_61", 0 0, L_0x12e7cd5b0;  1 drivers
v0x12e7c8470_0 .net *"_ivl_65", 2 0, L_0x12e7cd770;  1 drivers
L_0x1200782e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x12e7c8520_0 .net/2u *"_ivl_66", 2 0, L_0x1200782e0;  1 drivers
L_0x120078010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e7c85d0_0 .net *"_ivl_7", 25 0, L_0x120078010;  1 drivers
v0x12e7c8680_0 .net *"_ivl_70", 31 0, L_0x12e7cda00;  1 drivers
L_0x120078328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e7c8730_0 .net *"_ivl_73", 25 0, L_0x120078328;  1 drivers
L_0x120078370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12e7c87e0_0 .net/2u *"_ivl_74", 31 0, L_0x120078370;  1 drivers
v0x12e7c8890_0 .net *"_ivl_76", 0 0, L_0x12e7cdaa0;  1 drivers
v0x12e7c8930_0 .net *"_ivl_78", 31 0, L_0x12e7cdc60;  1 drivers
L_0x120078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e7c89e0_0 .net/2u *"_ivl_8", 31 0, L_0x120078058;  1 drivers
L_0x1200783b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e7c8a90_0 .net *"_ivl_81", 25 0, L_0x1200783b8;  1 drivers
L_0x120078400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12e7c8b40_0 .net/2u *"_ivl_82", 31 0, L_0x120078400;  1 drivers
v0x12e7c8bf0_0 .net *"_ivl_84", 0 0, L_0x12e7cdd00;  1 drivers
v0x12e7c8c90_0 .net *"_ivl_87", 0 0, L_0x12e7cdbc0;  1 drivers
v0x12e7c8d40_0 .net *"_ivl_88", 31 0, L_0x12e7cded0;  1 drivers
L_0x120078448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e7c8df0_0 .net *"_ivl_91", 30 0, L_0x120078448;  1 drivers
L_0x120078490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12e7c8ea0_0 .net/2u *"_ivl_92", 31 0, L_0x120078490;  1 drivers
v0x12e7c8f50_0 .net *"_ivl_94", 0 0, L_0x12e7cde20;  1 drivers
v0x12e7c8ff0_0 .net *"_ivl_97", 0 0, L_0x12e7ce1f0;  1 drivers
v0x12e7c9090_0 .net "active", 0 0, L_0x12e7d4030;  alias, 1 drivers
v0x12e7c9130_0 .net "alu_op1", 31 0, L_0x12e7d1a20;  1 drivers
v0x12e7c91d0_0 .net "alu_op2", 31 0, L_0x12e7d1b10;  1 drivers
v0x12e7c9270_0 .net "alui_instr", 0 0, L_0x12e7cd100;  1 drivers
v0x12e7c9310_0 .net "b_flag", 0 0, v0x12e7c03f0_0;  1 drivers
v0x12e7c93c0_0 .net "b_imm", 17 0, L_0x12e7d3b60;  1 drivers
v0x12e7c9450_0 .net "b_offset", 31 0, L_0x12e7d3f50;  1 drivers
v0x12e7c94e0_0 .net "clk", 0 0, v0x12e7cb7f0_0;  1 drivers
v0x12e7c9570_0 .net "clk_enable", 0 0, v0x12e7cb900_0;  1 drivers
v0x12e7c9600_0 .var "cpu_active", 0 0;
v0x12e7c9690_0 .var "curr_addr", 31 0;
v0x12e7c9720_0 .var "data_address", 31 0;
v0x12e7c97c0_0 .net "data_read", 0 0, L_0x12e7d3670;  alias, 1 drivers
v0x12e7c9860_0 .net "data_readdata", 31 0, v0x12e7cbab0_0;  1 drivers
v0x12e7c9940_0 .net "data_write", 0 0, L_0x12e7d3100;  alias, 1 drivers
v0x12e7c99e0_0 .net "data_writedata", 31 0, v0x12e7c2530_0;  alias, 1 drivers
v0x12e7c9a80_0 .var "delay_slot", 31 0;
v0x12e7c9b20_0 .net "effective_addr", 31 0, v0x12e7c07b0_0;  1 drivers
v0x12e7c9bc0_0 .net "funct_code", 5 0, L_0x12e7cc140;  1 drivers
v0x12e7c9c70_0 .net "hi_out", 31 0, v0x12e7c28f0_0;  1 drivers
v0x12e7c9d30_0 .net "hl_reg_enable", 0 0, L_0x12e7d1330;  1 drivers
v0x12e7c9e00_0 .net "instr_address", 31 0, L_0x12e7d4160;  alias, 1 drivers
v0x12e7c9ea0_0 .net "instr_opcode", 5 0, L_0x12e7cc020;  1 drivers
v0x12e7c9f40_0 .net "instr_readdata", 31 0, v0x12e7cbdb0_0;  1 drivers
v0x12e7ca010_0 .net "j_imm", 0 0, L_0x12e7cedb0;  1 drivers
v0x12e7ca0b0_0 .net "j_reg", 0 0, L_0x12e7cf780;  1 drivers
v0x12e7ca150_0 .net "link_const", 0 0, L_0x12e7ce2e0;  1 drivers
v0x12e7ca1f0_0 .net "link_reg", 0 0, L_0x12e7ce850;  1 drivers
v0x12e7ca290_0 .net "lo_out", 31 0, v0x12e7c3020_0;  1 drivers
v0x12e7ca330_0 .net "load_data", 31 0, v0x12e7c18a0_0;  1 drivers
v0x12e7ca3e0_0 .net "load_instr", 0 0, L_0x12e7ccf10;  1 drivers
v0x12e7ca470_0 .net "lw", 0 0, L_0x12e7cc430;  1 drivers
v0x12e7ca510_0 .net "mfhi", 0 0, L_0x12e7cfba0;  1 drivers
v0x12e7ca5b0_0 .net "mflo", 0 0, L_0x12e7cfec0;  1 drivers
v0x12e7ca650_0 .net "movefrom", 0 0, L_0x12e7ccb70;  1 drivers
v0x12e7ca6f0_0 .net "muldiv", 0 0, L_0x12e7cf870;  1 drivers
v0x12e7ca790_0 .var "next_delay_slot", 31 0;
v0x12e7ca840_0 .net "partial_store", 0 0, L_0x12e7d2d70;  1 drivers
v0x12e7ca8e0_0 .net "r_format", 0 0, L_0x12e7cc310;  1 drivers
v0x12e7ca980_0 .net "reg_a_read_data", 31 0, L_0x12e7d1610;  1 drivers
v0x12e7caa40_0 .net "reg_a_read_index", 4 0, L_0x12e7d04a0;  1 drivers
v0x12e7caaf0_0 .net "reg_b_read_data", 31 0, L_0x12e7d18c0;  1 drivers
v0x12e7cab80_0 .net "reg_b_read_index", 4 0, L_0x12e7d00e0;  1 drivers
v0x12e7cac40_0 .net "reg_dst", 0 0, L_0x12e7ccc60;  1 drivers
v0x12e7cacd0_0 .net "reg_write", 0 0, L_0x12e7cd660;  1 drivers
v0x12e7cad70_0 .net "reg_write_data", 31 0, L_0x12e7d1290;  1 drivers
v0x12e7cae30_0 .net "reg_write_enable", 0 0, L_0x12e7d0b30;  1 drivers
v0x12e7caee0_0 .net "reg_write_index", 4 0, L_0x12e7d0960;  1 drivers
v0x12e7caf90_0 .net "register_v0", 31 0, L_0x12e7d19b0;  alias, 1 drivers
v0x12e7cb040_0 .net "reset", 0 0, v0x12e7cbf10_0;  1 drivers
v0x12e7cb0d0_0 .net "result", 31 0, v0x12e7c0c00_0;  1 drivers
v0x12e7cb180_0 .net "result_hi", 31 0, v0x12e7c05a0_0;  1 drivers
v0x12e7cb250_0 .net "result_lo", 31 0, v0x12e7c0700_0;  1 drivers
v0x12e7cb320_0 .net "sb", 0 0, L_0x12e7d31b0;  1 drivers
v0x12e7cb3b0_0 .net "sh", 0 0, L_0x12e7d3250;  1 drivers
v0x12e7cb440_0 .var "state", 0 0;
v0x12e7cb4e0_0 .net "store_instr", 0 0, L_0x12e7cd830;  1 drivers
v0x12e7cb580_0 .net "sw", 0 0, L_0x12e7cc5a0;  1 drivers
E_0x12e7bf210/0 .event edge, v0x12e7c03f0_0, v0x12e7c9a80_0, v0x12e7c9450_0, v0x12e7ca010_0;
E_0x12e7bf210/1 .event edge, v0x12e7c0650_0, v0x12e7ca0b0_0, v0x12e7c3ce0_0;
E_0x12e7bf210 .event/or E_0x12e7bf210/0, E_0x12e7bf210/1;
E_0x12e7bfb30 .event edge, v0x12e7c2210_0, v0x12e7c07b0_0;
L_0x12e7cc020 .part v0x12e7cbdb0_0, 26, 6;
L_0x12e7cc140 .part v0x12e7cbdb0_0, 0, 6;
L_0x12e7cc1e0 .concat [ 6 26 0 0], L_0x12e7cc020, L_0x120078010;
L_0x12e7cc310 .cmp/eq 32, L_0x12e7cc1e0, L_0x120078058;
L_0x12e7cc430 .cmp/eq 6, L_0x12e7cc020, L_0x1200780a0;
L_0x12e7cc5a0 .cmp/eq 6, L_0x12e7cc020, L_0x1200780e8;
L_0x12e7cc680 .concat [ 6 26 0 0], L_0x12e7cc020, L_0x120078130;
L_0x12e7cc820 .cmp/eq 32, L_0x12e7cc680, L_0x120078178;
L_0x12e7cc940 .concat [ 6 26 0 0], L_0x12e7cc020, L_0x1200781c0;
L_0x12e7cca30 .cmp/eq 32, L_0x12e7cc940, L_0x120078208;
L_0x12e7ccd10 .part L_0x12e7cc020, 3, 3;
L_0x12e7ccf10 .cmp/eq 3, L_0x12e7ccd10, L_0x120078250;
L_0x12e7ccff0 .part L_0x12e7cc020, 3, 3;
L_0x12e7cd100 .cmp/eq 3, L_0x12e7ccff0, L_0x120078298;
L_0x12e7cd1e0 .reduce/nor L_0x12e7cf870;
L_0x12e7cd770 .part L_0x12e7cc020, 3, 3;
L_0x12e7cd830 .cmp/eq 3, L_0x12e7cd770, L_0x1200782e0;
L_0x12e7cda00 .concat [ 6 26 0 0], L_0x12e7cc020, L_0x120078328;
L_0x12e7cdaa0 .cmp/eq 32, L_0x12e7cda00, L_0x120078370;
L_0x12e7cdc60 .concat [ 6 26 0 0], L_0x12e7cc020, L_0x1200783b8;
L_0x12e7cdd00 .cmp/eq 32, L_0x12e7cdc60, L_0x120078400;
L_0x12e7cdbc0 .part v0x12e7cbdb0_0, 20, 1;
L_0x12e7cded0 .concat [ 1 31 0 0], L_0x12e7cdbc0, L_0x120078448;
L_0x12e7cde20 .cmp/eq 32, L_0x12e7cded0, L_0x120078490;
L_0x12e7ce460 .concat [ 6 26 0 0], L_0x12e7cc020, L_0x1200784d8;
L_0x12e7cdfd0 .cmp/eq 32, L_0x12e7ce460, L_0x120078520;
L_0x12e7ce650 .part v0x12e7cbdb0_0, 0, 6;
L_0x12e7ce500 .cmp/eq 6, L_0x12e7ce650, L_0x120078568;
L_0x12e7ce980 .concat [ 6 26 0 0], L_0x12e7cc020, L_0x1200785b0;
L_0x12e7ce6f0 .cmp/eq 32, L_0x12e7ce980, L_0x1200785f8;
L_0x12e7ceb90 .concat [ 6 26 0 0], L_0x12e7cc020, L_0x120078640;
L_0x12e7cea20 .cmp/eq 32, L_0x12e7ceb90, L_0x120078688;
L_0x12e7cef00 .concat [ 6 26 0 0], L_0x12e7cc020, L_0x1200786d0;
L_0x12e7cec70 .cmp/eq 32, L_0x12e7cef00, L_0x120078718;
L_0x12e7cf2b0 .part v0x12e7cbdb0_0, 0, 6;
L_0x12e7cf1a0 .cmp/eq 6, L_0x12e7cf2b0, L_0x120078760;
L_0x12e7cf570 .part v0x12e7cbdb0_0, 0, 6;
L_0x12e7cf450 .cmp/eq 6, L_0x12e7cf570, L_0x1200787a8;
L_0x12e7cf8e0 .part L_0x12e7cc140, 3, 2;
L_0x12e7cf610 .cmp/eq 2, L_0x12e7cf8e0, L_0x1200787f0;
L_0x12e7cfac0 .cmp/eq 6, L_0x12e7cc140, L_0x120078838;
L_0x12e7cfcf0 .cmp/eq 6, L_0x12e7cc140, L_0x120078880;
L_0x12e7d0000 .cmp/eq 6, L_0x12e7cc140, L_0x1200788c8;
L_0x12e7ce0d0 .cmp/eq 6, L_0x12e7cc140, L_0x120078910;
L_0x12e7d04a0 .part v0x12e7cbdb0_0, 21, 5;
L_0x12e7d00e0 .part v0x12e7cbdb0_0, 16, 5;
L_0x12e7d06f0 .part v0x12e7cbdb0_0, 11, 5;
L_0x12e7d0580 .part v0x12e7cbdb0_0, 16, 5;
L_0x12e7d0620 .functor MUXZ 5, L_0x12e7d0580, L_0x12e7d06f0, L_0x12e7ccc60, C4<>;
L_0x12e7d0960 .functor MUXZ 5, L_0x12e7d0620, L_0x120078958, L_0x12e7ce2e0, C4<>;
L_0x12e7cfc50 .arith/sum 32, v0x12e7c9a80_0, L_0x1200789a0;
L_0x12e7d0790 .functor MUXZ 32, v0x12e7c0c00_0, v0x12e7c18a0_0, L_0x12e7ccf10, C4<>;
L_0x12e7d1000 .functor MUXZ 32, L_0x12e7d0790, v0x12e7c3020_0, L_0x12e7cfec0, C4<>;
L_0x12e7d0ec0 .functor MUXZ 32, L_0x12e7d1000, v0x12e7c28f0_0, L_0x12e7cfba0, C4<>;
L_0x12e7d1290 .functor MUXZ 32, L_0x12e7d0ec0, L_0x12e7cfc50, L_0x12e7d0c60, C4<>;
L_0x12e7d2c30 .concat [ 1 31 0 0], v0x12e7cb440_0, L_0x120078ac0;
L_0x12e7d2cd0 .cmp/eq 32, L_0x12e7d2c30, L_0x120078b08;
L_0x12e7d31b0 .cmp/eq 6, L_0x12e7cc020, L_0x120078b50;
L_0x12e7d3250 .cmp/eq 6, L_0x12e7cc020, L_0x120078b98;
L_0x12e7d2e60 .reduce/nor v0x12e7cb440_0;
L_0x12e7d3aa0 .part v0x12e7cbdb0_0, 0, 16;
L_0x12e7d3330 .concat [ 16 2 0 0], L_0x12e7d3aa0, L_0x120078c28;
L_0x12e7d3d50 .part L_0x12e7d3330, 0, 16;
L_0x12e7d3b60 .concat [ 2 16 0 0], L_0x120078c70, L_0x12e7d3d50;
L_0x12e7d3c80 .part L_0x12e7d3b60, 17, 1;
L_0x12e7d3df0 .functor MUXZ 14, L_0x120078d00, L_0x120078cb8, L_0x12e7d3c80, C4<>;
L_0x12e7d3f50 .concat [ 18 14 0 0], L_0x12e7d3b60, L_0x12e7d3df0;
S_0x12e7bfb60 .scope module, "cpu_alu" "alu" 8 134, 9 1 0, S_0x12e7bf7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x12e7bfec0_0 .net *"_ivl_10", 15 0, L_0x12e7d2410;  1 drivers
L_0x120078a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e7bff80_0 .net/2u *"_ivl_14", 15 0, L_0x120078a78;  1 drivers
v0x12e7c0030_0 .net *"_ivl_17", 15 0, L_0x12e7d2550;  1 drivers
v0x12e7c00f0_0 .net *"_ivl_5", 0 0, L_0x12e7d1d60;  1 drivers
v0x12e7c01a0_0 .net *"_ivl_6", 15 0, L_0x12e7cf350;  1 drivers
v0x12e7c0290_0 .net *"_ivl_9", 15 0, L_0x12e7d2110;  1 drivers
v0x12e7c0340_0 .net "addr_rt", 4 0, L_0x12e7d27c0;  1 drivers
v0x12e7c03f0_0 .var "b_flag", 0 0;
v0x12e7c0490_0 .net "funct", 5 0, L_0x12e7d0d50;  1 drivers
v0x12e7c05a0_0 .var "hi", 31 0;
v0x12e7c0650_0 .net "instructionword", 31 0, v0x12e7cbdb0_0;  alias, 1 drivers
v0x12e7c0700_0 .var "lo", 31 0;
v0x12e7c07b0_0 .var "memaddroffset", 31 0;
v0x12e7c0860_0 .var "multresult", 63 0;
v0x12e7c0910_0 .net "op1", 31 0, L_0x12e7d1a20;  alias, 1 drivers
v0x12e7c09c0_0 .net "op2", 31 0, L_0x12e7d1b10;  alias, 1 drivers
v0x12e7c0a70_0 .net "opcode", 5 0, L_0x12e7d1cc0;  1 drivers
v0x12e7c0c00_0 .var "result", 31 0;
v0x12e7c0c90_0 .net "shamt", 4 0, L_0x12e7d2720;  1 drivers
v0x12e7c0d40_0 .net/s "sign_op1", 31 0, L_0x12e7d1a20;  alias, 1 drivers
v0x12e7c0e00_0 .net/s "sign_op2", 31 0, L_0x12e7d1b10;  alias, 1 drivers
v0x12e7c0e90_0 .net "simmediatedata", 31 0, L_0x12e7d24b0;  1 drivers
v0x12e7c0f20_0 .net "simmediatedatas", 31 0, L_0x12e7d24b0;  alias, 1 drivers
v0x12e7c0fb0_0 .net "uimmediatedata", 31 0, L_0x12e7d25f0;  1 drivers
v0x12e7c1040_0 .net "unsign_op1", 31 0, L_0x12e7d1a20;  alias, 1 drivers
v0x12e7c1110_0 .net "unsign_op2", 31 0, L_0x12e7d1b10;  alias, 1 drivers
v0x12e7c11f0_0 .var "unsigned_result", 31 0;
E_0x12e7bfe30/0 .event edge, v0x12e7c0a70_0, v0x12e7c0490_0, v0x12e7c09c0_0, v0x12e7c0c90_0;
E_0x12e7bfe30/1 .event edge, v0x12e7c0910_0, v0x12e7c0860_0, v0x12e7c0340_0, v0x12e7c0e90_0;
E_0x12e7bfe30/2 .event edge, v0x12e7c0fb0_0, v0x12e7c11f0_0;
E_0x12e7bfe30 .event/or E_0x12e7bfe30/0, E_0x12e7bfe30/1, E_0x12e7bfe30/2;
L_0x12e7d1cc0 .part v0x12e7cbdb0_0, 26, 6;
L_0x12e7d0d50 .part v0x12e7cbdb0_0, 0, 6;
L_0x12e7d1d60 .part v0x12e7cbdb0_0, 15, 1;
LS_0x12e7cf350_0_0 .concat [ 1 1 1 1], L_0x12e7d1d60, L_0x12e7d1d60, L_0x12e7d1d60, L_0x12e7d1d60;
LS_0x12e7cf350_0_4 .concat [ 1 1 1 1], L_0x12e7d1d60, L_0x12e7d1d60, L_0x12e7d1d60, L_0x12e7d1d60;
LS_0x12e7cf350_0_8 .concat [ 1 1 1 1], L_0x12e7d1d60, L_0x12e7d1d60, L_0x12e7d1d60, L_0x12e7d1d60;
LS_0x12e7cf350_0_12 .concat [ 1 1 1 1], L_0x12e7d1d60, L_0x12e7d1d60, L_0x12e7d1d60, L_0x12e7d1d60;
L_0x12e7cf350 .concat [ 4 4 4 4], LS_0x12e7cf350_0_0, LS_0x12e7cf350_0_4, LS_0x12e7cf350_0_8, LS_0x12e7cf350_0_12;
L_0x12e7d2110 .part v0x12e7cbdb0_0, 0, 16;
L_0x12e7d2410 .concat [ 16 0 0 0], L_0x12e7d2110;
L_0x12e7d24b0 .concat [ 16 16 0 0], L_0x12e7d2410, L_0x12e7cf350;
L_0x12e7d2550 .part v0x12e7cbdb0_0, 0, 16;
L_0x12e7d25f0 .concat [ 16 16 0 0], L_0x12e7d2550, L_0x120078a78;
L_0x12e7d2720 .part v0x12e7cbdb0_0, 6, 5;
L_0x12e7d27c0 .part v0x12e7cbdb0_0, 16, 5;
S_0x12e7c1340 .scope module, "cpu_load_block" "load_block" 8 147, 10 1 0, S_0x12e7bf7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /INPUT 32 "regword";
    .port_info 4 /OUTPUT 32 "out_transformed";
v0x12e7c15e0_0 .net "address", 31 0, v0x12e7c07b0_0;  alias, 1 drivers
v0x12e7c1690_0 .net "datafromMem", 31 0, v0x12e7cbab0_0;  alias, 1 drivers
v0x12e7c1730_0 .net "instr_word", 31 0, v0x12e7cbdb0_0;  alias, 1 drivers
v0x12e7c1800_0 .net "opcode", 5 0, L_0x12e7d28c0;  1 drivers
v0x12e7c18a0_0 .var "out_transformed", 31 0;
v0x12e7c1990_0 .net "regword", 31 0, L_0x12e7d18c0;  alias, 1 drivers
v0x12e7c1a40_0 .net "whichbyte", 1 0, L_0x12e7d2960;  1 drivers
E_0x12e7c1580/0 .event edge, v0x12e7c1800_0, v0x12e7c1690_0, v0x12e7c1a40_0, v0x12e7c0650_0;
E_0x12e7c1580/1 .event edge, v0x12e7c1990_0;
E_0x12e7c1580 .event/or E_0x12e7c1580/0, E_0x12e7c1580/1;
L_0x12e7d28c0 .part v0x12e7cbdb0_0, 26, 6;
L_0x12e7d2960 .part v0x12e7c07b0_0, 0, 2;
S_0x12e7c1b70 .scope module, "dut" "store_block" 8 204, 11 1 0, S_0x12e7bf7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x12e7c1e10_0 .net *"_ivl_1", 1 0, L_0x12e7d3860;  1 drivers
L_0x120078be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12e7c1ed0_0 .net *"_ivl_5", 0 0, L_0x120078be0;  1 drivers
v0x12e7c1f80_0 .net "bytenum", 2 0, L_0x12e7d3510;  1 drivers
v0x12e7c2040_0 .net "dataword", 31 0, v0x12e7cbab0_0;  alias, 1 drivers
v0x12e7c2100_0 .net "eff_addr", 31 0, v0x12e7c07b0_0;  alias, 1 drivers
v0x12e7c2210_0 .net "opcode", 5 0, L_0x12e7cc020;  alias, 1 drivers
v0x12e7c22a0_0 .net "regbyte", 7 0, L_0x12e7d3940;  1 drivers
v0x12e7c2350_0 .net "reghalfword", 15 0, L_0x12e7d39e0;  1 drivers
v0x12e7c2400_0 .net "regword", 31 0, L_0x12e7d18c0;  alias, 1 drivers
v0x12e7c2530_0 .var "storedata", 31 0;
E_0x12e7c1db0/0 .event edge, v0x12e7c2210_0, v0x12e7c1990_0, v0x12e7c1f80_0, v0x12e7c22a0_0;
E_0x12e7c1db0/1 .event edge, v0x12e7c1690_0, v0x12e7c2350_0;
E_0x12e7c1db0 .event/or E_0x12e7c1db0/0, E_0x12e7c1db0/1;
L_0x12e7d3860 .part v0x12e7c07b0_0, 0, 2;
L_0x12e7d3510 .concat [ 2 1 0 0], L_0x12e7d3860, L_0x120078be0;
L_0x12e7d3940 .part L_0x12e7d18c0, 0, 8;
L_0x12e7d39e0 .part L_0x12e7d18c0, 0, 16;
S_0x12e7c2600 .scope module, "hi" "hl_reg" 8 171, 12 1 0, S_0x12e7bf7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x12e7c2840_0 .net "clk", 0 0, v0x12e7cb7f0_0;  alias, 1 drivers
v0x12e7c28f0_0 .var "data", 31 0;
v0x12e7c29a0_0 .net "data_in", 31 0, v0x12e7c05a0_0;  alias, 1 drivers
v0x12e7c2a70_0 .net "data_out", 31 0, v0x12e7c28f0_0;  alias, 1 drivers
v0x12e7c2b10_0 .net "enable", 0 0, L_0x12e7d1330;  alias, 1 drivers
v0x12e7c2bf0_0 .net "reset", 0 0, v0x12e7cbf10_0;  alias, 1 drivers
S_0x12e7c2d10 .scope module, "lo" "hl_reg" 8 163, 12 1 0, S_0x12e7bf7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x12e7c2f90_0 .net "clk", 0 0, v0x12e7cb7f0_0;  alias, 1 drivers
v0x12e7c3020_0 .var "data", 31 0;
v0x12e7c30b0_0 .net "data_in", 31 0, v0x12e7c0700_0;  alias, 1 drivers
v0x12e7c3180_0 .net "data_out", 31 0, v0x12e7c3020_0;  alias, 1 drivers
v0x12e7c3220_0 .net "enable", 0 0, L_0x12e7d1330;  alias, 1 drivers
v0x12e7c32f0_0 .net "reset", 0 0, v0x12e7cbf10_0;  alias, 1 drivers
S_0x12e7c3400 .scope module, "register" "regfile" 8 105, 13 1 0, S_0x12e7bf7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x12e7d1610 .functor BUFZ 32, L_0x12e7d11a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12e7d18c0 .functor BUFZ 32, L_0x12e7d1700, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12e7c4090_2 .array/port v0x12e7c4090, 2;
L_0x12e7d19b0 .functor BUFZ 32, v0x12e7c4090_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12e7c3730_0 .net *"_ivl_0", 31 0, L_0x12e7d11a0;  1 drivers
v0x12e7c37f0_0 .net *"_ivl_10", 6 0, L_0x12e7d17a0;  1 drivers
L_0x120078a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12e7c3890_0 .net *"_ivl_13", 1 0, L_0x120078a30;  1 drivers
v0x12e7c3930_0 .net *"_ivl_2", 6 0, L_0x12e7d14f0;  1 drivers
L_0x1200789e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12e7c39e0_0 .net *"_ivl_5", 1 0, L_0x1200789e8;  1 drivers
v0x12e7c3ad0_0 .net *"_ivl_8", 31 0, L_0x12e7d1700;  1 drivers
v0x12e7c3b80_0 .net "r_clk", 0 0, v0x12e7cb7f0_0;  alias, 1 drivers
v0x12e7c3c50_0 .net "r_clk_enable", 0 0, v0x12e7cb900_0;  alias, 1 drivers
v0x12e7c3ce0_0 .net "read_data1", 31 0, L_0x12e7d1610;  alias, 1 drivers
v0x12e7c3df0_0 .net "read_data2", 31 0, L_0x12e7d18c0;  alias, 1 drivers
v0x12e7c3e80_0 .net "read_reg1", 4 0, L_0x12e7d04a0;  alias, 1 drivers
v0x12e7c3f30_0 .net "read_reg2", 4 0, L_0x12e7d00e0;  alias, 1 drivers
v0x12e7c3fe0_0 .net "register_v0", 31 0, L_0x12e7d19b0;  alias, 1 drivers
v0x12e7c4090 .array "registers", 0 31, 31 0;
v0x12e7c4430_0 .net "reset", 0 0, v0x12e7cbf10_0;  alias, 1 drivers
v0x12e7c4500_0 .net "write_control", 0 0, L_0x12e7d0b30;  alias, 1 drivers
v0x12e7c4590_0 .net "write_data", 31 0, L_0x12e7d1290;  alias, 1 drivers
v0x12e7c4720_0 .net "write_reg", 4 0, L_0x12e7d0960;  alias, 1 drivers
L_0x12e7d11a0 .array/port v0x12e7c4090, L_0x12e7d14f0;
L_0x12e7d14f0 .concat [ 5 2 0 0], L_0x12e7d04a0, L_0x1200789e8;
L_0x12e7d1700 .array/port v0x12e7c4090, L_0x12e7d17a0;
L_0x12e7d17a0 .concat [ 5 2 0 0], L_0x12e7d00e0, L_0x120078a30;
    .scope S_0x12e7a8350;
T_0 ;
    %wait E_0x12e78f1e0;
    %load/vec4 v0x12e7beb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x12e7be960_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x12e7bea10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x12e7beac0_0;
    %assign/vec4 v0x12e7be960_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x12e7c3400;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e7c4090, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e7c4090, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e7c4090, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e7c4090, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e7c4090, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e7c4090, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e7c4090, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e7c4090, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e7c4090, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e7c4090, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e7c4090, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e7c4090, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e7c4090, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e7c4090, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e7c4090, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e7c4090, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e7c4090, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e7c4090, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e7c4090, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e7c4090, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e7c4090, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e7c4090, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e7c4090, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e7c4090, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e7c4090, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e7c4090, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e7c4090, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e7c4090, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e7c4090, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e7c4090, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e7c4090, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e7c4090, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x12e7c3400;
T_2 ;
    %wait E_0x12e7a8890;
    %load/vec4 v0x12e7c4430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e7c4090, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e7c4090, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e7c4090, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e7c4090, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e7c4090, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e7c4090, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e7c4090, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e7c4090, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e7c4090, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e7c4090, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e7c4090, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e7c4090, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e7c4090, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e7c4090, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e7c4090, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e7c4090, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e7c4090, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e7c4090, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e7c4090, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e7c4090, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e7c4090, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e7c4090, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e7c4090, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e7c4090, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e7c4090, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e7c4090, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e7c4090, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e7c4090, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e7c4090, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e7c4090, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e7c4090, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e7c4090, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x12e7c3c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x12e7c4500_0;
    %load/vec4 v0x12e7c4720_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x12e7c4590_0;
    %load/vec4 v0x12e7c4720_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e7c4090, 0, 4;
T_2.4 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12e7bfb60;
T_3 ;
    %wait E_0x12e7bfe30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e7c03f0_0, 0, 1;
    %load/vec4 v0x12e7c0a70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %jmp T_3.24;
T_3.0 ;
    %load/vec4 v0x12e7c0490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.42, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.44, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %jmp T_3.46;
T_3.25 ;
    %load/vec4 v0x12e7c0e00_0;
    %ix/getv 4, v0x12e7c0c90_0;
    %shiftl 4;
    %store/vec4 v0x12e7c11f0_0, 0, 32;
    %jmp T_3.46;
T_3.26 ;
    %load/vec4 v0x12e7c0e00_0;
    %ix/getv 4, v0x12e7c0c90_0;
    %shiftr 4;
    %store/vec4 v0x12e7c11f0_0, 0, 32;
    %jmp T_3.46;
T_3.27 ;
    %load/vec4 v0x12e7c0e00_0;
    %ix/getv 4, v0x12e7c0c90_0;
    %shiftr/s 4;
    %store/vec4 v0x12e7c11f0_0, 0, 32;
    %jmp T_3.46;
T_3.28 ;
    %load/vec4 v0x12e7c0e00_0;
    %load/vec4 v0x12e7c1040_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x12e7c11f0_0, 0, 32;
    %jmp T_3.46;
T_3.29 ;
    %load/vec4 v0x12e7c0e00_0;
    %load/vec4 v0x12e7c1040_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x12e7c11f0_0, 0, 32;
    %jmp T_3.46;
T_3.30 ;
    %load/vec4 v0x12e7c0e00_0;
    %load/vec4 v0x12e7c1040_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x12e7c11f0_0, 0, 32;
    %jmp T_3.46;
T_3.31 ;
    %load/vec4 v0x12e7c0d40_0;
    %pad/s 64;
    %load/vec4 v0x12e7c0e00_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x12e7c0860_0, 0, 64;
    %load/vec4 v0x12e7c0860_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x12e7c05a0_0, 0, 32;
    %load/vec4 v0x12e7c0860_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x12e7c0700_0, 0, 32;
    %jmp T_3.46;
T_3.32 ;
    %load/vec4 v0x12e7c1040_0;
    %pad/u 64;
    %load/vec4 v0x12e7c1110_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x12e7c0860_0, 0, 64;
    %load/vec4 v0x12e7c0860_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x12e7c05a0_0, 0, 32;
    %load/vec4 v0x12e7c0860_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x12e7c0700_0, 0, 32;
    %jmp T_3.46;
T_3.33 ;
    %load/vec4 v0x12e7c0d40_0;
    %load/vec4 v0x12e7c0e00_0;
    %mod/s;
    %store/vec4 v0x12e7c05a0_0, 0, 32;
    %load/vec4 v0x12e7c0d40_0;
    %load/vec4 v0x12e7c0e00_0;
    %div/s;
    %store/vec4 v0x12e7c0700_0, 0, 32;
    %jmp T_3.46;
T_3.34 ;
    %load/vec4 v0x12e7c1040_0;
    %load/vec4 v0x12e7c1110_0;
    %mod;
    %store/vec4 v0x12e7c05a0_0, 0, 32;
    %load/vec4 v0x12e7c1040_0;
    %load/vec4 v0x12e7c1110_0;
    %div;
    %store/vec4 v0x12e7c0700_0, 0, 32;
    %jmp T_3.46;
T_3.35 ;
    %load/vec4 v0x12e7c0910_0;
    %store/vec4 v0x12e7c05a0_0, 0, 32;
    %jmp T_3.46;
T_3.36 ;
    %load/vec4 v0x12e7c0910_0;
    %store/vec4 v0x12e7c0700_0, 0, 32;
    %jmp T_3.46;
T_3.37 ;
    %load/vec4 v0x12e7c0d40_0;
    %load/vec4 v0x12e7c0e00_0;
    %add;
    %store/vec4 v0x12e7c11f0_0, 0, 32;
    %jmp T_3.46;
T_3.38 ;
    %load/vec4 v0x12e7c1040_0;
    %load/vec4 v0x12e7c1110_0;
    %add;
    %store/vec4 v0x12e7c11f0_0, 0, 32;
    %jmp T_3.46;
T_3.39 ;
    %load/vec4 v0x12e7c1040_0;
    %load/vec4 v0x12e7c1110_0;
    %sub;
    %store/vec4 v0x12e7c11f0_0, 0, 32;
    %jmp T_3.46;
T_3.40 ;
    %load/vec4 v0x12e7c1040_0;
    %load/vec4 v0x12e7c1110_0;
    %and;
    %store/vec4 v0x12e7c11f0_0, 0, 32;
    %jmp T_3.46;
T_3.41 ;
    %load/vec4 v0x12e7c1040_0;
    %load/vec4 v0x12e7c1110_0;
    %or;
    %store/vec4 v0x12e7c11f0_0, 0, 32;
    %jmp T_3.46;
T_3.42 ;
    %load/vec4 v0x12e7c1040_0;
    %load/vec4 v0x12e7c1110_0;
    %xor;
    %store/vec4 v0x12e7c11f0_0, 0, 32;
    %jmp T_3.46;
T_3.43 ;
    %load/vec4 v0x12e7c1040_0;
    %load/vec4 v0x12e7c1110_0;
    %or;
    %inv;
    %store/vec4 v0x12e7c11f0_0, 0, 32;
    %jmp T_3.46;
T_3.44 ;
    %load/vec4 v0x12e7c0d40_0;
    %load/vec4 v0x12e7c0e00_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.48, 8;
T_3.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.48, 8;
 ; End of false expr.
    %blend;
T_3.48;
    %store/vec4 v0x12e7c11f0_0, 0, 32;
    %jmp T_3.46;
T_3.45 ;
    %load/vec4 v0x12e7c1040_0;
    %load/vec4 v0x12e7c1110_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.49, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.50, 8;
T_3.49 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.50, 8;
 ; End of false expr.
    %blend;
T_3.50;
    %store/vec4 v0x12e7c11f0_0, 0, 32;
    %jmp T_3.46;
T_3.46 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.1 ;
    %load/vec4 v0x12e7c0340_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.53, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.54, 6;
    %jmp T_3.55;
T_3.51 ;
    %load/vec4 v0x12e7c0d40_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e7c03f0_0, 0, 1;
    %jmp T_3.57;
T_3.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e7c03f0_0, 0, 1;
T_3.57 ;
    %jmp T_3.55;
T_3.52 ;
    %load/vec4 v0x12e7c0d40_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e7c03f0_0, 0, 1;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e7c03f0_0, 0, 1;
T_3.59 ;
    %jmp T_3.55;
T_3.53 ;
    %load/vec4 v0x12e7c0d40_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e7c03f0_0, 0, 1;
    %jmp T_3.61;
T_3.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e7c03f0_0, 0, 1;
T_3.61 ;
    %jmp T_3.55;
T_3.54 ;
    %load/vec4 v0x12e7c0d40_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.62, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e7c03f0_0, 0, 1;
    %jmp T_3.63;
T_3.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e7c03f0_0, 0, 1;
T_3.63 ;
    %jmp T_3.55;
T_3.55 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.2 ;
    %load/vec4 v0x12e7c0d40_0;
    %load/vec4 v0x12e7c0e00_0;
    %cmp/e;
    %jmp/0xz  T_3.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e7c03f0_0, 0, 1;
    %jmp T_3.65;
T_3.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e7c03f0_0, 0, 1;
T_3.65 ;
    %jmp T_3.24;
T_3.3 ;
    %load/vec4 v0x12e7c0d40_0;
    %load/vec4 v0x12e7c09c0_0;
    %cmp/ne;
    %jmp/0xz  T_3.66, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e7c03f0_0, 0, 1;
    %jmp T_3.67;
T_3.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e7c03f0_0, 0, 1;
T_3.67 ;
    %jmp T_3.24;
T_3.4 ;
    %load/vec4 v0x12e7c0d40_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e7c03f0_0, 0, 1;
    %jmp T_3.69;
T_3.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e7c03f0_0, 0, 1;
T_3.69 ;
    %jmp T_3.24;
T_3.5 ;
    %load/vec4 v0x12e7c0d40_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.70, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e7c03f0_0, 0, 1;
    %jmp T_3.71;
T_3.70 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e7c03f0_0, 0, 1;
T_3.71 ;
    %jmp T_3.24;
T_3.6 ;
    %load/vec4 v0x12e7c0d40_0;
    %load/vec4 v0x12e7c0e90_0;
    %add;
    %store/vec4 v0x12e7c11f0_0, 0, 32;
    %jmp T_3.24;
T_3.7 ;
    %load/vec4 v0x12e7c1040_0;
    %load/vec4 v0x12e7c0e90_0;
    %add;
    %store/vec4 v0x12e7c11f0_0, 0, 32;
    %jmp T_3.24;
T_3.8 ;
    %load/vec4 v0x12e7c0d40_0;
    %load/vec4 v0x12e7c0e90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.73, 8;
T_3.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.73, 8;
 ; End of false expr.
    %blend;
T_3.73;
    %store/vec4 v0x12e7c11f0_0, 0, 32;
    %jmp T_3.24;
T_3.9 ;
    %load/vec4 v0x12e7c1040_0;
    %load/vec4 v0x12e7c0f20_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.74, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.75, 8;
T_3.74 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.75, 8;
 ; End of false expr.
    %blend;
T_3.75;
    %store/vec4 v0x12e7c11f0_0, 0, 32;
    %jmp T_3.24;
T_3.10 ;
    %load/vec4 v0x12e7c1040_0;
    %load/vec4 v0x12e7c0fb0_0;
    %and;
    %store/vec4 v0x12e7c11f0_0, 0, 32;
    %jmp T_3.24;
T_3.11 ;
    %load/vec4 v0x12e7c1040_0;
    %load/vec4 v0x12e7c0fb0_0;
    %or;
    %store/vec4 v0x12e7c11f0_0, 0, 32;
    %jmp T_3.24;
T_3.12 ;
    %load/vec4 v0x12e7c1040_0;
    %load/vec4 v0x12e7c0fb0_0;
    %xor;
    %store/vec4 v0x12e7c11f0_0, 0, 32;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x12e7c0fb0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12e7c11f0_0, 0, 32;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x12e7c0d40_0;
    %load/vec4 v0x12e7c0e90_0;
    %add;
    %store/vec4 v0x12e7c07b0_0, 0, 32;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x12e7c0d40_0;
    %load/vec4 v0x12e7c0e90_0;
    %add;
    %store/vec4 v0x12e7c07b0_0, 0, 32;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x12e7c0d40_0;
    %load/vec4 v0x12e7c0e90_0;
    %add;
    %store/vec4 v0x12e7c07b0_0, 0, 32;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x12e7c0d40_0;
    %load/vec4 v0x12e7c0e90_0;
    %add;
    %store/vec4 v0x12e7c07b0_0, 0, 32;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x12e7c0d40_0;
    %load/vec4 v0x12e7c0e90_0;
    %add;
    %store/vec4 v0x12e7c07b0_0, 0, 32;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x12e7c0d40_0;
    %load/vec4 v0x12e7c0e90_0;
    %add;
    %store/vec4 v0x12e7c07b0_0, 0, 32;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x12e7c0d40_0;
    %load/vec4 v0x12e7c0e90_0;
    %add;
    %store/vec4 v0x12e7c07b0_0, 0, 32;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x12e7c0d40_0;
    %load/vec4 v0x12e7c0e90_0;
    %add;
    %store/vec4 v0x12e7c07b0_0, 0, 32;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x12e7c0d40_0;
    %load/vec4 v0x12e7c0e90_0;
    %add;
    %store/vec4 v0x12e7c07b0_0, 0, 32;
    %jmp T_3.24;
T_3.23 ;
    %load/vec4 v0x12e7c0d40_0;
    %load/vec4 v0x12e7c0e90_0;
    %add;
    %store/vec4 v0x12e7c07b0_0, 0, 32;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
    %load/vec4 v0x12e7c11f0_0;
    %store/vec4 v0x12e7c0c00_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x12e7c1340;
T_4 ;
    %wait E_0x12e7c1580;
    %load/vec4 v0x12e7c1800_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0x12e7c1690_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x12e7c1690_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e7c1690_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e7c1690_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e7c18a0_0, 0, 32;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0x12e7c1a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %jmp T_4.13;
T_4.9 ;
    %load/vec4 v0x12e7c1690_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x12e7c1690_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e7c18a0_0, 0, 32;
    %jmp T_4.13;
T_4.10 ;
    %load/vec4 v0x12e7c1690_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x12e7c1690_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e7c18a0_0, 0, 32;
    %jmp T_4.13;
T_4.11 ;
    %load/vec4 v0x12e7c1690_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x12e7c1690_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e7c18a0_0, 0, 32;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x12e7c1690_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x12e7c1690_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e7c18a0_0, 0, 32;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x12e7c1a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %jmp T_4.18;
T_4.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12e7c1690_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e7c18a0_0, 0, 32;
    %jmp T_4.18;
T_4.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12e7c1690_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e7c18a0_0, 0, 32;
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12e7c1690_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e7c18a0_0, 0, 32;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12e7c1690_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e7c18a0_0, 0, 32;
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x12e7c1a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %jmp T_4.21;
T_4.19 ;
    %load/vec4 v0x12e7c1690_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x12e7c1690_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e7c18a0_0, 0, 32;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v0x12e7c1690_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x12e7c1690_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e7c18a0_0, 0, 32;
    %jmp T_4.21;
T_4.21 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x12e7c1a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %jmp T_4.24;
T_4.22 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x12e7c1690_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e7c18a0_0, 0, 32;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x12e7c1690_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e7c18a0_0, 0, 32;
    %jmp T_4.24;
T_4.24 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x12e7c1730_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x12e7c18a0_0, 0, 32;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x12e7c1a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %jmp T_4.29;
T_4.25 ;
    %load/vec4 v0x12e7c1990_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x12e7c1690_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e7c18a0_0, 0, 32;
    %jmp T_4.29;
T_4.26 ;
    %load/vec4 v0x12e7c1990_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x12e7c1690_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e7c1690_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e7c18a0_0, 0, 32;
    %jmp T_4.29;
T_4.27 ;
    %load/vec4 v0x12e7c1990_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x12e7c1690_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e7c1690_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e7c1690_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e7c18a0_0, 0, 32;
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v0x12e7c1690_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x12e7c1690_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e7c1690_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e7c1690_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e7c18a0_0, 0, 32;
    %jmp T_4.29;
T_4.29 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x12e7c1a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %jmp T_4.34;
T_4.30 ;
    %load/vec4 v0x12e7c1690_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x12e7c1690_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e7c1690_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e7c1690_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e7c18a0_0, 0, 32;
    %jmp T_4.34;
T_4.31 ;
    %load/vec4 v0x12e7c1690_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x12e7c1690_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e7c1690_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e7c1990_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e7c18a0_0, 0, 32;
    %jmp T_4.34;
T_4.32 ;
    %load/vec4 v0x12e7c1690_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x12e7c1690_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e7c1990_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e7c18a0_0, 0, 32;
    %jmp T_4.34;
T_4.33 ;
    %load/vec4 v0x12e7c1690_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x12e7c1990_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e7c18a0_0, 0, 32;
    %jmp T_4.34;
T_4.34 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x12e7c2d10;
T_5 ;
    %wait E_0x12e7a8890;
    %load/vec4 v0x12e7c32f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e7c3020_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x12e7c3220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x12e7c30b0_0;
    %assign/vec4 v0x12e7c3020_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12e7c2600;
T_6 ;
    %wait E_0x12e7a8890;
    %load/vec4 v0x12e7c2bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e7c28f0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x12e7c2b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x12e7c29a0_0;
    %assign/vec4 v0x12e7c28f0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x12e7c1b70;
T_7 ;
    %wait E_0x12e7c1db0;
    %load/vec4 v0x12e7c2210_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x12e7c2400_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12e7c2530_0, 4, 8;
    %load/vec4 v0x12e7c2400_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12e7c2530_0, 4, 8;
    %load/vec4 v0x12e7c2400_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12e7c2530_0, 4, 8;
    %load/vec4 v0x12e7c2400_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12e7c2530_0, 4, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x12e7c2210_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x12e7c1f80_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x12e7c22a0_0;
    %load/vec4 v0x12e7c2040_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e7c2530_0, 0, 32;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0x12e7c2040_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x12e7c22a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e7c2040_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x12e7c2530_0, 0, 32;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x12e7c2040_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x12e7c22a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e7c2040_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e7c2530_0, 0, 32;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x12e7c2040_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x12e7c22a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e7c2530_0, 0, 32;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x12e7c2210_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x12e7c1f80_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v0x12e7c2350_0;
    %load/vec4 v0x12e7c2040_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e7c2530_0, 0, 32;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x12e7c2040_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x12e7c2350_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e7c2530_0, 0, 32;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
T_7.9 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x12e7bf7a0;
T_8 ;
    %wait E_0x12e7bfb30;
    %load/vec4 v0x12e7c9ea0_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x12e7c9b20_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x12e7c9720_0, 0, 32;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x12e7bf7a0;
T_9 ;
    %wait E_0x12e7bf210;
    %load/vec4 v0x12e7c9310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x12e7c9a80_0;
    %load/vec4 v0x12e7c9450_0;
    %add;
    %store/vec4 v0x12e7ca790_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x12e7ca010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x12e7c9a80_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x12e7c9f40_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x12e7ca790_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x12e7ca0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x12e7ca980_0;
    %store/vec4 v0x12e7ca790_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x12e7c9a80_0;
    %addi 4, 0, 32;
    %store/vec4 v0x12e7ca790_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x12e7bf7a0;
T_10 ;
    %wait E_0x12e7a8890;
    %load/vec4 v0x12e7c9570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x12e7cb040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x12e7c9690_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x12e7c9a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12e7c9600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e7cb440_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x12e7c9600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x12e7cb440_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12e7cb440_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x12e7cb440_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e7cb440_0, 0;
    %load/vec4 v0x12e7c9a80_0;
    %assign/vec4 v0x12e7c9690_0, 0;
    %load/vec4 v0x12e7ca790_0;
    %assign/vec4 v0x12e7c9a80_0, 0;
    %load/vec4 v0x12e7c9690_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e7c9600_0, 0;
T_10.10 ;
T_10.8 ;
T_10.7 ;
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x12e794d30;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e7cb7f0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12e7cb7f0_0;
    %inv;
    %store/vec4 v0x12e7cb7f0_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x12e794d30;
T_12 ;
    %fork t_1, S_0x12e7becd0;
    %jmp t_0;
    .scope S_0x12e7becd0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e7cbf10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e7cb900_0, 0, 1;
    %wait E_0x12e7a8890;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e7cbf10_0, 0, 1;
    %wait E_0x12e7a8890;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x12e7bf010_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x12e7cbab0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x12e7bf270_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x12e7bf480_0, 0, 5;
    %load/vec4 v0x12e7bf010_0;
    %store/vec4 v0x12e7bf590_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12e7bf0d0_0, 0, 16;
    %load/vec4 v0x12e7bf270_0;
    %load/vec4 v0x12e7bf480_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e7bf590_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e7bf0d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e7bf180_0, 0, 32;
    %load/vec4 v0x12e7bf180_0;
    %store/vec4 v0x12e7cbdb0_0, 0, 32;
    %load/vec4 v0x12e7cbab0_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x12e7cbab0_0, 0, 32;
    %vpi_call/w 7 76 "$display", "%h", v0x12e7cbab0_0 {0 0 0};
    %wait E_0x12e7a8890;
    %delay 2, 0;
    %load/vec4 v0x12e7cbb40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 7 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x12e7cba20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 7 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x12e7bf010_0;
    %addi 1, 0, 5;
    %store/vec4 v0x12e7bf010_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x12e7bf010_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x12e7bf270_0, 0, 6;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0x12e7bef60_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x12e7bf640_0, 0, 5;
    %load/vec4 v0x12e7bf010_0;
    %subi 1, 0, 5;
    %store/vec4 v0x12e7bf480_0, 0, 5;
    %load/vec4 v0x12e7bf010_0;
    %store/vec4 v0x12e7bf590_0, 0, 5;
    %load/vec4 v0x12e7bf010_0;
    %addi 15, 0, 5;
    %store/vec4 v0x12e7bf3d0_0, 0, 5;
    %load/vec4 v0x12e7bf270_0;
    %load/vec4 v0x12e7bf480_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e7bf590_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e7bf3d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e7bf640_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e7bef60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e7bf320_0, 0, 32;
    %load/vec4 v0x12e7bf320_0;
    %store/vec4 v0x12e7cbdb0_0, 0, 32;
    %wait E_0x12e7a8890;
    %delay 2, 0;
    %load/vec4 v0x12e7bf010_0;
    %addi 1, 0, 5;
    %store/vec4 v0x12e7bf010_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x12e7bf010_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x12e7bf6f0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x12e7bf270_0, 0, 6;
    %load/vec4 v0x12e7bf010_0;
    %addi 15, 0, 5;
    %store/vec4 v0x12e7bf480_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x12e7bf590_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12e7bf0d0_0, 0, 16;
    %load/vec4 v0x12e7bf270_0;
    %load/vec4 v0x12e7bf480_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e7bf590_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e7bf0d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e7bf180_0, 0, 32;
    %load/vec4 v0x12e7bf180_0;
    %store/vec4 v0x12e7cbdb0_0, 0, 32;
    %wait E_0x12e7a8890;
    %delay 2, 0;
    %load/vec4 v0x12e7bf6f0_0;
    %addi 3703181876, 0, 32;
    %load/vec4 v0x12e7bf010_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_12.11, 8;
T_12.10 ; End of true expr.
    %load/vec4 v0x12e7bf6f0_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %jmp/0 T_12.11, 8;
 ; End of false expr.
    %blend;
T_12.11;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x12e7beea0_0, 0, 32;
    %load/vec4 v0x12e7bf010_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.12, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_12.13, 8;
T_12.12 ; End of true expr.
    %load/vec4 v0x12e7bf6f0_0;
    %jmp/0 T_12.13, 8;
 ; End of false expr.
    %blend;
T_12.13;
    %load/vec4 v0x12e7bf6f0_0;
    %addi 3703181876, 0, 32;
    %vpi_call/w 7 118 "$display", "%h, %h", S<1,vec4,u32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v0x12e7cbe40_0;
    %load/vec4 v0x12e7beea0_0;
    %cmp/e;
    %jmp/0xz  T_12.14, 4;
    %jmp T_12.15;
T_12.14 ;
    %vpi_call/w 7 119 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x12e7beea0_0, v0x12e7cbe40_0 {0 0 0};
T_12.15 ;
    %load/vec4 v0x12e7bf010_0;
    %addi 1, 0, 5;
    %store/vec4 v0x12e7bf010_0, 0, 5;
    %load/vec4 v0x12e7bf6f0_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x12e7bf6f0_0, 0, 32;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12e794d30;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
    "test/tb/srlv_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
