Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jan 30 18:35:54 2026
| Host         : THINKBOOK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BufferLine_timing_summary_routed.rpt -pb BufferLine_timing_summary_routed.pb -rpx BufferLine_timing_summary_routed.rpx -warn_on_violation
| Design       : BufferLine
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  23          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (55)
5. checking no_input_delay (3)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: s_axis_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (55)
-------------------------------------------------
 There are 55 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   58          inf        0.000                      0                   58           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            58 Endpoints
Min Delay            58 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_latencyout_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_axis_tlast
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.998ns  (logic 3.518ns (50.275%)  route 3.480ns (49.725%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE                         0.000     0.000 r  count_latencyout_reg[2]/C
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  count_latencyout_reg[2]/Q
                         net (fo=8, routed)           0.858     1.277    count_latencyout_reg[2]
    SLICE_X0Y23          LUT6 (Prop_lut6_I5_O)        0.299     1.576 r  m_axis_tlast_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.810     2.386    m_axis_tlast_OBUF_inst_i_2_n_0
    SLICE_X0Y22          LUT2 (Prop_lut2_I0_O)        0.124     2.510 r  m_axis_tlast_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.812     4.322    m_axis_tlast_OBUF
    Y8                   OBUF (Prop_obuf_I_O)         2.676     6.998 r  m_axis_tlast_OBUF_inst/O
                         net (fo=0)                   0.000     6.998    m_axis_tlast
    Y8                                                                r  m_axis_tlast (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            s_axis_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.575ns  (logic 3.644ns (65.368%)  route 1.931ns (34.632%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready
    Y7                   IBUF (Prop_ibuf_I_O)         0.998     0.998 r  m_axis_tready_IBUF_inst/O
                         net (fo=1, routed)           1.931     2.929    s_axis_tready_OBUF
    Y6                   OBUF (Prop_obuf_I_O)         2.646     5.575 r  s_axis_tready_OBUF_inst/O
                         net (fo=0)                   0.000     5.575    s_axis_tready
    Y6                                                                r  s_axis_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_curr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_axis_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.104ns  (logic 3.211ns (62.915%)  route 1.893ns (37.085%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE                         0.000     0.000 r  FSM_sequential_state_curr_reg[1]/C
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FSM_sequential_state_curr_reg[1]/Q
                         net (fo=7, routed)           1.893     2.411    m_axis_tvalid_OBUF
    Y9                   OBUF (Prop_obuf_I_O)         2.693     5.104 r  m_axis_tvalid_OBUF_inst/O
                         net (fo=0)                   0.000     5.104    m_axis_tvalid
    Y9                                                                r  m_axis_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_latencyin_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_state_curr_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.798ns  (logic 1.021ns (26.885%)  route 2.777ns (73.115%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE                         0.000     0.000 r  count_latencyin_reg[2]/C
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  count_latencyin_reg[2]/Q
                         net (fo=7, routed)           1.118     1.596    count_latencyin_reg[2]
    SLICE_X0Y26          LUT2 (Prop_lut2_I1_O)        0.295     1.891 f  FSM_sequential_state_curr[1]_i_5/O
                         net (fo=1, routed)           0.670     2.561    FSM_sequential_state_curr[1]_i_5_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I1_O)        0.124     2.685 r  FSM_sequential_state_curr[1]_i_4/O
                         net (fo=1, routed)           0.988     3.674    FSM_sequential_state_curr[1]_i_4_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I4_O)        0.124     3.798 r  FSM_sequential_state_curr[1]_i_1/O
                         net (fo=1, routed)           0.000     3.798    FSM_sequential_state_curr[1]_i_1_n_0
    SLICE_X0Y24          FDRE                                         r  FSM_sequential_state_curr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axis_rstn
                            (input port)
  Destination:            en_countout_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 1.116ns (33.571%)  route 2.208ns (66.429%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 f  s_axis_rstn (IN)
                         net (fo=0)                   0.000     0.000    s_axis_rstn
    U10                  IBUF (Prop_ibuf_I_O)         0.992     0.992 f  s_axis_rstn_IBUF_inst/O
                         net (fo=5, routed)           1.431     2.423    s_axis_rstn_IBUF
    SLICE_X1Y24          LUT1 (Prop_lut1_I0_O)        0.124     2.547 r  en_countout_i_1/O
                         net (fo=1, routed)           0.778     3.324    en_countout_i_1_n_0
    SLICE_X1Y24          FDRE                                         r  en_countout_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_latencyin_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_state_curr_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.240ns  (logic 1.093ns (33.732%)  route 2.147ns (66.268%))
  Logic Levels:           3  (FDRE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE                         0.000     0.000 r  count_latencyin_reg[2]/C
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  count_latencyin_reg[2]/Q
                         net (fo=7, routed)           1.118     1.596    count_latencyin_reg[2]
    SLICE_X0Y26          LUT5 (Prop_lut5_I1_O)        0.287     1.883 r  FSM_sequential_state_curr[0]_i_3/O
                         net (fo=1, routed)           1.029     2.912    FSM_sequential_state_curr[0]_i_3_n_0
    SLICE_X0Y24          LUT5 (Prop_lut5_I3_O)        0.328     3.240 r  FSM_sequential_state_curr[0]_i_1/O
                         net (fo=1, routed)           0.000     3.240    FSM_sequential_state_curr[0]_i_1_n_0
    SLICE_X0Y24          FDRE                                         r  FSM_sequential_state_curr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axis_rstn
                            (input port)
  Destination:            count_latencyin_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.921ns  (logic 1.116ns (38.206%)  route 1.805ns (61.794%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 f  s_axis_rstn (IN)
                         net (fo=0)                   0.000     0.000    s_axis_rstn
    U10                  IBUF (Prop_ibuf_I_O)         0.992     0.992 f  s_axis_rstn_IBUF_inst/O
                         net (fo=5, routed)           0.929     1.921    s_axis_rstn_IBUF
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     2.045 r  count_latencyin[9]_i_1/O
                         net (fo=10, routed)          0.876     2.921    count_latencyin[9]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  count_latencyin_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axis_rstn
                            (input port)
  Destination:            count_latencyin_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.921ns  (logic 1.116ns (38.206%)  route 1.805ns (61.794%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 f  s_axis_rstn (IN)
                         net (fo=0)                   0.000     0.000    s_axis_rstn
    U10                  IBUF (Prop_ibuf_I_O)         0.992     0.992 f  s_axis_rstn_IBUF_inst/O
                         net (fo=5, routed)           0.929     1.921    s_axis_rstn_IBUF
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     2.045 r  count_latencyin[9]_i_1/O
                         net (fo=10, routed)          0.876     2.921    count_latencyin[9]_i_1_n_0
    SLICE_X0Y27          FDRE                                         r  count_latencyin_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axis_rstn
                            (input port)
  Destination:            count_latencyin_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.921ns  (logic 1.116ns (38.206%)  route 1.805ns (61.794%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 f  s_axis_rstn (IN)
                         net (fo=0)                   0.000     0.000    s_axis_rstn
    U10                  IBUF (Prop_ibuf_I_O)         0.992     0.992 f  s_axis_rstn_IBUF_inst/O
                         net (fo=5, routed)           0.929     1.921    s_axis_rstn_IBUF
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     2.045 r  count_latencyin[9]_i_1/O
                         net (fo=10, routed)          0.876     2.921    count_latencyin[9]_i_1_n_0
    SLICE_X0Y27          FDRE                                         r  count_latencyin_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axis_rstn
                            (input port)
  Destination:            count_latencyin_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.921ns  (logic 1.116ns (38.206%)  route 1.805ns (61.794%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 f  s_axis_rstn (IN)
                         net (fo=0)                   0.000     0.000    s_axis_rstn
    U10                  IBUF (Prop_ibuf_I_O)         0.992     0.992 f  s_axis_rstn_IBUF_inst/O
                         net (fo=5, routed)           0.929     1.921    s_axis_rstn_IBUF
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.124     2.045 r  count_latencyin[9]_i_1/O
                         net (fo=10, routed)          0.876     2.921    count_latencyin[9]_i_1_n_0
    SLICE_X0Y27          FDRE                                         r  count_latencyin_reg[3]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_latencyin_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_latencyin_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE                         0.000     0.000 r  count_latencyin_reg[0]/C
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_latencyin_reg[0]/Q
                         net (fo=7, routed)           0.121     0.262    count_latencyin_reg_n_0_[0]
    SLICE_X0Y27          LUT2 (Prop_lut2_I0_O)        0.045     0.307 r  count_latencyin[1]_i_1/O
                         net (fo=1, routed)           0.000     0.307    p_0_in__0[1]
    SLICE_X0Y27          FDRE                                         r  count_latencyin_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_latencyin_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_latencyin_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE                         0.000     0.000 r  count_latencyin_reg[0]/C
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_latencyin_reg[0]/Q
                         net (fo=7, routed)           0.121     0.262    count_latencyin_reg_n_0_[0]
    SLICE_X0Y27          LUT3 (Prop_lut3_I0_O)        0.048     0.310 r  count_latencyin[2]_i_1/O
                         net (fo=1, routed)           0.000     0.310    p_0_in__0[2]
    SLICE_X0Y27          FDRE                                         r  count_latencyin_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_latencyin_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_latencyin_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE                         0.000     0.000 r  count_latencyin_reg[0]/C
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_latencyin_reg[0]/Q
                         net (fo=7, routed)           0.125     0.266    count_latencyin_reg_n_0_[0]
    SLICE_X0Y27          LUT4 (Prop_lut4_I2_O)        0.045     0.311 r  count_latencyin[3]_i_1/O
                         net (fo=1, routed)           0.000     0.311    p_0_in__0[3]
    SLICE_X0Y27          FDRE                                         r  count_latencyin_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_latencyin_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_latencyin_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.189ns (60.106%)  route 0.125ns (39.894%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE                         0.000     0.000 r  count_latencyin_reg[0]/C
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_latencyin_reg[0]/Q
                         net (fo=7, routed)           0.125     0.266    count_latencyin_reg_n_0_[0]
    SLICE_X0Y27          LUT5 (Prop_lut5_I1_O)        0.048     0.314 r  count_latencyin[4]_i_1/O
                         net (fo=1, routed)           0.000     0.314    p_0_in__0[4]
    SLICE_X0Y27          FDRE                                         r  count_latencyin_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_latencyin_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_latencyin_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.655%)  route 0.154ns (45.345%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE                         0.000     0.000 r  count_latencyin_reg[6]/C
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_latencyin_reg[6]/Q
                         net (fo=5, routed)           0.154     0.295    count_latencyin_reg[6]
    SLICE_X0Y27          LUT4 (Prop_lut4_I1_O)        0.045     0.340 r  count_latencyin[8]_i_1/O
                         net (fo=1, routed)           0.000     0.340    p_0_in__0[8]
    SLICE_X0Y27          FDRE                                         r  count_latencyin_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_latencyout_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_latencyout_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.513%)  route 0.155ns (45.487%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE                         0.000     0.000 r  count_latencyout_reg[1]/C
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_latencyout_reg[1]/Q
                         net (fo=9, routed)           0.155     0.296    count_latencyout_reg[1]
    SLICE_X1Y22          LUT6 (Prop_lut6_I1_O)        0.045     0.341 r  count_latencyout[5]_i_1/O
                         net (fo=1, routed)           0.000     0.341    p_0_in[5]
    SLICE_X1Y22          FDRE                                         r  count_latencyout_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_latencyin_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_latencyin_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.190ns (55.182%)  route 0.154ns (44.818%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE                         0.000     0.000 r  count_latencyin_reg[6]/C
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_latencyin_reg[6]/Q
                         net (fo=5, routed)           0.154     0.295    count_latencyin_reg[6]
    SLICE_X0Y27          LUT5 (Prop_lut5_I3_O)        0.049     0.344 r  count_latencyin[9]_i_2/O
                         net (fo=1, routed)           0.000     0.344    p_0_in__0[9]
    SLICE_X0Y27          FDRE                                         r  count_latencyin_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_latencyout_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_latencyout_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.032%)  route 0.178ns (48.968%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE                         0.000     0.000 r  count_latencyout_reg[3]/C
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_latencyout_reg[3]/Q
                         net (fo=7, routed)           0.178     0.319    count_latencyout_reg[3]
    SLICE_X1Y22          LUT4 (Prop_lut4_I3_O)        0.045     0.364 r  count_latencyout[3]_i_1/O
                         net (fo=1, routed)           0.000     0.364    p_0_in[3]
    SLICE_X1Y22          FDRE                                         r  count_latencyout_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_latencyout_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_latencyout_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.190ns (51.564%)  route 0.178ns (48.436%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE                         0.000     0.000 r  count_latencyout_reg[3]/C
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_latencyout_reg[3]/Q
                         net (fo=7, routed)           0.178     0.319    count_latencyout_reg[3]
    SLICE_X1Y22          LUT5 (Prop_lut5_I0_O)        0.049     0.368 r  count_latencyout[4]_i_1/O
                         net (fo=1, routed)           0.000     0.368    p_0_in[4]
    SLICE_X1Y22          FDRE                                         r  count_latencyout_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_latencyout_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_latencyout_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.183ns (49.030%)  route 0.190ns (50.970%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE                         0.000     0.000 r  count_latencyout_reg[1]/C
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_latencyout_reg[1]/Q
                         net (fo=9, routed)           0.190     0.331    count_latencyout_reg[1]
    SLICE_X1Y22          LUT3 (Prop_lut3_I0_O)        0.042     0.373 r  count_latencyout[2]_i_1/O
                         net (fo=1, routed)           0.000     0.373    p_0_in[2]
    SLICE_X1Y22          FDRE                                         r  count_latencyout_reg[2]/D
  -------------------------------------------------------------------    -------------------





