Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc7k160t-2L-fbg676

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Xilinx\device\singlecpu\SSeg7_Dev_IO.v" into library work
Parsing module <SSeg7_Dev>.
Analyzing Verilog file "D:\Xilinx\device\singlecpu\SPIO_IO.v" into library work
Parsing module <SPIO>.
Analyzing Verilog file "D:\Xilinx\device\singlecpu\SEnter_2_32_IO.v" into library work
Parsing module <SEnter_2_32>.
Analyzing Verilog file "D:\Xilinx\device\singlecpu\SAnti_jitter_IO.v" into library work
Parsing module <SAnti_jitter>.
Analyzing Verilog file "D:\Xilinx\device\singlecpu\Multi_8CH32_IO.v" into library work
Parsing module <Multi_8CH32>.
Analyzing Verilog file "D:\Xilinx\device\singlecpu\MIO_BUS_IO.v" into library work
Parsing module <MIO_BUS>.
Analyzing Verilog file "D:\Xilinx\device\singlecpu\ipcore_dir\ROM_D.v" into library work
Parsing module <ROM_D>.
Analyzing Verilog file "D:\Xilinx\device\singlecpu\ipcore_dir\RAM_B.v" into library work
Parsing module <RAM_B>.
Analyzing Verilog file "D:\Xilinx\device\singlecpu\cpu.v" into library work
Parsing verilog file "alu.v" included at line 1.
Parsing verilog file "ctrl_encode_def.v" included at line 1.
Parsing module <alu>.
Parsing verilog file "ctrl_unit.v" included at line 2.
Parsing verilog file "ctrl_encode_def.v" included at line 1.
Parsing module <ctrl_unit>.
Parsing verilog file "EXT.v" included at line 3.
Parsing verilog file "ctrl_encode_def.v" included at line 1.
Parsing module <EXT>.
Parsing verilog file "mux.v" included at line 4.
Parsing module <mux2>.
Parsing module <mux4>.
Parsing module <mux8>.
Parsing module <mux16>.
Parsing verilog file "NPC.v" included at line 5.
Parsing verilog file "ctrl_encode_def.v" included at line 1.
Parsing module <NPC>.
Parsing verilog file "PC.v" included at line 6.
Parsing module <PC>.
Parsing verilog file "RF.v" included at line 7.
Parsing module <RF>.
Parsing verilog file "ctrl_encode_def.v" included at line 8.
Parsing module <cpu>.
Analyzing Verilog file "D:\Xilinx\device\singlecpu\Counter_3_IO.v" into library work
Parsing module <Counter_x>.
Analyzing Verilog file "D:\Xilinx\device\singlecpu\clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "D:\Xilinx\device\singlecpu\top_cpu.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.
WARNING:HDLCompiler:1127 - "D:\Xilinx\device\singlecpu\top_cpu.v" Line 207: Assignment to u1_INT_in ignored, since the identifier is never used

Elaborating module <cpu>.

Elaborating module <PC>.

Elaborating module <NPC>.

Elaborating module <EXT>.

Elaborating module <RF>.

Elaborating module <mux2>.

Elaborating module <alu>.

Elaborating module <mux4>.
WARNING:HDLCompiler:189 - "D:\Xilinx\device\singlecpu\cpu.v" Line 83: Size mismatch in connection of port <data0>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "D:\Xilinx\device\singlecpu\cpu.v" Line 84: Size mismatch in connection of port <data1>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "D:\Xilinx\device\singlecpu\cpu.v" Line 88: Size mismatch in connection of port <y>. Formal port size is 32-bit while actual signal size is 5-bit.

Elaborating module <ctrl_unit>.
WARNING:HDLCompiler:1127 - "D:\Xilinx\device\singlecpu\cpu.v" Line 99: Assignment to DMRd ignored, since the identifier is never used

Elaborating module <ROM_D>.
WARNING:HDLCompiler:1499 - "D:\Xilinx\device\singlecpu\ipcore_dir\ROM_D.v" Line 39: Empty module <ROM_D> remains a black box.

Elaborating module <RAM_B>.
WARNING:HDLCompiler:1499 - "D:\Xilinx\device\singlecpu\ipcore_dir\RAM_B.v" Line 39: Empty module <RAM_B> remains a black box.

Elaborating module <MIO_BUS>.
WARNING:HDLCompiler:1499 - "D:\Xilinx\device\singlecpu\MIO_BUS_IO.v" Line 21: Empty module <MIO_BUS> remains a black box.

Elaborating module <Multi_8CH32>.
WARNING:HDLCompiler:1499 - "D:\Xilinx\device\singlecpu\Multi_8CH32_IO.v" Line 21: Empty module <Multi_8CH32> remains a black box.

Elaborating module <SSeg7_Dev>.
WARNING:HDLCompiler:1499 - "D:\Xilinx\device\singlecpu\SSeg7_Dev_IO.v" Line 21: Empty module <SSeg7_Dev> remains a black box.

Elaborating module <SPIO>.
WARNING:HDLCompiler:1499 - "D:\Xilinx\device\singlecpu\SPIO_IO.v" Line 21: Empty module <SPIO> remains a black box.
WARNING:HDLCompiler:1127 - "D:\Xilinx\device\singlecpu\top_cpu.v" Line 297: Assignment to u7_GPIOf0 ignored, since the identifier is never used

Elaborating module <clk_div>.

Elaborating module <SAnti_jitter>.
WARNING:HDLCompiler:1499 - "D:\Xilinx\device\singlecpu\SAnti_jitter_IO.v" Line 21: Empty module <SAnti_jitter> remains a black box.
WARNING:HDLCompiler:1127 - "D:\Xilinx\device\singlecpu\top_cpu.v" Line 318: Assignment to u9_pulse ignored, since the identifier is never used

Elaborating module <Counter_x>.
WARNING:HDLCompiler:1127 - "D:\Xilinx\device\singlecpu\Counter_3_IO.v" Line 43: Assignment to M2 ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "D:\Xilinx\device\singlecpu\Counter_3_IO.v" Line 36: Net <counter1[32]> does not have a driver.

Elaborating module <SEnter_2_32>.
WARNING:HDLCompiler:1499 - "D:\Xilinx\device\singlecpu\SEnter_2_32_IO.v" Line 21: Empty module <SEnter_2_32> remains a black box.
WARNING:HDLCompiler:1127 - "D:\Xilinx\device\singlecpu\top_cpu.v" Line 344: Assignment to M4_Ai ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Xilinx\device\singlecpu\top_cpu.v" Line 345: Assignment to M4_Bi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Xilinx\device\singlecpu\top_cpu.v" Line 346: Assignment to M4_blink ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "D:\Xilinx\device\singlecpu\top_cpu.v".
INFO:Xst:3210 - "D:\Xilinx\device\singlecpu\top_cpu.v" line 290: Output port <GPIOf0> of the instance <U7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Xilinx\device\singlecpu\top_cpu.v" line 309: Output port <pulse_out> of the instance <U9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Xilinx\device\singlecpu\top_cpu.v" line 338: Output port <Ai> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Xilinx\device\singlecpu\top_cpu.v" line 338: Output port <Bi> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Xilinx\device\singlecpu\top_cpu.v" line 338: Output port <blink> of the instance <M4> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <cpu>.
    Related source file is "D:\Xilinx\device\singlecpu\cpu.v".
INFO:Xst:3210 - "D:\Xilinx\device\singlecpu\cpu.v" line 95: Output port <DMRd> of the instance <ctrl_unit> is unconnected or connected to loadless signal.
    Found 32-bit adder for signal <pc[31]_GND_2_o_add_3_OUT> created at line 91.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <cpu> synthesized.

Synthesizing Unit <PC>.
    Related source file is "D:\Xilinx\device\singlecpu/PC.v".
    Found 32-bit register for signal <pc>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <PC> synthesized.

Synthesizing Unit <NPC>.
    Related source file is "D:\Xilinx\device\singlecpu/NPC.v".
    Found 32-bit adder for signal <PCPLUS4> created at line 16.
    Found 32-bit adder for signal <PCPLUS4[31]_IMM[15]_add_15_OUT> created at line 29.
    Found 1-bit 8-to-1 multiplexer for signal <NPCOp[2]_PCPLUS4[31]_Mux_28_o> created at line 19.
    Found 1-bit 8-to-1 multiplexer for signal <NPCOp[2]_PCPLUS4[30]_Mux_32_o> created at line 19.
    Found 1-bit 8-to-1 multiplexer for signal <NPCOp[2]_PCPLUS4[29]_Mux_36_o> created at line 19.
    Found 1-bit 8-to-1 multiplexer for signal <NPCOp[2]_PCPLUS4[28]_Mux_40_o> created at line 19.
    Found 1-bit 8-to-1 multiplexer for signal <NPCOp[2]_IMM[25]_Mux_44_o> created at line 19.
    Found 1-bit 8-to-1 multiplexer for signal <NPCOp[2]_IMM[24]_Mux_48_o> created at line 19.
    Found 1-bit 8-to-1 multiplexer for signal <NPCOp[2]_IMM[23]_Mux_52_o> created at line 19.
    Found 1-bit 8-to-1 multiplexer for signal <NPCOp[2]_IMM[22]_Mux_56_o> created at line 19.
    Found 1-bit 8-to-1 multiplexer for signal <NPCOp[2]_IMM[21]_Mux_60_o> created at line 19.
    Found 1-bit 8-to-1 multiplexer for signal <NPCOp[2]_IMM[20]_Mux_64_o> created at line 19.
    Found 1-bit 8-to-1 multiplexer for signal <NPCOp[2]_IMM[19]_Mux_68_o> created at line 19.
    Found 1-bit 8-to-1 multiplexer for signal <NPCOp[2]_IMM[18]_Mux_72_o> created at line 19.
    Found 1-bit 8-to-1 multiplexer for signal <NPCOp[2]_IMM[17]_Mux_76_o> created at line 19.
    Found 1-bit 8-to-1 multiplexer for signal <NPCOp[2]_IMM[16]_Mux_80_o> created at line 19.
    Found 1-bit 8-to-1 multiplexer for signal <NPCOp[2]_IMM[15]_Mux_84_o> created at line 19.
    Found 1-bit 8-to-1 multiplexer for signal <NPCOp[2]_IMM[14]_Mux_88_o> created at line 19.
    Found 1-bit 8-to-1 multiplexer for signal <NPCOp[2]_IMM[13]_Mux_92_o> created at line 19.
    Found 1-bit 8-to-1 multiplexer for signal <NPCOp[2]_IMM[12]_Mux_96_o> created at line 19.
    Found 1-bit 8-to-1 multiplexer for signal <NPCOp[2]_IMM[11]_Mux_100_o> created at line 19.
    Found 1-bit 8-to-1 multiplexer for signal <NPCOp[2]_IMM[10]_Mux_104_o> created at line 19.
    Found 1-bit 8-to-1 multiplexer for signal <NPCOp[2]_IMM[9]_Mux_108_o> created at line 19.
    Found 1-bit 8-to-1 multiplexer for signal <NPCOp[2]_IMM[8]_Mux_112_o> created at line 19.
    Found 1-bit 8-to-1 multiplexer for signal <NPCOp[2]_IMM[7]_Mux_116_o> created at line 19.
    Found 1-bit 8-to-1 multiplexer for signal <NPCOp[2]_IMM[6]_Mux_120_o> created at line 19.
    Found 1-bit 8-to-1 multiplexer for signal <NPCOp[2]_IMM[5]_Mux_124_o> created at line 19.
    Found 1-bit 8-to-1 multiplexer for signal <NPCOp[2]_IMM[4]_Mux_128_o> created at line 19.
    Found 1-bit 8-to-1 multiplexer for signal <NPCOp[2]_IMM[3]_Mux_132_o> created at line 19.
    Found 1-bit 8-to-1 multiplexer for signal <NPCOp[2]_IMM[2]_Mux_136_o> created at line 19.
    Found 1-bit 8-to-1 multiplexer for signal <NPCOp[2]_IMM[1]_Mux_140_o> created at line 19.
    Found 1-bit 8-to-1 multiplexer for signal <NPCOp[2]_IMM[0]_Mux_144_o> created at line 19.
    Found 1-bit 8-to-1 multiplexer for signal <NPCOp[2]_GND_4_o_Mux_148_o> created at line 19.
    Found 1-bit 8-to-1 multiplexer for signal <NPCOp[2]_GND_4_o_Mux_152_o> created at line 19.
WARNING:Xst:737 - Found 1-bit latch for signal <npc<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <npc<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <npc<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <npc<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <npc<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <npc<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <npc<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <npc<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <npc<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <npc<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <npc<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <npc<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <npc<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <npc<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <npc<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <npc<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <npc<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <npc<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <npc<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <npc<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <npc<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <npc<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <npc<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <npc<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <npc<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <npc<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <npc<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <npc<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <npc<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <npc<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <npc<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <npc<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  32 Latch(s).
	inferred  39 Multiplexer(s).
Unit <NPC> synthesized.

Synthesizing Unit <EXT>.
    Related source file is "D:\Xilinx\device\singlecpu/EXT.v".
    Found 32-bit 4-to-1 multiplexer for signal <Imm32> created at line 8.
    Summary:
	inferred   1 Multiplexer(s).
Unit <EXT> synthesized.

Synthesizing Unit <RF>.
    Related source file is "D:\Xilinx\device\singlecpu/RF.v".
    Found 1024-bit register for signal <n0049[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <A1[4]_rf[31][31]_wide_mux_36_OUT> created at line 26.
    Found 32-bit 32-to-1 multiplexer for signal <A2[4]_rf[31][31]_wide_mux_39_OUT> created at line 27.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  36 Multiplexer(s).
Unit <RF> synthesized.

Synthesizing Unit <mux2>.
    Related source file is "D:\Xilinx\device\singlecpu/mux.v".
        WIDTH = 32
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2> synthesized.

Synthesizing Unit <alu>.
    Related source file is "D:\Xilinx\device\singlecpu/alu.v".
    Found 32-bit subtractor for signal <A[31]_B[31]_sub_2_OUT> created at line 17.
    Found 32-bit adder for signal <A[31]_B[31]_add_0_OUT> created at line 16.
    Found 32-bit shifter logical left for signal <B[31]_A[4]_shift_left_12_OUT> created at line 26
    Found 32-bit shifter logical right for signal <B[31]_A[4]_shift_right_13_OUT> created at line 27
    Found 32-bit shifter arithmetic right for signal <B[31]_A[4]_shift_right_14_OUT> created at line 28
    Found 32-bit 15-to-1 multiplexer for signal <C> created at line 14.
    Found 32-bit comparator greater for signal <B[31]_A[31]_LessThan_5_o> created at line 20
    Found 32-bit comparator greater for signal <A[31]_B[31]_LessThan_7_o> created at line 21
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  16 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <alu> synthesized.

Synthesizing Unit <mux4>.
    Related source file is "D:\Xilinx\device\singlecpu/mux.v".
        WIDTH = 32
    Found 32-bit 4-to-1 multiplexer for signal <y_r> created at line 27.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux4> synthesized.

Synthesizing Unit <ctrl_unit>.
    Related source file is "D:\Xilinx\device\singlecpu/ctrl_unit.v".
    Found 32x4-bit Read Only RAM for signal <_n0561>
    Found 32x4-bit Read Only RAM for signal <_n0805>
    Summary:
	inferred   2 RAM(s).
	inferred  34 Multiplexer(s).
Unit <ctrl_unit> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "D:\Xilinx\device\singlecpu\clk_div.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_49_o_add_0_OUT> created at line 32.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_div> synthesized.

Synthesizing Unit <Counter_x>.
    Related source file is "D:\Xilinx\device\singlecpu\Counter_3_IO.v".
WARNING:Xst:647 - Input <clk1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <counter1<32>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <counter2<32>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 24-bit register for signal <counter_Ctrl>.
    Found 33-bit register for signal <counter0>.
    Found 32-bit register for signal <counter0_Lock>.
    Found 1-bit register for signal <sq0>.
    Found 1-bit register for signal <M0>.
    Found 1-bit register for signal <clr0>.
    Found 33-bit subtractor for signal <counter0[32]_GND_51_o_sub_26_OUT> created at line 77.
    Found 33-bit 4-to-1 multiplexer for signal <counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT> created at line 70.
    Found 1-bit comparator not equal for signal <n0017> created at line 76
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  92 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <Counter_x> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x4-bit single-port Read Only RAM                    : 2
# Adders/Subtractors                                   : 6
 32-bit adder                                          : 4
 32-bit addsub                                         : 1
 33-bit subtractor                                     : 1
# Registers                                            : 9
 1-bit register                                        : 3
 1024-bit register                                     : 1
 24-bit register                                       : 1
 32-bit register                                       : 3
 33-bit register                                       : 1
# Latches                                              : 32
 1-bit latch                                           : 32
# Comparators                                          : 3
 1-bit comparator not equal                            : 1
 32-bit comparator greater                             : 2
# Multiplexers                                         : 136
 1-bit 2-to-1 multiplexer                              : 3
 1-bit 8-to-1 multiplexer                              : 32
 2-bit 2-to-1 multiplexer                              : 9
 3-bit 2-to-1 multiplexer                              : 9
 32-bit 2-to-1 multiplexer                             : 58
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 3
 33-bit 2-to-1 multiplexer                             : 4
 33-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 15
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <SAnti_jitter.ngc>.
Reading core <MIO_BUS.ngc>.
Reading core <SSeg7_Dev.ngc>.
Reading core <SEnter_2_32.ngc>.
Reading core <Multi_8CH32.ngc>.
Reading core <SPIO.ngc>.
Reading core <ipcore_dir/RAM_B.ngc>.
Reading core <ipcore_dir/ROM_D.ngc>.
Loading core <SAnti_jitter> for timing and area information for instance <U9>.
Loading core <MIO_BUS> for timing and area information for instance <U4>.
Loading core <SSeg7_Dev> for timing and area information for instance <U6>.
Loading core <SEnter_2_32> for timing and area information for instance <M4>.
Loading core <Multi_8CH32> for timing and area information for instance <U5>.
Loading core <SPIO> for timing and area information for instance <U7>.
Loading core <RAM_B> for timing and area information for instance <U3>.
Loading core <ROM_D> for timing and area information for instance <U2>.
WARNING:Xst:2677 - Node <counter_Ctrl_0> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_3> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_4> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_5> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_6> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_7> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_8> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_9> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_10> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_11> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_12> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_13> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_14> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_15> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_16> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_17> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_18> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_19> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_20> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_21> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_22> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_23> of sequential type is unconnected in block <U10>.

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clk_div> synthesized (advanced).

Synthesizing (advanced) Unit <ctrl_unit>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0805> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(opcode<5>,opcode<2:1>,opcode<3>,opcode<0>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0561> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(func<3:2>,func<0>,func<5>,func<1>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ctrl_unit> synthesized (advanced).
WARNING:Xst:2677 - Node <counter_Ctrl_0> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_3> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_4> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_5> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_6> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_7> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_8> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_9> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_10> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_11> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_12> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_13> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_14> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_15> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_16> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_17> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_18> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_19> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_20> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_21> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_22> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_23> of sequential type is unconnected in block <Counter_x>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x4-bit single-port distributed Read Only RAM        : 2
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 3
 32-bit addsub                                         : 1
 33-bit subtractor                                     : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 1126
 Flip-Flops                                            : 1126
# Comparators                                          : 3
 1-bit comparator not equal                            : 1
 32-bit comparator greater                             : 2
# Multiplexers                                         : 199
 1-bit 2-to-1 multiplexer                              : 68
 1-bit 8-to-1 multiplexer                              : 32
 2-bit 2-to-1 multiplexer                              : 9
 3-bit 2-to-1 multiplexer                              : 9
 32-bit 2-to-1 multiplexer                             : 58
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 3
 33-bit 2-to-1 multiplexer                             : 2
 33-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 15
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <PC> ...

Optimizing unit <top> ...

Optimizing unit <cpu> ...

Optimizing unit <RF> ...

Optimizing unit <NPC> ...

Optimizing unit <ctrl_unit> ...

Optimizing unit <alu> ...

Optimizing unit <Counter_x> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1158
 Flip-Flops                                            : 1158

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4697
#      AND2                        : 8
#      AND3                        : 88
#      AND4                        : 72
#      GND                         : 4
#      INV                         : 88
#      LUT1                        : 155
#      LUT2                        : 75
#      LUT3                        : 1203
#      LUT4                        : 339
#      LUT5                        : 455
#      LUT6                        : 1429
#      MUXCY                       : 301
#      MUXF7                       : 107
#      OR2                         : 56
#      OR3                         : 24
#      OR4                         : 32
#      VCC                         : 5
#      XORCY                       : 256
# FlipFlops/Latches                : 1569
#      FD                          : 190
#      FDC                         : 111
#      FDCE                        : 1063
#      FDCE_1                      : 15
#      FDE                         : 111
#      FDE_1                       : 14
#      FDPE_1                      : 3
#      FDR                         : 1
#      FDRE                        : 29
#      LD                          : 32
# RAMS                             : 1
#      RAMB36E1                    : 1
# Clock Buffers                    : 6
#      BUFG                        : 5
#      BUFGP                       : 1
# IO Buffers                       : 37
#      IBUF                        : 21
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 7k160tfbg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:            1569  out of  202800     0%  
 Number of Slice LUTs:                 3744  out of  101400     3%  
    Number used as Logic:              3744  out of  101400     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3887
   Number with an unused Flip Flop:    2318  out of   3887    59%  
   Number with an unused LUT:           143  out of   3887     3%  
   Number of fully used LUT-FF pairs:  1426  out of   3887    36%  
   Number of unique control sets:        29

IO Utilization: 
 Number of IOs:                          38
 Number of bonded IOBs:                  38  out of    400     9%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    325     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                6  out of     32    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------+----------------------------+-------+
Clock Signal                                                               | Clock buffer(FF name)      | Load  |
---------------------------------------------------------------------------+----------------------------+-------+
clk                                                                        | BUFGP                      | 262   |
u8_Clk_CPU(U8/Mmux_Clk_CPU11:O)                                            | BUFG(*)(U1/pC/pc_31)       | 1056  |
U1/NPC/NPCOp[2]_PWR_6_o_Mux_29_o(U1/NPC/Mmux_NPCOp[2]_PWR_6_o_Mux_29_o11:O)| BUFG(*)(U1/NPC/npc_0)      | 32    |
U8/clkdiv_6                                                                | BUFG                       | 35    |
u8_Clk_CPU_INV_51_o(u8_Clk_CPU_INV_51_o1:O)                                | BUFG(*)(U10/counter_Ctrl_2)| 141   |
U9/clk1                                                                    | BUFG                       | 41    |
M4/push(M4/push1:O)                                                        | NONE(*)(M4/state_0)        | 3     |
---------------------------------------------------------------------------+----------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                     | Buffer(FF name)                                                                                                                         | Load  |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
U3/N1(U3/XST_GND:G)                | NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 8.717ns (Maximum Frequency: 114.716MHz)
   Minimum input arrival time before clock: 2.118ns
   Maximum output required time after clock: 0.658ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.919ns (frequency: 203.279MHz)
  Total number of paths / destination ports: 11718 / 333
-------------------------------------------------------------------------
Delay:               4.919ns (Levels of Logic = 12)
  Source:            U9/SW_OK_5 (FF)
  Destination:       U6/M2/buffer_51 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U9/SW_OK_5 to U6/M2/buffer_51
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             98   0.236   0.547  SW_OK_5 (SW_OK<5>)
     end scope: 'U9:SW_OK<5>'
     begin scope: 'U4:SW<5>'
     LUT6:I4->O            2   0.043   0.527  Mmux_Cpu_data4bus281 (Cpu_data4bus<5>)
     end scope: 'U4:Cpu_data4bus<5>'
     begin scope: 'U5:data6<5>'
     LUT6:I2->O            1   0.043   0.000  MUX1_DispData/Mmux_o_327 (MUX1_DispData/Mmux_o_327)
     MUXF7:I1->O          13   0.178   0.407  MUX1_DispData/Mmux_o_2_f7_26 (Disp_num<5>)
     end scope: 'U5:Disp_num<5>'
     begin scope: 'U6:Hexs<5>'
     INV:I->O              8   0.054   0.642  SM1/HTS6/MSEG/XLXI_3 (SM1/HTS6/MSEG/XLXN_62)
     AND3:I1->O            1   0.043   0.613  SM1/HTS6/MSEG/XLXI_35 (SM1/HTS6/MSEG/XLXN_172)
     OR3:I0->O             1   0.043   0.603  SM1/HTS6/MSEG/XLXI_36 (SM1/HTS6/MSEG/XLXN_212)
     OR2:I1->O             1   0.043   0.405  SM1/HTS6/MSEG/XLXI_51 (XLXN_390<51>)
     LUT6:I4->O            1   0.043   0.405  M2/mux11011 (M2/state[1]_GND_3_o_wide_mux_15_OUT<51>)
     LUT3:I1->O            1   0.043   0.000  M2/buffer_51_rstpot (M2/buffer_51_rstpot)
     FD:D                     -0.000          M2/buffer_51
    ----------------------------------------
    Total                      4.919ns (0.769ns logic, 4.150ns route)
                                       (15.6% logic, 84.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u8_Clk_CPU'
  Clock period: 8.717ns (frequency: 114.716MHz)
  Total number of paths / destination ports: 2977276896 / 2048
-------------------------------------------------------------------------
Delay:               8.717ns (Levels of Logic = 17)
  Source:            U1/pC/pc_9 (FF)
  Destination:       U1/RF/rf_0_1023 (FF)
  Source Clock:      u8_Clk_CPU rising
  Destination Clock: u8_Clk_CPU rising

  Data Path: U1/pC/pc_9 to U1/RF/rf_0_1023
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             54   0.236   0.747  U1/pC/pc_9 (U1/pC/pc_9)
     begin scope: 'U2:a<7>'
     LUT6:I0->O            1   0.043   0.522  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int40112 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int40111)
     LUT6:I2->O            1   0.043   0.495  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int40115 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int40114)
     LUT3:I0->O          288   0.043   0.527  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int40116 (spo<16>)
     end scope: 'U2:spo<16>'
     LUT6:I5->O            1   0.043   0.522  U1/RF/Mmux_A2[4]_rf[31][31]_wide_mux_39_OUT_995 (U1/RF/Mmux_A2[4]_rf[31][31]_wide_mux_39_OUT_995)
     LUT6:I2->O            3   0.043   0.417  U1/RF/Mmux_A2[4]_rf[31][31]_wide_mux_39_OUT_431 (U1/RF/Mmux_A2[4]_rf[31][31]_wide_mux_39_OUT_431)
     LUT6:I4->O           14   0.043   0.685  U1/ALUmux2in/Mmux_y321 (U1/B<9>)
     LUT6:I0->O            4   0.043   0.539  U1/alu/Sh111 (U1/alu/Sh11)
     LUT6:I2->O            2   0.043   0.355  U1/alu/Sh471 (U1/alu/Sh47)
     LUT6:I5->O            1   0.043   0.350  U1/alu/ALUOp<3>484 (U1/alu/ALUOp<3>483)
     LUT6:I5->O            2   0.043   0.355  U1/alu/ALUOp<3>487 (U1/alu/ALUOp<3>486)
     LUT5:I4->O           83   0.043   0.742  U1/alu/ALUOp<3>488 (u1_addr_out<31>)
     begin scope: 'U4:addr_bus<31>'
     LUT5:I0->O           32   0.043   0.743  Mmux_data_ram_rd11 (data_ram_rd)
     LUT6:I0->O            2   0.043   0.355  Mmux_Cpu_data4bus321 (Cpu_data4bus<9>)
     end scope: 'U4:Cpu_data4bus<9>'
     LUT5:I4->O           32   0.043   0.480  U1/toRegmux/Mmux_y_r321 (U1/WD<9>)
     LUT3:I2->O            1   0.043   0.000  U1/RF/Mmux_rf[0][31]_WD[31]_mux_32_OUT321 (U1/RF/rf[0][31]_WD[31]_mux_32_OUT<9>)
     FDCE:D                   -0.000          U1/RF/rf_0_9
    ----------------------------------------
    Total                      8.717ns (0.881ns logic, 7.836ns route)
                                       (10.1% logic, 89.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U8/clkdiv_6'
  Clock period: 2.221ns (frequency: 450.288MHz)
  Total number of paths / destination ports: 787 / 36
-------------------------------------------------------------------------
Delay:               2.221ns (Levels of Logic = 35)
  Source:            U10/counter0_0 (FF)
  Destination:       U10/counter0_32 (FF)
  Source Clock:      U8/clkdiv_6 rising
  Destination Clock: U8/clkdiv_6 rising

  Data Path: U10/counter0_0 to U10/counter0_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.236   0.367  U10/counter0_0 (U10/counter0_0)
     LUT1:I0->O            1   0.043   0.000  U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<0>_rt (U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<0>_rt)
     MUXCY:S->O            1   0.238   0.000  U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<0> (U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<1> (U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<2> (U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<3> (U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<4> (U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<5> (U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<6> (U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<7> (U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<8> (U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<9> (U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<10> (U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<11> (U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<12> (U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<13> (U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<13>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<14> (U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<14>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<15> (U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<15>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<16> (U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<16>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<17> (U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<17>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<18> (U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<18>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<19> (U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<19>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<20> (U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<20>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<21> (U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<21>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<22> (U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<22>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<23> (U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<23>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<24> (U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<24>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<25> (U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<25>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<26> (U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<26>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<27> (U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<27>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<28> (U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<28>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<29> (U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<29>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<30> (U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<30>)
     MUXCY:CI->O           0   0.013   0.000  U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<31> (U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_cy<31>)
     XORCY:CI->O           1   0.262   0.613  U10/Msub_counter0[32]_GND_51_o_sub_26_OUT_xor<32> (U10/counter0[32]_GND_51_o_sub_26_OUT<32>)
     LUT6:I0->O            1   0.043   0.000  U10/Mmux_counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT262 (U10/counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT<32>)
     FDC:D                    -0.000          U10/counter0_32
    ----------------------------------------
    Total                      2.221ns (1.240ns logic, 0.980ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u8_Clk_CPU_INV_51_o'
  Clock period: 1.876ns (frequency: 533.120MHz)
  Total number of paths / destination ports: 385 / 80
-------------------------------------------------------------------------
Delay:               1.876ns (Levels of Logic = 2)
  Source:            U7/P2S_led/s_clk (FF)
  Destination:       U7/P2S_led/buffer_15 (FF)
  Source Clock:      u8_Clk_CPU_INV_51_o rising
  Destination Clock: u8_Clk_CPU_INV_51_o rising

  Data Path: U7/P2S_led/s_clk to U7/P2S_led/buffer_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.236   0.620  P2S_led/s_clk (led_clk)
     LUT5:I0->O            1   0.043   0.350  P2S_led/_n0103_inv1 (P2S_led/_n0103_inv1)
     LUT6:I5->O           16   0.043   0.422  P2S_led/_n0103_inv2 (P2S_led/_n0103_inv)
     FDE:CE                    0.161          P2S_led/buffer_0
    ----------------------------------------
    Total                      1.876ns (0.483ns logic, 1.393ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U9/clk1'
  Clock period: 2.152ns (frequency: 464.587MHz)
  Total number of paths / destination ports: 1454 / 90
-------------------------------------------------------------------------
Delay:               2.152ns (Levels of Logic = 7)
  Source:            U9/counter_8 (FF)
  Destination:       U9/Key_x_0 (FF)
  Source Clock:      U9/clk1 rising
  Destination Clock: U9/clk1 rising

  Data Path: U9/counter_8 to U9/Key_x_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.236   0.615  counter_8 (counter<8>)
     LUT5:I0->O            1   0.043   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3>)
     MUXCY:CI->O           8   0.013   0.378  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4>)
     INV:I->O              7   0.054   0.373  _n0225_inv1_cepot_INV_0 (_n0225_inv1_cepot)
     FDE:CE                    0.161          Key_x_0
    ----------------------------------------
    Total                      2.152ns (0.786ns logic, 1.366ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M4/push'
  Clock period: 1.069ns (frequency: 935.060MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.069ns (Levels of Logic = 1)
  Source:            M4/state_0 (FF)
  Destination:       M4/state_0 (FF)
  Source Clock:      M4/push rising
  Destination Clock: M4/push rising

  Data Path: M4/state_0 to M4/state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.236   0.440  state_0 (state<0>)
     INV:I->O              1   0.054   0.339  Result<0>1_INV_0 (Result<0>)
     FDE:D                    -0.000          state_0
    ----------------------------------------
    Total                      1.069ns (0.290ns logic, 0.779ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1582 / 181
-------------------------------------------------------------------------
Offset:              2.118ns (Levels of Logic = 8)
  Source:            u9_SW<7> (PAD)
  Destination:       U9/SW_OK_0 (FF)
  Destination Clock: clk rising

  Data Path: u9_SW<7> to U9/SW_OK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   0.000   0.681  u9_SW_7_IBUF (u9_SW_7_IBUF)
     begin scope: 'U9:SW<7>'
     LUT6:I1->O            1   0.043   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<2> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<2>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4>)
     MUXCY:CI->O          43   0.013   0.471  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<5> (sw_temp[15]_SW[15]_not_equal_100_o)
     INV:I->O             17   0.054   0.429  _n0243_inv1_cepot_cepot_INV_0 (_n0243_inv1_cepot_cepot)
     FDE:CE                    0.161          SW_OK_0
    ----------------------------------------
    Total                      2.118ns (0.536ns logic, 1.581ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U9/clk1'
  Total number of paths / destination ports: 176 / 41
-------------------------------------------------------------------------
Offset:              2.109ns (Levels of Logic = 6)
  Source:            BTN_y<3> (PAD)
  Destination:       U9/Key_x_1 (FF)
  Destination Clock: U9/clk1 rising

  Data Path: BTN_y<3> to U9/Key_x_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.000   0.550  BTN_y_3_IBUF (BTN_y_3_IBUF)
     begin scope: 'U9:Key_y<3>'
     LUT4:I0->O           12   0.043   0.674  out1 (n0016)
     LUT6:I0->O            3   0.043   0.362  _n0295<0>1 (_n0295<0>)
     LUT6:I5->O            1   0.043   0.350  Key_x[4]_PWR_1_o_select_74_OUT<1>1 (Key_x[4]_PWR_1_o_select_74_OUT<4>)
     LUT3:I2->O            1   0.043   0.000  Key_x_4_dpot (Key_x_4_dpot)
     FDE:D                    -0.000          Key_x_4
    ----------------------------------------
    Total                      2.109ns (0.172ns logic, 1.937ns route)
                                       (8.2% logic, 91.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'M4/push'
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Offset:              1.038ns (Levels of Logic = 3)
  Source:            u9_SW<6> (PAD)
  Destination:       M4/state_0 (FF)
  Destination Clock: M4/push rising

  Data Path: u9_SW<6> to M4/state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   0.000   0.483  u9_SW_6_IBUF (u9_SW_6_IBUF)
     begin scope: 'M4:Ctrl<3>'
     LUT2:I0->O            3   0.043   0.351  n0001_inv1 (n0001_inv)
     FDE:CE                    0.161          state_0
    ----------------------------------------
    Total                      1.038ns (0.204ns logic, 0.834ns route)
                                       (19.6% logic, 80.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U9/clk1'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.658ns (Levels of Logic = 2)
  Source:            U9/Key_x_4 (FF)
  Destination:       BTN_x<4> (PAD)
  Source Clock:      U9/clk1 rising

  Data Path: U9/Key_x_4 to BTN_x<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.236   0.422  Key_x_4 (Key_x<4>)
     end scope: 'U9:Key_x<4>'
     OBUF:I->O                 0.000          BTN_x_4_OBUF (BTN_x<4>)
    ----------------------------------------
    Total                      0.658ns (0.236ns logic, 0.422ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u8_Clk_CPU_INV_51_o'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.592ns (Levels of Logic = 2)
  Source:            U7/P2S_led/s_clk (FF)
  Destination:       u7_led_clk (PAD)
  Source Clock:      u8_Clk_CPU_INV_51_o rising

  Data Path: U7/P2S_led/s_clk to u7_led_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.236   0.356  P2S_led/s_clk (led_clk)
     end scope: 'U7:led_clk'
     OBUF:I->O                 0.000          u7_led_clk_OBUF (u7_led_clk)
    ----------------------------------------
    Total                      0.592ns (0.236ns logic, 0.356ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.625ns (Levels of Logic = 2)
  Source:            U6/M2/s_clk (FF)
  Destination:       u6_seg_clk (PAD)
  Source Clock:      clk rising

  Data Path: U6/M2/s_clk to u6_seg_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.236   0.389  M2/s_clk (seg_clk)
     end scope: 'U6:seg_clk'
     OBUF:I->O                 0.000          u6_seg_clk_OBUF (u6_seg_clk)
    ----------------------------------------
    Total                      0.625ns (0.236ns logic, 0.389ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock M4/push
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M4/push        |    1.069|         |         |         |
U9/clk1        |    0.818|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U1/NPC/NPCOp[2]_PWR_6_o_Mux_29_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
u8_Clk_CPU     |         |         |   11.196|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U8/clkdiv_6
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
U8/clkdiv_6        |    2.221|         |         |         |
clk                |    1.620|         |         |         |
u8_Clk_CPU_INV_51_o|    2.138|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock U9/clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U9/clk1        |    2.152|         |         |         |
clk            |    1.292|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
M4/push            |    1.928|         |         |         |
U8/clkdiv_6        |    4.915|         |         |         |
U9/clk1            |    1.100|         |         |         |
clk                |    4.919|         |         |         |
u8_Clk_CPU         |   11.893|         |    7.811|         |
u8_Clk_CPU_INV_51_o|    4.153|    4.790|         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u8_Clk_CPU
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
U1/NPC/NPCOp[2]_PWR_6_o_Mux_29_o|         |    0.669|         |         |
U8/clkdiv_6                     |    1.745|         |         |         |
clk                             |    1.747|         |         |         |
u8_Clk_CPU                      |    8.717|         |         |         |
u8_Clk_CPU_INV_51_o             |         |    1.614|         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u8_Clk_CPU_INV_51_o
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
U8/clkdiv_6        |    0.806|         |         |         |
clk                |    1.718|         |    1.499|         |
u8_Clk_CPU         |    7.663|         |    8.016|         |
u8_Clk_CPU_INV_51_o|    1.876|    0.908|         |         |
-------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 24.00 secs
Total CPU time to Xst completion: 23.95 secs
 
--> 

Total memory usage is 4649544 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  100 (   0 filtered)
Number of infos    :   10 (   0 filtered)

