[ ] (sqed-generator) - Modify the ISA constraints from RideCore to remove MUL
[ ] Add memory assertions

[x] (formal_bind.sv) - Wire up Integer Register File instead of to Memory
[x] (steel_top.v) - Account for pipeline flushes!
[x] (steel_top.v) - Account for vld_out
[x] (instr_constraint.sv) - Remove MUL\* instructions
