# Preparatory_Workshop_for_SoC_Verification
The goal of this workshop is to become confindent with SystemVerilog and UVM.\
Testbenches for different components have been developed trying to catch all the important aspects of SoC verification.\
All the code is confidential but many snippets have been included into the report.
