/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [23:0] celloutsig_0_0z;
  wire [16:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_16z;
  wire [12:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  reg [4:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [13:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire [35:0] celloutsig_1_12z;
  wire [34:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  reg [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = ~(celloutsig_1_8z & celloutsig_1_5z[11]);
  assign celloutsig_1_8z = ~(celloutsig_1_1z & celloutsig_1_0z[2]);
  assign celloutsig_0_6z = ~((celloutsig_0_1z | celloutsig_0_4z) & celloutsig_0_3z);
  assign celloutsig_0_1z = celloutsig_0_0z[7] | celloutsig_0_0z[10];
  assign celloutsig_0_7z = celloutsig_0_0z[5] ^ celloutsig_0_4z;
  assign celloutsig_1_11z = in_data[175:166] & celloutsig_1_2z[10:1];
  assign celloutsig_0_16z = { celloutsig_0_0z[11:10], celloutsig_0_6z } / { 1'h1, celloutsig_0_12z[9:8] };
  assign celloutsig_1_7z = celloutsig_1_6z === { celloutsig_1_5z[9:5], celloutsig_1_3z };
  assign celloutsig_1_15z = { celloutsig_1_2z[10:5], celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_7z } >= { celloutsig_1_12z[31:28], celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_0_4z = { celloutsig_0_0z[23:14], celloutsig_0_2z } <= celloutsig_0_0z[16:2];
  assign celloutsig_0_18z = celloutsig_0_9z[8:4] <= { celloutsig_0_17z[3:0], celloutsig_0_5z };
  assign celloutsig_1_1z = in_data[106:103] <= { in_data[191], celloutsig_1_0z };
  assign celloutsig_1_3z = { celloutsig_1_2z[5:4], celloutsig_1_0z, celloutsig_1_1z } <= { celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = celloutsig_1_2z[8:3] <= in_data[105:100];
  assign celloutsig_1_13z = { celloutsig_1_12z[18:10], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_5z } * { in_data[169:140], celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_1_9z = { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z } * { celloutsig_1_2z[7:6], celloutsig_1_3z };
  assign celloutsig_0_9z = celloutsig_0_1z ? { in_data[80:73], celloutsig_0_7z, celloutsig_0_2z } : { celloutsig_0_0z[16:11], celloutsig_0_5z, celloutsig_0_2z, 1'h0, celloutsig_0_7z };
  assign celloutsig_0_0z = - in_data[83:60];
  assign celloutsig_1_10z = celloutsig_1_5z[10:8] !== { celloutsig_1_0z[2:1], celloutsig_1_4z };
  assign celloutsig_1_12z = { celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_2z } | { in_data[150:135], celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_1_17z = { celloutsig_1_2z[4], celloutsig_1_15z, celloutsig_1_3z } | celloutsig_1_12z[16:14];
  assign celloutsig_0_12z = { celloutsig_0_9z[0], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_3z } | { in_data[94:90], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_17z = in_data[28:16] | { celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[187:185] | in_data[106:104];
  assign celloutsig_1_2z = { in_data[178:169], celloutsig_1_1z, celloutsig_1_1z } | { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = { celloutsig_1_2z[8:4], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z } | in_data[171:160];
  always_latch
    if (!clkin_data[64]) celloutsig_0_2z = 5'h00;
    else if (!celloutsig_1_18z) celloutsig_0_2z = { in_data[10:7], celloutsig_0_1z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_6z = 6'h00;
    else if (!clkin_data[32]) celloutsig_1_6z = { celloutsig_1_2z[7:3], celloutsig_1_4z };
  assign celloutsig_0_3z = ~((celloutsig_0_2z[3] & in_data[52]) | (celloutsig_0_2z[3] & celloutsig_0_0z[22]));
  assign celloutsig_1_18z = ~((celloutsig_1_4z & celloutsig_1_12z[20]) | (celloutsig_1_17z[2] & celloutsig_1_13z[0]));
  assign celloutsig_1_19z = ~((celloutsig_1_0z[1] & celloutsig_1_1z) | (celloutsig_1_3z & celloutsig_1_6z[0]));
  assign celloutsig_0_5z = ~((celloutsig_0_3z & celloutsig_0_1z) | (in_data[73] & celloutsig_0_4z));
  assign { out_data[128], out_data[96], out_data[44:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
