{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v " "Source file: /home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1443311888488 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1443311888488 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v " "Source file: /home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1443311888642 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1443311888642 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v " "Source file: /home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1443311888785 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1443311888785 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1443311893119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1443311893121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 27 01:58:12 2015 " "Processing started: Sun Sep 27 01:58:12 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1443311893121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1443311893121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de2i_150_qsys_pcie -c de2i_150_qsys_pcie " "Command: quartus_map --read_settings_files=on --write_settings_files=off de2i_150_qsys_pcie -c de2i_150_qsys_pcie" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1443311893121 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1443311893892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/HEX_MODULE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/HEX_MODULE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEX_MODULE-HEX_MODULE_ARCH " "Found design unit 1: HEX_MODULE-HEX_MODULE_ARCH" {  } { { "src/HEX_MODULE.vhd" "" { Text "/home/luisardila/ProjectB/DCC/src/HEX_MODULE.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894393 ""} { "Info" "ISGN_ENTITY_NAME" "1 HEX_MODULE " "Found entity 1: HEX_MODULE" {  } { { "src/HEX_MODULE.vhd" "" { Text "/home/luisardila/ProjectB/DCC/src/HEX_MODULE.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/HDIG_HEX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/HDIG_HEX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HDIG_HEX-HDIG_HEX_ARCH " "Found design unit 1: HDIG_HEX-HDIG_HEX_ARCH" {  } { { "src/HDIG_HEX.vhd" "" { Text "/home/luisardila/ProjectB/DCC/src/HDIG_HEX.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894395 ""} { "Info" "ISGN_ENTITY_NAME" "1 HDIG_HEX " "Found entity 1: HDIG_HEX" {  } { { "src/HDIG_HEX.vhd" "" { Text "/home/luisardila/ProjectB/DCC/src/HDIG_HEX.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/heart_beat.v 1 1 " "Found 1 design units, including 1 entities, in source file src/heart_beat.v" { { "Info" "ISGN_ENTITY_NAME" "1 heart_beat " "Found entity 1: heart_beat" {  } { { "src/heart_beat.v" "" { Text "/home/luisardila/ProjectB/DCC/src/heart_beat.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894397 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \".\", or \"(\" de2i_150_qsys_pcie.v(452) " "Verilog HDL syntax error at de2i_150_qsys_pcie.v(452) near text \"<=\";  expecting \".\", or \"(\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 452 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1443311894399 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "de2i_150_qsys_pcie de2i_150_qsys_pcie.v(243) " "Verilog Module Declaration warning at de2i_150_qsys_pcie.v(243): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"de2i_150_qsys_pcie\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 243 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443311894399 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "de2i_150_qsys_pcie de2i_150_qsys_pcie.v(55) " "Ignored design unit \"de2i_150_qsys_pcie\" at de2i_150_qsys_pcie.v(55) due to previous errors" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 55 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1443311894399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/de2i_150_qsys_pcie.v 0 0 " "Found 0 design units, including 0 entities, in source file src/de2i_150_qsys_pcie.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/de2i_150_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/de2i_150_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys " "Found entity 1: de2i_150_qsys" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "de2i_150_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_irq_mapper " "Found entity 1: de2i_150_qsys_irq_mapper" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_irq_mapper.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_1 " "Found entity 1: de2i_150_qsys_mm_interconnect_1" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894418 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_1_rsp_mux " "Found entity 1: de2i_150_qsys_mm_interconnect_1_rsp_mux" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_1_rsp_demux " "Found entity 1: de2i_150_qsys_mm_interconnect_1_rsp_demux" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_demux.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_1_cmd_mux " "Found entity 1: de2i_150_qsys_mm_interconnect_1_cmd_mux" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_1_cmd_demux " "Found entity 1: de2i_150_qsys_mm_interconnect_1_cmd_demux" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 7 7 " "Found 7 design units, including 7 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894426 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894426 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894426 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894426 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894426 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only_13_1 " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only_13_1" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 416 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894426 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full_13_1 " "Found entity 7: altera_merlin_burst_adapter_full_13_1" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 470 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894428 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(265) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(265): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443311894433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 6 6 " "Found 6 design units, including 6 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894435 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_full_new " "Found entity 2: altera_merlin_burst_adapter_full_new" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894435 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_uncompressed_only_new " "Found entity 3: altera_merlin_burst_adapter_uncompressed_only_new" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 1971 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894435 ""} { "Info" "ISGN_ENTITY_NAME" "4 top_wrap_and_default_conveters " "Found entity 4: top_wrap_and_default_conveters" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2029 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894435 ""} { "Info" "ISGN_ENTITY_NAME" "5 top_wrap_incr_and_default_conveters " "Found entity 5: top_wrap_incr_and_default_conveters" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894435 ""} { "Info" "ISGN_ENTITY_NAME" "6 top_incr_and_default_conveters " "Found entity 6: top_incr_and_default_conveters" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2300 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894435 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443311894436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "de2i_150_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "de2i_150_qsys/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "de2i_150_qsys/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894446 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894449 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2i_150_qsys_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443311894449 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2i_150_qsys_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443311894449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_1_router_001_default_decode " "Found entity 1: de2i_150_qsys_mm_interconnect_1_router_001_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894450 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_mm_interconnect_1_router_001 " "Found entity 2: de2i_150_qsys_mm_interconnect_1_router_001" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894450 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2i_150_qsys_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443311894451 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2i_150_qsys_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443311894451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_1_router_default_decode " "Found entity 1: de2i_150_qsys_mm_interconnect_1_router_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894452 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_mm_interconnect_1_router " "Found entity 2: de2i_150_qsys_mm_interconnect_1_router" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0 " "Found entity 1: de2i_150_qsys_mm_interconnect_0" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_rsp_mux_003 " "Found entity 1: de2i_150_qsys_mm_interconnect_0_rsp_mux_003" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_003.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: de2i_150_qsys_mm_interconnect_0_rsp_mux_001" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: de2i_150_qsys_mm_interconnect_0_rsp_mux" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_rsp_demux_006 " "Found entity 1: de2i_150_qsys_mm_interconnect_0_rsp_demux_006" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_006.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_006.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_rsp_demux_004 " "Found entity 1: de2i_150_qsys_mm_interconnect_0_rsp_demux_004" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_004.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_cmd_mux_006 " "Found entity 1: de2i_150_qsys_mm_interconnect_0_cmd_mux_006" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_006.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_006.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_cmd_mux_004 " "Found entity 1: de2i_150_qsys_mm_interconnect_0_cmd_mux_004" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_004.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_004.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_cmd_mux_001 " "Found entity 1: de2i_150_qsys_mm_interconnect_0_cmd_mux_001" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: de2i_150_qsys_mm_interconnect_0_cmd_mux" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_cmd_demux_003 " "Found entity 1: de2i_150_qsys_mm_interconnect_0_cmd_demux_003" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_003.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_cmd_demux_002 " "Found entity 1: de2i_150_qsys_mm_interconnect_0_cmd_demux_002" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_002.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: de2i_150_qsys_mm_interconnect_0_cmd_demux_001" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: de2i_150_qsys_mm_interconnect_0_cmd_demux" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894488 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2i_150_qsys_mm_interconnect_0_router_011.sv(48) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_011.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443311894489 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2i_150_qsys_mm_interconnect_0_router_011.sv(49) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_011.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443311894489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_router_011_default_decode " "Found entity 1: de2i_150_qsys_mm_interconnect_0_router_011_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_011.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894490 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_mm_interconnect_0_router_011 " "Found entity 2: de2i_150_qsys_mm_interconnect_0_router_011" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_011.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_011.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894490 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2i_150_qsys_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_010.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443311894491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2i_150_qsys_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_010.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443311894491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_router_010_default_decode " "Found entity 1: de2i_150_qsys_mm_interconnect_0_router_010_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_010.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894491 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_mm_interconnect_0_router_010 " "Found entity 2: de2i_150_qsys_mm_interconnect_0_router_010" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_010.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_010.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2i_150_qsys_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_009.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443311894492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2i_150_qsys_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_009.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443311894492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_router_009_default_decode " "Found entity 1: de2i_150_qsys_mm_interconnect_0_router_009_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_009.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894493 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_mm_interconnect_0_router_009 " "Found entity 2: de2i_150_qsys_mm_interconnect_0_router_009" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_009.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_009.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894493 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2i_150_qsys_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443311894494 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2i_150_qsys_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443311894494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_router_006_default_decode " "Found entity 1: de2i_150_qsys_mm_interconnect_0_router_006_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894495 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_mm_interconnect_0_router_006 " "Found entity 2: de2i_150_qsys_mm_interconnect_0_router_006" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894495 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2i_150_qsys_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_005.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443311894496 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2i_150_qsys_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_005.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443311894496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_router_005_default_decode " "Found entity 1: de2i_150_qsys_mm_interconnect_0_router_005_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_005.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894496 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_mm_interconnect_0_router_005 " "Found entity 2: de2i_150_qsys_mm_interconnect_0_router_005" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_005.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894496 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2i_150_qsys_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443311894497 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2i_150_qsys_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443311894497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_router_003_default_decode " "Found entity 1: de2i_150_qsys_mm_interconnect_0_router_003_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894498 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_mm_interconnect_0_router_003 " "Found entity 2: de2i_150_qsys_mm_interconnect_0_router_003" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2i_150_qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443311894499 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2i_150_qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443311894499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: de2i_150_qsys_mm_interconnect_0_router_002_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894500 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_mm_interconnect_0_router_002 " "Found entity 2: de2i_150_qsys_mm_interconnect_0_router_002" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894500 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2i_150_qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443311894501 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2i_150_qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443311894501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: de2i_150_qsys_mm_interconnect_0_router_001_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894501 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_mm_interconnect_0_router_001 " "Found entity 2: de2i_150_qsys_mm_interconnect_0_router_001" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894501 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2i_150_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443311894502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2i_150_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443311894502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: de2i_150_qsys_mm_interconnect_0_router_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894503 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_mm_interconnect_0_router " "Found entity 2: de2i_150_qsys_mm_interconnect_0_router" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v 3 3 " "Found 3 design units, including 3 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_fifo_memory_single_clock_fifo " "Found entity 1: de2i_150_qsys_fifo_memory_single_clock_fifo" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894506 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_fifo_memory_scfifo_with_controls " "Found entity 2: de2i_150_qsys_fifo_memory_scfifo_with_controls" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894506 ""} { "Info" "ISGN_ENTITY_NAME" "3 de2i_150_qsys_fifo_memory " "Found entity 3: de2i_150_qsys_fifo_memory" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" 461 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_button.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_button " "Found entity 1: de2i_150_qsys_button" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_button.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_led.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_led " "Found entity 1: de2i_150_qsys_led" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_led.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fir_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fir_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_fir_memory " "Found entity 1: de2i_150_qsys_fir_memory" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fir_memory.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fir_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v 19 19 " "Found 19 design units, including 19 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_status_slave_which_resides_within_de2i_150_qsys_sgdma " "Found entity 1: control_status_slave_which_resides_within_de2i_150_qsys_sgdma" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894521 ""} { "Info" "ISGN_ENTITY_NAME" "2 descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo " "Found entity 2: descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 437 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894521 ""} { "Info" "ISGN_ENTITY_NAME" "3 descriptor_read_which_resides_within_de2i_150_qsys_sgdma " "Found entity 3: descriptor_read_which_resides_within_de2i_150_qsys_sgdma" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894521 ""} { "Info" "ISGN_ENTITY_NAME" "4 descriptor_write_which_resides_within_de2i_150_qsys_sgdma " "Found entity 4: descriptor_write_which_resides_within_de2i_150_qsys_sgdma" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 810 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894521 ""} { "Info" "ISGN_ENTITY_NAME" "5 de2i_150_qsys_sgdma_chain " "Found entity 5: de2i_150_qsys_sgdma_chain" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 939 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894521 ""} { "Info" "ISGN_ENTITY_NAME" "6 de2i_150_qsys_sgdma_command_grabber " "Found entity 6: de2i_150_qsys_sgdma_command_grabber" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894521 ""} { "Info" "ISGN_ENTITY_NAME" "7 de2i_150_qsys_sgdma_m_read " "Found entity 7: de2i_150_qsys_sgdma_m_read" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894521 ""} { "Info" "ISGN_ENTITY_NAME" "8 de2i_150_qsys_sgdma_m_readfifo_m_readfifo " "Found entity 8: de2i_150_qsys_sgdma_m_readfifo_m_readfifo" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1558 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894521 ""} { "Info" "ISGN_ENTITY_NAME" "9 de2i_150_qsys_sgdma_m_readfifo " "Found entity 9: de2i_150_qsys_sgdma_m_readfifo" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894521 ""} { "Info" "ISGN_ENTITY_NAME" "10 sixteen_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma " "Found entity 10: sixteen_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1796 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894521 ""} { "Info" "ISGN_ENTITY_NAME" "11 thirty_two_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma " "Found entity 11: thirty_two_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894521 ""} { "Info" "ISGN_ENTITY_NAME" "12 sixty_four_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma " "Found entity 12: sixty_four_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1938 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894521 ""} { "Info" "ISGN_ENTITY_NAME" "13 byteenable_gen_which_resides_within_de2i_150_qsys_sgdma " "Found entity 13: byteenable_gen_which_resides_within_de2i_150_qsys_sgdma" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2042 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894521 ""} { "Info" "ISGN_ENTITY_NAME" "14 de2i_150_qsys_sgdma_m_write " "Found entity 14: de2i_150_qsys_sgdma_m_write" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2090 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894521 ""} { "Info" "ISGN_ENTITY_NAME" "15 de2i_150_qsys_sgdma_command_fifo " "Found entity 15: de2i_150_qsys_sgdma_command_fifo" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894521 ""} { "Info" "ISGN_ENTITY_NAME" "16 de2i_150_qsys_sgdma_desc_address_fifo " "Found entity 16: de2i_150_qsys_sgdma_desc_address_fifo" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894521 ""} { "Info" "ISGN_ENTITY_NAME" "17 de2i_150_qsys_sgdma_status_token_fifo " "Found entity 17: de2i_150_qsys_sgdma_status_token_fifo" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894521 ""} { "Info" "ISGN_ENTITY_NAME" "18 de2i_150_qsys_sgdma_stream_fifo " "Found entity 18: de2i_150_qsys_sgdma_stream_fifo" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894521 ""} { "Info" "ISGN_ENTITY_NAME" "19 de2i_150_qsys_sgdma " "Found entity 19: de2i_150_qsys_sgdma" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_pcie_ip " "Found entity 1: de2i_150_qsys_pcie_ip" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pipe_interface " "Found entity 1: altpcie_pipe_interface" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894530 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altpcie_pcie_reconfig_bridge.v(253) " "Verilog HDL information at altpcie_pcie_reconfig_bridge.v(253): always construct contains both blocking and non-blocking assignments" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 253 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1443311894531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pcie_reconfig_bridge " "Found entity 1: altpcie_pcie_reconfig_bridge" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894532 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "ALTERA_ATTRIBUTE \"SUPPRESS_DA_RULE_INTERNAL=R102\" altera_pcie_hard_ip_reset_controller.v(79) " "Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(79): synthesis attribute \"ALTERA_ATTRIBUTE\" with value \"\"SUPPRESS_DA_RULE_INTERNAL=R102\"\" has no object and is ignored" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 79 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1443311894533 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "ALTERA_ATTRIBUTE \"SUPPRESS_DA_RULE_INTERNAL=R102\" altera_pcie_hard_ip_reset_controller.v(80) " "Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(80): synthesis attribute \"ALTERA_ATTRIBUTE\" with value \"\"SUPPRESS_DA_RULE_INTERNAL=R102\"\" has no object and is ignored" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 80 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1443311894533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pcie_hard_ip_reset_controller " "Found entity 1: altera_pcie_hard_ip_reset_controller" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_serdes " "Found entity 1: altpcie_rs_serdes" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpcie_pll_100_250.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpcie_pll_100_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pll_100_250 " "Found entity 1: altpcie_pll_100_250" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pll_100_250.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pll_100_250.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpcie_pll_125_250.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpcie_pll_125_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pll_125_250 " "Found entity 1: altpcie_pll_125_250" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pll_125_250.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pll_125_250.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8 " "Found entity 1: de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894592 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_pcie_ip_altgx_internal " "Found entity 2: de2i_150_qsys_pcie_ip_altgx_internal" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v 4 4 " "Found 4 design units, including 4 entities, in source file de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_pipen1b_qsys " "Found entity 1: altpcie_hip_pipen1b_qsys" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894603 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt4gxb_reset_controller " "Found entity 2: alt4gxb_reset_controller" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3493 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894603 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_txcred_patch " "Found entity 3: altpcie_txcred_patch" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894603 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_tl_cfg_pipe " "Found entity 4: altpcie_tl_cfg_pipe" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 4141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_addrtrans " "Found entity 1: altpciexpav_stif_a2p_addrtrans" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_fixtrans " "Found entity 1: altpciexpav_stif_a2p_fixtrans" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_vartrans " "Found entity 1: altpciexpav_stif_a2p_vartrans" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_app " "Found entity 1: altpciexpav_stif_app" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_control_register " "Found entity 1: altpciexpav_stif_control_register" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cfg_status " "Found entity 1: altpciexpav_stif_cfg_status" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_avalon " "Found entity 1: altpciexpav_stif_cr_avalon" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_interrupt " "Found entity 1: altpciexpav_stif_cr_interrupt" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_mailbox " "Found entity 1: altpciexpav_stif_cr_mailbox" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_p2a_addrtrans " "Found entity 1: altpciexpav_stif_p2a_addrtrans" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_reg_fifo " "Found entity 1: altpciexpav_stif_reg_fifo" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx " "Found entity 1: altpciexpav_stif_rx" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_cntrl " "Found entity 1: altpciexpav_stif_rx_cntrl" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_resp " "Found entity 1: altpciexpav_stif_rx_resp" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx " "Found entity 1: altpciexpav_stif_tx" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx_cntrl " "Found entity 1: altpciexpav_stif_tx_cntrl" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txavl_cntrl " "Found entity 1: altpciexpav_stif_txavl_cntrl" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txresp_cntrl " "Found entity 1: altpciexpav_stif_txresp_cntrl" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_clksync.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_clksync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_clksync " "Found entity 1: altpciexpav_clksync" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_clksync.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_clksync.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_CHECK_HEADER rx_check_header altpciexpav_lite_app.v(167) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(167): object \"RX_CHECK_HEADER\" differs only in case from object \"rx_check_header\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_lite_app.v" 167 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443311894653 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_IDLE rx_idle altpciexpav_lite_app.v(162) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(162): object \"RX_IDLE\" differs only in case from object \"rx_idle\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_lite_app.v" 162 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443311894654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_lite_app.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_lite_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_lite_app " "Found entity 1: altpciexpav_lite_app" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_lite_app.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443311894654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443311894654 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/luisardila/ProjectB/DCC/de2i_150_qsys_pcie.map.smsg " "Generated suppressed messages file /home/luisardila/ProjectB/DCC/de2i_150_qsys_pcie.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1443311894760 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "868 " "Peak virtual memory: 868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1443311894971 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 27 01:58:14 2015 " "Processing ended: Sun Sep 27 01:58:14 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1443311894971 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1443311894971 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1443311894971 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1443311894971 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1443311901116 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v " "Source file: /home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1443311961732 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1443311961732 ""}
