

================================================================
== Vitis HLS Report for 'clarke_direct_float_s'
================================================================
* Date:           Mon Oct 17 13:30:30 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        foc-rewrite
* Solution:       foc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.150 us|  0.150 us|   15|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     200|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     5|     355|     349|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     197|    -|
|Register         |        -|     -|     152|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     5|     507|     746|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U21  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U25     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U26     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U27     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U28     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U22   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |sitofp_32s_32_4_no_dsp_1_U23        |sitofp_32s_32_4_no_dsp_1        |        0|   0|    0|    0|    0|
    |sitofp_32s_32_4_no_dsp_1_U24        |sitofp_32s_32_4_no_dsp_1        |        0|   0|    0|    0|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   5|  355|  349|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |sub_ln12_5_fu_247_p2   |         -|   0|  0|   9|           2|           2|
    |sub_ln12_fu_202_p2     |         -|   0|  0|   9|           2|           2|
    |sub_ln21_fu_220_p2     |         -|   0|  0|  24|          17|          17|
    |sub_ln25_fu_265_p2     |         -|   0|  0|  24|          17|          17|
    |and_ln12_13_fu_194_p2  |       and|   0|  0|   2|           1|           1|
    |and_ln12_14_fu_231_p2  |       and|   0|  0|   2|           1|           1|
    |and_ln12_15_fu_239_p2  |       and|   0|  0|   2|           1|           1|
    |and_ln12_fu_186_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln20_fu_276_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln24_fu_287_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln20_1_fu_125_p2  |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln20_fu_119_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln24_1_fu_174_p2  |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln24_fu_168_p2    |      icmp|   0|  0|  11|           8|           2|
    |or_ln20_fu_131_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln24_fu_180_p2      |        or|   0|  0|   2|           1|           1|
    |select_ln20_fu_280_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln24_fu_291_p3  |    select|   0|  0|  32|           1|          32|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 200|         110|         116|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  81|         17|    1|         17|
    |ap_return_0       |   9|          2|   32|         64|
    |ap_return_1       |   9|          2|   32|         64|
    |grp_fu_47_p0      |  14|          3|   32|         96|
    |grp_fu_47_p1      |  14|          3|   32|         96|
    |grp_fu_60_p0      |  14|          3|   32|         96|
    |grp_fu_60_p1      |  14|          3|   32|         96|
    |grp_fu_65_opcode  |  14|          3|    5|         15|
    |grp_fu_65_p0      |  14|          3|   32|         96|
    |grp_fu_65_p1      |  14|          3|   32|         96|
    +------------------+----+-----------+-----+-----------+
    |Total             | 197|         42|  262|        736|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |Ib_temp_reg_325   |  32|   0|   32|          0|
    |ap_CS_fsm         |  16|   0|   16|          0|
    |ap_return_0_preg  |  32|   0|   32|          0|
    |ap_return_1_preg  |  32|   0|   32|          0|
    |or_ln20_reg_335   |   1|   0|    1|          0|
    |or_ln24_reg_357   |   1|   0|    1|          0|
    |reg_82            |  32|   0|   32|          0|
    |tmp_47_reg_342    |   1|   0|    1|          0|
    |tmp_48_reg_347    |   1|   0|    1|          0|
    |tmp_50_reg_384    |   1|   0|    1|          0|
    |tmp_51_reg_364    |   1|   0|    1|          0|
    |tmp_52_reg_369    |   1|   0|    1|          0|
    |tmp_s_reg_374     |   1|   0|    1|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 152|   0|  152|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------+-----+-----+------------+----------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  clarke_direct<float>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  clarke_direct<float>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  clarke_direct<float>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  clarke_direct<float>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  clarke_direct<float>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  clarke_direct<float>|  return value|
|ap_return_0  |  out|   32|  ap_ctrl_hs|  clarke_direct<float>|  return value|
|ap_return_1  |  out|   32|  ap_ctrl_hs|  clarke_direct<float>|  return value|
|Ia           |   in|   32|     ap_none|                    Ia|        scalar|
|Ib           |   in|   32|     ap_none|                    Ib|        scalar|
+-------------+-----+-----+------------+----------------------+--------------+

