Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Nov 20 20:09:58 2023
| Host         : LAPTOP-C2VAUNDT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab7_timing_summary_routed.rpt -pb lab7_timing_summary_routed.pb -rpx lab7_timing_summary_routed.rpx -warn_on_violation
| Design       : lab7
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.870        0.000                      0                 2110        0.112        0.000                      0                 2110        4.500        0.000                       0                  1157  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.870        0.000                      0                 2110        0.112        0.000                      0                 2110        4.500        0.000                       0                  1157  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.870ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.870ns  (required time - arrival time)
  Source:                 ram0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.934ns  (logic 0.882ns (9.872%)  route 8.052ns (90.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1156, routed)        1.614     5.165    ram0/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.882     6.047 r  ram0/RAM_reg/DOADO[3]
                         net (fo=39, routed)          8.052    14.099    user_data[3]
    SLICE_X33Y11         FDRE                                         r  data1_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1156, routed)        1.445    14.817    clk_IBUF_BUFG
    SLICE_X33Y11         FDRE                                         r  data1_reg[2][3]/C
                         clock pessimism              0.259    15.076    
                         clock uncertainty           -0.035    15.040    
    SLICE_X33Y11         FDRE (Setup_fdre_C_D)       -0.071    14.969    data1_reg[2][3]
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                         -14.099    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 ram0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.842ns  (logic 0.882ns (9.975%)  route 7.960ns (90.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1156, routed)        1.614     5.165    ram0/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.882     6.047 r  ram0/RAM_reg/DOADO[3]
                         net (fo=39, routed)          7.960    14.007    user_data[3]
    SLICE_X35Y11         FDRE                                         r  data1_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1156, routed)        1.444    14.816    clk_IBUF_BUFG
    SLICE_X35Y11         FDRE                                         r  data1_reg[1][3]/C
                         clock pessimism              0.259    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X35Y11         FDRE (Setup_fdre_C_D)       -0.081    14.958    data1_reg[1][3]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                         -14.007    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             1.143ns  (required time - arrival time)
  Source:                 ram0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.624ns  (logic 0.882ns (10.228%)  route 7.742ns (89.772%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1156, routed)        1.614     5.165    ram0/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.882     6.047 r  ram0/RAM_reg/DOADO[4]
                         net (fo=35, routed)          7.742    13.789    user_data[4]
    SLICE_X35Y11         FDRE                                         r  data1_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1156, routed)        1.444    14.816    clk_IBUF_BUFG
    SLICE_X35Y11         FDRE                                         r  data1_reg[1][4]/C
                         clock pessimism              0.259    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X35Y11         FDRE (Setup_fdre_C_D)       -0.108    14.931    data1_reg[1][4]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                         -13.789    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.176ns  (required time - arrival time)
  Source:                 ram0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.596ns  (logic 0.882ns (10.261%)  route 7.714ns (89.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1156, routed)        1.614     5.165    ram0/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.882     6.047 r  ram0/RAM_reg/DOADO[4]
                         net (fo=35, routed)          7.714    13.761    user_data[4]
    SLICE_X33Y11         FDRE                                         r  data1_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1156, routed)        1.445    14.817    clk_IBUF_BUFG
    SLICE_X33Y11         FDRE                                         r  data1_reg[2][4]/C
                         clock pessimism              0.259    15.076    
                         clock uncertainty           -0.035    15.040    
    SLICE_X33Y11         FDRE (Setup_fdre_C_D)       -0.103    14.937    data1_reg[2][4]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -13.761    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.328ns  (required time - arrival time)
  Source:                 ram0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data2_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.469ns  (logic 0.882ns (10.415%)  route 7.587ns (89.585%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1156, routed)        1.614     5.165    ram0/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.882     6.047 r  ram0/RAM_reg/DOADO[3]
                         net (fo=39, routed)          7.587    13.634    user_data[3]
    SLICE_X32Y6          FDRE                                         r  data2_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1156, routed)        1.448    14.820    clk_IBUF_BUFG
    SLICE_X32Y6          FDRE                                         r  data2_reg[4][3]/C
                         clock pessimism              0.259    15.079    
                         clock uncertainty           -0.035    15.043    
    SLICE_X32Y6          FDRE (Setup_fdre_C_D)       -0.081    14.962    data2_reg[4][3]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -13.634    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.389ns  (required time - arrival time)
  Source:                 data2_reg[13][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_reg[5][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.600ns  (logic 3.119ns (36.268%)  route 5.481ns (63.732%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1156, routed)        1.568     5.120    clk_IBUF_BUFG
    SLICE_X12Y11         FDRE                                         r  data2_reg[13][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDRE (Prop_fdre_C_Q)         0.518     5.638 r  data2_reg[13][4]/Q
                         net (fo=72, routed)          1.899     7.537    data2_reg_n_0_[13][4]
    SLICE_X1Y22          LUT6 (Prop_lut6_I0_O)        0.124     7.661 r  temp[5][14]_i_112/O
                         net (fo=2, routed)           0.644     8.304    temp[5][14]_i_112_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.124     8.428 r  temp[5][14]_i_116/O
                         net (fo=1, routed)           0.000     8.428    temp[5][14]_i_116_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.068 r  temp_reg[5][14]_i_64/O[3]
                         net (fo=2, routed)           0.809     9.877    temp_reg[5][14]_i_64_n_4
    SLICE_X2Y21          LUT4 (Prop_lut4_I2_O)        0.335    10.212 r  temp[5][14]_i_66/O
                         net (fo=2, routed)           0.613    10.825    temp[5][14]_i_66_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I5_O)        0.331    11.156 r  temp[5][14]_i_25/O
                         net (fo=2, routed)           0.699    11.856    temp[5][14]_i_25_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.382 r  temp_reg[5][14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.382    temp_reg[5][14]_i_4_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.604 r  temp_reg[5][15]_i_4/O[0]
                         net (fo=1, routed)           0.817    13.421    temp_reg[5][15]_i_4_n_7
    SLICE_X8Y24          LUT6 (Prop_lut6_I3_O)        0.299    13.720 r  temp[5][15]_i_1/O
                         net (fo=1, routed)           0.000    13.720    temp[5][15]_i_1_n_0
    SLICE_X8Y24          FDRE                                         r  temp_reg[5][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1156, routed)        1.436    14.808    clk_IBUF_BUFG
    SLICE_X8Y24          FDRE                                         r  temp_reg[5][15]/C
                         clock pessimism              0.259    15.067    
                         clock uncertainty           -0.035    15.031    
    SLICE_X8Y24          FDRE (Setup_fdre_C_D)        0.077    15.108    temp_reg[5][15]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -13.720    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 data2_reg[9][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_reg[9][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.454ns  (logic 3.387ns (40.063%)  route 5.067ns (59.937%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1156, routed)        1.636     5.188    clk_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  data2_reg[9][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.456     5.644 r  data2_reg[9][1]/Q
                         net (fo=72, routed)          1.656     7.300    data2_reg_n_0_[9][1]
    SLICE_X13Y22         LUT2 (Prop_lut2_I0_O)        0.150     7.450 r  temp[9][10]_i_90/O
                         net (fo=1, routed)           0.557     8.007    temp[9][10]_i_90_n_0
    SLICE_X13Y19         LUT6 (Prop_lut6_I3_O)        0.326     8.333 r  temp[9][10]_i_65/O
                         net (fo=1, routed)           0.000     8.333    temp[9][10]_i_65_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.734 r  temp_reg[9][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.734    temp_reg[9][10]_i_40_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.068 r  temp_reg[9][14]_i_42/O[1]
                         net (fo=3, routed)           0.898     9.965    temp_reg[9][14]_i_42_n_6
    SLICE_X10Y19         LUT4 (Prop_lut4_I2_O)        0.303    10.268 r  temp[9][10]_i_41/O
                         net (fo=2, routed)           0.626    10.894    temp[9][10]_i_41_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.018 r  temp[9][10]_i_8/O
                         net (fo=2, routed)           0.352    11.369    temp[9][10]_i_8_n_0
    SLICE_X11Y19         LUT5 (Prop_lut5_I0_O)        0.124    11.493 r  temp[9][10]_i_12/O
                         net (fo=1, routed)           0.000    11.493    temp[9][10]_i_12_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.043 r  temp_reg[9][10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.043    temp_reg[9][10]_i_2_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.356 r  temp_reg[9][14]_i_2/O[3]
                         net (fo=1, routed)           0.980    13.336    temp_reg[9][14]_i_2_n_4
    SLICE_X9Y22          LUT6 (Prop_lut6_I0_O)        0.306    13.642 r  temp[9][14]_i_1/O
                         net (fo=1, routed)           0.000    13.642    temp[9][14]_i_1_n_0
    SLICE_X9Y22          FDRE                                         r  temp_reg[9][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1156, routed)        1.439    14.811    clk_IBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  temp_reg[9][14]/C
                         clock pessimism              0.259    15.070    
                         clock uncertainty           -0.035    15.034    
    SLICE_X9Y22          FDRE (Setup_fdre_C_D)        0.032    15.066    temp_reg[9][14]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -13.642    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.446ns  (required time - arrival time)
  Source:                 data1_reg[12][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_reg[3][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.515ns  (logic 3.268ns (38.377%)  route 5.247ns (61.623%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1156, routed)        1.550     5.102    clk_IBUF_BUFG
    SLICE_X30Y27         FDRE                                         r  data1_reg[12][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.518     5.620 r  data1_reg[12][4]/Q
                         net (fo=68, routed)          1.591     7.211    data1_reg_n_0_[12][4]
    SLICE_X7Y27          LUT2 (Prop_lut2_I1_O)        0.150     7.361 r  temp[3][14]_i_139/O
                         net (fo=1, routed)           0.543     7.904    temp[3][14]_i_139_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I3_O)        0.326     8.230 r  temp[3][14]_i_115/O
                         net (fo=1, routed)           0.000     8.230    temp[3][14]_i_115_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.610 r  temp_reg[3][14]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.610    temp_reg[3][14]_i_64_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.829 r  temp_reg[3][15]_i_12/O[0]
                         net (fo=4, routed)           1.191    10.020    temp_reg[3][15]_i_12_n_7
    SLICE_X28Y28         LUT3 (Prop_lut3_I0_O)        0.290    10.310 r  temp[3][14]_i_70/O
                         net (fo=1, routed)           1.034    11.345    temp[3][14]_i_70_n_0
    SLICE_X11Y27         LUT5 (Prop_lut5_I4_O)        0.332    11.677 r  temp[3][14]_i_29/O
                         net (fo=1, routed)           0.000    11.677    temp[3][14]_i_29_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.209 r  temp_reg[3][14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.209    temp_reg[3][14]_i_4_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.431 r  temp_reg[3][15]_i_4/O[0]
                         net (fo=1, routed)           0.888    13.318    temp_reg[3][15]_i_4_n_7
    SLICE_X28Y27         LUT6 (Prop_lut6_I3_O)        0.299    13.617 r  temp[3][15]_i_1/O
                         net (fo=1, routed)           0.000    13.617    temp[3][15]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  temp_reg[3][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1156, routed)        1.436    14.808    clk_IBUF_BUFG
    SLICE_X28Y27         FDRE                                         r  temp_reg[3][15]/C
                         clock pessimism              0.259    15.067    
                         clock uncertainty           -0.035    15.031    
    SLICE_X28Y27         FDRE (Setup_fdre_C_D)        0.032    15.063    temp_reg[3][15]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -13.617    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 data2_reg[11][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_reg[15][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.469ns  (logic 3.112ns (36.744%)  route 5.357ns (63.256%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1156, routed)        1.559     5.111    clk_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  data2_reg[11][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.518     5.629 r  data2_reg[11][3]/Q
                         net (fo=72, routed)          1.779     7.408    data2_reg_n_0_[11][3]
    SLICE_X34Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.532 r  temp[15][14]_i_89/O
                         net (fo=2, routed)           0.586     8.118    temp[15][14]_i_89_n_0
    SLICE_X32Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.242 r  temp[15][14]_i_93/O
                         net (fo=1, routed)           0.000     8.242    temp[15][14]_i_93_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.774 r  temp_reg[15][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.774    temp_reg[15][14]_i_42_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.002 r  temp_reg[15][15]_i_10/CO[2]
                         net (fo=4, routed)           1.325    10.327    temp_reg[15][15]_i_10_n_1
    SLICE_X15Y34         LUT3 (Prop_lut3_I0_O)        0.341    10.668 r  temp[15][14]_i_46/O
                         net (fo=1, routed)           0.858    11.525    temp[15][14]_i_46_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I2_O)        0.326    11.851 r  temp[15][14]_i_11/O
                         net (fo=1, routed)           0.000    11.851    temp[15][14]_i_11_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.249 r  temp_reg[15][14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.249    temp_reg[15][14]_i_2_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.471 r  temp_reg[15][15]_i_2/O[0]
                         net (fo=1, routed)           0.810    13.281    temp_reg[15][15]_i_2_n_7
    SLICE_X31Y34         LUT6 (Prop_lut6_I0_O)        0.299    13.580 r  temp[15][15]_i_1/O
                         net (fo=1, routed)           0.000    13.580    temp[15][15]_i_1_n_0
    SLICE_X31Y34         FDRE                                         r  temp_reg[15][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1156, routed)        1.442    14.814    clk_IBUF_BUFG
    SLICE_X31Y34         FDRE                                         r  temp_reg[15][15]/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X31Y34         FDRE (Setup_fdre_C_D)        0.029    15.066    temp_reg[15][15]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -13.580    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.528ns  (required time - arrival time)
  Source:                 ram0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data2_reg[12][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.169ns  (logic 0.882ns (10.796%)  route 7.287ns (89.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1156, routed)        1.614     5.165    ram0/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.882     6.047 r  ram0/RAM_reg/DOADO[3]
                         net (fo=39, routed)          7.287    13.335    user_data[3]
    SLICE_X39Y3          FDRE                                         r  data2_reg[12][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1156, routed)        1.448    14.820    clk_IBUF_BUFG
    SLICE_X39Y3          FDRE                                         r  data2_reg[12][3]/C
                         clock pessimism              0.187    15.007    
                         clock uncertainty           -0.035    14.971    
    SLICE_X39Y3          FDRE (Setup_fdre_C_D)       -0.109    14.862    data2_reg[12][3]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -13.335    
  -------------------------------------------------------------------
                         slack                                  1.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 index_counter_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[64][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.845%)  route 0.281ns (60.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1156, routed)        0.566     1.479    clk_IBUF_BUFG
    SLICE_X39Y2          FDRE                                         r  index_counter_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  index_counter_reg[1]_rep/Q
                         net (fo=112, routed)         0.281     1.901    index_counter_reg[1]_rep_n_0
    SLICE_X35Y2          LUT6 (Prop_lut6_I3_O)        0.045     1.946 r  data[64][2]_i_1/O
                         net (fo=1, routed)           0.000     1.946    data[64][2]_i_1_n_0
    SLICE_X35Y2          FDRE                                         r  data_reg[64][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1156, routed)        0.834     1.992    clk_IBUF_BUFG
    SLICE_X35Y2          FDRE                                         r  data_reg[64][2]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X35Y2          FDRE (Hold_fdre_C_D)         0.092     1.834    data_reg[64][2]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 uart/tx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.769%)  route 0.101ns (35.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1156, routed)        0.569     1.482    uart/clk_IBUF_BUFG
    SLICE_X15Y1          FDRE                                         r  uart/tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  uart/tx_data_reg[0]/Q
                         net (fo=1, routed)           0.101     1.725    uart/tx_data_reg_n_0_[0]
    SLICE_X12Y1          LUT6 (Prop_lut6_I0_O)        0.045     1.770 r  uart/tx_out_i_2/O
                         net (fo=1, routed)           0.000     1.770    uart/tx_out_i_2_n_0
    SLICE_X12Y1          FDRE                                         r  uart/tx_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1156, routed)        0.839     1.997    uart/clk_IBUF_BUFG
    SLICE_X12Y1          FDRE                                         r  uart/tx_out_reg/C
                         clock pessimism             -0.499     1.498    
    SLICE_X12Y1          FDRE (Hold_fdre_C_D)         0.120     1.618    uart/tx_out_reg
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1156, routed)        0.598     1.511    lcd0/clk_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  lcd0/tcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141     1.652 r  lcd0/tcode_reg[0]/Q
                         net (fo=1, routed)           0.110     1.762    lcd0/tcode_reg_n_0_[0]
    SLICE_X3Y1           FDRE                                         r  lcd0/text_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1156, routed)        0.869     2.027    lcd0/clk_IBUF_BUFG
    SLICE_X3Y1           FDRE                                         r  lcd0/text_d_reg[0]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X3Y1           FDRE (Hold_fdre_C_D)         0.070     1.597    lcd0/text_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 lcd0/icode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/init_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1156, routed)        0.597     1.510    lcd0/clk_IBUF_BUFG
    SLICE_X2Y3           FDRE                                         r  lcd0/icode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDRE (Prop_fdre_C_Q)         0.164     1.674 r  lcd0/icode_reg[0]/Q
                         net (fo=1, routed)           0.100     1.774    lcd0/icode_reg_n_0_[0]
    SLICE_X1Y3           FDRE                                         r  lcd0/init_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1156, routed)        0.868     2.026    lcd0/clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  lcd0/init_d_reg[0]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X1Y3           FDRE (Hold_fdre_C_D)         0.075     1.601    lcd0/init_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 lcd0/icode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/init_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1156, routed)        0.597     1.510    lcd0/clk_IBUF_BUFG
    SLICE_X2Y3           FDRE                                         r  lcd0/icode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDRE (Prop_fdre_C_Q)         0.164     1.674 r  lcd0/icode_reg[2]/Q
                         net (fo=1, routed)           0.100     1.774    lcd0/icode_reg_n_0_[2]
    SLICE_X1Y3           FDRE                                         r  lcd0/init_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1156, routed)        0.868     2.026    lcd0/clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  lcd0/init_d_reg[2]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X1Y3           FDRE (Hold_fdre_C_D)         0.071     1.597    lcd0/init_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 index_counter_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[64][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.105%)  route 0.376ns (66.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1156, routed)        0.566     1.479    clk_IBUF_BUFG
    SLICE_X39Y2          FDRE                                         r  index_counter_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  index_counter_reg[1]_rep/Q
                         net (fo=112, routed)         0.376     1.996    index_counter_reg[1]_rep_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I0_O)        0.045     2.041 r  data[64][0]_i_1/O
                         net (fo=1, routed)           0.000     2.041    data[64][0]_i_1_n_0
    SLICE_X34Y3          FDRE                                         r  data_reg[64][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1156, routed)        0.833     1.991    clk_IBUF_BUFG
    SLICE_X34Y3          FDRE                                         r  data_reg[64][0]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X34Y3          FDRE (Hold_fdre_C_D)         0.121     1.862    data_reg[64][0]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 user_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.250%)  route 0.276ns (62.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1156, routed)        0.569     1.482    clk_IBUF_BUFG
    SLICE_X10Y2          FDRE                                         r  user_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDRE (Prop_fdre_C_Q)         0.164     1.646 r  user_addr_reg[5]/Q
                         net (fo=28, routed)          0.276     1.923    ram0/user_addr_reg[4]
    RAMB18_X0Y0          RAMB18E1                                     r  ram0/RAM_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1156, routed)        0.880     2.038    ram0/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.479     1.560    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.743    ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 user_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.932%)  route 0.280ns (63.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1156, routed)        0.569     1.482    clk_IBUF_BUFG
    SLICE_X10Y2          FDRE                                         r  user_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDRE (Prop_fdre_C_Q)         0.164     1.646 r  user_addr_reg[7]/Q
                         net (fo=19, routed)          0.280     1.926    ram0/user_addr_reg[6]
    RAMB18_X0Y0          RAMB18E1                                     r  ram0/RAM_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1156, routed)        0.880     2.038    ram0/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.479     1.560    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.743    ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 user_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.487%)  route 0.285ns (63.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1156, routed)        0.569     1.482    clk_IBUF_BUFG
    SLICE_X10Y1          FDRE                                         r  user_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.164     1.646 r  user_addr_reg[3]/Q
                         net (fo=41, routed)          0.285     1.932    ram0/user_addr_reg[2]
    RAMB18_X0Y0          RAMB18E1                                     r  ram0/RAM_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1156, routed)        0.880     2.038    ram0/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.479     1.560    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.743    ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 user_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.164ns (36.277%)  route 0.288ns (63.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1156, routed)        0.569     1.482    clk_IBUF_BUFG
    SLICE_X10Y2          FDRE                                         r  user_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDRE (Prop_fdre_C_Q)         0.164     1.646 r  user_addr_reg[4]/Q
                         net (fo=18, routed)          0.288     1.934    ram0/user_addr_reg[3]
    RAMB18_X0Y0          RAMB18E1                                     r  ram0/RAM_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1156, routed)        0.880     2.038    ram0/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.479     1.560    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.743    ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0     ram0/RAM_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y2     FSM_sequential_Q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y2     FSM_sequential_Q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y2     P_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y2     P_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y6     data1_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y6     data1_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y7     data1_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y11    data1_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y2     FSM_sequential_Q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y2     FSM_sequential_Q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y2     FSM_sequential_Q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y2     FSM_sequential_Q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y2     P_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y2     P_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y2     P_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y2     P_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y6     data1_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y6     data1_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y2     FSM_sequential_Q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y2     FSM_sequential_Q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y2     FSM_sequential_Q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y2     FSM_sequential_Q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y2     P_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y2     P_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y2     P_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y2     P_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y6     data1_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y6     data1_reg[0][0]/C



