
20_uart_tx_dma.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000003a8  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  0800056c  0800056c  0001056c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800058c  0800058c  00010594  2**0
                  CONTENTS
  4 .ARM          00000000  0800058c  0800058c  00010594  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800058c  08000594  00010594  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800058c  0800058c  0001058c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000590  08000590  00010590  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010594  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000594  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000594  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010594  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000105c4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000dba  00000000  00000000  00010607  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000034f  00000000  00000000  000113c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000c0  00000000  00000000  00011710  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000085  00000000  00000000  000117d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000197ec  00000000  00000000  00011855  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00000fa0  00000000  00000000  0002b041  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008ebe4  00000000  00000000  0002bfe1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00000204  00000000  00000000  000babc8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000096  00000000  00000000  000badcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000000 	.word	0x20000000
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000554 	.word	0x08000554

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000004 	.word	0x20000004
 8000200:	08000554 	.word	0x08000554

08000204 <main>:


static void dma_callback(void);

int main(void)
{
 8000204:	b5b0      	push	{r4, r5, r7, lr}
 8000206:	b088      	sub	sp, #32
 8000208:	af00      	add	r7, sp, #0

	char message[31] = "Hello from Stm32 DMA transfer\n\r";
 800020a:	4b13      	ldr	r3, [pc, #76]	; (8000258 <main+0x54>)
 800020c:	463c      	mov	r4, r7
 800020e:	461d      	mov	r5, r3
 8000210:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000212:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000214:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000218:	c407      	stmia	r4!, {r0, r1, r2}
 800021a:	8023      	strh	r3, [r4, #0]
 800021c:	3402      	adds	r4, #2
 800021e:	0c1b      	lsrs	r3, r3, #16
 8000220:	7023      	strb	r3, [r4, #0]

	/*1.Enable clock access to GPIOA*/
	RCC->AHB1ENR |= GPIOAEN;
 8000222:	4b0e      	ldr	r3, [pc, #56]	; (800025c <main+0x58>)
 8000224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000226:	4a0d      	ldr	r2, [pc, #52]	; (800025c <main+0x58>)
 8000228:	f043 0301 	orr.w	r3, r3, #1
 800022c:	6313      	str	r3, [r2, #48]	; 0x30

	/*2.Set PA5 as output pin*/
	GPIOA->MODER |= (1U<<10);
 800022e:	4b0c      	ldr	r3, [pc, #48]	; (8000260 <main+0x5c>)
 8000230:	681b      	ldr	r3, [r3, #0]
 8000232:	4a0b      	ldr	r2, [pc, #44]	; (8000260 <main+0x5c>)
 8000234:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000238:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~(1U<<11);
 800023a:	4b09      	ldr	r3, [pc, #36]	; (8000260 <main+0x5c>)
 800023c:	681b      	ldr	r3, [r3, #0]
 800023e:	4a08      	ldr	r2, [pc, #32]	; (8000260 <main+0x5c>)
 8000240:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000244:	6013      	str	r3, [r2, #0]

	uart2_tx_init();
 8000246:	f000 f8c5 	bl	80003d4 <uart2_tx_init>
	dma1_stream6_init((uint32_t) message, (uint32_t)&USART2->DR,31 );
 800024a:	463b      	mov	r3, r7
 800024c:	221f      	movs	r2, #31
 800024e:	4905      	ldr	r1, [pc, #20]	; (8000264 <main+0x60>)
 8000250:	4618      	mov	r0, r3
 8000252:	f000 f84b 	bl	80002ec <dma1_stream6_init>


	while(1)
 8000256:	e7fe      	b.n	8000256 <main+0x52>
 8000258:	0800056c 	.word	0x0800056c
 800025c:	40023800 	.word	0x40023800
 8000260:	40020000 	.word	0x40020000
 8000264:	40004404 	.word	0x40004404

08000268 <dma_callback>:
	}

}

static void dma_callback(void)
{
 8000268:	b480      	push	{r7}
 800026a:	af00      	add	r7, sp, #0
	GPIOA->ODR |=LED_PIN;
 800026c:	4b05      	ldr	r3, [pc, #20]	; (8000284 <dma_callback+0x1c>)
 800026e:	695b      	ldr	r3, [r3, #20]
 8000270:	4a04      	ldr	r2, [pc, #16]	; (8000284 <dma_callback+0x1c>)
 8000272:	f043 0320 	orr.w	r3, r3, #32
 8000276:	6153      	str	r3, [r2, #20]

}
 8000278:	bf00      	nop
 800027a:	46bd      	mov	sp, r7
 800027c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000280:	4770      	bx	lr
 8000282:	bf00      	nop
 8000284:	40020000 	.word	0x40020000

08000288 <DMA1_Stream6_IRQHandler>:

void DMA1_Stream6_IRQHandler(void)
{
 8000288:	b580      	push	{r7, lr}
 800028a:	af00      	add	r7, sp, #0
	/*Check for transfer complete interrupt*/
	if(DMA1->HISR & HISR_TCIF6)
 800028c:	4b07      	ldr	r3, [pc, #28]	; (80002ac <DMA1_Stream6_IRQHandler+0x24>)
 800028e:	685b      	ldr	r3, [r3, #4]
 8000290:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000294:	2b00      	cmp	r3, #0
 8000296:	d007      	beq.n	80002a8 <DMA1_Stream6_IRQHandler+0x20>
	{
		/*Clear flag*/
		DMA1->HIFCR |=HIFCR_CTCIF6;
 8000298:	4b04      	ldr	r3, [pc, #16]	; (80002ac <DMA1_Stream6_IRQHandler+0x24>)
 800029a:	68db      	ldr	r3, [r3, #12]
 800029c:	4a03      	ldr	r2, [pc, #12]	; (80002ac <DMA1_Stream6_IRQHandler+0x24>)
 800029e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80002a2:	60d3      	str	r3, [r2, #12]

		/*Do something*/
		dma_callback();
 80002a4:	f7ff ffe0 	bl	8000268 <dma_callback>
	}


}
 80002a8:	bf00      	nop
 80002aa:	bd80      	pop	{r7, pc}
 80002ac:	40026000 	.word	0x40026000

080002b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80002b0:	b480      	push	{r7}
 80002b2:	b083      	sub	sp, #12
 80002b4:	af00      	add	r7, sp, #0
 80002b6:	4603      	mov	r3, r0
 80002b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80002ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002be:	2b00      	cmp	r3, #0
 80002c0:	db0b      	blt.n	80002da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80002c2:	79fb      	ldrb	r3, [r7, #7]
 80002c4:	f003 021f 	and.w	r2, r3, #31
 80002c8:	4907      	ldr	r1, [pc, #28]	; (80002e8 <__NVIC_EnableIRQ+0x38>)
 80002ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002ce:	095b      	lsrs	r3, r3, #5
 80002d0:	2001      	movs	r0, #1
 80002d2:	fa00 f202 	lsl.w	r2, r0, r2
 80002d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80002da:	bf00      	nop
 80002dc:	370c      	adds	r7, #12
 80002de:	46bd      	mov	sp, r7
 80002e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e4:	4770      	bx	lr
 80002e6:	bf00      	nop
 80002e8:	e000e100 	.word	0xe000e100

080002ec <dma1_stream6_init>:
}



void dma1_stream6_init(uint32_t src, uint32_t dst, uint32_t len)
{
 80002ec:	b580      	push	{r7, lr}
 80002ee:	b084      	sub	sp, #16
 80002f0:	af00      	add	r7, sp, #0
 80002f2:	60f8      	str	r0, [r7, #12]
 80002f4:	60b9      	str	r1, [r7, #8]
 80002f6:	607a      	str	r2, [r7, #4]
	/*Enable clock access to DMA*/
	RCC->AHB1ENR |=DMA1EN;
 80002f8:	4b32      	ldr	r3, [pc, #200]	; (80003c4 <dma1_stream6_init+0xd8>)
 80002fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002fc:	4a31      	ldr	r2, [pc, #196]	; (80003c4 <dma1_stream6_init+0xd8>)
 80002fe:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000302:	6313      	str	r3, [r2, #48]	; 0x30

	/*Disable DMA1 Stream6*/
	DMA1_Stream6->CR &=~DMA_CR_EN;
 8000304:	4b30      	ldr	r3, [pc, #192]	; (80003c8 <dma1_stream6_init+0xdc>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	4a2f      	ldr	r2, [pc, #188]	; (80003c8 <dma1_stream6_init+0xdc>)
 800030a:	f023 0301 	bic.w	r3, r3, #1
 800030e:	6013      	str	r3, [r2, #0]

    /*Wait until DMA1 Stream 6 is disabled */
    while(DMA1_Stream6->CR & DMA_CR_EN){}
 8000310:	bf00      	nop
 8000312:	4b2d      	ldr	r3, [pc, #180]	; (80003c8 <dma1_stream6_init+0xdc>)
 8000314:	681b      	ldr	r3, [r3, #0]
 8000316:	f003 0301 	and.w	r3, r3, #1
 800031a:	2b00      	cmp	r3, #0
 800031c:	d1f9      	bne.n	8000312 <dma1_stream6_init+0x26>

	/*Clear all interrupt flags of Stream6*/

	DMA1->HIFCR |=(1U<<16);
 800031e:	4b2b      	ldr	r3, [pc, #172]	; (80003cc <dma1_stream6_init+0xe0>)
 8000320:	68db      	ldr	r3, [r3, #12]
 8000322:	4a2a      	ldr	r2, [pc, #168]	; (80003cc <dma1_stream6_init+0xe0>)
 8000324:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000328:	60d3      	str	r3, [r2, #12]
	DMA1->HIFCR |=(1U<<18);
 800032a:	4b28      	ldr	r3, [pc, #160]	; (80003cc <dma1_stream6_init+0xe0>)
 800032c:	68db      	ldr	r3, [r3, #12]
 800032e:	4a27      	ldr	r2, [pc, #156]	; (80003cc <dma1_stream6_init+0xe0>)
 8000330:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000334:	60d3      	str	r3, [r2, #12]
	DMA1->HIFCR |=(1U<<19);
 8000336:	4b25      	ldr	r3, [pc, #148]	; (80003cc <dma1_stream6_init+0xe0>)
 8000338:	68db      	ldr	r3, [r3, #12]
 800033a:	4a24      	ldr	r2, [pc, #144]	; (80003cc <dma1_stream6_init+0xe0>)
 800033c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000340:	60d3      	str	r3, [r2, #12]
	DMA1->HIFCR |=(1U<<20);
 8000342:	4b22      	ldr	r3, [pc, #136]	; (80003cc <dma1_stream6_init+0xe0>)
 8000344:	68db      	ldr	r3, [r3, #12]
 8000346:	4a21      	ldr	r2, [pc, #132]	; (80003cc <dma1_stream6_init+0xe0>)
 8000348:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800034c:	60d3      	str	r3, [r2, #12]
	DMA1->HIFCR |=(1U<<21);
 800034e:	4b1f      	ldr	r3, [pc, #124]	; (80003cc <dma1_stream6_init+0xe0>)
 8000350:	68db      	ldr	r3, [r3, #12]
 8000352:	4a1e      	ldr	r2, [pc, #120]	; (80003cc <dma1_stream6_init+0xe0>)
 8000354:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000358:	60d3      	str	r3, [r2, #12]


	/*Set the destination buffer*/
	DMA1_Stream6->PAR = dst;
 800035a:	4a1b      	ldr	r2, [pc, #108]	; (80003c8 <dma1_stream6_init+0xdc>)
 800035c:	68bb      	ldr	r3, [r7, #8]
 800035e:	6093      	str	r3, [r2, #8]

	/*Set the source buffer*/
	DMA1_Stream6->M0AR = src;
 8000360:	4a19      	ldr	r2, [pc, #100]	; (80003c8 <dma1_stream6_init+0xdc>)
 8000362:	68fb      	ldr	r3, [r7, #12]
 8000364:	60d3      	str	r3, [r2, #12]

	/*Set length*/
	DMA1_Stream6->NDTR = len;
 8000366:	4a18      	ldr	r2, [pc, #96]	; (80003c8 <dma1_stream6_init+0xdc>)
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	6053      	str	r3, [r2, #4]

	/*Select Stream6 CH4*/
	DMA1_Stream6->CR = CHSEL4;
 800036c:	4b16      	ldr	r3, [pc, #88]	; (80003c8 <dma1_stream6_init+0xdc>)
 800036e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000372:	601a      	str	r2, [r3, #0]

	/*Enable memory increment*/
	DMA1_Stream6->CR |= DMA_MEM_INC;
 8000374:	4b14      	ldr	r3, [pc, #80]	; (80003c8 <dma1_stream6_init+0xdc>)
 8000376:	681b      	ldr	r3, [r3, #0]
 8000378:	4a13      	ldr	r2, [pc, #76]	; (80003c8 <dma1_stream6_init+0xdc>)
 800037a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800037e:	6013      	str	r3, [r2, #0]

	/*Configure transfer direction*/
	DMA1_Stream6->CR |= DMA_DIR_MEM_TO_PERIPH;
 8000380:	4b11      	ldr	r3, [pc, #68]	; (80003c8 <dma1_stream6_init+0xdc>)
 8000382:	681b      	ldr	r3, [r3, #0]
 8000384:	4a10      	ldr	r2, [pc, #64]	; (80003c8 <dma1_stream6_init+0xdc>)
 8000386:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800038a:	6013      	str	r3, [r2, #0]

	/*Enable DMA transfer complete interrupt*/
	DMA1_Stream6->CR |=DMA_CR_TCIE;
 800038c:	4b0e      	ldr	r3, [pc, #56]	; (80003c8 <dma1_stream6_init+0xdc>)
 800038e:	681b      	ldr	r3, [r3, #0]
 8000390:	4a0d      	ldr	r2, [pc, #52]	; (80003c8 <dma1_stream6_init+0xdc>)
 8000392:	f043 0310 	orr.w	r3, r3, #16
 8000396:	6013      	str	r3, [r2, #0]

	/*Enable direct mode and disable FIFO*/
	DMA1_Stream6->FCR = 0;
 8000398:	4b0b      	ldr	r3, [pc, #44]	; (80003c8 <dma1_stream6_init+0xdc>)
 800039a:	2200      	movs	r2, #0
 800039c:	615a      	str	r2, [r3, #20]

	/*Enable DMA1 Stream6*/
	DMA1_Stream6->CR |=DMA_CR_EN;
 800039e:	4b0a      	ldr	r3, [pc, #40]	; (80003c8 <dma1_stream6_init+0xdc>)
 80003a0:	681b      	ldr	r3, [r3, #0]
 80003a2:	4a09      	ldr	r2, [pc, #36]	; (80003c8 <dma1_stream6_init+0xdc>)
 80003a4:	f043 0301 	orr.w	r3, r3, #1
 80003a8:	6013      	str	r3, [r2, #0]

	/*Enable UART2 transmitter DMA*/
	USART2->CR3 |=UART_CR3_DMAT;
 80003aa:	4b09      	ldr	r3, [pc, #36]	; (80003d0 <dma1_stream6_init+0xe4>)
 80003ac:	695b      	ldr	r3, [r3, #20]
 80003ae:	4a08      	ldr	r2, [pc, #32]	; (80003d0 <dma1_stream6_init+0xe4>)
 80003b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80003b4:	6153      	str	r3, [r2, #20]

	/*DMA Interrupt enable in NVIC*/
	NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80003b6:	2011      	movs	r0, #17
 80003b8:	f7ff ff7a 	bl	80002b0 <__NVIC_EnableIRQ>


}
 80003bc:	bf00      	nop
 80003be:	3710      	adds	r7, #16
 80003c0:	46bd      	mov	sp, r7
 80003c2:	bd80      	pop	{r7, pc}
 80003c4:	40023800 	.word	0x40023800
 80003c8:	400260a0 	.word	0x400260a0
 80003cc:	40026000 	.word	0x40026000
 80003d0:	40004400 	.word	0x40004400

080003d4 <uart2_tx_init>:


}

void uart2_tx_init(void)
{
 80003d4:	b580      	push	{r7, lr}
 80003d6:	af00      	add	r7, sp, #0
	/****************Configure uart gpio pin***************/
	/*Enable clock access to gpioa */
	RCC->AHB1ENR |= GPIOAEN;
 80003d8:	4b20      	ldr	r3, [pc, #128]	; (800045c <uart2_tx_init+0x88>)
 80003da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003dc:	4a1f      	ldr	r2, [pc, #124]	; (800045c <uart2_tx_init+0x88>)
 80003de:	f043 0301 	orr.w	r3, r3, #1
 80003e2:	6313      	str	r3, [r2, #48]	; 0x30

	/*Set PA2 mode to alternate function mode*/
	GPIOA->MODER &=~(1U<<4);
 80003e4:	4b1e      	ldr	r3, [pc, #120]	; (8000460 <uart2_tx_init+0x8c>)
 80003e6:	681b      	ldr	r3, [r3, #0]
 80003e8:	4a1d      	ldr	r2, [pc, #116]	; (8000460 <uart2_tx_init+0x8c>)
 80003ea:	f023 0310 	bic.w	r3, r3, #16
 80003ee:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U<<5);
 80003f0:	4b1b      	ldr	r3, [pc, #108]	; (8000460 <uart2_tx_init+0x8c>)
 80003f2:	681b      	ldr	r3, [r3, #0]
 80003f4:	4a1a      	ldr	r2, [pc, #104]	; (8000460 <uart2_tx_init+0x8c>)
 80003f6:	f043 0320 	orr.w	r3, r3, #32
 80003fa:	6013      	str	r3, [r2, #0]

	/*Set PA2 alternate function type to UART_TX (AF07)*/
	GPIOA->AFR[0] |= (1U<<8);
 80003fc:	4b18      	ldr	r3, [pc, #96]	; (8000460 <uart2_tx_init+0x8c>)
 80003fe:	6a1b      	ldr	r3, [r3, #32]
 8000400:	4a17      	ldr	r2, [pc, #92]	; (8000460 <uart2_tx_init+0x8c>)
 8000402:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000406:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<9);
 8000408:	4b15      	ldr	r3, [pc, #84]	; (8000460 <uart2_tx_init+0x8c>)
 800040a:	6a1b      	ldr	r3, [r3, #32]
 800040c:	4a14      	ldr	r2, [pc, #80]	; (8000460 <uart2_tx_init+0x8c>)
 800040e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000412:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<10);
 8000414:	4b12      	ldr	r3, [pc, #72]	; (8000460 <uart2_tx_init+0x8c>)
 8000416:	6a1b      	ldr	r3, [r3, #32]
 8000418:	4a11      	ldr	r2, [pc, #68]	; (8000460 <uart2_tx_init+0x8c>)
 800041a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800041e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<11);
 8000420:	4b0f      	ldr	r3, [pc, #60]	; (8000460 <uart2_tx_init+0x8c>)
 8000422:	6a1b      	ldr	r3, [r3, #32]
 8000424:	4a0e      	ldr	r2, [pc, #56]	; (8000460 <uart2_tx_init+0x8c>)
 8000426:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800042a:	6213      	str	r3, [r2, #32]


	/****************Configure uart module ***************/
	/*Enable clock access to uart2 */
	RCC->APB1ENR |= UART2EN;
 800042c:	4b0b      	ldr	r3, [pc, #44]	; (800045c <uart2_tx_init+0x88>)
 800042e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000430:	4a0a      	ldr	r2, [pc, #40]	; (800045c <uart2_tx_init+0x88>)
 8000432:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000436:	6413      	str	r3, [r2, #64]	; 0x40

	/*Configure baudrate*/
	uart_set_baudrate(USART2,APB1_CLK,UART_BAUDRATE);
 8000438:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800043c:	4909      	ldr	r1, [pc, #36]	; (8000464 <uart2_tx_init+0x90>)
 800043e:	480a      	ldr	r0, [pc, #40]	; (8000468 <uart2_tx_init+0x94>)
 8000440:	f000 f814 	bl	800046c <uart_set_baudrate>

	/*Configure the transfer direction*/
	 USART2->CR1 =  CR1_TE;
 8000444:	4b08      	ldr	r3, [pc, #32]	; (8000468 <uart2_tx_init+0x94>)
 8000446:	2208      	movs	r2, #8
 8000448:	60da      	str	r2, [r3, #12]

	/*Enable uart module*/
	 USART2->CR1 |= CR1_UE;
 800044a:	4b07      	ldr	r3, [pc, #28]	; (8000468 <uart2_tx_init+0x94>)
 800044c:	68db      	ldr	r3, [r3, #12]
 800044e:	4a06      	ldr	r2, [pc, #24]	; (8000468 <uart2_tx_init+0x94>)
 8000450:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000454:	60d3      	str	r3, [r2, #12]


}
 8000456:	bf00      	nop
 8000458:	bd80      	pop	{r7, pc}
 800045a:	bf00      	nop
 800045c:	40023800 	.word	0x40023800
 8000460:	40020000 	.word	0x40020000
 8000464:	00f42400 	.word	0x00f42400
 8000468:	40004400 	.word	0x40004400

0800046c <uart_set_baudrate>:




static void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t PeriphClk,  uint32_t BaudRate)
{
 800046c:	b580      	push	{r7, lr}
 800046e:	b084      	sub	sp, #16
 8000470:	af00      	add	r7, sp, #0
 8000472:	60f8      	str	r0, [r7, #12]
 8000474:	60b9      	str	r1, [r7, #8]
 8000476:	607a      	str	r2, [r7, #4]
	USARTx->BRR =  compute_uart_bd(PeriphClk,BaudRate);
 8000478:	6879      	ldr	r1, [r7, #4]
 800047a:	68b8      	ldr	r0, [r7, #8]
 800047c:	f000 f808 	bl	8000490 <compute_uart_bd>
 8000480:	4603      	mov	r3, r0
 8000482:	461a      	mov	r2, r3
 8000484:	68fb      	ldr	r3, [r7, #12]
 8000486:	609a      	str	r2, [r3, #8]
}
 8000488:	bf00      	nop
 800048a:	3710      	adds	r7, #16
 800048c:	46bd      	mov	sp, r7
 800048e:	bd80      	pop	{r7, pc}

08000490 <compute_uart_bd>:

static uint16_t compute_uart_bd(uint32_t PeriphClk, uint32_t BaudRate)
{
 8000490:	b480      	push	{r7}
 8000492:	b083      	sub	sp, #12
 8000494:	af00      	add	r7, sp, #0
 8000496:	6078      	str	r0, [r7, #4]
 8000498:	6039      	str	r1, [r7, #0]
	return ((PeriphClk + (BaudRate/2U))/BaudRate);
 800049a:	683b      	ldr	r3, [r7, #0]
 800049c:	085a      	lsrs	r2, r3, #1
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	441a      	add	r2, r3
 80004a2:	683b      	ldr	r3, [r7, #0]
 80004a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80004a8:	b29b      	uxth	r3, r3
}
 80004aa:	4618      	mov	r0, r3
 80004ac:	370c      	adds	r7, #12
 80004ae:	46bd      	mov	sp, r7
 80004b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b4:	4770      	bx	lr
	...

080004b8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80004b8:	480d      	ldr	r0, [pc, #52]	; (80004f0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80004ba:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80004bc:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004c0:	480c      	ldr	r0, [pc, #48]	; (80004f4 <LoopForever+0x6>)
  ldr r1, =_edata
 80004c2:	490d      	ldr	r1, [pc, #52]	; (80004f8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80004c4:	4a0d      	ldr	r2, [pc, #52]	; (80004fc <LoopForever+0xe>)
  movs r3, #0
 80004c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004c8:	e002      	b.n	80004d0 <LoopCopyDataInit>

080004ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004ce:	3304      	adds	r3, #4

080004d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004d4:	d3f9      	bcc.n	80004ca <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004d6:	4a0a      	ldr	r2, [pc, #40]	; (8000500 <LoopForever+0x12>)
  ldr r4, =_ebss
 80004d8:	4c0a      	ldr	r4, [pc, #40]	; (8000504 <LoopForever+0x16>)
  movs r3, #0
 80004da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004dc:	e001      	b.n	80004e2 <LoopFillZerobss>

080004de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004e0:	3204      	adds	r2, #4

080004e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004e4:	d3fb      	bcc.n	80004de <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80004e6:	f000 f811 	bl	800050c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80004ea:	f7ff fe8b 	bl	8000204 <main>

080004ee <LoopForever>:

LoopForever:
  b LoopForever
 80004ee:	e7fe      	b.n	80004ee <LoopForever>
  ldr   r0, =_estack
 80004f0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80004f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004f8:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80004fc:	08000594 	.word	0x08000594
  ldr r2, =_sbss
 8000500:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000504:	2000001c 	.word	0x2000001c

08000508 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000508:	e7fe      	b.n	8000508 <ADC_IRQHandler>
	...

0800050c <__libc_init_array>:
 800050c:	b570      	push	{r4, r5, r6, lr}
 800050e:	4d0d      	ldr	r5, [pc, #52]	; (8000544 <__libc_init_array+0x38>)
 8000510:	4c0d      	ldr	r4, [pc, #52]	; (8000548 <__libc_init_array+0x3c>)
 8000512:	1b64      	subs	r4, r4, r5
 8000514:	10a4      	asrs	r4, r4, #2
 8000516:	2600      	movs	r6, #0
 8000518:	42a6      	cmp	r6, r4
 800051a:	d109      	bne.n	8000530 <__libc_init_array+0x24>
 800051c:	4d0b      	ldr	r5, [pc, #44]	; (800054c <__libc_init_array+0x40>)
 800051e:	4c0c      	ldr	r4, [pc, #48]	; (8000550 <__libc_init_array+0x44>)
 8000520:	f000 f818 	bl	8000554 <_init>
 8000524:	1b64      	subs	r4, r4, r5
 8000526:	10a4      	asrs	r4, r4, #2
 8000528:	2600      	movs	r6, #0
 800052a:	42a6      	cmp	r6, r4
 800052c:	d105      	bne.n	800053a <__libc_init_array+0x2e>
 800052e:	bd70      	pop	{r4, r5, r6, pc}
 8000530:	f855 3b04 	ldr.w	r3, [r5], #4
 8000534:	4798      	blx	r3
 8000536:	3601      	adds	r6, #1
 8000538:	e7ee      	b.n	8000518 <__libc_init_array+0xc>
 800053a:	f855 3b04 	ldr.w	r3, [r5], #4
 800053e:	4798      	blx	r3
 8000540:	3601      	adds	r6, #1
 8000542:	e7f2      	b.n	800052a <__libc_init_array+0x1e>
 8000544:	0800058c 	.word	0x0800058c
 8000548:	0800058c 	.word	0x0800058c
 800054c:	0800058c 	.word	0x0800058c
 8000550:	08000590 	.word	0x08000590

08000554 <_init>:
 8000554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000556:	bf00      	nop
 8000558:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800055a:	bc08      	pop	{r3}
 800055c:	469e      	mov	lr, r3
 800055e:	4770      	bx	lr

08000560 <_fini>:
 8000560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000562:	bf00      	nop
 8000564:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000566:	bc08      	pop	{r3}
 8000568:	469e      	mov	lr, r3
 800056a:	4770      	bx	lr
