// Seed: 721327049
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output reg id_2;
  inout wire id_1;
  always_ff @(negedge (id_2++
  ))
  begin : LABEL_0
    id_2 <= -1;
  end
  logic id_4 = 1;
  logic id_5 = id_5 == -1;
  wire id_6, module_0;
  assign id_5 = id_6;
  wire  id_7;
  logic id_8;
  ;
  wire id_9;
endmodule
module module_1 #(
    parameter id_7 = 32'd71
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input logic [7:0] id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire _id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  integer [id_7 : 1  -  -1] id_15 = id_1 == id_5;
  always @(posedge 1 or posedge 1) begin : LABEL_0
    id_15 <= #1 id_8 == 1;
    $clog2(94);
    ;
    wait (-1);
  end
  module_0 modCall_1 (
      id_8,
      id_15,
      id_5
  );
  assign modCall_1.id_2 = 0;
  logic [-1 : -1] id_16;
  ;
  logic [-1 : 1 'h0] id_17 = id_2 & id_14[-1'b0];
  wire id_18;
endmodule
