<stg><name>needwun_Pipeline_trace</name>


<trans_list>

<trans id="208" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %a_str_idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="a_str_idx"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %b_idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="b_idx"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %a_idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="a_idx"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ptr, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %alignedB, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %alignedA, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SEQB, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SEQA_1, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SEQA_0, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i32 128, i32 %a_idx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i32 128, i32 %b_idx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i64 0, i64 %a_str_idx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.cond:1 %b_idx_1 = load i32 %b_idx

]]></Node>
<StgValue><ssdm name="b_idx_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.cond:2 %a_idx_1 = load i32 %a_idx

]]></Node>
<StgValue><ssdm name="a_idx_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.cond:4 %icmp_ln64 = icmp_sgt  i32 %a_idx_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.cond:5 %icmp_ln64_1 = icmp_sgt  i32 %b_idx_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln64_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
while.cond:6 %or_ln64 = or i1 %icmp_ln64, i1 %icmp_ln64_1

]]></Node>
<StgValue><ssdm name="or_ln64"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond:8 %br_ln64 = br i1 %or_ln64, void %pad_a.exitStub, void %fpga_resource_hint.while.body.5

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.while.body.5:3 %r = mul i32 %b_idx_1, i32 129

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.while.body.5:4 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i32 %r, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="65" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.while.body.5:6 %add_ln66 = add i32 %r, i32 %a_idx_1

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="65" op_0_bw="32">
<![CDATA[
fpga_resource_hint.while.body.5:7 %zext_ln66 = zext i32 %add_ln66

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
fpga_resource_hint.while.body.5:8 %mul_ln66 = mul i65 %zext_ln66, i65 8456765314

]]></Node>
<StgValue><ssdm name="mul_ln66"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
fpga_resource_hint.while.body.5:9 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %mul_ln66, i32 46

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="36" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.while.body.5:10 %urem_ln66 = urem i32 %add_ln66, i32 8321

]]></Node>
<StgValue><ssdm name="urem_ln66"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="70" st_id="4" stage="35" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.while.body.5:10 %urem_ln66 = urem i32 %add_ln66, i32 8321

]]></Node>
<StgValue><ssdm name="urem_ln66"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="71" st_id="5" stage="34" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.while.body.5:10 %urem_ln66 = urem i32 %add_ln66, i32 8321

]]></Node>
<StgValue><ssdm name="urem_ln66"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="72" st_id="6" stage="33" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.while.body.5:10 %urem_ln66 = urem i32 %add_ln66, i32 8321

]]></Node>
<StgValue><ssdm name="urem_ln66"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="73" st_id="7" stage="32" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.while.body.5:10 %urem_ln66 = urem i32 %add_ln66, i32 8321

]]></Node>
<StgValue><ssdm name="urem_ln66"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="74" st_id="8" stage="31" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.while.body.5:10 %urem_ln66 = urem i32 %add_ln66, i32 8321

]]></Node>
<StgValue><ssdm name="urem_ln66"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="75" st_id="9" stage="30" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.while.body.5:10 %urem_ln66 = urem i32 %add_ln66, i32 8321

]]></Node>
<StgValue><ssdm name="urem_ln66"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="76" st_id="10" stage="29" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.while.body.5:10 %urem_ln66 = urem i32 %add_ln66, i32 8321

]]></Node>
<StgValue><ssdm name="urem_ln66"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="77" st_id="11" stage="28" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.while.body.5:10 %urem_ln66 = urem i32 %add_ln66, i32 8321

]]></Node>
<StgValue><ssdm name="urem_ln66"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="78" st_id="12" stage="27" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.while.body.5:10 %urem_ln66 = urem i32 %add_ln66, i32 8321

]]></Node>
<StgValue><ssdm name="urem_ln66"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="79" st_id="13" stage="26" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.while.body.5:10 %urem_ln66 = urem i32 %add_ln66, i32 8321

]]></Node>
<StgValue><ssdm name="urem_ln66"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="80" st_id="14" stage="25" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.while.body.5:10 %urem_ln66 = urem i32 %add_ln66, i32 8321

]]></Node>
<StgValue><ssdm name="urem_ln66"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="81" st_id="15" stage="24" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.while.body.5:10 %urem_ln66 = urem i32 %add_ln66, i32 8321

]]></Node>
<StgValue><ssdm name="urem_ln66"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="82" st_id="16" stage="23" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.while.body.5:10 %urem_ln66 = urem i32 %add_ln66, i32 8321

]]></Node>
<StgValue><ssdm name="urem_ln66"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="83" st_id="17" stage="22" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.while.body.5:10 %urem_ln66 = urem i32 %add_ln66, i32 8321

]]></Node>
<StgValue><ssdm name="urem_ln66"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="84" st_id="18" stage="21" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.while.body.5:10 %urem_ln66 = urem i32 %add_ln66, i32 8321

]]></Node>
<StgValue><ssdm name="urem_ln66"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="85" st_id="19" stage="20" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.while.body.5:10 %urem_ln66 = urem i32 %add_ln66, i32 8321

]]></Node>
<StgValue><ssdm name="urem_ln66"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="86" st_id="20" stage="19" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.while.body.5:10 %urem_ln66 = urem i32 %add_ln66, i32 8321

]]></Node>
<StgValue><ssdm name="urem_ln66"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="87" st_id="21" stage="18" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.while.body.5:10 %urem_ln66 = urem i32 %add_ln66, i32 8321

]]></Node>
<StgValue><ssdm name="urem_ln66"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="88" st_id="22" stage="17" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.while.body.5:10 %urem_ln66 = urem i32 %add_ln66, i32 8321

]]></Node>
<StgValue><ssdm name="urem_ln66"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="89" st_id="23" stage="16" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.while.body.5:10 %urem_ln66 = urem i32 %add_ln66, i32 8321

]]></Node>
<StgValue><ssdm name="urem_ln66"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="90" st_id="24" stage="15" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.while.body.5:10 %urem_ln66 = urem i32 %add_ln66, i32 8321

]]></Node>
<StgValue><ssdm name="urem_ln66"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="91" st_id="25" stage="14" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.while.body.5:10 %urem_ln66 = urem i32 %add_ln66, i32 8321

]]></Node>
<StgValue><ssdm name="urem_ln66"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="92" st_id="26" stage="13" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.while.body.5:10 %urem_ln66 = urem i32 %add_ln66, i32 8321

]]></Node>
<StgValue><ssdm name="urem_ln66"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="93" st_id="27" stage="12" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.while.body.5:10 %urem_ln66 = urem i32 %add_ln66, i32 8321

]]></Node>
<StgValue><ssdm name="urem_ln66"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="94" st_id="28" stage="11" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.while.body.5:10 %urem_ln66 = urem i32 %add_ln66, i32 8321

]]></Node>
<StgValue><ssdm name="urem_ln66"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="95" st_id="29" stage="10" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.while.body.5:10 %urem_ln66 = urem i32 %add_ln66, i32 8321

]]></Node>
<StgValue><ssdm name="urem_ln66"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="96" st_id="30" stage="9" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.while.body.5:10 %urem_ln66 = urem i32 %add_ln66, i32 8321

]]></Node>
<StgValue><ssdm name="urem_ln66"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="97" st_id="31" stage="8" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.while.body.5:10 %urem_ln66 = urem i32 %add_ln66, i32 8321

]]></Node>
<StgValue><ssdm name="urem_ln66"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="98" st_id="32" stage="7" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.while.body.5:10 %urem_ln66 = urem i32 %add_ln66, i32 8321

]]></Node>
<StgValue><ssdm name="urem_ln66"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="99" st_id="33" stage="6" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.while.body.5:10 %urem_ln66 = urem i32 %add_ln66, i32 8321

]]></Node>
<StgValue><ssdm name="urem_ln66"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="100" st_id="34" stage="5" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.while.body.5:10 %urem_ln66 = urem i32 %add_ln66, i32 8321

]]></Node>
<StgValue><ssdm name="urem_ln66"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="101" st_id="35" stage="4" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.while.body.5:10 %urem_ln66 = urem i32 %add_ln66, i32 8321

]]></Node>
<StgValue><ssdm name="urem_ln66"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="102" st_id="36" stage="3" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.while.body.5:10 %urem_ln66 = urem i32 %add_ln66, i32 8321

]]></Node>
<StgValue><ssdm name="urem_ln66"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="103" st_id="37" stage="2" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.while.body.5:10 %urem_ln66 = urem i32 %add_ln66, i32 8321

]]></Node>
<StgValue><ssdm name="urem_ln66"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="104" st_id="38" stage="1" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.while.body.5:10 %urem_ln66 = urem i32 %add_ln66, i32 8321

]]></Node>
<StgValue><ssdm name="urem_ln66"/></StgValue>
</operation>

<operation id="105" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint.while.body.5:11 %zext_ln66_1 = zext i32 %urem_ln66

]]></Node>
<StgValue><ssdm name="zext_ln66_1"/></StgValue>
</operation>

<operation id="106" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.while.body.5:12 %ptr_addr = getelementptr i16 %ptr, i64 0, i64 %zext_ln66_1

]]></Node>
<StgValue><ssdm name="ptr_addr"/></StgValue>
</operation>

<operation id="107" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="14">
<![CDATA[
fpga_resource_hint.while.body.5:13 %ptr_load = load i14 %ptr_addr

]]></Node>
<StgValue><ssdm name="ptr_load"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="108" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
while.cond:0 %b_str_idx = load i64 %a_str_idx

]]></Node>
<StgValue><ssdm name="b_str_idx"/></StgValue>
</operation>

<operation id="109" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
while.cond:3 %trunc_ln64 = trunc i64 %b_str_idx

]]></Node>
<StgValue><ssdm name="trunc_ln64"/></StgValue>
</operation>

<operation id="110" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.cond:7 %add_ln68 = add i64 %b_str_idx, i64 1

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="111" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.while.body.5:0 %specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln4"/></StgValue>
</operation>

<operation id="112" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.while.body.5:1 %specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln64"/></StgValue>
</operation>

<operation id="113" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.while.body.5:2 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="114" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.while.body.5:5 %rend23 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend23"/></StgValue>
</operation>

<operation id="115" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="14">
<![CDATA[
fpga_resource_hint.while.body.5:13 %ptr_load = load i14 %ptr_addr

]]></Node>
<StgValue><ssdm name="ptr_load"/></StgValue>
</operation>

<operation id="116" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
fpga_resource_hint.while.body.5:14 %tmp_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp, i3 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="117" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="4">
<![CDATA[
fpga_resource_hint.while.body.5:15 %zext_ln66_2 = zext i4 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln66_2"/></StgValue>
</operation>

<operation id="118" st_id="39" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.while.body.5:16 %lshr_ln66 = lshr i16 %ptr_load, i16 %zext_ln66_2

]]></Node>
<StgValue><ssdm name="lshr_ln66"/></StgValue>
</operation>

<operation id="119" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="16">
<![CDATA[
fpga_resource_hint.while.body.5:17 %trunc_ln66 = trunc i16 %lshr_ln66

]]></Node>
<StgValue><ssdm name="trunc_ln66"/></StgValue>
</operation>

<operation id="120" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.while.body.5:18 %alignedA_addr = getelementptr i8 %alignedA, i64 0, i64 %b_str_idx

]]></Node>
<StgValue><ssdm name="alignedA_addr"/></StgValue>
</operation>

<operation id="121" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.while.body.5:19 %alignedB_addr = getelementptr i8 %alignedB, i64 0, i64 %b_str_idx

]]></Node>
<StgValue><ssdm name="alignedB_addr"/></StgValue>
</operation>

<operation id="122" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
fpga_resource_hint.while.body.5:20 %switch_ln66 = switch i8 %trunc_ln66, void %if.else121, i8 92, void %if.then90, i8 60, void %if.then110

]]></Node>
<StgValue><ssdm name="switch_ln66"/></StgValue>
</operation>

<operation id="123" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="32">
<![CDATA[
if.then110:0 %trunc_ln73 = trunc i32 %a_idx_1

]]></Node>
<StgValue><ssdm name="trunc_ln73"/></StgValue>
</operation>

<operation id="124" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="32">
<![CDATA[
if.then110:1 %trunc_ln73_1 = trunc i32 %a_idx_1

]]></Node>
<StgValue><ssdm name="trunc_ln73_1"/></StgValue>
</operation>

<operation id="125" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then110:2 %a_idx_3 = add i32 %a_idx_1, i32 4294967295

]]></Node>
<StgValue><ssdm name="a_idx_3"/></StgValue>
</operation>

<operation id="126" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.then110:3 %add_ln73_1 = add i5 %trunc_ln73_1, i5 31

]]></Node>
<StgValue><ssdm name="add_ln73_1"/></StgValue>
</operation>

<operation id="127" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.then110:4 %add_ln73_2 = add i6 %trunc_ln73, i6 63

]]></Node>
<StgValue><ssdm name="add_ln73_2"/></StgValue>
</operation>

<operation id="128" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then110:5 %lshr_ln2 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %a_idx_3, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="129" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
if.then110:6 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln73_2, i32 5

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="130" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="5">
<![CDATA[
if.then110:8 %zext_ln73 = zext i5 %add_ln73_1

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="131" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then110:9 %SEQA_0_addr_1 = getelementptr i16 %SEQA_0, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="SEQA_0_addr_1"/></StgValue>
</operation>

<operation id="132" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="5">
<![CDATA[
if.then110:10 %SEQA_0_load_1 = load i5 %SEQA_0_addr_1

]]></Node>
<StgValue><ssdm name="SEQA_0_load_1"/></StgValue>
</operation>

<operation id="133" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then110:14 %SEQA_1_addr_1 = getelementptr i16 %SEQA_1, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="SEQA_1_addr_1"/></StgValue>
</operation>

<operation id="134" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="5">
<![CDATA[
if.then110:15 %SEQA_1_load_1 = load i5 %SEQA_1_addr_1

]]></Node>
<StgValue><ssdm name="SEQA_1_load_1"/></StgValue>
</operation>

<operation id="135" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then110:21 %store_ln74 = store i8 45, i8 %alignedB_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="136" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then110:22 %store_ln76 = store i32 %a_idx_3, i32 %a_idx

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="137" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="32">
<![CDATA[
if.then90:0 %trunc_ln67 = trunc i32 %a_idx_1

]]></Node>
<StgValue><ssdm name="trunc_ln67"/></StgValue>
</operation>

<operation id="138" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="32">
<![CDATA[
if.then90:1 %trunc_ln67_1 = trunc i32 %a_idx_1

]]></Node>
<StgValue><ssdm name="trunc_ln67_1"/></StgValue>
</operation>

<operation id="139" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then90:2 %a_idx_2 = add i32 %a_idx_1, i32 4294967295

]]></Node>
<StgValue><ssdm name="a_idx_2"/></StgValue>
</operation>

<operation id="140" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.then90:3 %add_ln67_1 = add i5 %trunc_ln67_1, i5 31

]]></Node>
<StgValue><ssdm name="add_ln67_1"/></StgValue>
</operation>

<operation id="141" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.then90:4 %add_ln67_2 = add i6 %trunc_ln67, i6 63

]]></Node>
<StgValue><ssdm name="add_ln67_2"/></StgValue>
</operation>

<operation id="142" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then90:5 %lshr_ln1 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %a_idx_2, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="143" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
if.then90:6 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln67_2, i32 5

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="144" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="5">
<![CDATA[
if.then90:8 %zext_ln67 = zext i5 %add_ln67_1

]]></Node>
<StgValue><ssdm name="zext_ln67"/></StgValue>
</operation>

<operation id="145" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then90:9 %SEQA_0_addr = getelementptr i16 %SEQA_0, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="SEQA_0_addr"/></StgValue>
</operation>

<operation id="146" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="5">
<![CDATA[
if.then90:10 %SEQA_0_load = load i5 %SEQA_0_addr

]]></Node>
<StgValue><ssdm name="SEQA_0_load"/></StgValue>
</operation>

<operation id="147" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then90:14 %SEQA_1_addr = getelementptr i16 %SEQA_1, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="SEQA_1_addr"/></StgValue>
</operation>

<operation id="148" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="5">
<![CDATA[
if.then90:15 %SEQA_1_load = load i5 %SEQA_1_addr

]]></Node>
<StgValue><ssdm name="SEQA_1_load"/></StgValue>
</operation>

<operation id="149" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="32">
<![CDATA[
if.then90:21 %trunc_ln68 = trunc i32 %b_idx_1

]]></Node>
<StgValue><ssdm name="trunc_ln68"/></StgValue>
</operation>

<operation id="150" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then90:22 %b_idx_3 = add i32 %b_idx_1, i32 4294967295

]]></Node>
<StgValue><ssdm name="b_idx_3"/></StgValue>
</operation>

<operation id="151" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.then90:23 %add_ln68_2 = add i6 %trunc_ln68, i6 63

]]></Node>
<StgValue><ssdm name="add_ln68_2"/></StgValue>
</operation>

<operation id="152" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then90:24 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %b_idx_3, i32 6

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="153" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="6">
<![CDATA[
if.then90:25 %zext_ln68 = zext i6 %add_ln68_2

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="154" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then90:26 %SEQB_addr_1 = getelementptr i16 %SEQB, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="SEQB_addr_1"/></StgValue>
</operation>

<operation id="155" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="6">
<![CDATA[
if.then90:27 %SEQB_load_1 = load i6 %SEQB_addr_1

]]></Node>
<StgValue><ssdm name="SEQB_load_1"/></StgValue>
</operation>

<operation id="156" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then90:33 %store_ln71 = store i32 %a_idx_2, i32 %a_idx

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="157" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then90:34 %store_ln71 = store i32 %b_idx_3, i32 %b_idx

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="158" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="!92"/>
<literal name="trunc_ln66" val="!60"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else121:0 %store_ln78 = store i8 45, i8 %alignedA_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="159" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="!92"/>
<literal name="trunc_ln66" val="!60"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="32">
<![CDATA[
if.else121:1 %trunc_ln79 = trunc i32 %b_idx_1

]]></Node>
<StgValue><ssdm name="trunc_ln79"/></StgValue>
</operation>

<operation id="160" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="!92"/>
<literal name="trunc_ln66" val="!60"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else121:2 %b_idx_2 = add i32 %b_idx_1, i32 4294967295

]]></Node>
<StgValue><ssdm name="b_idx_2"/></StgValue>
</operation>

<operation id="161" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="!92"/>
<literal name="trunc_ln66" val="!60"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.else121:3 %add_ln79_1 = add i6 %trunc_ln79, i6 63

]]></Node>
<StgValue><ssdm name="add_ln79_1"/></StgValue>
</operation>

<operation id="162" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="!92"/>
<literal name="trunc_ln66" val="!60"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else121:4 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %b_idx_2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="163" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="!92"/>
<literal name="trunc_ln66" val="!60"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="6">
<![CDATA[
if.else121:5 %zext_ln79 = zext i6 %add_ln79_1

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="164" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="!92"/>
<literal name="trunc_ln66" val="!60"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else121:6 %SEQB_addr = getelementptr i16 %SEQB, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="SEQB_addr"/></StgValue>
</operation>

<operation id="165" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="!92"/>
<literal name="trunc_ln66" val="!60"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="6">
<![CDATA[
if.else121:7 %SEQB_load = load i6 %SEQB_addr

]]></Node>
<StgValue><ssdm name="SEQB_load"/></StgValue>
</operation>

<operation id="166" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
<literal name="trunc_ln66" val="!92"/>
<literal name="trunc_ln66" val="!60"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else121:13 %store_ln79 = store i32 %b_idx_2, i32 %b_idx

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="167" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end133:0 %store_ln64 = store i64 %add_ln68, i64 %a_str_idx

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="168" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
if.end133:1 %br_ln64 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="206" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
pad_a.exitStub:0 %write_ln64 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %b_str_idx_out, i32 %trunc_ln64

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>

<operation id="207" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0">
<![CDATA[
pad_a.exitStub:1 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="169" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
if.then110:7 %shl_ln9 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp_7, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln9"/></StgValue>
</operation>

<operation id="170" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="5">
<![CDATA[
if.then110:10 %SEQA_0_load_1 = load i5 %SEQA_0_addr_1

]]></Node>
<StgValue><ssdm name="SEQA_0_load_1"/></StgValue>
</operation>

<operation id="171" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="4">
<![CDATA[
if.then110:11 %zext_ln73_1 = zext i4 %shl_ln9

]]></Node>
<StgValue><ssdm name="zext_ln73_1"/></StgValue>
</operation>

<operation id="172" st_id="40" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then110:12 %lshr_ln73 = lshr i16 %SEQA_0_load_1, i16 %zext_ln73_1

]]></Node>
<StgValue><ssdm name="lshr_ln73"/></StgValue>
</operation>

<operation id="173" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="16">
<![CDATA[
if.then110:13 %trunc_ln73_2 = trunc i16 %lshr_ln73

]]></Node>
<StgValue><ssdm name="trunc_ln73_2"/></StgValue>
</operation>

<operation id="174" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="5">
<![CDATA[
if.then110:15 %SEQA_1_load_1 = load i5 %SEQA_1_addr_1

]]></Node>
<StgValue><ssdm name="SEQA_1_load_1"/></StgValue>
</operation>

<operation id="175" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
if.then90:7 %shl_ln7 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp_4, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln7"/></StgValue>
</operation>

<operation id="176" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="5">
<![CDATA[
if.then90:10 %SEQA_0_load = load i5 %SEQA_0_addr

]]></Node>
<StgValue><ssdm name="SEQA_0_load"/></StgValue>
</operation>

<operation id="177" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="4">
<![CDATA[
if.then90:11 %zext_ln67_1 = zext i4 %shl_ln7

]]></Node>
<StgValue><ssdm name="zext_ln67_1"/></StgValue>
</operation>

<operation id="178" st_id="40" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then90:12 %lshr_ln67 = lshr i16 %SEQA_0_load, i16 %zext_ln67_1

]]></Node>
<StgValue><ssdm name="lshr_ln67"/></StgValue>
</operation>

<operation id="179" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="16">
<![CDATA[
if.then90:13 %trunc_ln67_2 = trunc i16 %lshr_ln67

]]></Node>
<StgValue><ssdm name="trunc_ln67_2"/></StgValue>
</operation>

<operation id="180" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="5">
<![CDATA[
if.then90:15 %SEQA_1_load = load i5 %SEQA_1_addr

]]></Node>
<StgValue><ssdm name="SEQA_1_load"/></StgValue>
</operation>

<operation id="181" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="6">
<![CDATA[
if.then90:27 %SEQB_load_1 = load i6 %SEQB_addr_1

]]></Node>
<StgValue><ssdm name="SEQB_load_1"/></StgValue>
</operation>

<operation id="182" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="!92"/>
<literal name="trunc_ln66" val="!60"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="6">
<![CDATA[
if.else121:7 %SEQB_load = load i6 %SEQB_addr

]]></Node>
<StgValue><ssdm name="SEQB_load"/></StgValue>
</operation>

<operation id="183" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="!92"/>
<literal name="trunc_ln66" val="!60"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
if.else121:8 %tmp_3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp_2, i3 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="184" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="!92"/>
<literal name="trunc_ln66" val="!60"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="4">
<![CDATA[
if.else121:9 %zext_ln79_1 = zext i4 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln79_1"/></StgValue>
</operation>

<operation id="185" st_id="40" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="!92"/>
<literal name="trunc_ln66" val="!60"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else121:10 %lshr_ln79 = lshr i16 %SEQB_load, i16 %zext_ln79_1

]]></Node>
<StgValue><ssdm name="lshr_ln79"/></StgValue>
</operation>

<operation id="186" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="!92"/>
<literal name="trunc_ln66" val="!60"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="16">
<![CDATA[
if.else121:11 %trunc_ln79_1 = trunc i16 %lshr_ln79

]]></Node>
<StgValue><ssdm name="trunc_ln79_1"/></StgValue>
</operation>

<operation id="187" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="!92"/>
<literal name="trunc_ln66" val="!60"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else121:12 %store_ln79 = store i8 %trunc_ln79_1, i8 %alignedB_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="188" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="!92"/>
<literal name="trunc_ln66" val="!60"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
if.else121:14 %br_ln0 = br void %if.end133

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="189" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="4">
<![CDATA[
if.then110:16 %zext_ln73_2 = zext i4 %shl_ln9

]]></Node>
<StgValue><ssdm name="zext_ln73_2"/></StgValue>
</operation>

<operation id="190" st_id="41" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then110:17 %lshr_ln73_1 = lshr i16 %SEQA_1_load_1, i16 %zext_ln73_2

]]></Node>
<StgValue><ssdm name="lshr_ln73_1"/></StgValue>
</operation>

<operation id="191" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="16">
<![CDATA[
if.then110:18 %trunc_ln73_3 = trunc i16 %lshr_ln73_1

]]></Node>
<StgValue><ssdm name="trunc_ln73_3"/></StgValue>
</operation>

<operation id="192" st_id="41" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="26">
<![CDATA[
if.then110:19 %tmp_8 = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i26, i8 %trunc_ln73_2, i8 %trunc_ln73_3, i26 %lshr_ln2

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="193" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then110:20 %store_ln73 = store i8 %tmp_8, i8 %alignedA_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="194" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
if.then110:23 %br_ln76 = br void %if.end133

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="195" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="4">
<![CDATA[
if.then90:16 %zext_ln67_2 = zext i4 %shl_ln7

]]></Node>
<StgValue><ssdm name="zext_ln67_2"/></StgValue>
</operation>

<operation id="196" st_id="41" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then90:17 %lshr_ln67_1 = lshr i16 %SEQA_1_load, i16 %zext_ln67_2

]]></Node>
<StgValue><ssdm name="lshr_ln67_1"/></StgValue>
</operation>

<operation id="197" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="16">
<![CDATA[
if.then90:18 %trunc_ln67_3 = trunc i16 %lshr_ln67_1

]]></Node>
<StgValue><ssdm name="trunc_ln67_3"/></StgValue>
</operation>

<operation id="198" st_id="41" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="26">
<![CDATA[
if.then90:19 %tmp_s = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i26, i8 %trunc_ln67_2, i8 %trunc_ln67_3, i26 %lshr_ln1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="199" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then90:20 %store_ln67 = store i8 %tmp_s, i8 %alignedA_addr

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="200" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
if.then90:28 %tmp_6 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp_5, i3 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="201" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="4">
<![CDATA[
if.then90:29 %zext_ln68_1 = zext i4 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln68_1"/></StgValue>
</operation>

<operation id="202" st_id="42" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then90:30 %lshr_ln68 = lshr i16 %SEQB_load_1, i16 %zext_ln68_1

]]></Node>
<StgValue><ssdm name="lshr_ln68"/></StgValue>
</operation>

<operation id="203" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="16">
<![CDATA[
if.then90:31 %trunc_ln68_1 = trunc i16 %lshr_ln68

]]></Node>
<StgValue><ssdm name="trunc_ln68_1"/></StgValue>
</operation>

<operation id="204" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then90:32 %store_ln68 = store i8 %trunc_ln68_1, i8 %alignedB_addr

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="205" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
if.then90:35 %br_ln71 = br void %if.end133

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="336" name="SEQA_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="SEQA_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="337" name="SEQA_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="SEQA_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="338" name="SEQB" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="SEQB"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="339" name="ptr" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="ptr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="340" name="alignedA" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="alignedA"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="341" name="alignedB" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="alignedB"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="342" name="b_str_idx_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="b_str_idx_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="344" from="StgValue_343" to="a_str_idx" fromId="343" toId="44">
</dataflow>
<dataflow id="345" from="StgValue_343" to="b_idx" fromId="343" toId="45">
</dataflow>
<dataflow id="346" from="StgValue_343" to="a_idx" fromId="343" toId="46">
</dataflow>
<dataflow id="348" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="347" toId="47">
</dataflow>
<dataflow id="349" from="ptr" to="specinterface_ln0" fromId="339" toId="47">
</dataflow>
<dataflow id="351" from="empty_12" to="specinterface_ln0" fromId="350" toId="47">
</dataflow>
<dataflow id="353" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="47">
</dataflow>
<dataflow id="354" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="47">
</dataflow>
<dataflow id="356" from="empty_13" to="specinterface_ln0" fromId="355" toId="47">
</dataflow>
<dataflow id="358" from="StgValue_357" to="specinterface_ln0" fromId="357" toId="47">
</dataflow>
<dataflow id="359" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="47">
</dataflow>
<dataflow id="360" from="empty_13" to="specinterface_ln0" fromId="355" toId="47">
</dataflow>
<dataflow id="361" from="empty_13" to="specinterface_ln0" fromId="355" toId="47">
</dataflow>
<dataflow id="362" from="empty_13" to="specinterface_ln0" fromId="355" toId="47">
</dataflow>
<dataflow id="363" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="47">
</dataflow>
<dataflow id="364" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="47">
</dataflow>
<dataflow id="365" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="47">
</dataflow>
<dataflow id="366" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="47">
</dataflow>
<dataflow id="367" from="empty_13" to="specinterface_ln0" fromId="355" toId="47">
</dataflow>
<dataflow id="368" from="empty_13" to="specinterface_ln0" fromId="355" toId="47">
</dataflow>
<dataflow id="369" from="StgValue_357" to="specinterface_ln0" fromId="357" toId="47">
</dataflow>
<dataflow id="370" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="47">
</dataflow>
<dataflow id="371" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="347" toId="48">
</dataflow>
<dataflow id="372" from="alignedB" to="specinterface_ln0" fromId="341" toId="48">
</dataflow>
<dataflow id="373" from="empty_12" to="specinterface_ln0" fromId="350" toId="48">
</dataflow>
<dataflow id="374" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="48">
</dataflow>
<dataflow id="375" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="48">
</dataflow>
<dataflow id="376" from="empty_13" to="specinterface_ln0" fromId="355" toId="48">
</dataflow>
<dataflow id="377" from="StgValue_357" to="specinterface_ln0" fromId="357" toId="48">
</dataflow>
<dataflow id="378" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="48">
</dataflow>
<dataflow id="379" from="empty_13" to="specinterface_ln0" fromId="355" toId="48">
</dataflow>
<dataflow id="380" from="empty_13" to="specinterface_ln0" fromId="355" toId="48">
</dataflow>
<dataflow id="381" from="empty_13" to="specinterface_ln0" fromId="355" toId="48">
</dataflow>
<dataflow id="382" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="48">
</dataflow>
<dataflow id="383" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="48">
</dataflow>
<dataflow id="384" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="48">
</dataflow>
<dataflow id="385" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="48">
</dataflow>
<dataflow id="386" from="empty_13" to="specinterface_ln0" fromId="355" toId="48">
</dataflow>
<dataflow id="387" from="empty_13" to="specinterface_ln0" fromId="355" toId="48">
</dataflow>
<dataflow id="388" from="StgValue_357" to="specinterface_ln0" fromId="357" toId="48">
</dataflow>
<dataflow id="389" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="48">
</dataflow>
<dataflow id="390" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="347" toId="49">
</dataflow>
<dataflow id="391" from="alignedA" to="specinterface_ln0" fromId="340" toId="49">
</dataflow>
<dataflow id="392" from="empty_12" to="specinterface_ln0" fromId="350" toId="49">
</dataflow>
<dataflow id="393" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="49">
</dataflow>
<dataflow id="394" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="49">
</dataflow>
<dataflow id="395" from="empty_13" to="specinterface_ln0" fromId="355" toId="49">
</dataflow>
<dataflow id="396" from="StgValue_357" to="specinterface_ln0" fromId="357" toId="49">
</dataflow>
<dataflow id="397" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="49">
</dataflow>
<dataflow id="398" from="empty_13" to="specinterface_ln0" fromId="355" toId="49">
</dataflow>
<dataflow id="399" from="empty_13" to="specinterface_ln0" fromId="355" toId="49">
</dataflow>
<dataflow id="400" from="empty_13" to="specinterface_ln0" fromId="355" toId="49">
</dataflow>
<dataflow id="401" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="49">
</dataflow>
<dataflow id="402" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="49">
</dataflow>
<dataflow id="403" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="49">
</dataflow>
<dataflow id="404" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="49">
</dataflow>
<dataflow id="405" from="empty_13" to="specinterface_ln0" fromId="355" toId="49">
</dataflow>
<dataflow id="406" from="empty_13" to="specinterface_ln0" fromId="355" toId="49">
</dataflow>
<dataflow id="407" from="StgValue_357" to="specinterface_ln0" fromId="357" toId="49">
</dataflow>
<dataflow id="408" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="49">
</dataflow>
<dataflow id="409" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="347" toId="50">
</dataflow>
<dataflow id="410" from="SEQB" to="specinterface_ln0" fromId="338" toId="50">
</dataflow>
<dataflow id="411" from="empty_12" to="specinterface_ln0" fromId="350" toId="50">
</dataflow>
<dataflow id="412" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="50">
</dataflow>
<dataflow id="413" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="50">
</dataflow>
<dataflow id="414" from="empty_13" to="specinterface_ln0" fromId="355" toId="50">
</dataflow>
<dataflow id="415" from="StgValue_357" to="specinterface_ln0" fromId="357" toId="50">
</dataflow>
<dataflow id="416" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="50">
</dataflow>
<dataflow id="417" from="empty_13" to="specinterface_ln0" fromId="355" toId="50">
</dataflow>
<dataflow id="418" from="empty_13" to="specinterface_ln0" fromId="355" toId="50">
</dataflow>
<dataflow id="419" from="empty_13" to="specinterface_ln0" fromId="355" toId="50">
</dataflow>
<dataflow id="420" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="50">
</dataflow>
<dataflow id="421" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="50">
</dataflow>
<dataflow id="422" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="50">
</dataflow>
<dataflow id="423" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="50">
</dataflow>
<dataflow id="424" from="empty_13" to="specinterface_ln0" fromId="355" toId="50">
</dataflow>
<dataflow id="425" from="empty_13" to="specinterface_ln0" fromId="355" toId="50">
</dataflow>
<dataflow id="426" from="StgValue_357" to="specinterface_ln0" fromId="357" toId="50">
</dataflow>
<dataflow id="427" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="50">
</dataflow>
<dataflow id="428" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="347" toId="51">
</dataflow>
<dataflow id="429" from="SEQA_1" to="specinterface_ln0" fromId="337" toId="51">
</dataflow>
<dataflow id="430" from="empty_12" to="specinterface_ln0" fromId="350" toId="51">
</dataflow>
<dataflow id="431" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="51">
</dataflow>
<dataflow id="432" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="51">
</dataflow>
<dataflow id="433" from="empty_13" to="specinterface_ln0" fromId="355" toId="51">
</dataflow>
<dataflow id="434" from="StgValue_357" to="specinterface_ln0" fromId="357" toId="51">
</dataflow>
<dataflow id="435" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="51">
</dataflow>
<dataflow id="436" from="empty_13" to="specinterface_ln0" fromId="355" toId="51">
</dataflow>
<dataflow id="437" from="empty_13" to="specinterface_ln0" fromId="355" toId="51">
</dataflow>
<dataflow id="438" from="empty_13" to="specinterface_ln0" fromId="355" toId="51">
</dataflow>
<dataflow id="439" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="51">
</dataflow>
<dataflow id="440" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="51">
</dataflow>
<dataflow id="441" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="51">
</dataflow>
<dataflow id="442" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="51">
</dataflow>
<dataflow id="443" from="empty_13" to="specinterface_ln0" fromId="355" toId="51">
</dataflow>
<dataflow id="444" from="empty_13" to="specinterface_ln0" fromId="355" toId="51">
</dataflow>
<dataflow id="445" from="StgValue_357" to="specinterface_ln0" fromId="357" toId="51">
</dataflow>
<dataflow id="446" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="51">
</dataflow>
<dataflow id="447" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="347" toId="52">
</dataflow>
<dataflow id="448" from="SEQA_0" to="specinterface_ln0" fromId="336" toId="52">
</dataflow>
<dataflow id="449" from="empty_12" to="specinterface_ln0" fromId="350" toId="52">
</dataflow>
<dataflow id="450" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="52">
</dataflow>
<dataflow id="451" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="52">
</dataflow>
<dataflow id="452" from="empty_13" to="specinterface_ln0" fromId="355" toId="52">
</dataflow>
<dataflow id="453" from="StgValue_357" to="specinterface_ln0" fromId="357" toId="52">
</dataflow>
<dataflow id="454" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="52">
</dataflow>
<dataflow id="455" from="empty_13" to="specinterface_ln0" fromId="355" toId="52">
</dataflow>
<dataflow id="456" from="empty_13" to="specinterface_ln0" fromId="355" toId="52">
</dataflow>
<dataflow id="457" from="empty_13" to="specinterface_ln0" fromId="355" toId="52">
</dataflow>
<dataflow id="458" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="52">
</dataflow>
<dataflow id="459" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="52">
</dataflow>
<dataflow id="460" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="52">
</dataflow>
<dataflow id="461" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="52">
</dataflow>
<dataflow id="462" from="empty_13" to="specinterface_ln0" fromId="355" toId="52">
</dataflow>
<dataflow id="463" from="empty_13" to="specinterface_ln0" fromId="355" toId="52">
</dataflow>
<dataflow id="464" from="StgValue_357" to="specinterface_ln0" fromId="357" toId="52">
</dataflow>
<dataflow id="465" from="StgValue_352" to="specinterface_ln0" fromId="352" toId="52">
</dataflow>
<dataflow id="467" from="StgValue_466" to="store_ln0" fromId="466" toId="53">
</dataflow>
<dataflow id="468" from="a_idx" to="store_ln0" fromId="46" toId="53">
</dataflow>
<dataflow id="469" from="StgValue_466" to="store_ln0" fromId="466" toId="54">
</dataflow>
<dataflow id="470" from="b_idx" to="store_ln0" fromId="45" toId="54">
</dataflow>
<dataflow id="472" from="StgValue_471" to="store_ln0" fromId="471" toId="55">
</dataflow>
<dataflow id="473" from="a_str_idx" to="store_ln0" fromId="44" toId="55">
</dataflow>
<dataflow id="474" from="b_idx" to="b_idx_1" fromId="45" toId="57">
</dataflow>
<dataflow id="475" from="a_idx" to="a_idx_1" fromId="46" toId="58">
</dataflow>
<dataflow id="476" from="a_idx_1" to="icmp_ln64" fromId="58" toId="59">
</dataflow>
<dataflow id="477" from="StgValue_352" to="icmp_ln64" fromId="352" toId="59">
</dataflow>
<dataflow id="478" from="b_idx_1" to="icmp_ln64_1" fromId="57" toId="60">
</dataflow>
<dataflow id="479" from="StgValue_352" to="icmp_ln64_1" fromId="352" toId="60">
</dataflow>
<dataflow id="480" from="icmp_ln64" to="or_ln64" fromId="59" toId="61">
</dataflow>
<dataflow id="481" from="icmp_ln64_1" to="or_ln64" fromId="60" toId="61">
</dataflow>
<dataflow id="482" from="or_ln64" to="br_ln64" fromId="61" toId="62">
</dataflow>
<dataflow id="483" from="b_idx_1" to="r" fromId="57" toId="63">
</dataflow>
<dataflow id="485" from="StgValue_484" to="r" fromId="484" toId="63">
</dataflow>
<dataflow id="487" from="_ssdm_op_SpecFUCore" to="specfucore_ln18" fromId="486" toId="64">
</dataflow>
<dataflow id="488" from="r" to="specfucore_ln18" fromId="63" toId="64">
</dataflow>
<dataflow id="490" from="StgValue_489" to="specfucore_ln18" fromId="489" toId="64">
</dataflow>
<dataflow id="492" from="StgValue_491" to="specfucore_ln18" fromId="491" toId="64">
</dataflow>
<dataflow id="494" from="StgValue_493" to="specfucore_ln18" fromId="493" toId="64">
</dataflow>
<dataflow id="495" from="r" to="add_ln66" fromId="63" toId="65">
</dataflow>
<dataflow id="496" from="a_idx_1" to="add_ln66" fromId="58" toId="65">
</dataflow>
<dataflow id="497" from="add_ln66" to="zext_ln66" fromId="65" toId="66">
</dataflow>
<dataflow id="498" from="zext_ln66" to="mul_ln66" fromId="66" toId="67">
</dataflow>
<dataflow id="500" from="StgValue_499" to="mul_ln66" fromId="499" toId="67">
</dataflow>
<dataflow id="502" from="_ssdm_op_BitSelect.i1.i65.i32" to="tmp" fromId="501" toId="68">
</dataflow>
<dataflow id="503" from="mul_ln66" to="tmp" fromId="67" toId="68">
</dataflow>
<dataflow id="505" from="StgValue_504" to="tmp" fromId="504" toId="68">
</dataflow>
<dataflow id="506" from="add_ln66" to="urem_ln66" fromId="65" toId="69">
</dataflow>
<dataflow id="508" from="StgValue_507" to="urem_ln66" fromId="507" toId="69">
</dataflow>
<dataflow id="509" from="add_ln66" to="urem_ln66" fromId="65" toId="70">
</dataflow>
<dataflow id="510" from="StgValue_507" to="urem_ln66" fromId="507" toId="70">
</dataflow>
<dataflow id="511" from="add_ln66" to="urem_ln66" fromId="65" toId="71">
</dataflow>
<dataflow id="512" from="StgValue_507" to="urem_ln66" fromId="507" toId="71">
</dataflow>
<dataflow id="513" from="add_ln66" to="urem_ln66" fromId="65" toId="72">
</dataflow>
<dataflow id="514" from="StgValue_507" to="urem_ln66" fromId="507" toId="72">
</dataflow>
<dataflow id="515" from="add_ln66" to="urem_ln66" fromId="65" toId="73">
</dataflow>
<dataflow id="516" from="StgValue_507" to="urem_ln66" fromId="507" toId="73">
</dataflow>
<dataflow id="517" from="add_ln66" to="urem_ln66" fromId="65" toId="74">
</dataflow>
<dataflow id="518" from="StgValue_507" to="urem_ln66" fromId="507" toId="74">
</dataflow>
<dataflow id="519" from="add_ln66" to="urem_ln66" fromId="65" toId="75">
</dataflow>
<dataflow id="520" from="StgValue_507" to="urem_ln66" fromId="507" toId="75">
</dataflow>
<dataflow id="521" from="add_ln66" to="urem_ln66" fromId="65" toId="76">
</dataflow>
<dataflow id="522" from="StgValue_507" to="urem_ln66" fromId="507" toId="76">
</dataflow>
<dataflow id="523" from="add_ln66" to="urem_ln66" fromId="65" toId="77">
</dataflow>
<dataflow id="524" from="StgValue_507" to="urem_ln66" fromId="507" toId="77">
</dataflow>
<dataflow id="525" from="add_ln66" to="urem_ln66" fromId="65" toId="78">
</dataflow>
<dataflow id="526" from="StgValue_507" to="urem_ln66" fromId="507" toId="78">
</dataflow>
<dataflow id="527" from="add_ln66" to="urem_ln66" fromId="65" toId="79">
</dataflow>
<dataflow id="528" from="StgValue_507" to="urem_ln66" fromId="507" toId="79">
</dataflow>
<dataflow id="529" from="add_ln66" to="urem_ln66" fromId="65" toId="80">
</dataflow>
<dataflow id="530" from="StgValue_507" to="urem_ln66" fromId="507" toId="80">
</dataflow>
<dataflow id="531" from="add_ln66" to="urem_ln66" fromId="65" toId="81">
</dataflow>
<dataflow id="532" from="StgValue_507" to="urem_ln66" fromId="507" toId="81">
</dataflow>
<dataflow id="533" from="add_ln66" to="urem_ln66" fromId="65" toId="82">
</dataflow>
<dataflow id="534" from="StgValue_507" to="urem_ln66" fromId="507" toId="82">
</dataflow>
<dataflow id="535" from="add_ln66" to="urem_ln66" fromId="65" toId="83">
</dataflow>
<dataflow id="536" from="StgValue_507" to="urem_ln66" fromId="507" toId="83">
</dataflow>
<dataflow id="537" from="add_ln66" to="urem_ln66" fromId="65" toId="84">
</dataflow>
<dataflow id="538" from="StgValue_507" to="urem_ln66" fromId="507" toId="84">
</dataflow>
<dataflow id="539" from="add_ln66" to="urem_ln66" fromId="65" toId="85">
</dataflow>
<dataflow id="540" from="StgValue_507" to="urem_ln66" fromId="507" toId="85">
</dataflow>
<dataflow id="541" from="add_ln66" to="urem_ln66" fromId="65" toId="86">
</dataflow>
<dataflow id="542" from="StgValue_507" to="urem_ln66" fromId="507" toId="86">
</dataflow>
<dataflow id="543" from="add_ln66" to="urem_ln66" fromId="65" toId="87">
</dataflow>
<dataflow id="544" from="StgValue_507" to="urem_ln66" fromId="507" toId="87">
</dataflow>
<dataflow id="545" from="add_ln66" to="urem_ln66" fromId="65" toId="88">
</dataflow>
<dataflow id="546" from="StgValue_507" to="urem_ln66" fromId="507" toId="88">
</dataflow>
<dataflow id="547" from="add_ln66" to="urem_ln66" fromId="65" toId="89">
</dataflow>
<dataflow id="548" from="StgValue_507" to="urem_ln66" fromId="507" toId="89">
</dataflow>
<dataflow id="549" from="add_ln66" to="urem_ln66" fromId="65" toId="90">
</dataflow>
<dataflow id="550" from="StgValue_507" to="urem_ln66" fromId="507" toId="90">
</dataflow>
<dataflow id="551" from="add_ln66" to="urem_ln66" fromId="65" toId="91">
</dataflow>
<dataflow id="552" from="StgValue_507" to="urem_ln66" fromId="507" toId="91">
</dataflow>
<dataflow id="553" from="add_ln66" to="urem_ln66" fromId="65" toId="92">
</dataflow>
<dataflow id="554" from="StgValue_507" to="urem_ln66" fromId="507" toId="92">
</dataflow>
<dataflow id="555" from="add_ln66" to="urem_ln66" fromId="65" toId="93">
</dataflow>
<dataflow id="556" from="StgValue_507" to="urem_ln66" fromId="507" toId="93">
</dataflow>
<dataflow id="557" from="add_ln66" to="urem_ln66" fromId="65" toId="94">
</dataflow>
<dataflow id="558" from="StgValue_507" to="urem_ln66" fromId="507" toId="94">
</dataflow>
<dataflow id="559" from="add_ln66" to="urem_ln66" fromId="65" toId="95">
</dataflow>
<dataflow id="560" from="StgValue_507" to="urem_ln66" fromId="507" toId="95">
</dataflow>
<dataflow id="561" from="add_ln66" to="urem_ln66" fromId="65" toId="96">
</dataflow>
<dataflow id="562" from="StgValue_507" to="urem_ln66" fromId="507" toId="96">
</dataflow>
<dataflow id="563" from="add_ln66" to="urem_ln66" fromId="65" toId="97">
</dataflow>
<dataflow id="564" from="StgValue_507" to="urem_ln66" fromId="507" toId="97">
</dataflow>
<dataflow id="565" from="add_ln66" to="urem_ln66" fromId="65" toId="98">
</dataflow>
<dataflow id="566" from="StgValue_507" to="urem_ln66" fromId="507" toId="98">
</dataflow>
<dataflow id="567" from="add_ln66" to="urem_ln66" fromId="65" toId="99">
</dataflow>
<dataflow id="568" from="StgValue_507" to="urem_ln66" fromId="507" toId="99">
</dataflow>
<dataflow id="569" from="add_ln66" to="urem_ln66" fromId="65" toId="100">
</dataflow>
<dataflow id="570" from="StgValue_507" to="urem_ln66" fromId="507" toId="100">
</dataflow>
<dataflow id="571" from="add_ln66" to="urem_ln66" fromId="65" toId="101">
</dataflow>
<dataflow id="572" from="StgValue_507" to="urem_ln66" fromId="507" toId="101">
</dataflow>
<dataflow id="573" from="add_ln66" to="urem_ln66" fromId="65" toId="102">
</dataflow>
<dataflow id="574" from="StgValue_507" to="urem_ln66" fromId="507" toId="102">
</dataflow>
<dataflow id="575" from="add_ln66" to="urem_ln66" fromId="65" toId="103">
</dataflow>
<dataflow id="576" from="StgValue_507" to="urem_ln66" fromId="507" toId="103">
</dataflow>
<dataflow id="577" from="add_ln66" to="urem_ln66" fromId="65" toId="104">
</dataflow>
<dataflow id="578" from="StgValue_507" to="urem_ln66" fromId="507" toId="104">
</dataflow>
<dataflow id="579" from="urem_ln66" to="zext_ln66_1" fromId="104" toId="105">
</dataflow>
<dataflow id="580" from="ptr" to="ptr_addr" fromId="339" toId="106">
</dataflow>
<dataflow id="581" from="StgValue_471" to="ptr_addr" fromId="471" toId="106">
</dataflow>
<dataflow id="582" from="zext_ln66_1" to="ptr_addr" fromId="105" toId="106">
</dataflow>
<dataflow id="583" from="ptr_addr" to="ptr_load" fromId="106" toId="107">
</dataflow>
<dataflow id="584" from="a_str_idx" to="b_str_idx" fromId="44" toId="108">
</dataflow>
<dataflow id="585" from="b_str_idx" to="trunc_ln64" fromId="108" toId="109">
</dataflow>
<dataflow id="586" from="b_str_idx" to="add_ln68" fromId="108" toId="110">
</dataflow>
<dataflow id="588" from="StgValue_587" to="add_ln68" fromId="587" toId="110">
</dataflow>
<dataflow id="590" from="_ssdm_op_SpecPipeline" to="specpipeline_ln4" fromId="589" toId="111">
</dataflow>
<dataflow id="591" from="StgValue_357" to="specpipeline_ln4" fromId="357" toId="111">
</dataflow>
<dataflow id="592" from="StgValue_343" to="specpipeline_ln4" fromId="343" toId="111">
</dataflow>
<dataflow id="593" from="StgValue_352" to="specpipeline_ln4" fromId="352" toId="111">
</dataflow>
<dataflow id="594" from="StgValue_352" to="specpipeline_ln4" fromId="352" toId="111">
</dataflow>
<dataflow id="595" from="empty_13" to="specpipeline_ln4" fromId="355" toId="111">
</dataflow>
<dataflow id="597" from="_ssdm_op_SpecLoopName" to="specloopname_ln64" fromId="596" toId="112">
</dataflow>
<dataflow id="599" from="empty_7" to="specloopname_ln64" fromId="598" toId="112">
</dataflow>
<dataflow id="601" from="_ssdm_op_SpecRegionBegin" to="rbegin9" fromId="600" toId="113">
</dataflow>
<dataflow id="603" from="empty_6" to="rbegin9" fromId="602" toId="113">
</dataflow>
<dataflow id="605" from="_ssdm_op_SpecRegionEnd" to="rend23" fromId="604" toId="114">
</dataflow>
<dataflow id="606" from="empty_6" to="rend23" fromId="602" toId="114">
</dataflow>
<dataflow id="607" from="rbegin9" to="rend23" fromId="113" toId="114">
</dataflow>
<dataflow id="608" from="ptr_addr" to="ptr_load" fromId="106" toId="115">
</dataflow>
<dataflow id="610" from="_ssdm_op_BitConcatenate.i4.i1.i3" to="tmp_1" fromId="609" toId="116">
</dataflow>
<dataflow id="611" from="tmp" to="tmp_1" fromId="68" toId="116">
</dataflow>
<dataflow id="613" from="StgValue_612" to="tmp_1" fromId="612" toId="116">
</dataflow>
<dataflow id="614" from="tmp_1" to="zext_ln66_2" fromId="116" toId="117">
</dataflow>
<dataflow id="615" from="ptr_load" to="lshr_ln66" fromId="115" toId="118">
</dataflow>
<dataflow id="616" from="zext_ln66_2" to="lshr_ln66" fromId="117" toId="118">
</dataflow>
<dataflow id="617" from="lshr_ln66" to="trunc_ln66" fromId="118" toId="119">
</dataflow>
<dataflow id="618" from="alignedA" to="alignedA_addr" fromId="340" toId="120">
</dataflow>
<dataflow id="619" from="StgValue_471" to="alignedA_addr" fromId="471" toId="120">
</dataflow>
<dataflow id="620" from="b_str_idx" to="alignedA_addr" fromId="108" toId="120">
</dataflow>
<dataflow id="621" from="alignedB" to="alignedB_addr" fromId="341" toId="121">
</dataflow>
<dataflow id="622" from="StgValue_471" to="alignedB_addr" fromId="471" toId="121">
</dataflow>
<dataflow id="623" from="b_str_idx" to="alignedB_addr" fromId="108" toId="121">
</dataflow>
<dataflow id="624" from="trunc_ln66" to="switch_ln66" fromId="119" toId="122">
</dataflow>
<dataflow id="626" from="StgValue_625" to="switch_ln66" fromId="625" toId="122">
</dataflow>
<dataflow id="628" from="StgValue_627" to="switch_ln66" fromId="627" toId="122">
</dataflow>
<dataflow id="629" from="a_idx_1" to="trunc_ln73" fromId="58" toId="123">
</dataflow>
<dataflow id="630" from="a_idx_1" to="trunc_ln73_1" fromId="58" toId="124">
</dataflow>
<dataflow id="631" from="a_idx_1" to="a_idx_3" fromId="58" toId="125">
</dataflow>
<dataflow id="632" from="StgValue_357" to="a_idx_3" fromId="357" toId="125">
</dataflow>
<dataflow id="633" from="trunc_ln73_1" to="add_ln73_1" fromId="124" toId="126">
</dataflow>
<dataflow id="635" from="StgValue_634" to="add_ln73_1" fromId="634" toId="126">
</dataflow>
<dataflow id="636" from="trunc_ln73" to="add_ln73_2" fromId="123" toId="127">
</dataflow>
<dataflow id="638" from="StgValue_637" to="add_ln73_2" fromId="637" toId="127">
</dataflow>
<dataflow id="640" from="_ssdm_op_PartSelect.i26.i32.i32.i32" to="lshr_ln2" fromId="639" toId="128">
</dataflow>
<dataflow id="641" from="a_idx_3" to="lshr_ln2" fromId="125" toId="128">
</dataflow>
<dataflow id="643" from="StgValue_642" to="lshr_ln2" fromId="642" toId="128">
</dataflow>
<dataflow id="645" from="StgValue_644" to="lshr_ln2" fromId="644" toId="128">
</dataflow>
<dataflow id="647" from="_ssdm_op_BitSelect.i1.i6.i32" to="tmp_7" fromId="646" toId="129">
</dataflow>
<dataflow id="648" from="add_ln73_2" to="tmp_7" fromId="127" toId="129">
</dataflow>
<dataflow id="650" from="StgValue_649" to="tmp_7" fromId="649" toId="129">
</dataflow>
<dataflow id="651" from="add_ln73_1" to="zext_ln73" fromId="126" toId="130">
</dataflow>
<dataflow id="652" from="SEQA_0" to="SEQA_0_addr_1" fromId="336" toId="131">
</dataflow>
<dataflow id="653" from="StgValue_471" to="SEQA_0_addr_1" fromId="471" toId="131">
</dataflow>
<dataflow id="654" from="zext_ln73" to="SEQA_0_addr_1" fromId="130" toId="131">
</dataflow>
<dataflow id="655" from="SEQA_0_addr_1" to="SEQA_0_load_1" fromId="131" toId="132">
</dataflow>
<dataflow id="656" from="SEQA_1" to="SEQA_1_addr_1" fromId="337" toId="133">
</dataflow>
<dataflow id="657" from="StgValue_471" to="SEQA_1_addr_1" fromId="471" toId="133">
</dataflow>
<dataflow id="658" from="zext_ln73" to="SEQA_1_addr_1" fromId="130" toId="133">
</dataflow>
<dataflow id="659" from="SEQA_1_addr_1" to="SEQA_1_load_1" fromId="133" toId="134">
</dataflow>
<dataflow id="661" from="StgValue_660" to="store_ln74" fromId="660" toId="135">
</dataflow>
<dataflow id="662" from="alignedB_addr" to="store_ln74" fromId="121" toId="135">
</dataflow>
<dataflow id="663" from="a_idx_3" to="store_ln76" fromId="125" toId="136">
</dataflow>
<dataflow id="664" from="a_idx" to="store_ln76" fromId="46" toId="136">
</dataflow>
<dataflow id="665" from="a_idx_1" to="trunc_ln67" fromId="58" toId="137">
</dataflow>
<dataflow id="666" from="a_idx_1" to="trunc_ln67_1" fromId="58" toId="138">
</dataflow>
<dataflow id="667" from="a_idx_1" to="a_idx_2" fromId="58" toId="139">
</dataflow>
<dataflow id="668" from="StgValue_357" to="a_idx_2" fromId="357" toId="139">
</dataflow>
<dataflow id="669" from="trunc_ln67_1" to="add_ln67_1" fromId="138" toId="140">
</dataflow>
<dataflow id="670" from="StgValue_634" to="add_ln67_1" fromId="634" toId="140">
</dataflow>
<dataflow id="671" from="trunc_ln67" to="add_ln67_2" fromId="137" toId="141">
</dataflow>
<dataflow id="672" from="StgValue_637" to="add_ln67_2" fromId="637" toId="141">
</dataflow>
<dataflow id="673" from="_ssdm_op_PartSelect.i26.i32.i32.i32" to="lshr_ln1" fromId="639" toId="142">
</dataflow>
<dataflow id="674" from="a_idx_2" to="lshr_ln1" fromId="139" toId="142">
</dataflow>
<dataflow id="675" from="StgValue_642" to="lshr_ln1" fromId="642" toId="142">
</dataflow>
<dataflow id="676" from="StgValue_644" to="lshr_ln1" fromId="644" toId="142">
</dataflow>
<dataflow id="677" from="_ssdm_op_BitSelect.i1.i6.i32" to="tmp_4" fromId="646" toId="143">
</dataflow>
<dataflow id="678" from="add_ln67_2" to="tmp_4" fromId="141" toId="143">
</dataflow>
<dataflow id="679" from="StgValue_649" to="tmp_4" fromId="649" toId="143">
</dataflow>
<dataflow id="680" from="add_ln67_1" to="zext_ln67" fromId="140" toId="144">
</dataflow>
<dataflow id="681" from="SEQA_0" to="SEQA_0_addr" fromId="336" toId="145">
</dataflow>
<dataflow id="682" from="StgValue_471" to="SEQA_0_addr" fromId="471" toId="145">
</dataflow>
<dataflow id="683" from="zext_ln67" to="SEQA_0_addr" fromId="144" toId="145">
</dataflow>
<dataflow id="684" from="SEQA_0_addr" to="SEQA_0_load" fromId="145" toId="146">
</dataflow>
<dataflow id="685" from="SEQA_1" to="SEQA_1_addr" fromId="337" toId="147">
</dataflow>
<dataflow id="686" from="StgValue_471" to="SEQA_1_addr" fromId="471" toId="147">
</dataflow>
<dataflow id="687" from="zext_ln67" to="SEQA_1_addr" fromId="144" toId="147">
</dataflow>
<dataflow id="688" from="SEQA_1_addr" to="SEQA_1_load" fromId="147" toId="148">
</dataflow>
<dataflow id="689" from="b_idx_1" to="trunc_ln68" fromId="57" toId="149">
</dataflow>
<dataflow id="690" from="b_idx_1" to="b_idx_3" fromId="57" toId="150">
</dataflow>
<dataflow id="691" from="StgValue_357" to="b_idx_3" fromId="357" toId="150">
</dataflow>
<dataflow id="692" from="trunc_ln68" to="add_ln68_2" fromId="149" toId="151">
</dataflow>
<dataflow id="693" from="StgValue_637" to="add_ln68_2" fromId="637" toId="151">
</dataflow>
<dataflow id="695" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_5" fromId="694" toId="152">
</dataflow>
<dataflow id="696" from="b_idx_3" to="tmp_5" fromId="150" toId="152">
</dataflow>
<dataflow id="697" from="StgValue_642" to="tmp_5" fromId="642" toId="152">
</dataflow>
<dataflow id="698" from="add_ln68_2" to="zext_ln68" fromId="151" toId="153">
</dataflow>
<dataflow id="699" from="SEQB" to="SEQB_addr_1" fromId="338" toId="154">
</dataflow>
<dataflow id="700" from="StgValue_471" to="SEQB_addr_1" fromId="471" toId="154">
</dataflow>
<dataflow id="701" from="zext_ln68" to="SEQB_addr_1" fromId="153" toId="154">
</dataflow>
<dataflow id="702" from="SEQB_addr_1" to="SEQB_load_1" fromId="154" toId="155">
</dataflow>
<dataflow id="703" from="a_idx_2" to="store_ln71" fromId="139" toId="156">
</dataflow>
<dataflow id="704" from="a_idx" to="store_ln71" fromId="46" toId="156">
</dataflow>
<dataflow id="705" from="b_idx_3" to="store_ln71" fromId="150" toId="157">
</dataflow>
<dataflow id="706" from="b_idx" to="store_ln71" fromId="45" toId="157">
</dataflow>
<dataflow id="707" from="StgValue_660" to="store_ln78" fromId="660" toId="158">
</dataflow>
<dataflow id="708" from="alignedA_addr" to="store_ln78" fromId="120" toId="158">
</dataflow>
<dataflow id="709" from="b_idx_1" to="trunc_ln79" fromId="57" toId="159">
</dataflow>
<dataflow id="710" from="b_idx_1" to="b_idx_2" fromId="57" toId="160">
</dataflow>
<dataflow id="711" from="StgValue_357" to="b_idx_2" fromId="357" toId="160">
</dataflow>
<dataflow id="712" from="trunc_ln79" to="add_ln79_1" fromId="159" toId="161">
</dataflow>
<dataflow id="713" from="StgValue_637" to="add_ln79_1" fromId="637" toId="161">
</dataflow>
<dataflow id="714" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_2" fromId="694" toId="162">
</dataflow>
<dataflow id="715" from="b_idx_2" to="tmp_2" fromId="160" toId="162">
</dataflow>
<dataflow id="716" from="StgValue_642" to="tmp_2" fromId="642" toId="162">
</dataflow>
<dataflow id="717" from="add_ln79_1" to="zext_ln79" fromId="161" toId="163">
</dataflow>
<dataflow id="718" from="SEQB" to="SEQB_addr" fromId="338" toId="164">
</dataflow>
<dataflow id="719" from="StgValue_471" to="SEQB_addr" fromId="471" toId="164">
</dataflow>
<dataflow id="720" from="zext_ln79" to="SEQB_addr" fromId="163" toId="164">
</dataflow>
<dataflow id="721" from="SEQB_addr" to="SEQB_load" fromId="164" toId="165">
</dataflow>
<dataflow id="722" from="b_idx_2" to="store_ln79" fromId="160" toId="166">
</dataflow>
<dataflow id="723" from="b_idx" to="store_ln79" fromId="45" toId="166">
</dataflow>
<dataflow id="724" from="add_ln68" to="store_ln64" fromId="110" toId="167">
</dataflow>
<dataflow id="725" from="a_str_idx" to="store_ln64" fromId="44" toId="167">
</dataflow>
<dataflow id="726" from="_ssdm_op_BitConcatenate.i4.i1.i3" to="shl_ln9" fromId="609" toId="169">
</dataflow>
<dataflow id="727" from="tmp_7" to="shl_ln9" fromId="129" toId="169">
</dataflow>
<dataflow id="728" from="StgValue_612" to="shl_ln9" fromId="612" toId="169">
</dataflow>
<dataflow id="729" from="SEQA_0_addr_1" to="SEQA_0_load_1" fromId="131" toId="170">
</dataflow>
<dataflow id="730" from="shl_ln9" to="zext_ln73_1" fromId="169" toId="171">
</dataflow>
<dataflow id="731" from="SEQA_0_load_1" to="lshr_ln73" fromId="170" toId="172">
</dataflow>
<dataflow id="732" from="zext_ln73_1" to="lshr_ln73" fromId="171" toId="172">
</dataflow>
<dataflow id="733" from="lshr_ln73" to="trunc_ln73_2" fromId="172" toId="173">
</dataflow>
<dataflow id="734" from="SEQA_1_addr_1" to="SEQA_1_load_1" fromId="133" toId="174">
</dataflow>
<dataflow id="735" from="_ssdm_op_BitConcatenate.i4.i1.i3" to="shl_ln7" fromId="609" toId="175">
</dataflow>
<dataflow id="736" from="tmp_4" to="shl_ln7" fromId="143" toId="175">
</dataflow>
<dataflow id="737" from="StgValue_612" to="shl_ln7" fromId="612" toId="175">
</dataflow>
<dataflow id="738" from="SEQA_0_addr" to="SEQA_0_load" fromId="145" toId="176">
</dataflow>
<dataflow id="739" from="shl_ln7" to="zext_ln67_1" fromId="175" toId="177">
</dataflow>
<dataflow id="740" from="SEQA_0_load" to="lshr_ln67" fromId="176" toId="178">
</dataflow>
<dataflow id="741" from="zext_ln67_1" to="lshr_ln67" fromId="177" toId="178">
</dataflow>
<dataflow id="742" from="lshr_ln67" to="trunc_ln67_2" fromId="178" toId="179">
</dataflow>
<dataflow id="743" from="SEQA_1_addr" to="SEQA_1_load" fromId="147" toId="180">
</dataflow>
<dataflow id="744" from="SEQB_addr_1" to="SEQB_load_1" fromId="154" toId="181">
</dataflow>
<dataflow id="745" from="SEQB_addr" to="SEQB_load" fromId="164" toId="182">
</dataflow>
<dataflow id="746" from="_ssdm_op_BitConcatenate.i4.i1.i3" to="tmp_3" fromId="609" toId="183">
</dataflow>
<dataflow id="747" from="tmp_2" to="tmp_3" fromId="162" toId="183">
</dataflow>
<dataflow id="748" from="StgValue_612" to="tmp_3" fromId="612" toId="183">
</dataflow>
<dataflow id="749" from="tmp_3" to="zext_ln79_1" fromId="183" toId="184">
</dataflow>
<dataflow id="750" from="SEQB_load" to="lshr_ln79" fromId="182" toId="185">
</dataflow>
<dataflow id="751" from="zext_ln79_1" to="lshr_ln79" fromId="184" toId="185">
</dataflow>
<dataflow id="752" from="lshr_ln79" to="trunc_ln79_1" fromId="185" toId="186">
</dataflow>
<dataflow id="753" from="trunc_ln79_1" to="store_ln79" fromId="186" toId="187">
</dataflow>
<dataflow id="754" from="alignedB_addr" to="store_ln79" fromId="121" toId="187">
</dataflow>
<dataflow id="755" from="shl_ln9" to="zext_ln73_2" fromId="169" toId="189">
</dataflow>
<dataflow id="756" from="SEQA_1_load_1" to="lshr_ln73_1" fromId="174" toId="190">
</dataflow>
<dataflow id="757" from="zext_ln73_2" to="lshr_ln73_1" fromId="189" toId="190">
</dataflow>
<dataflow id="758" from="lshr_ln73_1" to="trunc_ln73_3" fromId="190" toId="191">
</dataflow>
<dataflow id="760" from="_ssdm_op_Mux.ap_auto.2i8.i26" to="tmp_8" fromId="759" toId="192">
</dataflow>
<dataflow id="761" from="trunc_ln73_2" to="tmp_8" fromId="173" toId="192">
</dataflow>
<dataflow id="762" from="trunc_ln73_3" to="tmp_8" fromId="191" toId="192">
</dataflow>
<dataflow id="763" from="lshr_ln2" to="tmp_8" fromId="128" toId="192">
</dataflow>
<dataflow id="764" from="tmp_8" to="store_ln73" fromId="192" toId="193">
</dataflow>
<dataflow id="765" from="alignedA_addr" to="store_ln73" fromId="120" toId="193">
</dataflow>
<dataflow id="766" from="shl_ln7" to="zext_ln67_2" fromId="175" toId="195">
</dataflow>
<dataflow id="767" from="SEQA_1_load" to="lshr_ln67_1" fromId="180" toId="196">
</dataflow>
<dataflow id="768" from="zext_ln67_2" to="lshr_ln67_1" fromId="195" toId="196">
</dataflow>
<dataflow id="769" from="lshr_ln67_1" to="trunc_ln67_3" fromId="196" toId="197">
</dataflow>
<dataflow id="770" from="_ssdm_op_Mux.ap_auto.2i8.i26" to="tmp_s" fromId="759" toId="198">
</dataflow>
<dataflow id="771" from="trunc_ln67_2" to="tmp_s" fromId="179" toId="198">
</dataflow>
<dataflow id="772" from="trunc_ln67_3" to="tmp_s" fromId="197" toId="198">
</dataflow>
<dataflow id="773" from="lshr_ln1" to="tmp_s" fromId="142" toId="198">
</dataflow>
<dataflow id="774" from="tmp_s" to="store_ln67" fromId="198" toId="199">
</dataflow>
<dataflow id="775" from="alignedA_addr" to="store_ln67" fromId="120" toId="199">
</dataflow>
<dataflow id="776" from="_ssdm_op_BitConcatenate.i4.i1.i3" to="tmp_6" fromId="609" toId="200">
</dataflow>
<dataflow id="777" from="tmp_5" to="tmp_6" fromId="152" toId="200">
</dataflow>
<dataflow id="778" from="StgValue_612" to="tmp_6" fromId="612" toId="200">
</dataflow>
<dataflow id="779" from="tmp_6" to="zext_ln68_1" fromId="200" toId="201">
</dataflow>
<dataflow id="780" from="SEQB_load_1" to="lshr_ln68" fromId="181" toId="202">
</dataflow>
<dataflow id="781" from="zext_ln68_1" to="lshr_ln68" fromId="201" toId="202">
</dataflow>
<dataflow id="782" from="lshr_ln68" to="trunc_ln68_1" fromId="202" toId="203">
</dataflow>
<dataflow id="783" from="trunc_ln68_1" to="store_ln68" fromId="203" toId="204">
</dataflow>
<dataflow id="784" from="alignedB_addr" to="store_ln68" fromId="121" toId="204">
</dataflow>
<dataflow id="786" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln64" fromId="785" toId="206">
</dataflow>
<dataflow id="787" from="b_str_idx_out" to="write_ln64" fromId="342" toId="206">
</dataflow>
<dataflow id="788" from="trunc_ln64" to="write_ln64" fromId="109" toId="206">
</dataflow>
<dataflow id="789" from="or_ln64" to="StgValue_2" fromId="61" toId="2">
</dataflow>
<dataflow id="790" from="or_ln64" to="StgValue_3" fromId="61" toId="3">
</dataflow>
<dataflow id="791" from="or_ln64" to="StgValue_4" fromId="61" toId="4">
</dataflow>
<dataflow id="792" from="or_ln64" to="StgValue_5" fromId="61" toId="5">
</dataflow>
<dataflow id="793" from="or_ln64" to="StgValue_6" fromId="61" toId="6">
</dataflow>
<dataflow id="794" from="or_ln64" to="StgValue_7" fromId="61" toId="7">
</dataflow>
<dataflow id="795" from="or_ln64" to="StgValue_8" fromId="61" toId="8">
</dataflow>
<dataflow id="796" from="or_ln64" to="StgValue_9" fromId="61" toId="9">
</dataflow>
<dataflow id="797" from="or_ln64" to="StgValue_10" fromId="61" toId="10">
</dataflow>
<dataflow id="798" from="or_ln64" to="StgValue_11" fromId="61" toId="11">
</dataflow>
<dataflow id="799" from="or_ln64" to="StgValue_12" fromId="61" toId="12">
</dataflow>
<dataflow id="800" from="or_ln64" to="StgValue_13" fromId="61" toId="13">
</dataflow>
<dataflow id="801" from="or_ln64" to="StgValue_14" fromId="61" toId="14">
</dataflow>
<dataflow id="802" from="or_ln64" to="StgValue_15" fromId="61" toId="15">
</dataflow>
<dataflow id="803" from="or_ln64" to="StgValue_16" fromId="61" toId="16">
</dataflow>
<dataflow id="804" from="or_ln64" to="StgValue_17" fromId="61" toId="17">
</dataflow>
<dataflow id="805" from="or_ln64" to="StgValue_18" fromId="61" toId="18">
</dataflow>
<dataflow id="806" from="or_ln64" to="StgValue_19" fromId="61" toId="19">
</dataflow>
<dataflow id="807" from="or_ln64" to="StgValue_20" fromId="61" toId="20">
</dataflow>
<dataflow id="808" from="or_ln64" to="StgValue_21" fromId="61" toId="21">
</dataflow>
<dataflow id="809" from="or_ln64" to="StgValue_22" fromId="61" toId="22">
</dataflow>
<dataflow id="810" from="or_ln64" to="StgValue_23" fromId="61" toId="23">
</dataflow>
<dataflow id="811" from="or_ln64" to="StgValue_24" fromId="61" toId="24">
</dataflow>
<dataflow id="812" from="or_ln64" to="StgValue_25" fromId="61" toId="25">
</dataflow>
<dataflow id="813" from="or_ln64" to="StgValue_26" fromId="61" toId="26">
</dataflow>
<dataflow id="814" from="or_ln64" to="StgValue_27" fromId="61" toId="27">
</dataflow>
<dataflow id="815" from="or_ln64" to="StgValue_28" fromId="61" toId="28">
</dataflow>
<dataflow id="816" from="or_ln64" to="StgValue_29" fromId="61" toId="29">
</dataflow>
<dataflow id="817" from="or_ln64" to="StgValue_30" fromId="61" toId="30">
</dataflow>
<dataflow id="818" from="or_ln64" to="StgValue_31" fromId="61" toId="31">
</dataflow>
<dataflow id="819" from="or_ln64" to="StgValue_32" fromId="61" toId="32">
</dataflow>
<dataflow id="820" from="or_ln64" to="StgValue_33" fromId="61" toId="33">
</dataflow>
<dataflow id="821" from="or_ln64" to="StgValue_34" fromId="61" toId="34">
</dataflow>
<dataflow id="822" from="or_ln64" to="StgValue_35" fromId="61" toId="35">
</dataflow>
<dataflow id="823" from="or_ln64" to="StgValue_36" fromId="61" toId="36">
</dataflow>
<dataflow id="824" from="or_ln64" to="StgValue_37" fromId="61" toId="37">
</dataflow>
<dataflow id="825" from="or_ln64" to="StgValue_38" fromId="61" toId="38">
</dataflow>
<dataflow id="826" from="or_ln64" to="StgValue_39" fromId="61" toId="39">
</dataflow>
<dataflow id="827" from="trunc_ln66" to="StgValue_39" fromId="119" toId="39">
</dataflow>
<dataflow id="828" from="trunc_ln66" to="StgValue_40" fromId="119" toId="40">
</dataflow>
<dataflow id="829" from="trunc_ln66" to="StgValue_41" fromId="119" toId="41">
</dataflow>
<dataflow id="830" from="trunc_ln66" to="StgValue_42" fromId="119" toId="42">
</dataflow>
</dataflows>


</stg>
