Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jan  7 01:32:58 2024
| Host         : DESKTOP-H9C91L2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_layer_control_sets_placed.rpt
| Design       : top_layer
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   110 |
|    Minimum number of control sets                        |    75 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |    35 |
| Unused register locations in slices containing registers |   399 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   110 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    90 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           22157 |         5103 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             896 |          250 |
| Yes          | No                    | No                     |           29882 |         8981 |
| Yes          | No                    | Yes                    |              22 |            6 |
| Yes          | Yes                   | No                     |             228 |           61 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                  Enable Signal                                 |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | rm/ss/msdi_2/tp/tp/act1/valid_1_repN_3                                         |                                                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                                                                | frame_unit/hsync_reg0                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                                                                | frame_unit/vsync_reg0                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | rm/ss/msdi_1/tp/tp/act1/valid_1_repN_10                                        |                                                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                                                                | rm/msg_reg[pos_z][1]_fwrd__13_n_0                     |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | rm/ss/msdi_5/tc/tc/sc1/E[0]                                                    |                                                       |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG | rm/fm1/x_reg[6]                                                                | rm/fm1/y_reg[10]                                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                                                                | rm/ss/msdi_2/tc/tc/sc1/y[1][56]_i_1__5_n_0            |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG |                                                                                | rm/ss/msdi_4/tc/tc/sc1/y[1][56]_i_1__13_n_0           |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | rm/lock11_out                                                                  |                                                       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG |                                                                                | rm/ss/msdi_1/tc/tc/sc1/y[1][56]_i_1__1_n_0            |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | rm/ss/msdi_5/tp/tp/act1/valid_1_repN_3                                         |                                                       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG |                                                                                | rm/ss/msdi_3/tc/tc/sc1/y[1][56]_i_1__9_n_0            |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | rm/ss/ld/lg2/msb_index                                                         |                                                       |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | rm/ss/ld/invn/msb_index                                                        |                                                       |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG | rm/fm1/x_reg[6]                                                                |                                                       |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | frame_unit/tick_25M                                                            | reset_IBUF                                            |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG | frame_unit/vc_reg0                                                             | reset_IBUF                                            |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG | rm/fm1/break_cond                                                              |                                                       |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG | rm/fm1/E[0]                                                                    | rm/fm1/SR[0]                                          |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG |                                                                                | pixels/cnt[18]_i_1_n_0                                |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG | rm/fm1/E[0]                                                                    |                                                       |                9 |             19 |         2.11 |
|  clk_IBUF_BUFG | rm/fm1/break_cond                                                              | rm/fm1/x_reg[6]_0                                     |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG | rm/sel                                                                         | rm/one_s[0]_i_1_n_0                                   |                7 |             27 |         3.86 |
|  clk_IBUF_BUFG | rm/ss/msdi_5/tp/tp/act1/valid_1                                                |                                                       |                8 |             27 |         3.38 |
|  clk_IBUF_BUFG | rm/ss/msdi_1/tp/tp/act1/valid_1_repN_2                                         |                                                       |                5 |             27 |         5.40 |
|  clk_IBUF_BUFG |                                                                                | rm/msg_reg[rayd_y][12]_fwrd__13_n_0                   |               14 |             28 |         2.00 |
|  clk_IBUF_BUFG | rm/ss/msdi_5/tp/tp/act1/valid_1_repN_7                                         |                                                       |               14 |             31 |         2.21 |
|  clk_IBUF_BUFG | rm/ss/ld/lg2/logg2_vals/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/ce_reg |                                                       |               26 |             31 |         1.19 |
|  clk_IBUF_BUFG | rm/ss/ld/invn/div_vals/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/ce_reg  |                                                       |               25 |             33 |         1.32 |
|  clk_IBUF_BUFG | rm/ss/msdi_1/tp/tp/act1/valid_1_repN_11                                        |                                                       |               15 |             33 |         2.20 |
|  clk_IBUF_BUFG |                                                                                | rm/ss/ld/m2/prod_reg[0][64]_i_1__5_n_0                |               11 |             33 |         3.00 |
|  clk_IBUF_BUFG | rm/ss/msdi_2/tp/tp/act1/valid_1_repN_7                                         |                                                       |                8 |             34 |         4.25 |
|  clk_IBUF_BUFG |                                                                                | rm/ss/msdi_1/dr_zr/drzr/zr_out[1][37]_i_1_n_0         |                8 |             35 |         4.38 |
|  clk_IBUF_BUFG |                                                                                | rm/ss/msdi_2/dr_zr/drzr/zr_out[1][37]_i_1__0_n_0      |               12 |             35 |         2.92 |
|  clk_IBUF_BUFG |                                                                                | rm/ss/msdi_4/dr_zr/drzr/zr_out[1][37]_i_1__2_n_0      |                9 |             35 |         3.89 |
|  clk_IBUF_BUFG |                                                                                | rm/ss/msdi_3/dr_zr/drzr/zr_out[1][37]_i_1__1_n_0      |               15 |             35 |         2.33 |
|  clk_IBUF_BUFG | rm/lerp_z[29]_i_1_n_0                                                          |                                                       |                9 |             36 |         4.00 |
|  clk_IBUF_BUFG | rm/camera_x[29]_i_1_n_0                                                        |                                                       |                9 |             36 |         4.00 |
|  clk_IBUF_BUFG | rm/ss/msdi_5/tp/tp/act1/valid_1_repN_1                                         |                                                       |               14 |             45 |         3.21 |
|  clk_IBUF_BUFG | rm/fm1/x_reg[6]                                                                | rm/fm1/x_reg[6]_0                                     |               13 |             50 |         3.85 |
|  clk_IBUF_BUFG | rm/fm1/break_cond                                                              | rm/fm1/x_reg[6]                                       |               13 |             52 |         4.00 |
|  clk_IBUF_BUFG |                                                                                | rm/ss/ld/invn/n3                                      |               25 |             63 |         2.52 |
|  clk_IBUF_BUFG |                                                                                | rm/ss/ld/lg2/n3                                       |               26 |             63 |         2.42 |
|  clk_IBUF_BUFG | rm/ss/msdi_1/dr_zr/drzr/mm/out_valid_reg_reg[9]_0                              | rm/ss/msdi_1/dr_zr/drzr/mm/msg_reg_reg[28][threshold] |               18 |             64 |         3.56 |
|  clk_IBUF_BUFG |                                                                                | rm/ss/ld/m2/out_valid_reg_reg[9]_0                    |               16 |             65 |         4.06 |
|  clk_IBUF_BUFG |                                                                                | rm/ss/msdi_1/tc/tc/sc1/out_valid_reg_reg[23]_0        |               17 |             65 |         3.82 |
|  clk_IBUF_BUFG |                                                                                | rm/ss/msdi_2/tc/tc/sc1/out_valid_reg_reg[23]_0        |               10 |             65 |         6.50 |
|  clk_IBUF_BUFG |                                                                                | rm/ss/msdi_4/tc/tc/sc1/out_valid_reg_reg[23]_0        |               14 |             65 |         4.64 |
|  clk_IBUF_BUFG |                                                                                | rm/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[23]_0        |               15 |             65 |         4.33 |
|  clk_IBUF_BUFG | rm/ss/msdi_2/tp/tp/act1/valid_1_repN_1                                         |                                                       |               18 |             66 |         3.67 |
|  clk_IBUF_BUFG | rm/ss/msdi_1/tp/tp/act1/valid_1_repN                                           |                                                       |               24 |             66 |         2.75 |
|  clk_IBUF_BUFG | rm/ss/msdi_2/tp/tp/act1/valid_1_repN_11                                        |                                                       |               22 |             70 |         3.18 |
|  clk_IBUF_BUFG | rm/ss/msdi_1/tp/tp/act1/valid_1_repN_9                                         |                                                       |               26 |             75 |         2.88 |
|  clk_IBUF_BUFG | rm/ss/msdi_2/tp/tp/act1/valid_1                                                |                                                       |               24 |             79 |         3.29 |
|  clk_IBUF_BUFG | rm/ss/msdi_1/tp/tp/act1/valid_1_repN_1                                         |                                                       |               34 |             81 |         2.38 |
|  clk_IBUF_BUFG | rm/ss/msdi_5/tp/tp/act1/valid_1_repN_4                                         |                                                       |               20 |             82 |         4.10 |
|  clk_IBUF_BUFG | rm/ss/msdi_5/tp/tp/act1/valid_1_repN_10                                        |                                                       |               30 |             88 |         2.93 |
|  clk_IBUF_BUFG | rm/ss/msdi_5/tp/tp/act1/valid_1_repN                                           |                                                       |               25 |             88 |         3.52 |
|  clk_IBUF_BUFG | rm/ss/msdi_2/tp/tp/act1/valid_1_repN_10                                        |                                                       |               26 |             93 |         3.58 |
|  clk_IBUF_BUFG | rm/ss/msdi_1/tp/tp/act1/valid_1_repN_8                                         |                                                       |               27 |             94 |         3.48 |
|  clk_IBUF_BUFG | rm/ss/msdi_1/tp/tp/act1/valid_1_repN_5                                         |                                                       |               34 |            130 |         3.82 |
|  clk_IBUF_BUFG | rm/ss/msdi_2/tp/tp/act1/valid_1_repN_9                                         |                                                       |               36 |            135 |         3.75 |
|  clk_IBUF_BUFG | rm/ss/msdi_5/tp/tp/act1/valid_1_repN_2                                         |                                                       |               57 |            156 |         2.74 |
|  clk_IBUF_BUFG | rm/ss/msdi_2/tp/tp/act1/valid_1_repN                                           |                                                       |               50 |            160 |         3.20 |
|  clk_IBUF_BUFG | rm/ss/msdi_2/tp/tp/act1/valid_1_repN_6                                         |                                                       |               50 |            163 |         3.26 |
|  clk_IBUF_BUFG | rm/ss/msdi_5/tp/tp/act1/valid_1_repN_9                                         |                                                       |               52 |            175 |         3.37 |
|  clk_IBUF_BUFG | rm/ss/msdi_5/tp/tp/act1/valid_1_repN_5                                         |                                                       |               41 |            181 |         4.41 |
|  clk_IBUF_BUFG | rm/ss/msdi_1/tp/tp/act1/valid_1_repN_7                                         |                                                       |               51 |            191 |         3.75 |
|  clk_IBUF_BUFG | rm/ss/msdi_2/tp/tp/act1/valid_1_repN_8                                         |                                                       |               52 |            198 |         3.81 |
|  clk_IBUF_BUFG |                                                                                | rm/fm1/break_cond                                     |               43 |            201 |         4.67 |
|  clk_IBUF_BUFG | rm/ss/msdi_1/tp/tp/act1/valid_1_repN_4                                         |                                                       |               45 |            203 |         4.51 |
|  clk_IBUF_BUFG | rm/ss/msdi_2/tp/tp/act1/valid_1_repN_4                                         |                                                       |               68 |            248 |         3.65 |
|  clk_IBUF_BUFG | rm/ss/msdi_2/tp/tp/act1/valid_1_repN_2                                         |                                                       |               71 |            270 |         3.80 |
|  clk_IBUF_BUFG | rm/ss/msdi_1/tp/tp/act1/valid_1_repN_3                                         |                                                       |               74 |            281 |         3.80 |
|  clk_IBUF_BUFG | rm/ss/msdi_1/tp/tp/act1/valid_1                                                |                                                       |               59 |            312 |         5.29 |
|  clk_IBUF_BUFG | rm/ss/msdi_5/tp/tp/act1/valid_1_repN_8                                         |                                                       |               90 |            328 |         3.64 |
|  clk_IBUF_BUFG | rm/ss/msdi_5/tp/tp/act1/valid_1_repN_6                                         |                                                       |               89 |            332 |         3.73 |
|  clk_IBUF_BUFG | rm/ss/msdi_1/dr_zr/drzr/p8/valid1                                              |                                                       |              108 |            334 |         3.09 |
|  clk_IBUF_BUFG | rm/ss/ld/m3/out_valid_reg_reg[9]_0                                             |                                                       |              146 |            358 |         2.45 |
|  clk_IBUF_BUFG | rm/ss/msdi_2/tp/tp/act1/valid_1_repN_5                                         |                                                       |              105 |            404 |         3.85 |
|  clk_IBUF_BUFG | rm/ss/msdi_5/tp/tp/act2/out_valid_reg_reg[13]_0                                |                                                       |              154 |            422 |         2.74 |
|  clk_IBUF_BUFG | rm/ss/msdi_5/dr_zr/drzr/mm/out_valid_reg_reg[9]_0                              |                                                       |              146 |            422 |         2.89 |
|  clk_IBUF_BUFG | rm/ss/msdi_5/tc/tc/sc2/out_valid_reg_reg[23]_0[0]                              |                                                       |              223 |            424 |         1.90 |
|  clk_IBUF_BUFG | rm/ss/msdi_1/tp/tp/act1/valid_1_repN_6                                         |                                                       |              113 |            427 |         3.78 |
|  clk_IBUF_BUFG | rm/ss/msdi_3/dr_zr/drzr/p8/valid1                                              |                                                       |              175 |            561 |         3.21 |
|  clk_IBUF_BUFG | rm/ss/msdi_2/dr_zr/drzr/p8/valid1                                              |                                                       |              168 |            561 |         3.34 |
|  clk_IBUF_BUFG | rm/ss/msdi_4/dr_zr/drzr/p8/valid1                                              |                                                       |              167 |            561 |         3.36 |
|  clk_IBUF_BUFG | rm/ss/msdi_5/dr_zr/drzr/p8/valid1                                              |                                                       |              181 |            561 |         3.10 |
|  clk_IBUF_BUFG | rm/ss/msdi_4/tc/tc/sc2/out_valid_reg_reg[23]_0                                 |                                                       |              272 |            617 |         2.27 |
|  clk_IBUF_BUFG | rm/ss/msdi_1/tp/tp/act2/out_valid_reg_reg[13]_0                                |                                                       |              171 |            619 |         3.62 |
|  clk_IBUF_BUFG | rm/ss/ld/lg2/valid2                                                            |                                                       |              209 |            654 |         3.13 |
|  clk_IBUF_BUFG | rm/ss/ld/m1/valid3                                                             |                                                       |              189 |            654 |         3.46 |
|  clk_IBUF_BUFG | rm/ss/msdi_1/dr_zr/drzr/mm/out_valid_reg_reg[9]_0                              |                                                       |              182 |            656 |         3.60 |
|  clk_IBUF_BUFG | rm/ss/msdi_2/tp/tp/act2/out_valid_reg_reg[13]_0                                |                                                       |              205 |            686 |         3.35 |
|  clk_IBUF_BUFG | rm/ss/msdi_3/tp/tp/act2/out_valid_reg_reg[13]_0                                |                                                       |              199 |            687 |         3.45 |
|  clk_IBUF_BUFG | rm/ss/msdi_4/tp/tp/act2/out_valid_reg_reg[13]_0                                |                                                       |              201 |            688 |         3.42 |
|  clk_IBUF_BUFG | rm/ss/msdi_2/dr_zr/drzr/mm/out_valid_reg_reg[9]_0                              |                                                       |              199 |            722 |         3.63 |
|  clk_IBUF_BUFG | rm/ss/msdi_3/dr_zr/drzr/mm/out_valid_reg_reg[9]_0                              |                                                       |              201 |            723 |         3.60 |
|  clk_IBUF_BUFG | rm/ss/msdi_4/dr_zr/drzr/mm/out_valid_reg_reg[9]_0                              |                                                       |              201 |            724 |         3.60 |
|  clk_IBUF_BUFG | rm/ss/msdi_1/tc/tc/sc2/out_valid_reg_reg[23]_0                                 |                                                       |              355 |            808 |         2.28 |
|  clk_IBUF_BUFG | rm/ss/msdi_2/tc/tc/sc2/out_valid_reg_reg[23]_0                                 |                                                       |              377 |            810 |         2.15 |
|  clk_IBUF_BUFG | rm/ss/msdi_3/tc/tc/sc2/out_valid_reg_reg[23]_0                                 |                                                       |              347 |            811 |         2.34 |
|  clk_IBUF_BUFG | rm/ss/msdi_3/tc/tc/sc1/valid1_0                                                |                                                       |              433 |           1695 |         3.91 |
|  clk_IBUF_BUFG | rm/ss/msdi_1/tc/tc/sc1/valid1_0                                                |                                                       |              420 |           1695 |         4.04 |
|  clk_IBUF_BUFG | rm/ss/msdi_2/tc/tc/sc1/valid1_0                                                |                                                       |              429 |           1695 |         3.95 |
|  clk_IBUF_BUFG | rm/ss/msdi_4/tc/tc/sc1/valid1_0                                                |                                                       |              434 |           1695 |         3.91 |
|  clk_IBUF_BUFG | rm/ss/msdi_3/tp/tp/act1/valid_1                                                |                                                       |              464 |           1921 |         4.14 |
|  clk_IBUF_BUFG | rm/ss/msdi_4/tp/tp/act1/valid_1                                                |                                                       |              467 |           1921 |         4.11 |
|  clk_IBUF_BUFG |                                                                                |                                                       |             7842 |          36539 |         4.66 |
+----------------+--------------------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+


