#!/bin/sh -h 
PYTHONHOME=/nfs_cadtools/synopsys/vcs_all/S-2021.09-SP2/etc/search/pyh
export PYTHONHOME
PYTHONPATH=/nfs_cadtools/synopsys/vcs_all/S-2021.09-SP2/linux64/lib/pylib27
export PYTHONPATH
LD_LIBRARY_PATH=/nfs_cadtools/synopsys/vcs_all/S-2021.09-SP2/linux64/lib:/nfs_cadtools/synopsys/vcs_all/S-2021.09-SP2/linux64/lib/pylib27
export LD_LIBRARY_PATH
/nfs_cadtools/synopsys/vcs_all/S-2021.09-SP2/linux64/bin/vcsfind_create_index.exe  -z  "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1279/dsp_mul_signed_reg_active_low_async_reset/rtl/simv.daidir/debug_dump/fsearch/./idents_tapi.xml.gz" -o "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1279/dsp_mul_signed_reg_active_low_async_reset/rtl/simv.daidir/debug_dump/fsearch/fsearch.db_tmp"
\mv "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1279/dsp_mul_signed_reg_active_low_async_reset/rtl/simv.daidir/debug_dump/fsearch/fsearch.db_tmp" "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1279/dsp_mul_signed_reg_active_low_async_reset/rtl/simv.daidir/debug_dump/fsearch/fsearch.db"
