// SPDX-License-Identifier: (GPL-2.0 OR MIT)

/dts-v1/;


/ {
	#address-cells = <1>;
	#size-cells = <1>;
	compatible = "andestech,a25";

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		cpu0: cpu@0 {
			device_type = "cpu";
			reg = <0>;
			status = "okay";
			compatible = "riscv";
			riscv,isa = "rv32imafdc";
			riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "zicsr", "zicntr";
			mmu-type = "riscv,sv32";
			clock-frequency = <800000000>;
			i-cache-size = <0x8000>;
			i-cache-line-size = <32>;
			i-cache-sets = <256>;
			d-cache-size = <0x8000>;
			d-cache-line-size = <32>;
			d-cache-sets = <256>;
			cpu0_intc: interrupt-controller {
				#interrupt-cells = <1>;
				interrupt-controller;
				compatible = "riscv,cpu-intc";
			};
		};
		cpu1: cpu@1 {
			device_type = "cpu";
			reg = <1>;
			status = "okay";
			compatible = "riscv";
			riscv,isa = "rv32imafdc";
			riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "zicsr", "zicntr";
			mmu-type = "riscv,sv32";
			clock-frequency = <800000000>;
			i-cache-size = <0x8000>;
			i-cache-line-size = <32>;
			i-cache-sets = <256>;
			d-cache-size = <0x8000>;
			d-cache-line-size = <32>;
			d-cache-sets = <256>;
			cpu1_intc: interrupt-controller {
				#interrupt-cells = <1>;
				interrupt-controller;
				compatible = "riscv,cpu-intc";
			};
		};
		cpu2: cpu@2 {
			device_type = "cpu";
			reg = <2>;
			status = "okay";
			compatible = "riscv";
			riscv,isa = "rv32imafdc";
			riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "zicsr", "zicntr";
			mmu-type = "riscv,sv32";
			clock-frequency = <800000000>;
			i-cache-size = <0x8000>;
			i-cache-line-size = <32>;
			i-cache-sets = <256>;
			d-cache-size = <0x8000>;
			d-cache-line-size = <32>;
			d-cache-sets = <256>;
			cpu2_intc: interrupt-controller {
				#interrupt-cells = <1>;
				interrupt-controller;
				compatible = "riscv,cpu-intc";
			};
		};
		cpu3: cpu@3 {
			device_type = "cpu";
			reg = <3>;
			status = "okay";
			compatible = "riscv";
			riscv,isa = "rv32imafdc";
			riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "zicsr", "zicntr";
			mmu-type = "riscv,sv32";
			clock-frequency = <800000000>;
			i-cache-size = <0x8000>;
			i-cache-line-size = <32>;
			i-cache-sets = <256>;
			d-cache-size = <0x8000>;
			d-cache-line-size = <32>;
			d-cache-sets = <256>;
			cpu3_intc: interrupt-controller {
				#interrupt-cells = <1>;
				interrupt-controller;
				compatible = "riscv,cpu-intc";
			};
		};
	};

	dram: memory@0 {
		device_type = "memory";
		reg = <0x00000000 0x80000000>;
	};

	ilm0: ilm@a0000000 { // Instruction local memory
		device_type = "memory";
		compatible = "mmio-sram";
		reg = <0xa0000000 0x10000>;
	};

	dlm0: dlm@a0200000 { // Data local memory
		device_type = "memory";
		compatible = "mmio-sram";
		reg = <0xa0200000 0x10000>;
	};

	soc {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "simple-bus";
		ranges;

		plic0: interrupt-controller@e4000000 {
			compatible = "riscv,plic0";
			#interrupt-cells = <2>;
			interrupt-controller;
			reg = <0xe4000000 0x2000000>;
			riscv,ndev=<71>;
			interrupts-extended = <&cpu0_intc 11>, <&cpu0_intc 9>,
				<&cpu1_intc 11>, <&cpu1_intc 9>,
				<&cpu2_intc 11>, <&cpu2_intc 9>,
				<&cpu3_intc 11>, <&cpu3_intc 9>;
		};

		plicsw: interrupt-controller@e6400000 {
			compatible = "andestech,plicsw";
			#interrupt-cells = <1>;
			interrupt-controller;
			reg = <0xe6400000 0x400000>;
			riscv,ndev=<2>;
			interrupts-extended = <&cpu0_intc 3>,
				<&cpu1_intc 3>,
				<&cpu2_intc 3>,
				<&cpu3_intc 3>;
		};

		plmt0@e6000000 {
			compatible = "andestech,plmt0";
			interrupts-extended = <&cpu0_intc 7>,
				<&cpu1_intc 7>,
				<&cpu2_intc 7>,
				<&cpu3_intc 7>;
			reg = <0xe6000000 0x100000>;
		};
	};

	smu: smu@f0100000 {
		compatible = "andestech,atcsmu100";
		reg = <0xf0100000 0x1000>;
		interrupts = <26 1>, <27 1>;
		status = "disabled";
	};
	
	serial0: serial@f0200000 { // UART1
		compatible = "andestech,uart16550", "ns16550";
		reg = <0xf0200000 0x100000>;
		clock-frequency = <50000000>;
		reg-shift = <2>;
		reg-offset = <32>;
		no-loopback-test = <1>;
		interrupt-parent = <&plic0>;
		interrupts = <8 4>;
	};
	
	serial1: serial@f0300000 { // UART2
		compatible = "andestech,uart16550", "ns16550";
		reg = <0xf0300000 0x100000>;
		clock-frequency = <50000000>;
		reg-shift = <2>;
		reg-offset = <32>;
		no-loopback-test = <1>;
		interrupt-parent = <&plic0>;
		interrupts = <9 4>;
	};

	timer0: timer@f0400000 {
		compatible = "andestech,atcpit100";
		reg = <0xf0400000 0x1000>;
		clock-frequency = <60000000>;
		interrupts = <3 4>;
		interrupt-parent = <&plic0>;
	};

	rtc0: rtc@f0600000 {
		compatible = "andestech,atcrtc100";
		reg = <0xf0600000 0x1000>;
		interrupts = <1 1>, <2 1>;
		interrupt-parent = <&plic0>;
		wakeup-source;
		status = "disabled";
	};

	gpio0: gpio@f0700000 {
		compatible = "andestech,atcgpio100";
		label = "gpio_0";
		reg = <0xf0700000 0x1000>;
		interrupts = <7 1>;
		interrupt-parent = <&plic0>;
		gpio-controller;
		ngpios = <32>;
		#gpio-cells = <2>;
		status = "disabled";
	};

	i2c0: i2c@f0a00000 {
		compatible = "andestech,atciic100";
		label = "i2c_0";
		reg = <0xf0a00000 0x1000>;
		interrupts = <6 1>;
		interrupt-parent = <&plic0>;
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";
	};

	dma0: dma@f0c00000 {
		compatible = "andestech,atcdmac300";
		reg = <0xf0c00000 0x1000>;
		interrupts = <10 4>;
		dma-channels = <8>;
		interrupt-parent = <&plic0>;
	};

	spi0: spi@f0f00000 {
		compatible = "andestech,atcspi200";
		reg = <0xf0b00000 0x1000>;
		#address-cells = <1>;
		#size-cells = <0>;
		num-cs = <1>;
		clocks = <&spiclk>;
		interrupts = <4 4>;
		interrupt-parent = <&plic0>;
		flash@0 {
			compatible = "jedec,spi-nor";
			spi-max-frequency = <50000000>;
			reg = <0>;
			spi-cpol;
			spi-cpha;
		};
	};
};
