<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="file:///C:/lscc/radiant/1.1/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/1.1/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
tapath {
  display: none;
}
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Mon Nov 18 13:58:36 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt TPF_Prueba_impl_1.twr TPF_Prueba_impl_1.udb -gui

-----------------------------------------
Design:          main
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Clk_1>2.1  Clock pll/lscc_pll_inst/Clk</A></LI>
<LI>        <A href=#Timing_rpt_Clk_2>2.2  Clock ClockK</A></LI>
<LI>    <A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI>            <A href=#Timing_rpt_ConstraintCoverage>3.1.1  Constraint Coverage</A></LI>
<LI>            <A href=#Timing_rpt_Errors>3.1.2  Timing Errors</A></LI>
<LI>            <A href=#Timing_rpt_TotalScore>3.1.3  Total Timing Score</A></LI>
<LI>        <A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupConstraintSlackSummary>3.2.1  Setup Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_SetupCriticalEndpointSummary>3.2.2  Setup Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldConstraintSlackSummary>3.3.1  Hold Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_HoldCriticalEndpointSummary>3.3.2  Hold Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
<LI>            <A href=#Timing_rpt_UnconstrainedEndpoints>3.4.1  Unconstrained Start/End Points</A></LI>
<LI>            <A href=#Timing_rpt_StartEndPointsWithoutTimingConstraints>3.4.2  Start/End Points Without Timing Constraints</A></LI>
<LI>    <A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<LI>        <A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_1>4.1.1  Setup Path Details For Constraint: create_clock -name {pll/lscc_pll_inst/Clk} -period 83.3333333333333 [get_nets Clk]</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_2>4.1.2  Setup Path Details For Constraint: create_generated_clock -name {ClockK} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 21 -divide_by 8 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A></LI>
<LI>        <A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_1>4.2.1  Hold Path Details For Constraint: create_clock -name {pll/lscc_pll_inst/Clk} -period 83.3333333333333 [get_nets Clk]</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_2>4.2.2  Hold Path Details For Constraint: create_generated_clock -name {ClockK} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 21 -divide_by 8 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  DESIGN CHECKING</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

create_clock -name {pll/lscc_pll_inst/Clk} -period 83.3333333333333 [get_nets Clk]
create_generated_clock -name {ClockK} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 21 -divide_by 8 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.2  Combinational Loop</big></U></B>


<A name="Timing_rpt_ClockSummary"></A><B><U><big>2  CLOCK SUMMARY</big></U></B>

<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1 Clock "pll/lscc_pll_inst/Clk"</big></U></B>

create_clock -name {pll/lscc_pll_inst/Clk} -period 83.3333333333333 [get_nets Clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
      Clock pll/lscc_pll_inst/Clk       |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll/lscc_pll_inst/Clk             |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
      Clock pll/lscc_pll_inst/Clk       |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From ClockK                            |                     3.968 ns |           slack = -21.094 ns 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_2"></A><B><U><big>2.2 Clock "ClockK"</big></U></B>

create_generated_clock -name {ClockK} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 21 -divide_by 8 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
              Clock ClockK              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From ClockK                            |             Target |          31.746 ns |         31.500 MHz 
                                        | Actual (all paths) |          18.700 ns |         53.476 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
              Clock ClockK              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll/lscc_pll_inst/Clk             |                     3.968 ns |            slack = -4.410 ns 
------------------------------------------------------------------------------------------------------


<A name="Timing_rpt_AnalysisSummary"></A><B><U><big>3  TIMING ANALYSIS SUMMARY</big></U></B>

<A name="Timing_rpt_Overall"></A><B><U><big>3.1  Overall (Setup and Hold)</big></U></B>

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>3.1.1  Constraint Coverage</big></U></B>

Constraint Coverage: 8.32342%

<A name="Timing_rpt_Errors"></A><B><U><big>3.1.2  Timing Errors</big></U></B>

Timing Errors: 15 endpoints (setup), 0 endpoints (hold)

<A name="Timing_rpt_TotalScore"></A><B><U><big>3.1.3  Total Timing Score</big></U></B>

Total Negative Slack: 108.281 ns (setup), 0.000 ns (hold)

<A name="Timing_rpt_SetupSummary"></A><B><U><big>3.2  Setup Summary Report</big></U></B>

<A name="Timing_rpt_SetupConstraintSlackSummary"></A><B><U><big>3.2.1  Setup Constraint Slack Summary</big></U></B>
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1><FONT COLOR=red>create_clock -name {pll/lscc_pll_inst/C</FONT></A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1><FONT COLOR=red>lk} -period 83.3333333333333 [get_nets </FONT></A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1><FONT COLOR=red>Clk]</FONT></A>                                    |    <FONT COLOR=red>3.968 ns </FONT>|  <FONT COLOR=red>-21.094 ns </FONT>|    <FONT COLOR=red>6</FONT>   |   <FONT COLOR=red>20.830 ns </FONT>|  <FONT COLOR=red>48.008 MHz </FONT>|        <FONT COLOR=red>3</FONT>       |        <FONT COLOR=red>3</FONT>       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2><FONT COLOR=red>create_generated_clock -name {ClockK} -</FONT></A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2><FONT COLOR=red>source [get_pins {pll/lscc_pll_inst/u_P</FONT></A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2><FONT COLOR=red>LL_B/REFERENCECLK}] -multiply_by 21 -di</FONT></A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2><FONT COLOR=red>vide_by 8 [get_pins {pll/lscc_pll_inst/</FONT></A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2><FONT COLOR=red>u_PLL_B/OUTGLOBAL }] </FONT></A>                   |    <FONT COLOR=red>3.968 ns </FONT>|   <FONT COLOR=red>-4.410 ns </FONT>|    <FONT COLOR=red>3</FONT>   |   <FONT COLOR=red>18.700 ns </FONT>|  <FONT COLOR=red>53.476 MHz </FONT>|       <FONT COLOR=red>38</FONT>       |       <FONT COLOR=red>12</FONT>       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_SetupCriticalEndpointSummary"></A><B><U><big>3.2.2  Setup Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
count_i1/D                               |  -21.095 ns 
count_i0/D                               |  -21.095 ns 
reset_c/D                                |  -20.075 ns 
{controller/v_count__i5/SP   controller/v_count__i6/SP}              
                                         |   -4.411 ns 
controller/v_count__i0/SP                |   -4.411 ns 
{controller/v_count__i1/SP   controller/v_count__i2/SP}              
                                         |   -4.411 ns 
{controller/v_count__i3/SP   controller/v_count__i4/SP}              
                                         |   -4.411 ns 
controller/h_count_543__i9/SR            |   -4.001 ns 
{controller/h_count_543__i7/SR   controller/h_count_543__i8/SR}              
                                         |   -4.001 ns 
{controller/h_count_543__i5/SR   controller/h_count_543__i6/SR}              
                                         |   -3.484 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|          15 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_HoldSummary"></A><B><U><big>3.3  Hold Summary Report</big></U></B>

<A name="Timing_rpt_HoldConstraintSlackSummary"></A><B><U><big>3.3.1  Hold Constraint Slack Summary</big></U></B>

-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>create_clock -name {pll/lscc_pll_inst/C</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>lk} -period 83.3333333333333 [get_nets </A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>Clk]</A>                                    |    0.000 ns |    3.417 ns |    2   |        ---- |        ---- |        3       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>create_generated_clock -name {ClockK} -</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>source [get_pins {pll/lscc_pll_inst/u_P</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>LL_B/REFERENCECLK}] -multiply_by 21 -di</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>vide_by 8 [get_pins {pll/lscc_pll_inst/</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>u_PLL_B/OUTGLOBAL }] </A>                   |    0.000 ns |    2.592 ns |    2   |        ---- |        ---- |       38       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_HoldCriticalEndpointSummary"></A><B><U><big>3.3.2  Hold Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
controller/v_count__i9/SR                |    2.592 ns 
{controller/v_count__i7/SR   controller/v_count__i8/SR}              
                                         |    2.592 ns 
{controller/v_count__i5/SR   controller/v_count__i6/SR}              
                                         |    3.135 ns 
controller/v_count__i0/SR                |    3.135 ns 
{controller/v_count__i1/SR   controller/v_count__i2/SR}              
                                         |    3.135 ns 
{controller/v_count__i3/SR   controller/v_count__i4/SR}              
                                         |    3.135 ns 
count_i1/D                               |    3.417 ns 
count_i0/D                               |    3.417 ns 
controller/h_count_543__i8/D             |    3.417 ns 
controller/h_count_543__i7/D             |    3.417 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>3.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>3.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>3.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 5 Start or End Points      |           Type           
-------------------------------------------------------------------
h_sync                                  |                    output
v_sync                                  |                    output
red                                     |                    output
green                                   |                    output
blue                                    |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         5
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
y_place_i5                              |                  No Clock
y_place_i6                              |                  No Clock
x_place_i6                              |                  No Clock
point2__i3                              |                  No Clock
point2__i2                              |                  No Clock
point2__i1                              |                  No Clock
point2__i0                              |                  No Clock
point1__i0                              |                  No Clock
point1__i1                              |                  No Clock
y_place_i2                              |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       198
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_DetailedReport"></A><B><U><big>4  DETAILED REPORT</big></U></B>
<A name="Timing_rpt_SetupDetailedReport"></A><B><U><big>4.1  Setup Detailed Report</big></U></B>
<A name="Timing_rpt_SetupDetailedConstraint_1"></A><A href=#Timing_rpt_SetupSummaryConstraint_1>4.1.1  Setup path details for constraint: create_clock -name {pll/lscc_pll_inst/Clk} -period 83.3333333333333 [get_nets Clk]</A>
----------------------------------------------------------------------
3 endpoints scored, 3 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 83.3333 ns
Period margin    : 62.5033 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : controller/v_count__i6/Q
Path End         : count_i0/D
Source Clock     : ClockK
Destination Clock: pll/lscc_pll_inst/Clk
Logic Level      : 6
Delay Ratio      : 81.3% (route), 18.7% (logic)
Clock Skew       : -5.117 ns
Setup Constraint : 3.968 ns 
Path Slack       : -21.094 ns  (Failed)

  Destination Clock Arrival Time (pll/lscc_pll_inst/Clk:R#6)   416.666
+ Destination Clock Source Latency                               0.000
- Destination Clock Uncertainty                                  0.000
+ Destination Clock Path Delay                                   5.510
- Setup Time                                                     0.199
------------------------------------------------------------   -------
End-of-path required time( ns )                                421.977

  Source Clock Arrival Time (ClockK:R#14)   412.698
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                    10.627
+ Data Path Delay                            19.747
-----------------------------------------   -------
End-of-path arrival time( ns )              443.072

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller/v_count__i5/CK",
        "phy_name":"SLICE_30/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ClockK",
            "phy_name":"ClockK"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
ClockK                                                       NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller/v_count__i6/Q",
        "phy_name":"SLICE_30/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"count_i0/D",
        "phy_name":"SLICE_42/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller/v_count__i6/CK",
            "phy_name":"SLICE_30/CLK"
        },
        "pin1":
        {
            "log_name":"controller/v_count__i6/Q",
            "phy_name":"SLICE_30/Q1"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"y_count[6]",
            "phy_name":"y_count[6]"
        },
        "arrive":15.952,
        "delay":3.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller/i3207_2_lut_3_lut_4_lut/B",
            "phy_name":"SLICE_95/A0"
        },
        "pin1":
        {
            "log_name":"controller/i3207_2_lut_3_lut_4_lut/Z",
            "phy_name":"SLICE_95/F0"
        },
        "arrive":16.402,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller/n3912",
            "phy_name":"controller/n3912"
        },
        "arrive":18.574,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller/i13709_3_lut/A",
            "phy_name":"SLICE_373/D1"
        },
        "pin1":
        {
            "log_name":"controller/i13709_3_lut/Z",
            "phy_name":"SLICE_373/F1"
        },
        "arrive":19.024,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller/n14682",
            "phy_name":"controller/n14682"
        },
        "arrive":21.196,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller/i1_4_lut_adj_149/C",
            "phy_name":"SLICE_348/D1"
        },
        "pin1":
        {
            "log_name":"controller/i1_4_lut_adj_149/Z",
            "phy_name":"SLICE_348/F1"
        },
        "arrive":21.646,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller/n13518",
            "phy_name":"controller/n13518"
        },
        "arrive":24.202,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller/i2_4_lut_adj_147/C",
            "phy_name":"SLICE_267/A1"
        },
        "pin1":
        {
            "log_name":"controller/i2_4_lut_adj_147/Z",
            "phy_name":"SLICE_267/F1"
        },
        "arrive":24.679,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Speed",
            "phy_name":"Speed"
        },
        "arrive":29.897,
        "delay":5.218
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i13_3_lut_4_lut_3_lut/A",
            "phy_name":"SLICE_42/D1"
        },
        "pin1":
        {
            "log_name":"i13_3_lut_4_lut_3_lut/Z",
            "phy_name":"SLICE_42/F1"
        },
        "arrive":30.374,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n12834",
            "phy_name":"n12834"
        },
        "arrive":30.374,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{controller/v_count__i5/CK   controller/v_count__i6/CK}->controller/v_count__i6/Q
                                          SLICE_R13C11D   CLK_TO_Q1_DELAY  1.391        12.018  23      
y_count[6]                                                NET DELAY        3.934        15.952  1       
controller/i3207_2_lut_3_lut_4_lut/B->controller/i3207_2_lut_3_lut_4_lut/Z
                                          SLICE_R13C3D    A0_TO_F0_DELAY   0.450        16.402  5       
controller/n3912                                          NET DELAY        2.172        18.574  1       
controller/i13709_3_lut/A->controller/i13709_3_lut/Z
                                          SLICE_R12C3C    D1_TO_F1_DELAY   0.450        19.024  1       
controller/n14682                                         NET DELAY        2.172        21.196  1       
controller/i1_4_lut_adj_149/C->controller/i1_4_lut_adj_149/Z
                                          SLICE_R13C3B    D1_TO_F1_DELAY   0.450        21.646  2       
controller/n13518                                         NET DELAY        2.556        24.202  1       
controller/i2_4_lut_adj_147/C->controller/i2_4_lut_adj_147/Z
                                          SLICE_R13C3C    A1_TO_F1_DELAY   0.477        24.679  24      
Speed                                                     NET DELAY        5.218        29.897  1       
i13_3_lut_4_lut_3_lut/A->i13_3_lut_4_lut_3_lut/Z
                                          SLICE_R2C16C    D1_TO_F1_DELAY   0.477        30.374  1       
n12834                                                    NET DELAY        0.000        30.374  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"count_i1/CK",
        "phy_name":"SLICE_42/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : controller/v_count__i6/Q
Path End         : count_i1/D
Source Clock     : ClockK
Destination Clock: pll/lscc_pll_inst/Clk
Logic Level      : 6
Delay Ratio      : 81.3% (route), 18.7% (logic)
Clock Skew       : -5.117 ns
Setup Constraint : 3.968 ns 
Path Slack       : -21.094 ns  (Failed)

  Destination Clock Arrival Time (pll/lscc_pll_inst/Clk:R#6)   416.666
+ Destination Clock Source Latency                               0.000
- Destination Clock Uncertainty                                  0.000
+ Destination Clock Path Delay                                   5.510
- Setup Time                                                     0.199
------------------------------------------------------------   -------
End-of-path required time( ns )                                421.977

  Source Clock Arrival Time (ClockK:R#14)   412.698
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                    10.627
+ Data Path Delay                            19.747
-----------------------------------------   -------
End-of-path arrival time( ns )              443.072

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller/v_count__i5/CK",
        "phy_name":"SLICE_30/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ClockK",
            "phy_name":"ClockK"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
ClockK                                                       NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller/v_count__i6/Q",
        "phy_name":"SLICE_30/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"count_i1/D",
        "phy_name":"SLICE_42/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller/v_count__i6/CK",
            "phy_name":"SLICE_30/CLK"
        },
        "pin1":
        {
            "log_name":"controller/v_count__i6/Q",
            "phy_name":"SLICE_30/Q1"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"y_count[6]",
            "phy_name":"y_count[6]"
        },
        "arrive":15.952,
        "delay":3.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller/i3207_2_lut_3_lut_4_lut/B",
            "phy_name":"SLICE_95/A0"
        },
        "pin1":
        {
            "log_name":"controller/i3207_2_lut_3_lut_4_lut/Z",
            "phy_name":"SLICE_95/F0"
        },
        "arrive":16.402,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller/n3912",
            "phy_name":"controller/n3912"
        },
        "arrive":18.574,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller/i13709_3_lut/A",
            "phy_name":"SLICE_373/D1"
        },
        "pin1":
        {
            "log_name":"controller/i13709_3_lut/Z",
            "phy_name":"SLICE_373/F1"
        },
        "arrive":19.024,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller/n14682",
            "phy_name":"controller/n14682"
        },
        "arrive":21.196,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller/i1_4_lut_adj_149/C",
            "phy_name":"SLICE_348/D1"
        },
        "pin1":
        {
            "log_name":"controller/i1_4_lut_adj_149/Z",
            "phy_name":"SLICE_348/F1"
        },
        "arrive":21.646,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller/n13518",
            "phy_name":"controller/n13518"
        },
        "arrive":24.202,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller/i2_4_lut_adj_147/C",
            "phy_name":"SLICE_267/A1"
        },
        "pin1":
        {
            "log_name":"controller/i2_4_lut_adj_147/Z",
            "phy_name":"SLICE_267/F1"
        },
        "arrive":24.679,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Speed",
            "phy_name":"Speed"
        },
        "arrive":29.897,
        "delay":5.218
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_3_lut/A",
            "phy_name":"SLICE_42/D0"
        },
        "pin1":
        {
            "log_name":"i1_3_lut/Z",
            "phy_name":"SLICE_42/F0"
        },
        "arrive":30.374,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2206",
            "phy_name":"n2206"
        },
        "arrive":30.374,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{controller/v_count__i5/CK   controller/v_count__i6/CK}->controller/v_count__i6/Q
                                          SLICE_R13C11D   CLK_TO_Q1_DELAY  1.391        12.018  23      
y_count[6]                                                NET DELAY        3.934        15.952  1       
controller/i3207_2_lut_3_lut_4_lut/B->controller/i3207_2_lut_3_lut_4_lut/Z
                                          SLICE_R13C3D    A0_TO_F0_DELAY   0.450        16.402  5       
controller/n3912                                          NET DELAY        2.172        18.574  1       
controller/i13709_3_lut/A->controller/i13709_3_lut/Z
                                          SLICE_R12C3C    D1_TO_F1_DELAY   0.450        19.024  1       
controller/n14682                                         NET DELAY        2.172        21.196  1       
controller/i1_4_lut_adj_149/C->controller/i1_4_lut_adj_149/Z
                                          SLICE_R13C3B    D1_TO_F1_DELAY   0.450        21.646  2       
controller/n13518                                         NET DELAY        2.556        24.202  1       
controller/i2_4_lut_adj_147/C->controller/i2_4_lut_adj_147/Z
                                          SLICE_R13C3C    A1_TO_F1_DELAY   0.477        24.679  24      
Speed                                                     NET DELAY        5.218        29.897  1       
i1_3_lut/A->i1_3_lut/Z                    SLICE_R2C16C    D0_TO_F0_DELAY   0.477        30.374  1       
n2206                                                     NET DELAY        0.000        30.374  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"count_i1/CK",
        "phy_name":"SLICE_42/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : controller/v_count__i6/Q
Path End         : reset_c/D
Source Clock     : ClockK
Destination Clock: pll/lscc_pll_inst/Clk
Logic Level      : 6
Delay Ratio      : 80.4% (route), 19.6% (logic)
Clock Skew       : -5.117 ns
Setup Constraint : 3.968 ns 
Path Slack       : -20.074 ns  (Failed)

  Destination Clock Arrival Time (pll/lscc_pll_inst/Clk:R#6)   416.666
+ Destination Clock Source Latency                               0.000
- Destination Clock Uncertainty                                  0.000
+ Destination Clock Path Delay                                   5.510
- Setup Time                                                     0.199
------------------------------------------------------------   -------
End-of-path required time( ns )                                421.977

  Source Clock Arrival Time (ClockK:R#14)   412.698
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                    10.627
+ Data Path Delay                            18.727
-----------------------------------------   -------
End-of-path arrival time( ns )              442.052

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller/v_count__i5/CK",
        "phy_name":"SLICE_30/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ClockK",
            "phy_name":"ClockK"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
ClockK                                                       NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller/v_count__i6/Q",
        "phy_name":"SLICE_30/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"reset_c/D",
        "phy_name":"SLICE_43/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller/v_count__i6/CK",
            "phy_name":"SLICE_30/CLK"
        },
        "pin1":
        {
            "log_name":"controller/v_count__i6/Q",
            "phy_name":"SLICE_30/Q1"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"y_count[6]",
            "phy_name":"y_count[6]"
        },
        "arrive":15.952,
        "delay":3.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller/i3207_2_lut_3_lut_4_lut/B",
            "phy_name":"SLICE_95/A0"
        },
        "pin1":
        {
            "log_name":"controller/i3207_2_lut_3_lut_4_lut/Z",
            "phy_name":"SLICE_95/F0"
        },
        "arrive":16.402,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller/n3912",
            "phy_name":"controller/n3912"
        },
        "arrive":18.574,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller/i13709_3_lut/A",
            "phy_name":"SLICE_373/D1"
        },
        "pin1":
        {
            "log_name":"controller/i13709_3_lut/Z",
            "phy_name":"SLICE_373/F1"
        },
        "arrive":19.024,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller/n14682",
            "phy_name":"controller/n14682"
        },
        "arrive":21.196,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller/i1_4_lut_adj_149/C",
            "phy_name":"SLICE_348/D1"
        },
        "pin1":
        {
            "log_name":"controller/i1_4_lut_adj_149/Z",
            "phy_name":"SLICE_348/F1"
        },
        "arrive":21.646,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller/n13518",
            "phy_name":"controller/n13518"
        },
        "arrive":24.202,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller/i2_4_lut_adj_147/C",
            "phy_name":"SLICE_267/A1"
        },
        "pin1":
        {
            "log_name":"controller/i2_4_lut_adj_147/Z",
            "phy_name":"SLICE_267/F1"
        },
        "arrive":24.652,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Speed",
            "phy_name":"Speed"
        },
        "arrive":28.877,
        "delay":4.225
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut/B",
            "phy_name":"SLICE_43/D0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut/Z",
            "phy_name":"SLICE_43/F0"
        },
        "arrive":29.354,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2205",
            "phy_name":"n2205"
        },
        "arrive":29.354,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{controller/v_count__i5/CK   controller/v_count__i6/CK}->controller/v_count__i6/Q
                                          SLICE_R13C11D   CLK_TO_Q1_DELAY  1.391        12.018  23      
y_count[6]                                                NET DELAY        3.934        15.952  1       
controller/i3207_2_lut_3_lut_4_lut/B->controller/i3207_2_lut_3_lut_4_lut/Z
                                          SLICE_R13C3D    A0_TO_F0_DELAY   0.450        16.402  5       
controller/n3912                                          NET DELAY        2.172        18.574  1       
controller/i13709_3_lut/A->controller/i13709_3_lut/Z
                                          SLICE_R12C3C    D1_TO_F1_DELAY   0.450        19.024  1       
controller/n14682                                         NET DELAY        2.172        21.196  1       
controller/i1_4_lut_adj_149/C->controller/i1_4_lut_adj_149/Z
                                          SLICE_R13C3B    D1_TO_F1_DELAY   0.450        21.646  2       
controller/n13518                                         NET DELAY        2.556        24.202  1       
controller/i2_4_lut_adj_147/C->controller/i2_4_lut_adj_147/Z
                                          SLICE_R13C3C    A1_TO_F1_DELAY   0.450        24.652  24      
Speed                                                     NET DELAY        4.225        28.877  1       
i1_4_lut/B->i1_4_lut/Z                    SLICE_R13C16B   D0_TO_F0_DELAY   0.477        29.354  1       
n2205                                                     NET DELAY        0.000        29.354  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"reset_c/CK",
        "phy_name":"SLICE_43/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_SetupDetailedConstraint_2"></A><A href=#Timing_rpt_SetupSummaryConstraint_2>4.1.2  Setup path details for constraint: create_generated_clock -name {ClockK} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 21 -divide_by 8 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>
----------------------------------------------------------------------
38 endpoints scored, 12 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : {controller/v_count__i3/SP   controller/v_count__i4/SP}
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 3
Delay Ratio      : 82.8% (route), 17.2% (logic)
Clock Skew       : 5.117 ns
Setup Constraint : 3.968 ns 
Path Slack       : -4.410 ns  (Failed)

  Destination Clock Arrival Time (ClockK:R#9)   253.968
+ Master Clock Source Latency                     0.000
- Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                   10.627
- Setup Time                                      0.199
---------------------------------------------   -------
End-of-path required time( ns )                 264.396

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#4)   249.999
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          13.297
-------------------------------------------------------   -------
End-of-path arrival time( ns )                            268.806

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"reset_c/CK",
        "phy_name":"SLICE_43/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"reset_c/Q",
        "phy_name":"SLICE_43/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{controller/v_count__i3/SP   controller/v_count__i4/SP}",
        "phy_name":"SLICE_35/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"reset_c/CK",
            "phy_name":"SLICE_43/CLK"
        },
        "pin1":
        {
            "log_name":"reset_c/Q",
            "phy_name":"SLICE_43/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset",
            "phy_name":"reset"
        },
        "arrive":10.239,
        "delay":3.338
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller/i13994_3_lut_4_lut/D",
            "phy_name":"SLICE_273/A0"
        },
        "pin1":
        {
            "log_name":"controller/i13994_3_lut_4_lut/Z",
            "phy_name":"SLICE_273/F0"
        },
        "arrive":10.689,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n1026",
            "phy_name":"n1026"
        },
        "arrive":13.841,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i13990_4_lut/B",
            "phy_name":"SLICE_272/A1"
        },
        "pin1":
        {
            "log_name":"i13990_4_lut/Z",
            "phy_name":"SLICE_272/F1"
        },
        "arrive":14.291,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2722",
            "phy_name":"n2722"
        },
        "arrive":18.807,
        "delay":4.516
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE_R13C16B   CLK_TO_Q0_DELAY  1.391         6.901  3       
reset                                                     NET DELAY        3.338        10.239  1       
controller/i13994_3_lut_4_lut/D->controller/i13994_3_lut_4_lut/Z
                                          SLICE_R14C12B   A0_TO_F0_DELAY   0.450        10.689  7       
n1026                                                     NET DELAY        3.152        13.841  1       
i13990_4_lut/B->i13990_4_lut/Z            SLICE_R17C12B   A1_TO_F1_DELAY   0.450        14.291  12      
n2722                                                     NET DELAY        4.516        18.807  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller/v_count__i3/CK",
        "phy_name":"SLICE_35/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ClockK",
            "phy_name":"ClockK"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
ClockK                                                       NET DELAY      5.510        10.627  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : {controller/v_count__i1/SP   controller/v_count__i2/SP}
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 3
Delay Ratio      : 82.8% (route), 17.2% (logic)
Clock Skew       : 5.117 ns
Setup Constraint : 3.968 ns 
Path Slack       : -4.410 ns  (Failed)

  Destination Clock Arrival Time (ClockK:R#9)   253.968
+ Master Clock Source Latency                     0.000
- Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                   10.627
- Setup Time                                      0.199
---------------------------------------------   -------
End-of-path required time( ns )                 264.396

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#4)   249.999
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          13.297
-------------------------------------------------------   -------
End-of-path arrival time( ns )                            268.806

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"reset_c/CK",
        "phy_name":"SLICE_43/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"reset_c/Q",
        "phy_name":"SLICE_43/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{controller/v_count__i1/SP   controller/v_count__i2/SP}",
        "phy_name":"SLICE_32/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"reset_c/CK",
            "phy_name":"SLICE_43/CLK"
        },
        "pin1":
        {
            "log_name":"reset_c/Q",
            "phy_name":"SLICE_43/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset",
            "phy_name":"reset"
        },
        "arrive":10.239,
        "delay":3.338
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller/i13994_3_lut_4_lut/D",
            "phy_name":"SLICE_273/A0"
        },
        "pin1":
        {
            "log_name":"controller/i13994_3_lut_4_lut/Z",
            "phy_name":"SLICE_273/F0"
        },
        "arrive":10.689,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n1026",
            "phy_name":"n1026"
        },
        "arrive":13.841,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i13990_4_lut/B",
            "phy_name":"SLICE_272/A1"
        },
        "pin1":
        {
            "log_name":"i13990_4_lut/Z",
            "phy_name":"SLICE_272/F1"
        },
        "arrive":14.291,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2722",
            "phy_name":"n2722"
        },
        "arrive":18.807,
        "delay":4.516
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE_R13C16B   CLK_TO_Q0_DELAY  1.391         6.901  3       
reset                                                     NET DELAY        3.338        10.239  1       
controller/i13994_3_lut_4_lut/D->controller/i13994_3_lut_4_lut/Z
                                          SLICE_R14C12B   A0_TO_F0_DELAY   0.450        10.689  7       
n1026                                                     NET DELAY        3.152        13.841  1       
i13990_4_lut/B->i13990_4_lut/Z            SLICE_R17C12B   A1_TO_F1_DELAY   0.450        14.291  12      
n2722                                                     NET DELAY        4.516        18.807  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller/v_count__i1/CK",
        "phy_name":"SLICE_32/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ClockK",
            "phy_name":"ClockK"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
ClockK                                                       NET DELAY      5.510        10.627  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : controller/v_count__i0/SP
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 3
Delay Ratio      : 82.8% (route), 17.2% (logic)
Clock Skew       : 5.117 ns
Setup Constraint : 3.968 ns 
Path Slack       : -4.410 ns  (Failed)

  Destination Clock Arrival Time (ClockK:R#9)   253.968
+ Master Clock Source Latency                     0.000
- Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                   10.627
- Setup Time                                      0.199
---------------------------------------------   -------
End-of-path required time( ns )                 264.396

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#4)   249.999
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          13.297
-------------------------------------------------------   -------
End-of-path arrival time( ns )                            268.806

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"reset_c/CK",
        "phy_name":"SLICE_43/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"reset_c/Q",
        "phy_name":"SLICE_43/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller/v_count__i0/SP",
        "phy_name":"SLICE_31/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"reset_c/CK",
            "phy_name":"SLICE_43/CLK"
        },
        "pin1":
        {
            "log_name":"reset_c/Q",
            "phy_name":"SLICE_43/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset",
            "phy_name":"reset"
        },
        "arrive":10.239,
        "delay":3.338
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller/i13994_3_lut_4_lut/D",
            "phy_name":"SLICE_273/A0"
        },
        "pin1":
        {
            "log_name":"controller/i13994_3_lut_4_lut/Z",
            "phy_name":"SLICE_273/F0"
        },
        "arrive":10.689,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n1026",
            "phy_name":"n1026"
        },
        "arrive":13.841,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i13990_4_lut/B",
            "phy_name":"SLICE_272/A1"
        },
        "pin1":
        {
            "log_name":"i13990_4_lut/Z",
            "phy_name":"SLICE_272/F1"
        },
        "arrive":14.291,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2722",
            "phy_name":"n2722"
        },
        "arrive":18.807,
        "delay":4.516
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE_R13C16B   CLK_TO_Q0_DELAY  1.391         6.901  3       
reset                                                     NET DELAY        3.338        10.239  1       
controller/i13994_3_lut_4_lut/D->controller/i13994_3_lut_4_lut/Z
                                          SLICE_R14C12B   A0_TO_F0_DELAY   0.450        10.689  7       
n1026                                                     NET DELAY        3.152        13.841  1       
i13990_4_lut/B->i13990_4_lut/Z            SLICE_R17C12B   A1_TO_F1_DELAY   0.450        14.291  12      
n2722                                                     NET DELAY        4.516        18.807  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller/v_count__i0/CK",
        "phy_name":"SLICE_31/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ClockK",
            "phy_name":"ClockK"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
ClockK                                                       NET DELAY      5.510        10.627  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : {controller/v_count__i5/SP   controller/v_count__i6/SP}
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 3
Delay Ratio      : 82.8% (route), 17.2% (logic)
Clock Skew       : 5.117 ns
Setup Constraint : 3.968 ns 
Path Slack       : -4.410 ns  (Failed)

  Destination Clock Arrival Time (ClockK:R#9)   253.968
+ Master Clock Source Latency                     0.000
- Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                   10.627
- Setup Time                                      0.199
---------------------------------------------   -------
End-of-path required time( ns )                 264.396

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#4)   249.999
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          13.297
-------------------------------------------------------   -------
End-of-path arrival time( ns )                            268.806

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"reset_c/CK",
        "phy_name":"SLICE_43/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"reset_c/Q",
        "phy_name":"SLICE_43/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{controller/v_count__i5/SP   controller/v_count__i6/SP}",
        "phy_name":"SLICE_30/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"reset_c/CK",
            "phy_name":"SLICE_43/CLK"
        },
        "pin1":
        {
            "log_name":"reset_c/Q",
            "phy_name":"SLICE_43/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset",
            "phy_name":"reset"
        },
        "arrive":10.239,
        "delay":3.338
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller/i13994_3_lut_4_lut/D",
            "phy_name":"SLICE_273/A0"
        },
        "pin1":
        {
            "log_name":"controller/i13994_3_lut_4_lut/Z",
            "phy_name":"SLICE_273/F0"
        },
        "arrive":10.689,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n1026",
            "phy_name":"n1026"
        },
        "arrive":13.841,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i13990_4_lut/B",
            "phy_name":"SLICE_272/A1"
        },
        "pin1":
        {
            "log_name":"i13990_4_lut/Z",
            "phy_name":"SLICE_272/F1"
        },
        "arrive":14.291,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2722",
            "phy_name":"n2722"
        },
        "arrive":18.807,
        "delay":4.516
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE_R13C16B   CLK_TO_Q0_DELAY  1.391         6.901  3       
reset                                                     NET DELAY        3.338        10.239  1       
controller/i13994_3_lut_4_lut/D->controller/i13994_3_lut_4_lut/Z
                                          SLICE_R14C12B   A0_TO_F0_DELAY   0.450        10.689  7       
n1026                                                     NET DELAY        3.152        13.841  1       
i13990_4_lut/B->i13990_4_lut/Z            SLICE_R17C12B   A1_TO_F1_DELAY   0.450        14.291  12      
n2722                                                     NET DELAY        4.516        18.807  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller/v_count__i5/CK",
        "phy_name":"SLICE_30/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ClockK",
            "phy_name":"ClockK"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
ClockK                                                       NET DELAY      5.510        10.627  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : {controller/h_count_543__i7/SR   controller/h_count_543__i8/SR}
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 3
Delay Ratio      : 81.8% (route), 18.2% (logic)
Clock Skew       : 5.117 ns
Setup Constraint : 3.968 ns 
Path Slack       : -4.000 ns  (Failed)

  Destination Clock Arrival Time (ClockK:R#9)   253.968
+ Master Clock Source Latency                     0.000
- Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                   10.627
- Setup Time                                      0.530
---------------------------------------------   -------
End-of-path required time( ns )                 264.065

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#4)   249.999
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          12.556
-------------------------------------------------------   -------
End-of-path arrival time( ns )                            268.065

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"reset_c/CK",
        "phy_name":"SLICE_43/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"reset_c/Q",
        "phy_name":"SLICE_43/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{controller/h_count_543__i7/SR   controller/h_count_543__i8/SR}",
        "phy_name":"SLICE_34/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"reset_c/CK",
            "phy_name":"SLICE_43/CLK"
        },
        "pin1":
        {
            "log_name":"reset_c/Q",
            "phy_name":"SLICE_43/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset",
            "phy_name":"reset"
        },
        "arrive":10.239,
        "delay":3.338
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller/i13994_3_lut_4_lut/D",
            "phy_name":"SLICE_273/A0"
        },
        "pin1":
        {
            "log_name":"controller/i13994_3_lut_4_lut/Z",
            "phy_name":"SLICE_273/F0"
        },
        "arrive":10.689,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n1026",
            "phy_name":"n1026"
        },
        "arrive":13.841,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i13990_4_lut/B",
            "phy_name":"SLICE_272/A1"
        },
        "pin1":
        {
            "log_name":"i13990_4_lut/Z",
            "phy_name":"SLICE_272/F1"
        },
        "arrive":14.291,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2722",
            "phy_name":"n2722"
        },
        "arrive":18.066,
        "delay":3.775
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE_R13C16B   CLK_TO_Q0_DELAY  1.391         6.901  3       
reset                                                     NET DELAY        3.338        10.239  1       
controller/i13994_3_lut_4_lut/D->controller/i13994_3_lut_4_lut/Z
                                          SLICE_R14C12B   A0_TO_F0_DELAY   0.450        10.689  7       
n1026                                                     NET DELAY        3.152        13.841  1       
i13990_4_lut/B->i13990_4_lut/Z            SLICE_R17C12B   A1_TO_F1_DELAY   0.450        14.291  12      
n2722                                                     NET DELAY        3.775        18.066  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller/h_count_543__i7/CK",
        "phy_name":"SLICE_34/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ClockK",
            "phy_name":"ClockK"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
ClockK                                                       NET DELAY      5.510        10.627  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : controller/h_count_543__i9/SR
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 3
Delay Ratio      : 81.8% (route), 18.2% (logic)
Clock Skew       : 5.117 ns
Setup Constraint : 3.968 ns 
Path Slack       : -4.000 ns  (Failed)

  Destination Clock Arrival Time (ClockK:R#9)   253.968
+ Master Clock Source Latency                     0.000
- Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                   10.627
- Setup Time                                      0.530
---------------------------------------------   -------
End-of-path required time( ns )                 264.065

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#4)   249.999
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          12.556
-------------------------------------------------------   -------
End-of-path arrival time( ns )                            268.065

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"reset_c/CK",
        "phy_name":"SLICE_43/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"reset_c/Q",
        "phy_name":"SLICE_43/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller/h_count_543__i9/SR",
        "phy_name":"SLICE_33/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"reset_c/CK",
            "phy_name":"SLICE_43/CLK"
        },
        "pin1":
        {
            "log_name":"reset_c/Q",
            "phy_name":"SLICE_43/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset",
            "phy_name":"reset"
        },
        "arrive":10.239,
        "delay":3.338
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller/i13994_3_lut_4_lut/D",
            "phy_name":"SLICE_273/A0"
        },
        "pin1":
        {
            "log_name":"controller/i13994_3_lut_4_lut/Z",
            "phy_name":"SLICE_273/F0"
        },
        "arrive":10.689,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n1026",
            "phy_name":"n1026"
        },
        "arrive":13.841,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i13990_4_lut/B",
            "phy_name":"SLICE_272/A1"
        },
        "pin1":
        {
            "log_name":"i13990_4_lut/Z",
            "phy_name":"SLICE_272/F1"
        },
        "arrive":14.291,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2722",
            "phy_name":"n2722"
        },
        "arrive":18.066,
        "delay":3.775
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE_R13C16B   CLK_TO_Q0_DELAY  1.391         6.901  3       
reset                                                     NET DELAY        3.338        10.239  1       
controller/i13994_3_lut_4_lut/D->controller/i13994_3_lut_4_lut/Z
                                          SLICE_R14C12B   A0_TO_F0_DELAY   0.450        10.689  7       
n1026                                                     NET DELAY        3.152        13.841  1       
i13990_4_lut/B->i13990_4_lut/Z            SLICE_R17C12B   A1_TO_F1_DELAY   0.450        14.291  12      
n2722                                                     NET DELAY        3.775        18.066  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller/h_count_543__i9/CK",
        "phy_name":"SLICE_33/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ClockK",
            "phy_name":"ClockK"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
ClockK                                                       NET DELAY      5.510        10.627  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : controller/h_count_543__i0/SR
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 3
Delay Ratio      : 81.0% (route), 19.0% (logic)
Clock Skew       : 5.117 ns
Setup Constraint : 3.968 ns 
Path Slack       : -3.483 ns  (Failed)

  Destination Clock Arrival Time (ClockK:R#9)   253.968
+ Master Clock Source Latency                     0.000
- Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                   10.627
- Setup Time                                      0.530
---------------------------------------------   -------
End-of-path required time( ns )                 264.065

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#4)   249.999
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          12.039
-------------------------------------------------------   -------
End-of-path arrival time( ns )                            267.548

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"reset_c/CK",
        "phy_name":"SLICE_43/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"reset_c/Q",
        "phy_name":"SLICE_43/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller/h_count_543__i0/SR",
        "phy_name":"SLICE_39/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"reset_c/CK",
            "phy_name":"SLICE_43/CLK"
        },
        "pin1":
        {
            "log_name":"reset_c/Q",
            "phy_name":"SLICE_43/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset",
            "phy_name":"reset"
        },
        "arrive":10.239,
        "delay":3.338
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller/i13994_3_lut_4_lut/D",
            "phy_name":"SLICE_273/A0"
        },
        "pin1":
        {
            "log_name":"controller/i13994_3_lut_4_lut/Z",
            "phy_name":"SLICE_273/F0"
        },
        "arrive":10.689,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n1026",
            "phy_name":"n1026"
        },
        "arrive":13.841,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i13990_4_lut/B",
            "phy_name":"SLICE_272/A1"
        },
        "pin1":
        {
            "log_name":"i13990_4_lut/Z",
            "phy_name":"SLICE_272/F1"
        },
        "arrive":14.291,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2722",
            "phy_name":"n2722"
        },
        "arrive":17.549,
        "delay":3.258
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE_R13C16B   CLK_TO_Q0_DELAY  1.391         6.901  3       
reset                                                     NET DELAY        3.338        10.239  1       
controller/i13994_3_lut_4_lut/D->controller/i13994_3_lut_4_lut/Z
                                          SLICE_R14C12B   A0_TO_F0_DELAY   0.450        10.689  7       
n1026                                                     NET DELAY        3.152        13.841  1       
i13990_4_lut/B->i13990_4_lut/Z            SLICE_R17C12B   A1_TO_F1_DELAY   0.450        14.291  12      
n2722                                                     NET DELAY        3.258        17.549  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller/h_count_543__i0/CK",
        "phy_name":"SLICE_39/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ClockK",
            "phy_name":"ClockK"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
ClockK                                                       NET DELAY      5.510        10.627  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : {controller/h_count_543__i1/SR   controller/h_count_543__i2/SR}
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 3
Delay Ratio      : 81.0% (route), 19.0% (logic)
Clock Skew       : 5.117 ns
Setup Constraint : 3.968 ns 
Path Slack       : -3.483 ns  (Failed)

  Destination Clock Arrival Time (ClockK:R#9)   253.968
+ Master Clock Source Latency                     0.000
- Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                   10.627
- Setup Time                                      0.530
---------------------------------------------   -------
End-of-path required time( ns )                 264.065

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#4)   249.999
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          12.039
-------------------------------------------------------   -------
End-of-path arrival time( ns )                            267.548

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"reset_c/CK",
        "phy_name":"SLICE_43/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"reset_c/Q",
        "phy_name":"SLICE_43/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{controller/h_count_543__i1/SR   controller/h_count_543__i2/SR}",
        "phy_name":"SLICE_38/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"reset_c/CK",
            "phy_name":"SLICE_43/CLK"
        },
        "pin1":
        {
            "log_name":"reset_c/Q",
            "phy_name":"SLICE_43/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset",
            "phy_name":"reset"
        },
        "arrive":10.239,
        "delay":3.338
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller/i13994_3_lut_4_lut/D",
            "phy_name":"SLICE_273/A0"
        },
        "pin1":
        {
            "log_name":"controller/i13994_3_lut_4_lut/Z",
            "phy_name":"SLICE_273/F0"
        },
        "arrive":10.689,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n1026",
            "phy_name":"n1026"
        },
        "arrive":13.841,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i13990_4_lut/B",
            "phy_name":"SLICE_272/A1"
        },
        "pin1":
        {
            "log_name":"i13990_4_lut/Z",
            "phy_name":"SLICE_272/F1"
        },
        "arrive":14.291,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2722",
            "phy_name":"n2722"
        },
        "arrive":17.549,
        "delay":3.258
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE_R13C16B   CLK_TO_Q0_DELAY  1.391         6.901  3       
reset                                                     NET DELAY        3.338        10.239  1       
controller/i13994_3_lut_4_lut/D->controller/i13994_3_lut_4_lut/Z
                                          SLICE_R14C12B   A0_TO_F0_DELAY   0.450        10.689  7       
n1026                                                     NET DELAY        3.152        13.841  1       
i13990_4_lut/B->i13990_4_lut/Z            SLICE_R17C12B   A1_TO_F1_DELAY   0.450        14.291  12      
n2722                                                     NET DELAY        3.258        17.549  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller/h_count_543__i1/CK",
        "phy_name":"SLICE_38/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ClockK",
            "phy_name":"ClockK"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
ClockK                                                       NET DELAY      5.510        10.627  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : {controller/h_count_543__i3/SR   controller/h_count_543__i4/SR}
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 3
Delay Ratio      : 81.0% (route), 19.0% (logic)
Clock Skew       : 5.117 ns
Setup Constraint : 3.968 ns 
Path Slack       : -3.483 ns  (Failed)

  Destination Clock Arrival Time (ClockK:R#9)   253.968
+ Master Clock Source Latency                     0.000
- Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                   10.627
- Setup Time                                      0.530
---------------------------------------------   -------
End-of-path required time( ns )                 264.065

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#4)   249.999
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          12.039
-------------------------------------------------------   -------
End-of-path arrival time( ns )                            267.548

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"reset_c/CK",
        "phy_name":"SLICE_43/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"reset_c/Q",
        "phy_name":"SLICE_43/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{controller/h_count_543__i3/SR   controller/h_count_543__i4/SR}",
        "phy_name":"SLICE_37/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"reset_c/CK",
            "phy_name":"SLICE_43/CLK"
        },
        "pin1":
        {
            "log_name":"reset_c/Q",
            "phy_name":"SLICE_43/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset",
            "phy_name":"reset"
        },
        "arrive":10.239,
        "delay":3.338
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller/i13994_3_lut_4_lut/D",
            "phy_name":"SLICE_273/A0"
        },
        "pin1":
        {
            "log_name":"controller/i13994_3_lut_4_lut/Z",
            "phy_name":"SLICE_273/F0"
        },
        "arrive":10.689,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n1026",
            "phy_name":"n1026"
        },
        "arrive":13.841,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i13990_4_lut/B",
            "phy_name":"SLICE_272/A1"
        },
        "pin1":
        {
            "log_name":"i13990_4_lut/Z",
            "phy_name":"SLICE_272/F1"
        },
        "arrive":14.291,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2722",
            "phy_name":"n2722"
        },
        "arrive":17.549,
        "delay":3.258
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE_R13C16B   CLK_TO_Q0_DELAY  1.391         6.901  3       
reset                                                     NET DELAY        3.338        10.239  1       
controller/i13994_3_lut_4_lut/D->controller/i13994_3_lut_4_lut/Z
                                          SLICE_R14C12B   A0_TO_F0_DELAY   0.450        10.689  7       
n1026                                                     NET DELAY        3.152        13.841  1       
i13990_4_lut/B->i13990_4_lut/Z            SLICE_R17C12B   A1_TO_F1_DELAY   0.450        14.291  12      
n2722                                                     NET DELAY        3.258        17.549  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller/h_count_543__i3/CK",
        "phy_name":"SLICE_37/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ClockK",
            "phy_name":"ClockK"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
ClockK                                                       NET DELAY      5.510        10.627  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : {controller/h_count_543__i5/SR   controller/h_count_543__i6/SR}
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 3
Delay Ratio      : 81.0% (route), 19.0% (logic)
Clock Skew       : 5.117 ns
Setup Constraint : 3.968 ns 
Path Slack       : -3.483 ns  (Failed)

  Destination Clock Arrival Time (ClockK:R#9)   253.968
+ Master Clock Source Latency                     0.000
- Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                   10.627
- Setup Time                                      0.530
---------------------------------------------   -------
End-of-path required time( ns )                 264.065

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#4)   249.999
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          12.039
-------------------------------------------------------   -------
End-of-path arrival time( ns )                            267.548

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"reset_c/CK",
        "phy_name":"SLICE_43/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"reset_c/Q",
        "phy_name":"SLICE_43/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{controller/h_count_543__i5/SR   controller/h_count_543__i6/SR}",
        "phy_name":"SLICE_36/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"reset_c/CK",
            "phy_name":"SLICE_43/CLK"
        },
        "pin1":
        {
            "log_name":"reset_c/Q",
            "phy_name":"SLICE_43/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset",
            "phy_name":"reset"
        },
        "arrive":10.239,
        "delay":3.338
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller/i13994_3_lut_4_lut/D",
            "phy_name":"SLICE_273/A0"
        },
        "pin1":
        {
            "log_name":"controller/i13994_3_lut_4_lut/Z",
            "phy_name":"SLICE_273/F0"
        },
        "arrive":10.689,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n1026",
            "phy_name":"n1026"
        },
        "arrive":13.841,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i13990_4_lut/B",
            "phy_name":"SLICE_272/A1"
        },
        "pin1":
        {
            "log_name":"i13990_4_lut/Z",
            "phy_name":"SLICE_272/F1"
        },
        "arrive":14.291,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2722",
            "phy_name":"n2722"
        },
        "arrive":17.549,
        "delay":3.258
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE_R13C16B   CLK_TO_Q0_DELAY  1.391         6.901  3       
reset                                                     NET DELAY        3.338        10.239  1       
controller/i13994_3_lut_4_lut/D->controller/i13994_3_lut_4_lut/Z
                                          SLICE_R14C12B   A0_TO_F0_DELAY   0.450        10.689  7       
n1026                                                     NET DELAY        3.152        13.841  1       
i13990_4_lut/B->i13990_4_lut/Z            SLICE_R17C12B   A1_TO_F1_DELAY   0.450        14.291  12      
n2722                                                     NET DELAY        3.258        17.549  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller/h_count_543__i5/CK",
        "phy_name":"SLICE_36/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ClockK",
            "phy_name":"ClockK"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
ClockK                                                       NET DELAY      5.510        10.627  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedReport"></A><B><U><big>4.2  Hold Detailed Report</big></U></B>
<A name="Timing_rpt_HoldDetailedConstraint_1"></A><A href=#Timing_rpt_HoldSummaryConstraint_1>4.2.1  Hold path details for constraint: create_clock -name {pll/lscc_pll_inst/Clk} -period 83.3333333333333 [get_nets Clk]</A>
----------------------------------------------------------------------
3 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : count_i0/Q
Path End         : count_i0/D
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: pll/lscc_pll_inst/Clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (pll/lscc_pll_inst/Clk:R#1)     0.000
+ Destination Clock Source Latency                               0.000
+ Destination Clock Uncertainty                                  0.000
+ Destination Clock Path Delay                                   5.510
+ Hold Time                                                     -0.000
------------------------------------------------------------   -------
End-of-path required time( ns )                                  5.510

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#1)   0.000
+ Source Clock Source Latency                             0.000
+ Source Clock Path Delay                                 5.510
+ Data Path Delay                                         3.417
-------------------------------------------------------   -----
End-of-path arrival time( ns )                            8.927

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"count_i1/CK",
        "phy_name":"SLICE_42/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"count_i0/Q",
        "phy_name":"SLICE_42/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"count_i0/D",
        "phy_name":"SLICE_42/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"count_i0/CK",
            "phy_name":"SLICE_42/CLK"
        },
        "pin1":
        {
            "log_name":"count_i0/Q",
            "phy_name":"SLICE_42/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"count[0]",
            "phy_name":"count[0]"
        },
        "arrive":8.477,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i13_3_lut_4_lut_3_lut/C",
            "phy_name":"SLICE_42/C1"
        },
        "pin1":
        {
            "log_name":"i13_3_lut_4_lut_3_lut/Z",
            "phy_name":"SLICE_42/F1"
        },
        "arrive":8.927,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n12834",
            "phy_name":"n12834"
        },
        "arrive":8.927,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{count_i1/CK   count_i0/CK}->count_i0/Q   SLICE_R2C16C    CLK_TO_Q1_DELAY  1.391         6.901  17      
count[0]                                                  NET DELAY        1.576         8.477  1       
i13_3_lut_4_lut_3_lut/C->i13_3_lut_4_lut_3_lut/Z
                                          SLICE_R2C16C    C1_TO_F1_DELAY   0.450         8.927  1       
n12834                                                    NET DELAY        0.000         8.927  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"count_i1/CK",
        "phy_name":"SLICE_42/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : count_i1/Q
Path End         : count_i1/D
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: pll/lscc_pll_inst/Clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (pll/lscc_pll_inst/Clk:R#1)     0.000
+ Destination Clock Source Latency                               0.000
+ Destination Clock Uncertainty                                  0.000
+ Destination Clock Path Delay                                   5.510
+ Hold Time                                                     -0.000
------------------------------------------------------------   -------
End-of-path required time( ns )                                  5.510

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#1)   0.000
+ Source Clock Source Latency                             0.000
+ Source Clock Path Delay                                 5.510
+ Data Path Delay                                         3.417
-------------------------------------------------------   -----
End-of-path arrival time( ns )                            8.927

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"count_i1/CK",
        "phy_name":"SLICE_42/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"count_i1/Q",
        "phy_name":"SLICE_42/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"count_i1/D",
        "phy_name":"SLICE_42/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"count_i1/CK",
            "phy_name":"SLICE_42/CLK"
        },
        "pin1":
        {
            "log_name":"count_i1/Q",
            "phy_name":"SLICE_42/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"count[1]",
            "phy_name":"count[1]"
        },
        "arrive":8.477,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_3_lut/B",
            "phy_name":"SLICE_42/C0"
        },
        "pin1":
        {
            "log_name":"i1_3_lut/Z",
            "phy_name":"SLICE_42/F0"
        },
        "arrive":8.927,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2206",
            "phy_name":"n2206"
        },
        "arrive":8.927,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{count_i1/CK   count_i0/CK}->count_i1/Q   SLICE_R2C16C    CLK_TO_Q0_DELAY  1.391         6.901  17      
count[1]                                                  NET DELAY        1.576         8.477  1       
i1_3_lut/B->i1_3_lut/Z                    SLICE_R2C16C    C0_TO_F0_DELAY   0.450         8.927  1       
n2206                                                     NET DELAY        0.000         8.927  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"count_i1/CK",
        "phy_name":"SLICE_42/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : reset_c/D
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: pll/lscc_pll_inst/Clk
Logic Level      : 2
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.523 ns  (Passed)

  Destination Clock Arrival Time (pll/lscc_pll_inst/Clk:R#1)     0.000
+ Destination Clock Source Latency                               0.000
+ Destination Clock Uncertainty                                  0.000
+ Destination Clock Path Delay                                   5.510
+ Hold Time                                                     -0.000
------------------------------------------------------------   -------
End-of-path required time( ns )                                  5.510

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#1)   0.000
+ Source Clock Source Latency                             0.000
+ Source Clock Path Delay                                 5.510
+ Data Path Delay                                         3.523
-------------------------------------------------------   -----
End-of-path arrival time( ns )                            9.033

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"reset_c/CK",
        "phy_name":"SLICE_43/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"reset_c/Q",
        "phy_name":"SLICE_43/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"reset_c/D",
        "phy_name":"SLICE_43/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"reset_c/CK",
            "phy_name":"SLICE_43/CLK"
        },
        "pin1":
        {
            "log_name":"reset_c/Q",
            "phy_name":"SLICE_43/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset",
            "phy_name":"reset"
        },
        "arrive":8.583,
        "delay":1.682
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut/D",
            "phy_name":"SLICE_43/A0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut/Z",
            "phy_name":"SLICE_43/F0"
        },
        "arrive":9.033,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2205",
            "phy_name":"n2205"
        },
        "arrive":9.033,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE_R13C16B   CLK_TO_Q0_DELAY  1.391         6.901  3       
reset                                                     NET DELAY        1.682         8.583  1       
i1_4_lut/D->i1_4_lut/Z                    SLICE_R13C16B   A0_TO_F0_DELAY   0.450         9.033  1       
n2205                                                     NET DELAY        0.000         9.033  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"reset_c/CK",
        "phy_name":"SLICE_43/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedConstraint_2"></A><A href=#Timing_rpt_HoldSummaryConstraint_2>4.2.2  Hold path details for constraint: create_generated_clock -name {ClockK} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 21 -divide_by 8 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>
----------------------------------------------------------------------
38 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : {controller/v_count__i7/SR   controller/v_count__i8/SR}
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 2
Delay Ratio      : 74.0% (route), 26.0% (logic)
Clock Skew       : 5.117 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.592 ns  (Passed)

  Destination Clock Arrival Time (ClockK:R#1)     0.000
+ Master Clock Source Latency                     0.000
+ Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                   10.627
+ Hold Time                                       0.517
---------------------------------------------   -------
End-of-path required time( ns )                  10.110

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#1)    0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          7.192
-------------------------------------------------------   ------
End-of-path arrival time( ns )                            12.702

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"reset_c/CK",
        "phy_name":"SLICE_43/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"reset_c/Q",
        "phy_name":"SLICE_43/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{controller/v_count__i7/SR   controller/v_count__i8/SR}",
        "phy_name":"SLICE_41/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"reset_c/CK",
            "phy_name":"SLICE_43/CLK"
        },
        "pin1":
        {
            "log_name":"reset_c/Q",
            "phy_name":"SLICE_43/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset",
            "phy_name":"reset"
        },
        "arrive":9.881,
        "delay":2.980
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller/i13994_3_lut_4_lut/D",
            "phy_name":"SLICE_273/A0"
        },
        "pin1":
        {
            "log_name":"controller/i13994_3_lut_4_lut/Z",
            "phy_name":"SLICE_273/F0"
        },
        "arrive":10.358,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n1026",
            "phy_name":"n1026"
        },
        "arrive":12.702,
        "delay":2.344
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE_R13C16B   CLK_TO_Q0_DELAY  1.391         6.901  3       
reset                                                     NET DELAY        2.980         9.881  1       
controller/i13994_3_lut_4_lut/D->controller/i13994_3_lut_4_lut/Z
                                          SLICE_R14C12B   A0_TO_F0_DELAY   0.477        10.358  7       
n1026                                                     NET DELAY        2.344        12.702  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller/v_count__i7/CK",
        "phy_name":"SLICE_41/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ClockK",
            "phy_name":"ClockK"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
ClockK                                                       NET DELAY      5.510        10.627  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : controller/v_count__i9/SR
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 2
Delay Ratio      : 74.0% (route), 26.0% (logic)
Clock Skew       : 5.117 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.592 ns  (Passed)

  Destination Clock Arrival Time (ClockK:R#1)     0.000
+ Master Clock Source Latency                     0.000
+ Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                   10.627
+ Hold Time                                       0.517
---------------------------------------------   -------
End-of-path required time( ns )                  10.110

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#1)    0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          7.192
-------------------------------------------------------   ------
End-of-path arrival time( ns )                            12.702

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"reset_c/CK",
        "phy_name":"SLICE_43/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"reset_c/Q",
        "phy_name":"SLICE_43/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller/v_count__i9/SR",
        "phy_name":"SLICE_40/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"reset_c/CK",
            "phy_name":"SLICE_43/CLK"
        },
        "pin1":
        {
            "log_name":"reset_c/Q",
            "phy_name":"SLICE_43/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset",
            "phy_name":"reset"
        },
        "arrive":9.881,
        "delay":2.980
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller/i13994_3_lut_4_lut/D",
            "phy_name":"SLICE_273/A0"
        },
        "pin1":
        {
            "log_name":"controller/i13994_3_lut_4_lut/Z",
            "phy_name":"SLICE_273/F0"
        },
        "arrive":10.358,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n1026",
            "phy_name":"n1026"
        },
        "arrive":12.702,
        "delay":2.344
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE_R13C16B   CLK_TO_Q0_DELAY  1.391         6.901  3       
reset                                                     NET DELAY        2.980         9.881  1       
controller/i13994_3_lut_4_lut/D->controller/i13994_3_lut_4_lut/Z
                                          SLICE_R14C12B   A0_TO_F0_DELAY   0.477        10.358  7       
n1026                                                     NET DELAY        2.344        12.702  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller/v_count__i9/CK",
        "phy_name":"SLICE_40/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ClockK",
            "phy_name":"ClockK"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
ClockK                                                       NET DELAY      5.510        10.627  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : {controller/v_count__i3/SR   controller/v_count__i4/SR}
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 2
Delay Ratio      : 75.9% (route), 24.1% (logic)
Clock Skew       : 5.117 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.135 ns  (Passed)

  Destination Clock Arrival Time (ClockK:R#1)     0.000
+ Master Clock Source Latency                     0.000
+ Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                   10.627
+ Hold Time                                       0.517
---------------------------------------------   -------
End-of-path required time( ns )                  10.110

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#1)    0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          7.735
-------------------------------------------------------   ------
End-of-path arrival time( ns )                            13.245

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"reset_c/CK",
        "phy_name":"SLICE_43/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"reset_c/Q",
        "phy_name":"SLICE_43/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{controller/v_count__i3/SR   controller/v_count__i4/SR}",
        "phy_name":"SLICE_35/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"reset_c/CK",
            "phy_name":"SLICE_43/CLK"
        },
        "pin1":
        {
            "log_name":"reset_c/Q",
            "phy_name":"SLICE_43/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset",
            "phy_name":"reset"
        },
        "arrive":9.881,
        "delay":2.980
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller/i13994_3_lut_4_lut/D",
            "phy_name":"SLICE_273/A0"
        },
        "pin1":
        {
            "log_name":"controller/i13994_3_lut_4_lut/Z",
            "phy_name":"SLICE_273/F0"
        },
        "arrive":10.358,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n1026",
            "phy_name":"n1026"
        },
        "arrive":13.245,
        "delay":2.887
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE_R13C16B   CLK_TO_Q0_DELAY  1.391         6.901  3       
reset                                                     NET DELAY        2.980         9.881  1       
controller/i13994_3_lut_4_lut/D->controller/i13994_3_lut_4_lut/Z
                                          SLICE_R14C12B   A0_TO_F0_DELAY   0.477        10.358  7       
n1026                                                     NET DELAY        2.887        13.245  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller/v_count__i3/CK",
        "phy_name":"SLICE_35/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ClockK",
            "phy_name":"ClockK"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
ClockK                                                       NET DELAY      5.510        10.627  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : {controller/v_count__i1/SR   controller/v_count__i2/SR}
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 2
Delay Ratio      : 75.9% (route), 24.1% (logic)
Clock Skew       : 5.117 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.135 ns  (Passed)

  Destination Clock Arrival Time (ClockK:R#1)     0.000
+ Master Clock Source Latency                     0.000
+ Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                   10.627
+ Hold Time                                       0.517
---------------------------------------------   -------
End-of-path required time( ns )                  10.110

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#1)    0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          7.735
-------------------------------------------------------   ------
End-of-path arrival time( ns )                            13.245

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"reset_c/CK",
        "phy_name":"SLICE_43/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"reset_c/Q",
        "phy_name":"SLICE_43/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{controller/v_count__i1/SR   controller/v_count__i2/SR}",
        "phy_name":"SLICE_32/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"reset_c/CK",
            "phy_name":"SLICE_43/CLK"
        },
        "pin1":
        {
            "log_name":"reset_c/Q",
            "phy_name":"SLICE_43/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset",
            "phy_name":"reset"
        },
        "arrive":9.881,
        "delay":2.980
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller/i13994_3_lut_4_lut/D",
            "phy_name":"SLICE_273/A0"
        },
        "pin1":
        {
            "log_name":"controller/i13994_3_lut_4_lut/Z",
            "phy_name":"SLICE_273/F0"
        },
        "arrive":10.358,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n1026",
            "phy_name":"n1026"
        },
        "arrive":13.245,
        "delay":2.887
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE_R13C16B   CLK_TO_Q0_DELAY  1.391         6.901  3       
reset                                                     NET DELAY        2.980         9.881  1       
controller/i13994_3_lut_4_lut/D->controller/i13994_3_lut_4_lut/Z
                                          SLICE_R14C12B   A0_TO_F0_DELAY   0.477        10.358  7       
n1026                                                     NET DELAY        2.887        13.245  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller/v_count__i1/CK",
        "phy_name":"SLICE_32/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ClockK",
            "phy_name":"ClockK"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
ClockK                                                       NET DELAY      5.510        10.627  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : controller/v_count__i0/SR
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 2
Delay Ratio      : 75.9% (route), 24.1% (logic)
Clock Skew       : 5.117 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.135 ns  (Passed)

  Destination Clock Arrival Time (ClockK:R#1)     0.000
+ Master Clock Source Latency                     0.000
+ Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                   10.627
+ Hold Time                                       0.517
---------------------------------------------   -------
End-of-path required time( ns )                  10.110

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#1)    0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          7.735
-------------------------------------------------------   ------
End-of-path arrival time( ns )                            13.245

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"reset_c/CK",
        "phy_name":"SLICE_43/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"reset_c/Q",
        "phy_name":"SLICE_43/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller/v_count__i0/SR",
        "phy_name":"SLICE_31/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"reset_c/CK",
            "phy_name":"SLICE_43/CLK"
        },
        "pin1":
        {
            "log_name":"reset_c/Q",
            "phy_name":"SLICE_43/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset",
            "phy_name":"reset"
        },
        "arrive":9.881,
        "delay":2.980
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller/i13994_3_lut_4_lut/D",
            "phy_name":"SLICE_273/A0"
        },
        "pin1":
        {
            "log_name":"controller/i13994_3_lut_4_lut/Z",
            "phy_name":"SLICE_273/F0"
        },
        "arrive":10.358,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n1026",
            "phy_name":"n1026"
        },
        "arrive":13.245,
        "delay":2.887
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE_R13C16B   CLK_TO_Q0_DELAY  1.391         6.901  3       
reset                                                     NET DELAY        2.980         9.881  1       
controller/i13994_3_lut_4_lut/D->controller/i13994_3_lut_4_lut/Z
                                          SLICE_R14C12B   A0_TO_F0_DELAY   0.477        10.358  7       
n1026                                                     NET DELAY        2.887        13.245  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller/v_count__i0/CK",
        "phy_name":"SLICE_31/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ClockK",
            "phy_name":"ClockK"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
ClockK                                                       NET DELAY      5.510        10.627  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : {controller/v_count__i5/SR   controller/v_count__i6/SR}
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 2
Delay Ratio      : 75.9% (route), 24.1% (logic)
Clock Skew       : 5.117 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.135 ns  (Passed)

  Destination Clock Arrival Time (ClockK:R#1)     0.000
+ Master Clock Source Latency                     0.000
+ Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                   10.627
+ Hold Time                                       0.517
---------------------------------------------   -------
End-of-path required time( ns )                  10.110

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#1)    0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          7.735
-------------------------------------------------------   ------
End-of-path arrival time( ns )                            13.245

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"reset_c/CK",
        "phy_name":"SLICE_43/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"reset_c/Q",
        "phy_name":"SLICE_43/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{controller/v_count__i5/SR   controller/v_count__i6/SR}",
        "phy_name":"SLICE_30/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"reset_c/CK",
            "phy_name":"SLICE_43/CLK"
        },
        "pin1":
        {
            "log_name":"reset_c/Q",
            "phy_name":"SLICE_43/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"reset",
            "phy_name":"reset"
        },
        "arrive":9.881,
        "delay":2.980
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller/i13994_3_lut_4_lut/D",
            "phy_name":"SLICE_273/A0"
        },
        "pin1":
        {
            "log_name":"controller/i13994_3_lut_4_lut/Z",
            "phy_name":"SLICE_273/F0"
        },
        "arrive":10.358,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n1026",
            "phy_name":"n1026"
        },
        "arrive":13.245,
        "delay":2.887
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE_R13C16B   CLK_TO_Q0_DELAY  1.391         6.901  3       
reset                                                     NET DELAY        2.980         9.881  1       
controller/i13994_3_lut_4_lut/D->controller/i13994_3_lut_4_lut/Z
                                          SLICE_R14C12B   A0_TO_F0_DELAY   0.477        10.358  7       
n1026                                                     NET DELAY        2.887        13.245  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller/v_count__i5/CK",
        "phy_name":"SLICE_30/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ClockK",
            "phy_name":"ClockK"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
ClockK                                                       NET DELAY      5.510        10.627  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : controller/h_count_543__i0/Q
Path End         : controller/h_count_543__i0/D
Source Clock     : ClockK
Destination Clock: ClockK
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (ClockK:R#1)     0.000
+ Master Clock Source Latency                     0.000
+ Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                   10.627
+ Hold Time                                      -0.000
---------------------------------------------   -------
End-of-path required time( ns )                  10.627

  Source Clock Arrival Time (ClockK:R#1)    0.000
+ Master Clock Source Latency               0.000
+ Source Clock Path Delay                  10.627
+ Data Path Delay                           3.417
----------------------------------------   ------
End-of-path arrival time( ns )             14.044

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller/h_count_543__i0/CK",
        "phy_name":"SLICE_39/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ClockK",
            "phy_name":"ClockK"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
ClockK                                                       NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller/h_count_543__i0/Q",
        "phy_name":"SLICE_39/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller/h_count_543__i0/D",
        "phy_name":"SLICE_39/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller/h_count_543__i0/CK",
            "phy_name":"SLICE_39/CLK"
        },
        "pin1":
        {
            "log_name":"controller/h_count_543__i0/Q",
            "phy_name":"SLICE_39/Q1"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller/x_count[0]_2",
            "phy_name":"controller/x_count[0]_2"
        },
        "arrive":13.594,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller/h_count_543_add_4_1/C1",
            "phy_name":"SLICE_39/C1"
        },
        "pin1":
        {
            "log_name":"controller/h_count_543_add_4_1/S1",
            "phy_name":"SLICE_39/F1"
        },
        "arrive":14.044,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller/n45[0]",
            "phy_name":"controller/n45[0]"
        },
        "arrive":14.044,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
controller/h_count_543__i0/CK->controller/h_count_543__i0/Q
                                          SLICE_R18C12A   CLK_TO_Q1_DELAY  1.391        12.018  3       
controller/x_count[0]_2                                   NET DELAY        1.576        13.594  1       
controller/h_count_543_add_4_1/C1->controller/h_count_543_add_4_1/S1
                                          SLICE_R18C12A   C1_TO_F1_DELAY   0.450        14.044  1       
controller/n45[0]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller/h_count_543__i0/CK",
        "phy_name":"SLICE_39/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ClockK",
            "phy_name":"ClockK"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
ClockK                                                       NET DELAY      5.510        10.627  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : controller/h_count_543__i2/Q
Path End         : controller/h_count_543__i2/D
Source Clock     : ClockK
Destination Clock: ClockK
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (ClockK:R#1)     0.000
+ Master Clock Source Latency                     0.000
+ Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                   10.627
+ Hold Time                                      -0.000
---------------------------------------------   -------
End-of-path required time( ns )                  10.627

  Source Clock Arrival Time (ClockK:R#1)    0.000
+ Master Clock Source Latency               0.000
+ Source Clock Path Delay                  10.627
+ Data Path Delay                           3.417
----------------------------------------   ------
End-of-path arrival time( ns )             14.044

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller/h_count_543__i1/CK",
        "phy_name":"SLICE_38/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ClockK",
            "phy_name":"ClockK"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
ClockK                                                       NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller/h_count_543__i2/Q",
        "phy_name":"SLICE_38/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller/h_count_543__i2/D",
        "phy_name":"SLICE_38/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller/h_count_543__i2/CK",
            "phy_name":"SLICE_38/CLK"
        },
        "pin1":
        {
            "log_name":"controller/h_count_543__i2/Q",
            "phy_name":"SLICE_38/Q1"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"x_count[2]",
            "phy_name":"x_count[2]"
        },
        "arrive":13.594,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller/h_count_543_add_4_3/C1",
            "phy_name":"SLICE_38/C1"
        },
        "pin1":
        {
            "log_name":"controller/h_count_543_add_4_3/S1",
            "phy_name":"SLICE_38/F1"
        },
        "arrive":14.044,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller/n45[2]",
            "phy_name":"controller/n45[2]"
        },
        "arrive":14.044,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{controller/h_count_543__i1/CK   controller/h_count_543__i2/CK}->controller/h_count_543__i2/Q
                                          SLICE_R18C12B   CLK_TO_Q1_DELAY  1.391        12.018  12      
x_count[2]                                                NET DELAY        1.576        13.594  1       
controller/h_count_543_add_4_3/C1->controller/h_count_543_add_4_3/S1
                                          SLICE_R18C12B   C1_TO_F1_DELAY   0.450        14.044  1       
controller/n45[2]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller/h_count_543__i1/CK",
        "phy_name":"SLICE_38/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ClockK",
            "phy_name":"ClockK"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
ClockK                                                       NET DELAY      5.510        10.627  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : controller/h_count_543__i1/Q
Path End         : controller/h_count_543__i1/D
Source Clock     : ClockK
Destination Clock: ClockK
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (ClockK:R#1)     0.000
+ Master Clock Source Latency                     0.000
+ Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                   10.627
+ Hold Time                                      -0.000
---------------------------------------------   -------
End-of-path required time( ns )                  10.627

  Source Clock Arrival Time (ClockK:R#1)    0.000
+ Master Clock Source Latency               0.000
+ Source Clock Path Delay                  10.627
+ Data Path Delay                           3.417
----------------------------------------   ------
End-of-path arrival time( ns )             14.044

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller/h_count_543__i1/CK",
        "phy_name":"SLICE_38/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ClockK",
            "phy_name":"ClockK"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
ClockK                                                       NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller/h_count_543__i1/Q",
        "phy_name":"SLICE_38/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller/h_count_543__i1/D",
        "phy_name":"SLICE_38/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller/h_count_543__i1/CK",
            "phy_name":"SLICE_38/CLK"
        },
        "pin1":
        {
            "log_name":"controller/h_count_543__i1/Q",
            "phy_name":"SLICE_38/Q0"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"x_count[1]",
            "phy_name":"x_count[1]"
        },
        "arrive":13.594,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller/h_count_543_add_4_3/C0",
            "phy_name":"SLICE_38/C0"
        },
        "pin1":
        {
            "log_name":"controller/h_count_543_add_4_3/S0",
            "phy_name":"SLICE_38/F0"
        },
        "arrive":14.044,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller/n45[1]",
            "phy_name":"controller/n45[1]"
        },
        "arrive":14.044,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{controller/h_count_543__i1/CK   controller/h_count_543__i2/CK}->controller/h_count_543__i1/Q
                                          SLICE_R18C12B   CLK_TO_Q0_DELAY  1.391        12.018  11      
x_count[1]                                                NET DELAY        1.576        13.594  1       
controller/h_count_543_add_4_3/C0->controller/h_count_543_add_4_3/S0
                                          SLICE_R18C12B   C0_TO_F0_DELAY   0.450        14.044  1       
controller/n45[1]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller/h_count_543__i1/CK",
        "phy_name":"SLICE_38/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ClockK",
            "phy_name":"ClockK"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
ClockK                                                       NET DELAY      5.510        10.627  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : controller/h_count_543__i4/Q
Path End         : controller/h_count_543__i4/D
Source Clock     : ClockK
Destination Clock: ClockK
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (ClockK:R#1)     0.000
+ Master Clock Source Latency                     0.000
+ Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                   10.627
+ Hold Time                                      -0.000
---------------------------------------------   -------
End-of-path required time( ns )                  10.627

  Source Clock Arrival Time (ClockK:R#1)    0.000
+ Master Clock Source Latency               0.000
+ Source Clock Path Delay                  10.627
+ Data Path Delay                           3.417
----------------------------------------   ------
End-of-path arrival time( ns )             14.044

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller/h_count_543__i3/CK",
        "phy_name":"SLICE_37/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ClockK",
            "phy_name":"ClockK"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
ClockK                                                       NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller/h_count_543__i4/Q",
        "phy_name":"SLICE_37/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller/h_count_543__i4/D",
        "phy_name":"SLICE_37/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller/h_count_543__i4/CK",
            "phy_name":"SLICE_37/CLK"
        },
        "pin1":
        {
            "log_name":"controller/h_count_543__i4/Q",
            "phy_name":"SLICE_37/Q1"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"x_count[4]",
            "phy_name":"x_count[4]"
        },
        "arrive":13.594,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller/h_count_543_add_4_5/C1",
            "phy_name":"SLICE_37/C1"
        },
        "pin1":
        {
            "log_name":"controller/h_count_543_add_4_5/S1",
            "phy_name":"SLICE_37/F1"
        },
        "arrive":14.044,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller/n45[4]",
            "phy_name":"controller/n45[4]"
        },
        "arrive":14.044,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{controller/h_count_543__i3/CK   controller/h_count_543__i4/CK}->controller/h_count_543__i4/Q
                                          SLICE_R18C12C   CLK_TO_Q1_DELAY  1.391        12.018  18      
x_count[4]                                                NET DELAY        1.576        13.594  1       
controller/h_count_543_add_4_5/C1->controller/h_count_543_add_4_5/S1
                                          SLICE_R18C12C   C1_TO_F1_DELAY   0.450        14.044  1       
controller/n45[4]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"ins1/CLKHF",
        "phy_name":"ins1/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller/h_count_543__i3/CK",
        "phy_name":"SLICE_37/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Clk",
            "phy_name":"Clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ClockK",
            "phy_name":"ClockK"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
ClockK                                                       NET DELAY      5.510        10.627  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++






<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI><A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<UL>
<LI><A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI><A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI><A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<UL>
<LI><A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI><A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

<style type='text/css'>
pre {
  margin-left: 2em;
}
tapath {
  display: none;
}
.tools {
  font-family: arial;
  font-size: 0.8em;
  text-align: center;
  display: inline-block;
}
.tools:before{
  content: "Shown in: ";
  color: #1c79ec;
  text-align: center;
  padding-left: 0.5em;
}
.tools a {
  color: rgb(192, 192, 192);
  cursor: pointer;
}
.tools a:link {
  text-decoration: none;
}
.tools a:hover {
  color: #1c79ec;
}
.tools a:before {
  content: " ";
  width: 20px;
  display: inline-block;
  text-align: center;
  padding-right: 5px;
  padding-left: 2px;
}
.tools a:after {
  text-align: center;
  padding-right: 5px;
}
.na:before {
  background: url("qrc:///report-view-html/images/netlist_analyzer_16.png") no-repeat center;
}
.na:after {
  content: "Netlist Analyzer";
}
.fp:before {
  background: url("qrc:///report-view-html/images/floorplanview_16.png") no-repeat center;
}
.fp:after {
  content: "Floor Planner";
}
.phv:before {
  background: url("qrc:///report-view-html/images/epic_16.png") no-repeat center;
}
.phv:after {
  content: "Physical View";
}
</style>
<script type='text/javascript'>
<!--
var show_log = 1; var show_phy = 1;
function createTool(cls, path_obj) {
  var tool = document.createElement('a');
  tool.className = cls;
  tool.onclick = (function(tool, path) {
    return function() {
      var tool_name;
      var logical = false;
      if (typeof path !== 'string' || path === null || path.length == 0)
        return;
      switch (cls) {
        case 'na':
          tool_name = 'SCHEMATIC_VIEW';
          logical = true;
          break;
        case 'fp':
          tool_name = 'FLOORPLANNER';
          break;
        case 'phv':
          tool_name = 'PHYSICAL_VIEW';
          break;
      }
      var url = 'NGView://' + tool_name + '/tapath?' + (logical?'view_type=tech&':'') + 'path=' +
                encodeURIComponent(path);
      console.log(url);
      this.href = url;
    }
  })(cls, path_obj).bind(tool);
  return tool;
}
function createTools(path_element) {
  var tools = document.createElement('span');
  tools.className = 'tools';
  var path = path_element.textContent;
  if (show_log) 
    tools.appendChild(createTool('na', path));
  if (show_phy) {
    tools.appendChild(createTool('fp', path));
    tools.appendChild(createTool('phv', path));
  }
  var p = path_element.parentNode;
  p.insertBefore(tools, path_element);
}
function handleLeftpaths(left_paths, index) {
    if (left_paths.length > index) {
      setTimeout(function(paths, i) {
        return function() {
          var path = paths[i];
          createTools(path);
          handleLeftpaths(paths, i+1);
        }
      }(left_paths, index));
    }
}
window.onload = function() {
  if (!show_log && !show_phy) return; 
  if (typeof window._$radiant !== 'undefined') {
    var all_paths = document.getElementsByTagName('tapath');
    handleLeftpaths(all_paths, 0);
  }
}
//-->
</script>
</BODY>

