==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6598:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6677:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6732:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6811:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6887:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6966:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7045:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7121:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7200:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7266:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7345:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7400:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7476:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7555:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7631:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7707:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7786:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7862:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6598:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6677:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6732:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6811:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6887:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6966:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7045:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7121:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7200:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7266:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7345:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7400:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7476:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7555:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7631:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7707:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7786:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7863:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6598:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6677:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6732:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6811:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6887:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6966:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7045:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7121:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7201:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7267:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7346:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7401:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7477:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7556:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7632:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7708:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7787:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7864:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2073 ; free virtual = 12160
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2073 ; free virtual = 12160
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 501.434 ; gain = 128.828 ; free physical = 2067 ; free virtual = 12162
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'int_57_div11' into 'operator_int_57_div11' (test.cpp:7174) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div11' (test.cpp:7190) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div11' into 'operator_double_div11' (test.cpp:7221) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div11' (test.cpp:7223) automatically.
WARNING: [SYNCHK 200-23] test.cpp:7165: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 501.434 ; gain = 128.828 ; free physical = 2046 ; free virtual = 12144
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:7162) in function 'int_57_div11' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div11' into 'lut_div11_chunk' (test.cpp:6497) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div11' into 'lut_div11_chunk' (test.cpp:6498) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div11' into 'lut_div11_chunk' (test.cpp:6499) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r3_div11' into 'lut_div11_chunk' (test.cpp:6500) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div11' into 'lut_div11_chunk' (test.cpp:6501) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div11' into 'lut_div11_chunk' (test.cpp:6502) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div11' (test.cpp:7190) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div11' into 'operator_double_div11' (test.cpp:7221) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div11' (test.cpp:7223) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:7203:7) in function 'operator_double_div11'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test.cpp:7204:8) to (test.cpp:7222:3) in function 'operator_double_div11'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 501.434 ; gain = 128.828 ; free physical = 1921 ; free virtual = 12021
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 1961 ; free virtual = 12061
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div11' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div11/in' to 'operator_double_div11/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div11_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.78 seconds; current allocated memory: 134.329 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 134.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'int_57_div11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (60.7781ns) exceeds the target (target clock period: 30ns, clock uncertainty: 3.75ns, effective delay budget: 26.25ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('call_ret4_12', test.cpp:7166) to 'lut_div11_chunk' (4.05 ns)
	'call' operation ('call_ret4_13', test.cpp:7166) to 'lut_div11_chunk' (4.05 ns)
	'call' operation ('call_ret4_14', test.cpp:7166) to 'lut_div11_chunk' (4.05 ns)
	'call' operation ('call_ret4_15', test.cpp:7166) to 'lut_div11_chunk' (4.05 ns)
	'call' operation ('call_ret4_16', test.cpp:7166) to 'lut_div11_chunk' (4.05 ns)
	'call' operation ('call_ret4_17', test.cpp:7166) to 'lut_div11_chunk' (4.05 ns)
	'call' operation ('call_ret4_18', test.cpp:7166) to 'lut_div11_chunk' (4.05 ns)
	'call' operation ('call_ret4_19', test.cpp:7166) to 'lut_div11_chunk' (4.05 ns)
	'call' operation ('call_ret4_20', test.cpp:7166) to 'lut_div11_chunk' (4.05 ns)
	'call' operation ('call_ret4_21', test.cpp:7166) to 'lut_div11_chunk' (4.05 ns)
	'call' operation ('call_ret4_22', test.cpp:7166) to 'lut_div11_chunk' (4.05 ns)
	'call' operation ('call_ret4_23', test.cpp:7166) to 'lut_div11_chunk' (4.05 ns)
	'call' operation ('call_ret4_24', test.cpp:7166) to 'lut_div11_chunk' (4.05 ns)
	'call' operation ('call_ret4_25', test.cpp:7166) to 'lut_div11_chunk' (4.05 ns)
	'call' operation ('call_ret4_26', test.cpp:7166) to 'lut_div11_chunk' (4.05 ns)
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6598:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6677:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6732:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6811:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6887:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6966:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7045:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7121:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7201:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7267:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7346:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7401:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7477:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7556:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7632:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7708:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7787:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7864:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 372.715 ; gain = 0.105 ; free physical = 2020 ; free virtual = 12111
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 372.715 ; gain = 0.105 ; free physical = 2020 ; free virtual = 12111
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 501.441 ; gain = 128.832 ; free physical = 1990 ; free virtual = 12086
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div11_chunk' into 'int_28_div11' (test.cpp:7829) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div11' (test.cpp:7853) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_28_div11' into 'operator_float_div11' (test.cpp:7884) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div11' (test.cpp:7886) automatically.
WARNING: [SYNCHK 200-23] test.cpp:7828: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 501.441 ; gain = 128.832 ; free physical = 1959 ; free virtual = 12056
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:7825) in function 'int_28_div11' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div11' into 'lut_div11_chunk' (test.cpp:6497) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div11' into 'lut_div11_chunk' (test.cpp:6498) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div11' into 'lut_div11_chunk' (test.cpp:6499) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r3_div11' into 'lut_div11_chunk' (test.cpp:6500) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div11' into 'lut_div11_chunk' (test.cpp:6501) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div11' into 'lut_div11_chunk' (test.cpp:6502) automatically.
INFO: [XFORM 203-602] Inlining function 'int_28_div11' into 'operator_int_28_div11' (test.cpp:7837) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div11' (test.cpp:7853) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_28_div11' into 'operator_float_div11' (test.cpp:7884) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div11' (test.cpp:7886) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:7866:7) in function 'operator_float_div11'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test.cpp:7867:8) to (test.cpp:7885:3) in function 'operator_float_div11'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 501.441 ; gain = 128.832 ; free physical = 1900 ; free virtual = 11999
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 501.441 ; gain = 128.832 ; free physical = 1871 ; free virtual = 11970
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_float_div11' ...
WARNING: [SYN 201-107] Renaming port name 'operator_float_div11/in' to 'operator_float_div11/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div11_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.83 seconds; current allocated memory: 123.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 124.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_float_div11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (32.57ns) exceeds the target (target clock period: 30ns, clock uncertainty: 3.75ns, effective delay budget: 26.25ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('call_ret_5_i_i', test.cpp:7829->test.cpp:7837->test.cpp:7884) to 'lut_div11_chunk' (3.5 ns)
	'call' operation ('call_ret_6_i_i', test.cpp:7829->test.cpp:7837->test.cpp:7884) to 'lut_div11_chunk' (3.5 ns)
	'call' operation ('call_ret_7_i_i', test.cpp:7829->test.cpp:7837->test.cpp:7884) to 'lut_div11_chunk' (3.5 ns)
	'call' operation ('call_ret_8_i_i', test.cpp:7829->test.cpp:7837->test.cpp:7884) to 'lut_div11_chunk' (3.5 ns)
	'call' operation ('call_ret_9_i_i', test.cpp:7829->test.cpp:7837->test.cpp:7884) to 'lut_div11_chunk' (3.5 ns)
	'call' operation ('call_ret_i_i_9', test.cpp:7829->test.cpp:7837->test.cpp:7884) to 'lut_div11_chunk' (3.5 ns)
	'call' operation ('call_ret_10_i_i', test.cpp:7829->test.cpp:7837->test.cpp:7884) to 'lut_div11_chunk' (3.5 ns)
	'call' operation ('call_ret_11_i_i', test.cpp:7829->test.cpp:7837->test.cpp:7884) to 'lut_div11_chunk' (3.5 ns)
	'call' operation ('call_ret_12_i_i', test.cpp:7829->test.cpp:7837->test.cpp:7884) to 'lut_div11_chunk' (3.5 ns)
	multiplexor before 'phi' operation ('mant.V') with incoming values : ('ssdm_int<23 + 1024 * 0, false>.V', test.cpp:7236->test.cpp:7853) ('new_mant.V', test.cpp:7884) (1.06 ns)
	'phi' operation ('mant.V') with incoming values : ('ssdm_int<23 + 1024 * 0, false>.V', test.cpp:7236->test.cpp:7853) ('new_mant.V', test.cpp:7884) (0 ns)
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6598:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6677:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6732:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6811:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6887:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6966:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7045:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7121:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7201:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7267:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7346:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7401:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7477:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7556:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7632:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7708:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7787:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7864:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 372.715 ; gain = 0.105 ; free physical = 1944 ; free virtual = 12031
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 372.715 ; gain = 0.105 ; free physical = 1944 ; free virtual = 12031
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 501.441 ; gain = 128.832 ; free physical = 1916 ; free virtual = 12006
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div11_chunk' into 'int_28_div11' (test.cpp:7829) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div11' (test.cpp:7853) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_28_div11' into 'operator_float_div11' (test.cpp:7884) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div11' (test.cpp:7886) automatically.
WARNING: [SYNCHK 200-23] test.cpp:7828: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 501.441 ; gain = 128.832 ; free physical = 1903 ; free virtual = 11994
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:7825) in function 'int_28_div11' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div11' into 'lut_div11_chunk' (test.cpp:6497) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div11' into 'lut_div11_chunk' (test.cpp:6498) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div11' into 'lut_div11_chunk' (test.cpp:6499) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r3_div11' into 'lut_div11_chunk' (test.cpp:6500) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div11' into 'lut_div11_chunk' (test.cpp:6501) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div11' into 'lut_div11_chunk' (test.cpp:6502) automatically.
INFO: [XFORM 203-602] Inlining function 'int_28_div11' into 'operator_int_28_div11' (test.cpp:7837) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div11' (test.cpp:7853) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_28_div11' into 'operator_float_div11' (test.cpp:7884) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div11' (test.cpp:7886) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:7866:7) in function 'operator_float_div11'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test.cpp:7867:8) to (test.cpp:7885:3) in function 'operator_float_div11'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 501.441 ; gain = 128.832 ; free physical = 1868 ; free virtual = 11962
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 501.441 ; gain = 128.832 ; free physical = 1861 ; free virtual = 11956
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_float_div11' ...
WARNING: [SYN 201-107] Renaming port name 'operator_float_div11/in' to 'operator_float_div11/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div11_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.24 seconds; current allocated memory: 123.915 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 124.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_float_div11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (32.57ns) exceeds the target (target clock period: 30ns, clock uncertainty: 3.75ns, effective delay budget: 26.25ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('call_ret_5_i_i', test.cpp:7829->test.cpp:7837->test.cpp:7884) to 'lut_div11_chunk' (3.5 ns)
	'call' operation ('call_ret_6_i_i', test.cpp:7829->test.cpp:7837->test.cpp:7884) to 'lut_div11_chunk' (3.5 ns)
	'call' operation ('call_ret_7_i_i', test.cpp:7829->test.cpp:7837->test.cpp:7884) to 'lut_div11_chunk' (3.5 ns)
	'call' operation ('call_ret_8_i_i', test.cpp:7829->test.cpp:7837->test.cpp:7884) to 'lut_div11_chunk' (3.5 ns)
	'call' operation ('call_ret_9_i_i', test.cpp:7829->test.cpp:7837->test.cpp:7884) to 'lut_div11_chunk' (3.5 ns)
	'call' operation ('call_ret_i_i_9', test.cpp:7829->test.cpp:7837->test.cpp:7884) to 'lut_div11_chunk' (3.5 ns)
	'call' operation ('call_ret_10_i_i', test.cpp:7829->test.cpp:7837->test.cpp:7884) to 'lut_div11_chunk' (3.5 ns)
	'call' operation ('call_ret_11_i_i', test.cpp:7829->test.cpp:7837->test.cpp:7884) to 'lut_div11_chunk' (3.5 ns)
	'call' operation ('call_ret_12_i_i', test.cpp:7829->test.cpp:7837->test.cpp:7884) to 'lut_div11_chunk' (3.5 ns)
	multiplexor before 'phi' operation ('mant.V') with incoming values : ('ssdm_int<23 + 1024 * 0, false>.V', test.cpp:7236->test.cpp:7853) ('new_mant.V', test.cpp:7884) (1.06 ns)
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6598:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6677:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6732:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6811:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6887:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6966:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7045:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7121:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7201:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7267:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7346:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7401:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7477:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7556:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7632:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7708:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7787:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7864:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 372.715 ; gain = 0.105 ; free physical = 1963 ; free virtual = 12054
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 372.715 ; gain = 0.105 ; free physical = 1963 ; free virtual = 12054
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 501.441 ; gain = 128.832 ; free physical = 1938 ; free virtual = 12032
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div11_chunk' into 'int_28_div11' (test.cpp:7829) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div11' (test.cpp:7853) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_28_div11' into 'operator_float_div11' (test.cpp:7884) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div11' (test.cpp:7886) automatically.
WARNING: [SYNCHK 200-23] test.cpp:7828: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 501.441 ; gain = 128.832 ; free physical = 1925 ; free virtual = 12021
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:7825) in function 'int_28_div11' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div11' into 'lut_div11_chunk' (test.cpp:6497) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div11' into 'lut_div11_chunk' (test.cpp:6498) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div11' into 'lut_div11_chunk' (test.cpp:6499) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r3_div11' into 'lut_div11_chunk' (test.cpp:6500) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div11' into 'lut_div11_chunk' (test.cpp:6501) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div11' into 'lut_div11_chunk' (test.cpp:6502) automatically.
INFO: [XFORM 203-602] Inlining function 'int_28_div11' into 'operator_int_28_div11' (test.cpp:7837) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div11' (test.cpp:7853) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_28_div11' into 'operator_float_div11' (test.cpp:7884) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div11' (test.cpp:7886) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:7866:7) in function 'operator_float_div11'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test.cpp:7867:8) to (test.cpp:7885:3) in function 'operator_float_div11'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 501.441 ; gain = 128.832 ; free physical = 1889 ; free virtual = 11988
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 501.441 ; gain = 128.832 ; free physical = 1881 ; free virtual = 11980
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_float_div11' ...
WARNING: [SYN 201-107] Renaming port name 'operator_float_div11/in' to 'operator_float_div11/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div11_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.39 seconds; current allocated memory: 123.933 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 124.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_float_div11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (32.57ns) exceeds the target (target clock period: 15ns, clock uncertainty: 1.875ns, effective delay budget: 13.125ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('call_ret_5_i_i', test.cpp:7829->test.cpp:7837->test.cpp:7884) to 'lut_div11_chunk' (3.5 ns)
	'call' operation ('call_ret_6_i_i', test.cpp:7829->test.cpp:7837->test.cpp:7884) to 'lut_div11_chunk' (3.5 ns)
	'call' operation ('call_ret_7_i_i', test.cpp:7829->test.cpp:7837->test.cpp:7884) to 'lut_div11_chunk' (3.5 ns)
	'call' operation ('call_ret_8_i_i', test.cpp:7829->test.cpp:7837->test.cpp:7884) to 'lut_div11_chunk' (3.5 ns)
	'call' operation ('call_ret_9_i_i', test.cpp:7829->test.cpp:7837->test.cpp:7884) to 'lut_div11_chunk' (3.5 ns)
	'call' operation ('call_ret_i_i_9', test.cpp:7829->test.cpp:7837->test.cpp:7884) to 'lut_div11_chunk' (3.5 ns)
	'call' operation ('call_ret_10_i_i', test.cpp:7829->test.cpp:7837->test.cpp:7884) to 'lut_div11_chunk' (3.5 ns)
	'call' operation ('call_ret_11_i_i', test.cpp:7829->test.cpp:7837->test.cpp:7884) to 'lut_div11_chunk' (3.5 ns)
	'call' operation ('call_ret_12_i_i', test.cpp:7829->test.cpp:7837->test.cpp:7884) to 'lut_div11_chunk' (3.5 ns)
	multiplexor before 'phi' operation ('mant.V') with incoming values : ('ssdm_int<23 + 1024 * 0, false>.V', test.cpp:7236->test.cpp:7853) ('new_mant.V', test.cpp:7884) (1.06 ns)
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6598:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6677:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6732:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6811:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6887:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6966:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7045:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7121:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7201:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7267:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7346:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7401:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7477:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7556:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7632:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7708:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7787:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7864:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 1994 ; free virtual = 12088
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 1994 ; free virtual = 12088
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 501.438 ; gain = 128.832 ; free physical = 1967 ; free virtual = 12063
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div11_chunk' into 'int_28_div11' (test.cpp:7829) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div11' (test.cpp:7853) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_28_div11' into 'operator_float_div11' (test.cpp:7884) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div11' (test.cpp:7886) automatically.
WARNING: [SYNCHK 200-23] test.cpp:7828: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 501.438 ; gain = 128.832 ; free physical = 1943 ; free virtual = 12042
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:7825) in function 'int_28_div11' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div11' into 'lut_div11_chunk' (test.cpp:6497) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div11' into 'lut_div11_chunk' (test.cpp:6498) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div11' into 'lut_div11_chunk' (test.cpp:6499) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r3_div11' into 'lut_div11_chunk' (test.cpp:6500) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div11' into 'lut_div11_chunk' (test.cpp:6501) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div11' into 'lut_div11_chunk' (test.cpp:6502) automatically.
INFO: [XFORM 203-602] Inlining function 'int_28_div11' into 'operator_int_28_div11' (test.cpp:7837) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div11' (test.cpp:7853) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_28_div11' into 'operator_float_div11' (test.cpp:7884) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div11' (test.cpp:7886) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:7866:7) in function 'operator_float_div11'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test.cpp:7867:8) to (test.cpp:7885:3) in function 'operator_float_div11'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 501.438 ; gain = 128.832 ; free physical = 1919 ; free virtual = 12019
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 501.438 ; gain = 128.832 ; free physical = 1911 ; free virtual = 12011
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_float_div11' ...
WARNING: [SYN 201-107] Renaming port name 'operator_float_div11/in' to 'operator_float_div11/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div11_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.05 seconds; current allocated memory: 123.950 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 124.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_float_div11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (32.57ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('call_ret_5_i_i', test.cpp:7829->test.cpp:7837->test.cpp:7884) to 'lut_div11_chunk' (3.5 ns)
	'call' operation ('call_ret_6_i_i', test.cpp:7829->test.cpp:7837->test.cpp:7884) to 'lut_div11_chunk' (3.5 ns)
	'call' operation ('call_ret_7_i_i', test.cpp:7829->test.cpp:7837->test.cpp:7884) to 'lut_div11_chunk' (3.5 ns)
	'call' operation ('call_ret_8_i_i', test.cpp:7829->test.cpp:7837->test.cpp:7884) to 'lut_div11_chunk' (3.5 ns)
	'call' operation ('call_ret_9_i_i', test.cpp:7829->test.cpp:7837->test.cpp:7884) to 'lut_div11_chunk' (3.5 ns)
	'call' operation ('call_ret_i_i_9', test.cpp:7829->test.cpp:7837->test.cpp:7884) to 'lut_div11_chunk' (3.5 ns)
	'call' operation ('call_ret_10_i_i', test.cpp:7829->test.cpp:7837->test.cpp:7884) to 'lut_div11_chunk' (3.5 ns)
	'call' operation ('call_ret_11_i_i', test.cpp:7829->test.cpp:7837->test.cpp:7884) to 'lut_div11_chunk' (3.5 ns)
	'call' operation ('call_ret_12_i_i', test.cpp:7829->test.cpp:7837->test.cpp:7884) to 'lut_div11_chunk' (3.5 ns)
	multiplexor before 'phi' operation ('mant.V') with incoming values : ('ssdm_int<23 + 1024 * 0, false>.V', test.cpp:7236->test.cpp:7853) ('new_mant.V', test.cpp:7884) (1.06 ns)
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6599:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6678:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6733:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6812:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6888:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6967:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7046:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7122:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7202:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7268:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7347:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7402:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7478:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7557:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7633:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7709:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7788:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7865:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:20:21 ; elapsed = 00:30:20 . Memory (MB): peak = 837.457 ; gain = 464.852 ; free physical = 2060 ; free virtual = 11016
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:20:21 ; elapsed = 00:30:20 . Memory (MB): peak = 837.457 ; gain = 464.852 ; free physical = 2060 ; free virtual = 11016
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:20:22 ; elapsed = 00:30:21 . Memory (MB): peak = 869.445 ; gain = 496.840 ; free physical = 2083 ; free virtual = 11042
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div11_chunk' into 'int_28_div11' (test.cpp:7830) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div11' (test.cpp:7854) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_28_div11' into 'operator_float_div11' (test.cpp:7885) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div11' (test.cpp:7887) automatically.
WARNING: [SYNCHK 200-23] test.cpp:7829: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:20:23 ; elapsed = 00:30:21 . Memory (MB): peak = 980.609 ; gain = 608.004 ; free physical = 2058 ; free virtual = 11019
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:7826) in function 'int_28_div11' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div11' into 'lut_div11_chunk' (test.cpp:6497) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div11' into 'lut_div11_chunk' (test.cpp:6498) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div11' into 'lut_div11_chunk' (test.cpp:6499) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r3_div11' into 'lut_div11_chunk' (test.cpp:6500) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div11' into 'lut_div11_chunk' (test.cpp:6501) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div11' into 'lut_div11_chunk' (test.cpp:6502) automatically.
INFO: [XFORM 203-602] Inlining function 'int_28_div11' into 'operator_int_28_div11' (test.cpp:7838) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div11' (test.cpp:7854) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_28_div11' into 'operator_float_div11' (test.cpp:7885) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div11' (test.cpp:7887) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:7867:7) in function 'operator_float_div11'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test.cpp:7868:8) to (test.cpp:7886:3) in function 'operator_float_div11'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:20:23 ; elapsed = 00:30:22 . Memory (MB): peak = 981.457 ; gain = 608.852 ; free physical = 2016 ; free virtual = 10980
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:20:23 ; elapsed = 00:30:22 . Memory (MB): peak = 981.457 ; gain = 608.852 ; free physical = 2004 ; free virtual = 10968
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_float_div11' ...
WARNING: [SYN 201-107] Renaming port name 'operator_float_div11/in' to 'operator_float_div11/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div11_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 224.49 seconds; current allocated memory: 540.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 541.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_float_div11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (32.57ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('call_ret_5_i_i', test.cpp:7830->test.cpp:7838->test.cpp:7885) to 'lut_div11_chunk' (3.5 ns)
	'call' operation ('call_ret_6_i_i', test.cpp:7830->test.cpp:7838->test.cpp:7885) to 'lut_div11_chunk' (3.5 ns)
	'call' operation ('call_ret_7_i_i', test.cpp:7830->test.cpp:7838->test.cpp:7885) to 'lut_div11_chunk' (3.5 ns)
	'call' operation ('call_ret_8_i_i', test.cpp:7830->test.cpp:7838->test.cpp:7885) to 'lut_div11_chunk' (3.5 ns)
	'call' operation ('call_ret_9_i_i', test.cpp:7830->test.cpp:7838->test.cpp:7885) to 'lut_div11_chunk' (3.5 ns)
	'call' operation ('call_ret_i_i_9', test.cpp:7830->test.cpp:7838->test.cpp:7885) to 'lut_div11_chunk' (3.5 ns)
	'call' operation ('call_ret_10_i_i', test.cpp:7830->test.cpp:7838->test.cpp:7885) to 'lut_div11_chunk' (3.5 ns)
	'call' operation ('call_ret_11_i_i', test.cpp:7830->test.cpp:7838->test.cpp:7885) to 'lut_div11_chunk' (3.5 ns)
	'call' operation ('call_ret_12_i_i', test.cpp:7830->test.cpp:7838->test.cpp:7885) to 'lut_div11_chunk' (3.5 ns)
	multiplexor before 'phi' operation ('mant.V') with incoming values : ('ssdm_int<23 + 1024 * 0, false>.V', test.cpp:7237->test.cpp:7854) ('new_mant.V', test.cpp:7885) (1.06 ns)
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:12:59 ; elapsed = 00:26:07 . Memory (MB): peak = 645.113 ; gain = 272.508 ; free physical = 1994 ; free virtual = 10180
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:12:59 ; elapsed = 00:26:07 . Memory (MB): peak = 645.113 ; gain = 272.508 ; free physical = 1994 ; free virtual = 10180
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:13:00 ; elapsed = 00:26:08 . Memory (MB): peak = 645.164 ; gain = 272.559 ; free physical = 1991 ; free virtual = 10182
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div11_chunk' into 'int_28_div11' (test.cpp:739) automatically.
INFO: [XFORM 203-602] Inlining function 'int_28_div11' into 'operator_int_28_div11' (test.cpp:746) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div11' (test.cpp:761) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_28_div11' into 'operator_float_div11' (test.cpp:790) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div11' (test.cpp:795) automatically.
WARNING: [SYNCHK 200-23] test.cpp:738: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:13:00 ; elapsed = 00:26:08 . Memory (MB): peak = 645.164 ; gain = 272.559 ; free physical = 1986 ; free virtual = 10179
INFO: [XFORM 203-602] Inlining function 'lut_div11_chunk' into 'int_28_div11' (test.cpp:739) automatically.
INFO: [XFORM 203-602] Inlining function 'int_28_div11' into 'operator_int_28_div11' (test.cpp:746) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div11' (test.cpp:761) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_28_div11' into 'operator_float_div11' (test.cpp:790) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div11' (test.cpp:795) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:737:6) in function 'operator_float_div11'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:13:00 ; elapsed = 00:26:09 . Memory (MB): peak = 772.609 ; gain = 400.004 ; free physical = 1955 ; free virtual = 10148
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:13:00 ; elapsed = 00:26:09 . Memory (MB): peak = 772.609 ; gain = 400.004 ; free physical = 1952 ; free virtual = 10144
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_float_div11' ...
WARNING: [SYN 201-107] Renaming port name 'operator_float_div11/in' to 'operator_float_div11/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_float_div11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 223.89 seconds; current allocated memory: 332.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 333.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_float_div11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_float_div11/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_float_div11' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_float_div11_r0' to 'operator_float_dibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div11_r1' to 'operator_float_dicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div11_r2' to 'operator_float_didEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div11_r3' to 'operator_float_dieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div11_q0' to 'operator_float_difYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div11_q1' to 'operator_float_dig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div11_lshr_23ns_8ns_23_4_1' to 'operator_float_dihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div11_shl_32ns_8ns_32_4_1' to 'operator_float_diibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div11_lshr_28ns_5ns_28_4_1' to 'operator_float_dijbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_float_dihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_float_diibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_float_dijbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_float_div11'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 334.204 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_float_dihbi'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_float_diibs'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_float_dijbC'
INFO: [RTMG 210-279] Implementing memory 'operator_float_dibkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_float_dicud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_float_didEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_float_dieOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_float_difYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_float_dig8j_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:13:02 ; elapsed = 00:26:10 . Memory (MB): peak = 772.609 ; gain = 400.004 ; free physical = 1946 ; free virtual = 10141
INFO: [SYSC 207-301] Generating SystemC RTL for operator_float_div11.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_float_div11.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_float_div11.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div2'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

