<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ESR_ELx</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">ESR_ELx, Exception Syndrome Register (ELx)</h1><p>This describes <a href="AArch64-esr_el1.html">ESR_EL1</a>, <a href="AArch64-esr_el2.html">ESR_EL2</a>, and <a href="AArch64-esr_el3.html">ESR_EL3</a>.</p><p>The ESR_ELx characteristics are:</p><h2>Purpose</h2>
          <p>Holds syndrome information for an exception taken to ELx.</p>
        <p>This 
        register
       is part of the Exception and fault handling registers functional group.</p><h2>Usage constraints</h2><h2>Traps and Enables</h2><p>There are no traps or enables affecting this register.</p><h2>Configuration</h2>
          <p>If EL2 is not implemented, <a href="AArch64-esr_el2.html">ESR_EL2</a> is <span class="arm-defined-word">RES0</span> from EL3.</p>
        <h2>Attributes</h2>
          <p>The ESR_ELx registers are 32-bit registers.</p>
        <h2>Field descriptions</h2><p>The ESR_ELx bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="6"><a href="#EC">EC</a></td><td class="lr" colspan="1"><a href="#IL">IL</a></td><td class="lr" colspan="25"><a href="#ISS">ISS</a></td></tr></tbody></table><div class="text_before_fields">
            <p>ESR_ELx is made <span class="arm-defined-word">UNKNOWN</span> as a result of an exception return from ELx.</p>
            <p>When an <span class="arm-defined-word">UNPREDICTABLE</span> instruction is treated as <span class="arm-defined-word">UNDEFINED</span>, and the exception is taken to ELx, the value of ESR_ELx is <span class="arm-defined-word">UNKNOWN</span>. The value written to ESR_ELx must be consistent with a value that could be created as a result of an exception from the same Exception level that generated the exception as a result of a situation that is not <span class="arm-defined-word">UNPREDICTABLE</span> at that Exception level, in order to avoid the possibility of a privilege violation.</p>
          </div><h4 id="EC">EC, bits [31:26]
                  </h4>
              <p>Exception Class. Indicates the reason for the exception that this register holds information about.</p>
            
              <p>For each EC value, the table references a subsection that gives information about:</p>
            
              <ul>
                <li>
                  The cause of the exception, for example the configuration required to enable the trap.
                </li>
                <li>
                  The encoding of the associated ISS.
                </li>
              </ul>
            
              <p>Possible values of the EC field are:</p>
            <table class="valuetable"><tr><th>EC</th><th>Meaning</th><th>ISS</th><th>Applies to</th></tr><tr><td class="bitfield">000000</td><td>
                  <p>Unknown reason.</p>
                </td><td><a href="&#10;                #ISS_Exceptionswithanunknownreason">Exceptions with an unknown reason</a></td><td>All</td></tr><tr><td class="bitfield">000001</td><td>
                  <p>Trapped WFI or WFE instruction execution.</p>
                
                  <p>Conditional WFE and WFI instructions that fail their condition code check do not cause an exception.</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromaWFIorWFEinstruction">Exception from a WFI or WFE instruction</a></td><td>All</td></tr><tr><td class="bitfield">000011</td><td>
                  <p>Trapped MCR or MRC access with (coproc==<span class="binarynumber">1111</span>) that is not reported using EC <span class="binarynumber">0b000000</span>.</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromanMCRorMRCaccess">Exception from an MCR or MRC access</a></td><td>All</td></tr><tr><td class="bitfield">000100</td><td>
                  <p>Trapped MCRR or MRRC access with (coproc==<span class="binarynumber">1111</span>) that is not reported using EC <span class="binarynumber">0b000000</span>.</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromanMCRRorMRRCaccess">Exception from an MCRR or MRRC access</a></td><td>All</td></tr><tr><td class="bitfield">000101</td><td>
                  <p>Trapped MCR or MRC access with (coproc==<span class="binarynumber">1110</span>).</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromanMCRorMRCaccess">Exception from an MCR or MRC access</a></td><td>All</td></tr><tr><td class="bitfield">000110</td><td>
                  <p>Trapped LDC or STC access.</p>
                
                  <p>The only architected uses of these instructions are:</p>
                
                  <ul>
                    <li>
                      An STC to write data to memory from <a href="AArch32-dbgdtrrxint.html">DBGDTRRXint</a>.
                    </li>
                    <li>
                      An LDC to read data from memory to <a href="AArch32-dbgdtrtxint.html">DBGDTRTXint</a>.
                    </li>
                  </ul>
                </td><td><a href="&#10;                #ISS_ExceptionfromanLDCorSTCinstruction">Exception from an LDC or STC instruction</a></td><td>All</td></tr><tr><td class="bitfield">000111</td><td>
                  <p>Access to Advanced SIMD, or floating-point functionality trapped by <a href="AArch64-cpacr_el1.html">CPACR_EL1</a>.FPEN, <a href="AArch64-cptr_el2.html">CPTR_EL2</a>.FPEN, <a href="AArch64-cptr_el2.html">CPTR_EL2</a>.TFP, or <a href="AArch64-cptr_el3.html">CPTR_EL3</a>.TFP control.</p>
                
                  <p>Excludes exceptions resulting from <a href="AArch64-cpacr_el1.html">CPACR_EL1</a> when the value of <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE is 1, or because Advanced SIMD and floating-point are not implemented. These are reported with EC value <span class="binarynumber">0b000000</span> as described in <span class="xref">'EC encodings when routing exceptions to EL2' in the ARMv8 ARM, section D1.10.4</span>.</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromanaccesstoanAdvancedSIMDorfloating-pointregister,resultingfromCPACR_EL1.FPENorCPTR_ELx.TFP">Exception from an access to an Advanced SIMD or floating-point register, resulting from CPACR_EL1.FPEN or CPTR_ELx.TFP</a></td><td>All</td></tr><tr><td class="bitfield">001000</td><td>
                  <p>Trapped VMRS access, from ID group trap, that is not reported using EC <span class="binarynumber">0b000111</span>.</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromanMCRorMRCaccess">Exception from an MCR or MRC access</a></td><td><a href="AArch64-esr_el2.html">ESR_EL2</a></td></tr><tr><td class="bitfield">001100</td><td>
                  <p>Trapped MRRC access with (coproc==<span class="binarynumber">1110</span>).</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromanMCRRorMRRCaccess">Exception from an MCRR or MRRC access</a></td><td>All</td></tr><tr><td class="bitfield">001110</td><td>
                  <p>Illegal Execution state.</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromanIllegalExecutionstate,oraPCorSPalignmentfault">Exception from an Illegal Execution state, or a PC or SP alignment fault</a></td><td>All</td></tr><tr><td class="bitfield">010001</td><td>
                  <p>SVC instruction execution in AArch32 state.</p>
                
                  <p>This is reported in ESR_EL2 only when the exception is generated because the value of <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE is 1.</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromHVCorSVCinstructionexecution">Exception from HVC or SVC instruction execution</a></td><td><a href="AArch64-esr_el1.html">ESR_EL1</a> and <a href="AArch64-esr_el2.html">ESR_EL2</a></td></tr><tr><td class="bitfield">010010</td><td>
                  <p>HVC instruction execution in AArch32 state, when HVC is not disabled.</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromHVCorSVCinstructionexecution">Exception from HVC or SVC instruction execution</a></td><td><a href="AArch64-esr_el2.html">ESR_EL2</a></td></tr><tr><td class="bitfield">010011</td><td>
                  <p>SMC instruction execution in AArch32 state, when SMC is not disabled.</p>
                
                  <p>This is reported in ESR_EL2 only when the exception is generated because the value of <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TSC is 1.</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromSMCinstructionexecutioninAArch32state">Exception from SMC instruction execution in AArch32 state</a></td><td><a href="AArch64-esr_el2.html">ESR_EL2</a> and <a href="AArch64-esr_el3.html">ESR_EL3</a></td></tr><tr><td class="bitfield">010101</td><td>
                  <p>SVC instruction execution in AArch64 state.</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromHVCorSVCinstructionexecution">Exception from HVC or SVC instruction execution</a></td><td>All</td></tr><tr><td class="bitfield">010110</td><td>
                  <p>HVC instruction execution in AArch64 state, when HVC is not disabled.</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromHVCorSVCinstructionexecution">Exception from HVC or SVC instruction execution</a></td><td><a href="AArch64-esr_el2.html">ESR_EL2</a> and <a href="AArch64-esr_el3.html">ESR_EL3</a></td></tr><tr><td class="bitfield">010111</td><td>
                  <p>SMC instruction execution in AArch64 state, when SMC is not disabled.</p>
                
                  <p>This is reported in ESR_EL2 only when the exception is generated because the value of <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TSC is 1.</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromSMCinstructionexecutioninAArch64state">Exception from SMC instruction execution in AArch64 state</a></td><td><a href="AArch64-esr_el2.html">ESR_EL2</a> and <a href="AArch64-esr_el3.html">ESR_EL3</a></td></tr><tr><td class="bitfield">011000</td><td>
                  <p>Trapped MSR, MRS or System instruction execution in AArch64 state, that is not reported using EC <span class="binarynumber">0b000000</span>, <span class="binarynumber">0b000001</span> or <span class="binarynumber">0b000111</span>.</p>
                
                  <p>This include all instructions that cause exceptions that are part of the encoding space defined in <span class="xref">'System instruction class encoding overview' in the ARMv8 ARM, section C5.2.2</span>, except for those exceptions reported using EC values <span class="binarynumber">0b000000</span>, <span class="binarynumber">0b000001</span>, or <span class="binarynumber">0b000111</span>.</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromMSR,MRS,orSysteminstructionexecutioninAArch64state">Exception from MSR, MRS, or System instruction execution in AArch64 state</a></td><td>All</td></tr><tr><td class="bitfield">011111</td><td>
                  <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span> exception to EL3.</p>
                </td><td><a href="&#10;                #ISS_IMPLEMENTATIONDEFINEDexceptiontoEL3">IMPLEMENTATION DEFINED exception to EL3</a></td><td><a href="AArch64-esr_el3.html">ESR_EL3</a></td></tr><tr><td class="bitfield">100000</td><td>
                  <p>Instruction Abort from a lower Exception level.</p>
                
                  <p>Used for MMU faults generated by instruction accesses and Synchronous external aborts, including synchronous parity or ECC errors. Not used for debug related exceptions.</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromanInstructionAbort">Exception from an Instruction Abort</a></td><td>All</td></tr><tr><td class="bitfield">100001</td><td>
                  <p>Instruction Abort taken without a change in Exception level.</p>
                
                  <p>Used for MMU faults generated by instruction accesses and Synchronous external aborts, including synchronous parity or ECC errors. Not used for debug related exceptions.</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromanInstructionAbort">Exception from an Instruction Abort</a></td><td>All</td></tr><tr><td class="bitfield">100010</td><td>
                  <p>PC alignment fault exception.</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromanIllegalExecutionstate,oraPCorSPalignmentfault">Exception from an Illegal Execution state, or a PC or SP alignment fault</a></td><td>All</td></tr><tr><td class="bitfield">100100</td><td>
                  <p>Data Abort from a lower Exception level.</p>
                
                  <p>Used for MMU faults generated by data accesses, alignment faults other than those caused by the Stack Pointer misalignment, and Synchronous external aborts, including synchronous parity or ECC errors. Not used for debug related exceptions.</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromaDataAbort">Exception from a Data Abort</a></td><td>All</td></tr><tr><td class="bitfield">100101</td><td>
                  <p>Data Abort taken without a change in Exception level.</p>
                
                  <p>Used for MMU faults generated by data accesses, alignment faults other than those caused by the Stack Pointer misalignment, and Synchronous external aborts, including synchronous parity or ECC errors. Not used for debug related exceptions.</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromaDataAbort">Exception from a Data Abort</a></td><td>All</td></tr><tr><td class="bitfield">100110</td><td>
                  <p>SP alignment fault exception.</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromanIllegalExecutionstate,oraPCorSPalignmentfault">Exception from an Illegal Execution state, or a PC or SP alignment fault</a></td><td>All</td></tr><tr><td class="bitfield">101000</td><td>
                  <p>Trapped floating-point exception taken from AArch32 state.</p>
                
                  <p>Whether this Exception class is supported is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
                </td><td><a href="&#10;                #ISS_Exceptionfromatrappedfloating-pointexception">Exception from a trapped floating-point exception</a></td><td><a href="AArch64-esr_el1.html">ESR_EL1</a> and <a href="AArch64-esr_el2.html">ESR_EL2</a></td></tr><tr><td class="bitfield">101100</td><td>
                  <p>Trapped floating-point exception taken from AArch64 state.</p>
                
                  <p>Whether this Exception class is supported is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
                </td><td><a href="&#10;                #ISS_Exceptionfromatrappedfloating-pointexception">Exception from a trapped floating-point exception</a></td><td>All</td></tr><tr><td class="bitfield">101111</td><td>
                  <p>SError interrupt.</p>
                </td><td><a href="&#10;                #ISS_SErrorinterrupt">SError interrupt</a></td><td>All</td></tr><tr><td class="bitfield">110000</td><td>
                  <p>Breakpoint exception from a lower Exception level.</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromaBreakpointorVectorCatchdebugexception">Exception from a Breakpoint or Vector Catch debug exception</a></td><td><a href="AArch64-esr_el1.html">ESR_EL1</a> and <a href="AArch64-esr_el2.html">ESR_EL2</a></td></tr><tr><td class="bitfield">110001</td><td>
                  <p>Breakpoint exception taken without a change in Exception level.</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromaBreakpointorVectorCatchdebugexception">Exception from a Breakpoint or Vector Catch debug exception</a></td><td><a href="AArch64-esr_el1.html">ESR_EL1</a> and <a href="AArch64-esr_el2.html">ESR_EL2</a></td></tr><tr><td class="bitfield">110010</td><td>
                  <p>Software Step exception from a lower Exception level.</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromaSoftwareStepexception">Exception from a Software Step exception</a></td><td><a href="AArch64-esr_el1.html">ESR_EL1</a> and <a href="AArch64-esr_el2.html">ESR_EL2</a></td></tr><tr><td class="bitfield">110011</td><td>
                  <p>Software Step exception taken without a change in Exception level.</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromaSoftwareStepexception">Exception from a Software Step exception</a></td><td><a href="AArch64-esr_el1.html">ESR_EL1</a> and <a href="AArch64-esr_el2.html">ESR_EL2</a></td></tr><tr><td class="bitfield">110100</td><td>
                  <p>Watchpoint exception from a lower Exception level.</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromaWatchpointexception">Exception from a Watchpoint exception</a></td><td><a href="AArch64-esr_el1.html">ESR_EL1</a> and <a href="AArch64-esr_el2.html">ESR_EL2</a></td></tr><tr><td class="bitfield">110101</td><td>
                  <p>Watchpoint exception taken without a change in Exception level.</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromaWatchpointexception">Exception from a Watchpoint exception</a></td><td><a href="AArch64-esr_el1.html">ESR_EL1</a> and <a href="AArch64-esr_el2.html">ESR_EL2</a></td></tr><tr><td class="bitfield">111000</td><td>
                  <p>BKPT instruction execution in AArch32 state.</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromexecutionofaBreakpointinstruction">Exception from execution of a Breakpoint instruction</a></td><td><a href="AArch64-esr_el1.html">ESR_EL1</a> and <a href="AArch64-esr_el2.html">ESR_EL2</a></td></tr><tr><td class="bitfield">111010</td><td>
                  <p>Vector Catch exception from AArch32 state.</p>
                
                  <p>The only case where a Vector Catch exception is taken to an Exception level that is using AArch64 is when the exception is routed to EL2 and EL2 is using AArch64.</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromaBreakpointorVectorCatchdebugexception">Exception from a Breakpoint or Vector Catch debug exception</a></td><td><a href="AArch64-esr_el2.html">ESR_EL2</a></td></tr><tr><td class="bitfield">111100</td><td>
                  <p>BRK instruction execution in AArch64 state.</p>
                
                  <p>This is reported in ESR_EL3 only if a BRK instruction is executed at EL3.</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromexecutionofaBreakpointinstruction">Exception from execution of a Breakpoint instruction</a></td><td>All</td></tr></table>
              <p>All other EC values are reserved by ARM, and:</p>
            
              <ul>
                <li>
                  Unused values in the range <span class="binarynumber">0b000000</span> - <span class="binarynumber">0b101100</span> (<span class="hexnumber">0x00</span> - <span class="hexnumber">0x2C</span>) are reserved for future use for synchronous exceptions.
                </li>
                <li>
                  Unused values in the range <span class="binarynumber">0b101101</span> - <span class="binarynumber">0b111111</span> (<span class="hexnumber">0x2D</span> - <span class="hexnumber">0x3F</span>) are reserved for future use, and might be used for synchronous or asynchronous exceptions.
                </li>
              </ul>
            
              <p>The effect of programming this field to a reserved value is that behavior is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>, as described in <span class="xref">'Reserved values in System and memory-mapped registers and translation table entries' in the ARM ARM, section K1.1.11</span>.</p>
            <h4 id="IL">IL, bit [25]
              </h4>
              <p>Instruction Length for synchronous exceptions. Possible values of this bit are:</p>
            <table class="valuetable"><tr><th>IL</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>16-bit instruction trapped.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>32-bit instruction trapped. This value is also used when the exception is one of the following:</p>
                
                  <ul>
                    <li>
                      An SError interrupt.
                    </li>
                    <li>
                      An Instruction Abort exception.
                    </li>
                    <li>
                      A PC alignment fault exception.
                    </li>
                    <li>
                      An SP alignment fault exception.
                    </li>
                    <li>
                      A Data Abort exception for which the value of the ISV bit is 0.
                    </li>
                    <li>
                      An Illegal Execution state exception.
                    </li>
                    <li>
                      Any debug exception except for Breakpoint instruction exceptions. For Breakpoint instruction exceptions, this bit has its standard meaning:<dl><dt>0</dt><dd>16-bit T32 BKPT instruction.</dd><dt>1</dt><dd>32-bit A32 BKPT instruction or A64 BRK instruction.</dd></dl>
                    </li>
                    <li>
                      An exception reported using EC value <span class="binarynumber">0b000000</span>.
                    </li>
                  </ul>
                </td></tr></table><h4 id="ISS">ISS, bits [24:0]
                  </h4>
              <p>Instruction Specific Syndrome. Architecturally, this field can be defined independently for each defined Exception class. However, in practice, some ISS encodings are used for more than one Exception class.</p>
            
              <p>Typically, an ISS encoding has a number of subfields. When an ISS subfield holds a register number, the value returned in that field is the AArch64 view of the register number. For an exception taken from AArch32 state, <span class="xref">'Mapping of the general-purpose registers between the Execution states' in the ARMv8 ARM, section D1.20.1,</span> defines this view of the specified AArch32 register. If the AArch32 register descriptor is <span class="binarynumber">0b1111</span>, then:</p>
            
              <ul>
                <li>
                  If the instruction that generated the exception was not <span class="arm-defined-word">UNPREDICTABLE</span>, the field takes the value <span class="binarynumber">0b11111</span>.
                </li>
                <li>
                  If the instruction that generated the exception was <span class="arm-defined-word">UNPREDICTABLE</span>, the field takes an <span class="arm-defined-word">UNKNOWN</span> value that must be either:<ul><li>The AArch64 view of the register number of a register that might have been used at the Exception level from which the exception was taken.</li><li>The value <span class="binarynumber">0b11111</span>.</li></ul>
                </li>
              </ul>
            
              <p>When the EC field is <span class="binarynumber">0b000000</span>, indicating an exception with an unknown reason, the ISS field is not valid, <span class="arm-defined-word">RES0</span>.</p>
            <div class="partial_fieldset"><h3 id="ISS_Exceptionswithanunknownreason">Exceptions with an unknown reason</h3><p>This is the layout of the ISS field for exceptions with the following EC values:</p><ul><li>0b000000, Unknown reason.</li></ul><table class="regdiagram"><thead><tr><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td></tr></tbody></table><h4 id="Exceptionswithanunknownreason_0">
                Bits [24:0]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
                  <div class="text_after_fields">
                  <p>This EC code is used for all exceptions that are not covered by any other EC value. This includes exceptions that are generated in the following situations:</p>
                  <ul>
                    <li>
                      The attempted execution of an instruction bit pattern that has no allocated instruction at the current Exception level and Security state, including:<ul><li>A read access using a System register pattern that is not allocated for reads at the current Exception level and Security state.</li><li>A write access using a System register pattern that is not allocated for writes at the current Exception level and Security state.</li><li>Instruction encodings for instructions not implemented in the implementation.</li></ul>
                    </li>
                    <li>
                      In Debug state, the attempted execution of an instruction bit pattern that is unallocated in Debug state.
                    </li>
                    <li>
                      In Non-debug state, the attempted execution of an instruction bit pattern that is unallocated in Non-debug state.
                    </li>
                    <li>
                      In AArch32 state, attempted execution of a short vector floating-point instruction.
                    </li>
                    <li>
                      In an implementation that does not include Advanced SIMD and floating-point functionality, an attempted access to Advanced SIMD or floating-point functionality under conditions where that access would be permitted if that functionality was present. This includes the attempted execution of an Advanced SIMD or floating-point instruction, and attempted accesses to Advanced SIMD and floating-point System registers.
                    </li>
                    <li>
                      An exception generated because of the value of one of the <a href="AArch64-sctlr_el1.html">SCTLR_EL1</a>.{ITD, SED, CP15BEN} control bits.
                    </li>
                    <li>
                      Attempted execution of:<ul><li>An HVC instruction when disabled by <a href="AArch64-hcr_el2.html">HCR_EL2</a>.HCD or <a href="AArch64-scr_el3.html">SCR_EL3</a>.HCE.</li><li>An SMC instruction when disabled by <a href="AArch64-scr_el3.html">SCR_EL3</a>.SMD.</li><li>An HLT instruction when disabled by <a href="ext-edscr.html">EDSCR</a>.HDE.</li></ul>
                    </li>
                    <li>
                      Attempted execution of an MSR or MRS instruction to access <a href="AArch64-sp_el0.html">SP_EL0</a> when the value of <a href="AArch64-spsel.html">SPSel</a>.SP is 0.
                    </li>
                    <li>
                      Attempted execution, in Debug state, of:<ul><li>A DCPS1 instruction in Non-secure state from EL0 when the value of <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE is 1.</li><li>A DCPS2 instruction from EL1 or EL0 when the value of <a href="AArch64-scr_el3.html">SCR_EL3</a>.NS is 0, or when EL2 is not implemented.</li><li>A DCPS3 instruction when the value of <a href="ext-edscr.html">EDSCR</a>.SDD is 1, or when EL3 is not implemented.</li></ul>
                    </li>
                    <li>
                      When EL3 is using AArch64, attempted execution from Secure EL1 of an SRS instruction using R13_mon. See <span class="xref">'Traps to EL3 of monitor functionality from Secure EL1 using AArch32' in the ARMv8 ARM, section D1 (The AArch64 System Level Programmers' Model)</span>.
                    </li>
                    <li>
                      In Debug state when the value of <a href="ext-edscr.html">EDSCR</a>.SDD is 1, the attempted execution at EL2, EL1, or EL0 of an instruction that is configured to trap to EL3.
                    </li>
                    <li>
                      In AArch32 state, the attempted execution of an MRS (Banked register) or an MSR (Banked register) instruction to SPSR_mon, SP_mon, or LR_mon.
                    </li>
                    <li>
                      An exception that is taken to EL2 because the value of <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE is 1 that, if the value of <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE was 0 would have been reported with an ESR_ELx.EC value of <span class="binarynumber">0b000111</span>.
                    </li>
                  </ul>
                </div></div><div class="partial_fieldset"><h3 id="ISS_ExceptionfromaWFIorWFEinstruction">Exception from a WFI or WFE instruction</h3><p>This is the layout of the ISS field for exceptions with the following EC values:</p><ul><li>0b000001, Trapped WFI or WFE instruction execution.</li></ul><table class="regdiagram"><thead><tr><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#ExceptionfromaWFIorWFEinstruction_CV">CV</a></td><td class="lr" colspan="4"><a href="#ExceptionfromaWFIorWFEinstruction_COND">COND</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#ExceptionfromaWFIorWFEinstruction_TI">TI</a></td></tr></tbody></table><h4 id="ExceptionfromaWFIorWFEinstruction_CV">CV, bit [24]
              </h4>
                    <p>Condition code valid. Possible values of this bit are:</p>
                  <table class="valuetable"><tr><th>CV</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>The COND field is not valid.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>The COND field is valid.</p>
                      </td></tr></table>
                    <p>For exceptions taken from AArch64, CV is set to 1.</p>
                  
                    <p>For exceptions taken from AArch32:</p>
                  
                    <ul>
                      <li>
                        When an A32 instruction is trapped, CV is set to 1.
                      </li>
                      <li>
                        When a T32 instruction is trapped, it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether CV is set to 1 or set to 0. See the description of the COND field for more information.
                      </li>
                    </ul>
                  <h4 id="ExceptionfromaWFIorWFEinstruction_COND">COND, bits [23:20]
                  </h4>
                    <p>The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.</p>
                  
                    <p>For exceptions taken from AArch64, this field is set to <span class="binarynumber">0b1110</span>.</p>
                  
                    <p>For exceptions taken from AArch32:</p>
                  
                    <ul>
                      <li>
                        When an A32 instruction is trapped, CV is set to 1 and:<ul><li>If the instruction is conditional, COND is set to the condition code field value from the instruction.</li><li>If the instruction is unconditional, COND is set to <span class="binarynumber">0b1110</span>.</li></ul>
                      </li>
                      <li>
                        A conditional A32 instruction that is known to pass its condition code check can be presented either:<ul><li>With COND set to <span class="binarynumber">0b1110</span>, the value for unconditional.</li><li>With the COND value held in the instruction.</li></ul>
                      </li>
                      <li>
                        When a T32 instruction is trapped, it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether:<ul><li>CV is set to 0 and COND is set to an <span class="arm-defined-word">UNKNOWN</span> value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.</li><li>CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.</li></ul>
                      </li>
                      <li>
                        For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether the COND field is set to <span class="binarynumber">0b1110</span>, or to the value of any condition that applied to the instruction.
                      </li>
                    </ul>
                  <h4 id="ExceptionfromaWFIorWFEinstruction_0">
                Bits [19:1]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
                  <h4 id="ExceptionfromaWFIorWFEinstruction_TI">TI, bit [0]
              </h4>
                    <p>Trapped instruction. Possible values of this bit are:</p>
                  <table class="valuetable"><tr><th>TI</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>WFI trapped.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>WFE trapped.</p>
                      </td></tr></table><div class="text_after_fields">
                  <p>The following sections describe configuration settings for generating this exception:</p>
                  <ul>
                    <li>
                      <span class="xref">'Controls for exceptions taken to EL1 using AArch64' in the ARMv8 ARM, section D1 (The AArch64 System Level Programmers' Model)</span>.
                    </li>
                    <li>
                      <span class="xref">'Traps to EL2 of Non-secure EL1 and EL0 execution of WFE and WFI instructions' in the ARMv8 ARM, section D1</span>.
                    </li>
                    <li>
                      <span class="xref">'Traps to EL3 of EL2, EL1, and EL0 execution of WFE and WFI instructions' in the ARMv8 ARM, section D1</span>.
                    </li>
                  </ul>
                </div></div><div class="partial_fieldset"><h3 id="ISS_ExceptionfromanMCRorMRCaccess">Exception from an MCR or MRC access</h3><p>This is the layout of the ISS field for exceptions with the following EC values:</p><ul><li>0b000011, Trapped MCR or MRC access with (coproc==1111) that is not reported using EC 0b000000.</li><li>0b000101, Trapped MCR or MRC access with (coproc==1110).</li><li>0b001000, Trapped VMRS access, from ID group trap, that is not reported using EC 0b000111.</li></ul><table class="regdiagram"><thead><tr><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#ExceptionfromanMCRorMRCaccess_CV">CV</a></td><td class="lr" colspan="4"><a href="#ExceptionfromanMCRorMRCaccess_COND">COND</a></td><td class="lr" colspan="3"><a href="#ExceptionfromanMCRorMRCaccess_Opc2">Opc2</a></td><td class="lr" colspan="3"><a href="#ExceptionfromanMCRorMRCaccess_Opc1">Opc1</a></td><td class="lr" colspan="4"><a href="#ExceptionfromanMCRorMRCaccess_CRn">CRn</a></td><td class="lr" colspan="5"><a href="#ExceptionfromanMCRorMRCaccess_Rt">Rt</a></td><td class="lr" colspan="4"><a href="#ExceptionfromanMCRorMRCaccess_CRm">CRm</a></td><td class="lr" colspan="1"><a href="#ExceptionfromanMCRorMRCaccess_Direction">Direction</a></td></tr></tbody></table><h4 id="ExceptionfromanMCRorMRCaccess_CV">CV, bit [24]
              </h4>
                    <p>Condition code valid. Possible values of this bit are:</p>
                  <table class="valuetable"><tr><th>CV</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>The COND field is not valid.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>The COND field is valid.</p>
                      </td></tr></table>
                    <p>For exceptions taken from AArch64, CV is set to 1.</p>
                  
                    <p>For exceptions taken from AArch32:</p>
                  
                    <ul>
                      <li>
                        When an A32 instruction is trapped, CV is set to 1.
                      </li>
                      <li>
                        When a T32 instruction is trapped, it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether CV is set to 1 or set to 0. See the description of the COND field for more information.
                      </li>
                    </ul>
                  <h4 id="ExceptionfromanMCRorMRCaccess_COND">COND, bits [23:20]
                  </h4>
                    <p>The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.</p>
                  
                    <p>For exceptions taken from AArch64, this field is set to <span class="binarynumber">0b1110</span>.</p>
                  
                    <p>For exceptions taken from AArch32:</p>
                  
                    <ul>
                      <li>
                        When an A32 instruction is trapped, CV is set to 1 and:<ul><li>If the instruction is conditional, COND is set to the condition code field value from the instruction.</li><li>If the instruction is unconditional, COND is set to <span class="binarynumber">0b1110</span>.</li></ul>
                      </li>
                      <li>
                        A conditional A32 instruction that is known to pass its condition code check can be presented either:<ul><li>With COND set to <span class="binarynumber">0b1110</span>, the value for unconditional.</li><li>With the COND value held in the instruction.</li></ul>
                      </li>
                      <li>
                        When a T32 instruction is trapped, it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether:<ul><li>CV is set to 0 and COND is set to an <span class="arm-defined-word">UNKNOWN</span> value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.</li><li>CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.</li></ul>
                      </li>
                      <li>
                        For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether the COND field is set to <span class="binarynumber">0b1110</span>, or to the value of any condition that applied to the instruction.
                      </li>
                    </ul>
                  <h4 id="ExceptionfromanMCRorMRCaccess_Opc2">Opc2, bits [19:17]
                  </h4>
                    <p>The Opc2 value from the issued instruction.</p>
                  
                    <p>For a trapped VMRS access, holds the value <span class="binarynumber">0b000</span>.</p>
                  <h4 id="ExceptionfromanMCRorMRCaccess_Opc1">Opc1, bits [16:14]
                  </h4>
                    <p>The Opc1 value from the issued instruction.</p>
                  
                    <p>For a trapped VMRS access, holds the value <span class="binarynumber">0b111</span>.</p>
                  <h4 id="ExceptionfromanMCRorMRCaccess_CRn">CRn, bits [13:10]
                  </h4>
                    <p>The CRn value from the issued instruction.</p>
                  
                    <p>For a trapped VMRS access, holds the reg field from the VMRS instruction encoding.</p>
                  <h4 id="ExceptionfromanMCRorMRCaccess_Rt">Rt, bits [9:5]
                  </h4>
                    <p>The Rt value from the issued instruction, the general-purpose register used for the transfer. The reported value gives the AArch64 view of the register. See <span class="xref">'Mapping of the general-purpose registers between the Execution states' in the ARMv8 ARM, section D1.20.1</span>.</p>
                  <h4 id="ExceptionfromanMCRorMRCaccess_CRm">CRm, bits [4:1]
                  </h4>
                    <p>The CRm value from the issued instruction.</p>
                  
                    <p>For a trapped VMRS access, holds the value <span class="binarynumber">0b0000</span>.</p>
                  <h4 id="ExceptionfromanMCRorMRCaccess_Direction">Direction, bit [0]
              </h4>
                    <p>Indicates the direction of the trapped instruction. The possible values of this bit are:</p>
                  <table class="valuetable"><tr><th>Direction</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>Write to System register space. MCR instruction.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>Read from System register space. MRC or VMRS instruction.</p>
                      </td></tr></table><div class="text_after_fields">
                  <p>The following sections describe configuration settings for generating exceptions that are reported using EC value <span class="binarynumber">0b000011</span>:</p>
                  <ul>
                    <li>
                      <span class="xref">'Traps to EL1 of EL0 accesses to the Generic Timer registers' in the ARMv8 ARM, section D1 (The AArch64 System Level Programmers' Model)</span>.
                    </li>
                    <li>
                      <span class="xref">'Traps to EL1 of EL0 accesses to Performance Monitors registers' in the ARMv8 ARM, section D1 (The AArch64 System Level Programmers' Model)</span>.
                    </li>
                    <li>
                      <span class="xref">'Traps to EL2 of Non-secure EL1 accesses to virtual memory control registers' in the ARMv8 ARM, section D1</span>.
                    </li>
                    <li>
                      <span class="xref">'Traps to EL2 of Non-secure EL1 execution of TLB maintenance instructions' in the ARMv8 ARM, section D1</span>.
                    </li>
                    <li>
                      <span class="xref">'Traps to EL2 of Non-secure EL1 and EL0 execution of cache maintenance instructions' in the ARMv8 ARM, section D1</span>.
                    </li>
                    <li>
                      <span class="xref">'Traps to EL2 of Non-secure EL1 and EL0 accesses to the Auxiliary Control Register' in the ARMv8 ARM, section D1</span>.
                    </li>
                    <li>
                      <span class="xref">'Traps to EL2 of Non-secure EL1 and EL0 accesses to lockdown, DMA, and TCM operations' in the ARMv8 ARM, section D1</span>.
                    </li>
                    <li>
                      <span class="xref">'Traps to EL2 of Non-secure EL1 and EL0 accesses to the ID registers' in the ARMv8 ARM, section D1 (The AArch64 System Level Programmers' Model)</span>.
                    </li>
                    <li>
                      <span class="xref">'Trapping to EL2 of Non-secure EL1 accesses to the CPACR_EL1 or CPACR' in the ARMv8 ARM, section D1</span>.
                    </li>
                    <li>
                      <span class="xref">'Generic trapping to EL2 of Non-secure EL1 and EL0 accesses to System registers, from AArch32 state only' in the ARMv8 ARM, section D1</span>.
                    </li>
                    <li>
                      <span class="xref">'Traps to EL2 of Non-secure EL0 and EL1 accesses to the Generic Timer registers' in the ARMv8 ARM, section D1</span>.
                    </li>
                    <li>
                      <span class="xref">'Traps to EL2 of Non-secure EL1 and EL0 accesses to Performance Monitors registers' in the ARMv8 ARM, section D1</span>.
                    </li>
                    <li>
                      <span class="xref">'Traps to EL3 of Secure monitor functionality from Secure EL1 using AArch32' in the ARMv8 ARM, section D1 (The AArch64 System Level Programmers' Model)</span>.
                    </li>
                    <li>
                      <span class="xref">'Trapping to EL3 of EL2 accesses to the CPTR_EL2 or HCPTR, and EL2 and EL1 accesses to the CPACR_EL1 or CPACR' in the ARMv8 ARM, section D1 (The AArch64 System Level Programmers' Model)</span>.
                    </li>
                    <li>
                      <span class="xref">'Traps to EL3 of EL2, EL1, and EL0 accesses to Performance Monitors registers' in the ARMv8 ARM, section D1 (The AArch64 System Level Programmers' Model)</span>.
                    </li>
                  </ul>
                  <p>The following sections describe configuration settings for generating exceptions that are reported using EC value <span class="binarynumber">0b000101</span>:</p>
                  <ul>
                    <li>
                      <span class="xref">'Traps to EL1 of EL0 and EL1 System register accesses to the trace registers' in the ARMv8 ARM, section D1</span>.
                    </li>
                    <li>
                      <span class="xref">'Traps to EL1 of EL0 accesses to the Debug Communications Channel (DCC) registers' in the ARMv8 ARM, section D1</span>.
                    </li>
                    <li>
                      <span class="xref">'Traps to EL2 of Non-secure EL1 and EL0 accesses to the ID registers' in the ARMv8 ARM, section D1</span>, for trapped accesses to the JIDR.
                    </li>
                    <li>
                      <span class="xref">'Traps to EL2 of Non-secure system register accesses to the trace registers' in the ARMv8 ARM, section D1</span>.
                    </li>
                    <li>
                      <span class="xref">'Trapping System register accesses to Debug ROM registers to EL2' in the ARMv8 ARM, section D1</span>.
                    </li>
                    <li>
                      <span class="xref">'Trapping System register accesses to OS-related debug registers to EL2' in the ARMv8 ARM, section D1</span>.
                    </li>
                    <li>
                      <span class="xref">'Trapping general System register accesses to debug registers to EL2' in the ARMv8 ARM, section D1</span>.
                    </li>
                    <li>
                      <span class="xref">'Traps to EL3 of all System register accesses to the trace registers' in the ARMv8 ARM, section D1</span>.
                    </li>
                    <li>
                      <span class="xref">'Trapping System register accesses to OS-related debug registers to EL3' in the ARMv8 ARM, section D1</span>.
                    </li>
                    <li>
                      <span class="xref">'Trapping general System register accesses to debug registers to EL3' in the ARMv8 ARM, section D1</span>.
                    </li>
                  </ul>
                  <p><span class="xref">'Traps to EL2 of Non-secure EL1 and EL0 accesses to the ID registers' in the ARMv8 ARM, section D1,</span> describes configuration settings for generating exceptions that are reported using EC value <span class="binarynumber">0b001000</span>.</p>
                </div></div><div class="partial_fieldset"><h3 id="ISS_ExceptionfromanMCRRorMRRCaccess">Exception from an MCRR or MRRC access</h3><p>This is the layout of the ISS field for exceptions with the following EC values:</p><ul><li>0b000100, Trapped MCRR or MRRC access with (coproc==1111) that is not reported using EC 0b000000.</li><li>0b001100, Trapped MRRC access with (coproc==1110).</li></ul><table class="regdiagram"><thead><tr><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#ExceptionfromanMCRRorMRRCaccess_CV">CV</a></td><td class="lr" colspan="4"><a href="#ExceptionfromanMCRRorMRRCaccess_COND">COND</a></td><td class="lr" colspan="4"><a href="#ExceptionfromanMCRRorMRRCaccess_Opc1">Opc1</a></td><td class="lr">0</td><td class="lr" colspan="5"><a href="#ExceptionfromanMCRRorMRRCaccess_Rt2">Rt2</a></td><td class="lr" colspan="5"><a href="#ExceptionfromanMCRRorMRRCaccess_Rt">Rt</a></td><td class="lr" colspan="4"><a href="#ExceptionfromanMCRRorMRRCaccess_CRm">CRm</a></td><td class="lr" colspan="1"><a href="#ExceptionfromanMCRRorMRRCaccess_Direction">Direction</a></td></tr></tbody></table><h4 id="ExceptionfromanMCRRorMRRCaccess_CV">CV, bit [24]
              </h4>
                    <p>Condition code valid. Possible values of this bit are:</p>
                  <table class="valuetable"><tr><th>CV</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>The COND field is not valid.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>The COND field is valid.</p>
                      </td></tr></table>
                    <p>For exceptions taken from AArch64, CV is set to 1.</p>
                  
                    <p>For exceptions taken from AArch32:</p>
                  
                    <ul>
                      <li>
                        When an A32 instruction is trapped, CV is set to 1.
                      </li>
                      <li>
                        When a T32 instruction is trapped, it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether CV is set to 1 or set to 0. See the description of the COND field for more information.
                      </li>
                    </ul>
                  <h4 id="ExceptionfromanMCRRorMRRCaccess_COND">COND, bits [23:20]
                  </h4>
                    <p>The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.</p>
                  
                    <p>For exceptions taken from AArch64, this field is set to <span class="binarynumber">0b1110</span>.</p>
                  
                    <p>For exceptions taken from AArch32:</p>
                  
                    <ul>
                      <li>
                        When an A32 instruction is trapped, CV is set to 1 and:<ul><li>If the instruction is conditional, COND is set to the condition code field value from the instruction.</li><li>If the instruction is unconditional, COND is set to <span class="binarynumber">0b1110</span>.</li></ul>
                      </li>
                      <li>
                        A conditional A32 instruction that is known to pass its condition code check can be presented either:<ul><li>With COND set to <span class="binarynumber">0b1110</span>, the value for unconditional.</li><li>With the COND value held in the instruction.</li></ul>
                      </li>
                      <li>
                        When a T32 instruction is trapped, it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether:<ul><li>CV is set to 0 and COND is set to an <span class="arm-defined-word">UNKNOWN</span> value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.</li><li>CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.</li></ul>
                      </li>
                      <li>
                        For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether the COND field is set to <span class="binarynumber">0b1110</span>, or to the value of any condition that applied to the instruction.
                      </li>
                    </ul>
                  <h4 id="ExceptionfromanMCRRorMRRCaccess_Opc1">Opc1, bits [19:16]
                  </h4>
                    <p>The Opc1 value from the issued instruction.</p>
                  <h4 id="ExceptionfromanMCRRorMRRCaccess_0">
                Bit [15]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
                  <h4 id="ExceptionfromanMCRRorMRRCaccess_Rt2">Rt2, bits [14:10]
                  </h4>
                    <p>The Rt2 value from the issued instruction, the second general-purpose register used for the transfer. The reported value gives the AArch64 view of the register. See <span class="xref">'Mapping of the general-purpose registers between the Execution states' in the ARMv8 ARM, section D1.20.1</span>.</p>
                  <h4 id="ExceptionfromanMCRRorMRRCaccess_Rt">Rt, bits [9:5]
                  </h4>
                    <p>The Rt value from the issued instruction, the first general-purpose register used for the transfer. The reported value gives the AArch64 view of the register. See <span class="xref">'Mapping of the general-purpose registers between the Execution states' in the ARMv8 ARM, section D1.20.1</span>.</p>
                  <h4 id="ExceptionfromanMCRRorMRRCaccess_CRm">CRm, bits [4:1]
                  </h4>
                    <p>The CRm value from the issued instruction.</p>
                  <h4 id="ExceptionfromanMCRRorMRRCaccess_Direction">Direction, bit [0]
              </h4>
                    <p>Indicates the direction of the trapped instruction. The possible values of this bit are:</p>
                  <table class="valuetable"><tr><th>Direction</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>Write to System register space. MCRR instruction.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>Read from System register space. MRRC instruction.</p>
                      </td></tr></table><div class="text_after_fields">
                  <p>The following sections describe configuration settings for generating exceptions that are reported using EC value <span class="binarynumber">0b000100</span>:</p>
                  <ul>
                    <li>
                      <span class="xref">'Traps to EL1 of EL0 accesses to the Generic Timer registers' in the ARMv8 ARM, section D1 (The AArch64 System Level Programmers' Model)</span>.
                    </li>
                    <li>
                      <span class="xref">'Traps to EL1 of EL0 accesses to Performance Monitors registers' in the ARMv8 ARM, section D1 (The AArch64 System Level Programmers' Model)</span>.
                    </li>
                    <li>
                      <span class="xref">'Traps to EL2 of Non-secure EL1 accesses to virtual memory control registers' in the ARMv8 ARM, section D1</span>.
                    </li>
                    <li>
                      <span class="xref">'General trapping to EL2 of Non-secure EL0 and EL1 accesses to System registers, from AArch32 state only' in the ARMv8 ARM, section D1 (The AArch64 System Level Programmers' Model)</span>.
                    </li>
                    <li>
                      <span class="xref">'Traps to EL2 of Non-secure EL0 and EL1 accesses to the Generic Timer registers' in the ARMv8 ARM, section D1</span>.
                    </li>
                    <li>
                      <span class="xref">'Traps to EL2 of Non-secure EL0 and EL1 accesses to Performance Monitors registers' in the ARMv8 ARM, section D1</span>.
                    </li>
                    <li>
                      <span class="xref">'Traps to EL3 of EL2, EL1, and EL0 accesses to Performance Monitors registers' in the ARMv8 ARM, section D1 (The AArch64 System Level Programmers' Model)</span>.
                    </li>
                  </ul>
                  <p>The following sections describe configuration settings for generating exceptions that are reported using EC value <span class="binarynumber">0b001100</span>:</p>
                  <ul>
                    <li>
                      <span class="xref">'Traps to EL1 of EL0 and EL1 System register accesses to the trace registers' in the ARMv8 ARM, section D1</span>.
                    </li>
                    <li>
                      <span class="xref">'Traps to EL1 of EL0 accesses to the Debug Communications Channel (DCC) registers' in the ARMv8 ARM, section D1</span>.
                    </li>
                    <li>
                      <span class="xref">'Traps to EL2 of Non-secure system register accesses to the trace registers' in the ARMv8 ARM, section D1</span>.
                    </li>
                    <li>
                      <span class="xref">'Trapping System register accesses to Debug ROM registers' in the ARMv8 ARM, section D1</span>.
                    </li>
                    <li>
                      <span class="xref">'Traps to EL3 of all System register accesses to the trace registers' in the ARMv8 ARM, section D1</span>.
                    </li>
                    <li>
                      <span class="xref">'Trapping System register accesses to OS-related debug registers' in the ARMv8 ARM, section D1</span>.
                    </li>
                  </ul>
                </div></div><div class="partial_fieldset"><h3 id="ISS_ExceptionfromanLDCorSTCinstruction">Exception from an LDC or STC instruction</h3><p>This is the layout of the ISS field for exceptions with the following EC values:</p><ul><li>0b000110, Trapped LDC or STC access.</li></ul><table class="regdiagram"><thead><tr><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#ExceptionfromanLDCorSTCinstruction_CV">CV</a></td><td class="lr" colspan="4"><a href="#ExceptionfromanLDCorSTCinstruction_COND">COND</a></td><td class="lr" colspan="8"><a href="#ExceptionfromanLDCorSTCinstruction_imm8">imm8</a></td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5"><a href="#ExceptionfromanLDCorSTCinstruction_Rn">Rn</a></td><td class="lr" colspan="1"><a href="#ExceptionfromanLDCorSTCinstruction_Offset">Offset</a></td><td class="lr" colspan="3"><a href="#ExceptionfromanLDCorSTCinstruction_AM">AM</a></td><td class="lr" colspan="1"><a href="#ExceptionfromanLDCorSTCinstruction_Direction">Direction</a></td></tr></tbody></table><h4 id="ExceptionfromanLDCorSTCinstruction_CV">CV, bit [24]
              </h4>
                    <p>Condition code valid. Possible values of this bit are:</p>
                  <table class="valuetable"><tr><th>CV</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>The COND field is not valid.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>The COND field is valid.</p>
                      </td></tr></table>
                    <p>For exceptions taken from AArch64, CV is set to 1.</p>
                  
                    <p>For exceptions taken from AArch32:</p>
                  
                    <ul>
                      <li>
                        When an A32 instruction is trapped, CV is set to 1.
                      </li>
                      <li>
                        When a T32 instruction is trapped, it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether CV is set to 1 or set to 0. See the description of the COND field for more information.
                      </li>
                    </ul>
                  <h4 id="ExceptionfromanLDCorSTCinstruction_COND">COND, bits [23:20]
                  </h4>
                    <p>The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.</p>
                  
                    <p>For exceptions taken from AArch64, this field is set to <span class="binarynumber">0b1110</span>.</p>
                  
                    <p>For exceptions taken from AArch32:</p>
                  
                    <ul>
                      <li>
                        When an A32 instruction is trapped, CV is set to 1 and:<ul><li>If the instruction is conditional, COND is set to the condition code field value from the instruction.</li><li>If the instruction is unconditional, COND is set to <span class="binarynumber">0b1110</span>.</li></ul>
                      </li>
                      <li>
                        A conditional A32 instruction that is known to pass its condition code check can be presented either:<ul><li>With COND set to <span class="binarynumber">0b1110</span>, the value for unconditional.</li><li>With the COND value held in the instruction.</li></ul>
                      </li>
                      <li>
                        When a T32 instruction is trapped, it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether:<ul><li>CV is set to 0 and COND is set to an <span class="arm-defined-word">UNKNOWN</span> value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.</li><li>CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.</li></ul>
                      </li>
                      <li>
                        For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether the COND field is set to <span class="binarynumber">0b1110</span>, or to the value of any condition that applied to the instruction.
                      </li>
                    </ul>
                  <h4 id="ExceptionfromanLDCorSTCinstruction_imm8">imm8, bits [19:12]
                  </h4>
                    <p>The immediate value from the issued instruction.</p>
                  <h4 id="ExceptionfromanLDCorSTCinstruction_0">
                Bits [11:10]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
                  <h4 id="ExceptionfromanLDCorSTCinstruction_Rn">Rn, bits [9:5]
                  </h4>
                    <p>The Rn value from the issued instruction, the general-purpose register used for the transfer. The reported value gives the AArch64 view of the register. See <span class="xref">'Mapping of the general-purpose registers between the Execution states' in the ARMv8 ARM, section D1.20.1</span>.</p>
                  
                    <p>This field is valid only when AM[2] is 0, indicating an immediate form of the LDC or STC instruction. When AM[2] is 1, indicating a literal form of the LDC or STC instruction, this field is <span class="arm-defined-word">UNKNOWN</span>.</p>
                  <h4 id="ExceptionfromanLDCorSTCinstruction_Offset">Offset, bit [4]
              </h4>
                    <p>Indicates whether the offset is added or subtracted:</p>
                  <table class="valuetable"><tr><th>Offset</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>Subtract offset.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>Add offset.</p>
                      </td></tr></table>
                    <p>This bit corresponds to the U bit in the instruction encoding.</p>
                  <h4 id="ExceptionfromanLDCorSTCinstruction_AM">AM, bits [3:1]
                  </h4>
                    <p>Addressing mode. The permitted values of this field are:</p>
                  <table class="valuetable"><tr><th>AM</th><th>Meaning</th></tr><tr><td class="bitfield">000</td><td>
                        <p>Immediate unindexed.</p>
                      </td></tr><tr><td class="bitfield">001</td><td>
                        <p>Immediate post-indexed.</p>
                      </td></tr><tr><td class="bitfield">010</td><td>
                        <p>Immediate offset.</p>
                      </td></tr><tr><td class="bitfield">011</td><td>
                        <p>Immediate pre-indexed.</p>
                      </td></tr><tr><td class="bitfield">100</td><td>
                        <p>Literal unindexed.</p>
                      
                        <p>LDC instruction in A32 instruction set only.</p>
                      
                        <p>For a trapped STC instruction or a trapped T32 LDC instruction this encoding is reserved.</p>
                      </td></tr><tr><td class="bitfield">110</td><td>
                        <p>Literal offset.</p>
                      
                        <p>LDC instruction only.</p>
                      
                        <p>For a trapped STC instruction, this encoding is reserved.</p>
                      </td></tr></table>
                    <p>The values <span class="binarynumber">0b101</span> and <span class="binarynumber">0b111</span> are reserved. The effect of programming this field to a reserved value is that behavior is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>, as described in <span class="xref">'Reserved values in AArch64 System registers and translation table entries' in the ARM ARM, section K1.2.2</span>.</p>
                  
                    <p>Bit [2] in this subfield indicates the instruction form, immediate or literal.</p>
                  
                    <p>Bits [1:0] in this subfield correspond to the bits {P, W} in the instruction encoding.</p>
                  <h4 id="ExceptionfromanLDCorSTCinstruction_Direction">Direction, bit [0]
              </h4>
                    <p>Indicates the direction of the trapped instruction. The possible values of this bit are:</p>
                  <table class="valuetable"><tr><th>Direction</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>Write to memory. STC instruction.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>Read from memory. LDC instruction.</p>
                      </td></tr></table><div class="text_after_fields">
                  <p>The following sections describe the configuration settings for the traps that are reported using EC value <span class="binarynumber">0b000110</span>:</p>
                  <ul>
                    <li>
                      <span class="xref">'Traps to EL1 of EL0 accesses to the Debug Communications Channel (DCC) registers' in the ARMv8 ARM, section D1</span>.
                    </li>
                    <li>
                      <span class="xref">'Trapping general System register accesses to debug registers to EL2' in the ARMv8 ARM, section D1</span>.
                    </li>
                    <li>
                      <span class="xref">'Trapping general System register accesses to debug registers to EL3' in the ARMv8 ARM, section D1</span>.
                    </li>
                  </ul>
                </div></div><div class="partial_fieldset"><h3 id="ISS_ExceptionfromanaccesstoanAdvancedSIMDorfloating-pointregister,resultingfromCPACR_EL1.FPENorCPTR_ELx.TFP">Exception from an access to an Advanced SIMD or floating-point register, resulting from CPACR_EL1.FPEN or CPTR_ELx.TFP</h3><p>This is the layout of the ISS field for exceptions with the following EC values:</p><ul><li>0b000111, Access to Advanced SIMD, or floating-point functionality trapped by CPACR_EL1.FPEN, CPTR_EL2.FPEN, CPTR_EL2.TFP, or CPTR_EL3.TFP control.</li></ul><table class="regdiagram"><thead><tr><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#ExceptionfromanaccesstoanAdvancedSIMDorfloating-pointregister,resultingfromCPACR_EL1.FPENorCPTR_ELx.TFP_CV">CV</a></td><td class="lr" colspan="4"><a href="#ExceptionfromanaccesstoanAdvancedSIMDorfloating-pointregister,resultingfromCPACR_EL1.FPENorCPTR_ELx.TFP_COND">COND</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td></tr></tbody></table><h4 id="ExceptionfromanaccesstoanAdvancedSIMDorfloating-pointregister,resultingfromCPACR_EL1.FPENorCPTR_ELx.TFP_CV">CV, bit [24]
              </h4>
                    <p>Condition code valid. Possible values of this bit are:</p>
                  <table class="valuetable"><tr><th>CV</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>The COND field is not valid.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>The COND field is valid.</p>
                      </td></tr></table>
                    <p>For exceptions taken from AArch64, CV is set to 1.</p>
                  
                    <p>For exceptions taken from AArch32:</p>
                  
                    <ul>
                      <li>
                        When an A32 instruction is trapped, CV is set to 1.
                      </li>
                      <li>
                        When a T32 instruction is trapped, it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether CV is set to 1 or set to 0. See the description of the COND field for more information.
                      </li>
                    </ul>
                  <h4 id="ExceptionfromanaccesstoanAdvancedSIMDorfloating-pointregister,resultingfromCPACR_EL1.FPENorCPTR_ELx.TFP_COND">COND, bits [23:20]
                  </h4>
                    <p>The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.</p>
                  
                    <p>For exceptions taken from AArch64, this field is set to <span class="binarynumber">0b1110</span>.</p>
                  
                    <p>For exceptions taken from AArch32:</p>
                  
                    <ul>
                      <li>
                        When an A32 instruction is trapped, CV is set to 1 and:<ul><li>If the instruction is conditional, COND is set to the condition code field value from the instruction.</li><li>If the instruction is unconditional, COND is set to <span class="binarynumber">0b1110</span>.</li></ul>
                      </li>
                      <li>
                        A conditional A32 instruction that is known to pass its condition code check can be presented either:<ul><li>With COND set to <span class="binarynumber">0b1110</span>, the value for unconditional.</li><li>With the COND value held in the instruction.</li></ul>
                      </li>
                      <li>
                        When a T32 instruction is trapped, it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether:<ul><li>CV is set to 0 and COND is set to an <span class="arm-defined-word">UNKNOWN</span> value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.</li><li>CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.</li></ul>
                      </li>
                      <li>
                        For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether the COND field is set to <span class="binarynumber">0b1110</span>, or to the value of any condition that applied to the instruction.
                      </li>
                    </ul>
                  <h4 id="ExceptionfromanaccesstoanAdvancedSIMDorfloating-pointregister,resultingfromCPACR_EL1.FPENorCPTR_ELx.TFP_0">
                Bits [19:0]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
                  <div class="text_after_fields">
                  <p>The following sections describe the configuration settings for the traps that are reported using EC value <span class="binarynumber">0b000111</span>:</p>
                  <ul>
                    <li>
                      <span class="xref">'Traps to EL1 of EL0 and EL1 accesses to SIMD and floating-point functionality' in the ARMv8 ARM, section D1</span>.
                    </li>
                    <li>
                      <span class="xref">'General trapping to EL2 of Non-secure accesses to the SIMD and floating-point registers' in the ARMv8 ARM, section D1</span>.
                    </li>
                    <li>
                      <span class="xref">'Traps to EL3 of all System register accesses to the trace registers' in the ARMv8 ARM, section D1</span>.
                    </li>
                  </ul>
                </div></div><div class="partial_fieldset"><h3 id="ISS_ExceptionfromanIllegalExecutionstate,oraPCorSPalignmentfault">Exception from an Illegal Execution state, or a PC or SP alignment fault</h3><p>This is the layout of the ISS field for exceptions with the following EC values:</p><ul><li>0b001110, Illegal Execution state.</li><li>0b100010, PC alignment fault exception.</li><li>0b100110, SP alignment fault exception.</li></ul><table class="regdiagram"><thead><tr><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td></tr></tbody></table><h4 id="ExceptionfromanIllegalExecutionstate,oraPCorSPalignmentfault_0">
                Bits [24:0]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
                  <div class="text_after_fields">
                  <p>There are no configuration settings for generating Illegal Execution state exceptions and PC alignment fault exceptions. <span class="xref">'Stack pointer alignment checking' in the ARMv8 ARM, section D1 (The AArch64 System Level Programmers' Model),</span> describes the configuration settings for generating SP alignment fault exceptions.</p>
                </div></div><div class="partial_fieldset"><h3 id="ISS_ExceptionfromHVCorSVCinstructionexecution">Exception from HVC or SVC instruction execution</h3><p>This is the layout of the ISS field for exceptions with the following EC values:</p><ul><li>0b010001, SVC instruction execution in AArch32 state.</li><li>0b010010, HVC instruction execution in AArch32 state, when HVC is not disabled.</li><li>0b010101, SVC instruction execution in AArch64 state.</li><li>0b010110, HVC instruction execution in AArch64 state, when HVC is not disabled.</li></ul><table class="regdiagram"><thead><tr><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="16"><a href="#ExceptionfromHVCorSVCinstructionexecution_imm16">imm16</a></td></tr></tbody></table><h4 id="ExceptionfromHVCorSVCinstructionexecution_0">
                Bits [24:16]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
                  <h4 id="ExceptionfromHVCorSVCinstructionexecution_imm16">imm16, bits [15:0]
                  </h4>
                    <p>The value of the immediate field from the HVC or SVC instruction.</p>
                  
                    <p>For an HVC instruction, and for an A64 SVC instruction, this is the value of the imm16 field of the issued instruction.</p>
                  
                    <p>For an A32 or T32 SVC instruction:</p>
                  
                    <ul>
                      <li>
                        If the instruction is unconditional, then:<ul><li>For the T32 instruction, this field is zero-extended from the imm8 field of the instruction.</li><li>For the A32 instruction, this field is the bottom 16 bits of the imm24 field of the instruction.</li></ul>
                      </li>
                      <li>
                        If the instruction is conditional, this field is <span class="arm-defined-word">UNKNOWN</span>.
                      </li>
                    </ul>
                  <div class="text_after_fields">
                  <p>In AArch32 state, the HVC instruction is unconditional, and a conditional SVC instruction generates an exception only if it passes its condition code check. Therefore, the syndrome information for these exceptions does not require conditionality information.</p>
                  <p>For T32 and A32 instructions, see <span class="xref">'SVC' in the ARMv8 ARM, section F7 (T32 and A32 Base Instruction Set Instruction Descriptions)</span>, and <span class="xref">'HVC' in the ARMv8 ARM, section F7</span>.</p>
                  <p>For A64 instructions, see <span class="xref">'SVC' in the ARMv8 ARM, section C5 (A64 Base Instruction Descriptions),</span> and <span class="xref">'HVC' in the ARMv8 ARM, section C5</span>.</p>
                </div></div><div class="partial_fieldset"><h3 id="ISS_ExceptionfromSMCinstructionexecutioninAArch32state">Exception from SMC instruction execution in AArch32 state</h3><p>This is the layout of the ISS field for exceptions with the following EC values:</p><ul><li>0b010011, SMC instruction execution in AArch32 state, when SMC is not disabled.</li></ul><table class="regdiagram"><thead><tr><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#ExceptionfromSMCinstructionexecutioninAArch32state_CV">CV</a></td><td class="lr" colspan="4"><a href="#ExceptionfromSMCinstructionexecutioninAArch32state_COND">COND</a></td><td class="lr" colspan="1"><a href="#ExceptionfromSMCinstructionexecutioninAArch32state_CCKNOWNPASS">CCKNOWNPASS</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td></tr></tbody></table><div class="text_before_fields">
                  <p>For an SMC instruction that completes normally and generates an exception that is taken to EL3, the ISS encoding is <span class="arm-defined-word">RES0</span>.</p>
                  <p>For an SMC instruction that is trapped to EL2 from Non-secure EL1 because <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TSC is 1, the ISS encoding is as shown in the diagram.</p>
                </div><h4 id="ExceptionfromSMCinstructionexecutioninAArch32state_CV">CV, bit [24]
              </h4>
                    <p>Condition code valid. Possible values of this bit are:</p>
                  <table class="valuetable"><tr><th>CV</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>The COND field is not valid.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>The COND field is valid.</p>
                      </td></tr></table>
                    <p>For exceptions taken from AArch64, CV is set to 1.</p>
                  
                    <p>For exceptions taken from AArch32:</p>
                  
                    <ul>
                      <li>
                        When an A32 instruction is trapped, CV is set to 1.
                      </li>
                      <li>
                        When a T32 instruction is trapped, it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether CV is set to 1 or set to 0. See the description of the COND field for more information.
                      </li>
                    </ul>
                  
                    <p>This field is only valid if CCKNOWNPASS is 1, otherwise it is <span class="arm-defined-word">RES0</span>.</p>
                  <h4 id="ExceptionfromSMCinstructionexecutioninAArch32state_COND">COND, bits [23:20]
                  </h4>
                    <p>The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.</p>
                  
                    <p>For exceptions taken from AArch64, this field is set to <span class="binarynumber">0b1110</span>.</p>
                  
                    <p>For exceptions taken from AArch32:</p>
                  
                    <ul>
                      <li>
                        When an A32 instruction is trapped, CV is set to 1 and:<ul><li>If the instruction is conditional, COND is set to the condition code field value from the instruction.</li><li>If the instruction is unconditional, COND is set to <span class="binarynumber">0b1110</span>.</li></ul>
                      </li>
                      <li>
                        A conditional A32 instruction that is known to pass its condition code check can be presented either:<ul><li>With COND set to <span class="binarynumber">0b1110</span>, the value for unconditional.</li><li>With the COND value held in the instruction.</li></ul>
                      </li>
                      <li>
                        When a T32 instruction is trapped, it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether:<ul><li>CV is set to 0 and COND is set to an <span class="arm-defined-word">UNKNOWN</span> value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.</li><li>CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.</li></ul>
                      </li>
                      <li>
                        For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether the COND field is set to <span class="binarynumber">0b1110</span>, or to the value of any condition that applied to the instruction.
                      </li>
                    </ul>
                  
                    <p>This field is only valid if CCKNOWNPASS is 1, otherwise it is <span class="arm-defined-word">RES0</span>.</p>
                  <h4 id="ExceptionfromSMCinstructionexecutioninAArch32state_CCKNOWNPASS">CCKNOWNPASS, bit [19]
              </h4>
                    <p>Indicates whether the instruction might have failed its condition code check.</p>
                  <table class="valuetable"><tr><th>CCKNOWNPASS</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>The instruction was unconditional, or was conditional and passed its condition code check.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>The instruction was conditional, and might have failed its condition code check.</p>
                      </td></tr></table>
                    <div class="note"><span class="note-header">Note</span>
                      <p>In an implementation in which an SMC instruction that fails it code check is not trapped, this field can always return the value 0.</p>
                    </div>
                  <h4 id="ExceptionfromSMCinstructionexecutioninAArch32state_0">
                Bits [18:0]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
                  <div class="text_after_fields">
                  <p><span class="xref">'Traps to EL2 of Non-secure EL1 execution of SMC instructions' in the ARMv8 ARM, section D1 (The AArch64 System Level Programmers' Model),</span> describes the configuration settings for trapping SMC instructions from Non-secure EL1 modes, and <span class="xref">'System calls' in the ARMv8 ARM, section D1.16,</span> describes the case where these exceptions are trapped to EL3.</p>
                </div></div><div class="partial_fieldset"><h3 id="ISS_ExceptionfromSMCinstructionexecutioninAArch64state">Exception from SMC instruction execution in AArch64 state</h3><p>This is the layout of the ISS field for exceptions with the following EC values:</p><ul><li>0b010111, SMC instruction execution in AArch64 state, when SMC is not disabled.</li></ul><table class="regdiagram"><thead><tr><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="16"><a href="#ExceptionfromSMCinstructionexecutioninAArch64state_imm16">imm16</a></td></tr></tbody></table><h4 id="ExceptionfromSMCinstructionexecutioninAArch64state_0">
                Bits [24:16]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
                  <h4 id="ExceptionfromSMCinstructionexecutioninAArch64state_imm16">imm16, bits [15:0]
                  </h4>
                    <p>The value of the immediate field from the issued SMC instruction.</p>
                  <div class="text_after_fields">
                  <p>The value of ISS[24:0] described here is used both:</p>
                  <ul>
                    <li>
                      When an SMC instruction is trapped from Non-secure EL1 modes.
                    </li>
                    <li>
                      When an SMC instruction is not trapped, so completes normally and generates an exception that is taken to EL3.
                    </li>
                  </ul>
                  <p><span class="xref">'Traps to EL2 of Non-secure EL1 execution of SMC instructions' in the ARMv8 ARM, section D1 (The AArch64 System Level Programmers' Model),</span> describes the configuration settings for trapping SMC instructions from Non-secure EL1 modes, and <span class="xref">'System calls' in the ARMv8 ARM, section D1.16,</span> describes the case where these exceptions are trapped to EL3.</p>
                </div></div><div class="partial_fieldset"><h3 id="ISS_ExceptionfromMSR,MRS,orSysteminstructionexecutioninAArch64state">Exception from MSR, MRS, or System instruction execution in AArch64 state</h3><p>This is the layout of the ISS field for exceptions with the following EC values:</p><ul><li>0b011000, Trapped MSR, MRS or System instruction execution in AArch64 state, that is not reported using EC 0b000000, 0b000001 or 0b000111.</li></ul><table class="regdiagram"><thead><tr><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2"><a href="#ExceptionfromMSR,MRS,orSysteminstructionexecutioninAArch64state_Op0">Op0</a></td><td class="lr" colspan="3"><a href="#ExceptionfromMSR,MRS,orSysteminstructionexecutioninAArch64state_Op2">Op2</a></td><td class="lr" colspan="3"><a href="#ExceptionfromMSR,MRS,orSysteminstructionexecutioninAArch64state_Op1">Op1</a></td><td class="lr" colspan="4"><a href="#ExceptionfromMSR,MRS,orSysteminstructionexecutioninAArch64state_CRn">CRn</a></td><td class="lr" colspan="5"><a href="#ExceptionfromMSR,MRS,orSysteminstructionexecutioninAArch64state_Rt">Rt</a></td><td class="lr" colspan="4"><a href="#ExceptionfromMSR,MRS,orSysteminstructionexecutioninAArch64state_CRm">CRm</a></td><td class="lr" colspan="1"><a href="#ExceptionfromMSR,MRS,orSysteminstructionexecutioninAArch64state_Direction">Direction</a></td></tr></tbody></table><h4 id="ExceptionfromMSR,MRS,orSysteminstructionexecutioninAArch64state_0">
                Bits [24:22]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
                  <h4 id="ExceptionfromMSR,MRS,orSysteminstructionexecutioninAArch64state_Op0">Op0, bits [21:20]
                  </h4>
                    <p>The Op0 value from the issued instruction.</p>
                  <h4 id="ExceptionfromMSR,MRS,orSysteminstructionexecutioninAArch64state_Op2">Op2, bits [19:17]
                  </h4>
                    <p>The Op2 value from the issued instruction.</p>
                  <h4 id="ExceptionfromMSR,MRS,orSysteminstructionexecutioninAArch64state_Op1">Op1, bits [16:14]
                  </h4>
                    <p>The Op1 value from the issued instruction.</p>
                  <h4 id="ExceptionfromMSR,MRS,orSysteminstructionexecutioninAArch64state_CRn">CRn, bits [13:10]
                  </h4>
                    <p>The CRn value from the issued instruction.</p>
                  <h4 id="ExceptionfromMSR,MRS,orSysteminstructionexecutioninAArch64state_Rt">Rt, bits [9:5]
                  </h4>
                    <p>The Rt value from the issued instruction, the general-purpose register used for the transfer.</p>
                  <h4 id="ExceptionfromMSR,MRS,orSysteminstructionexecutioninAArch64state_CRm">CRm, bits [4:1]
                  </h4>
                    <p>The CRm value from the issued instruction.</p>
                  <h4 id="ExceptionfromMSR,MRS,orSysteminstructionexecutioninAArch64state_Direction">Direction, bit [0]
              </h4>
                    <p>Indicates the direction of the trapped instruction. The possible values of this bit are:</p>
                  <table class="valuetable"><tr><th>Direction</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>Write access, including MSR instructions.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>Read access, including MRS instructions.</p>
                      </td></tr></table><div class="text_after_fields">
                  <p>For exceptions caused by System instructions, see <span class="xref">the 'System' subsection of 'Branches, exception generating and system instructions' in the ARMv8 ARM, section C3 (A64 Instruction Set Encoding),</span> for the encoding values returned by an instruction.</p>
                  <p>The following sections describe configuration settings for generating the exception that is reported using EC value <span class="binarynumber">0b011000</span>:</p>
                  <ul>
                    <li>
                      In <span class="xref">'EL1 configurable controls' in the ARMv8 ARM, section D1</span>.<ul><li><span class="xref">'Traps to EL1 of EL0 execution of cache maintenance instructions' in the ARMv8 ARM, section D1</span>.</li><li><span class="xref">'Traps to EL1 of EL0 accesses to the CTR_EL0' in the ARMv8 ARM, section D1</span>.</li><li><span class="xref">'Traps to EL1 of EL0 execution of DC ZVA instructions' in the ARMv8 ARM, section D1</span>.</li><li><span class="xref">'Traps to EL1 of EL0 accesses to the PSTATE.{D, A, I, F} interrupt masks' in the ARMv8 ARM, section D1(The AArch64 System Level Programmers' Model)</span>.</li><li><span class="xref">'Traps to EL1 of EL0 and EL1 System register accesses to the trace registers' in the ARMv8 ARM, section D1</span>.</li><li><span class="xref">'Traps to EL1 of EL0 accesses to the Debug Communications Channel (DCC) registers' in the ARMv8 ARM, section D1</span>.</li><li><span class="xref">'Traps to EL1 of EL0 accesses to the Generic Timer registers' in the ARMv8 ARM, section D1 (The AArch64 System Level Programmers' Model)</span>.</li><li><span class="xref">'Traps to EL1 of EL0 accesses to Performance Monitors registers' in the ARMv8 ARM, section D1</span>.</li></ul>
                    </li>
                    <li>
                      In <span class="xref">'EL2 configurable controls' in the ARMv8 ARM, section D1</span>.<ul><li><span class="xref">'Traps to EL2 of Non-secure EL1 accesses to virtual memory control registers' in the ARMv8 ARM, section D1</span>.</li><li><span class="xref">'Traps to EL2 of Non-secure EL0 and EL1 execution of DC ZVA instructions' in the ARMv8 ARM, section D1</span>.</li><li><span class="xref">'Traps to EL2 of Non-secure EL1 execution of TLB maintenance instructions' in the ARMv8 ARM, section D1</span>.</li><li><span class="xref">'Traps to EL2 of Non-secure EL0 and EL1 execution of cache maintenance instructions' in the ARMv8 ARM, section D1</span>.</li><li><span class="xref">'Traps to EL2 of Non-secure EL1 accesses to the Auxiliary Control Register' in the ARMv8 ARM, section D1</span>.</li><li><span class="xref">'Traps to EL2 of Non-secure EL0 and EL1 accesses to lockdown, DMA, and TCM operations' in the ARMv8 ARM, section D1</span>.</li><li><span class="xref">'Traps to EL2 of Non-secure EL0 and EL1 accesses to the ID registers' in the ARMv8 ARM, section D1</span>.</li><li><span class="xref">'Trapping to EL2 of Non-secure EL1 accesses to the CPACR_EL1 or CPACR' in the ARMv8 ARM, section D1</span>.</li><li><span class="xref">'Traps to EL2 of Non-secure system register accesses to the trace registers' in the ARMv8 ARM, section D1</span>.</li><li><span class="xref">'Trapping System register accesses to Debug ROM registers to EL2' in the ARMv8 ARM, section D1</span>.</li><li><span class="xref">'Trapping System register accesses to OS-related debug registers to EL2' in the ARMv8 ARM, section D1</span>.</li><li><span class="xref">'Traps to EL2 of Non-secure EL0 and EL1 accesses to the Generic Timer registers' in the ARMv8 ARM, section D1</span>.</li><li><span class="xref">'Trapping general System register accesses to debug registers to EL2' in the ARMv8 ARM, section D1</span>.</li><li><span class="xref">'Traps to EL2 of Non-secure EL0 and EL1 accesses to Performance Monitors registers' in the ARMv8 ARM, section D1</span>.</li></ul>
                    </li>
                    <li>
                      In <span class="xref">'EL3 configurable controls' in the ARMv8 ARM, section D1</span>.<ul><li><span class="xref">'Traps to EL3 of Secure EL1 accesses to the Counter-timer Physical Secure timer registers' in the ARMv8 ARM, section D1</span>.</li><li><span class="xref">'Trapping to EL3 of EL2 accesses to the CPTR_EL2 or HCPTR, and EL2 and EL1 accesses to the CPACR_EL1 or CPACR' in the ARMv8 ARM, section D1</span>.</li><li><span class="xref">'Traps to EL3 of all System register accesses to the trace registers' in the ARMv8 ARM, section D1</span>.</li><li><span class="xref">'Trapping System register accesses to OS-related debug registers to EL3' in the ARMv8 ARM, section D1</span>.</li><li><span class="xref">'Trapping general System register accesses to debug registers to EL3' in the ARMv8 ARM, section D1</span>.</li><li><span class="xref">'Traps to EL3 of EL2, EL1, and EL0 accesses to Performance Monitors registers' in the ARMv8 ARM, section D1</span>.</li></ul>
                    </li>
                  </ul>
                </div></div><div class="partial_fieldset"><h3 id="ISS_IMPLEMENTATIONDEFINEDexceptiontoEL3">IMPLEMENTATION DEFINED exception to EL3</h3><p>This is the layout of the ISS field for exceptions with the following EC values:</p><ul><li>0b011111, IMPLEMENTATION DEFINED exception to EL3.</li></ul><table class="regdiagram"><thead><tr><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="25"><a href="#IMPLEMENTATIONDEFINEDexceptiontoEL3_IMPLEMENTATION DEFINED">IMPLEMENTATION DEFINED</a></td></tr></tbody></table><h4 id="IMPLEMENTATIONDEFINEDexceptiontoEL3_IMPLEMENTATION DEFINED">IMPLEMENTATION DEFINED, bits [24:0]
                  </h4>
                    <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
                  </div><div class="partial_fieldset"><h3 id="ISS_ExceptionfromanInstructionAbort">Exception from an Instruction Abort</h3><p>This is the layout of the ISS field for exceptions with the following EC values:</p><ul><li>0b100000, Instruction Abort from a lower Exception level.</li><li>0b100001, Instruction Abort taken without a change in Exception level.</li></ul><table class="regdiagram"><thead><tr><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2"><a href="#ExceptionfromanInstructionAbort_SET">SET</a></td><td class="lr" colspan="1"><a href="#ExceptionfromanInstructionAbort_FnV">FnV</a></td><td class="lr" colspan="1"><a href="#ExceptionfromanInstructionAbort_EA">EA</a></td><td class="lr">0</td><td class="lr" colspan="1"><a href="#ExceptionfromanInstructionAbort_S1PTW">S1PTW</a></td><td class="lr">0</td><td class="lr" colspan="6"><a href="#ExceptionfromanInstructionAbort_IFSC">IFSC</a></td></tr></tbody></table><h4 id="ExceptionfromanInstructionAbort_0">
                Bits [24:13]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
                  <h4 id="ExceptionfromanInstructionAbort_SET">SET, bits [12:11]
                  </h4>
                    <p>Synchronous Error Type. When the RAS Extension is implemented and IFSC is <span class="binarynumber">010000</span>, describes the state of the PE after taking the Instruction Abort exception. The possible values of this field are:</p>
                  <table class="valuetable"><tr><th>SET</th><th>Meaning</th></tr><tr><td class="bitfield">00</td><td>
                        <p>Recoverable error (UER).</p>
                      </td></tr><tr><td class="bitfield">01</td><td>
                        <p>Restartable error (UEO).</p>
                      </td></tr><tr><td class="bitfield">10</td><td>
                        <p>Uncontainable error (UC).</p>
                      </td></tr><tr><td class="bitfield">11</td><td>
                        <p>Corrected error (CE).</p>
                      </td></tr></table>
                    <div class="note"><span class="note-header">Note</span>
                      <p>Software can use this information to determine what recovery might be possible. Taking a synchronous External Abort exception might result in an unrecoverable PE state.</p>
                    </div>
                  
                    <p>This field is <span class="arm-defined-word">RES0</span> if either:</p>
                  
                    <ul>
                      <li>
                        The RAS Extension is not implemented.
                      </li>
                      <li>
                        The value returned in the IFSC field is not <span class="binarynumber">010000</span>.
                      </li>
                    </ul>
                  <h4 id="ExceptionfromanInstructionAbort_FnV">FnV, bit [10]
              </h4>
                    <p>FAR not Valid, for a Synchronous external abort other than a Synchronous external abort on a translation table walk.</p>
                  <table class="valuetable"><tr><th>FnV</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>FAR is valid.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>FAR is not valid, and holds an <span class="arm-defined-word">UNKNOWN</span> value.</p>
                      </td></tr></table>
                    <p>This field is only valid if the IFSC code is <span class="binarynumber">010000</span>. It is <span class="arm-defined-word">RES0</span> for all other aborts.</p>
                  <h4 id="ExceptionfromanInstructionAbort_EA">EA, bit [9]
              </h4>
                    <p>External abort type. This bit can provide an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> classification of External aborts.</p>
                  
                    <p>For any abort other than an External abort this bit returns a value of 0.</p>
                  <h4 id="ExceptionfromanInstructionAbort_0">
                Bit [8]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
                  <h4 id="ExceptionfromanInstructionAbort_S1PTW">S1PTW, bit [7]
              </h4>
                    <p>For a stage 2 fault, indicates whether the fault was a stage 2 fault on an access made for a stage 1 translation table walk:</p>
                  <table class="valuetable"><tr><th>S1PTW</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>Fault not on a stage 2 translation for a stage 1 translation table walk.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>Fault on the stage 2 translation of an access for a stage 1 translation table walk.</p>
                      </td></tr></table>
                    <p>For any abort other than a stage 2 fault this bit is <span class="arm-defined-word">RES0</span>.</p>
                  <h4 id="ExceptionfromanInstructionAbort_0">
                Bit [6]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
                  <h4 id="ExceptionfromanInstructionAbort_IFSC">IFSC, bits [5:0]
                  </h4>
                    <p>Instruction Fault Status Code. Possible values of this field are:</p>
                  <table class="valuetable"><tr><th>IFSC</th><th>Meaning</th></tr><tr><td class="bitfield">000000</td><td>
                        <p>Address size fault, level 0 of translation or translation table base register</p>
                      </td></tr><tr><td class="bitfield">000001</td><td>
                        <p>Address size fault, level 1</p>
                      </td></tr><tr><td class="bitfield">000010</td><td>
                        <p>Address size fault, level 2</p>
                      </td></tr><tr><td class="bitfield">000011</td><td>
                        <p>Address size fault, level 3</p>
                      </td></tr><tr><td class="bitfield">000100</td><td>
                        <p>Translation fault, level 0</p>
                      </td></tr><tr><td class="bitfield">000101</td><td>
                        <p>Translation fault, level 1</p>
                      </td></tr><tr><td class="bitfield">000110</td><td>
                        <p>Translation fault, level 2</p>
                      </td></tr><tr><td class="bitfield">000111</td><td>
                        <p>Translation fault, level 3</p>
                      </td></tr><tr><td class="bitfield">001001</td><td>
                        <p>Access flag fault, level 1</p>
                      </td></tr><tr><td class="bitfield">001010</td><td>
                        <p>Access flag fault, level 2</p>
                      </td></tr><tr><td class="bitfield">001011</td><td>
                        <p>Access flag fault, level 3</p>
                      </td></tr><tr><td class="bitfield">001101</td><td>
                        <p>Permission fault, level 1</p>
                      </td></tr><tr><td class="bitfield">001110</td><td>
                        <p>Permission fault, level 2</p>
                      </td></tr><tr><td class="bitfield">001111</td><td>
                        <p>Permission fault, level 3</p>
                      </td></tr><tr><td class="bitfield">010000</td><td>
                        <p>Synchronous external abort, not on translation table walk</p>
                      </td></tr><tr><td class="bitfield">011000</td><td>
                        <p>Synchronous parity or ECC error on memory access, not on translation table walk</p>
                      </td></tr><tr><td class="bitfield">010100</td><td>
                        <p>Synchronous external abort, on translation table walk, level 0</p>
                      </td></tr><tr><td class="bitfield">010101</td><td>
                        <p>Synchronous external abort, on translation table walk, level 1</p>
                      </td></tr><tr><td class="bitfield">010110</td><td>
                        <p>Synchronous external abort, on translation table walk, level 2</p>
                      </td></tr><tr><td class="bitfield">010111</td><td>
                        <p>Synchronous external abort, on translation table walk, level 3</p>
                      </td></tr><tr><td class="bitfield">011100</td><td>
                        <p>Synchronous parity or ECC error on memory access on translation table walk, level 0</p>
                      </td></tr><tr><td class="bitfield">011101</td><td>
                        <p>Synchronous parity or ECC error on memory access on translation table walk, level 1</p>
                      </td></tr><tr><td class="bitfield">011110</td><td>
                        <p>Synchronous parity or ECC error on memory access on translation table walk, level 2</p>
                      </td></tr><tr><td class="bitfield">011111</td><td>
                        <p>Synchronous parity or ECC error on memory access on translation table walk, level 3</p>
                      </td></tr><tr><td class="bitfield">110000</td><td>
                        <p>TLB conflict abort</p>
                      </td></tr></table>
                    <p>All other values are reserved.</p>
                  
                    <p>When the RAS Extension is implemented, <span class="binarynumber">011000</span>, <span class="binarynumber">011100</span>, <span class="binarynumber">011101</span>, <span class="binarynumber">011110</span>, and <span class="binarynumber">011111</span>, are reserved.</p>
                  
                    <p>For more information about the lookup level associated with a fault, see <span class="xref">'The level associated with MMU faults' in the ARMv8 ARM</span>.</p>
                  
                    <div class="note"><span class="note-header">Note</span>
                      <p>Because Access flag faults and Permission faults can only result from a Block or Page translation table descriptor, they cannot occur at level 0.</p>
                    </div>
                  </div><div class="partial_fieldset"><h3 id="ISS_ExceptionfromaDataAbort">Exception from a Data Abort</h3><p>This is the layout of the ISS field for exceptions with the following EC values:</p><ul><li>0b100100, Data Abort from a lower Exception level.</li><li>0b100101, Data Abort taken without a change in Exception level.</li></ul><table class="regdiagram"><thead><tr><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#ExceptionfromaDataAbort_ISV">ISV</a></td><td class="lr" colspan="2"><a href="#ExceptionfromaDataAbort_SAS">SAS</a></td><td class="lr" colspan="1"><a href="#ExceptionfromaDataAbort_SSE">SSE</a></td><td class="lr" colspan="5"><a href="#ExceptionfromaDataAbort_SRT">SRT</a></td><td class="lr" colspan="1"><a href="#ExceptionfromaDataAbort_SF">SF</a></td><td class="lr" colspan="1"><a href="#ExceptionfromaDataAbort_AR">AR</a></td><td class="lr">0</td><td class="lr" colspan="2"><a href="#ExceptionfromaDataAbort_SET">SET</a></td><td class="lr" colspan="1"><a href="#ExceptionfromaDataAbort_FnV">FnV</a></td><td class="lr" colspan="1"><a href="#ExceptionfromaDataAbort_EA">EA</a></td><td class="lr" colspan="1"><a href="#ExceptionfromaDataAbort_CM">CM</a></td><td class="lr" colspan="1"><a href="#ExceptionfromaDataAbort_S1PTW">S1PTW</a></td><td class="lr" colspan="1"><a href="#ExceptionfromaDataAbort_WnR">WnR</a></td><td class="lr" colspan="6"><a href="#ExceptionfromaDataAbort_DFSC">DFSC</a></td></tr></tbody></table><h4 id="ExceptionfromaDataAbort_ISV">ISV, bit [24]
              </h4>
                    <p>Instruction syndrome valid. Indicates whether the syndrome information in ISS[23:14] is valid.</p>
                  <table class="valuetable"><tr><th>ISV</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>No valid instruction syndrome. ISS[23:14] are <span class="arm-defined-word">RES0</span>.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>ISS[23:14] hold a valid instruction syndrome.</p>
                      </td></tr></table>
                    <p>This bit is 0 for all faults reported in ESR_EL2 except the following stage 2 aborts:</p>
                  
                    <ul>
                      <li>
                        AArch64 loads and stores of a single general-purpose register (including the register specified with <span class="binarynumber">0b11111</span>), including those with Acquire/Release semantics, but excluding Load Exclusive or Store Exclusive and excluding those with writeback.
                      </li>
                      <li>
                        AArch32 instructions where the instruction:<ul><li>Is an LDR, LDA, LDRT, LDRSH, LDRSHT, LDRH, LDAH, LDRHT, LDRSB, LDRSBT, LDRB, LDAB, LDRBT, STR, STL, STRT, STRH, STLH, STRHT, STRB, STLB, or STRBT instruction.</li><li>Is not performing register writeback.</li><li>Is not using R15 as a source or destination register.</li></ul>
                      </li>
                    </ul>
                  
                    <p>For these cases, ISV is <span class="arm-defined-word">UNKNOWN</span> if the exception was generated in Debug state in memory access mode, and otherwise indicates whether ISS[23:14] hold a valid syndrome.</p>
                  
                    <p>ISV is 0 for all faults reported in ESR_EL1 or ESR_EL3.</p>
                  
                    <p>When the RAS Extension is implemented, ISV is 0 for any Synchronous external abort.</p>
                  
                    <p>For ISS reporting, a stage 2 abort on a stage 1 translation table walk does not return a valid instruction syndrome, and therefore ISV is 0 for these aborts.</p>
                  
                    <p>When the RAS Extension is not implemented, the value of ISV on a Synchronous external abort on a stage 2 translation table walk is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
                  <h4 id="ExceptionfromaDataAbort_SAS">SAS, bits [23:22]
                  </h4>
                    <p>Syndrome Access Size. When ISV is 1, indicates the size of the access attempted by the faulting operation.</p>
                  <table class="valuetable"><tr><th>SAS</th><th>Meaning</th></tr><tr><td class="bitfield">00</td><td>
                        <p>Byte</p>
                      </td></tr><tr><td class="bitfield">01</td><td>
                        <p>Halfword</p>
                      </td></tr><tr><td class="bitfield">10</td><td>
                        <p>Word</p>
                      </td></tr><tr><td class="bitfield">11</td><td>
                        <p>Doubleword</p>
                      </td></tr></table>
                    <p>This field is <span class="arm-defined-word">UNKNOWN</span> when the value of ISV is <span class="arm-defined-word">UNKNOWN</span>.</p>
                  
                    <p>This field is <span class="arm-defined-word">RES0</span> when the value of ISV is 0.</p>
                  <h4 id="ExceptionfromaDataAbort_SSE">SSE, bit [21]
              </h4>
                    <p>Syndrome Sign Extend. When ISV is 1, for a byte, halfword, or word load operation, indicates whether the data item must be sign extended. For these cases, the possible values of this bit are:</p>
                  <table class="valuetable"><tr><th>SSE</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>Sign-extension not required.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>Data item must be sign-extended.</p>
                      </td></tr></table>
                    <p>For all other operations this bit is 0.</p>
                  
                    <p>This field is <span class="arm-defined-word">UNKNOWN</span> when the value of ISV is <span class="arm-defined-word">UNKNOWN</span>.</p>
                  
                    <p>This field is <span class="arm-defined-word">RES0</span> when the value of ISV is 0.</p>
                  <h4 id="ExceptionfromaDataAbort_SRT">SRT, bits [20:16]
                  </h4>
                    <p>Syndrome Register transfer. When ISV is 1, the register number of the Rt operand of the faulting instruction. If the exception was taken from an Exception level that is using AArch32 then this is the AArch64 view of the register. See <span class="xref">'Mapping of the general-purpose registers between the Execution states' in the ARMv8 ARM, section D1.20.1</span>.</p>
                  
                    <p>This field is <span class="arm-defined-word">UNKNOWN</span> when the value of ISV is <span class="arm-defined-word">UNKNOWN</span>.</p>
                  
                    <p>This field is <span class="arm-defined-word">RES0</span> when the value of ISV is 0.</p>
                  <h4 id="ExceptionfromaDataAbort_SF">SF, bit [15]
              </h4>
                    <p>Width of the register accessed by the instruction is Sixty-Four. When ISV is 1, the possible values of this bit are:</p>
                  <table class="valuetable"><tr><th>SF</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>Instruction loads/stores a 32-bit wide register.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>Instruction loads/stores a 64-bit wide register.</p>
                      </td></tr></table>
                    <div class="note"><span class="note-header">Note</span>
                      <p>This field specifies the register width identified by the instruction, not the Execution state.</p>
                    </div>
                  
                    <p>This field is <span class="arm-defined-word">UNKNOWN</span> when the value of ISV is <span class="arm-defined-word">UNKNOWN</span>.</p>
                  
                    <p>This field is <span class="arm-defined-word">RES0</span> when the value of ISV is 0.</p>
                  <h4 id="ExceptionfromaDataAbort_AR">AR, bit [14]
              </h4>
                    <p>Acquire/Release. When ISV is 1, the possible values of this bit are:</p>
                  <table class="valuetable"><tr><th>AR</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>Instruction did not have acquire/release semantics.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>Instruction did have acquire/release semantics.</p>
                      </td></tr></table>
                    <p>This field is <span class="arm-defined-word">UNKNOWN</span> when the value of ISV is <span class="arm-defined-word">UNKNOWN</span>.</p>
                  
                    <p>This field is <span class="arm-defined-word">RES0</span> when the value of ISV is 0.</p>
                  <h4 id="ExceptionfromaDataAbort_0">
                Bit [13]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
                  <h4 id="ExceptionfromaDataAbort_SET">SET, bits [12:11]
                  </h4>
                    <p>Synchronous Error Type. When the RAS Extension is implemented and DFSC is <span class="binarynumber">010000</span>, describes the state of the PE after taking the Data Abort exception. The possible values of this field are:</p>
                  <table class="valuetable"><tr><th>SET</th><th>Meaning</th></tr><tr><td class="bitfield">00</td><td>
                        <p>Recoverable error (UER).</p>
                      </td></tr><tr><td class="bitfield">01</td><td>
                        <p>Restartable error (UEO).</p>
                      </td></tr><tr><td class="bitfield">10</td><td>
                        <p>Uncontainable error (UC).</p>
                      </td></tr><tr><td class="bitfield">11</td><td>
                        <p>Corrected error (CE).</p>
                      </td></tr></table>
                    <div class="note"><span class="note-header">Note</span>
                      <p>Software can use this information to determine what recovery might be possible. Taking a synchronous External Abort exception might result in an unrecoverable PE state.</p>
                    </div>
                  
                    <p>This field is <span class="arm-defined-word">RES0</span> if either:</p>
                  
                    <ul>
                      <li>
                        The RAS Extension is not implemented.
                      </li>
                      <li>
                        The value returned in the DFSC field is not <span class="binarynumber">010000</span>.
                      </li>
                    </ul>
                  <h4 id="ExceptionfromaDataAbort_FnV">FnV, bit [10]
              </h4>
                    <p>FAR not Valid, for a Synchronous external abort other than a Synchronous external abort on a translation table walk.</p>
                  <table class="valuetable"><tr><th>FnV</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>FAR is valid.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>FAR is not valid, and holds an <span class="arm-defined-word">UNKNOWN</span> value.</p>
                      </td></tr></table>
                    <p>This field is valid only if the DFSC code is <span class="binarynumber">010000</span>. It is <span class="arm-defined-word">RES0</span> for all other aborts.</p>
                  <h4 id="ExceptionfromaDataAbort_EA">EA, bit [9]
              </h4>
                    <p>External abort type. This bit can provide an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> classification of External aborts.</p>
                  
                    <p>For any abort other than an External abort this bit returns a value of 0.</p>
                  <h4 id="ExceptionfromaDataAbort_CM">CM, bit [8]
              </h4>
                    <p>Cache maintenance. Indicates whether the Data Abort came from a cache maintenance or address translation instruction:</p>
                  <table class="valuetable"><tr><th>CM</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>The Data Abort was not generated by the execution of one of the system instructions identified in the description of value 1.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>The Data Abort was generated by either the execution of a cache maintenance instruction or by a synchronous fault on the execution of an address translation instruction. The <a href="AArch64-dc-zva.html">DC ZVA</a> instruction is not classified as a cache maintenance instruction, and therefore its execution cannot cause this field to be set to 1.</p>
                      </td></tr></table><h4 id="ExceptionfromaDataAbort_S1PTW">S1PTW, bit [7]
              </h4>
                    <p>For a stage 2 fault, indicates whether the fault was a stage 2 fault on an access made for a stage 1 translation table walk:</p>
                  <table class="valuetable"><tr><th>S1PTW</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>Fault not on a stage 2 translation for a stage 1 translation table walk.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>Fault on the stage 2 translation of an access for a stage 1 translation table walk.</p>
                      </td></tr></table>
                    <p>For any abort other than a stage 2 fault this bit is <span class="arm-defined-word">RES0</span>.</p>
                  <h4 id="ExceptionfromaDataAbort_WnR">WnR, bit [6]
              </h4>
                    <p>Write not Read. Indicates whether a synchronous abort was caused by an instruction writing to a memory location, or by an instruction reading from a memory location. The possible values of this bit are:</p>
                  <table class="valuetable"><tr><th>WnR</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>Abort caused by an instruction reading from a memory location.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>Abort caused by an instruction writing to a memory location.</p>
                      </td></tr></table>
                    <p>For faults on cache maintenance and address translation instructions, this bit always returns a value of 1.</p>
                  
                    <p>For faults from an atomic instruction that both reads and writes from a memory location, this bit is set to 0 if a read of the address specified by the instruction would have generated the fault is being reported, otherwise it is set to 1. The architecture permits, but does not require, a relaxation of this requirement such that for all stage 2 aborts on stage 1 translation table walks for atomic instructions, the WnR bit is always 0.</p>
                  
                    <p>This field is <span class="arm-defined-word">UNKNOWN</span> for:</p>
                  
                    <ul>
                      <li>
                        An external abort.
                      </li>
                      <li>
                        A fault reported using the DFSC value of <span class="binarynumber">0b110101</span> that indicates an atomic instruction that is unsupported by the memory type.
                      </li>
                    </ul>
                  <h4 id="ExceptionfromaDataAbort_DFSC">DFSC, bits [5:0]
                  </h4>
                    <p>Data Fault Status Code. Possible values of this field are:</p>
                  <table class="valuetable"><tr><th>DFSC</th><th>Meaning</th></tr><tr><td class="bitfield">000000</td><td>
                        <p>Address size fault, level 0 of translation or translation table base register</p>
                      </td></tr><tr><td class="bitfield">000001</td><td>
                        <p>Address size fault, level 1</p>
                      </td></tr><tr><td class="bitfield">000010</td><td>
                        <p>Address size fault, level 2</p>
                      </td></tr><tr><td class="bitfield">000011</td><td>
                        <p>Address size fault, level 3</p>
                      </td></tr><tr><td class="bitfield">000100</td><td>
                        <p>Translation fault, level 0</p>
                      </td></tr><tr><td class="bitfield">000101</td><td>
                        <p>Translation fault, level 1</p>
                      </td></tr><tr><td class="bitfield">000110</td><td>
                        <p>Translation fault, level 2</p>
                      </td></tr><tr><td class="bitfield">000111</td><td>
                        <p>Translation fault, level 3</p>
                      </td></tr><tr><td class="bitfield">001001</td><td>
                        <p>Access flag fault, level 1</p>
                      </td></tr><tr><td class="bitfield">001010</td><td>
                        <p>Access flag fault, level 2</p>
                      </td></tr><tr><td class="bitfield">001011</td><td>
                        <p>Access flag fault, level 3</p>
                      </td></tr><tr><td class="bitfield">001101</td><td>
                        <p>Permission fault, level 1</p>
                      </td></tr><tr><td class="bitfield">001110</td><td>
                        <p>Permission fault, level 2</p>
                      </td></tr><tr><td class="bitfield">001111</td><td>
                        <p>Permission fault, level 3</p>
                      </td></tr><tr><td class="bitfield">010000</td><td>
                        <p>Synchronous external abort, not on translation table walk</p>
                      </td></tr><tr><td class="bitfield">011000</td><td>
                        <p>Synchronous parity or ECC error on memory access, not on translation table walk</p>
                      </td></tr><tr><td class="bitfield">010100</td><td>
                        <p>Synchronous external abort, on translation table walk, level 0</p>
                      </td></tr><tr><td class="bitfield">010101</td><td>
                        <p>Synchronous external abort, on translation table walk, level 1</p>
                      </td></tr><tr><td class="bitfield">010110</td><td>
                        <p>Synchronous external abort, on translation table walk, level 2</p>
                      </td></tr><tr><td class="bitfield">010111</td><td>
                        <p>Synchronous external abort, on translation table walk, level 3</p>
                      </td></tr><tr><td class="bitfield">011100</td><td>
                        <p>Synchronous parity or ECC error on memory access on translation table walk, level 0</p>
                      </td></tr><tr><td class="bitfield">011101</td><td>
                        <p>Synchronous parity or ECC error on memory access on translation table walk, level 1</p>
                      </td></tr><tr><td class="bitfield">011110</td><td>
                        <p>Synchronous parity or ECC error on memory access on translation table walk, level 2</p>
                      </td></tr><tr><td class="bitfield">011111</td><td>
                        <p>Synchronous parity or ECC error on memory access on translation table walk, level 3</p>
                      </td></tr><tr><td class="bitfield">100001</td><td>
                        <p>Alignment fault</p>
                      </td></tr><tr><td class="bitfield">110000</td><td>
                        <p>TLB conflict abort</p>
                      </td></tr><tr><td class="bitfield">110001</td><td>
                        <p>Unsupported atomic hardware update fault, if the implementation includes <span class="xref">ARMv8.1-TTHM</span>. Otherwise reserved.</p>
                      </td></tr><tr><td class="bitfield">110100</td><td>
                        <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span> fault (Lockdown)</p>
                      </td></tr><tr><td class="bitfield">110101</td><td>
                        <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span> fault (Unsupported Exclusive or Atomic access)</p>
                      </td></tr><tr><td class="bitfield">111101</td><td>
                        <p>Section Domain Fault, used only for faults reported in the <a href="AArch64-par_el1.html">PAR_EL1</a></p>
                      </td></tr><tr><td class="bitfield">111110</td><td>
                        <p>Page Domain Fault, used only for faults reported in the <a href="AArch64-par_el1.html">PAR_EL1</a></p>
                      </td></tr></table>
                    <p>All other values are reserved.</p>
                  
                    <p>When the RAS Extension is implemented, <span class="binarynumber">011000</span>, <span class="binarynumber">011100</span>, <span class="binarynumber">011101</span>, <span class="binarynumber">011110</span>, and <span class="binarynumber">011111</span>, are reserved.</p>
                  
                    <p>For more information about the lookup level associated with a fault, see <span class="xref">'The level associated with MMU faults' in the ARMv8 ARM</span>.</p>
                  
                    <div class="note"><span class="note-header">Note</span>
                      <p>Because Access flag faults and Permission faults can only result from a Block or Page translation table descriptor, they cannot occur at level 0.</p>
                    </div>
                  </div><div class="partial_fieldset"><h3 id="ISS_Exceptionfromatrappedfloating-pointexception">Exception from a trapped floating-point exception</h3><p>This is the layout of the ISS field for exceptions with the following EC values:</p><ul><li>0b101000, Trapped floating-point exception taken from AArch32 state.</li><li>0b101100, Trapped floating-point exception taken from AArch64 state.</li></ul><table class="regdiagram"><thead><tr><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr" colspan="1"><a href="#Exceptionfromatrappedfloating-pointexception_TFV">TFV</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3"><a href="#Exceptionfromatrappedfloating-pointexception_VECITR">VECITR</a></td><td class="lr" colspan="1"><a href="#Exceptionfromatrappedfloating-pointexception_IDF">IDF</a></td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#Exceptionfromatrappedfloating-pointexception_IXF">IXF</a></td><td class="lr" colspan="1"><a href="#Exceptionfromatrappedfloating-pointexception_UFF">UFF</a></td><td class="lr" colspan="1"><a href="#Exceptionfromatrappedfloating-pointexception_OFF">OFF</a></td><td class="lr" colspan="1"><a href="#Exceptionfromatrappedfloating-pointexception_DZF">DZF</a></td><td class="lr" colspan="1"><a href="#Exceptionfromatrappedfloating-pointexception_IOF">IOF</a></td></tr></tbody></table><h4 id="Exceptionfromatrappedfloating-pointexception_0">
                Bit [24]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
                  <h4 id="Exceptionfromatrappedfloating-pointexception_TFV">TFV, bit [23]
              </h4>
                    <p>Trapped Fault Valid bit. Indicates whether the IDF, IXF, UFF, OFF, DZF, and IOF bits hold valid information about trapped floating-point exceptions. The possible values of this bit are:</p>
                  <table class="valuetable"><tr><th>TFV</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>The IDF, IXF, UFF, OFF, DZF, and IOF bits do not hold valid information about trapped floating-point exceptions and are <span class="arm-defined-word">UNKNOWN</span>.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>One or more floating-point exceptions occurred during an operation performed while executing the reported instruction. The IDF, IXF, UFF, OFF, DZF, and IOF bits indicate trapped floating-point exceptions that occurred. For more information see <span class="xref">'Floating-point exception traps' in the ARMv8 ARM, section D1.13.4</span>.</p>
                      </td></tr></table>
                    <p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether this field is set to 0 on an exception generated by a trapped floating point exception from a vector instruction.</p>
                  
                    <div class="note"><span class="note-header">Note</span>
                      <p>This is not a requirement. Implementations can set this field to 1 on a trapped floating-point exception from a vector instruction and return valid information in the {IDF, IXF, UFF, OFF, DZF, IOF} fields.</p>
                    </div>
                  <h4 id="Exceptionfromatrappedfloating-pointexception_0">
                Bits [22:11]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
                  <h4 id="Exceptionfromatrappedfloating-pointexception_VECITR">VECITR, bits [10:8]
                  </h4>
                    <p>For a trapped floating-point exception from an instruction executed in AArch32 state this field is <span class="arm-defined-word">RES1</span>.</p>
                  
                    <p>For a trapped floating-point exception from an instruction executed in AArch64 state this field is <span class="arm-defined-word">UNKNOWN</span>.</p>
                  <h4 id="Exceptionfromatrappedfloating-pointexception_IDF">IDF, bit [7]
              </h4>
                    <p>Input Denormal floating-point exception trapped bit. If the TFV field is 0, this bit is <span class="arm-defined-word">UNKNOWN</span>. Otherwise, the possible values of this bit are:</p>
                  <table class="valuetable"><tr><th>IDF</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>Input denormal floating-point exception has not occurred.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>Input denormal floating-point exception occurred during execution of the reported instruction.</p>
                      </td></tr></table><h4 id="Exceptionfromatrappedfloating-pointexception_0">
                Bits [6:5]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
                  <h4 id="Exceptionfromatrappedfloating-pointexception_IXF">IXF, bit [4]
              </h4>
                    <p>Inexact floating-point exception trapped bit. If the TFV field is 0, this bit is <span class="arm-defined-word">UNKNOWN</span>. Otherwise, the possible values of this bit are:</p>
                  <table class="valuetable"><tr><th>IXF</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>Inexact floating-point exception has not occurred.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>Inexact floating-point exception occurred during execution of the reported instruction.</p>
                      </td></tr></table><h4 id="Exceptionfromatrappedfloating-pointexception_UFF">UFF, bit [3]
              </h4>
                    <p>Underflow floating-point exception trapped bit. If the TFV field is 0, this bit is <span class="arm-defined-word">UNKNOWN</span>. Otherwise, the possible values of this bit are:</p>
                  <table class="valuetable"><tr><th>UFF</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>Underflow floating-point exception has not occurred.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>Underflow floating-point exception occurred during execution of the reported instruction.</p>
                      </td></tr></table><h4 id="Exceptionfromatrappedfloating-pointexception_OFF">OFF, bit [2]
              </h4>
                    <p>Overflow floating-point exception trapped bit. If the TFV field is 0, this bit is <span class="arm-defined-word">UNKNOWN</span>. Otherwise, the possible values of this bit are:</p>
                  <table class="valuetable"><tr><th>OFF</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>Overflow floating-point exception has not occurred.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>Overflow floating-point exception occurred during execution of the reported instruction.</p>
                      </td></tr></table><h4 id="Exceptionfromatrappedfloating-pointexception_DZF">DZF, bit [1]
              </h4>
                    <p>Divide by Zero floating-point exception trapped bit. If the TFV field is 0, this bit is <span class="arm-defined-word">UNKNOWN</span>. Otherwise, the possible values of this bit are:</p>
                  <table class="valuetable"><tr><th>DZF</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>Divide by Zero floating-point exception has not occurred.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>Divide by Zero floating-point exception occurred during execution of the reported instruction.</p>
                      </td></tr></table><h4 id="Exceptionfromatrappedfloating-pointexception_IOF">IOF, bit [0]
              </h4>
                    <p>Invalid Operation floating-point exception trapped bit. If the TFV field is 0, this bit is <span class="arm-defined-word">UNKNOWN</span>. Otherwise, the possible values of this bit are:</p>
                  <table class="valuetable"><tr><th>IOF</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>Invalid Operation floating-point exception has not occurred.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>Invalid Operation floating-point exception occurred during execution of the reported instruction.</p>
                      </td></tr></table><div class="text_after_fields">
                  <p>In an implementation that supports the trapping of floating-point exceptions:</p>
                  <ul>
                    <li>
                      From an Exception level using AArch64, the <a href="AArch64-fpcr.html">FPCR</a>.{IDE, IXE, UFE, OFE, DZE, IOE} bits enable each of the floating-point exception traps.
                    </li>
                    <li>
                      From an Exception level using AArch32, the <a href="AArch32-fpscr.html">FPSCR</a>.{IDE, IXE, UFE, OFE, DZE, IOE} bits enable each of the floating-point exception traps.
                    </li>
                  </ul>
                </div></div><div class="partial_fieldset"><h3 id="ISS_SErrorinterrupt">SError interrupt</h3><p>This is the layout of the ISS field for exceptions with the following EC values:</p><ul><li>0b101111, SError interrupt.</li></ul><table class="regdiagram"><thead><tr><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#SErrorinterrupt_IDS">IDS</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#SErrorinterrupt_IESB">IESB</a></td><td class="lr" colspan="3"><a href="#SErrorinterrupt_AET">AET</a></td><td class="lr" colspan="1"><a href="#SErrorinterrupt_EA">EA</a></td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="6"><a href="#SErrorinterrupt_DFSC">DFSC</a></td></tr></tbody></table><h4 id="SErrorinterrupt_IDS">IDS, bit [24]
              </h4>
                    <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span> syndrome. Possible values of this bit are:</p>
                  <table class="valuetable"><tr><th>IDS</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>Bits[23:0] of the ISS field are defined in this description.</p>
                      
                        <div class="note"><span class="note-header">Note</span>
                          <p>If the RAS Extension is not implemented, this means that bits[23:0] of the ISS field are <span class="arm-defined-word">RES0</span>.</p>
                        </div>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>Bits[23:0] of the ISS field holds <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> syndrome information that can be used to provide additional information about the SError interrupt.</p>
                      </td></tr></table>
                    <div class="note"><span class="note-header">Note</span>
                      <p>This field was previously called ISV.</p>
                    </div>
                  <h4 id="SErrorinterrupt_0">
                Bits [23:14]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
                  <h4 id="SErrorinterrupt_IESB">IESB, bit [13]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span></p>
                  <h4 id="SErrorinterrupt_AET">AET, bits [12:10]
                  </h4>
                    <p>Asynchronous Error Type.</p>
                  
                    <p>When the RAS Extension is implemented and DFSC is <span class="binarynumber">010001</span>, describes the state of the PE after taking the SError interrupt exception. The possible values of this field are:</p>
                  <table class="valuetable"><tr><th>AET</th><th>Meaning</th></tr><tr><td class="bitfield">000</td><td>
                        <p>Uncontainable error (UC).</p>
                      </td></tr><tr><td class="bitfield">001</td><td>
                        <p>Unrecoverable error (UEU).</p>
                      </td></tr><tr><td class="bitfield">010</td><td>
                        <p>Restartable error (UEO).</p>
                      </td></tr><tr><td class="bitfield">011</td><td>
                        <p>Recoverable error (UER).</p>
                      </td></tr><tr><td class="bitfield">110</td><td>
                        <p>Corrected error (CE).</p>
                      </td></tr></table>
                    <p>All other values are reserved.</p>
                  
                    <p>If multiple errors are taken as a single SError interrupt exception, the overall state of the PE is reported. For example, if both a Recoverable and Unrecoverable error occurred, the state is Unrecoverable.</p>
                  
                    <div class="note"><span class="note-header">Note</span>
                      <p>Software can use this information to determine what recovery might be possible. The recovery software must also examine any implemented fault records to determine the location and extent of the error.</p>
                    </div>
                  
                    <p>This field is <span class="arm-defined-word">RES0</span> if either:</p>
                  
                    <ul>
                      <li>
                        The RAS Extension is not implemented.
                      </li>
                      <li>
                        The value returned in the DFSC field is not <span class="binarynumber">010001</span>.
                      </li>
                    </ul>
                  <h4 id="SErrorinterrupt_EA">EA, bit [9]
              </h4>
                    <p>External abort type. When the RAS Extension is implemented, this bit can provide an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> classification of External aborts.</p>
                  
                    <p>For any abort other than an External abort this bit returns a value of 0.</p>
                  
                    <p>This field is <span class="arm-defined-word">RES0</span> if either:</p>
                  
                    <ul>
                      <li>
                        The RAS Extension is not implemented.
                      </li>
                      <li>
                        The value returned in the DFSC field is not <span class="binarynumber">010001</span>.
                      </li>
                    </ul>
                  <h4 id="SErrorinterrupt_0">
                Bits [8:6]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
                  <h4 id="SErrorinterrupt_DFSC">DFSC, bits [5:0]
                  </h4>
                    <p>Data Fault Status Code. When the RAS Extension is implemented, possible values of this field are:</p>
                  <table class="valuetable"><tr><th>DFSC</th><th>Meaning</th></tr><tr><td class="bitfield">000000</td><td>
                        <p>Uncategorized.</p>
                      </td></tr><tr><td class="bitfield">010001</td><td>
                        <p>Asynchronous SError interrupt.</p>
                      </td></tr></table>
                    <p>All other values are reserved.</p>
                  
                    <p>If the RAS Extension is not implemented, this field is <span class="arm-defined-word">RES0</span>.</p>
                  </div><div class="partial_fieldset"><h3 id="ISS_ExceptionfromaBreakpointorVectorCatchdebugexception">Exception from a Breakpoint or Vector Catch debug exception</h3><p>This is the layout of the ISS field for exceptions with the following EC values:</p><ul><li>0b110000, Breakpoint exception from a lower Exception level.</li><li>0b110001, Breakpoint exception taken without a change in Exception level.</li><li>0b111010, Vector Catch exception from AArch32 state.</li></ul><table class="regdiagram"><thead><tr><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="6"><a href="#ExceptionfromaBreakpointorVectorCatchdebugexception_IFSC">IFSC</a></td></tr></tbody></table><h4 id="ExceptionfromaBreakpointorVectorCatchdebugexception_0">
                Bits [24:6]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
                  <h4 id="ExceptionfromaBreakpointorVectorCatchdebugexception_IFSC">IFSC, bits [5:0]
                  </h4>
                    <p>Instruction Fault Status Code. This field is set to <span class="binarynumber">0b100010</span>, to indicate a Debug exception.</p>
                  <div class="text_after_fields">
                  <p>For more information about generating these exceptions:</p>
                  <ul>
                    <li>
                      For exceptions from AArch64, see <span class="xref">'Breakpoint exceptions' in the ARMv8 ARM, section D2 (AArch64 Self-hosted Debug)</span>.
                    </li>
                    <li>
                      For exceptions from AArch32, see <span class="xref">'Breakpoint exceptions' in the ARMv8 ARM, section G2 (AArch32 Self-hosted Debug)</span> and <span class="xref">'Vector Catch exceptions' in the ARMv8 ARM, section G2</span>.
                    </li>
                  </ul>
                </div></div><div class="partial_fieldset"><h3 id="ISS_ExceptionfromaSoftwareStepexception">Exception from a Software Step exception</h3><p>This is the layout of the ISS field for exceptions with the following EC values:</p><ul><li>0b110010, Software Step exception from a lower Exception level.</li><li>0b110011, Software Step exception taken without a change in Exception level.</li></ul><table class="regdiagram"><thead><tr><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#ExceptionfromaSoftwareStepexception_ISV">ISV</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#ExceptionfromaSoftwareStepexception_EX">EX</a></td><td class="lr" colspan="6"><a href="#ExceptionfromaSoftwareStepexception_IFSC">IFSC</a></td></tr></tbody></table><h4 id="ExceptionfromaSoftwareStepexception_ISV">ISV, bit [24]
              </h4>
                    <p>Instruction syndrome valid. Indicates whether the EX bit, ISS[6], is valid, as follows:</p>
                  <table class="valuetable"><tr><th>ISV</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>EX bit is <span class="arm-defined-word">RES0</span>.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>EX bit is valid.</p>
                      </td></tr></table>
                    <p>See the EX bit description for more information.</p>
                  <h4 id="ExceptionfromaSoftwareStepexception_0">
                Bits [23:7]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
                  <h4 id="ExceptionfromaSoftwareStepexception_EX">EX, bit [6]
              </h4>
                    <p>Exclusive operation. If the ISV bit is set to 1, this bit indicates whether a Load-Exclusive instruction was stepped.</p>
                  <table class="valuetable"><tr><th>EX</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>An instruction other than a Load-Exclusive instruction was stepped.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>A Load-Exclusive instruction was stepped.</p>
                      </td></tr></table>
                    <p>If the ISV bit is set to 0, this bit is <span class="arm-defined-word">RES0</span>, indicating no syndrome data is available.</p>
                  <h4 id="ExceptionfromaSoftwareStepexception_IFSC">IFSC, bits [5:0]
                  </h4>
                    <p>Instruction Fault Status Code. This field is set to <span class="binarynumber">0b100010</span>, to indicate a Debug exception.</p>
                  <div class="text_after_fields">
                  <p>For more information about generating these exceptions, see <span class="xref">'Software Step exceptions' in the ARMv8 ARM, section D2 (AArch64 Self-hosted Debug)</span>.</p>
                </div></div><div class="partial_fieldset"><h3 id="ISS_ExceptionfromaWatchpointexception">Exception from a Watchpoint exception</h3><p>This is the layout of the ISS field for exceptions with the following EC values:</p><ul><li>0b110100, Watchpoint exception from a lower Exception level.</li><li>0b110101, Watchpoint exception taken without a change in Exception level.</li></ul><table class="regdiagram"><thead><tr><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#ExceptionfromaWatchpointexception_CM">CM</a></td><td class="lr">0</td><td class="lr" colspan="1"><a href="#ExceptionfromaWatchpointexception_WnR">WnR</a></td><td class="lr" colspan="6"><a href="#ExceptionfromaWatchpointexception_DFSC">DFSC</a></td></tr></tbody></table><h4 id="ExceptionfromaWatchpointexception_0">
                Bits [24:9]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
                  <h4 id="ExceptionfromaWatchpointexception_CM">CM, bit [8]
              </h4>
                    <p>Cache maintenance. Indicates whether the Data Abort came from a cache maintenance or address translation instruction:</p>
                  <table class="valuetable"><tr><th>CM</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>The Data Abort was not generated by the execution of one of the system instructions identified in the description of value 1.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>The Data Abort was generated by either the execution of a cache maintenance instruction or by a synchronous fault on the execution of an address translation instruction. The <a href="AArch64-dc-zva.html">DC ZVA</a> instruction is not classified as a cache maintenance instruction, and therefore its execution cannot cause this field to be set to 1.</p>
                      </td></tr></table><h4 id="ExceptionfromaWatchpointexception_0">
                Bit [7]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
                  <h4 id="ExceptionfromaWatchpointexception_WnR">WnR, bit [6]
              </h4>
                    <p>Write not Read. Indicates whether the abort was caused by an instruction writing to a memory location, or by an instruction reading from a memory location. The possible values of this bit are:</p>
                  <table class="valuetable"><tr><th>WnR</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>Abort caused by an instruction reading from a memory location.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>Abort caused by an instruction writing to a memory location.</p>
                      </td></tr></table>
                    <p>For faults on cache maintenance and address translation instructions, this bit always returns a value of 1.</p>
                  
                    <p>For faults from an atomic instruction, this field is set to 0 if a read of the location would have generated a fault, otherwise it is set to 1.</p>
                  <h4 id="ExceptionfromaWatchpointexception_DFSC">DFSC, bits [5:0]
                  </h4>
                    <p>Data Fault Status Code. This field is set to <span class="binarynumber">0b100010</span>, to indicate a Debug exception.</p>
                  <div class="text_after_fields">
                  <p>For more information about generating these exceptions, see <span class="xref">'Watchpoint exceptions' in the ARMv8 ARM, section D2 (AArch64 Self-hosted Debug)</span>.</p>
                </div></div><div class="partial_fieldset"><h3 id="ISS_ExceptionfromexecutionofaBreakpointinstruction">Exception from execution of a Breakpoint instruction</h3><p>This is the layout of the ISS field for exceptions with the following EC values:</p><ul><li>0b111000, BKPT instruction execution in AArch32 state.</li><li>0b111100, BRK instruction execution in AArch64 state.</li></ul><table class="regdiagram"><thead><tr><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="16"><a href="#ExceptionfromexecutionofaBreakpointinstruction_Comment">Comment</a></td></tr></tbody></table><h4 id="ExceptionfromexecutionofaBreakpointinstruction_0">
                Bits [24:16]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
                  <h4 id="ExceptionfromexecutionofaBreakpointinstruction_Comment">Comment, bits [15:0]
                  </h4>
                    <p>Set to the instruction comment field value, zero extended as necessary. For the AArch32 BKPT instructions, the comment field is described as the immediate field.</p>
                  <div class="text_after_fields">
                  <p>For more information about generating these exceptions, see <span class="xref">'Breakpoint instruction exceptions' in the ARMv8 ARM, section D2 (AArch64 Self-hosted Debug)</span>.</p>
                </div></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright  2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
