Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Wed Apr 11 14:49:09 2018
| Host         : dell-50-03 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TimerTop_timing_summary_routed.rpt -rpx TimerTop_timing_summary_routed.rpx
| Design       : TimerTop
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.723        0.000                      0                   66        0.209        0.000                      0                   66        4.500        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.723        0.000                      0                   66        0.209        0.000                      0                   66        4.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.723ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.723ns  (required time - arrival time)
  Source:                 DivI/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivI/q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.932ns (24.617%)  route 2.854ns (75.383%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 15.403 - 10.000 ) 
    Source Clock Delay      (SCD):    5.718ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          2.020     5.718    DivI/clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  DivI/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     6.174 r  DivI/q_reg[1]/Q
                         net (fo=3, routed)           1.408     7.582    DivI/q_reg_n_0_[1]
    SLICE_X0Y64          LUT2 (Prop_lut2_I0_O)        0.150     7.732 f  DivI/q[24]_i_8/O
                         net (fo=1, routed)           0.305     8.037    DivI/q[24]_i_8_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I5_O)        0.326     8.363 r  DivI/q[24]_i_2/O
                         net (fo=31, routed)          1.141     9.504    DivI/pulse10Hz
    SLICE_X1Y66          FDRE                                         r  DivI/q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.891    15.403    DivI/clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  DivI/q_reg[14]/C
                         clock pessimism              0.288    15.691    
                         clock uncertainty           -0.035    15.655    
    SLICE_X1Y66          FDRE (Setup_fdre_C_R)       -0.429    15.226    DivI/q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.226    
                         arrival time                          -9.504    
  -------------------------------------------------------------------
                         slack                                  5.723    

Slack (MET) :             5.723ns  (required time - arrival time)
  Source:                 DivI/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivI/q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.932ns (24.617%)  route 2.854ns (75.383%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 15.403 - 10.000 ) 
    Source Clock Delay      (SCD):    5.718ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          2.020     5.718    DivI/clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  DivI/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     6.174 r  DivI/q_reg[1]/Q
                         net (fo=3, routed)           1.408     7.582    DivI/q_reg_n_0_[1]
    SLICE_X0Y64          LUT2 (Prop_lut2_I0_O)        0.150     7.732 f  DivI/q[24]_i_8/O
                         net (fo=1, routed)           0.305     8.037    DivI/q[24]_i_8_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I5_O)        0.326     8.363 r  DivI/q[24]_i_2/O
                         net (fo=31, routed)          1.141     9.504    DivI/pulse10Hz
    SLICE_X1Y66          FDRE                                         r  DivI/q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.891    15.403    DivI/clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  DivI/q_reg[15]/C
                         clock pessimism              0.288    15.691    
                         clock uncertainty           -0.035    15.655    
    SLICE_X1Y66          FDRE (Setup_fdre_C_R)       -0.429    15.226    DivI/q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.226    
                         arrival time                          -9.504    
  -------------------------------------------------------------------
                         slack                                  5.723    

Slack (MET) :             5.723ns  (required time - arrival time)
  Source:                 DivI/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivI/q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.932ns (24.617%)  route 2.854ns (75.383%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 15.403 - 10.000 ) 
    Source Clock Delay      (SCD):    5.718ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          2.020     5.718    DivI/clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  DivI/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     6.174 r  DivI/q_reg[1]/Q
                         net (fo=3, routed)           1.408     7.582    DivI/q_reg_n_0_[1]
    SLICE_X0Y64          LUT2 (Prop_lut2_I0_O)        0.150     7.732 f  DivI/q[24]_i_8/O
                         net (fo=1, routed)           0.305     8.037    DivI/q[24]_i_8_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I5_O)        0.326     8.363 r  DivI/q[24]_i_2/O
                         net (fo=31, routed)          1.141     9.504    DivI/pulse10Hz
    SLICE_X1Y66          FDRE                                         r  DivI/q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.891    15.403    DivI/clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  DivI/q_reg[16]/C
                         clock pessimism              0.288    15.691    
                         clock uncertainty           -0.035    15.655    
    SLICE_X1Y66          FDRE (Setup_fdre_C_R)       -0.429    15.226    DivI/q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.226    
                         arrival time                          -9.504    
  -------------------------------------------------------------------
                         slack                                  5.723    

Slack (MET) :             5.723ns  (required time - arrival time)
  Source:                 DivI/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivI/q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.932ns (24.617%)  route 2.854ns (75.383%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 15.403 - 10.000 ) 
    Source Clock Delay      (SCD):    5.718ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          2.020     5.718    DivI/clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  DivI/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     6.174 r  DivI/q_reg[1]/Q
                         net (fo=3, routed)           1.408     7.582    DivI/q_reg_n_0_[1]
    SLICE_X0Y64          LUT2 (Prop_lut2_I0_O)        0.150     7.732 f  DivI/q[24]_i_8/O
                         net (fo=1, routed)           0.305     8.037    DivI/q[24]_i_8_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I5_O)        0.326     8.363 r  DivI/q[24]_i_2/O
                         net (fo=31, routed)          1.141     9.504    DivI/pulse10Hz
    SLICE_X1Y66          FDRE                                         r  DivI/q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.891    15.403    DivI/clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  DivI/q_reg[17]/C
                         clock pessimism              0.288    15.691    
                         clock uncertainty           -0.035    15.655    
    SLICE_X1Y66          FDRE (Setup_fdre_C_R)       -0.429    15.226    DivI/q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.226    
                         arrival time                          -9.504    
  -------------------------------------------------------------------
                         slack                                  5.723    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 DivI/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 1.056ns (28.354%)  route 2.668ns (71.646%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.402ns = ( 15.402 - 10.000 ) 
    Source Clock Delay      (SCD):    5.718ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          2.020     5.718    DivI/clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  DivI/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     6.174 r  DivI/q_reg[1]/Q
                         net (fo=3, routed)           1.408     7.582    DivI/q_reg_n_0_[1]
    SLICE_X0Y64          LUT2 (Prop_lut2_I0_O)        0.150     7.732 f  DivI/q[24]_i_8/O
                         net (fo=1, routed)           0.305     8.037    DivI/q[24]_i_8_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I5_O)        0.326     8.363 r  DivI/q[24]_i_2/O
                         net (fo=31, routed)          0.619     8.982    TimerInst/q_reg[3]_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.124     9.106 r  TimerInst/q_i_1/O
                         net (fo=1, routed)           0.336     9.442    ff1/r00_out
    SLICE_X0Y67          FDRE                                         r  ff1/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.890    15.402    ff1/clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  ff1/q_reg/C
                         clock pessimism              0.288    15.690    
                         clock uncertainty           -0.035    15.654    
    SLICE_X0Y67          FDRE (Setup_fdre_C_R)       -0.429    15.225    ff1/q_reg
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 DivI/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivI/q_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.932ns (26.579%)  route 2.575ns (73.421%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.402ns = ( 15.402 - 10.000 ) 
    Source Clock Delay      (SCD):    5.718ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          2.020     5.718    DivI/clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  DivI/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     6.174 r  DivI/q_reg[1]/Q
                         net (fo=3, routed)           1.408     7.582    DivI/q_reg_n_0_[1]
    SLICE_X0Y64          LUT2 (Prop_lut2_I0_O)        0.150     7.732 f  DivI/q[24]_i_8/O
                         net (fo=1, routed)           0.305     8.037    DivI/q[24]_i_8_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I5_O)        0.326     8.363 r  DivI/q[24]_i_2/O
                         net (fo=31, routed)          0.861     9.224    DivI/pulse10Hz
    SLICE_X1Y67          FDRE                                         r  DivI/q_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.890    15.402    DivI/clk_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  DivI/q_reg[18]/C
                         clock pessimism              0.288    15.690    
                         clock uncertainty           -0.035    15.654    
    SLICE_X1Y67          FDRE (Setup_fdre_C_R)       -0.429    15.225    DivI/q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                  6.001    

Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 DivI/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivI/q_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.932ns (26.579%)  route 2.575ns (73.421%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.402ns = ( 15.402 - 10.000 ) 
    Source Clock Delay      (SCD):    5.718ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          2.020     5.718    DivI/clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  DivI/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     6.174 r  DivI/q_reg[1]/Q
                         net (fo=3, routed)           1.408     7.582    DivI/q_reg_n_0_[1]
    SLICE_X0Y64          LUT2 (Prop_lut2_I0_O)        0.150     7.732 f  DivI/q[24]_i_8/O
                         net (fo=1, routed)           0.305     8.037    DivI/q[24]_i_8_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I5_O)        0.326     8.363 r  DivI/q[24]_i_2/O
                         net (fo=31, routed)          0.861     9.224    DivI/pulse10Hz
    SLICE_X1Y67          FDRE                                         r  DivI/q_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.890    15.402    DivI/clk_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  DivI/q_reg[19]/C
                         clock pessimism              0.288    15.690    
                         clock uncertainty           -0.035    15.654    
    SLICE_X1Y67          FDRE (Setup_fdre_C_R)       -0.429    15.225    DivI/q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                  6.001    

Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 DivI/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivI/q_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.932ns (26.579%)  route 2.575ns (73.421%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.402ns = ( 15.402 - 10.000 ) 
    Source Clock Delay      (SCD):    5.718ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          2.020     5.718    DivI/clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  DivI/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     6.174 r  DivI/q_reg[1]/Q
                         net (fo=3, routed)           1.408     7.582    DivI/q_reg_n_0_[1]
    SLICE_X0Y64          LUT2 (Prop_lut2_I0_O)        0.150     7.732 f  DivI/q[24]_i_8/O
                         net (fo=1, routed)           0.305     8.037    DivI/q[24]_i_8_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I5_O)        0.326     8.363 r  DivI/q[24]_i_2/O
                         net (fo=31, routed)          0.861     9.224    DivI/pulse10Hz
    SLICE_X1Y67          FDRE                                         r  DivI/q_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.890    15.402    DivI/clk_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  DivI/q_reg[20]/C
                         clock pessimism              0.288    15.690    
                         clock uncertainty           -0.035    15.654    
    SLICE_X1Y67          FDRE (Setup_fdre_C_R)       -0.429    15.225    DivI/q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                  6.001    

Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 DivI/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivI/q_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.932ns (26.579%)  route 2.575ns (73.421%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.402ns = ( 15.402 - 10.000 ) 
    Source Clock Delay      (SCD):    5.718ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          2.020     5.718    DivI/clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  DivI/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     6.174 r  DivI/q_reg[1]/Q
                         net (fo=3, routed)           1.408     7.582    DivI/q_reg_n_0_[1]
    SLICE_X0Y64          LUT2 (Prop_lut2_I0_O)        0.150     7.732 f  DivI/q[24]_i_8/O
                         net (fo=1, routed)           0.305     8.037    DivI/q[24]_i_8_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I5_O)        0.326     8.363 r  DivI/q[24]_i_2/O
                         net (fo=31, routed)          0.861     9.224    DivI/pulse10Hz
    SLICE_X1Y67          FDRE                                         r  DivI/q_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.890    15.402    DivI/clk_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  DivI/q_reg[21]/C
                         clock pessimism              0.288    15.690    
                         clock uncertainty           -0.035    15.654    
    SLICE_X1Y67          FDRE (Setup_fdre_C_R)       -0.429    15.225    DivI/q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                  6.001    

Slack (MET) :             6.023ns  (required time - arrival time)
  Source:                 DivI/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TimerInst/q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 1.056ns (28.474%)  route 2.653ns (71.526%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.402ns = ( 15.402 - 10.000 ) 
    Source Clock Delay      (SCD):    5.718ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          2.020     5.718    DivI/clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  DivI/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     6.174 r  DivI/q_reg[1]/Q
                         net (fo=3, routed)           1.408     7.582    DivI/q_reg_n_0_[1]
    SLICE_X0Y64          LUT2 (Prop_lut2_I0_O)        0.150     7.732 f  DivI/q[24]_i_8/O
                         net (fo=1, routed)           0.305     8.037    DivI/q[24]_i_8_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I5_O)        0.326     8.363 r  DivI/q[24]_i_2/O
                         net (fo=31, routed)          0.371     8.734    DivII/q_reg[3]_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I5_O)        0.124     8.858 r  DivII/q[4]_i_2/O
                         net (fo=4, routed)           0.569     9.426    TimerInst/E[0]
    SLICE_X3Y67          FDRE                                         r  TimerInst/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.890    15.402    TimerInst/clk_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  TimerInst/q_reg[2]/C
                         clock pessimism              0.288    15.690    
                         clock uncertainty           -0.035    15.654    
    SLICE_X3Y67          FDRE (Setup_fdre_C_CE)      -0.205    15.449    TimerInst/q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.449    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                  6.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 TimerInst/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TimerInst/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.213ns (64.700%)  route 0.116ns (35.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.717     1.675    TimerInst/clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  TimerInst/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164     1.839 r  TimerInst/q_reg[1]/Q
                         net (fo=6, routed)           0.116     1.955    TimerInst/Q[0]
    SLICE_X3Y67          LUT4 (Prop_lut4_I1_O)        0.049     2.004 r  TimerInst/q[4]_i_3/O
                         net (fo=1, routed)           0.000     2.004    TimerInst/p_0_in[3]
    SLICE_X3Y67          FDRE                                         r  TimerInst/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.992     2.198    TimerInst/clk_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  TimerInst/q_reg[4]/C
                         clock pessimism             -0.510     1.688    
    SLICE_X3Y67          FDRE (Hold_fdre_C_D)         0.107     1.795    TimerInst/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 DivII/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivII/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.718     1.676    DivII/clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  DivII/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164     1.840 r  DivII/q_reg[1]/Q
                         net (fo=7, routed)           0.106     1.946    DivII/q_reg_n_0_[1]
    SLICE_X3Y66          LUT3 (Prop_lut3_I1_O)        0.045     1.991 r  DivII/q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.991    DivII/q[3]_i_1__0_n_0
    SLICE_X3Y66          FDRE                                         r  DivII/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.993     2.199    DivII/clk_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  DivII/q_reg[3]/C
                         clock pessimism             -0.510     1.689    
    SLICE_X3Y66          FDRE (Hold_fdre_C_D)         0.092     1.781    DivII/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 TimerInst/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TimerInst/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.464%)  route 0.115ns (35.536%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.717     1.675    TimerInst/clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  TimerInst/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164     1.839 r  TimerInst/q_reg[1]/Q
                         net (fo=6, routed)           0.115     1.954    TimerInst/Q[0]
    SLICE_X3Y67          LUT2 (Prop_lut2_I0_O)        0.045     1.999 r  TimerInst/q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.999    TimerInst/p_0_in[1]
    SLICE_X3Y67          FDRE                                         r  TimerInst/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.992     2.198    TimerInst/clk_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  TimerInst/q_reg[2]/C
                         clock pessimism             -0.510     1.688    
    SLICE_X3Y67          FDRE (Hold_fdre_C_D)         0.091     1.779    TimerInst/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 TimerInst/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TimerInst/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.266%)  route 0.116ns (35.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.717     1.675    TimerInst/clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  TimerInst/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164     1.839 r  TimerInst/q_reg[1]/Q
                         net (fo=6, routed)           0.116     1.955    TimerInst/Q[0]
    SLICE_X3Y67          LUT3 (Prop_lut3_I1_O)        0.045     2.000 r  TimerInst/q[3]_i_1/O
                         net (fo=1, routed)           0.000     2.000    TimerInst/p_0_in[2]
    SLICE_X3Y67          FDRE                                         r  TimerInst/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.992     2.198    TimerInst/clk_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  TimerInst/q_reg[3]/C
                         clock pessimism             -0.510     1.688    
    SLICE_X3Y67          FDRE (Hold_fdre_C_D)         0.092     1.780    TimerInst/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 ff2/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff3/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.899%)  route 0.166ns (47.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.718     1.676    ff2/clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  ff2/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     1.817 f  ff2/q_reg/Q
                         net (fo=2, routed)           0.166     1.983    ff3/r
    SLICE_X0Y65          LUT3 (Prop_lut3_I2_O)        0.045     2.028 r  ff3/q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.028    ff3/q[0]_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  ff3/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.994     2.200    ff3/clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  ff3/q_reg[0]/C
                         clock pessimism             -0.509     1.691    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.091     1.782    ff3/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 DivII/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivII/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.718     1.676    DivII/clk_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  DivII/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.141     1.817 r  DivII/q_reg[2]/Q
                         net (fo=6, routed)           0.179     1.996    DivII/q_reg_n_0_[2]
    SLICE_X3Y66          LUT4 (Prop_lut4_I0_O)        0.042     2.038 r  DivII/q[4]_i_1/O
                         net (fo=1, routed)           0.000     2.038    DivII/q[4]_i_1_n_0
    SLICE_X3Y66          FDRE                                         r  DivII/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.993     2.199    DivII/clk_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  DivII/q_reg[4]/C
                         clock pessimism             -0.523     1.676    
    SLICE_X3Y66          FDRE (Hold_fdre_C_D)         0.107     1.783    DivII/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DivI/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivI/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.719     1.677    DivI/clk_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  DivI/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141     1.818 r  DivI/q_reg[5]/Q
                         net (fo=2, routed)           0.120     1.938    DivI/q_reg_n_0_[5]
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.046 r  DivI/q0_carry/O[3]
                         net (fo=1, routed)           0.000     2.046    DivI/data0[4]
    SLICE_X1Y63          FDRE                                         r  DivI/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.995     2.201    DivI/clk_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  DivI/q_reg[5]/C
                         clock pessimism             -0.524     1.677    
    SLICE_X1Y63          FDRE (Hold_fdre_C_D)         0.105     1.782    DivI/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DivI/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivI/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.719     1.677    DivI/clk_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  DivI/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     1.818 r  DivI/q_reg[9]/Q
                         net (fo=2, routed)           0.120     1.938    DivI/q_reg_n_0_[9]
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.046 r  DivI/q0_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.046    DivI/data0[8]
    SLICE_X1Y64          FDRE                                         r  DivI/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.995     2.201    DivI/clk_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  DivI/q_reg[9]/C
                         clock pessimism             -0.524     1.677    
    SLICE_X1Y64          FDRE (Hold_fdre_C_D)         0.105     1.782    DivI/q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DivI/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivI/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.719     1.677    DivI/clk_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  DivI/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     1.818 r  DivI/q_reg[13]/Q
                         net (fo=2, routed)           0.120     1.938    DivI/q_reg_n_0_[13]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.046 r  DivI/q0_carry__1/O[3]
                         net (fo=1, routed)           0.000     2.046    DivI/data0[12]
    SLICE_X1Y65          FDRE                                         r  DivI/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.994     2.200    DivI/clk_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  DivI/q_reg[13]/C
                         clock pessimism             -0.523     1.677    
    SLICE_X1Y65          FDRE (Hold_fdre_C_D)         0.105     1.782    DivI/q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DivI/q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivI/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.717     1.675    DivI/clk_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  DivI/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141     1.816 r  DivI/q_reg[21]/Q
                         net (fo=2, routed)           0.120     1.936    DivI/q_reg_n_0_[21]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.044 r  DivI/q0_carry__3/O[3]
                         net (fo=1, routed)           0.000     2.044    DivI/data0[20]
    SLICE_X1Y67          FDRE                                         r  DivI/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.992     2.198    DivI/clk_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  DivI/q_reg[21]/C
                         clock pessimism             -0.523     1.675    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.105     1.780    DivI/q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y65    DivI/q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y65    DivI/q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y65    DivI/q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y65    DivI/q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y66    DivI/q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y66    DivI/q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y66    DivI/q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y66    DivI/q_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y67    DivI/q_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64    DivI/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y63    DivI/q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y63    DivI/q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y63    DivI/q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y63    DivI/q_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64    DivI/q_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64    DivI/q_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64    DivI/q_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64    DivI/q_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y67    DivI/q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65    DivI/q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65    DivI/q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65    DivI/q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65    DivI/q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66    DivI/q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66    DivI/q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66    DivI/q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66    DivI/q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y67    DivI/q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y67    DivI/q_reg[19]/C



