git clone --depth 1 --no-tags https://github.com/mhamdy2712/Greatest-Common-Divisor.git f:/verilog_sva_gh_scraper/data/full_repos/672418234
git clone --depth 1 --no-tags https://github.com/nrs14/FPGA_PROGRAM-labsland.git f:/verilog_sva_gh_scraper/data/full_repos/674136012
git clone --depth 1 --no-tags https://github.com/axyrai/andGate.git f:/verilog_sva_gh_scraper/data/full_repos/674067369
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-layer1-08.03.git f:/verilog_sva_gh_scraper/data/full_repos/674149675
git clone --depth 1 --no-tags https://github.com/Lygram/FPGA_Lab_1.git f:/verilog_sva_gh_scraper/data/full_repos/673721390
git clone --depth 1 --no-tags https://github.com/ahmed-kabil/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/675131393
git clone --depth 1 --no-tags https://github.com/jaypshah27/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/675297982
git clone --depth 1 --no-tags https://github.com/Rabiyabasari/Single_cycle_RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/674996176
git clone --depth 1 --no-tags https://github.com/reasonJinn/AnomalyDetectionEwha_HW-.git f:/verilog_sva_gh_scraper/data/full_repos/674502319
git clone --depth 1 --no-tags https://github.com/umberto98/demo_project.git f:/verilog_sva_gh_scraper/data/full_repos/675086920
git clone --depth 1 --no-tags https://github.com/jimmy-adams/caravel.git f:/verilog_sva_gh_scraper/data/full_repos/674626095
git clone --depth 1 --no-tags https://github.com/Titanic007/nios-ii.git f:/verilog_sva_gh_scraper/data/full_repos/674664853
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-FC84to10-End.git f:/verilog_sva_gh_scraper/data/full_repos/672760118
git clone --depth 1 --no-tags https://github.com/Harshithranga/Inventory-Management.git f:/verilog_sva_gh_scraper/data/full_repos/672873103
git clone --depth 1 --no-tags https://github.com/darshan-kr/Day-011-Nbit_gray_to_binary_converter.git f:/verilog_sva_gh_scraper/data/full_repos/671854292
git clone --depth 1 --no-tags https://github.com/gunavant-s/SR_Flip_Flop.git f:/verilog_sva_gh_scraper/data/full_repos/672708316
git clone --depth 1 --no-tags https://github.com/ithinuel/hdlbits.git f:/verilog_sva_gh_scraper/data/full_repos/672800017
git clone --depth 1 --no-tags https://github.com/202121375/2023_summer.git f:/verilog_sva_gh_scraper/data/full_repos/672814457
git clone --depth 1 --no-tags https://github.com/zxtres/jupiter_ace.git f:/verilog_sva_gh_scraper/data/full_repos/675160621
git clone --depth 1 --no-tags https://github.com/shayan-taheri/Parser_Verilog_Netlists.git f:/verilog_sva_gh_scraper/data/full_repos/676557349
git clone --depth 1 --no-tags https://github.com/Meteorite258/stat_analyse.git f:/verilog_sva_gh_scraper/data/full_repos/675710351
git clone --depth 1 --no-tags https://github.com/BIGBunane/FPGA_Learn.git f:/verilog_sva_gh_scraper/data/full_repos/675781261
git clone --depth 1 --no-tags https://github.com/Pavan2280/pes_asic_class.git f:/verilog_sva_gh_scraper/data/full_repos/677716970
git clone --depth 1 --no-tags https://github.com/moh53n/messriscv.git f:/verilog_sva_gh_scraper/data/full_repos/677018985
git clone --depth 1 --no-tags https://github.com/IsaacViolette/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/677037181
git clone --depth 1 --no-tags https://github.com/AhmedBakrXI/Arithmetic-and-Logical-Unit-Design-Project.git f:/verilog_sva_gh_scraper/data/full_repos/677520494
git clone --depth 1 --no-tags https://github.com/JASWANTvemulapalli/FloatCraft.git f:/verilog_sva_gh_scraper/data/full_repos/677506960
git clone --depth 1 --no-tags https://github.com/Jgilbert18/Independent-Study-SAP-1-2023.git f:/verilog_sva_gh_scraper/data/full_repos/677177155
git clone --depth 1 --no-tags https://github.com/manavshah-28/FPGA_robo.git f:/verilog_sva_gh_scraper/data/full_repos/677343174
git clone --depth 1 --no-tags https://github.com/gunavant-s/Dual_Port_RAM-Day-024.git f:/verilog_sva_gh_scraper/data/full_repos/677644333
git clone --depth 1 --no-tags https://github.com/JaeggerJose/ComputerOrganizationExperiment.git f:/verilog_sva_gh_scraper/data/full_repos/676057909
git clone --depth 1 --no-tags https://github.com/EricWuS/code_training.git f:/verilog_sva_gh_scraper/data/full_repos/676151941
git clone --depth 1 --no-tags https://github.com/yogggoy/verilog_tmpl.git f:/verilog_sva_gh_scraper/data/full_repos/676017078
git clone --depth 1 --no-tags https://github.com/djkabutar/mipi_loopback.git f:/verilog_sva_gh_scraper/data/full_repos/676989629
git clone --depth 1 --no-tags https://github.com/ap-sharma/Asynchronous_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/677795229
git clone --depth 1 --no-tags https://github.com/rajnirmal2604/RISC-32-bits.git f:/verilog_sva_gh_scraper/data/full_repos/677793250
git clone --depth 1 --no-tags https://github.com/AbdulrahmanNourEldeen/Washing-Machine-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/677744672
git clone --depth 1 --no-tags https://github.com/Manasa-36/Physical-design-using-openlane-sky_130.git f:/verilog_sva_gh_scraper/data/full_repos/677224467
git clone --depth 1 --no-tags https://github.com/mohamedkhaledalahmady/Multicycle-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/676717015
git clone --depth 1 --no-tags https://github.com/Pavanija/Implementation_of_256-bit_AES_Encryption_and_Decryption_Algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/675807942
git clone --depth 1 --no-tags https://github.com/BHa2R00/i2s_interface.git f:/verilog_sva_gh_scraper/data/full_repos/677370978
git clone --depth 1 --no-tags https://github.com/JavidChaji/FUM-Logic-Circuit-Lock.git f:/verilog_sva_gh_scraper/data/full_repos/674550607
git clone --depth 1 --no-tags https://github.com/androny1012/Bus_Handshakes.git f:/verilog_sva_gh_scraper/data/full_repos/672736214
git clone --depth 1 --no-tags https://github.com/darshan-kr/Day-014_freq_divider.git f:/verilog_sva_gh_scraper/data/full_repos/673031929
git clone --depth 1 --no-tags https://github.com/VaishnaviKulkarni007/Full-width-adder-tree.git f:/verilog_sva_gh_scraper/data/full_repos/672908067
git clone --depth 1 --no-tags https://github.com/VinkeshBansal/IPA_project.git f:/verilog_sva_gh_scraper/data/full_repos/672928432
git clone --depth 1 --no-tags https://github.com/Samiksha-0710/32Bit_floatingpoint_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/673311698
git clone --depth 1 --no-tags https://github.com/Jopei/Projetos_Finais_Rec.git f:/verilog_sva_gh_scraper/data/full_repos/673359612
git clone --depth 1 --no-tags https://github.com/NourMamdouh/CRC_Design.git f:/verilog_sva_gh_scraper/data/full_repos/673743775
git clone --depth 1 --no-tags https://github.com/hwlabnitc/Intro-to-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/677478105
git clone --depth 1 --no-tags https://github.com/chhsiao121/Digital-Engineer.git f:/verilog_sva_gh_scraper/data/full_repos/675717588
git clone --depth 1 --no-tags https://github.com/amoee-5272/RISC-V_based_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/675660140
git clone --depth 1 --no-tags https://github.com/YongukSim/RRAM_based_memory.git f:/verilog_sva_gh_scraper/data/full_repos/675968387
git clone --depth 1 --no-tags https://github.com/armcortex/practice-archive.git f:/verilog_sva_gh_scraper/data/full_repos/675939165
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-layer1to6-08.08.git f:/verilog_sva_gh_scraper/data/full_repos/675950813
git clone --depth 1 --no-tags https://github.com/Raymond0429/Digital_CPICIC_6th.git f:/verilog_sva_gh_scraper/data/full_repos/676348507
git clone --depth 1 --no-tags https://github.com/agamani22/Implementation-of-MUX-based-Logic-JK-Synchronous-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/676059751
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-FC84to10-test.git f:/verilog_sva_gh_scraper/data/full_repos/671796034
git clone --depth 1 --no-tags https://github.com/johnnyzaet08/CE4303-Operating_Systems.git f:/verilog_sva_gh_scraper/data/full_repos/672122113
git clone --depth 1 --no-tags https://github.com/Mohamedaboelnaga/-32-bit-Single-Cycle-Risc--V-Processor-.git f:/verilog_sva_gh_scraper/data/full_repos/674744920
git clone --depth 1 --no-tags https://github.com/radic2682/16_bit_Kogge_Stone_Adder.git f:/verilog_sva_gh_scraper/data/full_repos/674289300
git clone --depth 1 --no-tags https://github.com/eunsujo/eunsuuu.git f:/verilog_sva_gh_scraper/data/full_repos/675013125
git clone --depth 1 --no-tags https://github.com/gunavant-s/PISO_Day-017.git f:/verilog_sva_gh_scraper/data/full_repos/674862155
git clone --depth 1 --no-tags https://github.com/vijay-nayeka/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/677125422
git clone --depth 1 --no-tags https://github.com/I-am-VarunM/ZCU102_src.git f:/verilog_sva_gh_scraper/data/full_repos/676547902
git clone --depth 1 --no-tags https://github.com/songqiuyu/HDLBits.git f:/verilog_sva_gh_scraper/data/full_repos/676426057
git clone --depth 1 --no-tags https://github.com/gunavant-s/Decade_Counter_Day-008.git f:/verilog_sva_gh_scraper/data/full_repos/671306949
git clone --depth 1 --no-tags https://github.com/SaulGarciaR/aes256_impl.git f:/verilog_sva_gh_scraper/data/full_repos/671392895
git clone --depth 1 --no-tags https://github.com/metolone-xyz/HDL.git f:/verilog_sva_gh_scraper/data/full_repos/674028974
git clone --depth 1 --no-tags https://github.com/longnt1241/CDC-Handshake-Synchronizer.git f:/verilog_sva_gh_scraper/data/full_repos/676586671
git clone --depth 1 --no-tags https://github.com/Chiruradiant/verif.git f:/verilog_sva_gh_scraper/data/full_repos/676957266
git clone --depth 1 --no-tags https://github.com/Foxlisic/M8088.git f:/verilog_sva_gh_scraper/data/full_repos/677633762
git clone --depth 1 --no-tags https://github.com/Sarthak14082003/Dual_port_asy_RAM.git f:/verilog_sva_gh_scraper/data/full_repos/677423265
git clone --depth 1 --no-tags https://github.com/AndersonHsieh0330/softcore_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/674063040
git clone --depth 1 --no-tags https://github.com/guilhermedebrites/Arq-I.git f:/verilog_sva_gh_scraper/data/full_repos/675064383
git clone --depth 1 --no-tags https://github.com/gg407/projects_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/674119219
git clone --depth 1 --no-tags https://github.com/Mr-MOB/Verilog-Traffic-Light-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/674358907
git clone --depth 1 --no-tags https://github.com/saisreenivasareddy/APB_Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/674503288
git clone --depth 1 --no-tags https://github.com/fleb72/FPGA-WS2812B-RGB12leds-ring.git f:/verilog_sva_gh_scraper/data/full_repos/674580470
git clone --depth 1 --no-tags https://github.com/avaneeshreddy20/functional_verification_calc1.git f:/verilog_sva_gh_scraper/data/full_repos/674845205
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-layer1-08.02.git f:/verilog_sva_gh_scraper/data/full_repos/673669675
git clone --depth 1 --no-tags https://github.com/celiltosun/10x10_Tic_Tac_Toe-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/674431338
git clone --depth 1 --no-tags https://github.com/HarshPatel1503/Traffic-Light-Controller-using-FSM.git f:/verilog_sva_gh_scraper/data/full_repos/673891744
git clone --depth 1 --no-tags https://github.com/ege-turan/ask_v0.git f:/verilog_sva_gh_scraper/data/full_repos/674394345
git clone --depth 1 --no-tags https://github.com/hanyifansuda/Hierarchical-Sketch.git f:/verilog_sva_gh_scraper/data/full_repos/674466615
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-LeNet5-END-08.09.git f:/verilog_sva_gh_scraper/data/full_repos/676327087
git clone --depth 1 --no-tags https://github.com/WeiChiaKung/Logic_Design_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/676369358
git clone --depth 1 --no-tags https://github.com/yogeshk0126/LUT-Optimization.git f:/verilog_sva_gh_scraper/data/full_repos/675331626
git clone --depth 1 --no-tags https://github.com/MoustafaDarsh/Softmax_And_Exponential.git f:/verilog_sva_gh_scraper/data/full_repos/675915434
git clone --depth 1 --no-tags https://github.com/ssshah389/Sahil_MWSCAS2023.git f:/verilog_sva_gh_scraper/data/full_repos/675377223
git clone --depth 1 --no-tags https://github.com/abaggarwal27/Dynamic-Traffic-Light-Controller-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/672912993
git clone --depth 1 --no-tags https://github.com/bcdduffy/hdl-projects-main.git f:/verilog_sva_gh_scraper/data/full_repos/672658080
git clone --depth 1 --no-tags https://github.com/SenthilMurugan-03/Verilog_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/672221257
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-layer1-08.02-night.git f:/verilog_sva_gh_scraper/data/full_repos/673710369
git clone --depth 1 --no-tags https://github.com/ParvChandola09/RTL.git f:/verilog_sva_gh_scraper/data/full_repos/673247753
git clone --depth 1 --no-tags https://github.com/MSinare/LogicGates_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/673309288
git clone --depth 1 --no-tags https://github.com/ErenYagar/cnt4.git f:/verilog_sva_gh_scraper/data/full_repos/677327398
git clone --depth 1 --no-tags https://github.com/KAZIcodes/Vending-Machine-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/676933835
git clone --depth 1 --no-tags https://github.com/mole99/interconnect-tests.git f:/verilog_sva_gh_scraper/data/full_repos/676945978
git clone --depth 1 --no-tags https://github.com/GohYuJin/MojoLucidWAM.git f:/verilog_sva_gh_scraper/data/full_repos/677023024
