
             Lattice Mapping Report File for Design Module 'top'


Design Information
------------------

Command line:   map -a LatticeXP2 -p LFXP2-5E -t TQFP144 -s 5 -oc Commercial
     Counter_impl1.ngd -o Counter_impl1_map.ncd -pr Counter_impl1.prf -mp
     Counter_impl1.mrp -lpf C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/d
     nair_practicals/Counter/impl1/Counter_impl1_synplify.lpf -lpf
     C:/Users/Dayalan
     Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/Counter.lpf -gui
     -msgset C:/Users/Dayalan
     Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/promote.xml 
Target Vendor:  LATTICE
Target Device:  LFXP2-5ETQFP144
Target Performance:   5
Mapper:  mg5a00,  version:  Diamond (64-bit) 3.12.0.240.2
Mapped on:  04/30/22  07:38:44

Design Summary
--------------

   Number of registers:     61 out of  3864 (2%)
      PFU registers:           59 out of  3564 (2%)
      PIO registers:            2 out of   300 (1%)
   Number of SLICEs:        65 out of  2376 (3%)
      SLICEs as Logic/ROM:     65 out of  2376 (3%)
      SLICEs as RAM:            0 out of   405 (0%)
      SLICEs as Carry:         19 out of  2376 (1%)
   Number of LUT4s:        113 out of  4752 (2%)
      Number used as logic LUTs:         75
      Number used as distributed RAM:     0
      Number used as ripple logic:       38
      Number used as shift registers:     0
   Number of PIO sites used: 12 out of 100 (12%)
   Number of PIO FIXEDDELAY:    0
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of block RAMs:  0 out of 9 (0%)
   Number of CLKDIVs:  0 out of 2 (0%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.

        Number Of Mapped DSP Components:
   --------------------------------
   MULT36X36B          0
   MULT18X18B          0
   MULT18X18MACB       0
   MULT18X18ADDSUBB    0
   MULT18X18ADDSUBSUMB 0
   MULT9X9B            0
   MULT9X9ADDSUBB      0

                                    Page 1




Design:  top                                           Date:  04/30/22  07:38:44

Design Summary (cont)
---------------------
   MULT9X9ADDSUBSUMB   0
   --------------------------------
   Number of Used DSP Sites:  0 out of 24 (0 %)
   Number of clocks:  1
     Net ipClk_c: 39 loads, 39 rising, 0 falling (Driver: PIO ipClk )
   Number of Clock Enables:  8
     Net un1_clk_cnt_0_sqmuxa_i_i: 1 loads, 0 LSLICEs
     Net UART_TxData17: 4 loads, 4 LSLICEs
     Net UART_Inst/opRxValid_RNO_0: 1 loads, 1 LSLICEs
     Net UART_Inst/tx_state[0]: 1 loads, 1 LSLICEs
     Net UART_Inst/un1_rst_6_0_0: 4 loads, 4 LSLICEs
     Net UART_Inst/rx_cnt_2_sqmuxa: 5 loads, 5 LSLICEs
     Net UART_Inst/N_4_i: 5 loads, 5 LSLICEs
     Net N_35_i_i: 1 loads, 1 LSLICEs
   Number of LSRs:  4
     Net UART_Inst.rst: 3 loads, 2 LSLICEs
     Net UART_Inst/clk_cnt2_0_sqmuxa: 7 loads, 7 LSLICEs
     Net UART_Inst/tx_cnt_0_sqmuxa: 2 loads, 2 LSLICEs
     Net UART_Inst/un1_tx_cnt_6_s_3_0_S0: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net UART_Inst/VCC: 20 loads
     Net UART_Inst/tx_state[0]: 19 loads
     Net UART_Inst.rst: 16 loads
     Net UART_Inst/clk_cnt2_0_sqmuxa: 12 loads
     Net UART_Inst/tx_state[1]: 12 loads
     Net UART_Inst/N_61: 11 loads
     Net UART_Inst/N_69: 11 loads
     Net UART_Inst/N_72: 11 loads
     Net UART_Inst/un1_rst_9_i_0_0: 11 loads
     Net UART_Inst/N_111: 10 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+------------+
| IO Name             | Direction | Levelmode | IO         | FIXEDDELAY |
|                     |           |  IO_TYPE  | Register   |            |
+---------------------+-----------+-----------+------------+------------+
| opLED[0]            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ipClk               | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| opUART_Tx           | OUTPUT    | LVCMOS33  | OUT        |            |

                                    Page 2




Design:  top                                           Date:  04/30/22  07:38:44

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+------------+
| opLED[7]            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| opLED[6]            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| opLED[5]            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| opLED[4]            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| opLED[3]            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| opLED[2]            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| opLED[1]            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ipUART_Rx           | INPUT     | LVCMOS33  | IN         |            |
+---------------------+-----------+-----------+------------+------------+
| ipnReset            | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Signal UART_Inst/tx_state_i[0] was merged into signal UART_Inst/tx_state[0]
Signal VCC undriven or does not drive anything - clipped.
Signal UART_Inst/un1_tx_cnt_6_cry_1dup_0_S1 undriven or does not drive anything
     - clipped.
Signal UART_Inst/un1_tx_cnt_6_cry_1dup_0_S0 undriven or does not drive anything
     - clipped.
Signal UART_Inst/un1_tx_cnt_6_s_3_0_S1 undriven or does not drive anything -
     clipped.
Signal UART_Inst/un1_tx_cnt_6_s_3_0_COUT undriven or does not drive anything -
     clipped.
Signal UART_Inst/clk_cnt_cry_0_S0[0] undriven or does not drive anything -
     clipped.
Signal UART_Inst/N_2 undriven or does not drive anything - clipped.
Signal UART_Inst/clk_cnt_cry_0_COUT[7] undriven or does not drive anything -
     clipped.
Signal UART_Inst/un1_clk_cnt2_15_cry_0_0_S1 undriven or does not drive anything
     - clipped.
Signal UART_Inst/un1_clk_cnt2_15_cry_0_0_S0 undriven or does not drive anything
     - clipped.
Signal UART_Inst/N_3 undriven or does not drive anything - clipped.
Signal UART_Inst/un1_clk_cnt2_15_s_9_0_S1 undriven or does not drive anything -
     clipped.
Signal UART_Inst/un1_clk_cnt2_15_s_9_0_COUT undriven or does not drive anything
     - clipped.
Signal UART_Inst/un1_tx_cnt_6_cry_0_0_S1 undriven or does not drive anything -
     clipped.
Signal UART_Inst/un1_tx_cnt_6_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal UART_Inst/N_4 undriven or does not drive anything - clipped.
Signal UART_Inst/un1_tx_cnt_6_cry_1_0_COUT undriven or does not drive anything -
     clipped.

                                    Page 3




Design:  top                                           Date:  04/30/22  07:38:44

Removed logic (cont)
--------------------
Signal UART_Inst/un1_rx_cnt_6_cry_0_0_S1 undriven or does not drive anything -
     clipped.
Signal UART_Inst/un1_rx_cnt_6_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal UART_Inst/N_5 undriven or does not drive anything - clipped.
Signal UART_Inst/un1_rx_cnt_6_s_3_0_S1 undriven or does not drive anything -
     clipped.
Signal UART_Inst/un1_rx_cnt_6_s_3_0_COUT undriven or does not drive anything -
     clipped.
Signal UART_Inst/un1_tx_cnt_6_cry_0dup_0_S1 undriven or does not drive anything
     - clipped.
Signal UART_Inst/un1_tx_cnt_6_cry_0dup_0_S0 undriven or does not drive anything
     - clipped.
Signal UART_Inst/N_1 undriven or does not drive anything - clipped.
Block UART_Inst/opTxBusy_RNO was optimized away.

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 59 MB
        


































                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.
