<?xml version="1.0"?>
<!--Created by Custom Compiler (TM), build , on Tue Apr 19 05:42:15 2022-->
<file-format name="netlisting-timestamps" version="2.0">
<module timestamp="200" contextID="switched: new_sram inverter schematic vl: hspice hspiceD schematic spice veriloga sl: hspice hspiceD" viewStopList="hspice hspiceD" viewSearchList="hspice hspiceD schematic spice veriloga" isSubcircuit="1">
<parameterizedConnections>
<connectDefs timestamp="0"/>
<oaAssignments timestamp="0"/>
<dbAssignValue timestamp="0"/>
<dbAssignAssignment timestamp="0"/>
</parameterizedConnections>
<parameters/>
<lib_parameters timestamp="1"/>
<LineageParams/>
<ParentParams/>
<Terms timestamp="112"/>
<PortOrder><![CDATA[inout]]></PortOrder>
<ShortOptions timestamp="3580584169"/>
</module>
</file-format>
