arch = "AArch64"
name = "MP+dmb.sy+addr-addr-rfi-addr-ctrlisb"
hash = "d054d6cfba74e92fa0c24ebded0de0cf"
cycle = "Rfi DpAddrdR DpCtrlIsbdR Fre DMB.SYdWW Rfe DpAddrdR DpAddrdW"
relax = ""
safe = "Rfi Rfe Fre DMB.SYdWW DpAddrdW DpAddrdR DpCtrlIsbdR"
prefetch = "0:x=F,0:y=W,1:y=F,1:x=T"
com = "Rf Fr"
orig = "DMB.SYdWW Rfe DpAddrdR DpAddrdW Rfi DpAddrdR DpCtrlIsbdR Fre"
symbolic = ["a", "b", "x", "y", "z"]

[thread.0]
init = { X3 = "y", X1 = "x" }
code = """
	MOV W0,#1
	STR W0,[X1]
	DMB SY
	MOV W2,#1
	STR W2,[X3]
"""

[thread.1]
init = { X13 = "x", X11 = "b", X7 = "a", X4 = "z", X1 = "y" }
code = """
	LDR W0,[X1]
	EOR W2,W0,W0
	LDR W3,[X4,W2,SXTW]
	EOR W5,W3,W3
	MOV W6,#1
	STR W6,[X7,W5,SXTW]
	LDR W8,[X7]
	EOR W9,W8,W8
	LDR W10,[X11,W9,SXTW]
	CBNZ W10,LC00
LC00:
	ISB
	LDR W12,[X13]
"""

[final]
expect = "sat"
assertion = "*a = 1 & *x = 1 & *y = 1 & 1:X0 = 1 & 1:X8 = 1 & 1:X12 = 0"
