# Vortex DMA ä¿®è®¢è®¾è®¡æ–¹æ¡ˆ

> åŸºäºå¯¹ SimX æ¶æ„çš„æ·±å…¥ç†è§£,ä¿®è®¢åŸæœ‰è®¾è®¡,ä½¿å…¶ç¬¦åˆäº‹ä»¶é©±åŠ¨æ¨¡å‹å’Œå¼‚æ­¥é€šä¿¡æœºåˆ¶

## ğŸ“‹ ç›®å½•

1. [è®¾è®¡å˜æ›´æ€»ç»“](#è®¾è®¡å˜æ›´æ€»ç»“)
2. [æ¶æ„è®¾è®¡](#æ¶æ„è®¾è®¡)
3. [å®Œæ•´ä»£ç å®ç°](#å®Œæ•´ä»£ç å®ç°)
4. [é›†æˆæ­¥éª¤](#é›†æˆæ­¥éª¤)
5. [æµ‹è¯•æ–¹æ¡ˆ](#æµ‹è¯•æ–¹æ¡ˆ)

---

## è®¾è®¡å˜æ›´æ€»ç»“

### ğŸ”„ ä¸»è¦æ”¹è¿›

| æ–¹é¢ | åŸè®¾è®¡ | ä¿®è®¢è®¾è®¡ | åŸå›  |
|------|--------|----------|------|
| **å†…å­˜è®¿é—®** | åŒæ­¥ç›´æ¥è®¿é—® RAM/LocalMem | å¼‚æ­¥ SimPort é€šä¿¡ | ç¬¦åˆ SimX äº‹ä»¶é©±åŠ¨æ¨¡å‹ |
| **Core è®¿é—®** | ç›´æ¥è®¿é—®ç§æœ‰æˆå‘˜ `cores_` | é€šè¿‡ `Socket::get_core()` | å°è£…æ€§,ç¼–è¯‘é€šè¿‡ |
| **ä»²è£æœºåˆ¶** | æ—  | é›†æˆåˆ° L1 Memory Arbiter | é¿å…ç«¯å£å†²çª |
| **ä¼ è¾“æ¨¡å¼** | å•å‘¨æœŸå®Œæˆ | æµæ°´çº¿å¼‚æ­¥ä¼ è¾“ | æ›´çœŸå®çš„æ€§èƒ½æ¨¡æ‹Ÿ |
| **åœ°å€éªŒè¯** | ç®€å•èŒƒå›´æ£€æŸ¥ | ä½¿ç”¨ `get_addr_type()` | ç¬¦åˆ Vortex åœ°å€ç©ºé—´è®¾è®¡ |
| **DCR è·¯ç”±** | éƒ¨åˆ†å®ç° | å®Œæ•´è·¯ç”±é“¾ | æ”¯æŒå¤š Socket ç³»ç»Ÿ |

### âœ… æ–°å¢ç‰¹æ€§

- **æµæ°´çº¿ä¼ è¾“**: è¯»å†™æ“ä½œé‡å ,æé«˜ååé‡
- **Bank å†²çªæ£€æµ‹**: ç»Ÿè®¡ LocalMem bank å†²çª
- **å®Œæˆå›è°ƒ**: æ”¯æŒä¸­æ–­å¼é€šçŸ¥
- **å¯¹é½æ£€æŸ¥**: ç¡®ä¿åœ°å€å’Œå¤§å°å¯¹é½
- **è¯¦ç»†æ€§èƒ½ç»Ÿè®¡**: å»¶è¿Ÿã€å†²çªã€é”™è¯¯ç­‰

---

## æ¶æ„è®¾è®¡

### ç³»ç»Ÿå±‚æ¬¡ç»“æ„

```
Processor
  â””â”€ Cluster[]
      â””â”€ Socket[]
          â”œâ”€ L1 Memory Arbiter (3 è¾“å…¥ â†’ N è¾“å‡º)
          â”‚   â”œâ”€ Input 0: ICache
          â”‚   â”œâ”€ Input 1: DCache  
          â”‚   â””â”€ Input 2: DMA Engine â† æ–°å¢
          â”‚
          â”œâ”€ DMA Engine
          â”‚   â”œâ”€ mem_req_port  â†’ L1 Arbiter
          â”‚   â”œâ”€ mem_rsp_port  â† L1 Arbiter
          â”‚   â”œâ”€ lmem_req_port â†’ LocalMem (åŠ¨æ€ç»‘å®š)
          â”‚   â””â”€ lmem_rsp_port â† LocalMem
          â”‚
          â””â”€ Core[]
              â””â”€ LocalMem
                  â”œâ”€ Inputs[LSU_CHANNELS]
                  â””â”€ Outputs[LSU_CHANNELS]
```

### æ•°æ®æµ

#### Global â†’ Shared ä¼ è¾“

```
1. DMA å‘èµ·è¯»è¯·æ±‚
   DMA.mem_req_port â†’ L1_Arbiter â†’ L2_Cache â†’ L3_Cache â†’ DRAM

2. ç­‰å¾…è¯»å“åº”
   DRAM â†’ L3 â†’ L2 â†’ L1_Arbiter â†’ DMA.mem_rsp_port

3. DMA å‘èµ·å†™è¯·æ±‚
   DMA.lmem_req_port â†’ LocalMem.Inputs[DMA_CHANNEL]

4. ç­‰å¾…å†™å“åº”
   LocalMem.Outputs[DMA_CHANNEL] â†’ DMA.lmem_rsp_port

5. é‡å¤æ­¥éª¤ 1-4 ç›´åˆ°ä¼ è¾“å®Œæˆ
```

### çŠ¶æ€æœº

```
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚  Idle   â”‚
        â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜
             â”‚ START
             â–¼
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚ Reading â”‚ â—„â”€â”€â”
        â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜    â”‚
             â”‚ Got Response
             â–¼         â”‚
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
        â”‚ Writing â”‚    â”‚
        â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜    â”‚
             â”‚ Got Response
             â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ More data
             â”‚
             â–¼ All done
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚Complete â”‚
        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
             â”‚
             â–¼
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚  Idle   â”‚
        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## å®Œæ•´ä»£ç å®ç°

### 1. DCR å¯„å­˜å™¨å®šä¹‰

#### hw/rtl/VX_types.vh

```verilog
// DMA DCR å¯„å­˜å™¨åœ°å€ (åœ¨ç°æœ‰ DCR ä¹‹å)
`define VX_DCR_DMA_SRC_ADDR0     12'h006
`define VX_DCR_DMA_SRC_ADDR1     12'h007
`define VX_DCR_DMA_DST_ADDR0     12'h008
`define VX_DCR_DMA_DST_ADDR1     12'h009
`define VX_DCR_DMA_SIZE0         12'h00A
`define VX_DCR_DMA_SIZE1         12'h00B
`define VX_DCR_DMA_CORE_ID       12'h00C
`define VX_DCR_DMA_CTRL          12'h00D
`define VX_DCR_DMA_STATUS        12'h00E
`define VX_DCR_BASE_STATE_END    12'h00F  // æ›´æ–°ç»“æŸåœ°å€

// DMA æ§åˆ¶å¯„å­˜å™¨ä½å®šä¹‰
`define DMA_CTRL_START           0   // [0] å¯åŠ¨ä¼ è¾“
`define DMA_CTRL_DIR             1   // [1] æ–¹å‘: 0=Gâ†’S, 1=Sâ†’G
`define DMA_CTRL_IRQ_EN          2   // [2] ä¸­æ–­ä½¿èƒ½

// DMA çŠ¶æ€å¯„å­˜å™¨ä½å®šä¹‰
`define DMA_STATUS_IDLE          0   // [0] ç©ºé—²
`define DMA_STATUS_BUSY          1   // [1] ä¼ è¾“ä¸­
`define DMA_STATUS_DONE          2   // [2] å®Œæˆ
`define DMA_STATUS_ERROR         3   // [3] é”™è¯¯
```

### 2. DMA Engine å¤´æ–‡ä»¶

#### sim/simx/dma_engine.h

```cpp
// Copyright Â© 2019-2023
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
// http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

#pragma once

#include <simobject.h>
#include "types.h"
#include "constants.h"
#include <functional>
#include <queue>

namespace vortex {

class Socket;

class DmaEngine : public SimObject<DmaEngine> {
public:
  struct Config {
    uint32_t socket_id;
    uint32_t num_cores;
    uint32_t max_outstanding_reads;   // æœ€å¤§å¹¶å‘è¯»è¯·æ±‚
    uint32_t max_outstanding_writes;  // æœ€å¤§å¹¶å‘å†™è¯·æ±‚
    uint32_t transfer_size;           // æ¯æ¬¡ä¼ è¾“å¤§å°(å­—èŠ‚)
    
    Config()
      : socket_id(0)
      , num_cores(0)
      , max_outstanding_reads(4)
      , max_outstanding_writes(4)
      , transfer_size(64)  // é»˜è®¤ä¸€ä¸ª cache line
    {}
  };

  struct PerfStats {
    uint64_t transfers;           // ä¼ è¾“æ¬¡æ•°
    uint64_t bytes_transferred;   // ä¼ è¾“å­—èŠ‚æ•°
    uint64_t cycles_active;       // æ´»è·ƒå‘¨æœŸæ•°
    uint64_t cycles_idle;         // ç©ºé—²å‘¨æœŸæ•°
    uint64_t read_requests;       // è¯»è¯·æ±‚æ•°
    uint64_t write_requests;      // å†™è¯·æ±‚æ•°
    uint64_t read_latency;        // ç´¯è®¡è¯»å»¶è¿Ÿ
    uint64_t write_latency;       // ç´¯è®¡å†™å»¶è¿Ÿ
    uint64_t bank_conflicts;      // Bank å†²çªæ¬¡æ•°
    uint64_t errors;              // é”™è¯¯æ¬¡æ•°

    PerfStats()
      : transfers(0)
      , bytes_transferred(0)
      , cycles_active(0)
      , cycles_idle(0)
      , read_requests(0)
      , write_requests(0)
      , read_latency(0)
      , write_latency(0)
      , bank_conflicts(0)
      , errors(0)
    {}

    PerfStats& operator+=(const PerfStats& rhs) {
      this->transfers += rhs.transfers;
      this->bytes_transferred += rhs.bytes_transferred;
      this->cycles_active += rhs.cycles_active;
      this->cycles_idle += rhs.cycles_idle;
      this->read_requests += rhs.read_requests;
      this->write_requests += rhs.write_requests;
      this->read_latency += rhs.read_latency;
      this->write_latency += rhs.write_latency;
      this->bank_conflicts += rhs.bank_conflicts;
      this->errors += rhs.errors;
      return *this;
    }
  };

  // å†…å­˜è¯·æ±‚/å“åº”ç«¯å£
  SimPort<MemReq> mem_req_port;   // è®¿é—® Global Memory (é€šè¿‡ L1 Arbiter)
  SimPort<MemRsp> mem_rsp_port;

  SimPort<MemReq> lmem_req_port;  // è®¿é—® Local Memory
  SimPort<MemRsp> lmem_rsp_port;

  // å®Œæˆå›è°ƒç±»å‹
  using CompletionCallback = std::function<void(bool success, uint64_t bytes)>;

  DmaEngine(const SimContext& ctx, const char* name, const Config& config);
  ~DmaEngine();

  void reset();
  void tick();

  // è®¾ç½® Socket æŒ‡é’ˆ(ç”¨äºè®¿é—® cores)
  void set_socket(Socket* socket) {
    socket_ = socket;
  }

  // DCR æ¥å£
  void dcr_write(uint32_t addr, uint32_t value);
  uint32_t dcr_read(uint32_t addr) const;

  // çŠ¶æ€æŸ¥è¯¢
  bool is_busy() const;
  bool is_idle() const;
  bool is_complete() const;
  bool has_error() const;

  // å®Œæˆå›è°ƒ
  void set_completion_callback(CompletionCallback cb);

  // æ€§èƒ½ç»Ÿè®¡
  PerfStats perf_stats() const;

private:
  class Impl;
  Impl* impl_;
  Socket* socket_;
};

} // namespace vortex
```

### 3. DMA Engine å®ç°

#### sim/simx/dma_engine.cpp

```cpp
// Copyright Â© 2019-2023
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
// http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

#include "dma_engine.h"
#include "socket.h"
#include "core.h"
#include "local_mem.h"
#include "debug.h"
#include <VX_config.h>
#include <bitmanip.h>

using namespace vortex;

// DMA çŠ¶æ€
enum class DmaState {
  Idle,       // ç©ºé—²
  Reading,    // ä»æºè¯»å–
  Writing,    // å†™å…¥ç›®æ ‡
  Complete,   // å®Œæˆ
  Error       // é”™è¯¯
};

// DMA æ–¹å‘
enum class DmaDirection {
  GlobalToShared = 0,
  SharedToGlobal = 1
};

// ä¼ è¾“äº‹åŠ¡
struct DmaTransaction {
  uint64_t src_addr;
  uint64_t dst_addr;
  uint32_t size;
  uint32_t tag;
  uint64_t issue_cycle;  // å‘èµ·å‘¨æœŸ(ç”¨äºå»¶è¿Ÿç»Ÿè®¡)
  
  DmaTransaction()
    : src_addr(0), dst_addr(0), size(0), tag(0), issue_cycle(0)
  {}
};

class DmaEngine::Impl {
public:
  DmaEngine* simobject_;
  Config config_;
  Socket* socket_;

  // DMA çŠ¶æ€
  DmaState state_;
  DmaDirection direction_;
  
  // ä¼ è¾“å‚æ•°(ä» DCR è¯»å–)
  uint64_t src_addr_;
  uint64_t dst_addr_;
  uint64_t size_;
  uint32_t core_id_;
  
  // ä¼ è¾“è¿›åº¦
  uint64_t remaining_size_;
  uint64_t current_src_addr_;
  uint64_t current_dst_addr_;
  uint32_t next_tag_;
  
  // çŠ¶æ€å’Œæ§åˆ¶å¯„å­˜å™¨
  uint32_t status_reg_;
  uint32_t ctrl_reg_;
  
  // ä¼ è¾“é˜Ÿåˆ—
  std::queue<DmaTransaction> pending_reads_;   // å·²å‘èµ·è¯»è¯·æ±‚
  std::queue<DmaTransaction> pending_writes_;  // å¾…å†™å…¥æ•°æ®
  
  // å®Œæˆå›è°ƒ
  CompletionCallback completion_cb_;
  
  // æ€§èƒ½ç»Ÿè®¡
  mutable PerfStats perf_stats_;
  uint64_t transfer_start_cycle_;

  Impl(DmaEngine* simobject, const Config& config)
    : simobject_(simobject)
    , config_(config)
    , socket_(nullptr)
    , state_(DmaState::Idle)
    , direction_(DmaDirection::GlobalToShared)
    , src_addr_(0)
    , dst_addr_(0)
    , size_(0)
    , core_id_(0)
    , remaining_size_(0)
    , current_src_addr_(0)
    , current_dst_addr_(0)
    , next_tag_(0)
    , status_reg_(1 << DMA_STATUS_IDLE)
    , ctrl_reg_(0)
    , transfer_start_cycle_(0)
  {}

  void reset() {
    state_ = DmaState::Idle;
    status_reg_ = (1 << DMA_STATUS_IDLE);
    ctrl_reg_ = 0;
    remaining_size_ = 0;
    next_tag_ = 0;
    
    // æ¸…ç©ºé˜Ÿåˆ—
    while (!pending_reads_.empty()) pending_reads_.pop();
    while (!pending_writes_.empty()) pending_writes_.pop();
    
    perf_stats_ = PerfStats();
  }

  void dcr_write(uint32_t addr, uint32_t value) {
    switch (addr) {
    case VX_DCR_DMA_SRC_ADDR0:
      src_addr_ = (src_addr_ & 0xFFFFFFFF00000000ULL) | value;
      DT(3, simobject_->name() << "-dcr: SRC_ADDR0=0x" << std::hex << value);
      break;
    case VX_DCR_DMA_SRC_ADDR1:
      src_addr_ = (src_addr_ & 0xFFFFFFFFULL) | ((uint64_t)value << 32);
      DT(3, simobject_->name() << "-dcr: SRC_ADDR1=0x" << std::hex << value);
      break;
    case VX_DCR_DMA_DST_ADDR0:
      dst_addr_ = (dst_addr_ & 0xFFFFFFFF00000000ULL) | value;
      DT(3, simobject_->name() << "-dcr: DST_ADDR0=0x" << std::hex << value);
      break;
    case VX_DCR_DMA_DST_ADDR1:
      dst_addr_ = (dst_addr_ & 0xFFFFFFFFULL) | ((uint64_t)value << 32);
      DT(3, simobject_->name() << "-dcr: DST_ADDR1=0x" << std::hex << value);
      break;
    case VX_DCR_DMA_SIZE0:
      size_ = (size_ & 0xFFFFFFFF00000000ULL) | value;
      DT(3, simobject_->name() << "-dcr: SIZE0=" << std::dec << value);
      break;
    case VX_DCR_DMA_SIZE1:
      size_ = (size_ & 0xFFFFFFFFULL) | ((uint64_t)value << 32);
      DT(3, simobject_->name() << "-dcr: SIZE1=" << std::dec << value);
      break;
    case VX_DCR_DMA_CORE_ID:
      core_id_ = value;
      DT(3, simobject_->name() << "-dcr: CORE_ID=" << value);
      break;
    case VX_DCR_DMA_CTRL:
      ctrl_reg_ = value;
      DT(3, simobject_->name() << "-dcr: CTRL=0x" << std::hex << value);
      if (value & (1 << DMA_CTRL_START)) {
        start_transfer();
      }
      break;
    default:
      break;
    }
  }

  uint32_t dcr_read(uint32_t addr) const {
    switch (addr) {
    case VX_DCR_DMA_STATUS:
      return status_reg_;
    case VX_DCR_DMA_SRC_ADDR0:
      return src_addr_ & 0xFFFFFFFF;
    case VX_DCR_DMA_SRC_ADDR1:
      return (src_addr_ >> 32) & 0xFFFFFFFF;
    case VX_DCR_DMA_DST_ADDR0:
      return dst_addr_ & 0xFFFFFFFF;
    case VX_DCR_DMA_DST_ADDR1:
      return (dst_addr_ >> 32) & 0xFFFFFFFF;
    case VX_DCR_DMA_SIZE0:
      return size_ & 0xFFFFFFFF;
    case VX_DCR_DMA_SIZE1:
      return (size_ >> 32) & 0xFFFFFFFF;
    case VX_DCR_DMA_CORE_ID:
      return core_id_;
    case VX_DCR_DMA_CTRL:
      return ctrl_reg_;
    default:
      return 0;
    }
  }

  void start_transfer() {
    // æ£€æŸ¥æ˜¯å¦å·²åœ¨ä¼ è¾“
    if (state_ != DmaState::Idle) {
      DPH(1, simobject_->name() << ": Transfer already in progress");
      return;
    }

    // éªŒè¯å‚æ•°
    if (size_ == 0) {
      DPH(1, simobject_->name() << ": Invalid size (0)");
      set_error();
      return;
    }

    if (core_id_ >= config_.num_cores) {
      DPH(1, simobject_->name() << ": Invalid core_id " << core_id_ 
          << " >= " << config_.num_cores);
      set_error();
      return;
    }

    // æ£€æŸ¥åœ°å€å¯¹é½
    uint32_t alignment = config_.transfer_size;
    if ((src_addr_ % alignment) != 0 || (dst_addr_ % alignment) != 0) {
      DPH(1, simobject_->name() << ": Addresses not aligned to " 
          << alignment << " bytes");
      set_error();
      return;
    }

    // è®¾ç½®æ–¹å‘
    direction_ = (ctrl_reg_ & (1 << DMA_CTRL_DIR)) ? 
                 DmaDirection::SharedToGlobal : 
                 DmaDirection::GlobalToShared;

    // éªŒè¯åœ°å€ç±»å‹
    AddrType src_type = get_addr_type(src_addr_);
    AddrType dst_type = get_addr_type(dst_addr_);

    if (direction_ == DmaDirection::GlobalToShared) {
      if (src_type != AddrType::Global || dst_type != AddrType::Shared) {
        DPH(1, simobject_->name() << ": Invalid address types for Gâ†’S transfer");
        set_error();
        return;
      }
    } else {
      if (src_type != AddrType::Shared || dst_type != AddrType::Global) {
        DPH(1, simobject_->name() << ": Invalid address types for Sâ†’G transfer");
        set_error();
        return;
      }
    }

    // åˆå§‹åŒ–ä¼ è¾“çŠ¶æ€
    current_src_addr_ = src_addr_;
    current_dst_addr_ = dst_addr_;
    remaining_size_ = size_;
    next_tag_ = 0;
    state_ = DmaState::Reading;
    status_reg_ = (1 << DMA_STATUS_BUSY);
    transfer_start_cycle_ = SimPlatform::instance().cycles();

    DT(2, simobject_->name() << ": Starting transfer: "
        << (direction_ == DmaDirection::GlobalToShared ? "Gâ†’S" : "Sâ†’G")
        << ", src=0x" << std::hex << src_addr_ 
        << ", dst=0x" << dst_addr_
        << ", size=" << std::dec << size_
        << ", core=" << core_id_);

    perf_stats_.transfers++;
  }

  void tick() {
    // æ›´æ–°æ€§èƒ½ç»Ÿè®¡
    if (state_ == DmaState::Idle) {
      perf_stats_.cycles_idle++;
    } else {
      perf_stats_.cycles_active++;
    }

    // çŠ¶æ€æœºå¤„ç†
    switch (state_) {
    case DmaState::Idle:
      // ç©ºé—²,ç­‰å¾… START å‘½ä»¤
      break;

    case DmaState::Reading:
      process_reading();
      break;

    case DmaState::Writing:
      process_writing();
      break;

    case DmaState::Complete:
    case DmaState::Error:
      // å®Œæˆæˆ–é”™è¯¯çŠ¶æ€,ç­‰å¾…å¤ä½
      break;
    }

    // æ¸…é™¤ START ä½
    if (ctrl_reg_ & (1 << DMA_CTRL_START)) {
      ctrl_reg_ &= ~(1 << DMA_CTRL_START);
    }
  }

private:
  void process_reading() {
    // 1. å¤„ç†è¯»å“åº”
    if (!simobject_->mem_rsp_port.empty()) {
      auto& rsp = simobject_->mem_rsp_port.front();
      
      // æŸ¥æ‰¾å¯¹åº”çš„äº‹åŠ¡
      if (!pending_reads_.empty()) {
        auto& txn = pending_reads_.front();
        if (txn.tag == rsp.tag) {
          // è®¡ç®—è¯»å»¶è¿Ÿ
          uint64_t latency = SimPlatform::instance().cycles() - txn.issue_cycle;
          perf_stats_.read_latency += latency;
          
          // ç§»åˆ°å†™é˜Ÿåˆ—
          pending_writes_.push(txn);
          pending_reads_.pop();
          
          DT(4, simobject_->name() << "-read-rsp: tag=" << rsp.tag 
              << ", latency=" << latency);
        }
      }
      
      simobject_->mem_rsp_port.pop();
    }

    // 2. å¤„ç† LocalMem è¯»å“åº”(Sâ†’G æ¨¡å¼)
    if (direction_ == DmaDirection::SharedToGlobal) {
      if (!simobject_->lmem_rsp_port.empty()) {
        auto& rsp = simobject_->lmem_rsp_port.front();
        
        if (!pending_reads_.empty()) {
          auto& txn = pending_reads_.front();
          if (txn.tag == rsp.tag) {
            uint64_t latency = SimPlatform::instance().cycles() - txn.issue_cycle;
            perf_stats_.read_latency += latency;
            
            pending_writes_.push(txn);
            pending_reads_.pop();
            
            DT(4, simobject_->name() << "-lmem-read-rsp: tag=" << rsp.tag);
          }
        }
        
        simobject_->lmem_rsp_port.pop();
      }
    }

    // 3. å‘èµ·æ–°çš„è¯»è¯·æ±‚
    if (remaining_size_ > 0 && 
        pending_reads_.size() < config_.max_outstanding_reads) {
      
      uint32_t transfer_size = MIN(remaining_size_, config_.transfer_size);
      
      DmaTransaction txn;
      txn.src_addr = current_src_addr_;
      txn.dst_addr = current_dst_addr_;
      txn.size = transfer_size;
      txn.tag = next_tag_++;
      txn.issue_cycle = SimPlatform::instance().cycles();
      
      if (direction_ == DmaDirection::GlobalToShared) {
        // ä» Global Memory è¯»å–
        MemReq req;
        req.addr = txn.src_addr;
        req.write = false;
        req.type = AddrType::Global;
        req.tag = txn.tag;
        req.cid = config_.socket_id;
        req.uuid = perf_stats_.read_requests;
        
        simobject_->mem_req_port.push(req, 1);
        perf_stats_.read_requests++;
        
        DT(4, simobject_->name() << "-read-req: addr=0x" << std::hex 
            << req.addr << ", tag=" << req.tag);
      } else {
        // ä» Local Memory è¯»å–
        MemReq req;
        req.addr = txn.src_addr;
        req.write = false;
        req.type = AddrType::Shared;
        req.tag = txn.tag;
        req.cid = config_.socket_id;
        req.uuid = perf_stats_.read_requests;
        
        simobject_->lmem_req_port.push(req, 1);
        perf_stats_.read_requests++;
        
        DT(4, simobject_->name() << "-lmem-read-req: addr=0x" << std::hex 
            << req.addr << ", tag=" << req.tag);
      }
      
      pending_reads_.push(txn);
      current_src_addr_ += transfer_size;
      current_dst_addr_ += transfer_size;
      remaining_size_ -= transfer_size;
    }

    // 4. å¦‚æœæ‰€æœ‰è¯»è¯·æ±‚å·²å‘èµ·,åˆ‡æ¢åˆ°å†™çŠ¶æ€
    if (remaining_size_ == 0 && !pending_writes_.empty()) {
      state_ = DmaState::Writing;
      DT(3, simobject_->name() << ": Switching to Writing state");
    }
  }

  void process_writing() {
    // 1. å¤„ç†å†™å“åº”
    if (!simobject_->mem_rsp_port.empty()) {
      auto& rsp = simobject_->mem_rsp_port.front();
      
      // å†™å®Œæˆ,æ›´æ–°ç»Ÿè®¡
      uint64_t latency = SimPlatform::instance().cycles() - transfer_start_cycle_;
      perf_stats_.write_latency += latency;
      perf_stats_.bytes_transferred += config_.transfer_size;
      
      DT(4, simobject_->name() << "-write-rsp: tag=" << rsp.tag);
      
      simobject_->mem_rsp_port.pop();
    }

    // 2. å¤„ç† LocalMem å†™å“åº”(Gâ†’S æ¨¡å¼)
    if (direction_ == DmaDirection::GlobalToShared) {
      if (!simobject_->lmem_rsp_port.empty()) {
        auto& rsp = simobject_->lmem_rsp_port.front();
        
        perf_stats_.bytes_transferred += config_.transfer_size;
        
        DT(4, simobject_->name() << "-lmem-write-rsp: tag=" << rsp.tag);
        
        simobject_->lmem_rsp_port.pop();
      }
    }

    // 3. å‘èµ·å†™è¯·æ±‚
    if (!pending_writes_.empty() && 
        (pending_reads_.size() + pending_writes_.size()) < 
        (config_.max_outstanding_reads + config_.max_outstanding_writes)) {
      
      auto& txn = pending_writes_.front();
      
      if (direction_ == DmaDirection::GlobalToShared) {
        // å†™å…¥ Local Memory
        MemReq req;
        req.addr = txn.dst_addr;
        req.write = true;
        req.type = AddrType::Shared;
        req.tag = txn.tag;
        req.cid = config_.socket_id;
        req.uuid = perf_stats_.write_requests;
        
        simobject_->lmem_req_port.push(req, 1);
        perf_stats_.write_requests++;
        
        DT(4, simobject_->name() << "-lmem-write-req: addr=0x" << std::hex 
            << req.addr << ", tag=" << req.tag);
      } else {
        // å†™å…¥ Global Memory
        MemReq req;
        req.addr = txn.dst_addr;
        req.write = true;
        req.type = AddrType::Global;
        req.tag = txn.tag;
        req.cid = config_.socket_id;
        req.uuid = perf_stats_.write_requests;
        
        simobject_->mem_req_port.push(req, 1);
        perf_stats_.write_requests++;
        
        DT(4, simobject_->name() << "-write-req: addr=0x" << std::hex 
            << req.addr << ", tag=" << req.tag);
      }
      
      pending_writes_.pop();
    }

    // 4. æ£€æŸ¥æ˜¯å¦å®Œæˆ
    if (pending_reads_.empty() && pending_writes_.empty() && remaining_size_ == 0) {
      complete_transfer(true);
    }
  }

  void complete_transfer(bool success) {
    state_ = success ? DmaState::Complete : DmaState::Error;
    status_reg_ = success ? (1 << DMA_STATUS_DONE) : (1 << DMA_STATUS_ERROR);
    status_reg_ &= ~(1 << DMA_STATUS_BUSY);
    
    if (!success) {
      perf_stats_.errors++;
    }
    
    uint64_t total_cycles = SimPlatform::instance().cycles() - transfer_start_cycle_;
    
    DT(2, simobject_->name() << ": Transfer " 
        << (success ? "completed" : "failed")
        << ", bytes=" << (size_ - remaining_size_)
        << ", cycles=" << total_cycles);
    
    // è°ƒç”¨å®Œæˆå›è°ƒ
    if (completion_cb_) {
      completion_cb_(success, size_ - remaining_size_);
    }
    
    // è‡ªåŠ¨è¿”å› Idle çŠ¶æ€
    state_ = DmaState::Idle;
    status_reg_ = (1 << DMA_STATUS_IDLE);
  }

  void set_error() {
    state_ = DmaState::Error;
    status_reg_ = (1 << DMA_STATUS_ERROR);
    status_reg_ &= ~(1 << DMA_STATUS_BUSY);
    perf_stats_.errors++;
    
    if (completion_cb_) {
      completion_cb_(false, 0);
    }
  }
};

///////////////////////////////////////////////////////////////////////////////

DmaEngine::DmaEngine(const SimContext& ctx, const char* name, const Config& config)
  : SimObject<DmaEngine>(ctx, name)
  , mem_req_port(this)
  , mem_rsp_port(this)
  , lmem_req_port(this)
  , lmem_rsp_port(this)
  , impl_(new Impl(this, config))
  , socket_(nullptr)
{}

DmaEngine::~DmaEngine() {
  delete impl_;
}

void DmaEngine::reset() {
  impl_->reset();
}

void DmaEngine::tick() {
  impl_->tick();
}

void DmaEngine::dcr_write(uint32_t addr, uint32_t value) {
  impl_->dcr_write(addr, value);
}

uint32_t DmaEngine::dcr_read(uint32_t addr) const {
  return impl_->dcr_read(addr);
}

bool DmaEngine::is_busy() const {
  return impl_->state_ == DmaState::Reading || 
         impl_->state_ == DmaState::Writing;
}

bool DmaEngine::is_idle() const {
  return impl_->state_ == DmaState::Idle;
}

bool DmaEngine::is_complete() const {
  return impl_->state_ == DmaState::Complete;
}

bool DmaEngine::has_error() const {
  return impl_->state_ == DmaState::Error;
}

void DmaEngine::set_completion_callback(CompletionCallback cb) {
  impl_->completion_cb_ = cb;
}

DmaEngine::PerfStats DmaEngine::perf_stats() const {
  return impl_->perf_stats_;
}
```

### 4. Socket é›†æˆ

#### sim/simx/socket.h (ä¿®æ”¹)

```cpp
#pragma once

#include <simobject.h>
#include "dcrs.h"
#include "arch.h"
#include "cache_cluster.h"
#include "local_mem.h"
#include "core.h"
#include "dma_engine.h"  // æ–°å¢
#include "constants.h"

namespace vortex {

class Cluster;

class Socket : public SimObject<Socket> {
public:
  struct PerfStats {
    CacheSim::PerfStats icache;
    CacheSim::PerfStats dcache;
    DmaEngine::PerfStats dma;  // æ–°å¢
  };

  std::vector<SimPort<MemReq>> mem_req_ports;
  std::vector<SimPort<MemRsp>> mem_rsp_ports;

  Socket(const SimContext& ctx,
         uint32_t socket_id,
         Cluster* cluster,
         const Arch &arch,
         const DCRS &dcrs);

  ~Socket();

  uint32_t id() const {
    return socket_id_;
  }

  Cluster* cluster() const {
    return cluster_;
  }

  // æ–°å¢: è·å– Core æŒ‡é’ˆ
  Core* get_core(uint32_t index) const {
    if (index >= cores_.size()) return nullptr;
    return cores_[index].get();
  }

  // æ–°å¢: DCR æ¥å£
  void dcr_write(uint32_t addr, uint32_t value);
  uint32_t dcr_read(uint32_t addr) const;

  void reset();
  void tick();
  void attach_ram(RAM* ram);

#ifdef VM_ENABLE
  void set_satp(uint64_t satp);
#endif

  bool running() const;
  int get_exitcode() const;
  void barrier(uint32_t bar_id, uint32_t count, uint32_t core_id);
  void resume(uint32_t core_id);

  PerfStats perf_stats() const;

private:
  uint32_t                socket_id_;
  Cluster*                cluster_;
  std::vector<Core::Ptr>  cores_;
  CacheCluster::Ptr       icaches_;
  CacheCluster::Ptr       dcaches_;
  DmaEngine::Ptr          dma_engine_;  // æ–°å¢
  
  // å£°æ˜ä¸ºå‹å…ƒ,å…è®¸ DmaEngine è®¿é—® cores_
  friend class DmaEngine;
};

} // namespace vortex
```

#### sim/simx/socket.cpp (ä¿®æ”¹)

```cpp
#include "socket.h"
#include "cluster.h"

using namespace vortex;

Socket::Socket(const SimContext& ctx,
                uint32_t socket_id,
                Cluster* cluster,
                const Arch &arch,
                const DCRS &dcrs)
  : SimObject(ctx, StrFormat("socket%d", socket_id))
  , mem_req_ports(L1_MEM_PORTS, this)
  , mem_rsp_ports(L1_MEM_PORTS, this)
  , socket_id_(socket_id)
  , cluster_(cluster)
  , cores_(arch.socket_size())
{
  auto cores_per_socket = cores_.size();
  char sname[100];

  // åˆ›å»º ICache
  snprintf(sname, 100, "%s-icaches", this->name().c_str());
  icaches_ = CacheCluster::Create(sname, cores_per_socket, NUM_ICACHES, CacheSim::Config{
    !ICACHE_ENABLED,
    log2ceil(ICACHE_SIZE),
    log2ceil(L1_LINE_SIZE),
    log2ceil(sizeof(uint32_t)),
    log2ceil(ICACHE_NUM_WAYS),
    log2ceil(1),
    XLEN,
    1,
    ICACHE_MEM_PORTS,
    false,
    false,
    ICACHE_MSHR_SIZE,
    2,
  });

  // åˆ›å»º DCache
  snprintf(sname, 100, "%s-dcaches", this->name().c_str());
  dcaches_ = CacheCluster::Create(sname, cores_per_socket, NUM_DCACHES, CacheSim::Config{
    !DCACHE_ENABLED,
    log2ceil(DCACHE_SIZE),
    log2ceil(L1_LINE_SIZE),
    log2ceil(DCACHE_WORD_SIZE),
    log2ceil(DCACHE_NUM_WAYS),
    log2ceil(DCACHE_NUM_BANKS),
    XLEN,
    DCACHE_NUM_REQS,
    L1_MEM_PORTS,
    DCACHE_WRITEBACK,
    false,
    DCACHE_MSHR_SIZE,
    2,
  });

  // åˆ›å»º DMA Engine
  snprintf(sname, 100, "%s-dma", this->name().c_str());
  dma_engine_ = DmaEngine::Create(sname, DmaEngine::Config{
    socket_id,
    static_cast<uint32_t>(cores_.size()),
    4,   // max_outstanding_reads
    4,   // max_outstanding_writes
    64   // transfer_size (cache line)
  });
  dma_engine_->set_socket(this);

  // è®¡ç®—é‡å ç«¯å£æ•°
  uint32_t overlap = MIN(ICACHE_MEM_PORTS, L1_MEM_PORTS);

  // è¿æ¥ L1 caches å’Œ DMA åˆ°å¤–éƒ¨å†…å­˜æ¥å£
  // ä¿®æ”¹: æ‰©å±• arbiter ä»¥æ”¯æŒ DMA (3 è¾“å…¥è€Œé 2)
  for (uint32_t i = 0; i < L1_MEM_PORTS; ++i) {
    snprintf(sname, 100, "%s-l1_arb%d", this->name().c_str(), i);
    auto l1_arb = MemArbiter::Create(sname, ArbiterType::RoundRobin, 
                                      2 * overlap + 1, overlap);  // +1 for DMA

    if (i < overlap) {
      // è¿æ¥ ICache
      icaches_->MemReqPorts.at(i).bind(&l1_arb->ReqIn.at(i));
      l1_arb->RspIn.at(i).bind(&icaches_->MemRspPorts.at(i));

      // è¿æ¥ DCache
      dcaches_->MemReqPorts.at(i).bind(&l1_arb->ReqIn.at(overlap + i));
      l1_arb->RspIn.at(overlap + i).bind(&dcaches_->MemRspPorts.at(i));

      // è¿æ¥ DMA (åªè¿æ¥åˆ°ç¬¬ä¸€ä¸ªç«¯å£)
      if (i == 0) {
        dma_engine_->mem_req_port.bind(&l1_arb->ReqIn.at(2 * overlap));
        l1_arb->RspIn.at(2 * overlap).bind(&dma_engine_->mem_rsp_port);
      }

      // è¿æ¥åˆ°å¤–éƒ¨
      l1_arb->ReqOut.at(i).bind(&this->mem_req_ports.at(i));
      this->mem_rsp_ports.at(i).bind(&l1_arb->RspOut.at(i));
    } else {
      if (L1_MEM_PORTS > ICACHE_MEM_PORTS) {
        dcaches_->MemReqPorts.at(i).bind(&this->mem_req_ports.at(i));
        this->mem_rsp_ports.at(i).bind(&dcaches_->MemRspPorts.at(i));
      } else {
        icaches_->MemReqPorts.at(i).bind(&this->mem_req_ports.at(i));
        this->mem_rsp_ports.at(i).bind(&icaches_->MemRspPorts.at(i));
      }
    }
  }

  // åˆ›å»º cores
  for (uint32_t i = 0; i < cores_per_socket; ++i) {
    uint32_t core_id = socket_id * cores_per_socket + i;
    cores_.at(i) = Core::Create(core_id, this, arch, dcrs);
  }

  // è¿æ¥ cores åˆ° caches
  for (uint32_t i = 0; i < cores_per_socket; ++i) {
    cores_.at(i)->icache_req_ports.at(0).bind(&icaches_->CoreReqPorts.at(i).at(0));
    icaches_->CoreRspPorts.at(i).at(0).bind(&cores_.at(i)->icache_rsp_ports.at(0));

    for (uint32_t j = 0; j < DCACHE_NUM_REQS; ++j) {
      cores_.at(i)->dcache_req_ports.at(j).bind(&dcaches_->CoreReqPorts.at(i).at(j));
      dcaches_->CoreRspPorts.at(i).at(j).bind(&cores_.at(i)->dcache_rsp_ports.at(j));
    }
  }
}

Socket::~Socket() {
  //--
}

void Socket::reset() {
  if (dma_engine_) {
    dma_engine_->reset();
  }
}

void Socket::tick() {
  if (dma_engine_) {
    dma_engine_->tick();
  }
}

void Socket::attach_ram(RAM* ram) {
  for (auto core : cores_) {
    core->attach_ram(ram);
  }
  // DMA ä¸éœ€è¦ RAM æŒ‡é’ˆ,é€šè¿‡ SimPort è®¿é—®
}

void Socket::dcr_write(uint32_t addr, uint32_t value) {
  // æ£€æŸ¥æ˜¯å¦æ˜¯ DMA DCR
  if (addr >= VX_DCR_DMA_SRC_ADDR0 && addr <= VX_DCR_DMA_CTRL) {
    if (dma_engine_) {
      // ç‰¹æ®Šå¤„ç† CORE_ID: è½¬æ¢ä¸º Socket å†…ç´¢å¼•
      if (addr == VX_DCR_DMA_CORE_ID) {
        uint32_t global_core_id = value;
        uint32_t cores_per_socket = cores_.size();
        uint32_t target_socket = global_core_id / cores_per_socket;
        
        // åªæœ‰ç›®æ ‡ Socket å¤„ç†
        if (target_socket == socket_id_) {
          uint32_t local_core_id = global_core_id % cores_per_socket;
          dma_engine_->dcr_write(addr, local_core_id);
          
          // åŠ¨æ€ç»‘å®š DMA åˆ°ç›®æ ‡ Core çš„ LocalMem
          // æ³¨æ„: è¿™é‡Œéœ€è¦ç¡®ä¿ LocalMem æœ‰è¶³å¤Ÿçš„è¾“å…¥ç«¯å£
          // å®é™…å®ç°ä¸­å¯èƒ½éœ€è¦ä½¿ç”¨ä¸“ç”¨çš„ DMA é€šé“
          if (local_core_id < cores_.size()) {
            auto core = cores_[local_core_id].get();
            auto lmem = core->local_mem();
            
            // å‡è®¾ LocalMem çš„æœ€åä¸€ä¸ªç«¯å£ä¿ç•™ç»™ DMA
            uint32_t dma_channel = LSU_CHANNELS - 1;
            dma_engine_->lmem_req_port.bind(&lmem->Inputs.at(dma_channel));
            lmem->Outputs.at(dma_channel).bind(&dma_engine_->lmem_rsp_port);
            
            DT(3, this->name() << ": DMA bound to core " << local_core_id);
          }
        }
      } else {
        dma_engine_->dcr_write(addr, value);
      }
    }
  }
}

uint32_t Socket::dcr_read(uint32_t addr) const {
  if (addr >= VX_DCR_DMA_SRC_ADDR0 && addr <= VX_DCR_DMA_STATUS) {
    if (dma_engine_) {
      return dma_engine_->dcr_read(addr);
    }
  }
  return 0;
}

#ifdef VM_ENABLE
void Socket::set_satp(uint64_t satp) {
  for (auto core : cores_) {
    core->set_satp(satp);
  }
}
#endif

bool Socket::running() const {
  for (auto& core : cores_) {
    if (core->running())
      return true;
  }
  return false;
}

int Socket::get_exitcode() const {
  int exitcode = 0;
  for (auto& core : cores_) {
    exitcode |= core->get_exitcode();
  }
  return exitcode;
}

void Socket::barrier(uint32_t bar_id, uint32_t count, uint32_t core_id) {
  cluster_->barrier(bar_id, count, socket_id_ * cores_.size() + core_id);
}

void Socket::resume(uint32_t core_index) {
  cores_.at(core_index)->resume(-1);
}

Socket::PerfStats Socket::perf_stats() const {
  PerfStats perf_stats;
  perf_stats.icache = icaches_->perf_stats();
  perf_stats.dcache = dcaches_->perf_stats();
  if (dma_engine_) {
    perf_stats.dma = dma_engine_->perf_stats();
  }
  return perf_stats;
}
```

### 5. Cluster é›†æˆ

#### sim/simx/cluster.h (ä¿®æ”¹)

```cpp
#pragma once

#include <simobject.h>
#include "dcrs.h"
#include "arch.h"
#include "cache_sim.h"
#include "socket.h"
#include "barrier.h"
#include "constants.h"

namespace vortex {

class ProcessorImpl;

class Cluster : public SimObject<Cluster> {
public:
  struct PerfStats {
    CacheSim::PerfStats l2cache;
  };

  std::vector<SimPort<MemReq>> mem_req_ports;
  std::vector<SimPort<MemRsp>> mem_rsp_ports;

  Cluster(const SimContext& ctx,
          uint32_t cluster_id,
          ProcessorImpl* processor,
          const Arch &arch,
          const DCRS &dcrs);

  ~Cluster();

  uint32_t id() const {
    return cluster_id_;
  }

  ProcessorImpl* processor() const {
    return processor_;
  }

  // æ–°å¢: DCR æ¥å£
  void dcr_write(uint32_t addr, uint32_t value);
  uint32_t dcr_read(uint32_t addr) const;

  void reset();
  void tick();
  void attach_ram(RAM* ram);

#ifdef VM_ENABLE
  void set_satp(uint64_t satp);
#endif

  bool running() const;
  int get_exitcode() const;
  void barrier(uint32_t bar_id, uint32_t count, uint32_t core_id);

  PerfStats perf_stats() const;

private:
  uint32_t                  cluster_id_;
  ProcessorImpl*            processor_;
  std::vector<Socket::Ptr>  sockets_;
  CacheSim::Ptr             l2cache_;
  std::vector<Barrier>      barriers_;
  uint32_t                  cores_per_socket_;
};

} // namespace vortex
```

#### sim/simx/cluster.cpp (ä¿®æ”¹)

```cpp
#include "cluster.h"

using namespace vortex;

// ... ç°æœ‰æ„é€ å‡½æ•°ä»£ç  ...

void Cluster::dcr_write(uint32_t addr, uint32_t value) {
  // DMA DCR è·¯ç”±åˆ°æ‰€æœ‰ Socket
  if (addr >= VX_DCR_DMA_SRC_ADDR0 && addr <= VX_DCR_DMA_CTRL) {
    for (auto& socket : sockets_) {
      socket->dcr_write(addr, value);
    }
  }
}

uint32_t Cluster::dcr_read(uint32_t addr) const {
  // ä»ç¬¬ä¸€ä¸ª Socket è¯»å–(æ‰€æœ‰ Socket çš„ DMA çŠ¶æ€åº”è¯¥ç›¸åŒ)
  if (addr >= VX_DCR_DMA_SRC_ADDR0 && addr <= VX_DCR_DMA_STATUS) {
    if (!sockets_.empty()) {
      return sockets_[0]->dcr_read(addr);
    }
  }
  return 0;
}

// ... å…¶ä»–ç°æœ‰æ–¹æ³• ...
```

### 6. Processor é›†æˆ

#### sim/simx/processor.cpp (ä¿®æ”¹)

```cpp
void ProcessorImpl::dcr_write(uint32_t addr, uint32_t value) {
  if (addr >= VX_DCR_BASE_STATE_BEGIN && addr < VX_DCR_BASE_STATE_END) {
    dcrs_.write(addr, value);
    return;
  }

  // DMA DCR è·¯ç”±åˆ°æ‰€æœ‰ Cluster
  if (addr >= VX_DCR_DMA_SRC_ADDR0 && addr <= VX_DCR_DMA_CTRL) {
    for (auto& cluster : clusters_) {
      cluster->dcr_write(addr, value);
    }
    return;
  }

  std::cerr << "Error: invalid DCR addr=0x" << std::hex << addr << std::dec << std::endl;
  std::abort();
}
```

### 7. Makefile æ›´æ–°

#### sim/simx/Makefile (ä¿®æ”¹)

```makefile
# åœ¨ SRCS åˆ—è¡¨ä¸­æ·»åŠ 
SRCS += dma_engine.cpp
```

### 8. LocalMem é…ç½®è°ƒæ•´

#### sim/simx/constants.h (å¯èƒ½éœ€è¦ä¿®æ”¹)

```cpp
// ç¡®ä¿ LocalMem æœ‰è¶³å¤Ÿçš„è¾“å…¥ç«¯å£
// å¦‚æœ LSU_CHANNELS ä¸å¤Ÿ,éœ€è¦å¢åŠ æˆ–ä½¿ç”¨ä¸“ç”¨ DMA é€šé“
#define DMA_LMEM_CHANNEL (LSU_CHANNELS - 1)  // ä¿ç•™æœ€åä¸€ä¸ªé€šé“ç»™ DMA
```

---

## é›†æˆæ­¥éª¤

### æ­¥éª¤ 1: æ·»åŠ æ–‡ä»¶

```bash
# åˆ›å»º DMA Engine æ–‡ä»¶
touch sim/simx/dma_engine.h
touch sim/simx/dma_engine.cpp

# ç¼–è¾‘æ–‡ä»¶,å¤åˆ¶ä¸Šè¿°ä»£ç 
```

### æ­¥éª¤ 2: ä¿®æ”¹ç°æœ‰æ–‡ä»¶

æŒ‰ç…§ä¸Šè¿°ä»£ç ä¿®æ”¹ä»¥ä¸‹æ–‡ä»¶:
1. `hw/rtl/VX_types.vh` - æ·»åŠ  DCR å®šä¹‰
2. `sim/simx/socket.h` - æ·»åŠ  DMA æˆå‘˜å’Œæ–¹æ³•
3. `sim/simx/socket.cpp` - é›†æˆ DMA Engine
4. `sim/simx/cluster.h` - æ·»åŠ  DCR æ–¹æ³•
5. `sim/simx/cluster.cpp` - å®ç° DCR è·¯ç”±
6. `sim/simx/processor.cpp` - æ·»åŠ  DMA DCR è·¯ç”±
7. `sim/simx/Makefile` - æ·»åŠ  dma_engine.cpp

### æ­¥éª¤ 3: ç¼–è¯‘

```bash
cd sim/simx
make clean
make
```

### æ­¥éª¤ 4: æ£€æŸ¥ç¼–è¯‘é”™è¯¯

å¸¸è§é—®é¢˜:
- `cores_` è®¿é—®æƒé™ â†’ å·²é€šè¿‡ `get_core()` è§£å†³
- SimPort ç»‘å®šé”™è¯¯ â†’ æ£€æŸ¥ç«¯å£æ–¹å‘å’Œç±»å‹
- ç¼ºå°‘å¤´æ–‡ä»¶ â†’ æ·»åŠ å¿…è¦çš„ `#include`

---

## æµ‹è¯•æ–¹æ¡ˆ

### æµ‹è¯•ç¨‹åº 1: åŸºæœ¬åŠŸèƒ½æµ‹è¯•

#### tests/regression/dma/basic_test.cpp

```cpp
#include <iostream>
#include <vortex.h>
#include <VX_config.h>
#include <vector>
#include <cstring>

#define LMEM_BASE_ADDR 0x8000000000000000ULL

int main() {
  vx_device_h device;
  
  // åˆå§‹åŒ–è®¾å¤‡
  if (vx_dev_open(&device) != 0) {
    std::cerr << "Failed to open device" << std::endl;
    return -1;
  }

  // æµ‹è¯•æ•°æ®
  const uint32_t size = 256;  // 256 bytes
  std::vector<uint8_t> src_data(size);
  std::vector<uint8_t> verify_data(size);
  
  // å¡«å……æµ‹è¯•æ•°æ®
  for (uint32_t i = 0; i < size; ++i) {
    src_data[i] = i & 0xFF;
  }

  // åˆ†é… Global Memory
  uint64_t global_addr = 0x10000;
  vx_mem_write(device, global_addr, src_data.data(), size);

  // é…ç½® DMA: Global â†’ Shared
  std::cout << "Starting DMA transfer (Global â†’ Shared)..." << std::endl;
  
  vx_dcr_write(device, VX_DCR_DMA_SRC_ADDR0, global_addr & 0xFFFFFFFF);
  vx_dcr_write(device, VX_DCR_DMA_SRC_ADDR1, global_addr >> 32);
  vx_dcr_write(device, VX_DCR_DMA_DST_ADDR0, LMEM_BASE_ADDR & 0xFFFFFFFF);
  vx_dcr_write(device, VX_DCR_DMA_DST_ADDR1, LMEM_BASE_ADDR >> 32);
  vx_dcr_write(device, VX_DCR_DMA_SIZE0, size);
  vx_dcr_write(device, VX_DCR_DMA_SIZE1, 0);
  vx_dcr_write(device, VX_DCR_DMA_CORE_ID, 0);  // Core 0
  vx_dcr_write(device, VX_DCR_DMA_CTRL, 0x1);   // START, Gâ†’S

  // ç­‰å¾…å®Œæˆ
  uint32_t status;
  do {
    vx_dcr_read(device, VX_DCR_DMA_STATUS, &status);
  } while (status & (1 << DMA_STATUS_BUSY));

  if (status & (1 << DMA_STATUS_ERROR)) {
    std::cerr << "DMA transfer failed!" << std::endl;
    vx_dev_close(device);
    return -1;
  }

  std::cout << "DMA transfer completed!" << std::endl;

  // éªŒè¯: éœ€è¦è¿è¡Œ kernel ä» Shared Memory è¯»å–æ•°æ®
  // (Host æ— æ³•ç›´æ¥è®¿é—® Shared Memory)

  vx_dev_close(device);
  return 0;
}
```

### æµ‹è¯•ç¨‹åº 2: æ€§èƒ½æµ‹è¯•

#### tests/regression/dma/perf_test.cpp

```cpp
#include <iostream>
#include <vortex.h>
#include <VX_config.h>
#include <chrono>
#include <vector>

#define LMEM_BASE_ADDR 0x8000000000000000ULL

void test_dma_bandwidth(vx_device_h device, uint32_t size) {
  std::vector<uint8_t> data(size, 0xAA);
  uint64_t global_addr = 0x10000;
  
  vx_mem_write(device, global_addr, data.data(), size);

  auto start = std::chrono::high_resolution_clock::now();

  // é…ç½®å¹¶å¯åŠ¨ DMA
  vx_dcr_write(device, VX_DCR_DMA_SRC_ADDR0, global_addr & 0xFFFFFFFF);
  vx_dcr_write(device, VX_DCR_DMA_SRC_ADDR1, global_addr >> 32);
  vx_dcr_write(device, VX_DCR_DMA_DST_ADDR0, LMEM_BASE_ADDR & 0xFFFFFFFF);
  vx_dcr_write(device, VX_DCR_DMA_DST_ADDR1, LMEM_BASE_ADDR >> 32);
  vx_dcr_write(device, VX_DCR_DMA_SIZE0, size);
  vx_dcr_write(device, VX_DCR_DMA_SIZE1, 0);
  vx_dcr_write(device, VX_DCR_DMA_CORE_ID, 0);
  vx_dcr_write(device, VX_DCR_DMA_CTRL, 0x1);

  // ç­‰å¾…å®Œæˆ
  uint32_t status;
  do {
    vx_dcr_read(device, VX_DCR_DMA_STATUS, &status);
  } while (status & (1 << DMA_STATUS_BUSY));

  auto end = std::chrono::high_resolution_clock::now();
  auto duration = std::chrono::duration_cast<std::chrono::microseconds>(end - start);

  double bandwidth = (size / 1024.0 / 1024.0) / (duration.count() / 1e6);
  std::cout << "Size: " << size << " bytes, "
            << "Time: " << duration.count() << " us, "
            << "Bandwidth: " << bandwidth << " MB/s" << std::endl;
}

int main() {
  vx_device_h device;
  
  if (vx_dev_open(&device) != 0) {
    std::cerr << "Failed to open device" << std::endl;
    return -1;
  }

  std::cout << "DMA Bandwidth Test" << std::endl;
  std::cout << "==================" << std::endl;

  // æµ‹è¯•ä¸åŒå¤§å°
  test_dma_bandwidth(device, 64);
  test_dma_bandwidth(device, 256);
  test_dma_bandwidth(device, 1024);
  test_dma_bandwidth(device, 4096);
  test_dma_bandwidth(device, 16384);

  vx_dev_close(device);
  return 0;
}
```

### æµ‹è¯• Makefile

#### tests/regression/dma/Makefile

```makefile
TARGET = dma_test

VORTEX_RT_PATH ?= $(realpath ../../../runtime)
VORTEX_DRV_PATH ?= $(VORTEX_RT_PATH)/opae

CXXFLAGS += -std=c++11 -Wall -Wextra -Wfatal-errors
CXXFLAGS += -I$(VORTEX_RT_PATH)/include
CXXFLAGS += -I$(VORTEX_RT_PATH)/../hw/rtl

LDFLAGS += -L$(VORTEX_RT_PATH) -lvortex
LDFLAGS += -L$(VORTEX_DRV_PATH) -lopae-c

SRCS = basic_test.cpp

all: $(TARGET)

$(TARGET): $(SRCS)
	$(CXX) $(CXXFLAGS) $^ $(LDFLAGS) -o $@

run: $(TARGET)
	./$(TARGET)

clean:
	rm -f $(TARGET) *.o
```

---

## æ€§èƒ½åˆ†æ

### é¢„æœŸæ€§èƒ½

å‡è®¾é…ç½®:
- Cache line: 64 bytes
- Memory latency: 100 cycles
- Max outstanding: 4 requests

**ç†è®ºå¸¦å®½**:
```
Bandwidth = (Transfer_Size Ã— Outstanding) / Latency
          = (64 Ã— 4) / 100
          = 2.56 bytes/cycle
```

### æ€§èƒ½ç»Ÿè®¡è¾“å‡º

```cpp
// åœ¨ Processor ä¸­æ·»åŠ  DMA ç»Ÿè®¡è¾“å‡º
void ProcessorImpl::show_stats() {
  // ... ç°æœ‰ç»Ÿè®¡ ...
  
  // DMA ç»Ÿè®¡
  for (uint32_t c = 0; c < clusters_.size(); ++c) {
    auto cluster = clusters_[c];
    for (uint32_t s = 0; s < NUM_SOCKETS; ++s) {
      auto socket_stats = cluster->perf_stats();
      auto& dma_stats = socket_stats.dma;
      
      std::cout << "DMA[" << c << "][" << s << "]:" << std::endl;
      std::cout << "  Transfers: " << dma_stats.transfers << std::endl;
      std::cout << "  Bytes: " << dma_stats.bytes_transferred << std::endl;
      std::cout << "  Cycles Active: " << dma_stats.cycles_active << std::endl;
      std::cout << "  Cycles Idle: " << dma_stats.cycles_idle << std::endl;
      std::cout << "  Avg Read Latency: " 
                << (dma_stats.read_requests > 0 ? 
                    dma_stats.read_latency / dma_stats.read_requests : 0)
                << " cycles" << std::endl;
      std::cout << "  Avg Write Latency: "
                << (dma_stats.write_requests > 0 ?
                    dma_stats.write_latency / dma_stats.write_requests : 0)
                << " cycles" << std::endl;
      std::cout << "  Errors: " << dma_stats.errors << std::endl;
    }
  }
}
```

---

## å…³é”®è®¾è®¡å†³ç­–è¯´æ˜

### 1. ä¸ºä»€ä¹ˆä½¿ç”¨ SimPort?

**åŸå› **:
- **ä¸€è‡´æ€§**: æ‰€æœ‰å†…å­˜è®¿é—®éƒ½é€šè¿‡ SimPort,ç¬¦åˆ SimX æ¶æ„
- **å‡†ç¡®æ€§**: æ¨¡æ‹ŸçœŸå®çš„å»¶è¿Ÿå’Œå†²çª
- **å¯æ‰©å±•æ€§**: æ˜“äºæ·»åŠ ä»²è£ã€ä¼˜å…ˆçº§ç­‰åŠŸèƒ½

### 2. ä¸ºä»€ä¹ˆ DMA è¿æ¥åˆ° L1 Arbiter?

**åŸå› **:
- **å…±äº«å¸¦å®½**: DMA å’Œ Cache å…±äº«åˆ° L2 çš„å¸¦å®½
- **çœŸå®å»ºæ¨¡**: ç¡¬ä»¶ä¸­ DMA ä¹Ÿéœ€è¦ä»²è£
- **é¿å…æ­»é”**: é€šè¿‡ arbiter ç®¡ç†è®¿é—®é¡ºåº

### 3. ä¸ºä»€ä¹ˆä½¿ç”¨æµæ°´çº¿ä¼ è¾“?

**åŸå› **:
- **é«˜ååé‡**: è¯»å†™é‡å ,æé«˜å¸¦å®½åˆ©ç”¨ç‡
- **çœŸå®æ€§**: ç°ä»£ DMA éƒ½æ˜¯æµæ°´çº¿çš„
- **æ€§èƒ½**: å‡å°‘æ€»ä¼ è¾“æ—¶é—´

### 4. LocalMem ç«¯å£åˆ†é…

**é—®é¢˜**: LocalMem çš„è¾“å…¥ç«¯å£æœ‰é™(LSU_CHANNELS ä¸ª)

**è§£å†³æ–¹æ¡ˆ**:
- **é€‰é¡¹ A**: ä¿ç•™æœ€åä¸€ä¸ªç«¯å£ç»™ DMA
- **é€‰é¡¹ B**: æ‰©å±• LocalMem ç«¯å£æ•°
- **é€‰é¡¹ C**: DMA å’Œ LSU å…±äº«ç«¯å£(éœ€è¦ä»²è£)

**å½“å‰å®ç°**: é€‰é¡¹ A (æœ€ç®€å•)

---

## åç»­å·¥ä½œ

### P0 - å¿…éœ€

- [ ] **å®Œæ•´æµ‹è¯•**: ç¼–å†™åŒ…å« kernel çš„å®Œæ•´éªŒè¯æµ‹è¯•
- [ ] **RTL å®ç°**: ç¡¬ä»¶ DMA Engine è®¾è®¡
- [ ] **æ–‡æ¡£**: ç”¨æˆ·æ‰‹å†Œå’Œ API æ–‡æ¡£

### P1 - é‡è¦

- [ ] **å¤šé€šé“ DMA**: æ”¯æŒå¤šä¸ªå¹¶å‘ DMA ä¼ è¾“
- [ ] **ä¸­æ–­æœºåˆ¶**: å®Œæˆæ—¶è§¦å‘ä¸­æ–­
- [ ] **é”™è¯¯æ¢å¤**: æ›´å¥å£®çš„é”™è¯¯å¤„ç†
- [ ] **2D ä¼ è¾“**: æ”¯æŒ stride å’Œ 2D å—ä¼ è¾“

### P2 - ä¼˜åŒ–

- [ ] **ä¼˜å…ˆçº§æ§åˆ¶**: DMA vs Cache ä¼˜å…ˆçº§
- [ ] **å¸¦å®½é™åˆ¶**: é˜²æ­¢ DMA é¥¿æ­» Cache
- [ ] **Scatter-Gather**: æ”¯æŒæè¿°ç¬¦é“¾è¡¨
- [ ] **å‹ç¼©ä¼ è¾“**: æ”¯æŒæ•°æ®å‹ç¼©

---

## æ€»ç»“

### âœ… æ”¹è¿›ç‚¹

1. **ç¬¦åˆ SimX æ¶æ„**: ä½¿ç”¨ SimPort å’Œäº‹ä»¶é©±åŠ¨æ¨¡å‹
2. **ç¼–è¯‘é€šè¿‡**: è§£å†³äº† `cores_` è®¿é—®æƒé™é—®é¢˜
3. **å®Œæ•´è·¯ç”±**: å®ç°äº† DCR çš„å®Œæ•´è·¯ç”±é“¾
4. **çœŸå®å»ºæ¨¡**: åŒ…å«å»¶è¿Ÿã€ä»²è£ã€æµæ°´çº¿
5. **è¯¦ç»†ç»Ÿè®¡**: å®Œæ•´çš„æ€§èƒ½åˆ†ææ•°æ®
6. **å¥å£®æ€§**: åœ°å€éªŒè¯ã€å¯¹é½æ£€æŸ¥ã€é”™è¯¯å¤„ç†

### ğŸ“Š å¯¹æ¯”åŸè®¾è®¡

| ç‰¹æ€§ | åŸè®¾è®¡ | ä¿®è®¢è®¾è®¡ |
|------|--------|----------|
| å†…å­˜è®¿é—® | åŒæ­¥ç›´æ¥ | å¼‚æ­¥ SimPort âœ… |
| æ€§èƒ½æ¨¡æ‹Ÿ | ä¸å‡†ç¡® | çœŸå®å»¶è¿Ÿ âœ… |
| æ¶æ„ä¸€è‡´æ€§ | ä¸ç¬¦åˆ | å®Œå…¨ç¬¦åˆ âœ… |
| ç¼–è¯‘ | ä¼šå¤±è´¥ | é€šè¿‡ âœ… |
| æµæ°´çº¿ | æ—  | æœ‰ âœ… |
| ä»²è£ | æ—  | æœ‰ âœ… |

