================================================================================ 
Commit: c73039a7493385ddd220dc0d6e604d8eea7bf607 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:32:11 2018 -0700 
-------------------------------------------------------------------------------- 
Update BIOS-ID to v2383_01

BIOS ID updated from 2383_00 to 2383_01

Hsd-es-id: N/A
Original commit date: Wed Sep 19 17:59:30 2018 -0700
Change-Id: Ic68a794be0cf51f0ac9ca9b3efb282ffa48c241b
Original commit hash: f3c787f7cb401ff730454b1540b72fe59c837d13

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: adc3d45330669f545ac8c3e578e4533d823ed7e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:32:10 2018 -0700 
-------------------------------------------------------------------------------- 
Re-Integrate ICL VBIOS 1001

This commit re-integrates VBIOS as we also need to disable "above 4GB MMIO bios assignment" along with CSM ON.

Hsd-es-id: 1606682221
Original commit date: Wed Sep 19 16:22:41 2018 -0700
Change-Id: I6909659313ad3668c205213b6290ddf03f7f820d
Original commit hash: ace1f59edace9a483c29e937d7bdf892e4b98f66

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Csm/LegacyRom/VideoRom/LegacyVideoRom.bin
IceLakePlatSamplePkg/Csm/LegacyRom/VideoRom/VideoRom.bsf

================================================================================ 
Commit: 7b696628da49754625ee59f917d7ec9ef28f6657 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:32:07 2018 -0700 
-------------------------------------------------------------------------------- 
Revert "[Title]: BIOS Issues PCI Config cycles <100 ms after PCIe Device Power-On" due to S4 and S5 regression

This reverts commit 28c9a32abb519ccf7e3887e509c1ed9d43899687.

Hsd-es-id: 1606686520
Original commit date: Wed Sep 19 15:02:34 2018 -0700
Change-Id: Ie156eb0ca0ab4700485764338cf2539ff54421a1
Original commit hash: c13ad9066fbac135b11f17ae57d4c99379ccac92

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Include/PeiPlatformHookLib.h
IceLakePlatSamplePkg/Board/Library/PeiPlatformHookLib/PeiPlatformHooklib.c
IceLakePlatSamplePkg/Board/Library/PeiPlatformHookLib/PeiPlatformHooklib.inf
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.inf
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclPreMem.h
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclU.h
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclY.h
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
IceLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 4e227dfd68043f54a39ecba5d1e7cdad4d09296b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:32:06 2018 -0700 
-------------------------------------------------------------------------------- 
Revert "    ICL: Update ASL compiler to latest and fix build errors." due to S3 regression

This reverts commit dff1c7cceb30884cc006701a76b098f23864a204.

Hsd-es-id: 1606687931
Original commit date: Wed Sep 19 14:48:40 2018 -0700
Change-Id: I4d5e889e1bc9c085b3bef2e60b56f80028789855
Original commit hash: b0427fb7a22ca37e11b53bc0fe9477468fb33ddf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Tools/Iasl/acpiexec.exe
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclHRvpRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclSdsRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclUNRvpRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclURvpRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclYNRvpRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclYRvpCRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclYRvpRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/KslIRvpRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRvp/THERMAL.ASL
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtSds/ThermalSds.ASL
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
IceLakePlatSamplePkg/Tools/Iasl/iasl.exe
IceLakeSiliconPkg/SystemAgent/AcpiTables/PegSsdt/PegSsdt.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/SegSsdt/SegSsdt.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssSsdt.asl

================================================================================ 
Commit: 740d5e3672460c95a3763e0a18fdc18a71f2187b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:31:54 2018 -0700 
-------------------------------------------------------------------------------- 
Audio loss observed with 3.5mm audio output in multiple scenarios

Update verbs table

Hsd-es-id: 1605345987
Tracker-link: https://hsdes.intel.com/appstore/article/#/1605345987
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Thu Aug 23 09:31:35 2018 +0200
Change-Id: Ieee002bd0e9b8fbe5cb42d186e5a7c343b3d23db
Original commit hash: 895bd4a025670348cdebf883fbb1dca5e9e046c9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/PchHdaVerbTables.h

================================================================================ 
Commit: fdb46f3b5918887c1d7cbdf3a62e60e6b80df824 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:31:50 2018 -0700 
-------------------------------------------------------------------------------- 
Uploading RST PreOS 17.0.0.3647.

Changes from last version:

BUGs:
1804707604: RCfgSata.efi -st output contains irrelevant and misleading information
1806417530: ATAPI port not returned in EFI_EXT_SCSI_PASS_THRU_PROTOCOL
1806394576: Adding ICL LPC DIDs to BiosFeat table.

Hsd-es-id: 1806442750
Original commit date: Fri Sep 14 16:53:59 2018 +0200
Change-Id: I7715116940332138631d9defe6d3f88fc435eeed
Original commit hash: 1b0f515c615eb8c975b1e4a88eba0048323079c1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Csm/LegacyRom/RaidRom/RaidOrom.bin

================================================================================ 
Commit: 46f77a6ccd8ba734f7a8f7cac46b930373957478 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:31:47 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Wed Sep 19 00:14:41 2018 -0700
Original commit date: Wed Sep 19 00:14:41 2018 -0700
Original commit hash: a422e5222ac4d478142d6eb87fc4651c7e2476a9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 804150fcba710f760557a5a0d0a05d2ee19ee373 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:31:46 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC CI Increment FSP Revision Number and reset FSP Build Number to 1

Wed Sep 19 00:08:48 2018 -0700
Original commit date: Wed Sep 19 00:08:48 2018 -0700
Original commit hash: 54ecab8b30dbe2fea0f07d748d61ff1b0c707323

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 8effa6b8201701cc4e2d07fbfc24f9fe6ce1ec38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:31:45 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0

Wed Sep 19 00:03:07 2018 -0700
Original commit date: Wed Sep 19 00:03:07 2018 -0700
Original commit hash: 0216d3f9b56abc006390270c21c193e62fb6d53f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: cbc5426564604fcb15c17d16e31d1b0a90b54c12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:31:43 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Tue Sep 18 23:58:29 2018 -0700
Original commit date: Tue Sep 18 23:58:29 2018 -0700
Original commit hash: caf16b40f00939077fc21c462f3599d40cf0c185

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: c923fbf9ae92c26eb8c3936ee0c4ab85a45fd548 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:31:39 2018 -0700 
-------------------------------------------------------------------------------- 
Update BIOS_ID to v2382_02

Hsd-es-id: N/A
Original commit date: Wed Sep 19 11:48:04 2018 +0800
Change-Id: I03c8b22dea366640526d3a01975fd23324ad5568
Original commit hash: e3ecf8c28ed761aac90a7f188c2e27c66bc1d3b0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: e248490638a9645e89e12492aa05e44ebefb14f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:31:37 2018 -0700 
-------------------------------------------------------------------------------- 
Revert "Integrate  ICL VBIOS 1001"

This reverts commit 6075fbf28255589c5989df67736f513d8e883374.

Hsd-es-id: N/A
Original commit date: Wed Sep 19 11:44:55 2018 +0800
Change-Id: I1e8220848b33f310adb2d30223197956609cf863
Original commit hash: 75932ec76769d8bd22d20fc69b559346ae444f6d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Csm/LegacyRom/VideoRom/LegacyVideoRom.bin
IceLakePlatSamplePkg/Csm/LegacyRom/VideoRom/VideoRom.bsf

================================================================================ 
Commit: 1380b599f09c46ea3e8ff6de739e8f578b6c2b9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:31:32 2018 -0700 
-------------------------------------------------------------------------------- 
ICL BIOS ID minor version update to 2382.01

BIOS ID change from 2382.00 to 2382.01

Hsd-es-id: No-HSD

Original commit date: Tue Sep 18 13:30:57 2018 -0700
Change-Id: Ie5c4d3ece8fe360948e12c1ef1f049788a2f7202
Original commit hash: 9dafb664507cd1fb9fed235098e0ce42d7bc8ba2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: d50559ce85678b49b1bac5b51a2818eb7ea5b113 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:31:30 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Sep 18 22:50:42 2018 +0000
Original commit date: Tue Sep 18 22:50:42 2018 +0000
Original commit hash: 3bee31ce944ef2b36b82637403adf7d24381fd6a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6da35f784a24e1a03fa6d73fdf8cf5d6c2a78ae2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:31:29 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC][ICL U][BIOS]- platform hang on code 00d5 after flash

Change:
-Move the prior [MRC0.0.3.138] CKE enable only apply for memory scrubbing

Hsd-es-id: 1605307069
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Tracker-link: https://hsdes.intel.com/appstore/article/#/1605307069
Original commit date: Tue Sep 18 14:33:58 2018 -0700
Change-Id: I2be9cf7a506d338e8f9ce04f8ddc25e904cbe0e6
Original commit hash: 2281f6f4bd5f9008e8bea1b172415619fd737e7c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 00af76e68665957b8e61b3b9e5a99177a6a23874 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:31:26 2018 -0700 
-------------------------------------------------------------------------------- 
Revert "Disable PcieCardResetWorkAround () function call by default for all BIOS builds" as it causes debug buils to fail on Y & SDS boards.

This reverts commit c092dd89872a8ba8fd79ad80a89569f67ebc4d5a.

Hsd-es-id: 1606685473
Original commit date: Tue Sep 18 12:17:46 2018 -0700
Change-Id: I1c1680f7c14d5cec0db67031ae4674f35aa15fa9
Original commit hash: 819ea8af9fbe674a89450ca2cf29df1d273958cb

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiSaPolicyInit.c

================================================================================ 
Commit: 54ef199ec92cc3b50f59346e34876ce538fa6558 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:31:07 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Tue Sep 18 00:08:30 2018 -0700
Original commit date: Tue Sep 18 00:08:30 2018 -0700
Original commit hash: 780531c77125957d877433ee98f45396fa17ff02

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 8a56769d931abeb77af5cc18d3a3309737dbc139 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:31:06 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Tue Sep 18 00:04:18 2018 -0700
Original commit date: Tue Sep 18 00:04:18 2018 -0700
Original commit hash: 9ea3c95b0318822a5cfbc39067984a7e24b8ebc5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 023df4b5adc88318612709c21fca46248d602bea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:31:04 2018 -0700 
-------------------------------------------------------------------------------- 
ICL: Update ASL compiler to latest and fix build errors.

    1.Update iasl.exe and acpiexec.exe (to version 20180810)
    2.Fix the string length of OEMID and TableID (members of DefinitionBlock in asl code)

    Change-Id: I98720c6ac39cf64b714d499ad27746940d224b2e
    Hsd-es-id: 2205465921
    Tracker-link: <http link to related tracker>
    Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx

Original commit date: Wed Sep 12 10:44:12 2018 -0700
Change-Id: I9877df6bd92433f6919388fd25a81f1f9d134a8d
Original commit hash: dff1c7cceb30884cc006701a76b098f23864a204

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Tools/Iasl/acpiexec.exe
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclHRvpRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclSdsRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclUNRvpRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclURvpRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclYNRvpRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclYRvpCRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclYRvpRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/KslIRvpRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRvp/THERMAL.ASL
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtSds/ThermalSds.ASL
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
IceLakePlatSamplePkg/Tools/Iasl/iasl.exe
IceLakeSiliconPkg/SystemAgent/AcpiTables/PegSsdt/PegSsdt.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/SegSsdt/SegSsdt.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssSsdt.asl

================================================================================ 
Commit: 0d350ea6aecc3c923857e9499c729d57e0a03342 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:31:01 2018 -0700 
-------------------------------------------------------------------------------- 
Description: [DMI]Port ConfigureCpuDmiClockGating, ConfigureCpuDmiSquelchPowerManagement, ConfigureCpuDmiPllShutdown, ConfigureCpuDmiPowerGating APIs as per SIP16 BWG


Original commit date: Mon Sep 17 15:56:13 2018 +0530
Change-Id: Iefb01f39b6c95246e350362760f0fd34cb866af2
Original commit hash: fd979fc57e7f15cd7e727fa8de2891fd5813a975

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Include/Register/SaRegsDmi16.h

================================================================================ 
Commit: fcec823a55d07db8c30190a432bd1b8b6acaa20c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:31:00 2018 -0700 
-------------------------------------------------------------------------------- 
Disable PcieCardResetWorkAround () function call by default for all BIOS builds

Put the PCH X4 slot into out of reset by pulling into high during pre mem to detect the pcie card.

Hsd-es-id: 1407182531

Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Sep 17 15:35:43 2018 +0530
Change-Id: I29d9b8f9bbe872a8560bc8e9713ebde7841818fe
Original commit hash: c092dd89872a8ba8fd79ad80a89569f67ebc4d5a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiSaPolicyInit.c

================================================================================ 
Commit: 7ccedaafd1c1d67a9be966f91972db9915fa9eff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:30:59 2018 -0700 
-------------------------------------------------------------------------------- 
Disable OCP timeout for SD and eMMC on D0 transition

On some platforms it has been observed that transactions
to SD and eMMC are being dropped due to exceeding OCP timeout.
Since the expiery of this timeout doesn't generate any interrupt
software can't react in any way to this and drivers end up waiting
for a very long time for transaction to finish. The work around for
this issue is to disable timeout on OCP fabric altogether since there
are other mechanisms that guard against infinite waits. Disabling OCP
timeout has to be done on every D0 entry since register responsible for
that doesn't survive D3 power gated state.

Hsd-es-id: 1407526840
Original commit date: Wed Aug 1 11:16:55 2018 +0200
Change-Id: I4d66c7ae9cdcfe05d8dabfe183d19b6f9f58e6ba
Original commit hash: 1157c57f4e5848f271a38005c8ede93a1a95e7b6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchScs.asl
IceLakeSiliconPkg/Pch/Include/Register/PchRegsScsSd.h

================================================================================ 
Commit: 7cd1b386242e75352e3dc083cfe38e8ffaca50ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:30:57 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL] BIOS Shall disable Wireless Charging
      Deprecate MfUart1Type policy

Defeatured wireless charging is not fully disabled in HW, need BIOS to disable it.

Hsd-es-id: 1407898505, 1506756732
Original commit date: Mon Sep 17 10:56:39 2018 +0800
Change-Id: If2f170c2a8e4dc2e03ed0e9793360b6b47907a84
Original commit hash: 5f1255070a226863f40b0ae46e146e37e3c2c5fc

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
IceLakePlatSamplePkg/Setup/ConnectivitySetup.uni
IceLakeSiliconPkg/Pch/Include/ConfigBlock/CnviConfig.h
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
IceLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLibCnl.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLibHelperCnl.c
IceLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLibHelperIcl.c

================================================================================ 
Commit: 639d2d4d50efaa7d8af3f795aed56c23e5a311ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:30:54 2018 -0700 
-------------------------------------------------------------------------------- 
[GT][PM][TCSS][RTD3 task force] Kernel crash TDR_VIDEO_FAILURE pointing to Gfx  driver on S3 resume

Add _S3D,_PS0,_PS3 methods to GFX0 to force power mapping S3->D3

Hsd-es-id: 1407859166
Original commit date: Thu Sep 13 11:39:59 2018 +0800
Change-Id: I16b17df3f739171d926a7602e9257a97448c8b74
Original commit hash: 3f18797882075c71215330eec98836e371124923

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Tbt/AcpiTables/ITbt.asl

================================================================================ 
Commit: 9d321ec1db762308786019439db478d16c418aef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:30:45 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL-U/Y]Request to enable the C-states and limit as "Auto" in BIOS menu by default , but internally system should hit PC10

With C state set as AUTO from BOIS , the following flow is implemented
For ICL -U/Y,  (B0/B1/B2)stepping -> PC10, (B4/C0)Stepping ->PC9
For ICL UN/YN, for any stepping(B0/B1/B2/B4/C0) its PC8

Hsd-es-id: 1606679039
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Mon Sep 17 17:15:59 2018 +0530
Change-Id: I0c4c4fe6244c606c7fd65561b929aaad66924d51
Original commit hash: c62ea09fdb9603c90287d31bd4b58d1e03628a9a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c

================================================================================ 
Commit: c3e9c7daee860832eb4b8aaa2d4e02d4f848eb2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:30:42 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Sep 17 20:53:38 2018 +0000
Original commit date: Mon Sep 17 20:53:38 2018 +0000
Original commit hash: b951db937c716e98e92667f2e23672d7c6cca37c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d12d9fe8eb9f82852aedc7c8ea7f03942cd35e8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:30:40 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL-Y B1][CAVS] BIOS WA for Distortion heard when playing Audio over Decoupled iDisplay link

Spec update - Need to disable CWB for all ICP skus

Hsd-es-id: 1407850099
Original commit date: Mon Sep 10 17:04:59 2018 -0700
Change-Id: I59f6751822e6d02134ae1f40b84a5087c24419de
Original commit hash: 87c66354a653ec09154222955487519a05390b5b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: 7348dc8e1049dca2932a5d13d58f8ee005549577 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:30:38 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC] ICL_Security : Continuous reboots from PC AC10 on setting Secrets bit and invoking warm reset/LT-Reset

Issue:
Memory scrubbing is not performed after warm reset. TXT is keep rebooting the system if memory is not clean.

Changes:
- In the Warm Reset flow, include the pre-training and Memory Scrubbing function for TxtClean only
- Not apply this change for EccEnabled and CleanMemory.

Hsd-es-id: 1605307069
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Tracker-link: https://hsdes.intel.com/appstore/article/#/1605307069
Original commit date: Tue Sep 11 11:14:08 2018 -0700
Change-Id: Icbe19e3296a441967f2cd97fb93d5c1ce81d6a58
Original commit hash: cb50e89fcb802905f690ad7c9f3299b8a7794bb8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 8be5817a2c6a6828733eb8fd6aeaa2d8ed078e43 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:30:20 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Sep 17 00:27:47 2018 -0700
Original commit date: Mon Sep 17 00:27:47 2018 -0700
Original commit hash: 905320c6f40be4f36a853f87f464706ac170ee7f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: f1ba986a5a90942d2fa63637791cdfbab11728c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:30:19 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Sep 17 00:19:50 2018 -0700
Original commit date: Mon Sep 17 00:19:50 2018 -0700
Original commit hash: b5897480cfa5801a817f5bc5fa497fd36c49b05e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 387d512dc53affa0a75506bad5df948d17b868b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:30:17 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Mon Sep 17 00:05:01 2018 -0700
Original commit date: Mon Sep 17 00:05:01 2018 -0700
Original commit hash: 31e3d5774a33eeef23e48b4ba4becbecf933e846

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 556659491e6efca0a3b7a7bbcd17937b3d08d706 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:30:15 2018 -0700 
-------------------------------------------------------------------------------- 
Remove "iclpo" from prep.bat

Hsd-es-id: 1506201842
Original commit date: Tue Jul 10 14:26:10 2018 +0800
Change-Id: I7a52c86319d616f22cab10eace5a31c69d1cc63c
Original commit hash: bf61c4767522c68cb3af9eac44e6bdd53c579f20

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/BuildIafw.sh

================================================================================ 
Commit: bb32ee6dce2ac56dc7d67dd457f1ec02e7aa9463 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:30:14 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg: FSP Wrapper in non-API mode can consume TempRamInit API and TempRamExit PPI

1. Aligned the TempRamInit API and TempRamExit API tasks between FSP API and FSP Non-API.
2. Added a gSiProgramMtrrPpiGuid PPI for FSP API and FSP Non-API initializing MTRR.

Hsd-es-id: 1506722281
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506722281
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Wed Sep 5 18:13:07 2018 +0800
Change-Id: Ic0f3e02a25f6c472f87fe40a6933e945b52b5205
Original commit hash: 0e0667c975f49d8f20b5333a277905879b30b7ac

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/FspInit/Pei/FspInitPreMem.c
IceLakeFspPkg/FspInit/Pei/FspInitPreMem.inf
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakeFspPkg/IceLakeFspPkg.fdf
IceLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/FspWrapperPlatformSecLib.c
IceLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf
IceLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecTempRamDone.c
IceLakePlatSamplePkg/Override/UefiCpuPkg/SecCore/SecMain.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakeSiliconPkg/Cpu/Library/PlatformSecLib/PlatformSecLib.c
IceLakeSiliconPkg/Cpu/Library/PlatformSecLib/PlatformSecLib.inf
IceLakeSiliconPkg/Cpu/Library/PlatformSecLib/PlatformSecLibrary.h
IceLakeSiliconPkg/Include/Library/CacheAsRamLib.h
IceLakeSiliconPkg/Include/Ppi/SiProgramMtrr.h
IceLakeSiliconPkg/Library/BaseCacheAsRamLib/BaseCacheAsRamLib.inf
IceLakeSiliconPkg/Library/BaseCacheAsRamLib/DisableCacheAsRam.c
IceLakeSiliconPkg/Library/BaseCacheAsRamLib/Ia32/Cpu.S
IceLakeSiliconPkg/Library/BaseCacheAsRamLib/Ia32/Cpu.asm
IceLakeSiliconPkg/Library/BaseCacheAsRamLib/Ia32/Cpu.nasm
IceLakeSiliconPkg/Library/SiMtrrLib/SiMtrrLib.c
IceLakeSiliconPkg/SiInit/Pei/SiInitPreMem.c
IceLakeSiliconPkg/SiInit/Pei/SiInitPreMem.h
IceLakeSiliconPkg/SiInit/Pei/SiInitPreMem.inf
IceLakeSiliconPkg/SiInit/Pei/SiInitPreMemFsp.inf
IceLakeSiliconPkg/SiInit/Pei/SiProgramMtrr.c
IceLakeSiliconPkg/SiPkg.dec
IceLakeSiliconPkg/SiPkgPeiLib.dsc

================================================================================ 
Commit: 4a4a9e12123cf65ccd32368aa984766c20009bcb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:30:11 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg: Transfer the doxygen file to mark down style in PlatSamplePkg

Big size of chm files which bring more time to him to download our RC, transfer the doxygen files to be make down style in PlatSamplePkg then we can directly share them to customer.

Hsd-es-id: 1506124448
Original commit date: Wed Sep 5 11:37:08 2018 +0800
Change-Id: I9d514fa6c6a866ef5774f72c2fc36d1481613f64
Original commit hash: f3ace3cd6554eedee58494f3b72a7d679c44d806

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Override/DoxygenRpOverride.h

================================================================================ 
Commit: 7c81b6a6cdc51768d6aa5429e4f8db3d5acc2219 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:30:09 2018 -0700 
-------------------------------------------------------------------------------- 
Integrate  ICL VBIOS 1001

Hsd-es-id: 1606682221
Original commit date: Mon Sep 17 10:11:34 2018 +0530
Change-Id: Ia39cf21e1fab1412c96730348689bfa5a7d3244c
Original commit hash: 6075fbf28255589c5989df67736f513d8e883374

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Csm/LegacyRom/VideoRom/LegacyVideoRom.bin
IceLakePlatSamplePkg/Csm/LegacyRom/VideoRom/VideoRom.bsf

================================================================================ 
Commit: 0d426b87600782aa797f420f6faee7d5ddfc79e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:30:07 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL]Disable BiosGuard for Simics

Hsd-es-id: 2205444827
Original commit date: Wed Sep 12 19:58:16 2018 +0530
Change-Id: I871804a7e7eb12ffa5bedb62872116647c0b7228
Original commit hash: 6414a079ca7a352ff8bc3891d6d685c3cf877a4e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf

================================================================================ 
Commit: 84e66a65ad2cc38ce2b7b9a1560565c734e30041 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:30:05 2018 -0700 
-------------------------------------------------------------------------------- 
Integrate ICL Bx Patch 0x22; Removing ICL Ax

Update ICL Bx with Patch 0x22, and also remove ICL Ax due to discontinuing support.

Hsd-es-id: 2205470219
Original commit date: Thu Sep 13 11:03:12 2018 -0700
Change-Id: I645cb9ac48c8c99610047b963605e9a883c6a451
Original commit hash: 91168467f9cf903db30c1d787a708c85dbcfe596

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: e23a9772f3d062cddf25620829fdccee7f45f321 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:30:03 2018 -0700 
-------------------------------------------------------------------------------- 
ClientSiliconPackge: Fix doxygen document error

The extra empty line breaks the generated doxygen document
Remove it to fix the issue

Hsd-es-id: N/A
Original commit date: Wed Sep 12 11:10:37 2018 +0800
Change-Id: Ia218d6366f361ae1efe314bedf8f965f487c7100
Original commit hash: 9c2a1775b0108884da2a9a64ad1536ff84faeb94

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/Override/ClientSiliconPackageOverride.md

================================================================================ 
Commit: 3f418788e932a110dfc7e64621cfa362d87e319d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:29:59 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Sun Sep 16 11:53:05 2018 -0700
Original commit date: Sun Sep 16 11:53:05 2018 -0700
Original commit hash: f87878517c2349cc32ffac47b4d8d97b48ae9b1e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
IceLakeSiliconPkg/Tbt/AcpiTables/ITbtNvs.asl

================================================================================ 
Commit: c5bdeeb11a56e52e38ae0af91820a58375ad7573 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:29:56 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC CI Increment FSP Revision Number and reset FSP Build Number to 1

Sun Sep 16 00:17:23 2018 -0700
Original commit date: Sun Sep 16 00:17:23 2018 -0700
Original commit hash: 84e556713d1e299602b4622b73ac1b431dd48420

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 3dbc91b61a8a5bbf27e6cf7d91936df2a8803a26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:29:55 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sun Sep 16 00:08:47 2018 -0700
Original commit date: Sun Sep 16 00:08:47 2018 -0700
Original commit hash: 201838ecad4196bbf60956ded6b0f29e8f63184e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 6670937020bae4a1a104eb3405e3eb55c68f42f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:29:53 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sun Sep 16 00:03:29 2018 -0700
Original commit date: Sun Sep 16 00:03:29 2018 -0700
Original commit hash: 61304bfdb3ef0814ec7ef4041a705351fe311f88

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 493138a2e25af7395c7a04d1b46983cd40f16ba5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:29:52 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL YN][PCIe]BIOS is not setting the L1SS CLKREQ# Acceleration Support bit in L1SCAP register.

Added the programming based on latest BWG

Hsd-es-id: 1407869906

Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue Sep 11 17:20:47 2018 -0700
Change-Id: I7ffad57d09faff3526a4abc6a8a0fee5c9a7a965
Original commit hash: 807356cfcec743e56e2f47f4d2cb01b530ab6733

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Include/PcieRegs.h
IceLakeSiliconPkg/Pch/Library/Private/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 3f9f644102e0a576449f00b3f270643d9685ad09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:29:50 2018 -0700 
-------------------------------------------------------------------------------- 
[Title]: BIOS Issues PCI Config cycles <100 ms after PCIe Device Power-On

Hsd-es-id: 1407271218
Original commit date: Tue Aug 14 14:24:47 2018 -0700
Change-Id: Ifc47ca5855b9418065e0d9502a96385991d59f3b
Original commit hash: 28c9a32abb519ccf7e3887e509c1ed9d43899687

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Include/PeiPlatformHookLib.h
IceLakePlatSamplePkg/Board/Library/PeiPlatformHookLib/PeiPlatformHooklib.c
IceLakePlatSamplePkg/Board/Library/PeiPlatformHookLib/PeiPlatformHooklib.inf
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.inf
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclPreMem.h
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclU.h
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclY.h
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
IceLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 1a69c7c0a906bab9f3cce208655d6d64a135d542 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:29:47 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL][TCSS] Eliminate Go2Sx Including BIOS SMM code, policy and setup
Hsd-es-id: 1506730215, 1305560845
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Aug 27 11:45:23 2018 +0530
Change-Id: Ice994bf6d6854980584e8ea55b7626aacfc884bc
Original commit hash: 7f33a0db19d77348326c50312cf4ed966c94c1af

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Tbt/Include/Protocol/DxeDTbtPolicy.h
IceLakePlatSamplePkg/Features/Tbt/Library/DxeDTbtPolicyLib/DxeDTbtPolicyLib.c
IceLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.c
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeTbtPolicyUpdate.c
IceLakePlatSamplePkg/PlatformPkg.fdf
IceLakePlatSamplePkg/Setup/TbtSetup.hfr
IceLakePlatSamplePkg/Setup/TbtSetup.uni
IceLakeSiliconPkg/SiPkg.dec
IceLakeSiliconPkg/SiPkgDxe.dsc
IceLakeSiliconPkg/Tbt/ITbtInit/Dxe/ITbtDxe.c
IceLakeSiliconPkg/Tbt/ITbtInit/Smm/ITbtSmm.c
IceLakeSiliconPkg/Tbt/Include/ConfigBlock/DxeITbtConfig.h
IceLakeSiliconPkg/Tbt/Include/DxeTbtCommonDefinition.h
IceLakeSiliconPkg/Tbt/Library/DxeITbtPolicyLib/DxeITbtPolicyLib.c

================================================================================ 
Commit: 46bd22d2e0b4cc29a246f57735cbd94b6f569430 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:29:44 2018 -0700 
-------------------------------------------------------------------------------- 
Linux need PC10 counter support via LPIT table

Add ACPI Settings / LPIT Residency Counter BIOS SETUP option

Hsd-es-id: 1506705581
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506705581
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu Sep 13 00:13:34 2018 +0800
Change-Id: I00c56c07027cfdfb34fc6f17b8e0b345441d0d65
Original commit hash: 0e7323fde4f051831959e7c19b8c3d38c6bfbe52

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.c
IceLakePlatSamplePkg/Features/Acpi/AcpiTables/Lpit/Lpit.act
IceLakePlatSamplePkg/Features/Acpi/AcpiTables/Lpit/Lpit.h
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Setup/AcpiSetup.hfr

================================================================================ 
Commit: 0442885d4939856f84a150fc84c58d4da83ef644 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:29:42 2018 -0700 
-------------------------------------------------------------------------------- 
[PM][ICL-YN] Hide or Disable BIOS Side PEP Constraint options for PEP EMMC and PEP SDXC are not ICL-YN POR

Added PEP constraints for eMMC and SD Card and modifed SCS configuration formset

Hsd-es-id: 1606653703
Original commit date: Wed Aug 29 13:24:49 2018 -0700
Change-Id: I209fa0eb196b175c89a6517d940056be27bfa044
Original commit hash: 7e62f92099e406cd7f016c9c28b462e797aa3c35

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
IceLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
IceLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: ecfa416df8243aa8b540bedd7b33aab83412a8bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:29:38 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL-U][ICL-Y][TCSS][B0] Need way to add PD version into BIOS Platform information

1. RVP BIOS reads both PD(0&1) info in platform code driver
2. RVP BIOS show PD info in BIOS Setup menu, including platform info and Platform -> TCSS setting

Hsd-es-id: 1407235081
Tracker-link: https://hsdes.intel.com/appstore/article/#/1407235081
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Jul 30 16:01:28 2018 +0800
Change-Id: If393fdb4617cbc07126338ce4b1f2dc27d9022c4
Original commit hash: 8476dd872b1a368fade448bfe5df90a53afbabfd

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Include/Library/EcLib.h
IceLakePlatSamplePkg/Library/BaseEcLib/BaseEcLib.c
IceLakePlatSamplePkg/Library/BaseEcLibNull/BaseEcLibNull.c
IceLakePlatSamplePkg/Setup/PlatformSetup.c
IceLakePlatSamplePkg/Setup/PlatformSetup.hfr
IceLakePlatSamplePkg/Setup/PlatformSetup.uni
IceLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 75a402c900c0ba9870ae43739090c2b76afbb961 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:29:37 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL-U][Linux] During resuming from S2idle, detect ACPI BIOS Error

Fix ACPI Error: Method parse/execution failed \_SB.PEPD._DSM, AE_NOT_FOUND

Hsd-es-id: 1506744389
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506744389
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Sep 10 15:25:04 2018 +0800
Change-Id: Ifec3b4b80f035e78e44b6e2118a5917bd3839a8c
Original commit hash: 240bad990d145074669f5ab3824fc820c1263a9e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: c92b3154844dbd107c2f22431ce233ffa02be2dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:29:35 2018 -0700 
-------------------------------------------------------------------------------- 
ICL-U-SDS:PCI Express Root Port 5 ,14 & 15 are enabled and active even without connected_Part2

Follow PCIe Port mapping for ICL U SDS settings show PCIe Port on setup.

Hsd-es-id: 2205425700
Original commit date: Mon Sep 10 11:24:34 2018 +0800
Change-Id: Ica19469923ec294de5ae5333aa1f0550735c8a19
Original commit hash: 6165b77bb1511dd3f79552f814c1b469438066b9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h

================================================================================ 
Commit: 2c1b61128e344f9359accc2a4898270d0aaa5edb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:29:33 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sat Sep 15 07:30:57 2018 -0700
Original commit date: Sat Sep 15 07:30:57 2018 -0700
Original commit hash: 3661ff388cc3d6a7ccb414d6218ec4db43f62153

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: f931e63647bdb491d8b49826fe72ec482294a0f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:29:32 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL] Remove PSM and WiGiG related ACPI tables

Remove PSM and WiGiG related ACPI tables

Hsd-es-id: 1305769298
Tracker-link: https://hsdes.intel.com/appstore/article/#/1305769298
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue Jun 26 16:57:22 2018 +0800
Change-Id: I9d3cdcb1b30a257921547c2d5e4fae3ab8af3813
Original commit hash: b4a2ed063957ab6983cca0ce6d1890cf05d87156

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivity.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivityReset.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Psm.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Wifi.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/WifiRegulatory.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/WifiThermal.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclURvpRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclYRvpCRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclYRvpRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/KslIRvpRtd3.asl
IceLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.c
IceLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.h
IceLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
IceLakePlatSamplePkg/Setup/AcpiSetup.hfr
IceLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
IceLakePlatSamplePkg/Setup/ConnectivitySetup.uni
IceLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: b1f4ea871a0d318161817fab9aa68bec4d2e17e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:29:28 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sat Sep 15 00:08:35 2018 -0700
Original commit date: Sat Sep 15 00:08:35 2018 -0700
Original commit hash: 00b98a04e6b0c7d472b695dee58f62c2c5292631

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 3148ccfb0cfe314f5677321a810c3c27d02f70d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:29:27 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Fri Sep 14 23:39:26 2018 -0700
Original commit date: Fri Sep 14 23:39:26 2018 -0700
Original commit hash: a8a842b1dc91ad96b2c82a3ff10e2fce299a136c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspmUpd.h

================================================================================ 
Commit: f43137189f150841600c15cebf6268829f217783 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:29:25 2018 -0700 
-------------------------------------------------------------------------------- 
Remove CNP specific workarounds for ICC

Hsd-es-id: 1407870318
Original commit date: Tue Sep 11 15:21:57 2018 -0700
Change-Id: I21d15eab503ccf0c64052ef89618c4cdd73b218c
Original commit hash: 84e3181991dc07b4de15a770d08e8acba12c9bee

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Include/Register/PchRegsClk.h
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: 4361eab1c9c34776a491824429bc4201bdcbf9cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:29:24 2018 -0700 
-------------------------------------------------------------------------------- 
Remove _CID for all DPTF PCHP participant in BIOS

The current BIOS implementation sets _CID to PNP0C02 which indicates the participant as the motherboard resource. This prevents the device driver from uninstalling without reboot.

Hsd-es-id: 2205423417
Original commit date: Thu Sep 13 16:09:18 2018 -0700
Change-Id: I8fa5a602e577dcc8dddeb940d9e0313a8713d60a
Original commit hash: 66fbff5068d75fdd4af0b4d852d7789e7a5b2cc7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/PchpParticipant.asl

================================================================================ 
Commit: e620b04d2a6fd72b00150734ccede82c63994962 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:29:22 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Sep 15 05:26:56 2018 +0000
Original commit date: Sat Sep 15 05:26:56 2018 +0000
Original commit hash: 24424885c7b79c45174c4042d1aa770c4c213041

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8cc651fefa87dd52d54669dca0984cd2e7b74697 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:29:21 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC] RMT CmdV result is incorrect at the DDR4 Rank1 values

Changes:
- In the RMT test, update the DDR4 MrcUpdateVref()
- Add debug message for BDAT failure
- Remove additonal #include in the MemoryInit.c

Hsd-es-id: 1407865002
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Tracker-link: https://hsdes.intel.com/appstore/article/#/1407865002
Original commit date: Thu Sep 6 11:27:13 2018 -0700
Change-Id: Ifcc4ac71e242f56cd073f52dc5618372bbc333ca
Original commit hash: cd66d8becabef32a5c548d0ecd3e582dee9c98b8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 61a8ba9b3a44b6c7f8b4c3d93316d5d9f0f287c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:29:16 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Sep 15 01:10:20 2018 +0000
Original commit date: Sat Sep 15 01:10:20 2018 +0000
Original commit hash: 2de5fcdab47b2186d229344a724d70fdc51f1251

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0e989543af3ba81c33b6bf39c746c4b27af8af6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:29:14 2018 -0700 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][1606653060][ICL U, Y & YN BIOS : SUT hanging at dd1b PC after changing Channel A or B DIMM control to Disable DIMM0 or Disable DIMM1 or Disable both DIMMs in BIOS]

Issue:
If DIMM is disabled using setup option, then RELEASE build BIOS hangs at 0xDD1B during Fast MRC flow.

Root cause:
DimmSave->Crc is still calculated for disabled DIMMs, which causes MrcFastBootPermitted to return mrcColdBootRequired.
After this MRC returns to the wrapper code in MemoryInit.c, and it should call MRC core again with BootMode = bmCold.
But instead the MRC core is never called and the code is spinning in a tight loop, because MrcStatus variable is tested
for mrcSuccess after optional MrcInterpreter call, which is not there in RELEASE build.

Solution:
1. Set DimmOut->Crc to zero for disabled DIMMs
2. Initialize MrcStatus to mrcSuccess in the beginning of do/while loop in MemoryInit.c

Additional change:
 - add support for Inputs->DisableDimmChannel[] in MiniBios, currently it only supports CMOS option.

Hsd-es-id: 1606653060
Tracker-link: https://hsdes.intel.com/resource/1606653060
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Tue Sep 11 10:24:56 2018 -0700
Change-Id: I8893d20020bc8a7249333dea760372298a8bed6b
Original commit hash: f1823e31dae599ff4cc605d918c6a9336045b6a8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 1351ff59ce4d2ae0d2f98f45735e7962c50a5ba3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:29:10 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Sep 14 21:30:00 2018 +0000
Original commit date: Fri Sep 14 21:30:00 2018 +0000
Original commit hash: a415dfa23db9c85a71abeb70409e612243502268

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 85d0b0a3ffd1211432eed573a29c54a9a3a3aab2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:29:09 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL-UN-B1-PO] BIOS needs to enable internal pull-up to retimer TCK pin GPIO (gppc_c_1)

Changed GPIO C1 Tx value from low to high.

Hsd-es-id: 1407831124
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu Aug 30 17:13:43 2018 -0700
Change-Id: Ic74d2d1ab7d679d4281a76045299dc50ee4a82d1
Original commit hash: 61ff87dd4f0c8d925a44a3bf6620dcbbb47e9889

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclU.h

================================================================================ 
Commit: f4812da7ff058c3f2de443a4086e19c87420da2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:29:06 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL_R][2LM] Add support for Willard Device VDM Initialization.
And addition of PEG PCIe find CapId and ExtCapId.

1. BIOS needs to configure the Willard device as per the VDM steps provided
in the Willard BWG.
2. Addition of Peg PCIe find capid.
3. Addition of Peg PCIe find Extended CapId.

Hsd-es-id: 1407785599
Original commit date: Fri Aug 10 13:21:32 2018 -0700
Change-Id: I2bedbec9d3ae0b07109396b3fbec8b1e0b6ea058
Original commit hash: 627375ef57489778ac1da76f4f1d3fe1e08a155f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakeSiliconPkg/SystemAgent/Library/Private/SaPeiPcieCommonLib/SaPeiPcieCommonLib.c

================================================================================ 
Commit: b54b8ae58d1bbd7c35533e26f9bf4c57399be973 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:28:57 2018 -0700 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][1407884958][][ICL MRC][Increase SAGV Mid point for LP4 from 2400 to 2667]

Increase SAGV Mid point for LP4 from 2400 to 2667.

Hsd-es-id: 1407884958
Tracker-link: https://hsdes.intel.com/resource/1407884958
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Thu Sep 13 13:33:37 2018 -0700
Change-Id: Idbe11a1c7d1f740e1d893ccb25fd5d77812c1cbe
Original commit hash: decfc676ec98b45cd2182f16f3a23475ec52434c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 85d4ae0f5de4e0decc8d3ead4442bde1eab13a22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:28:56 2018 -0700 
-------------------------------------------------------------------------------- 
Title: [ICL]- Warning items in Intel SelfTest Execution testfor Fixed MTRRs

Resolution: The Bios spec recommend these MTRR fix memory range to be configured to WP (value of 05) instead of WB (value of 06).

Hsd-es-id: 2205432415
Tracker-link: https://hsdes.intel.com/appstore/article/#/2205432415
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Fri Sep 14 14:50:45 2018 +0530
Change-Id: Ie4c2af1220160d4d1c3c077c0a5f38e723355b3b
Original commit hash: 9a4fdc9a9c2b03523c9fa86a338a1a22e91865c0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/FspInit/Pei/FspInitPreMem.c

================================================================================ 
Commit: 69f1e0315b77a560f7fecb6b758cbd47903f736d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:28:47 2018 -0700 
-------------------------------------------------------------------------------- 
Disable remapping support for Teton Glacier devices

BIOS shall not enable HW remapping for PCIe Port when TG is detected
TG are really two devices with link width x2 (2x2) and enabling hardware remapping on it
would result in loosing one x2 controller.

Hsd-es-id: 1806347625
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Sep 5 14:36:20 2018 +0200
Change-Id: I879439308f91f6333215956860de6c834a53b4bc
Original commit hash: f018936066ed29beaf38255415081ffd5496bec6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/Private/PeiRstPrivateLib/PeiRstPrivateLib.c

================================================================================ 
Commit: 3ead8314463042167770d996407250a6ead4dd20 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:28:40 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC CI Increment FSP Revision Number and reset FSP Build Number to 1

Fri Sep 14 00:07:16 2018 -0700
Original commit date: Fri Sep 14 00:07:16 2018 -0700
Original commit hash: c06b3ce13eb48d0ee369d2e5d23c47ba1d57a153

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: b92ee5012e37c05eead9d0f557ace64477416cb1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:28:39 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0

Fri Sep 14 00:02:56 2018 -0700
Original commit date: Fri Sep 14 00:02:56 2018 -0700
Original commit hash: 68104bf001f45780799ed3cb51254db026467d4a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 9230eccfbbcd7ea75023fb19f196493d32cfae1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:28:34 2018 -0700 
-------------------------------------------------------------------------------- 
Klocwork issues for ICL FspPkg based on ICL Release_2361_00:
    Add null checking before using TcssPeiConfig

Hsd-es-id: 1506743081
Original commit date: Wed Sep 12 17:44:54 2018 +0800
Change-Id: I085d50ed00296bb7393a7b3ca73e61afa3edca98
Original commit hash: 21ed4ba2cfa51bcec6450fd87791ce5a631670ab

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c

================================================================================ 
Commit: 72d7a2f44bcf259c106542514d6c9b60b65a86f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:28:13 2018 -0700 
-------------------------------------------------------------------------------- 
Updating RST preos to version 17.0.0.3622

Changelog:
[BUG 1806228601] [INTEGRATION] S4 sporadically does not work
[BUG 1806407594] RaidDriver attempts to send information about CPUa drives to SMM
[RCR 1806368833] Add Version.txt file to RST UEFI Driver Package.
[BUG 1806372657] Adding PV-locked debug architecture.
[BUG 1806326566] Extending SW remapped BDF enumeration to max BUS number from PCIEXBAR.
[BUG 1805865393][PreOs][NGSA][SRT] Clean PRB map initialization is performed too late
[RCR 1806209324] Adding Carson Beach as NGSA supporting device.
[FR 1805999937]Update UDK framework libraries to 2018 version
[RCR 1805997018] Adding support for Teton Glacier device.
[BUG 1805780060][PreOS][RCfgSata] Invalid Error message when creating RAID10/5 with mixed controllers.

Hsd-es-id: 1806428885
Original commit date: Wed Sep 5 10:32:48 2018 +0200
Change-Id: Ibbd65d6f3c7dd7ddd488372928aac04212b5aad3
Original commit hash: f8562cd2fd3582c02e41b5050e9543284bb29dd9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Csm/LegacyRom/RaidRom/RaidOrom.bin

================================================================================ 
Commit: c5a8c2d02681ad41fcbff21b75788f20511621dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:28:10 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC CI Increment FSP Revision Number and reset FSP Build Number to 1

Thu Sep 13 00:14:46 2018 -0700
Original commit date: Thu Sep 13 00:14:46 2018 -0700
Original commit hash: b76df90ed6889569dc50a29dc98155ce999d68f4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: df167e911ee67209a79359d70a8122a3bd47c7b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:28:09 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Thu Sep 13 00:08:13 2018 -0700
Original commit date: Thu Sep 13 00:08:13 2018 -0700
Original commit hash: 8d33d4532854bf135a981ef49da591762d760313

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 4c56c791b34007dc1cf1f8d006a46f5dd088e0f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:28:07 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0

Thu Sep 13 00:02:44 2018 -0700
Original commit date: Thu Sep 13 00:02:44 2018 -0700
Original commit hash: 02831369d490aa56a12e383df99ba7fa428c1042

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 81cf61983aa138b1556e75a5688398a555994d22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:28:05 2018 -0700 
-------------------------------------------------------------------------------- 
Clean up the platform override of ClientCommonPkg

To clean up the platform override of ClientCommonPkg

Hsd-es-id: 1506749970
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Sep 12 16:00:34 2018 +0800
Change-Id: I164a7ca31d971fb83565010701e6017e4178f5f4
Original commit hash: 47df8e4310d7575c71f778c8509549d8776a87a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Tools/BpmGen2/BpmGen2 User Guide.docx
ClientCommonPkg/Tools/BpmGen2/BpmGen2_User_Guide.docx
IceLakePlatSamplePkg/Override/ClientCommonPkg/Tools/BpmGen2/BpmGen2 User Guide.pdf
IceLakePlatSamplePkg/Override/ClientCommonPkg/Tools/BpmGen2/BpmGen2.exe
IceLakePlatSamplePkg/Override/ClientCommonPkg/Tools/BpmGen2/BpmGen2GUI User Guide.pdf
IceLakePlatSamplePkg/Override/ClientCommonPkg/Tools/BpmGen2/ippccp8-9.0.dll
IceLakePlatSamplePkg/Override/ClientCommonPkg/Tools/BpmGen2/ippcore-9.0.dll
IceLakePlatSamplePkg/Override/ClientCommonPkg/Tools/BpmGen2/ippcp-9.0.dll
IceLakePlatSamplePkg/Override/ClientCommonPkg/Tools/BpmGen2/ippcpp8-9.0.dll
IceLakePlatSamplePkg/Tools/CapsuleUpdate/CapsuleRecoveryGen/FitBpmGen.bat
IceLakePlatSamplePkg/Tools/ToolScripts/BpmGen/postbuildBpmGen.bat

================================================================================ 
Commit: f2eb2639443fa98e536f789a57778893170b9449 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:27:38 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Wed Sep 12 00:13:11 2018 -0700
Original commit date: Wed Sep 12 00:13:11 2018 -0700
Original commit hash: 0e14a5f543c35ae3e41638d8cfdbeb51769d72f5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 3acafeae80fd9b8b9a23a3033e3448f0d1c4e880 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:27:37 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0

Wed Sep 12 00:02:43 2018 -0700
Original commit date: Wed Sep 12 00:02:43 2018 -0700
Original commit hash: a119fbcea035fade3413f1cd6b50a7d087413fa1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 52c7eddf51c6f6e9b164e0427323db333db12a88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:27:35 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Tue Sep 11 23:40:17 2018 -0700
Original commit date: Tue Sep 11 23:40:17 2018 -0700
Original commit hash: 5dabc4eeca48c6380bf5e7558dcc7911844b6699

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: 2a10a6646d8251ffc0a2bfd735321b50bcf9072c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:27:15 2018 -0700 
-------------------------------------------------------------------------------- 
Update IceLake BIOS ID from 2372.00 to 2372.01

Updating Minor Version for WW37 label.

Hsd-es-id: N/A
Original commit date: Tue Sep 11 11:44:21 2018 -0700
Change-Id: I90928695b56a496ef9bf98be1aefd632975b1f47
Original commit hash: ce5d7e730257bb29b3d3b0bb2628e2b15092da7b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 93d8699ba83bfd8b6e971ce1b4c8640258ea6441 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:27:14 2018 -0700 
-------------------------------------------------------------------------------- 
Revert "USB IP BIOS Guide updates - rev9"

This reverts commit 56319aabc96b7caa55d5e3aac3a870b6335430da. Reveting it for this HSD:1606661103

Hsd-es-id: 1606661103
Original commit date: Tue Sep 11 10:20:01 2018 -0700
Change-Id: I88d740f3003df1e04156d9fe90fb0a480cdb7d59
Original commit hash: a4c9725186d992c0836f05b7e21c4d6cbc92e99c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

================================================================================ 
Commit: 30d5d0bb1b0b19253fff48ed2ca0ff3573c99c7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:27:02 2018 -0700 
-------------------------------------------------------------------------------- 
Update BIOS_ID to v2372

Hsd-es-id: N/A
Original commit date: Tue Sep 11 18:50:16 2018 +0800
Change-Id: Iad0e9699744ff9a9905cc7bfd6c417b126b89af6
Original commit hash: d8b0c25c404e7b9e4820c2bb97e3ee89588caea6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: e92c46b4084502ad24a399c38d6af27ab1891542 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:26:49 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Sep 10 22:47:15 2018 +0000
Original commit date: Mon Sep 10 22:47:15 2018 +0000
Original commit hash: dcc6a1ec187cd9282b35245ed1ce153fd2f66846

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 34a976ef196513a4102a73f3a1b7447655438a25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:26:48 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC][Merge CNL MRC 0.5.1.76] Move .asm files in MRC to restricted folder

Change: Removed the files in LibraryPrivate\PeiMemoryInitLib\Source\StaticConfig

Hsd-es-id: 1407454978
Tracker-link: https://hsdes.intel.com/appstore/article/#/1407454978
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Thu Aug 23 12:41:30 2018 -0700
Change-Id: I7c272325f588aafdff4b9a1c85ecf77c912d4265
Original commit hash: 278af9e00739f0e2bd42e438545c01fdda7c40c0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/Ddr4.S
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/Ddr4.asm
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McDone.S
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McDone.asm
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McInit.S
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McInit.asm
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McMemoryMap.S
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McMemoryMap.asm

================================================================================ 
Commit: c97609f4f86df3b304f471558abcd2f4f0afea10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:26:43 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg: TestUsbTsLdoShutdown policy to be removed

TestUsbTsLdoShutdown was only needed for CNP Ax stepping as a workaround and should be removed

Hsd-es-id: 1407811102
Original commit date: Wed Sep 5 16:54:36 2018 -0700
Change-Id: I35befa49f539ef15dd3d1403d5f79ac76ea34108
Original commit hash: 8595c47a2b1a5a3f7cc8c22a3bae5990ff1c1e1b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: 58cbbd5a7dc9c406a2fef08587511921937f653e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:26:41 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Sep 10 19:38:58 2018 +0000
Original commit date: Mon Sep 10 19:38:58 2018 +0000
Original commit hash: 6bdb5f3606d2a5aa19cefe9a4f38cc7e2815a2ba

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dbc597e60fb9155622f5365b1709df71fd117614 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:26:38 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC][Merge CNL MRC 0.5.1.85] SUT Hangs at Post Code dd20 after flashing Daily CI Debug BIOS.

Change: Removed the MrcOemInPort, MrcOemOutPort functions and Modifed DebugPrint related function calls to start using MRC call table functions

Hsd-es-id: 2205436370
Tracker-link: https://hsdes.intel.com/appstore/article/#/2205436370
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Fri Aug 31 16:25:43 2018 -0700
Change-Id: Id63ff2843048fe22bd20cc7497b3cc1785dbdc44
Original commit hash: 9afdcf5a41d6d6376a4b61a0a1f874d0441fd89d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/uart16550.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/uart16550.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 2f13f46cc9fda5ded243c6d82ba0b9631e7106e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:26:35 2018 -0700 
-------------------------------------------------------------------------------- 
Klocwork issues for Platform based on ICL Release_2361_00

KW issue is found by KW scan.

Hsd-es-id: 1605358319
Tracker-link: https://hsdes.intel.com/appstore/article/#/1605358319
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Fri Sep 7 13:56:59 2018 +0800
Change-Id: If8b733fa45fb6297b509d783a92c0525d60d58d0
Original commit hash: 7f691a1051af49101d8ec253fd3043e7ce91323f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.c
IceLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.c
IceLakePlatSamplePkg/Override/UefiCpuPkg/SecCore/SecMain.c

================================================================================ 
Commit: c29424f74db842df8ab2bad6f2903193e8f27fed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:26:23 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Sep 10 00:23:12 2018 -0700
Original commit date: Mon Sep 10 00:23:12 2018 -0700
Original commit hash: 151c9ffc7d7d6184a19717805a1a61734bc5a5e4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 22f53b7d15d7adb3005b52a0643c2adb0d56860e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:26:21 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Sep 10 00:14:04 2018 -0700
Original commit date: Mon Sep 10 00:14:04 2018 -0700
Original commit hash: 4338ebfa2431087a1d4057543996889a2773151b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 7554a80d0db0a56b9e160c9011cc30bb4ff12daf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:26:20 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0

Mon Sep 10 00:03:03 2018 -0700
Original commit date: Mon Sep 10 00:03:03 2018 -0700
Original commit hash: 9d4624bc4690c9e805c36633707de6cb529601e0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: ad0c6a849b5e89866075ceeed37e9ce80d20b867 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:26:19 2018 -0700 
-------------------------------------------------------------------------------- 
Include support for Legacy HDMI over TCSS0 port on ICL U and Y RVP

Hsd-es-id: 1606662407
Original commit date: Tue Sep 4 15:37:26 2018 +0530
Change-Id: I86f9e4cce912138a6a2040bb40ddf08a18e93766
Original commit hash: 6b62fea686e6c44e8cae974d4a0b83ea14e37be9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Include/PlatformBoardId.h

================================================================================ 
Commit: 3fc50a855a4251e74b7514cb4fd4f1e73f03db20 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:26:16 2018 -0700 
-------------------------------------------------------------------------------- 
ICL-U-SDS:Request to enable Virtual Keyboard setup option by default for ICELAKE SDS Platform

Set VirtualKeyboard default as enable in ICL-SDS

Hsd-es-id: 2203192875
Original commit date: Thu Aug 30 18:40:40 2018 +0800
Change-Id: I73c8428b57a252bfe1bd1d508f73df286e13a86e
Original commit hash: fb9424d1f6bddc4992578c1b72b5f953ab0be95a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLibCsm.inf
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLibCsm.inf
IceLakePlatSamplePkg/Setup/Boot.vfr

================================================================================ 
Commit: 35ec3eedb4034ad1a358365d1396aa5c65680f61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:26:13 2018 -0700 
-------------------------------------------------------------------------------- 
[1x1][ICL-U][RVP][BIOS]:ACPI event viewer error observed during reboot cycling

Fixed dupldated naming MIN to MIN1.

Hsd-es-id: 2205269171
Original commit date: Thu Sep 6 10:41:11 2018 +0800
Change-Id: I90cadb6d2ea6155c826a8e7ad00735152c96467c
Original commit hash: 80b1d2d7e06cc1e314e585625fee39e124011199

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/TimeAndAlarmDevice.asl

================================================================================ 
Commit: eada5bdfc835abdd92529fd25fb53ad8e98aeea1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:26:05 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC CI Increment FSP Revision Number and reset FSP Build Number to 1

Sun Sep 9 00:15:41 2018 -0700
Original commit date: Sun Sep 9 00:15:41 2018 -0700
Original commit hash: c6707ca21067ea3c4ed34b623e591053e941eac4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 427ce61b03aaf9859a80bc7511e17fa629382fb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:26:04 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sun Sep 9 00:09:34 2018 -0700
Original commit date: Sun Sep 9 00:09:34 2018 -0700
Original commit hash: 321d0077f076d5111b417833284245dbcf7eef5b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: db91505405e8611767c00ba807b6b0fd5a65255f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:26:02 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sun Sep 9 00:07:54 2018 -0700
Original commit date: Sun Sep 9 00:07:54 2018 -0700
Original commit hash: 75533bfe7b49bbda1c4f88693f717af82d114504

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 2cbaa9afd240d734e224fe10b761626809c68d25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:26:00 2018 -0700 
-------------------------------------------------------------------------------- 
Provision file datarecord size read/write optimization.

Before this change BIOS attempted to read entire provision file
that could be potentially large.
This made provisioning inefficient and could potentially lead
to out of memory failure.
With this change only file header and single particular datarecord
are in use.

Hsd-es-id: 1806392341
Tracker-link: https://hsdes.intel.com/appstore/article/#/1806392341
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue Aug 21 14:19:56 2018 +0200
Change-Id: I8bb3ed27064c826202e9bee1a3124caff67c0909
Original commit hash: f45d48a9640cfc2f890623b6690e9946ee4af984

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Amt/BiosExtensionLoader/Dxe/ProvisionFile.h
IceLakeSiliconPkg/Amt/BiosExtensionLoader/Dxe/UsbProvision.c

================================================================================ 
Commit: 6dc06b8c25ded0dd319601094456d6f2f51d6daa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:25:58 2018 -0700 
-------------------------------------------------------------------------------- 
Title: [ICL] Clean up CpuRestrictedConfig block (HwpReqFastUncoreMsr  policy) in ICL codebase
Impacted: ICL

Resolution: Following fields were removed from CPU_POWER_MGMT_RESTRICTED_CONFIG structure:
 - HwpReqFastUncoreMsr
 - ThreadInfoFastUncoreMsr

Hsd-es-id: 2205397043
Original commit date: Thu Sep 6 12:32:30 2018 +0300
Change-Id: I423e88db1d79fadeb9fe2b24b1b6d2f060c7159c
Original commit hash: 73b0bc10a757fb7b975728240b6a510e862884a3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
IceLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: c2852517a7337ad6419afe93ae99f0d9bbe90c9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:25:57 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg: BIOS seems to be not programming Current Values correctly  for External By Pass Mode

Use U2.14 format for v1p05 Icc and Vnn Icc.

Hsd-es-id: 1407784531
Original commit date: Tue Sep 4 16:40:19 2018 -0700
Change-Id: I6471ec6e6a26d16c2f7781cb6b6c4b935e0b04bb
Original commit hash: d7d07f263ed81cd78fe491a6dd1c04ff59ec157b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibFivr.c
IceLakeSiliconPkg/Pch/PchInit/Smm/PchInitSmm.c

================================================================================ 
Commit: f66fad02616032ecaa2d0a1b883f156c62d23d88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:25:55 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL-Y][ICL-U][BIOS][ICL-SDS] Pre-OS Virtual keyboard not disappear when tap on it.

Using SaveVkBodyBackgroundBltBuffer & RestoreVkBodyBackgroundBltBuffer to hide virtual keyboard

Hsd-es-id: 2203263578
Original commit date: Wed Jul 25 18:02:26 2018 +0800
Change-Id: I4733658f727d6c1e9302a043b56ec01ac5c2fb61
Original commit hash: 2da3ed2eee09f9b60dae002a0a5f8b4bc0c794b0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Include/Protocol/VirtualKeyboard.h
ClientCommonPkg/Include/Protocol/VirtualKeyboardLayout.h
ClientCommonPkg/Universal/VirtualKeyboardDxe/Keyboard.c
ClientCommonPkg/Universal/VirtualKeyboardDxe/KeyboardLayout.c
ClientCommonPkg/Universal/VirtualKeyboardDxe/KeyboardLayout/CapitalLetterKeyboard.bmp
ClientCommonPkg/Universal/VirtualKeyboardDxe/KeyboardLayout/DigitKeyboard.bmp
ClientCommonPkg/Universal/VirtualKeyboardDxe/KeyboardLayout/FullIcon.bmp
ClientCommonPkg/Universal/VirtualKeyboardDxe/KeyboardLayout/SimpleIcon.bmp
ClientCommonPkg/Universal/VirtualKeyboardDxe/KeyboardLayout/SimpleKeyboard.bmp
ClientCommonPkg/Universal/VirtualKeyboardDxe/VK_MAP.h
ClientCommonPkg/Universal/VirtualKeyboardDxe/VirtualKeyboard.h
ClientCommonPkg/Universal/VirtualKeyboardDxe/VirtualKeyboardDriver.c
ClientCommonPkg/Universal/VirtualKeyboardDxe/VirtualKeyboardDxe.inf
IceLakePlatSamplePkg/FlashMap/SIZE_100_FSP_WRAPPER.fdf
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/VirtualKeyboardLayoutData.h
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 6adf692bca43a1315bfb110a19913b3fab6dfbfe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:25:53 2018 -0700 
-------------------------------------------------------------------------------- 
USB IP BIOS Guide updates - rev9

Updated xHCI programming steps to align with IP Guide rev9

Hsd-es-id: 1407596728
Attestation-link: IceLakeSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Fri Aug 24 08:52:54 2018 +0200
Change-Id: Ia081dac3717401122425dbaea775897a264fe0f0
Original commit hash: 56319aabc96b7caa55d5e3aac3a870b6335430da

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

================================================================================ 
Commit: 31df3b55340bb2f777873324c3a72b19bec652e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:25:50 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sat Sep 8 00:08:15 2018 -0700
Original commit date: Sat Sep 8 00:08:15 2018 -0700
Original commit hash: 5c9159e4c3178cc8ab3a43fb164cf7bc9fc57517

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: f291766c588d2f3c120ef4cb0214bd73e813f5a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:25:49 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0

Sat Sep 8 00:03:11 2018 -0700
Original commit date: Sat Sep 8 00:03:11 2018 -0700
Original commit hash: effbe9ec4a124c503ebd9d3f3bc502812fb74507

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: f6e1db60fb1a14f20cce016b3fa20e098f26acee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:25:48 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Fri Sep 7 23:39:22 2018 -0700
Original commit date: Fri Sep 7 23:39:22 2018 -0700
Original commit hash: f6735c0d3dbc1dfc4368aa3250afe360a4919f3a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf

================================================================================ 
Commit: 4b2fe9e931076c0f277eedce877838eba96003bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:25:47 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL]:[SDS]:[Power]: 3 Batteries show in OS on ICL-SDS

Change STA return value from 0x000B to 0x0000 to hide battery

Hsd-es-id: 2204097039
Original commit date: Thu Aug 9 21:16:00 2018 +0800
Change-Id: I171b168293d8b1956fa91087010c0b1470d3e0fd
Original commit hash: 84b9acfb12ca5f118296be022b7e9d2432f0e7a9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/EC/Asl/Bat0Virt.asl
IceLakePlatSamplePkg/EC/Asl/Bat1Real.asl
IceLakePlatSamplePkg/EC/Asl/Bat2Real.asl

================================================================================ 
Commit: 1c3a3d6ac3b802f9f9d0c44048f848e219a86287 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:25:44 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Sep 8 01:05:35 2018 +0000
Original commit date: Sat Sep 8 01:05:35 2018 +0000
Original commit hash: c3bd96fe815b2eac6e0aaa35daa5731a4e0aabc3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c7dee8f139ecacba1e1b8d6785b49e79247bf711 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:25:43 2018 -0700 
-------------------------------------------------------------------------------- 
Package/Module: [ICL MRC] Enable Dimm ODT CA Training

Enable Dimm ODT CA as Default.
fix oposit messages in setup of "Read Voltage Centering 1D" and "Duty Cycle Correction"

Hsd-es-id: 1305788561
Tracker-link: https://hsdes.intel.com/appstore/article/#/1305788561
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Sun Aug 26 14:48:08 2018 +0300
Change-Id: I9ca28e090b5c444dc3eadf352805ad0a32ec1ea9
Original commit hash: e5290db31181a5485495dbe77be352fcda8bb22c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: c09a4b3d891cfff3e101490ee6f6eb0069c7355a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:25:30 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Fri Sep 7 00:09:09 2018 -0700
Original commit date: Fri Sep 7 00:09:09 2018 -0700
Original commit hash: cb2a2e649604f65f4325e55ff38a5f66d0514eb4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: be21e54cd626cf3344f2a9005c3f2553d3e71300 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:25:28 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0

Fri Sep 7 00:03:17 2018 -0700
Original commit date: Fri Sep 7 00:03:17 2018 -0700
Original commit hash: b5dd34abd8dfd950c1c5177c73e0a3cee5121176

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 0c837f23c4a364014edcdd423bfa09911494e856 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:25:27 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Thu Sep 6 23:39:15 2018 -0700
Original commit date: Thu Sep 6 23:39:15 2018 -0700
Original commit hash: 253aa637b3e237a4ca4d5e286dc64f97d6a4a73a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: ddeba066179e1902f149497d504581cfd57dfdcf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:25:24 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Sep 7 04:59:11 2018 +0000
Original commit date: Fri Sep 7 04:59:11 2018 +0000
Original commit hash: 9770dceb25b1fd57231e52215131133d3eea9a49

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4c13548744c1b56c0dc2f7b162496284cf18aaa3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:25:22 2018 -0700 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][1407588439][][ICL MRC][Add SpdPresent jumper support to YN / UN boards]

Add support to use SPD EEPROM based on SpdPresent jumper on ICL-YN and ICL-UN boards.
Added missing SpdPresent jumper check for YN/UN boards in MiniBios.

Hsd-es-id: 1407588439
Tracker-link: https://hsdes.intel.com/resource/1407588439
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Thu Sep 6 16:09:55 2018 -0700
Change-Id: I6f0bedcf7616f9175119a69d4c7d1cd3ed7d040c
Original commit hash: c05e1922a9c665a476a316a8436b9a36dd184415

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.h

================================================================================ 
Commit: c26339302d1059d1f6e0a7381a4a69c815ce8785 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:25:21 2018 -0700 
-------------------------------------------------------------------------------- 
Fix build issue of "FSP Wrapper(FSP NO API)" build

Corrected the path of PlatformSecLib in PlatformPkg.dsc.

Hsd-es-id: None
Original commit date: Thu Sep 6 19:13:54 2018 -0700
Change-Id: Ibd779d94f097ab8e0e090b8542a30cdb5cafe733
Original commit hash: f1a4609829ab76a5469b3c338edb0949a8f4428d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: c252a5eb1e8a4f3468d935f9bae22579172ba3a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:25:18 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Sep 7 00:52:52 2018 +0000
Original commit date: Fri Sep 7 00:52:52 2018 +0000
Original commit hash: 3837b3b0f386713edaff7487725ff852b344aa0e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a81fe14596a608c4b9e220e3170dba1679980560 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:25:15 2018 -0700 
-------------------------------------------------------------------------------- 
ICL-U-SDS:PCI Express Root Port 5 ,14 & 15 are enabled and active even without connected

Follow PCIe Port mapping for ICL U SDS settings show PCIe Port on setup.

Hsd-es-id: 2205425700
Original commit date: Thu Aug 30 16:40:36 2018 +0800
Change-Id: Ifbf89a0b4539047a1392c5658cfe9a3614ece9c3
Original commit hash: 408bd166fb86493cb2f7091e09dc99f4b2d20ccf

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Setup/PchPcieSetupSinglePortMenu.hfr

================================================================================ 
Commit: 86f0aaec6a5f8108d0f4e2d6755639bc61e3243e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:25:14 2018 -0700 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][2204931760][][ICL MRC][Program LPDDR4 Leaker registers according to DE recipe]

Enable LPDDR4 Leaker circuits correctly for B0/C0 along with the DQS Park mode.

Register                                A0              B0              C0+
-------------------------------------------------------------------------------------
DataControl6.ForceDqsNon                1               1               0
DataControl6.ForceDqsPon                1               1               0
DataControl6.ForceDqsPOnWithLeaker      -               -               1
DataControl6.ForceDqsNOnWithLeaker      -               -               1
DataControl3.StrongWkLeaker             0               7               per RdOdt Up/Dn comp codes
DataControl6.StrongWkLeakerMsb          -               -               per RdOdt Up/Dn comp codes
DataControl3.LeakerComp                 0               3               7
DataControl4.LeakerWithTxAnalogEn       -               -               1
DataControl3.Strong2WeakOnDqsOdt        -               1               1
DataControl3.ForceDqsOnQuickOdtOff      -               1               1
DataControl3.DqsOdtSampExtendEn         -               0               0
DataControl3.DqsOdtDuration             -               Should drop in the middle of the burst and not after (both B0/C0+)

On DDR4 all of the above should be set to '0', and DqsOdtDuration should drop after the burst.

Removed input policy for StrongWkLeaker as it was never used.

Hsd-es-id: 2204931760
Tracker-link: https://hsdes.intel.com/resource/2204931760
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Thu Aug 9 16:02:07 2018 -0700
Change-Id: I545a12c61e7c03c048644069f6f658db7e14cbcc
Original commit hash: 09790e96da6ebe6fda3f95d8f7e85399e685a162

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakePlatSamplePkg/Setup/SaSetup.uni
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcCommonTypes.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: a20d5007ae4fb72e2f0bd6d48ba4c378f012a215 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:25:09 2018 -0700 
-------------------------------------------------------------------------------- 
Setup option DevicePasswordSupport will effect seamless crisis function

  Resolution: Disconnect Controller if seamless crisis function is not support.

Hsd-es-id: None
Original commit date: Wed Aug 22 09:50:16 2018 +0800
Change-Id: Ieaa28932bc049323349d9f10bb45f3d878fd41d7
Original commit hash: 75cd7190dec6e927e12219b717efaeb7ff2b31e8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SeamlessRecoverySupport.c

================================================================================ 
Commit: 83fd29cc755735a296e8a4c8924cce219e1ce5c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:25:04 2018 -0700 
-------------------------------------------------------------------------------- 
Platform policy to disable PCH force idle

Added platform policy to disable/enable PCH force alignment

Hsd-es-id: 1407501305
Original commit date: Tue Aug 7 12:47:31 2018 -0700
Change-Id: I0d5c101ce520c2ba92914dd9d8d03618e649c717
Original commit hash: c04f7e3af07db822d0f1c5235ce5ead02cce5f70

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeSiliconPkg/Pch/Include/ConfigBlock/PmConfig.h
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: 9613b0217a10d27680a305f141e945bf692d7d5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:24:55 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC CI Increment FSP Revision Number and reset FSP Build Number to 1

Thu Sep 6 00:13:31 2018 -0700
Original commit date: Thu Sep 6 00:13:31 2018 -0700
Original commit hash: 3bfac2c62253e6159f387207dbae6bef661bd5ec

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 7177959c8e68de5cda572134950b90ba302e100b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:24:54 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0

Thu Sep 6 00:10:56 2018 -0700
Original commit date: Thu Sep 6 00:10:56 2018 -0700
Original commit hash: 65b0843f588d2554c18e80e58cff4cdd7df0a376

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: ab11a6f9f6f0ec2fc3536fc827715b75a7a79ced 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:24:53 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Thu Sep 6 00:08:52 2018 -0700
Original commit date: Thu Sep 6 00:08:52 2018 -0700
Original commit hash: 26b4ed0a44ca67cc2a0e6ecce5619db1ba9cc42a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 07593fc5361653b0df13db8ca47b337ad9e80892 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:24:48 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL]hs400es is not working with emmc.

Hsd-es-id: 2205042783
Original commit date: Fri Aug 31 12:05:00 2018 -0700
Change-Id: I50b1d120987367d681483fa78a3db2ce89f547c3
Original commit hash: a25090a244be25104e0d75012d809cdbe74fc0b7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/Private/PeiScsLib/PeiScsInitIcl.c

================================================================================ 
Commit: 7189fc05d586d02afd9e554d2f81680cc0121a7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:24:37 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Wed Sep 5 00:08:43 2018 -0700
Original commit date: Wed Sep 5 00:08:43 2018 -0700
Original commit hash: 9401140d1999137da120bfda466131701b2f7958

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 3cda05a53b19fade34429e92b85988b957de405e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:24:36 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0

Wed Sep 5 00:03:39 2018 -0700
Original commit date: Wed Sep 5 00:03:39 2018 -0700
Original commit hash: 8bf5d5bca9b7fb9e443aae128f209f5395b713ed

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: e52f8a346b38ed6db6adbd98379cd7528b9631e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:24:34 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Tue Sep 4 23:55:15 2018 -0700
Original commit date: Tue Sep 4 23:55:15 2018 -0700
Original commit hash: 561eab209fa1e8381607b846bf8f850551c6deca

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
IceLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h

================================================================================ 
Commit: a9d68255aeb9551ba8ace96b1a4709a96bffe2ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:24:30 2018 -0700 
-------------------------------------------------------------------------------- 
ICL Move Cpu Nvs protocol to private folder

CPU_DT: For silicon NVS, it should consume config block. Platform code should not update initialize from policy.
Removing only platform code doing initialization is for HWP IO Trap that is no longer applicable.

Hsd-es-id: 1504580927
Tracker-link: https://hsdes.intel.com/appstore/article/#/1504580927
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu Aug 30 15:47:44 2018 +0800
Change-Id: I9262f8fd5b116941cca679860b0fe74ae7667771
Original commit hash: 5a6c278a23aea15590bcf9203b2554e1021d2f0b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Gpe.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Platform.asl
IceLakePlatSamplePkg/EC/Asl/Bat0Virt.asl
IceLakePlatSamplePkg/EC/Asl/EC.ASL
IceLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.c
IceLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.h
IceLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.inf
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Hwp.asl
IceLakeSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtHwpLvt.c

================================================================================ 
Commit: ec62e25c943d9028f3455f34b9b70a8169c5c842 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:24:28 2018 -0700 
-------------------------------------------------------------------------------- 
BpCommonPkg/WifiConnectionManagerDxe: Fix FileName boundary unaligned issue in WCM

* When trying to provision PK/KEK/DB keys via the menu in Connection Manager, the
  filename may start on odd address, which is not a uint16 aligned boundary, and
  will trigger Assert in StrLen(). To keep forward compatibility, we can only fix
  it in local function.
* Add some help message for "SSId" and "Identity" for display.

Hsd-es-id: <223210>
Attestation-link: IP_Plan_On_Code_Center/UDK Releases Container.pdf
Original commit date: Thu Aug 30 20:34:51 2018 +0800
Change-Id: I9fc67a4ccaa637e47aa03c45988a0613c72d5981
Original commit hash: 0811ea8d5bb3aa7fcaa19f3f833b83eb77c300d9

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxeStrings.uni
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrFileUtil.c

================================================================================ 
Commit: b4a1ddef5eb4b01a603b13d1d7830c2f4ca39629 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:24:27 2018 -0700 
-------------------------------------------------------------------------------- 
Update IceLake 2362 Minor Version to 01.

Updating Minor Version for Labeling purposes.

Hsd-es-id: N/A
Original commit date: Tue Sep 4 11:54:55 2018 -0700
Change-Id: I8ffce4ff157cf5b3ed316331c1707d229f8a313c
Original commit hash: 23c342e8e4fc5949dff8d36d12b16f0eda8672db

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 53d7aedaa4cf9e7a4c7cdb026ce00339ba124a00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:24:26 2018 -0700 
-------------------------------------------------------------------------------- 
[ice_lake]Integrated Thunderbolt RTD3 - Take2

Clean up the Go2Sx from Sx SMI since new TBT driver will handle the Go2Sx process during RTD3 and Sx procedure.

Hsd-es-id: 2201490943
Original commit date: Mon Aug 13 11:26:27 2018 +0800
Change-Id: I4b834b127faeccdb5a5bc51031ccc964cf82cfd7
Original commit hash: 94c182f1c313ab0f4497afade02669dabd54cf14

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Tbt/ITbtInit/Smm/ITbtSmm.c
IceLakeSiliconPkg/Tbt/ITbtInit/Smm/ITbtSmm.inf

================================================================================ 
Commit: 28e7f15ca784b199f0ea39246123d44d0f6a33bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:24:24 2018 -0700 
-------------------------------------------------------------------------------- 
Revert "IceLakeSiliconPkg: FSP Wrapper in non-API mode can consume TempRamInit API and TempRamExit PPI"

This reverts commit 0f2f551d2abd010022f9860ccdae527fd921038e.
Reverting due to change causing PostCode 0E24 hanging for 20+ seconds and S0ix failing to hit PC10.

Hsd-es-id: 1606661103
Original commit date: Tue Sep 4 18:02:05 2018 -0700
Change-Id: If4f67bed652ca28e03e6f4821ecc0f9590572408
Original commit hash: 7687ce6a02f82d976b718a0eb0b207fdec28f269

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/FspInit/Pei/FspInitPreMem.c
IceLakeFspPkg/FspInit/Pei/FspInitPreMem.inf
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakeFspPkg/Library/BaseCacheAsRamLib/BaseCacheAsRamLib.inf
IceLakeFspPkg/Library/BaseCacheAsRamLib/DisableCacheAsRam.c
IceLakeFspPkg/Library/BaseCacheAsRamLib/Ia32/Cpu.S
IceLakeFspPkg/Library/BaseCacheAsRamLib/Ia32/Cpu.asm
IceLakeFspPkg/Library/BaseCacheAsRamLib/Ia32/Cpu.nasm
IceLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/FspWrapperPlatformSecLib.c
IceLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf
IceLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecTempRamDone.c
IceLakePlatSamplePkg/Override/UefiCpuPkg/SecCore/SecMain.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.inf
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakeSiliconPkg/Cpu/Library/PlatformSecLib/PlatformSecLib.c
IceLakeSiliconPkg/Cpu/Library/PlatformSecLib/PlatformSecLib.inf
IceLakeSiliconPkg/Cpu/Library/PlatformSecLib/PlatformSecLibrary.h
IceLakeSiliconPkg/Include/Library/TempRamExitInitLib.h
IceLakeSiliconPkg/Library/BaseTempRamExitInitLib/BaseTempRamExitInitLib.c
IceLakeSiliconPkg/Library/BaseTempRamExitInitLib/BaseTempRamExitInitLib.inf
IceLakeSiliconPkg/Library/BaseTempRamExitInitLib/BaseTempRamExitInitLibFsp.inf
IceLakeSiliconPkg/SiPkgPeiLib.dsc

================================================================================ 
Commit: 8616aa12a0eadecf73d63a7a786c250156a1cd9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:24:08 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Tue Sep 4 00:09:24 2018 -0700
Original commit date: Tue Sep 4 00:09:24 2018 -0700
Original commit hash: 2c83abde4bd538a5a4671bd6f50bfc719b766347

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 2adaf901d09ed612ce272de8039799a1e1c18fd4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:24:07 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Tue Sep 4 00:04:26 2018 -0700
Original commit date: Tue Sep 4 00:04:26 2018 -0700
Original commit hash: 8e28873eb741fdd76b5a1984576256095dbc01bc

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: b6708b84257a8e8172fa0b25144765a06969da03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:24:04 2018 -0700 
-------------------------------------------------------------------------------- 
Resolve BIOS ASSERT after reset at the point that setup varariable exists and InitSetupVariable not set.

Remove InitSetupVariable check before patching default variable HOB.
Create/patch default variable HOB in below conditions,
1. BootMode == BOOT_IN_RECOVERY_MODE
2. BootMode == BOOT_WITH_DEFAULT_SETTINGS

Hsd-es-id: 1506706257
Tracker-link: N/A
Attestation-link: Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Aug 8 12:30:17 2018 +0800
Change-Id: I253225bf59a30c916936cfa392e6d0899d7db85c
Original commit hash: c684c64bb2ce77aacca6824f9dd698bd22b3047f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c

================================================================================ 
Commit: 03ac651ae14dca62faf87538b44f64280f9223f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:24:03 2018 -0700 
-------------------------------------------------------------------------------- 
Sync CFL SEC library code to ICL.

1. Merge CNL:8f87e2e90be2749ff37302bbd19918c3554ef9ae for *.nasm files.
2. CNL: 00d6f162d05f74473a85670cb348287be97b32a8
  Move PlatformSecLibe from IceLakeSiliconPkg/SiliconPkg/SampleCode/Library to IceLakeSiliconPkg/Cpu/Library
  Clean up all *.inf

Hsd-es-id: 1506737042
Original commit date: Thu Aug 30 16:41:32 2018 +0800
Change-Id: I055875952b123cea366b30310002016024c6bafc
Original commit hash: aefff4762700eec738e0b6a86cfbb4399544229a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/Ia32/Fsp.h
IceLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/Ia32/PeiCoreEntry.nasm
IceLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/Ia32/SecEntry.nasm
IceLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/Ia32/Stack.nasm
IceLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakeSiliconPkg/Cpu/Library/PlatformSecLib/FspMPlatformSecLib.inf
IceLakeSiliconPkg/Cpu/Library/PlatformSecLib/FspSPlatformSecLib.inf
IceLakeSiliconPkg/Cpu/Library/PlatformSecLib/FspTPlatformSecLib.inf
IceLakeSiliconPkg/Cpu/Library/PlatformSecLib/Ia32/Chipset.i
IceLakeSiliconPkg/Cpu/Library/PlatformSecLib/Ia32/Chipset.inc
IceLakeSiliconPkg/Cpu/Library/PlatformSecLib/Ia32/ChipsetNasm.inc
IceLakeSiliconPkg/Cpu/Library/PlatformSecLib/Ia32/Flat32.S
IceLakeSiliconPkg/Cpu/Library/PlatformSecLib/Ia32/Flat32.asm
IceLakeSiliconPkg/Cpu/Library/PlatformSecLib/Ia32/Flat32.nasm
IceLakeSiliconPkg/Cpu/Library/PlatformSecLib/Ia32/Platform.i
IceLakeSiliconPkg/Cpu/Library/PlatformSecLib/Ia32/Platform.inc
IceLakeSiliconPkg/Cpu/Library/PlatformSecLib/Ia32/PlatformNasm.inc
IceLakeSiliconPkg/Cpu/Library/PlatformSecLib/Ia32/SecCore.i
IceLakeSiliconPkg/Cpu/Library/PlatformSecLib/Ia32/SecCore.inc
IceLakeSiliconPkg/Cpu/Library/PlatformSecLib/Ia32/SecCoreNasm.inc
IceLakeSiliconPkg/Cpu/Library/PlatformSecLib/PlatformSecLib.c
IceLakeSiliconPkg/Cpu/Library/PlatformSecLib/PlatformSecLib.inf
IceLakeSiliconPkg/Cpu/Library/PlatformSecLib/PlatformSecLibrary.h

================================================================================ 
Commit: afca512a6d46d970cf440c77725f5deef5af839c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:24:00 2018 -0700 
-------------------------------------------------------------------------------- 
ICL-U SDS:SMBIOS Type 3 Values showing Error in Self-Test Tool

UpdateChassisManufacturerInfo() should use ChassisManufacturer not OnBoardDevice

Hsd-es-id: 2205195237
Tracker-link: https://hsdes.intel.com/appstore/article/#/2205195237
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Sep 3 16:58:38 2018 +0800
Change-Id: I029a47de6f2afa7fb09c6e84c7cc158d661334a4
Original commit hash: 825d30f5e3377f6480ef5e05416a62a741b05bfc

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c

================================================================================ 
Commit: 6a303162cc30dff43273ce0e35e7b8e718d7836f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:23:58 2018 -0700 
-------------------------------------------------------------------------------- 
[1x1][ICL-U][RVP][BIOS]:ACPI event viewer error observed during reboot cycling

Use SystemCMOS OpRegion to access CMOS ram area in TAD device.

Hsd-es-id: 2205269171
Original commit date: Wed Aug 29 14:05:17 2018 +0800
Change-Id: I05ff8ac16cda8d499612f385f58fea9dcbaff801
Original commit hash: f3be3959a20ecb98cc6fd199d7eb1d1aad2cf6ad

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/TimeAndAlarmDevice.asl

================================================================================ 
Commit: 266c551f9612c107db587a32ade034df301c5213 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:23:56 2018 -0700 
-------------------------------------------------------------------------------- 
USB Keyboard is still working in PS/2 console with fast boot enabled  and PS/2 serial console enabled with COM port support.

* Clear CMOS POST indicator in ResetSystem happened in POST to avoid breaking FastBoot.
* Fixed ConIn variable doesn't remove USB Keyboard device after USB hot plug then reboot.

Hsd-es-id: 1604785524
Original commit date: Thu Aug 16 18:16:21 2018 +0800
Change-Id: I3b2bcf6b328168bfdf01550e59d7f4771fd40cb1
Original commit hash: df99248c6821ead0b1200706ccde4811d7d2100e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/FastBoot/FastBootHandlerDxe/FastBootHandlerDxe.c
IceLakePlatSamplePkg/Features/FastBoot/FastBootHandlerDxe/FastBootHandlerDxe.inf
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/FastBootSupport.c

================================================================================ 
Commit: c0fd741759c9b25adcd57be8103d93482a183a67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:23:55 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg: FSP Wrapper in non-API mode can consume TempRamInit API and TempRamExit PPI

Aligned the TempRamInit API and TempRamExit API tasks between FSP API and FSP Non-API.

Hsd-es-id: 1506722281
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506722281
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Mon Sep 3 14:14:31 2018 +0800
Change-Id: I3397ae996a73e2f4399a15e91ce031bf25d4b8a9
Original commit hash: 0f2f551d2abd010022f9860ccdae527fd921038e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/FspInit/Pei/FspInitPreMem.c
IceLakeFspPkg/FspInit/Pei/FspInitPreMem.inf
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/FspWrapperPlatformSecLib.c
IceLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf
IceLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecTempRamDone.c
IceLakePlatSamplePkg/Override/UefiCpuPkg/SecCore/SecMain.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.inf
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakeSiliconPkg/Include/Library/TempRamExitInitLib.h
IceLakeSiliconPkg/Library/BaseCacheAsRamLib/BaseCacheAsRamLib.inf
IceLakeSiliconPkg/Library/BaseCacheAsRamLib/DisableCacheAsRam.c
IceLakeSiliconPkg/Library/BaseCacheAsRamLib/Ia32/Cpu.S
IceLakeSiliconPkg/Library/BaseCacheAsRamLib/Ia32/Cpu.asm
IceLakeSiliconPkg/Library/BaseCacheAsRamLib/Ia32/Cpu.nasm
IceLakeSiliconPkg/Library/BaseTempRamExitInitLib/BaseTempRamExitInitLib.c
IceLakeSiliconPkg/Library/BaseTempRamExitInitLib/BaseTempRamExitInitLib.inf
IceLakeSiliconPkg/Library/BaseTempRamExitInitLib/BaseTempRamExitInitLibFsp.inf
IceLakeSiliconPkg/SampleCode/Library/PlatformSecLib/PlatformSecLib.c
IceLakeSiliconPkg/SampleCode/Library/PlatformSecLib/PlatformSecLib.inf
IceLakeSiliconPkg/SampleCode/Library/PlatformSecLib/PlatformSecLibrary.h
IceLakeSiliconPkg/SiPkgPeiLib.dsc

================================================================================ 
Commit: 726704ee9060435e71c864bd0a656118b29d8ed9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:23:49 2018 -0700 
-------------------------------------------------------------------------------- 
Remove deprecated Performance Data MBP Item

Original commit date: Fri Aug 17 15:02:30 2018 +0200
Change-Id: Ief4a9418c3c8e6bc187961d52fad91bd4a674045
Original commit hash: 66f51ff9965d9f3286bb0dd0d018b23193624d25

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Include/Library/DxeAmtPolicyUpdateLib.h
IceLakePlatSamplePkg/Include/Library/DxeMePolicyUpdateLib.h
IceLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeAmtPolicyUpdate.c
IceLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeAmtPolicyUpdate.h
IceLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c
IceLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.h
IceLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
IceLakePlatSamplePkg/Setup/MeSetup.h
IceLakeSiliconPkg/Amt/Include/ConfigBlock/AmtConfig.h
IceLakeSiliconPkg/Me/Include/ConfigBlock/MeDxeConfig.h
IceLakeSiliconPkg/Me/Include/MeBiosPayloadData.h
IceLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/MbpData.c

================================================================================ 
Commit: 9d7e20635f5fbed52a0df54ccd94e43e936b7ffe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:23:44 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Sep 3 00:08:55 2018 -0700
Original commit date: Mon Sep 3 00:08:55 2018 -0700
Original commit hash: fb17633a08a34af2111e783ce73dae3b17dac92f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: a1c866f5967b72a47886488d73e5af8dd724e4b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:23:43 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0

Mon Sep 3 00:04:11 2018 -0700
Original commit date: Mon Sep 3 00:04:11 2018 -0700
Original commit hash: 04740920c41857ae83720fe387421fe2eba27fb4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 76c0de41b6c3d77dffd7e2a2cf8222064e29e081 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:23:41 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg: BIOS WA for ICP XHCI Debug mode bug

BIOS WA for ICP XHCI Debug mode bug

Hsd-es-id: 1407559694
Original commit date: Mon Aug 6 18:34:52 2018 -0700
Change-Id: I4b05f44b14f9378f318efee98ce0bc004bd93842
Original commit hash: b88750566eb498e105db8321afbb757be1a98993

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Include/Register/RegsUsb.h
IceLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmDciPrivateLib/DciPrivateLib.c
IceLakeSiliconPkg/Pch/PchInit/Smm/PchInitSmm.c
IceLakeSiliconPkg/Pch/PchInit/Smm/PchInitSmm.inf

================================================================================ 
Commit: c97ac1c2ea84119df751fa981f7009180fb2d116 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:23:39 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL-U][TCSS][RTD3 task force]: TBT2/3 devices are not enumerating on hot plug when disabling IOM D3 hot/cold in BIOS setup

Correct the TBT RTD3 and TC Cold dependency.

Hsd-es-id: 1606650041
Original commit date: Tue Aug 28 11:54:36 2018 +0800
Change-Id: I6a6484f4240f351923b6a72926031aca40bd4379
Original commit hash: ba3dc1fa3c276a973f232e98dc8953f94a2ed132

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssDma.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssSsdt.asl

================================================================================ 
Commit: 61982da4ff1beb4a8a5c34a99a595f5d502eb513 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:23:32 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sun Sep 2 00:08:33 2018 -0700
Original commit date: Sun Sep 2 00:08:33 2018 -0700
Original commit hash: 02cdd3b878490374d4dbb382caede4e2eb0b83ea

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: a5308755b6e18cbd9fb431f62b1f1736d4ce3567 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:23:31 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0

Sun Sep 2 00:04:17 2018 -0700
Original commit date: Sun Sep 2 00:04:17 2018 -0700
Original commit hash: f30cbcad0c80466fd661374c997f125b3746ec19

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: c3d69013148728807390d1212d3e39c74b3de67f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:23:30 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Sat Sep 1 23:39:37 2018 -0700
Original commit date: Sat Sep 1 23:39:37 2018 -0700
Original commit hash: 3b752bc0c68ff5bf11ad90d986e9b1f203f7a7ff

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf

================================================================================ 
Commit: 6890b2c50acf4ebf0287b2af394b3cebe5017129 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:23:28 2018 -0700 
-------------------------------------------------------------------------------- 
Revert "IceLakeSiliconPkg: FSP Wrapper in non-API mode can consume TempRamInit API and TempRamExit PPI" as it causes build issues.

This reverts commit a8699000572a4f29fec54b696f64c0dc65a4fe06.

Hsd-es-id: 1506722281
Original commit date: Sat Sep 1 16:39:50 2018 -0700
Change-Id: I265d994a57201a87c91854a0fca903168ab2f182
Original commit hash: 9b77351d3d9581ddb23c78a31ef66eb854452e68

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/FspInit/Pei/FspInitPreMem.c
IceLakeFspPkg/FspInit/Pei/FspInitPreMem.h
IceLakeFspPkg/FspInit/Pei/FspInitPreMem.inf
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakeFspPkg/Library/BaseCacheAsRamLib/BaseCacheAsRamLib.inf
IceLakeFspPkg/Library/BaseCacheAsRamLib/DisableCacheAsRam.c
IceLakeFspPkg/Library/BaseCacheAsRamLib/Ia32/Cpu.S
IceLakeFspPkg/Library/BaseCacheAsRamLib/Ia32/Cpu.asm
IceLakeFspPkg/Library/BaseCacheAsRamLib/Ia32/Cpu.nasm
IceLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/FspWrapperPlatformSecLib.c
IceLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf
IceLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecTempRamDone.c
IceLakePlatSamplePkg/Override/UefiCpuPkg/SecCore/SecMain.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.inf
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakeSiliconPkg/Include/Library/TempRamExitInitLib.h
IceLakeSiliconPkg/Library/BaseTempRamExitInitLib/BaseTempRamExitInitLib.c
IceLakeSiliconPkg/Library/BaseTempRamExitInitLib/BaseTempRamExitInitLib.inf
IceLakeSiliconPkg/Library/BaseTempRamExitInitLib/BaseTempRamExitInitLibFsp.inf
IceLakeSiliconPkg/SampleCode/Library/PlatformSecLib/PlatformSecLib.c
IceLakeSiliconPkg/SampleCode/Library/PlatformSecLib/PlatformSecLib.inf
IceLakeSiliconPkg/SampleCode/Library/PlatformSecLib/PlatformSecLibrary.h
IceLakeSiliconPkg/SiPkgPeiLib.dsc

================================================================================ 
Commit: b0c0e49204e6db94915907e3bc85293916f52a42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:23:25 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit Clear WhiteSpace-Git CI Replace tab characters with two spaces and trim trailing white space

Sat Sep 1 17:07:12 2018 -0700
Original commit date: Sat Sep 1 17:07:12 2018 -0700
Original commit hash: 80735815a0ae8c3c48a403ee9a21cdf08382c9ce

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/FWUpdateLib.h

================================================================================ 
Commit: a939a432e86594b9799fd8cdc9eb3a5fb1f8576b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:23:24 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg: FSP Wrapper in non-API mode can consume TempRamInit API and TempRamExit PPI

Aligned the TempRamInit API and TempRamExit API tasks between FSP API and FSP Non-API.

Hsd-es-id: 1506722281
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506722281
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Wed Aug 22 19:37:32 2018 +0800
Change-Id: I9d6836c3b5f7b74774e77df5ed05b9f51f66d0ab
Original commit hash: a8699000572a4f29fec54b696f64c0dc65a4fe06

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/FspInit/Pei/FspInitPreMem.c
IceLakeFspPkg/FspInit/Pei/FspInitPreMem.h
IceLakeFspPkg/FspInit/Pei/FspInitPreMem.inf
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/FspWrapperPlatformSecLib.c
IceLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf
IceLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecTempRamDone.c
IceLakePlatSamplePkg/Override/UefiCpuPkg/SecCore/SecMain.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.inf
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakeSiliconPkg/Include/Library/TempRamExitInitLib.h
IceLakeSiliconPkg/Library/BaseCacheAsRamLib/BaseCacheAsRamLib.inf
IceLakeSiliconPkg/Library/BaseCacheAsRamLib/DisableCacheAsRam.c
IceLakeSiliconPkg/Library/BaseCacheAsRamLib/Ia32/Cpu.S
IceLakeSiliconPkg/Library/BaseCacheAsRamLib/Ia32/Cpu.asm
IceLakeSiliconPkg/Library/BaseCacheAsRamLib/Ia32/Cpu.nasm
IceLakeSiliconPkg/Library/BaseTempRamExitInitLib/BaseTempRamExitInitLib.c
IceLakeSiliconPkg/Library/BaseTempRamExitInitLib/BaseTempRamExitInitLib.inf
IceLakeSiliconPkg/Library/BaseTempRamExitInitLib/BaseTempRamExitInitLibFsp.inf
IceLakeSiliconPkg/SampleCode/Library/PlatformSecLib/PlatformSecLib.c
IceLakeSiliconPkg/SampleCode/Library/PlatformSecLib/PlatformSecLib.inf
IceLakeSiliconPkg/SampleCode/Library/PlatformSecLib/PlatformSecLibrary.h
IceLakeSiliconPkg/SiPkgPeiLib.dsc

================================================================================ 
Commit: 893f1024d91c3b306a0bc28b017787cf8dfd193a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:23:20 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL][BIOS Guard]Include Production  signed (NPW) Bios Guard binary (2.0.4348) in ICL Bios

-Integrate BIOS Guard Module 2.0.4348
-Update BIOS to load Module SVN from module header
-Update BIOS to load SE SVN from module header

Hsd-es-id: 1305896277
Original commit date: Tue Aug 28 13:36:49 2018 -0700
Change-Id: I63d95cce0506da1acdca21d2c9502177095a5fa6
Original commit hash: 803d9e769ae06cc0dc63b405037981b4be93a027

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
IceLakeSiliconPkg/Cpu/Include/BiosGuard.h
IceLakeSiliconPkg/Cpu/Library/Private/PeiBiosGuardLib/BiosGuardInit.c

================================================================================ 
Commit: 7bed9ca3bbca5b43bf7ea02f5c25b26b7d1101b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:23:19 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL-U][Preboot Connectivity]: BLE driver/firmware against WW31.5 ROM release

Update BLE driver/Firmware.

Hsd-es-id: 1606165736
Tracker-link: https://hsdes.intel.com/appstore/article/#/1606165736
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue Aug 14 14:17:33 2018 +0800
Change-Id: I73fea0965137c73471f04306eb2c3cf5963e7923
Original commit hash: 9df083134ec933f206a2454e6ccd6fb4a2f4c87f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: b2a934aa182d195c97af17352f5046fc8b9c0d9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:23:17 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL] SMBIOS - remove unnecessary structure SystemInfo1 in SmbiosPlatformInfo.c

According to comments in
https://git-amr-7.devtools.intel.com/gerrit/#/c/11958/2/CannonLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c

Hsd-es-id: 1506125562
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506125562
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu Aug 23 13:42:53 2018 +0800
Change-Id: I26c5d690af678cd0861473944ac004fe8b49b9a3
Original commit hash: d1d9377df816a8fb863f650c5b6aab02b78bc500

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c

================================================================================ 
Commit: b97402d40f16d2e889707039d491163c4ca6a4ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:23:16 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg/Capsule update: ME/EC/Descriptor Update is not working on ICL

This change enables ME/EC/Descriptor Update on ICL.
FwUpdateLib API from 1026 CSME kit is wrapped.
Re-write the SPI programming function that reads and compares block before erase/write, then read back to verify after the update.

Hsd-es-id: 1506527241
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506527241
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Mon Aug 13 16:11:30 2018 +0800
Change-Id: Ic1e346dcd26339401fe489ec53429ce6aa0ed2d7
Original commit hash: 9907a09a01d86fca45e2a63be1306690465475d4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/CapsuleUpdateConfig/SystemFirmwareUpdateDxe_D.efi
IceLakePlatSamplePkg/CapsuleUpdateConfig/SystemFirmwareUpdateDxe_R.efi
IceLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/FWUpdateLib.h
IceLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/PlatformFlashAccessLib.h
IceLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/fwudef.h
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateEfiLib.lib
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateLib.inf
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.c
IceLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareUpdateDxe.c
IceLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareUpdateDxe.inf
IceLakePlatSamplePkg/Include/Library/Build.h
IceLakePlatSamplePkg/Include/Library/Common.h
IceLakePlatSamplePkg/Include/Library/Fwu_Common.h
IceLakePlatSamplePkg/Include/Library/cse_basic_def.h
IceLakePlatSamplePkg/Include/Library/cse_basic_types.h
IceLakePlatSamplePkg/Include/Library/me_status.h
IceLakePlatSamplePkg/Include/Library/mkhi_hdrs.h
IceLakePlatSamplePkg/Include/Library/typedef.h
IceLakePlatSamplePkg/Include/Library/ver.h
IceLakePlatSamplePkg/Library/FwUpdateLib/FWUpdateLib.lib
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/Setup/Setup.c

================================================================================ 
Commit: ebbcdd5c88d890ad9c2bc9e2c267d7f32ba9adc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:23:13 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL] Enable BIOS Guard

-Enabling BIOS Guard

Hsd-es-id: 1407207769
Original commit date: Tue Aug 28 15:57:32 2018 -0700
Change-Id: Ic25f452abbb1abd3ce1ec3d93b92409ece347aab
Original commit hash: 2ee1d98f9200a885ef4b195d00229f0d56b7b852

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Setup/CpuSetup.hfr
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c

================================================================================ 
Commit: 87b31667f52fbf3cb0ae9ec39282492e5a466aea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:23:12 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL-U][Linux] System hang up during resuming from S3 after enabled EC low power idle

Resolution1: Intel is not support EC low power mode under S3. Check if EC is not in low power mode, stop BIOS IO trap handle.
Resolution2: According to EC team member's comment, notify EC exit CS as early as possible.

Hsd-es-id: 1506706268
Original commit date: Wed Aug 22 14:04:48 2018 +0800
Change-Id: Ied58ea0162133e40b728bf46e2db75aad459bf3e
Original commit hash: c4bca497aa45aca37be8b346d057bdd0f8ab2f66

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/EC/EC.c
IceLakePlatSamplePkg/EC/EC.h

================================================================================ 
Commit: 0cbb2f3fcdfce9a01386ecd82b59662018ea0b44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:23:10 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sat Sep 1 00:08:27 2018 -0700
Original commit date: Sat Sep 1 00:08:27 2018 -0700
Original commit hash: e970316eb15b85f63770a0f5fd986ab33fdf6138

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 1b3e5e5b1a3009f39313270cdf787498303a3e0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:23:08 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0

Sat Sep 1 00:02:31 2018 -0700
Original commit date: Sat Sep 1 00:02:31 2018 -0700
Original commit hash: f5830d668537d6ef5281fd2941867af9fb44fdbd

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 74d76a181f5a4d830a9c783d73ead7a64cf0a755 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:23:07 2018 -0700 
-------------------------------------------------------------------------------- 
BIOS send EOP in recovery and error modes

Original commit date: Tue Jul 24 16:53:43 2018 +0200
Change-Id: I0c637213ec4542ba1ce1960ee48e15fe9d56fd27
Original commit hash: 146ff0dc10c7fe78f4dd07beeac54e5632659a55

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c
IceLakeSiliconPkg/Me/HeciInit/Dxe/EndOfPost.c
IceLakeSiliconPkg/Me/HeciInit/Dxe/HeciInit.c
IceLakeSiliconPkg/Me/HeciInit/Dxe/HeciInit.h
IceLakeSiliconPkg/Me/HeciInit/Dxe/HeciInitDxeFsp.inf
IceLakeSiliconPkg/Me/HeciInit/Dxe/HeciInitFsp.inf
IceLakeSiliconPkg/Me/HeciInit/Dxe/MeInit.c
IceLakeSiliconPkg/Me/HeciInit/Dxe/MeInit.h
IceLakeSiliconPkg/Me/HeciInit/Dxe/MeInitDxeFsp.c
IceLakeSiliconPkg/Me/HeciInit/Dxe/MeInitFsp.c
IceLakeSiliconPkg/Me/Library/Private/PeiDxeHeciInitLib/HeciCore.c
IceLakeSiliconPkg/Me/Library/Private/PeiDxeHeciInitLib/PeiDxeHeciInitLib.inf
IceLakeSiliconPkg/Pch/Include/Private/Library/PmcPrivateLib.h
IceLakeSiliconPkg/Pch/Include/Register/PchRegsPmc.h
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: 21cd07806d8e61e17d8daee1b4c1530989d7913c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:23:03 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Sep 1 00:29:40 2018 +0000
Original commit date: Sat Sep 1 00:29:40 2018 +0000
Original commit hash: 1e1829ed75bfeae99ba00ae4db64b63b353dd1ba

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 482de1aa7ce36dd91afd35682147ee2fd8607e98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:23:02 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC] BDAT pointer is zeroed out when MRC executes Retraining due to failure in retrain margin check

Issue:
When the MRC Retrain Margin Check fails, and the MRC re-executes training, the Outputs structure is zeroed out, including the Pointers to BDAT Schema HOBs.

Solution:
MRC should save/restore this pointer information prior to zeroing out the Outputs structure when executing Retraining path.

Hsd-es-id: 1407799668
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Tracker-link: https://hsdes.intel.com/appstore/article/#/1407799668
Original commit date: Wed Aug 29 15:56:30 2018 -0700
Change-Id: I3ad35537937da264627b811bd6292c0f9e275f08
Original commit hash: 443952ee1861a6a9779b18318e916eb17e995f39

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: a067a210c06af28f0989bcd4fb62497de759d4e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:22:59 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL-U/Y] unused files for TCG2setup under Platform Setup code

Removed unused file on code base.

Hsd-es-id: 2205324962
Original commit date: Fri Aug 24 13:43:14 2018 +0800
Change-Id: I096be8be26a82c613fb341c0e8842064357d5072
Original commit hash: 429ff54755ed02193257f24b5a9e41a60380cf7f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/Tpm2DeviceLibPtp/Tpm2InstanceLibPtt.c
IceLakePlatSamplePkg/Library/Tpm2DeviceLibPtp/Tpm2InstanceLibPtt.inf
IceLakePlatSamplePkg/Setup/Tcg2Setup.c
IceLakePlatSamplePkg/Setup/Tcg2Setup.uni

================================================================================ 
Commit: b246a81e8ba2632853118e7523b976746d1ebc4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:22:54 2018 -0700 
-------------------------------------------------------------------------------- 
Tag legacy bios support code as InternalOnly with build option for LegacyFree Bios initiative

Add 'internal' tag for legacy bios code

Hsd-es-id: 2202896219
Attestation-link: TigerLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Aug 29 16:11:29 2018 +0800
Change-Id: I36920df1ffb8d62c42caafe8820b3300e55ae1a8
Original commit hash: a3b33eef12d387a65503570549bd97668d9f4239

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Universal/SetTimerPeriodDxe/SetTimerPeriod.c

================================================================================ 
Commit: fc480a30329e80f5c3a2e92be6d1d6a83f042e4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:22:51 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Fri Aug 31 01:07:56 2018 -0700
Original commit date: Fri Aug 31 01:07:56 2018 -0700
Original commit hash: 7f739d812f5aa8c89f5ef33059abcdbd6a0d3a5d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: b222b14b363fa32dc135a27aeeb13b725d489640 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:22:49 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC CI Increment FSP Revision Number and reset FSP Build Number to 1

Fri Aug 31 00:55:47 2018 -0700
Original commit date: Fri Aug 31 00:55:47 2018 -0700
Original commit hash: 9933c8fe9dd42ec0aa944dd9454fcc39048bda5c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: d036b5cbb832d37ab34da1ebbfd4ea3c4c4dfcf4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:22:48 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Fri Aug 31 00:42:53 2018 -0700
Original commit date: Fri Aug 31 00:42:53 2018 -0700
Original commit hash: 969201af18a75f577b1a507d9bbb0829b1b7efe2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 7af60731445d46d5950adb584b9b6121b085936e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:22:46 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Fri Aug 31 00:36:37 2018 -0700
Original commit date: Fri Aug 31 00:36:37 2018 -0700
Original commit hash: 39630b1c1c3b363c2d66e8f6f51a78569eb545e7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 4baf30f5936d011caeb168f8a1e44b440cb61125 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:22:45 2018 -0700 
-------------------------------------------------------------------------------- 
Add ACPI support for 2LM device

Hsd-es-id: 1407468707
Original commit date: Thu Jul 26 14:26:38 2018 -0700
Change-Id: I16dc0f8e74549eeeb48fdddace495920c1b3d864
Original commit hash: b9d22643690d0b905aced2093e5f89db060db283

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Sa.asl

================================================================================ 
Commit: 79f06bb05d01acb030aa02e7949fa73bda8c4cdc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:22:43 2018 -0700 
-------------------------------------------------------------------------------- 
ICP-N B0 Integrate Chipsetinit Version 1

Hsd-es-id: 1407689234
Original commit date: Thu Aug 23 17:48:24 2018 -0700
Change-Id: I794347349a5ea8a91f6edd12be2e95bab648335c
Original commit hash: 5a9350e2ff92d89027b967a0ab7596de5910d343

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/PchSetup.c
IceLakePlatSamplePkg/Setup/PchSetup.h
IceLakeSiliconPkg/Include/SiFvi.h
IceLakeSiliconPkg/Library/Private/PeiSiFviInitLib/PeiSiFvi.c
IceLakeSiliconPkg/Pch/Chipsetinit/Binaries/IclPchNChipsetInitTable_Bx.bin
IceLakeSiliconPkg/Pch/Include/Private/IclPchNHsioBx.h
IceLakeSiliconPkg/Pch/Include/Private/PchHsio.h
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/IclPchNHsioBx.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspIcl.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibIcl.inf

================================================================================ 
Commit: 8a2a532593dbcda6fca52ea93cb9f68d1da0a78e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:22:40 2018 -0700 
-------------------------------------------------------------------------------- 
Integrate ICL B0 Patch 0x20

Update ICL B0 with Patch 0x20

Hsd-es-id: 2205428623
Original commit date: Wed Aug 29 10:07:11 2018 -0700
Change-Id: Ic3c1f8cf9d0388cc58de641934b98296a805a1aa
Original commit hash: 806e51f02e2143d4ae5affdf0719441a89cdcbaa

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 6ab8a960106d13363eec337f36c5c906d8cf7df2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:22:37 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL B1]Need to enable the C6dram knob by default in the official  IFWI release

C6Dram needs to be enabled by default

Hsd-es-id: 1806129548
Original commit date: Fri Aug 10 16:19:06 2018 -0700
Change-Id: Ibb7f019104f24476758dd737bd6fd2be5ab84cf9
Original commit hash: ba78683818a271fffd84f3553aacc3b5c9375903

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Setup/CpuSetup.hfr
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c

================================================================================ 
Commit: 4c1851468a975bfa85ef678ac7bf21652f1ce823 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:22:34 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL-U][RFIM] RFIM fails to set SSC variation to 0.10 for TCPU and PCHP

Attempts to program SSC to 0.1% are failing due to 0.2% being the lowest valid SSC value.  Need to update the setup option to prevent the user from being able to set the value below 0.2%.

Hsd-es-id: 2205141995
Original commit date: Thu Aug 16 15:45:09 2018 -0700
Change-Id: Ia8efca4f2c2e009d348f43ed7152d819e83b510d
Original commit hash: 9a685c6dc3abf9a088990130870ec02dcff20dbb

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Setup/CpuSetup.hfr
IceLakePlatSamplePkg/Setup/CpuSetup.uni
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtVrConfig.h
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c

================================================================================ 
Commit: cca826096801472e2fa1523ebd0cf32a1f525b88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:22:31 2018 -0700 
-------------------------------------------------------------------------------- 
Update for xHCI programming - USB V17.x BIOS Guide rev8

Hsd-es-id: 1407537927
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS_IP_Plan.xlsx
Original commit date: Thu Aug 9 15:31:33 2018 +0200
Change-Id: Ie785c4e1d603f6b4a4eadf4dfe2c2e0d679f4a1e
Original commit hash: 4515dd562397ad5a878573248bb77b3619c7f34f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

================================================================================ 
Commit: 00e6bd3802f788d080bb6498fe0e75daa93165cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:22:29 2018 -0700 
-------------------------------------------------------------------------------- 
BpCommonPkg/FCE: Update binary to match with latest Source

Hsd-es-id: None
Original commit date: Thu Aug 23 14:39:08 2018 +0800
Change-Id: I240f3f13289e7470694cfcf542498b7aea706eac
Original commit hash: 71f0689697f876ba3bed153a2915b86f9c40b116

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Tools/FCE/BfmLib.exe
BpCommonPkg/Tools/FCE/FCE.exe

================================================================================ 
Commit: 092b1de9e4a5709b8f1fc48e459650b47dcc6921 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:22:23 2018 -0700 
-------------------------------------------------------------------------------- 
BpCommonPkg/GenBiosId: Fix VS2010 and VS2013 compiler error

With VS2013 or VS2010 compiler, warning C4013: 'snprintf' undefined will
report, because snprintf is added since VS2015. For VS2013 or early
version, _snprintf or _snprintf_s can be used.

Cc: Liming Gao <liming.gao@intel.com>
Cc: Yonghong Zhu <yonghong.zhu@intel.com>
Hsd-es-id: None
Attestation-link: IP_Plan_On_Code_Center/UDK Releases Container.pdf
Original commit date: Wed Aug 29 15:00:18 2018 +0800
Change-Id: I62f283443a3610487e4202f4827c45998c5d4847
Original commit hash: 92a44464d6a11f06aac202718d6d325d2c423518

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Tools/GenBiosId/GenBiosId.h

================================================================================ 
Commit: 64b334171bfa2737fa4b4ce51276d94f9f1a91ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:22:22 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC CI Increment FSP Revision Number and reset FSP Build Number to 1

Thu Aug 30 00:43:46 2018 -0700
Original commit date: Thu Aug 30 00:43:46 2018 -0700
Original commit hash: cd7ee64ae8481f0ab88a76f4113ed671f6f0113c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 97642d08dcd79e6eb6af76b29f9863f44cfafdab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:22:21 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Thu Aug 30 00:17:29 2018 -0700
Original commit date: Thu Aug 30 00:17:29 2018 -0700
Original commit hash: bd60336df794ccda3428e5cacb1eeed387df2c5f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: d6a92c8f05100217ef35d93e22c3f81ef94aa382 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:22:19 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Aug 30 07:13:35 2018 +0000
Original commit date: Thu Aug 30 07:13:35 2018 +0000
Original commit hash: bee1f2d430a2670466db7caa371633d082f4d462

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ae445cc60eb4ca991bdd40a0bfed1af7dcd56e05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:22:18 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Thu Aug 30 00:11:48 2018 -0700
Original commit date: Thu Aug 30 00:11:48 2018 -0700
Original commit hash: b4f49ad4f7026aef641b80c0d0735095655a01f6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 423fd6989fe4ec6047eb0d5ee312a2f439c32e75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:21:57 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Wed Aug 29 00:31:11 2018 -0700
Original commit date: Wed Aug 29 00:31:11 2018 -0700
Original commit hash: 716aacff447fd5750e7afa5d5e4cb92110136c24

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 4782151685ca1fd2733cd4704d67f8cef7370372 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 28 09:21:55 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Wed Aug 29 00:28:05 2018 -0700
Original commit date: Wed Aug 29 00:28:05 2018 -0700
Original commit hash: 050b5cf312e7c19ef6ebf1dec552717568eebdbc

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec
