--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 100 MHz LOW 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2409 paths analyzed, 238 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.466ns.
--------------------------------------------------------------------------------

Paths for end point cpu_sclk/counter_5 (SLICE_X22Y21.SR), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_9 (FF)
  Destination:          cpu_sclk/counter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.425ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.147 - 0.153)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_9 to cpu_sclk/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y22.BQ      Tcko                  0.447   cpu_sclk/counter<11>
                                                       cpu_sclk/counter_9
    SLICE_X23Y22.B1      net (fanout=2)        0.761   cpu_sclk/counter<9>
    SLICE_X23Y22.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X23Y22.A5      net (fanout=1)        0.187   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X23Y22.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X23Y25.A6      net (fanout=1)        0.508   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X23Y25.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X23Y25.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X23Y25.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X22Y21.SR      net (fanout=7)        0.686   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X22Y21.CLK     Tsrck                 0.442   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      4.425ns (1.925ns logic, 2.500ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_14 (FF)
  Destination:          cpu_sclk/counter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.315ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.147 - 0.151)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_14 to cpu_sclk/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y23.CQ      Tcko                  0.447   cpu_sclk/counter<15>
                                                       cpu_sclk/counter_14
    SLICE_X25Y23.A3      net (fanout=2)        0.510   cpu_sclk/counter<14>
    SLICE_X25Y23.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv1
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv1
    SLICE_X23Y22.A6      net (fanout=1)        0.328   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv1
    SLICE_X23Y22.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X23Y25.A6      net (fanout=1)        0.508   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X23Y25.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X23Y25.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X23Y25.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X22Y21.SR      net (fanout=7)        0.686   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X22Y21.CLK     Tsrck                 0.442   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      4.315ns (1.925ns logic, 2.390ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_13 (FF)
  Destination:          cpu_sclk/counter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.270ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.147 - 0.151)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_13 to cpu_sclk/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y23.BQ      Tcko                  0.447   cpu_sclk/counter<15>
                                                       cpu_sclk/counter_13
    SLICE_X25Y23.A4      net (fanout=2)        0.465   cpu_sclk/counter<13>
    SLICE_X25Y23.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv1
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv1
    SLICE_X23Y22.A6      net (fanout=1)        0.328   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv1
    SLICE_X23Y22.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X23Y25.A6      net (fanout=1)        0.508   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X23Y25.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X23Y25.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X23Y25.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X22Y21.SR      net (fanout=7)        0.686   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X22Y21.CLK     Tsrck                 0.442   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      4.270ns (1.925ns logic, 2.345ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Paths for end point cpu_sclk/counter_7 (SLICE_X22Y21.SR), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_9 (FF)
  Destination:          cpu_sclk/counter_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.422ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.147 - 0.153)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_9 to cpu_sclk/counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y22.BQ      Tcko                  0.447   cpu_sclk/counter<11>
                                                       cpu_sclk/counter_9
    SLICE_X23Y22.B1      net (fanout=2)        0.761   cpu_sclk/counter<9>
    SLICE_X23Y22.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X23Y22.A5      net (fanout=1)        0.187   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X23Y22.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X23Y25.A6      net (fanout=1)        0.508   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X23Y25.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X23Y25.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X23Y25.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X22Y21.SR      net (fanout=7)        0.686   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X22Y21.CLK     Tsrck                 0.439   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_7
    -------------------------------------------------  ---------------------------
    Total                                      4.422ns (1.922ns logic, 2.500ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_14 (FF)
  Destination:          cpu_sclk/counter_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.312ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.147 - 0.151)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_14 to cpu_sclk/counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y23.CQ      Tcko                  0.447   cpu_sclk/counter<15>
                                                       cpu_sclk/counter_14
    SLICE_X25Y23.A3      net (fanout=2)        0.510   cpu_sclk/counter<14>
    SLICE_X25Y23.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv1
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv1
    SLICE_X23Y22.A6      net (fanout=1)        0.328   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv1
    SLICE_X23Y22.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X23Y25.A6      net (fanout=1)        0.508   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X23Y25.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X23Y25.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X23Y25.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X22Y21.SR      net (fanout=7)        0.686   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X22Y21.CLK     Tsrck                 0.439   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_7
    -------------------------------------------------  ---------------------------
    Total                                      4.312ns (1.922ns logic, 2.390ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_13 (FF)
  Destination:          cpu_sclk/counter_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.267ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.147 - 0.151)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_13 to cpu_sclk/counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y23.BQ      Tcko                  0.447   cpu_sclk/counter<15>
                                                       cpu_sclk/counter_13
    SLICE_X25Y23.A4      net (fanout=2)        0.465   cpu_sclk/counter<13>
    SLICE_X25Y23.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv1
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv1
    SLICE_X23Y22.A6      net (fanout=1)        0.328   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv1
    SLICE_X23Y22.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X23Y25.A6      net (fanout=1)        0.508   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X23Y25.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X23Y25.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X23Y25.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X22Y21.SR      net (fanout=7)        0.686   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X22Y21.CLK     Tsrck                 0.439   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_7
    -------------------------------------------------  ---------------------------
    Total                                      4.267ns (1.922ns logic, 2.345ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point cpu_sclk/counter_6 (SLICE_X22Y21.SR), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_9 (FF)
  Destination:          cpu_sclk/counter_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.414ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.147 - 0.153)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_9 to cpu_sclk/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y22.BQ      Tcko                  0.447   cpu_sclk/counter<11>
                                                       cpu_sclk/counter_9
    SLICE_X23Y22.B1      net (fanout=2)        0.761   cpu_sclk/counter<9>
    SLICE_X23Y22.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X23Y22.A5      net (fanout=1)        0.187   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X23Y22.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X23Y25.A6      net (fanout=1)        0.508   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X23Y25.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X23Y25.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X23Y25.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X22Y21.SR      net (fanout=7)        0.686   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X22Y21.CLK     Tsrck                 0.431   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      4.414ns (1.914ns logic, 2.500ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_14 (FF)
  Destination:          cpu_sclk/counter_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.304ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.147 - 0.151)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_14 to cpu_sclk/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y23.CQ      Tcko                  0.447   cpu_sclk/counter<15>
                                                       cpu_sclk/counter_14
    SLICE_X25Y23.A3      net (fanout=2)        0.510   cpu_sclk/counter<14>
    SLICE_X25Y23.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv1
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv1
    SLICE_X23Y22.A6      net (fanout=1)        0.328   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv1
    SLICE_X23Y22.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X23Y25.A6      net (fanout=1)        0.508   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X23Y25.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X23Y25.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X23Y25.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X22Y21.SR      net (fanout=7)        0.686   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X22Y21.CLK     Tsrck                 0.431   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      4.304ns (1.914ns logic, 2.390ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_13 (FF)
  Destination:          cpu_sclk/counter_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.259ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.147 - 0.151)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_13 to cpu_sclk/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y23.BQ      Tcko                  0.447   cpu_sclk/counter<15>
                                                       cpu_sclk/counter_13
    SLICE_X25Y23.A4      net (fanout=2)        0.465   cpu_sclk/counter<13>
    SLICE_X25Y23.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv1
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv1
    SLICE_X23Y22.A6      net (fanout=1)        0.328   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv1
    SLICE_X23Y22.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X23Y25.A6      net (fanout=1)        0.508   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X23Y25.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X23Y25.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X23Y25.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X22Y21.SR      net (fanout=7)        0.686   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X22Y21.CLK     Tsrck                 0.431   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      4.259ns (1.914ns logic, 2.345ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 100 MHz LOW 50%;
--------------------------------------------------------------------------------

Paths for end point seg7_sclk/sclk (SLICE_X30Y19.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seg7_sclk/sclk (FF)
  Destination:          seg7_sclk/sclk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 15.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seg7_sclk/sclk to seg7_sclk/sclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y19.AQ      Tcko                  0.234   seg7_sclk/sclk
                                                       seg7_sclk/sclk
    SLICE_X30Y19.A6      net (fanout=2)        0.023   seg7_sclk/sclk
    SLICE_X30Y19.CLK     Tah         (-Th)    -0.197   seg7_sclk/sclk
                                                       seg7_sclk/sclk_rstpot
                                                       seg7_sclk/sclk
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.431ns logic, 0.023ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point seg7_sclk/counter_1 (SLICE_X24Y24.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seg7_sclk/counter_1 (FF)
  Destination:          seg7_sclk/counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 15.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seg7_sclk/counter_1 to seg7_sclk/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y24.BQ      Tcko                  0.200   seg7_sclk/counter<3>
                                                       seg7_sclk/counter_1
    SLICE_X24Y24.B5      net (fanout=1)        0.070   seg7_sclk/counter<1>
    SLICE_X24Y24.CLK     Tah         (-Th)    -0.234   seg7_sclk/counter<3>
                                                       seg7_sclk/counter<1>_rt
                                                       seg7_sclk/Mcount_counter_cy<3>
                                                       seg7_sclk/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Paths for end point seg7_sclk/counter_5 (SLICE_X24Y25.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seg7_sclk/counter_5 (FF)
  Destination:          seg7_sclk/counter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 15.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seg7_sclk/counter_5 to seg7_sclk/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y25.BQ      Tcko                  0.200   seg7_sclk/counter<7>
                                                       seg7_sclk/counter_5
    SLICE_X24Y25.B5      net (fanout=1)        0.070   seg7_sclk/counter<5>
    SLICE_X24Y25.CLK     Tah         (-Th)    -0.234   seg7_sclk/counter<7>
                                                       seg7_sclk/counter<5>_rt
                                                       seg7_sclk/Mcount_counter_cy<7>
                                                       seg7_sclk/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 100 MHz LOW 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: seg7_sclk/counter<3>/CLK
  Logical resource: seg7_sclk/counter_0/CK
  Location pin: SLICE_X24Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: seg7_sclk/counter<3>/CLK
  Logical resource: seg7_sclk/counter_1/CK
  Location pin: SLICE_X24Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cpu_sclk_sclk = PERIOD TIMEGRP "cpu_sclk/sclk" 0.1 MHz 
LOW 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2442970 paths analyzed, 25119 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.316ns.
--------------------------------------------------------------------------------

Paths for end point mem/o0_2 (SLICE_X18Y36.C5), 2445 paths
--------------------------------------------------------------------------------
Slack (setup path):     4987.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/o0_2 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      12.114ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.240 - 0.249)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/o0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y41.AQ      Tcko                  0.391   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X16Y35.A5      net (fanout=18)       1.362   cpu/CU/SR_inc
    SLICE_X16Y35.CMUX    Topac                 0.533   cpu/SR_idc/Maddsub_o0_cy<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<0>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X11Y36.B3      net (fanout=2)        1.136   cpu/SR_id<2>
    SLICE_X11Y36.B       Tilo                  0.259   mem/old_addr<3>
                                                       cpu/addr_mux/Mmux_o091
    SLICE_X2Y6.CX        net (fanout=522)      3.859   addr<2>
    SLICE_X2Y6.BMUX      Tcxb                  0.189   mem/mux4088_11_f83
                                                       mem/mux4088_13_f7_2
                                                       mem/mux4088_11_f8_2
    SLICE_X24Y11.D6      net (fanout=1)        1.751   mem/mux4088_11_f83
    SLICE_X24Y11.BMUX    Topdb                 0.366   mem/addr[7]_store[255][15]_wide_mux_261_OUT<2>
                                                       mem/mux4088_6
                                                       mem/mux4088_4_f7
                                                       mem/mux4088_2_f8
    SLICE_X18Y36.C5      net (fanout=1)        1.979   mem/addr[7]_store[255][15]_wide_mux_261_OUT<2>
    SLICE_X18Y36.CLK     Tas                   0.289   mem/o0<3>
                                                       mem/o0_2_rstpot
                                                       mem/o0_2
    -------------------------------------------------  ---------------------------
    Total                                     12.114ns (2.027ns logic, 10.087ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4988.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/o0_2 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      11.950ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.240 - 0.249)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/o0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y41.AQ      Tcko                  0.391   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X16Y35.C3      net (fanout=18)       1.339   cpu/CU/SR_inc
    SLICE_X16Y35.CMUX    Topcc                 0.392   cpu/SR_idc/Maddsub_o0_cy<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<2>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X11Y36.B3      net (fanout=2)        1.136   cpu/SR_id<2>
    SLICE_X11Y36.B       Tilo                  0.259   mem/old_addr<3>
                                                       cpu/addr_mux/Mmux_o091
    SLICE_X2Y6.CX        net (fanout=522)      3.859   addr<2>
    SLICE_X2Y6.BMUX      Tcxb                  0.189   mem/mux4088_11_f83
                                                       mem/mux4088_13_f7_2
                                                       mem/mux4088_11_f8_2
    SLICE_X24Y11.D6      net (fanout=1)        1.751   mem/mux4088_11_f83
    SLICE_X24Y11.BMUX    Topdb                 0.366   mem/addr[7]_store[255][15]_wide_mux_261_OUT<2>
                                                       mem/mux4088_6
                                                       mem/mux4088_4_f7
                                                       mem/mux4088_2_f8
    SLICE_X18Y36.C5      net (fanout=1)        1.979   mem/addr[7]_store[255][15]_wide_mux_261_OUT<2>
    SLICE_X18Y36.CLK     Tas                   0.289   mem/o0<3>
                                                       mem/o0_2_rstpot
                                                       mem/o0_2
    -------------------------------------------------  ---------------------------
    Total                                     11.950ns (1.886ns logic, 10.064ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4988.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/o0_2 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      11.943ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.240 - 0.249)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/o0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y41.AQ      Tcko                  0.391   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X16Y35.A5      net (fanout=18)       1.362   cpu/CU/SR_inc
    SLICE_X16Y35.CMUX    Topac                 0.533   cpu/SR_idc/Maddsub_o0_cy<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<0>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X11Y36.B3      net (fanout=2)        1.136   cpu/SR_id<2>
    SLICE_X11Y36.B       Tilo                  0.259   mem/old_addr<3>
                                                       cpu/addr_mux/Mmux_o091
    SLICE_X2Y6.AX        net (fanout=522)      3.702   addr<2>
    SLICE_X2Y6.BMUX      Taxb                  0.175   mem/mux4088_11_f83
                                                       mem/mux4088_12_f7_8
                                                       mem/mux4088_11_f8_2
    SLICE_X24Y11.D6      net (fanout=1)        1.751   mem/mux4088_11_f83
    SLICE_X24Y11.BMUX    Topdb                 0.366   mem/addr[7]_store[255][15]_wide_mux_261_OUT<2>
                                                       mem/mux4088_6
                                                       mem/mux4088_4_f7
                                                       mem/mux4088_2_f8
    SLICE_X18Y36.C5      net (fanout=1)        1.979   mem/addr[7]_store[255][15]_wide_mux_261_OUT<2>
    SLICE_X18Y36.CLK     Tas                   0.289   mem/o0<3>
                                                       mem/o0_2_rstpot
                                                       mem/o0_2
    -------------------------------------------------  ---------------------------
    Total                                     11.943ns (2.013ns logic, 9.930ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point mem/o0_4 (SLICE_X15Y33.A3), 2445 paths
--------------------------------------------------------------------------------
Slack (setup path):     4988.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/o0_4 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      11.855ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.342 - 0.344)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/o0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y41.AQ      Tcko                  0.391   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X16Y35.A5      net (fanout=18)       1.362   cpu/CU/SR_inc
    SLICE_X16Y35.CMUX    Topac                 0.533   cpu/SR_idc/Maddsub_o0_cy<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<0>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X11Y36.B3      net (fanout=2)        1.136   cpu/SR_id<2>
    SLICE_X11Y36.B       Tilo                  0.259   mem/old_addr<3>
                                                       cpu/addr_mux/Mmux_o091
    SLICE_X34Y7.CX       net (fanout=522)      3.898   addr<2>
    SLICE_X34Y7.BMUX     Tcxb                  0.189   mem/mux4090_10_f81
                                                       mem/mux4090_12_f7_0
                                                       mem/mux4090_10_f8_0
    SLICE_X24Y12.B3      net (fanout=1)        1.366   mem/mux4090_10_f81
    SLICE_X24Y12.BMUX    Topbb                 0.364   mem/addr[7]_store[255][15]_wide_mux_261_OUT<4>
                                                       mem/mux4090_5
                                                       mem/mux4090_3_f7
                                                       mem/mux4090_2_f8
    SLICE_X15Y33.A3      net (fanout=1)        2.035   mem/addr[7]_store[255][15]_wide_mux_261_OUT<4>
    SLICE_X15Y33.CLK     Tas                   0.322   mem/o0<7>
                                                       mem/o0_4_rstpot
                                                       mem/o0_4
    -------------------------------------------------  ---------------------------
    Total                                     11.855ns (2.058ns logic, 9.797ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4988.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/o0_4 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      11.806ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.342 - 0.344)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/o0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y41.AQ      Tcko                  0.391   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X16Y35.A5      net (fanout=18)       1.362   cpu/CU/SR_inc
    SLICE_X16Y35.CMUX    Topac                 0.533   cpu/SR_idc/Maddsub_o0_cy<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<0>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X11Y36.B3      net (fanout=2)        1.136   cpu/SR_id<2>
    SLICE_X11Y36.B       Tilo                  0.259   mem/old_addr<3>
                                                       cpu/addr_mux/Mmux_o091
    SLICE_X4Y6.CX        net (fanout=522)      3.418   addr<2>
    SLICE_X4Y6.BMUX      Tcxb                  0.191   mem/mux4090_11_f83
                                                       mem/mux4090_13_f7_2
                                                       mem/mux4090_11_f8_2
    SLICE_X24Y12.D4      net (fanout=1)        1.793   mem/mux4090_11_f83
    SLICE_X24Y12.BMUX    Topdb                 0.366   mem/addr[7]_store[255][15]_wide_mux_261_OUT<4>
                                                       mem/mux4090_6
                                                       mem/mux4090_4_f7
                                                       mem/mux4090_2_f8
    SLICE_X15Y33.A3      net (fanout=1)        2.035   mem/addr[7]_store[255][15]_wide_mux_261_OUT<4>
    SLICE_X15Y33.CLK     Tas                   0.322   mem/o0<7>
                                                       mem/o0_4_rstpot
                                                       mem/o0_4
    -------------------------------------------------  ---------------------------
    Total                                     11.806ns (2.062ns logic, 9.744ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4988.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/o0_4 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      11.691ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.342 - 0.344)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/o0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y41.AQ      Tcko                  0.391   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X16Y35.C3      net (fanout=18)       1.339   cpu/CU/SR_inc
    SLICE_X16Y35.CMUX    Topcc                 0.392   cpu/SR_idc/Maddsub_o0_cy<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<2>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X11Y36.B3      net (fanout=2)        1.136   cpu/SR_id<2>
    SLICE_X11Y36.B       Tilo                  0.259   mem/old_addr<3>
                                                       cpu/addr_mux/Mmux_o091
    SLICE_X34Y7.CX       net (fanout=522)      3.898   addr<2>
    SLICE_X34Y7.BMUX     Tcxb                  0.189   mem/mux4090_10_f81
                                                       mem/mux4090_12_f7_0
                                                       mem/mux4090_10_f8_0
    SLICE_X24Y12.B3      net (fanout=1)        1.366   mem/mux4090_10_f81
    SLICE_X24Y12.BMUX    Topbb                 0.364   mem/addr[7]_store[255][15]_wide_mux_261_OUT<4>
                                                       mem/mux4090_5
                                                       mem/mux4090_3_f7
                                                       mem/mux4090_2_f8
    SLICE_X15Y33.A3      net (fanout=1)        2.035   mem/addr[7]_store[255][15]_wide_mux_261_OUT<4>
    SLICE_X15Y33.CLK     Tas                   0.322   mem/o0<7>
                                                       mem/o0_4_rstpot
                                                       mem/o0_4
    -------------------------------------------------  ---------------------------
    Total                                     11.691ns (1.917ns logic, 9.774ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point mem/o0_3 (SLICE_X18Y36.D6), 2445 paths
--------------------------------------------------------------------------------
Slack (setup path):     4988.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/o0_3 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      11.689ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.240 - 0.249)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/o0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y41.AQ      Tcko                  0.391   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X16Y35.A5      net (fanout=18)       1.362   cpu/CU/SR_inc
    SLICE_X16Y35.CMUX    Topac                 0.533   cpu/SR_idc/Maddsub_o0_cy<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<0>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X11Y36.B3      net (fanout=2)        1.136   cpu/SR_id<2>
    SLICE_X11Y36.B       Tilo                  0.259   mem/old_addr<3>
                                                       cpu/addr_mux/Mmux_o091
    SLICE_X32Y4.AX       net (fanout=522)      3.748   addr<2>
    SLICE_X32Y4.BMUX     Taxb                  0.181   mem/mux4089_9_f82
                                                       mem/mux4089_10_f7_2
                                                       mem/mux4089_9_f8_1
    SLICE_X20Y11.B2      net (fanout=1)        1.559   mem/mux4089_9_f82
    SLICE_X20Y11.BMUX    Topbb                 0.364   mem/addr[7]_store[255][15]_wide_mux_261_OUT<3>
                                                       mem/mux4089_5
                                                       mem/mux4089_3_f7
                                                       mem/mux4089_2_f8
    SLICE_X18Y36.D6      net (fanout=1)        1.867   mem/addr[7]_store[255][15]_wide_mux_261_OUT<3>
    SLICE_X18Y36.CLK     Tas                   0.289   mem/o0<3>
                                                       mem/o0_3_rstpot
                                                       mem/o0_3
    -------------------------------------------------  ---------------------------
    Total                                     11.689ns (2.017ns logic, 9.672ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4988.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/o0_3 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      11.582ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.240 - 0.249)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/o0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y41.AQ      Tcko                  0.391   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X16Y35.A5      net (fanout=18)       1.362   cpu/CU/SR_inc
    SLICE_X16Y35.CMUX    Topac                 0.533   cpu/SR_idc/Maddsub_o0_cy<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<0>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X11Y36.B3      net (fanout=2)        1.136   cpu/SR_id<2>
    SLICE_X11Y36.B       Tilo                  0.259   mem/old_addr<3>
                                                       cpu/addr_mux/Mmux_o091
    SLICE_X32Y4.CX       net (fanout=522)      3.631   addr<2>
    SLICE_X32Y4.BMUX     Tcxb                  0.191   mem/mux4089_9_f82
                                                       mem/mux4089_11_f7_2
                                                       mem/mux4089_9_f8_1
    SLICE_X20Y11.B2      net (fanout=1)        1.559   mem/mux4089_9_f82
    SLICE_X20Y11.BMUX    Topbb                 0.364   mem/addr[7]_store[255][15]_wide_mux_261_OUT<3>
                                                       mem/mux4089_5
                                                       mem/mux4089_3_f7
                                                       mem/mux4089_2_f8
    SLICE_X18Y36.D6      net (fanout=1)        1.867   mem/addr[7]_store[255][15]_wide_mux_261_OUT<3>
    SLICE_X18Y36.CLK     Tas                   0.289   mem/o0<3>
                                                       mem/o0_3_rstpot
                                                       mem/o0_3
    -------------------------------------------------  ---------------------------
    Total                                     11.582ns (2.027ns logic, 9.555ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4988.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/o0_3 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      11.525ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.240 - 0.249)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/o0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y41.AQ      Tcko                  0.391   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X16Y35.C3      net (fanout=18)       1.339   cpu/CU/SR_inc
    SLICE_X16Y35.CMUX    Topcc                 0.392   cpu/SR_idc/Maddsub_o0_cy<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<2>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X11Y36.B3      net (fanout=2)        1.136   cpu/SR_id<2>
    SLICE_X11Y36.B       Tilo                  0.259   mem/old_addr<3>
                                                       cpu/addr_mux/Mmux_o091
    SLICE_X32Y4.AX       net (fanout=522)      3.748   addr<2>
    SLICE_X32Y4.BMUX     Taxb                  0.181   mem/mux4089_9_f82
                                                       mem/mux4089_10_f7_2
                                                       mem/mux4089_9_f8_1
    SLICE_X20Y11.B2      net (fanout=1)        1.559   mem/mux4089_9_f82
    SLICE_X20Y11.BMUX    Topbb                 0.364   mem/addr[7]_store[255][15]_wide_mux_261_OUT<3>
                                                       mem/mux4089_5
                                                       mem/mux4089_3_f7
                                                       mem/mux4089_2_f8
    SLICE_X18Y36.D6      net (fanout=1)        1.867   mem/addr[7]_store[255][15]_wide_mux_261_OUT<3>
    SLICE_X18Y36.CLK     Tas                   0.289   mem/o0<3>
                                                       mem/o0_3_rstpot
                                                       mem/o0_3
    -------------------------------------------------  ---------------------------
    Total                                     11.525ns (1.876ns logic, 9.649ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cpu_sclk_sclk = PERIOD TIMEGRP "cpu_sclk/sclk" 0.1 MHz LOW 50%;
--------------------------------------------------------------------------------

Paths for end point mem/store_0_2073 (SLICE_X0Y14.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem/store_0_2073 (FF)
  Destination:          mem/store_0_2073 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu_sclk/sclk_BUFG rising at 15000.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 15000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem/store_0_2073 to mem/store_0_2073
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y14.DQ       Tcko                  0.200   mem/store_0<2073>
                                                       mem/store_0_2073
    SLICE_X0Y14.D6       net (fanout=2)        0.021   mem/store_0<2073>
    SLICE_X0Y14.CLK      Tah         (-Th)    -0.190   mem/store_0<2073>
                                                       mem/mux2031111
                                                       mem/store_0_2073
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point mem/store_0_2569 (SLICE_X4Y18.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem/store_0_2569 (FF)
  Destination:          mem/store_0_2569 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu_sclk/sclk_BUFG rising at 15000.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 15000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem/store_0_2569 to mem/store_0_2569
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y18.DQ       Tcko                  0.200   mem/store_0<2569>
                                                       mem/store_0_2569
    SLICE_X4Y18.D6       net (fanout=2)        0.021   mem/store_0<2569>
    SLICE_X4Y18.CLK      Tah         (-Th)    -0.190   mem/store_0<2569>
                                                       mem/mux153511
                                                       mem/store_0_2569
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point mem/store_0_1389 (SLICE_X4Y52.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem/store_0_1389 (FF)
  Destination:          mem/store_0_1389 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu_sclk/sclk_BUFG rising at 15000.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 15000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem/store_0_1389 to mem/store_0_1389
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y52.DQ       Tcko                  0.200   mem/store_0<1389>
                                                       mem/store_0_1389
    SLICE_X4Y52.D6       net (fanout=2)        0.021   mem/store_0<1389>
    SLICE_X4Y52.CLK      Tah         (-Th)    -0.190   mem/store_0<1389>
                                                       mem/mux270811
                                                       mem/store_0_1389
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cpu_sclk_sclk = PERIOD TIMEGRP "cpu_sclk/sclk" 0.1 MHz LOW 50%;
--------------------------------------------------------------------------------
Slack: 9998.270ns (period - min period limit)
  Period: 10000.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: cpu_sclk/sclk_BUFG/I0
  Logical resource: cpu_sclk/sclk_BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: cpu_sclk/sclk
--------------------------------------------------------------------------------
Slack: 9999.570ns (period - min period limit)
  Period: 10000.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cpu/PC/out<3>/CLK
  Logical resource: cpu/PC/out_0/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: cpu_sclk/sclk_BUFG
--------------------------------------------------------------------------------
Slack: 9999.570ns (period - min period limit)
  Period: 10000.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cpu/PC/out<3>/CLK
  Logical resource: cpu/PC/out_1/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: cpu_sclk/sclk_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.466|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2445379 paths, 0 nets, and 31146 connections

Design statistics:
   Minimum period:  24.316ns{1}   (Maximum frequency:  41.125MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun 14 12:18:26 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 327 MB



