# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Interleaver_BB.srcs/sources_1/new/Interleaver.vhd" \
"../../../../Interleaver_BB.srcs/sim_1/new/tb_block_interleaver.vhd" \

# Do not sort compile order
nosort
