Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Dec  6 17:07:33 2023
| Host         : LAPTOP-QBFB0P9N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file C:/Users/User/Desktop/SoC/SoC_lab/caravel-soc_fpga-lab-main/lab-wlos_baseline/project_1/timing_report.txt
| Design       : caravel
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4230)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3022)
5. checking no_input_delay (40)
6. checking no_output_delay (41)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4230)
---------------------------
 There are 615 register/latch pins with no clock driven by root clock pin: mprj_io[3] (HIGH)

housekeeping/clk1_output_dest_reg/C
housekeeping/clk2_output_dest_reg/C
housekeeping/gpio_configure_reg[0][0]/C
housekeeping/gpio_configure_reg[0][10]/C
housekeeping/gpio_configure_reg[0][11]/C
housekeeping/gpio_configure_reg[0][12]/C
housekeeping/gpio_configure_reg[0][1]/C
housekeeping/gpio_configure_reg[0][2]/C
housekeeping/gpio_configure_reg[0][3]/C
housekeeping/gpio_configure_reg[0][4]/C
housekeeping/gpio_configure_reg[0][5]/C
housekeeping/gpio_configure_reg[0][6]/C
housekeeping/gpio_configure_reg[0][7]/C
housekeeping/gpio_configure_reg[0][8]/C
housekeeping/gpio_configure_reg[0][9]/C
housekeeping/gpio_configure_reg[10][0]/C
housekeeping/gpio_configure_reg[10][10]/C
housekeeping/gpio_configure_reg[10][11]/C
housekeeping/gpio_configure_reg[10][12]/C
housekeeping/gpio_configure_reg[10][1]/C
housekeeping/gpio_configure_reg[10][2]/C
housekeeping/gpio_configure_reg[10][3]/C
housekeeping/gpio_configure_reg[10][4]/C
housekeeping/gpio_configure_reg[10][5]/C
housekeeping/gpio_configure_reg[10][6]/C
housekeeping/gpio_configure_reg[10][7]/C
housekeeping/gpio_configure_reg[10][8]/C
housekeeping/gpio_configure_reg[10][9]/C
housekeeping/gpio_configure_reg[11][0]/C
housekeeping/gpio_configure_reg[11][10]/C
housekeeping/gpio_configure_reg[11][11]/C
housekeeping/gpio_configure_reg[11][12]/C
housekeeping/gpio_configure_reg[11][1]/C
housekeeping/gpio_configure_reg[11][2]/C
housekeeping/gpio_configure_reg[11][3]/C
housekeeping/gpio_configure_reg[11][4]/C
housekeeping/gpio_configure_reg[11][5]/C
housekeeping/gpio_configure_reg[11][6]/C
housekeeping/gpio_configure_reg[11][7]/C
housekeeping/gpio_configure_reg[11][8]/C
housekeeping/gpio_configure_reg[11][9]/C
housekeeping/gpio_configure_reg[12][0]/C
housekeeping/gpio_configure_reg[12][10]/C
housekeeping/gpio_configure_reg[12][11]/C
housekeeping/gpio_configure_reg[12][12]/C
housekeeping/gpio_configure_reg[12][1]/C
housekeeping/gpio_configure_reg[12][2]/C
housekeeping/gpio_configure_reg[12][3]/C
housekeeping/gpio_configure_reg[12][4]/C
housekeeping/gpio_configure_reg[12][5]/C
housekeeping/gpio_configure_reg[12][6]/C
housekeeping/gpio_configure_reg[12][7]/C
housekeeping/gpio_configure_reg[12][8]/C
housekeeping/gpio_configure_reg[12][9]/C
housekeeping/gpio_configure_reg[13][0]/C
housekeeping/gpio_configure_reg[13][10]/C
housekeeping/gpio_configure_reg[13][11]/C
housekeeping/gpio_configure_reg[13][12]/C
housekeeping/gpio_configure_reg[13][1]/C
housekeeping/gpio_configure_reg[13][2]/C
housekeeping/gpio_configure_reg[13][3]/C
housekeeping/gpio_configure_reg[13][4]/C
housekeeping/gpio_configure_reg[13][5]/C
housekeeping/gpio_configure_reg[13][6]/C
housekeeping/gpio_configure_reg[13][7]/C
housekeeping/gpio_configure_reg[13][8]/C
housekeeping/gpio_configure_reg[13][9]/C
housekeeping/gpio_configure_reg[14][0]/C
housekeeping/gpio_configure_reg[14][10]/C
housekeeping/gpio_configure_reg[14][11]/C
housekeeping/gpio_configure_reg[14][12]/C
housekeeping/gpio_configure_reg[14][1]/C
housekeeping/gpio_configure_reg[14][2]/C
housekeeping/gpio_configure_reg[14][3]/C
housekeeping/gpio_configure_reg[14][4]/C
housekeeping/gpio_configure_reg[14][5]/C
housekeeping/gpio_configure_reg[14][6]/C
housekeeping/gpio_configure_reg[14][7]/C
housekeeping/gpio_configure_reg[14][8]/C
housekeeping/gpio_configure_reg[14][9]/C
housekeeping/gpio_configure_reg[15][0]/C
housekeeping/gpio_configure_reg[15][10]/C
housekeeping/gpio_configure_reg[15][11]/C
housekeeping/gpio_configure_reg[15][12]/C
housekeeping/gpio_configure_reg[15][1]/C
housekeeping/gpio_configure_reg[15][2]/C
housekeeping/gpio_configure_reg[15][3]/C
housekeeping/gpio_configure_reg[15][4]/C
housekeeping/gpio_configure_reg[15][5]/C
housekeeping/gpio_configure_reg[15][6]/C
housekeeping/gpio_configure_reg[15][7]/C
housekeeping/gpio_configure_reg[15][8]/C
housekeeping/gpio_configure_reg[15][9]/C
housekeeping/gpio_configure_reg[16][0]/C
housekeeping/gpio_configure_reg[16][10]/C
housekeeping/gpio_configure_reg[16][11]/C
housekeeping/gpio_configure_reg[16][12]/C
housekeeping/gpio_configure_reg[16][1]/C
housekeeping/gpio_configure_reg[16][2]/C
housekeeping/gpio_configure_reg[16][3]/C
housekeeping/gpio_configure_reg[16][4]/C
housekeeping/gpio_configure_reg[16][5]/C
housekeeping/gpio_configure_reg[16][6]/C
housekeeping/gpio_configure_reg[16][7]/C
housekeeping/gpio_configure_reg[16][8]/C
housekeeping/gpio_configure_reg[16][9]/C
housekeeping/gpio_configure_reg[17][0]/C
housekeeping/gpio_configure_reg[17][10]/C
housekeeping/gpio_configure_reg[17][11]/C
housekeeping/gpio_configure_reg[17][12]/C
housekeeping/gpio_configure_reg[17][1]/C
housekeeping/gpio_configure_reg[17][2]/C
housekeeping/gpio_configure_reg[17][3]/C
housekeeping/gpio_configure_reg[17][4]/C
housekeeping/gpio_configure_reg[17][5]/C
housekeeping/gpio_configure_reg[17][6]/C
housekeeping/gpio_configure_reg[17][7]/C
housekeeping/gpio_configure_reg[17][8]/C
housekeeping/gpio_configure_reg[17][9]/C
housekeeping/gpio_configure_reg[18][0]/C
housekeeping/gpio_configure_reg[18][10]/C
housekeeping/gpio_configure_reg[18][11]/C
housekeeping/gpio_configure_reg[18][12]/C
housekeeping/gpio_configure_reg[18][1]/C
housekeeping/gpio_configure_reg[18][2]/C
housekeeping/gpio_configure_reg[18][3]/C
housekeeping/gpio_configure_reg[18][4]/C
housekeeping/gpio_configure_reg[18][5]/C
housekeeping/gpio_configure_reg[18][6]/C
housekeeping/gpio_configure_reg[18][7]/C
housekeeping/gpio_configure_reg[18][8]/C
housekeeping/gpio_configure_reg[18][9]/C
housekeeping/gpio_configure_reg[19][0]/C
housekeeping/gpio_configure_reg[19][10]/C
housekeeping/gpio_configure_reg[19][11]/C
housekeeping/gpio_configure_reg[19][12]/C
housekeeping/gpio_configure_reg[19][1]/C
housekeeping/gpio_configure_reg[19][2]/C
housekeeping/gpio_configure_reg[19][3]/C
housekeeping/gpio_configure_reg[19][4]/C
housekeeping/gpio_configure_reg[19][5]/C
housekeeping/gpio_configure_reg[19][6]/C
housekeeping/gpio_configure_reg[19][7]/C
housekeeping/gpio_configure_reg[19][8]/C
housekeeping/gpio_configure_reg[19][9]/C
housekeeping/gpio_configure_reg[1][0]/C
housekeeping/gpio_configure_reg[1][10]/C
housekeeping/gpio_configure_reg[1][11]/C
housekeeping/gpio_configure_reg[1][12]/C
housekeeping/gpio_configure_reg[1][1]/C
housekeeping/gpio_configure_reg[1][2]/C
housekeeping/gpio_configure_reg[1][3]/C
housekeeping/gpio_configure_reg[1][4]/C
housekeeping/gpio_configure_reg[1][5]/C
housekeeping/gpio_configure_reg[1][6]/C
housekeeping/gpio_configure_reg[1][7]/C
housekeeping/gpio_configure_reg[1][8]/C
housekeeping/gpio_configure_reg[1][9]/C
housekeeping/gpio_configure_reg[20][0]/C
housekeeping/gpio_configure_reg[20][10]/C
housekeeping/gpio_configure_reg[20][11]/C
housekeeping/gpio_configure_reg[20][12]/C
housekeeping/gpio_configure_reg[20][1]/C
housekeeping/gpio_configure_reg[20][2]/C
housekeeping/gpio_configure_reg[20][3]/C
housekeeping/gpio_configure_reg[20][4]/C
housekeeping/gpio_configure_reg[20][5]/C
housekeeping/gpio_configure_reg[20][6]/C
housekeeping/gpio_configure_reg[20][7]/C
housekeeping/gpio_configure_reg[20][8]/C
housekeeping/gpio_configure_reg[20][9]/C
housekeeping/gpio_configure_reg[21][0]/C
housekeeping/gpio_configure_reg[21][10]/C
housekeeping/gpio_configure_reg[21][11]/C
housekeeping/gpio_configure_reg[21][12]/C
housekeeping/gpio_configure_reg[21][1]/C
housekeeping/gpio_configure_reg[21][2]/C
housekeeping/gpio_configure_reg[21][3]/C
housekeeping/gpio_configure_reg[21][4]/C
housekeeping/gpio_configure_reg[21][5]/C
housekeeping/gpio_configure_reg[21][6]/C
housekeeping/gpio_configure_reg[21][7]/C
housekeeping/gpio_configure_reg[21][8]/C
housekeeping/gpio_configure_reg[21][9]/C
housekeeping/gpio_configure_reg[22][0]/C
housekeeping/gpio_configure_reg[22][10]/C
housekeeping/gpio_configure_reg[22][11]/C
housekeeping/gpio_configure_reg[22][12]/C
housekeeping/gpio_configure_reg[22][1]/C
housekeeping/gpio_configure_reg[22][2]/C
housekeeping/gpio_configure_reg[22][3]/C
housekeeping/gpio_configure_reg[22][4]/C
housekeeping/gpio_configure_reg[22][5]/C
housekeeping/gpio_configure_reg[22][6]/C
housekeeping/gpio_configure_reg[22][7]/C
housekeeping/gpio_configure_reg[22][8]/C
housekeeping/gpio_configure_reg[22][9]/C
housekeeping/gpio_configure_reg[23][0]/C
housekeeping/gpio_configure_reg[23][10]/C
housekeeping/gpio_configure_reg[23][11]/C
housekeeping/gpio_configure_reg[23][12]/C
housekeeping/gpio_configure_reg[23][1]/C
housekeeping/gpio_configure_reg[23][2]/C
housekeeping/gpio_configure_reg[23][3]/C
housekeeping/gpio_configure_reg[23][4]/C
housekeeping/gpio_configure_reg[23][5]/C
housekeeping/gpio_configure_reg[23][6]/C
housekeeping/gpio_configure_reg[23][7]/C
housekeeping/gpio_configure_reg[23][8]/C
housekeeping/gpio_configure_reg[23][9]/C
housekeeping/gpio_configure_reg[24][0]/C
housekeeping/gpio_configure_reg[24][10]/C
housekeeping/gpio_configure_reg[24][11]/C
housekeeping/gpio_configure_reg[24][12]/C
housekeeping/gpio_configure_reg[24][1]/C
housekeeping/gpio_configure_reg[24][2]/C
housekeeping/gpio_configure_reg[24][3]/C
housekeeping/gpio_configure_reg[24][4]/C
housekeeping/gpio_configure_reg[24][5]/C
housekeeping/gpio_configure_reg[24][6]/C
housekeeping/gpio_configure_reg[24][7]/C
housekeeping/gpio_configure_reg[24][8]/C
housekeeping/gpio_configure_reg[24][9]/C
housekeeping/gpio_configure_reg[25][0]/C
housekeeping/gpio_configure_reg[25][10]/C
housekeeping/gpio_configure_reg[25][11]/C
housekeeping/gpio_configure_reg[25][12]/C
housekeeping/gpio_configure_reg[25][1]/C
housekeeping/gpio_configure_reg[25][2]/C
housekeeping/gpio_configure_reg[25][3]/C
housekeeping/gpio_configure_reg[25][4]/C
housekeeping/gpio_configure_reg[25][5]/C
housekeeping/gpio_configure_reg[25][6]/C
housekeeping/gpio_configure_reg[25][7]/C
housekeeping/gpio_configure_reg[25][8]/C
housekeeping/gpio_configure_reg[25][9]/C
housekeeping/gpio_configure_reg[26][0]/C
housekeeping/gpio_configure_reg[26][10]/C
housekeeping/gpio_configure_reg[26][11]/C
housekeeping/gpio_configure_reg[26][12]/C
housekeeping/gpio_configure_reg[26][1]/C
housekeeping/gpio_configure_reg[26][2]/C
housekeeping/gpio_configure_reg[26][3]/C
housekeeping/gpio_configure_reg[26][4]/C
housekeeping/gpio_configure_reg[26][5]/C
housekeeping/gpio_configure_reg[26][6]/C
housekeeping/gpio_configure_reg[26][7]/C
housekeeping/gpio_configure_reg[26][8]/C
housekeeping/gpio_configure_reg[26][9]/C
housekeeping/gpio_configure_reg[27][0]/C
housekeeping/gpio_configure_reg[27][10]/C
housekeeping/gpio_configure_reg[27][11]/C
housekeeping/gpio_configure_reg[27][12]/C
housekeeping/gpio_configure_reg[27][1]/C
housekeeping/gpio_configure_reg[27][2]/C
housekeeping/gpio_configure_reg[27][3]/C
housekeeping/gpio_configure_reg[27][4]/C
housekeeping/gpio_configure_reg[27][5]/C
housekeeping/gpio_configure_reg[27][6]/C
housekeeping/gpio_configure_reg[27][7]/C
housekeeping/gpio_configure_reg[27][8]/C
housekeeping/gpio_configure_reg[27][9]/C
housekeeping/gpio_configure_reg[28][0]/C
housekeeping/gpio_configure_reg[28][10]/C
housekeeping/gpio_configure_reg[28][11]/C
housekeeping/gpio_configure_reg[28][12]/C
housekeeping/gpio_configure_reg[28][1]/C
housekeeping/gpio_configure_reg[28][2]/C
housekeeping/gpio_configure_reg[28][3]/C
housekeeping/gpio_configure_reg[28][4]/C
housekeeping/gpio_configure_reg[28][5]/C
housekeeping/gpio_configure_reg[28][6]/C
housekeeping/gpio_configure_reg[28][7]/C
housekeeping/gpio_configure_reg[28][8]/C
housekeeping/gpio_configure_reg[28][9]/C
housekeeping/gpio_configure_reg[29][0]/C
housekeeping/gpio_configure_reg[29][10]/C
housekeeping/gpio_configure_reg[29][11]/C
housekeeping/gpio_configure_reg[29][12]/C
housekeeping/gpio_configure_reg[29][1]/C
housekeeping/gpio_configure_reg[29][2]/C
housekeeping/gpio_configure_reg[29][3]/C
housekeeping/gpio_configure_reg[29][4]/C
housekeeping/gpio_configure_reg[29][5]/C
housekeeping/gpio_configure_reg[29][6]/C
housekeeping/gpio_configure_reg[29][7]/C
housekeeping/gpio_configure_reg[29][8]/C
housekeeping/gpio_configure_reg[29][9]/C
housekeeping/gpio_configure_reg[2][0]/C
housekeeping/gpio_configure_reg[2][10]/C
housekeeping/gpio_configure_reg[2][11]/C
housekeeping/gpio_configure_reg[2][12]/C
housekeeping/gpio_configure_reg[2][1]/C
housekeeping/gpio_configure_reg[2][2]/C
housekeeping/gpio_configure_reg[2][3]/C
housekeeping/gpio_configure_reg[2][4]/C
housekeeping/gpio_configure_reg[2][5]/C
housekeeping/gpio_configure_reg[2][6]/C
housekeeping/gpio_configure_reg[2][7]/C
housekeeping/gpio_configure_reg[2][8]/C
housekeeping/gpio_configure_reg[2][9]/C
housekeeping/gpio_configure_reg[30][0]/C
housekeeping/gpio_configure_reg[30][10]/C
housekeeping/gpio_configure_reg[30][11]/C
housekeeping/gpio_configure_reg[30][12]/C
housekeeping/gpio_configure_reg[30][1]/C
housekeeping/gpio_configure_reg[30][2]/C
housekeeping/gpio_configure_reg[30][3]/C
housekeeping/gpio_configure_reg[30][4]/C
housekeeping/gpio_configure_reg[30][5]/C
housekeeping/gpio_configure_reg[30][6]/C
housekeeping/gpio_configure_reg[30][7]/C
housekeeping/gpio_configure_reg[30][8]/C
housekeeping/gpio_configure_reg[30][9]/C
housekeeping/gpio_configure_reg[31][0]/C
housekeeping/gpio_configure_reg[31][10]/C
housekeeping/gpio_configure_reg[31][11]/C
housekeeping/gpio_configure_reg[31][12]/C
housekeeping/gpio_configure_reg[31][1]/C
housekeeping/gpio_configure_reg[31][2]/C
housekeeping/gpio_configure_reg[31][3]/C
housekeeping/gpio_configure_reg[31][4]/C
housekeeping/gpio_configure_reg[31][5]/C
housekeeping/gpio_configure_reg[31][6]/C
housekeeping/gpio_configure_reg[31][7]/C
housekeeping/gpio_configure_reg[31][8]/C
housekeeping/gpio_configure_reg[31][9]/C
housekeeping/gpio_configure_reg[32][0]/C
housekeeping/gpio_configure_reg[32][10]/C
housekeeping/gpio_configure_reg[32][11]/C
housekeeping/gpio_configure_reg[32][12]/C
housekeeping/gpio_configure_reg[32][1]/C
housekeeping/gpio_configure_reg[32][2]/C
housekeeping/gpio_configure_reg[32][3]/C
housekeeping/gpio_configure_reg[32][4]/C
housekeeping/gpio_configure_reg[32][5]/C
housekeeping/gpio_configure_reg[32][6]/C
housekeeping/gpio_configure_reg[32][7]/C
housekeeping/gpio_configure_reg[32][8]/C
housekeeping/gpio_configure_reg[32][9]/C
housekeeping/gpio_configure_reg[33][0]/C
housekeeping/gpio_configure_reg[33][10]/C
housekeeping/gpio_configure_reg[33][11]/C
housekeeping/gpio_configure_reg[33][12]/C
housekeeping/gpio_configure_reg[33][1]/C
housekeeping/gpio_configure_reg[33][2]/C
housekeeping/gpio_configure_reg[33][3]/C
housekeeping/gpio_configure_reg[33][4]/C
housekeeping/gpio_configure_reg[33][5]/C
housekeeping/gpio_configure_reg[33][6]/C
housekeeping/gpio_configure_reg[33][7]/C
housekeeping/gpio_configure_reg[33][8]/C
housekeeping/gpio_configure_reg[33][9]/C
housekeeping/gpio_configure_reg[34][0]/C
housekeeping/gpio_configure_reg[34][10]/C
housekeeping/gpio_configure_reg[34][11]/C
housekeeping/gpio_configure_reg[34][12]/C
housekeeping/gpio_configure_reg[34][1]/C
housekeeping/gpio_configure_reg[34][2]/C
housekeeping/gpio_configure_reg[34][3]/C
housekeeping/gpio_configure_reg[34][4]/C
housekeeping/gpio_configure_reg[34][5]/C
housekeeping/gpio_configure_reg[34][6]/C
housekeeping/gpio_configure_reg[34][7]/C
housekeeping/gpio_configure_reg[34][8]/C
housekeeping/gpio_configure_reg[34][9]/C
housekeeping/gpio_configure_reg[35][0]/C
housekeeping/gpio_configure_reg[35][10]/C
housekeeping/gpio_configure_reg[35][11]/C
housekeeping/gpio_configure_reg[35][12]/C
housekeeping/gpio_configure_reg[35][1]/C
housekeeping/gpio_configure_reg[35][2]/C
housekeeping/gpio_configure_reg[35][3]/C
housekeeping/gpio_configure_reg[35][4]/C
housekeeping/gpio_configure_reg[35][5]/C
housekeeping/gpio_configure_reg[35][6]/C
housekeeping/gpio_configure_reg[35][7]/C
housekeeping/gpio_configure_reg[35][8]/C
housekeeping/gpio_configure_reg[35][9]/C
housekeeping/gpio_configure_reg[36][0]/C
housekeeping/gpio_configure_reg[36][10]/C
housekeeping/gpio_configure_reg[36][11]/C
housekeeping/gpio_configure_reg[36][12]/C
housekeeping/gpio_configure_reg[36][1]/C
housekeeping/gpio_configure_reg[36][2]/C
housekeeping/gpio_configure_reg[36][3]/C
housekeeping/gpio_configure_reg[36][4]/C
housekeeping/gpio_configure_reg[36][5]/C
housekeeping/gpio_configure_reg[36][6]/C
housekeeping/gpio_configure_reg[36][7]/C
housekeeping/gpio_configure_reg[36][8]/C
housekeeping/gpio_configure_reg[36][9]/C
housekeeping/gpio_configure_reg[37][0]/C
housekeeping/gpio_configure_reg[37][10]/C
housekeeping/gpio_configure_reg[37][11]/C
housekeeping/gpio_configure_reg[37][12]/C
housekeeping/gpio_configure_reg[37][1]/C
housekeeping/gpio_configure_reg[37][2]/C
housekeeping/gpio_configure_reg[37][3]/C
housekeeping/gpio_configure_reg[37][4]/C
housekeeping/gpio_configure_reg[37][5]/C
housekeeping/gpio_configure_reg[37][6]/C
housekeeping/gpio_configure_reg[37][7]/C
housekeeping/gpio_configure_reg[37][8]/C
housekeeping/gpio_configure_reg[37][9]/C
housekeeping/gpio_configure_reg[3][0]/C
housekeeping/gpio_configure_reg[3][10]/C
housekeeping/gpio_configure_reg[3][11]/C
housekeeping/gpio_configure_reg[3][12]/C
housekeeping/gpio_configure_reg[3][1]/C
housekeeping/gpio_configure_reg[3][2]/C
housekeeping/gpio_configure_reg[3][3]/C
housekeeping/gpio_configure_reg[3][4]/C
housekeeping/gpio_configure_reg[3][5]/C
housekeeping/gpio_configure_reg[3][6]/C
housekeeping/gpio_configure_reg[3][7]/C
housekeeping/gpio_configure_reg[3][8]/C
housekeeping/gpio_configure_reg[3][9]/C
housekeeping/gpio_configure_reg[4][0]/C
housekeeping/gpio_configure_reg[4][10]/C
housekeeping/gpio_configure_reg[4][11]/C
housekeeping/gpio_configure_reg[4][12]/C
housekeeping/gpio_configure_reg[4][1]/C
housekeeping/gpio_configure_reg[4][2]/C
housekeeping/gpio_configure_reg[4][3]/C
housekeeping/gpio_configure_reg[4][4]/C
housekeeping/gpio_configure_reg[4][5]/C
housekeeping/gpio_configure_reg[4][6]/C
housekeeping/gpio_configure_reg[4][7]/C
housekeeping/gpio_configure_reg[4][8]/C
housekeeping/gpio_configure_reg[4][9]/C
housekeeping/gpio_configure_reg[5][0]/C
housekeeping/gpio_configure_reg[5][10]/C
housekeeping/gpio_configure_reg[5][11]/C
housekeeping/gpio_configure_reg[5][12]/C
housekeeping/gpio_configure_reg[5][1]/C
housekeeping/gpio_configure_reg[5][2]/C
housekeeping/gpio_configure_reg[5][3]/C
housekeeping/gpio_configure_reg[5][4]/C
housekeeping/gpio_configure_reg[5][5]/C
housekeeping/gpio_configure_reg[5][6]/C
housekeeping/gpio_configure_reg[5][7]/C
housekeeping/gpio_configure_reg[5][8]/C
housekeeping/gpio_configure_reg[5][9]/C
housekeeping/gpio_configure_reg[6][0]/C
housekeeping/gpio_configure_reg[6][10]/C
housekeeping/gpio_configure_reg[6][11]/C
housekeeping/gpio_configure_reg[6][12]/C
housekeeping/gpio_configure_reg[6][1]/C
housekeeping/gpio_configure_reg[6][2]/C
housekeeping/gpio_configure_reg[6][3]/C
housekeeping/gpio_configure_reg[6][4]/C
housekeeping/gpio_configure_reg[6][5]/C
housekeeping/gpio_configure_reg[6][6]/C
housekeeping/gpio_configure_reg[6][7]/C
housekeeping/gpio_configure_reg[6][8]/C
housekeeping/gpio_configure_reg[6][9]/C
housekeeping/gpio_configure_reg[7][0]/C
housekeeping/gpio_configure_reg[7][10]/C
housekeeping/gpio_configure_reg[7][11]/C
housekeeping/gpio_configure_reg[7][12]/C
housekeeping/gpio_configure_reg[7][1]/C
housekeeping/gpio_configure_reg[7][2]/C
housekeeping/gpio_configure_reg[7][3]/C
housekeeping/gpio_configure_reg[7][4]/C
housekeeping/gpio_configure_reg[7][5]/C
housekeeping/gpio_configure_reg[7][6]/C
housekeeping/gpio_configure_reg[7][7]/C
housekeeping/gpio_configure_reg[7][8]/C
housekeeping/gpio_configure_reg[7][9]/C
housekeeping/gpio_configure_reg[8][0]/C
housekeeping/gpio_configure_reg[8][10]/C
housekeeping/gpio_configure_reg[8][11]/C
housekeeping/gpio_configure_reg[8][12]/C
housekeeping/gpio_configure_reg[8][1]/C
housekeeping/gpio_configure_reg[8][2]/C
housekeeping/gpio_configure_reg[8][3]/C
housekeeping/gpio_configure_reg[8][4]/C
housekeeping/gpio_configure_reg[8][5]/C
housekeeping/gpio_configure_reg[8][6]/C
housekeeping/gpio_configure_reg[8][7]/C
housekeeping/gpio_configure_reg[8][8]/C
housekeeping/gpio_configure_reg[8][9]/C
housekeeping/gpio_configure_reg[9][0]/C
housekeeping/gpio_configure_reg[9][10]/C
housekeeping/gpio_configure_reg[9][11]/C
housekeeping/gpio_configure_reg[9][12]/C
housekeeping/gpio_configure_reg[9][1]/C
housekeeping/gpio_configure_reg[9][2]/C
housekeeping/gpio_configure_reg[9][3]/C
housekeeping/gpio_configure_reg[9][4]/C
housekeeping/gpio_configure_reg[9][5]/C
housekeeping/gpio_configure_reg[9][6]/C
housekeeping/gpio_configure_reg[9][7]/C
housekeeping/gpio_configure_reg[9][8]/C
housekeeping/gpio_configure_reg[9][9]/C
housekeeping/hkspi_disable_reg/C
housekeeping/irq_1_inputsrc_reg/C
housekeeping/irq_2_inputsrc_reg/C
housekeeping/irq_spi_reg/C
housekeeping/mgmt_gpio_data_buf_reg[0]/C
housekeeping/mgmt_gpio_data_buf_reg[10]/C
housekeeping/mgmt_gpio_data_buf_reg[11]/C
housekeeping/mgmt_gpio_data_buf_reg[12]/C
housekeeping/mgmt_gpio_data_buf_reg[13]/C
housekeeping/mgmt_gpio_data_buf_reg[14]/C
housekeeping/mgmt_gpio_data_buf_reg[15]/C
housekeeping/mgmt_gpio_data_buf_reg[16]/C
housekeeping/mgmt_gpio_data_buf_reg[17]/C
housekeeping/mgmt_gpio_data_buf_reg[18]/C
housekeeping/mgmt_gpio_data_buf_reg[19]/C
housekeeping/mgmt_gpio_data_buf_reg[1]/C
housekeeping/mgmt_gpio_data_buf_reg[20]/C
housekeeping/mgmt_gpio_data_buf_reg[21]/C
housekeeping/mgmt_gpio_data_buf_reg[22]/C
housekeeping/mgmt_gpio_data_buf_reg[23]/C
housekeeping/mgmt_gpio_data_buf_reg[2]/C
housekeeping/mgmt_gpio_data_buf_reg[3]/C
housekeeping/mgmt_gpio_data_buf_reg[4]/C
housekeeping/mgmt_gpio_data_buf_reg[5]/C
housekeeping/mgmt_gpio_data_buf_reg[6]/C
housekeeping/mgmt_gpio_data_buf_reg[7]/C
housekeeping/mgmt_gpio_data_buf_reg[8]/C
housekeeping/mgmt_gpio_data_buf_reg[9]/C
housekeeping/mgmt_gpio_data_reg[0]/C
housekeeping/mgmt_gpio_data_reg[10]/C
housekeeping/mgmt_gpio_data_reg[11]/C
housekeeping/mgmt_gpio_data_reg[12]/C
housekeeping/mgmt_gpio_data_reg[13]/C
housekeeping/mgmt_gpio_data_reg[14]/C
housekeeping/mgmt_gpio_data_reg[15]/C
housekeeping/mgmt_gpio_data_reg[16]/C
housekeeping/mgmt_gpio_data_reg[17]/C
housekeeping/mgmt_gpio_data_reg[18]/C
housekeeping/mgmt_gpio_data_reg[19]/C
housekeeping/mgmt_gpio_data_reg[1]/C
housekeeping/mgmt_gpio_data_reg[20]/C
housekeeping/mgmt_gpio_data_reg[21]/C
housekeeping/mgmt_gpio_data_reg[22]/C
housekeeping/mgmt_gpio_data_reg[23]/C
housekeeping/mgmt_gpio_data_reg[24]/C
housekeeping/mgmt_gpio_data_reg[25]/C
housekeeping/mgmt_gpio_data_reg[26]/C
housekeeping/mgmt_gpio_data_reg[27]/C
housekeeping/mgmt_gpio_data_reg[28]/C
housekeeping/mgmt_gpio_data_reg[29]/C
housekeeping/mgmt_gpio_data_reg[2]/C
housekeeping/mgmt_gpio_data_reg[30]/C
housekeeping/mgmt_gpio_data_reg[31]/C
housekeeping/mgmt_gpio_data_reg[32]/C
housekeeping/mgmt_gpio_data_reg[33]/C
housekeeping/mgmt_gpio_data_reg[34]/C
housekeeping/mgmt_gpio_data_reg[35]/C
housekeeping/mgmt_gpio_data_reg[36]/C
housekeeping/mgmt_gpio_data_reg[37]/C
housekeeping/mgmt_gpio_data_reg[3]/C
housekeeping/mgmt_gpio_data_reg[4]/C
housekeeping/mgmt_gpio_data_reg[5]/C
housekeeping/mgmt_gpio_data_reg[6]/C
housekeeping/mgmt_gpio_data_reg[7]/C
housekeeping/mgmt_gpio_data_reg[8]/C
housekeeping/mgmt_gpio_data_reg[9]/C
housekeeping/pll90_sel_reg[0]/C
housekeeping/pll90_sel_reg[1]/C
housekeeping/pll90_sel_reg[2]/C
housekeeping/pll_bypass_reg/C
housekeeping/pll_dco_ena_reg/C
housekeeping/pll_div_reg[0]/C
housekeeping/pll_div_reg[1]/C
housekeeping/pll_div_reg[2]/C
housekeeping/pll_div_reg[3]/C
housekeeping/pll_div_reg[4]/C
housekeeping/pll_ena_reg/C
housekeeping/pll_sel_reg[0]/C
housekeeping/pll_sel_reg[1]/C
housekeeping/pll_sel_reg[2]/C
housekeeping/pll_trim_reg[0]/C
housekeeping/pll_trim_reg[10]/C
housekeeping/pll_trim_reg[11]/C
housekeeping/pll_trim_reg[12]/C
housekeeping/pll_trim_reg[13]/C
housekeeping/pll_trim_reg[14]/C
housekeeping/pll_trim_reg[15]/C
housekeeping/pll_trim_reg[16]/C
housekeeping/pll_trim_reg[17]/C
housekeeping/pll_trim_reg[18]/C
housekeeping/pll_trim_reg[19]/C
housekeeping/pll_trim_reg[1]/C
housekeeping/pll_trim_reg[20]/C
housekeeping/pll_trim_reg[21]/C
housekeeping/pll_trim_reg[22]/C
housekeeping/pll_trim_reg[23]/C
housekeeping/pll_trim_reg[24]/C
housekeeping/pll_trim_reg[25]/C
housekeeping/pll_trim_reg[2]/C
housekeeping/pll_trim_reg[3]/C
housekeeping/pll_trim_reg[4]/C
housekeeping/pll_trim_reg[5]/C
housekeeping/pll_trim_reg[6]/C
housekeeping/pll_trim_reg[7]/C
housekeeping/pll_trim_reg[8]/C
housekeeping/pll_trim_reg[9]/C
housekeeping/pwr_ctrl_out_reg[0]/C
housekeeping/pwr_ctrl_out_reg[1]/C
housekeeping/pwr_ctrl_out_reg[2]/C
housekeeping/pwr_ctrl_out_reg[3]/C
housekeeping/reset_reg_reg/C
housekeeping/serial_bb_clock_reg/C
housekeeping/serial_bb_data_1_reg/C
housekeeping/serial_bb_data_2_reg/C
housekeeping/serial_bb_enable_reg/C
housekeeping/serial_bb_load_reg/C
housekeeping/serial_bb_resetn_reg/C
housekeeping/serial_xfer_reg/C
housekeeping/trap_output_dest_reg/C

 There are 660 register/latch pins with no clock driven by root clock pin: mprj_io[4] (HIGH)

housekeeping/clk1_output_dest_reg/C
housekeeping/clk2_output_dest_reg/C
housekeeping/gpio_configure_reg[0][0]/C
housekeeping/gpio_configure_reg[0][10]/C
housekeeping/gpio_configure_reg[0][11]/C
housekeeping/gpio_configure_reg[0][12]/C
housekeeping/gpio_configure_reg[0][1]/C
housekeeping/gpio_configure_reg[0][2]/C
housekeeping/gpio_configure_reg[0][3]/C
housekeeping/gpio_configure_reg[0][4]/C
housekeeping/gpio_configure_reg[0][5]/C
housekeeping/gpio_configure_reg[0][6]/C
housekeeping/gpio_configure_reg[0][7]/C
housekeeping/gpio_configure_reg[0][8]/C
housekeeping/gpio_configure_reg[0][9]/C
housekeeping/gpio_configure_reg[10][0]/C
housekeeping/gpio_configure_reg[10][10]/C
housekeeping/gpio_configure_reg[10][11]/C
housekeeping/gpio_configure_reg[10][12]/C
housekeeping/gpio_configure_reg[10][1]/C
housekeeping/gpio_configure_reg[10][2]/C
housekeeping/gpio_configure_reg[10][3]/C
housekeeping/gpio_configure_reg[10][4]/C
housekeeping/gpio_configure_reg[10][5]/C
housekeeping/gpio_configure_reg[10][6]/C
housekeeping/gpio_configure_reg[10][7]/C
housekeeping/gpio_configure_reg[10][8]/C
housekeeping/gpio_configure_reg[10][9]/C
housekeeping/gpio_configure_reg[11][0]/C
housekeeping/gpio_configure_reg[11][10]/C
housekeeping/gpio_configure_reg[11][11]/C
housekeeping/gpio_configure_reg[11][12]/C
housekeeping/gpio_configure_reg[11][1]/C
housekeeping/gpio_configure_reg[11][2]/C
housekeeping/gpio_configure_reg[11][3]/C
housekeeping/gpio_configure_reg[11][4]/C
housekeeping/gpio_configure_reg[11][5]/C
housekeeping/gpio_configure_reg[11][6]/C
housekeeping/gpio_configure_reg[11][7]/C
housekeeping/gpio_configure_reg[11][8]/C
housekeeping/gpio_configure_reg[11][9]/C
housekeeping/gpio_configure_reg[12][0]/C
housekeeping/gpio_configure_reg[12][10]/C
housekeeping/gpio_configure_reg[12][11]/C
housekeeping/gpio_configure_reg[12][12]/C
housekeeping/gpio_configure_reg[12][1]/C
housekeeping/gpio_configure_reg[12][2]/C
housekeeping/gpio_configure_reg[12][3]/C
housekeeping/gpio_configure_reg[12][4]/C
housekeeping/gpio_configure_reg[12][5]/C
housekeeping/gpio_configure_reg[12][6]/C
housekeeping/gpio_configure_reg[12][7]/C
housekeeping/gpio_configure_reg[12][8]/C
housekeeping/gpio_configure_reg[12][9]/C
housekeeping/gpio_configure_reg[13][0]/C
housekeeping/gpio_configure_reg[13][10]/C
housekeeping/gpio_configure_reg[13][11]/C
housekeeping/gpio_configure_reg[13][12]/C
housekeeping/gpio_configure_reg[13][1]/C
housekeeping/gpio_configure_reg[13][2]/C
housekeeping/gpio_configure_reg[13][3]/C
housekeeping/gpio_configure_reg[13][4]/C
housekeeping/gpio_configure_reg[13][5]/C
housekeeping/gpio_configure_reg[13][6]/C
housekeeping/gpio_configure_reg[13][7]/C
housekeeping/gpio_configure_reg[13][8]/C
housekeeping/gpio_configure_reg[13][9]/C
housekeeping/gpio_configure_reg[14][0]/C
housekeeping/gpio_configure_reg[14][10]/C
housekeeping/gpio_configure_reg[14][11]/C
housekeeping/gpio_configure_reg[14][12]/C
housekeeping/gpio_configure_reg[14][1]/C
housekeeping/gpio_configure_reg[14][2]/C
housekeeping/gpio_configure_reg[14][3]/C
housekeeping/gpio_configure_reg[14][4]/C
housekeeping/gpio_configure_reg[14][5]/C
housekeeping/gpio_configure_reg[14][6]/C
housekeeping/gpio_configure_reg[14][7]/C
housekeeping/gpio_configure_reg[14][8]/C
housekeeping/gpio_configure_reg[14][9]/C
housekeeping/gpio_configure_reg[15][0]/C
housekeeping/gpio_configure_reg[15][10]/C
housekeeping/gpio_configure_reg[15][11]/C
housekeeping/gpio_configure_reg[15][12]/C
housekeeping/gpio_configure_reg[15][1]/C
housekeeping/gpio_configure_reg[15][2]/C
housekeeping/gpio_configure_reg[15][3]/C
housekeeping/gpio_configure_reg[15][4]/C
housekeeping/gpio_configure_reg[15][5]/C
housekeeping/gpio_configure_reg[15][6]/C
housekeeping/gpio_configure_reg[15][7]/C
housekeeping/gpio_configure_reg[15][8]/C
housekeeping/gpio_configure_reg[15][9]/C
housekeeping/gpio_configure_reg[16][0]/C
housekeeping/gpio_configure_reg[16][10]/C
housekeeping/gpio_configure_reg[16][11]/C
housekeeping/gpio_configure_reg[16][12]/C
housekeeping/gpio_configure_reg[16][1]/C
housekeeping/gpio_configure_reg[16][2]/C
housekeeping/gpio_configure_reg[16][3]/C
housekeeping/gpio_configure_reg[16][4]/C
housekeeping/gpio_configure_reg[16][5]/C
housekeeping/gpio_configure_reg[16][6]/C
housekeeping/gpio_configure_reg[16][7]/C
housekeeping/gpio_configure_reg[16][8]/C
housekeeping/gpio_configure_reg[16][9]/C
housekeeping/gpio_configure_reg[17][0]/C
housekeeping/gpio_configure_reg[17][10]/C
housekeeping/gpio_configure_reg[17][11]/C
housekeeping/gpio_configure_reg[17][12]/C
housekeeping/gpio_configure_reg[17][1]/C
housekeeping/gpio_configure_reg[17][2]/C
housekeeping/gpio_configure_reg[17][3]/C
housekeeping/gpio_configure_reg[17][4]/C
housekeeping/gpio_configure_reg[17][5]/C
housekeeping/gpio_configure_reg[17][6]/C
housekeeping/gpio_configure_reg[17][7]/C
housekeeping/gpio_configure_reg[17][8]/C
housekeeping/gpio_configure_reg[17][9]/C
housekeeping/gpio_configure_reg[18][0]/C
housekeeping/gpio_configure_reg[18][10]/C
housekeeping/gpio_configure_reg[18][11]/C
housekeeping/gpio_configure_reg[18][12]/C
housekeeping/gpio_configure_reg[18][1]/C
housekeeping/gpio_configure_reg[18][2]/C
housekeeping/gpio_configure_reg[18][3]/C
housekeeping/gpio_configure_reg[18][4]/C
housekeeping/gpio_configure_reg[18][5]/C
housekeeping/gpio_configure_reg[18][6]/C
housekeeping/gpio_configure_reg[18][7]/C
housekeeping/gpio_configure_reg[18][8]/C
housekeeping/gpio_configure_reg[18][9]/C
housekeeping/gpio_configure_reg[19][0]/C
housekeeping/gpio_configure_reg[19][10]/C
housekeeping/gpio_configure_reg[19][11]/C
housekeeping/gpio_configure_reg[19][12]/C
housekeeping/gpio_configure_reg[19][1]/C
housekeeping/gpio_configure_reg[19][2]/C
housekeeping/gpio_configure_reg[19][3]/C
housekeeping/gpio_configure_reg[19][4]/C
housekeeping/gpio_configure_reg[19][5]/C
housekeeping/gpio_configure_reg[19][6]/C
housekeeping/gpio_configure_reg[19][7]/C
housekeeping/gpio_configure_reg[19][8]/C
housekeeping/gpio_configure_reg[19][9]/C
housekeeping/gpio_configure_reg[1][0]/C
housekeeping/gpio_configure_reg[1][10]/C
housekeeping/gpio_configure_reg[1][11]/C
housekeeping/gpio_configure_reg[1][12]/C
housekeeping/gpio_configure_reg[1][1]/C
housekeeping/gpio_configure_reg[1][2]/C
housekeeping/gpio_configure_reg[1][3]/C
housekeeping/gpio_configure_reg[1][4]/C
housekeeping/gpio_configure_reg[1][5]/C
housekeeping/gpio_configure_reg[1][6]/C
housekeeping/gpio_configure_reg[1][7]/C
housekeeping/gpio_configure_reg[1][8]/C
housekeeping/gpio_configure_reg[1][9]/C
housekeeping/gpio_configure_reg[20][0]/C
housekeeping/gpio_configure_reg[20][10]/C
housekeeping/gpio_configure_reg[20][11]/C
housekeeping/gpio_configure_reg[20][12]/C
housekeeping/gpio_configure_reg[20][1]/C
housekeeping/gpio_configure_reg[20][2]/C
housekeeping/gpio_configure_reg[20][3]/C
housekeeping/gpio_configure_reg[20][4]/C
housekeeping/gpio_configure_reg[20][5]/C
housekeeping/gpio_configure_reg[20][6]/C
housekeeping/gpio_configure_reg[20][7]/C
housekeeping/gpio_configure_reg[20][8]/C
housekeeping/gpio_configure_reg[20][9]/C
housekeeping/gpio_configure_reg[21][0]/C
housekeeping/gpio_configure_reg[21][10]/C
housekeeping/gpio_configure_reg[21][11]/C
housekeeping/gpio_configure_reg[21][12]/C
housekeeping/gpio_configure_reg[21][1]/C
housekeeping/gpio_configure_reg[21][2]/C
housekeeping/gpio_configure_reg[21][3]/C
housekeeping/gpio_configure_reg[21][4]/C
housekeeping/gpio_configure_reg[21][5]/C
housekeeping/gpio_configure_reg[21][6]/C
housekeeping/gpio_configure_reg[21][7]/C
housekeeping/gpio_configure_reg[21][8]/C
housekeeping/gpio_configure_reg[21][9]/C
housekeeping/gpio_configure_reg[22][0]/C
housekeeping/gpio_configure_reg[22][10]/C
housekeeping/gpio_configure_reg[22][11]/C
housekeeping/gpio_configure_reg[22][12]/C
housekeeping/gpio_configure_reg[22][1]/C
housekeeping/gpio_configure_reg[22][2]/C
housekeeping/gpio_configure_reg[22][3]/C
housekeeping/gpio_configure_reg[22][4]/C
housekeeping/gpio_configure_reg[22][5]/C
housekeeping/gpio_configure_reg[22][6]/C
housekeeping/gpio_configure_reg[22][7]/C
housekeeping/gpio_configure_reg[22][8]/C
housekeeping/gpio_configure_reg[22][9]/C
housekeeping/gpio_configure_reg[23][0]/C
housekeeping/gpio_configure_reg[23][10]/C
housekeeping/gpio_configure_reg[23][11]/C
housekeeping/gpio_configure_reg[23][12]/C
housekeeping/gpio_configure_reg[23][1]/C
housekeeping/gpio_configure_reg[23][2]/C
housekeeping/gpio_configure_reg[23][3]/C
housekeeping/gpio_configure_reg[23][4]/C
housekeeping/gpio_configure_reg[23][5]/C
housekeeping/gpio_configure_reg[23][6]/C
housekeeping/gpio_configure_reg[23][7]/C
housekeeping/gpio_configure_reg[23][8]/C
housekeeping/gpio_configure_reg[23][9]/C
housekeeping/gpio_configure_reg[24][0]/C
housekeeping/gpio_configure_reg[24][10]/C
housekeeping/gpio_configure_reg[24][11]/C
housekeeping/gpio_configure_reg[24][12]/C
housekeeping/gpio_configure_reg[24][1]/C
housekeeping/gpio_configure_reg[24][2]/C
housekeeping/gpio_configure_reg[24][3]/C
housekeeping/gpio_configure_reg[24][4]/C
housekeeping/gpio_configure_reg[24][5]/C
housekeeping/gpio_configure_reg[24][6]/C
housekeeping/gpio_configure_reg[24][7]/C
housekeeping/gpio_configure_reg[24][8]/C
housekeeping/gpio_configure_reg[24][9]/C
housekeeping/gpio_configure_reg[25][0]/C
housekeeping/gpio_configure_reg[25][10]/C
housekeeping/gpio_configure_reg[25][11]/C
housekeeping/gpio_configure_reg[25][12]/C
housekeeping/gpio_configure_reg[25][1]/C
housekeeping/gpio_configure_reg[25][2]/C
housekeeping/gpio_configure_reg[25][3]/C
housekeeping/gpio_configure_reg[25][4]/C
housekeeping/gpio_configure_reg[25][5]/C
housekeeping/gpio_configure_reg[25][6]/C
housekeeping/gpio_configure_reg[25][7]/C
housekeeping/gpio_configure_reg[25][8]/C
housekeeping/gpio_configure_reg[25][9]/C
housekeeping/gpio_configure_reg[26][0]/C
housekeeping/gpio_configure_reg[26][10]/C
housekeeping/gpio_configure_reg[26][11]/C
housekeeping/gpio_configure_reg[26][12]/C
housekeeping/gpio_configure_reg[26][1]/C
housekeeping/gpio_configure_reg[26][2]/C
housekeeping/gpio_configure_reg[26][3]/C
housekeeping/gpio_configure_reg[26][4]/C
housekeeping/gpio_configure_reg[26][5]/C
housekeeping/gpio_configure_reg[26][6]/C
housekeeping/gpio_configure_reg[26][7]/C
housekeeping/gpio_configure_reg[26][8]/C
housekeeping/gpio_configure_reg[26][9]/C
housekeeping/gpio_configure_reg[27][0]/C
housekeeping/gpio_configure_reg[27][10]/C
housekeeping/gpio_configure_reg[27][11]/C
housekeeping/gpio_configure_reg[27][12]/C
housekeeping/gpio_configure_reg[27][1]/C
housekeeping/gpio_configure_reg[27][2]/C
housekeeping/gpio_configure_reg[27][3]/C
housekeeping/gpio_configure_reg[27][4]/C
housekeeping/gpio_configure_reg[27][5]/C
housekeeping/gpio_configure_reg[27][6]/C
housekeeping/gpio_configure_reg[27][7]/C
housekeeping/gpio_configure_reg[27][8]/C
housekeeping/gpio_configure_reg[27][9]/C
housekeeping/gpio_configure_reg[28][0]/C
housekeeping/gpio_configure_reg[28][10]/C
housekeeping/gpio_configure_reg[28][11]/C
housekeeping/gpio_configure_reg[28][12]/C
housekeeping/gpio_configure_reg[28][1]/C
housekeeping/gpio_configure_reg[28][2]/C
housekeeping/gpio_configure_reg[28][3]/C
housekeeping/gpio_configure_reg[28][4]/C
housekeeping/gpio_configure_reg[28][5]/C
housekeeping/gpio_configure_reg[28][6]/C
housekeeping/gpio_configure_reg[28][7]/C
housekeeping/gpio_configure_reg[28][8]/C
housekeeping/gpio_configure_reg[28][9]/C
housekeeping/gpio_configure_reg[29][0]/C
housekeeping/gpio_configure_reg[29][10]/C
housekeeping/gpio_configure_reg[29][11]/C
housekeeping/gpio_configure_reg[29][12]/C
housekeeping/gpio_configure_reg[29][1]/C
housekeeping/gpio_configure_reg[29][2]/C
housekeeping/gpio_configure_reg[29][3]/C
housekeeping/gpio_configure_reg[29][4]/C
housekeeping/gpio_configure_reg[29][5]/C
housekeeping/gpio_configure_reg[29][6]/C
housekeeping/gpio_configure_reg[29][7]/C
housekeeping/gpio_configure_reg[29][8]/C
housekeeping/gpio_configure_reg[29][9]/C
housekeeping/gpio_configure_reg[2][0]/C
housekeeping/gpio_configure_reg[2][10]/C
housekeeping/gpio_configure_reg[2][11]/C
housekeeping/gpio_configure_reg[2][12]/C
housekeeping/gpio_configure_reg[2][1]/C
housekeeping/gpio_configure_reg[2][2]/C
housekeeping/gpio_configure_reg[2][3]/C
housekeeping/gpio_configure_reg[2][4]/C
housekeeping/gpio_configure_reg[2][5]/C
housekeeping/gpio_configure_reg[2][6]/C
housekeeping/gpio_configure_reg[2][7]/C
housekeeping/gpio_configure_reg[2][8]/C
housekeeping/gpio_configure_reg[2][9]/C
housekeeping/gpio_configure_reg[30][0]/C
housekeeping/gpio_configure_reg[30][10]/C
housekeeping/gpio_configure_reg[30][11]/C
housekeeping/gpio_configure_reg[30][12]/C
housekeeping/gpio_configure_reg[30][1]/C
housekeeping/gpio_configure_reg[30][2]/C
housekeeping/gpio_configure_reg[30][3]/C
housekeeping/gpio_configure_reg[30][4]/C
housekeeping/gpio_configure_reg[30][5]/C
housekeeping/gpio_configure_reg[30][6]/C
housekeeping/gpio_configure_reg[30][7]/C
housekeeping/gpio_configure_reg[30][8]/C
housekeeping/gpio_configure_reg[30][9]/C
housekeeping/gpio_configure_reg[31][0]/C
housekeeping/gpio_configure_reg[31][10]/C
housekeeping/gpio_configure_reg[31][11]/C
housekeeping/gpio_configure_reg[31][12]/C
housekeeping/gpio_configure_reg[31][1]/C
housekeeping/gpio_configure_reg[31][2]/C
housekeeping/gpio_configure_reg[31][3]/C
housekeeping/gpio_configure_reg[31][4]/C
housekeeping/gpio_configure_reg[31][5]/C
housekeeping/gpio_configure_reg[31][6]/C
housekeeping/gpio_configure_reg[31][7]/C
housekeeping/gpio_configure_reg[31][8]/C
housekeeping/gpio_configure_reg[31][9]/C
housekeeping/gpio_configure_reg[32][0]/C
housekeeping/gpio_configure_reg[32][10]/C
housekeeping/gpio_configure_reg[32][11]/C
housekeeping/gpio_configure_reg[32][12]/C
housekeeping/gpio_configure_reg[32][1]/C
housekeeping/gpio_configure_reg[32][2]/C
housekeeping/gpio_configure_reg[32][3]/C
housekeeping/gpio_configure_reg[32][4]/C
housekeeping/gpio_configure_reg[32][5]/C
housekeeping/gpio_configure_reg[32][6]/C
housekeeping/gpio_configure_reg[32][7]/C
housekeeping/gpio_configure_reg[32][8]/C
housekeeping/gpio_configure_reg[32][9]/C
housekeeping/gpio_configure_reg[33][0]/C
housekeeping/gpio_configure_reg[33][10]/C
housekeeping/gpio_configure_reg[33][11]/C
housekeeping/gpio_configure_reg[33][12]/C
housekeeping/gpio_configure_reg[33][1]/C
housekeeping/gpio_configure_reg[33][2]/C
housekeeping/gpio_configure_reg[33][3]/C
housekeeping/gpio_configure_reg[33][4]/C
housekeeping/gpio_configure_reg[33][5]/C
housekeeping/gpio_configure_reg[33][6]/C
housekeeping/gpio_configure_reg[33][7]/C
housekeeping/gpio_configure_reg[33][8]/C
housekeeping/gpio_configure_reg[33][9]/C
housekeeping/gpio_configure_reg[34][0]/C
housekeeping/gpio_configure_reg[34][10]/C
housekeeping/gpio_configure_reg[34][11]/C
housekeeping/gpio_configure_reg[34][12]/C
housekeeping/gpio_configure_reg[34][1]/C
housekeeping/gpio_configure_reg[34][2]/C
housekeeping/gpio_configure_reg[34][3]/C
housekeeping/gpio_configure_reg[34][4]/C
housekeeping/gpio_configure_reg[34][5]/C
housekeeping/gpio_configure_reg[34][6]/C
housekeeping/gpio_configure_reg[34][7]/C
housekeeping/gpio_configure_reg[34][8]/C
housekeeping/gpio_configure_reg[34][9]/C
housekeeping/gpio_configure_reg[35][0]/C
housekeeping/gpio_configure_reg[35][10]/C
housekeeping/gpio_configure_reg[35][11]/C
housekeeping/gpio_configure_reg[35][12]/C
housekeeping/gpio_configure_reg[35][1]/C
housekeeping/gpio_configure_reg[35][2]/C
housekeeping/gpio_configure_reg[35][3]/C
housekeeping/gpio_configure_reg[35][4]/C
housekeeping/gpio_configure_reg[35][5]/C
housekeeping/gpio_configure_reg[35][6]/C
housekeeping/gpio_configure_reg[35][7]/C
housekeeping/gpio_configure_reg[35][8]/C
housekeeping/gpio_configure_reg[35][9]/C
housekeeping/gpio_configure_reg[36][0]/C
housekeeping/gpio_configure_reg[36][10]/C
housekeeping/gpio_configure_reg[36][11]/C
housekeeping/gpio_configure_reg[36][12]/C
housekeeping/gpio_configure_reg[36][1]/C
housekeeping/gpio_configure_reg[36][2]/C
housekeeping/gpio_configure_reg[36][3]/C
housekeeping/gpio_configure_reg[36][4]/C
housekeeping/gpio_configure_reg[36][5]/C
housekeeping/gpio_configure_reg[36][6]/C
housekeeping/gpio_configure_reg[36][7]/C
housekeeping/gpio_configure_reg[36][8]/C
housekeeping/gpio_configure_reg[36][9]/C
housekeeping/gpio_configure_reg[37][0]/C
housekeeping/gpio_configure_reg[37][10]/C
housekeeping/gpio_configure_reg[37][11]/C
housekeeping/gpio_configure_reg[37][12]/C
housekeeping/gpio_configure_reg[37][1]/C
housekeeping/gpio_configure_reg[37][2]/C
housekeeping/gpio_configure_reg[37][3]/C
housekeeping/gpio_configure_reg[37][4]/C
housekeeping/gpio_configure_reg[37][5]/C
housekeeping/gpio_configure_reg[37][6]/C
housekeeping/gpio_configure_reg[37][7]/C
housekeeping/gpio_configure_reg[37][8]/C
housekeeping/gpio_configure_reg[37][9]/C
housekeeping/gpio_configure_reg[3][0]/C
housekeeping/gpio_configure_reg[3][10]/C
housekeeping/gpio_configure_reg[3][11]/C
housekeeping/gpio_configure_reg[3][12]/C
housekeeping/gpio_configure_reg[3][1]/C
housekeeping/gpio_configure_reg[3][2]/C
housekeeping/gpio_configure_reg[3][3]/C
housekeeping/gpio_configure_reg[3][4]/C
housekeeping/gpio_configure_reg[3][5]/C
housekeeping/gpio_configure_reg[3][6]/C
housekeeping/gpio_configure_reg[3][7]/C
housekeeping/gpio_configure_reg[3][8]/C
housekeeping/gpio_configure_reg[3][9]/C
housekeeping/gpio_configure_reg[4][0]/C
housekeeping/gpio_configure_reg[4][10]/C
housekeeping/gpio_configure_reg[4][11]/C
housekeeping/gpio_configure_reg[4][12]/C
housekeeping/gpio_configure_reg[4][1]/C
housekeeping/gpio_configure_reg[4][2]/C
housekeeping/gpio_configure_reg[4][3]/C
housekeeping/gpio_configure_reg[4][4]/C
housekeeping/gpio_configure_reg[4][5]/C
housekeeping/gpio_configure_reg[4][6]/C
housekeeping/gpio_configure_reg[4][7]/C
housekeeping/gpio_configure_reg[4][8]/C
housekeeping/gpio_configure_reg[4][9]/C
housekeeping/gpio_configure_reg[5][0]/C
housekeeping/gpio_configure_reg[5][10]/C
housekeeping/gpio_configure_reg[5][11]/C
housekeeping/gpio_configure_reg[5][12]/C
housekeeping/gpio_configure_reg[5][1]/C
housekeeping/gpio_configure_reg[5][2]/C
housekeeping/gpio_configure_reg[5][3]/C
housekeeping/gpio_configure_reg[5][4]/C
housekeeping/gpio_configure_reg[5][5]/C
housekeeping/gpio_configure_reg[5][6]/C
housekeeping/gpio_configure_reg[5][7]/C
housekeeping/gpio_configure_reg[5][8]/C
housekeeping/gpio_configure_reg[5][9]/C
housekeeping/gpio_configure_reg[6][0]/C
housekeeping/gpio_configure_reg[6][10]/C
housekeeping/gpio_configure_reg[6][11]/C
housekeeping/gpio_configure_reg[6][12]/C
housekeeping/gpio_configure_reg[6][1]/C
housekeeping/gpio_configure_reg[6][2]/C
housekeeping/gpio_configure_reg[6][3]/C
housekeeping/gpio_configure_reg[6][4]/C
housekeeping/gpio_configure_reg[6][5]/C
housekeeping/gpio_configure_reg[6][6]/C
housekeeping/gpio_configure_reg[6][7]/C
housekeeping/gpio_configure_reg[6][8]/C
housekeeping/gpio_configure_reg[6][9]/C
housekeeping/gpio_configure_reg[7][0]/C
housekeeping/gpio_configure_reg[7][10]/C
housekeeping/gpio_configure_reg[7][11]/C
housekeeping/gpio_configure_reg[7][12]/C
housekeeping/gpio_configure_reg[7][1]/C
housekeeping/gpio_configure_reg[7][2]/C
housekeeping/gpio_configure_reg[7][3]/C
housekeeping/gpio_configure_reg[7][4]/C
housekeeping/gpio_configure_reg[7][5]/C
housekeeping/gpio_configure_reg[7][6]/C
housekeeping/gpio_configure_reg[7][7]/C
housekeeping/gpio_configure_reg[7][8]/C
housekeeping/gpio_configure_reg[7][9]/C
housekeeping/gpio_configure_reg[8][0]/C
housekeeping/gpio_configure_reg[8][10]/C
housekeeping/gpio_configure_reg[8][11]/C
housekeeping/gpio_configure_reg[8][12]/C
housekeeping/gpio_configure_reg[8][1]/C
housekeeping/gpio_configure_reg[8][2]/C
housekeeping/gpio_configure_reg[8][3]/C
housekeeping/gpio_configure_reg[8][4]/C
housekeeping/gpio_configure_reg[8][5]/C
housekeeping/gpio_configure_reg[8][6]/C
housekeeping/gpio_configure_reg[8][7]/C
housekeeping/gpio_configure_reg[8][8]/C
housekeeping/gpio_configure_reg[8][9]/C
housekeeping/gpio_configure_reg[9][0]/C
housekeeping/gpio_configure_reg[9][10]/C
housekeeping/gpio_configure_reg[9][11]/C
housekeeping/gpio_configure_reg[9][12]/C
housekeeping/gpio_configure_reg[9][1]/C
housekeeping/gpio_configure_reg[9][2]/C
housekeeping/gpio_configure_reg[9][3]/C
housekeeping/gpio_configure_reg[9][4]/C
housekeeping/gpio_configure_reg[9][5]/C
housekeeping/gpio_configure_reg[9][6]/C
housekeeping/gpio_configure_reg[9][7]/C
housekeeping/gpio_configure_reg[9][8]/C
housekeeping/gpio_configure_reg[9][9]/C
housekeeping/hkspi/FSM_onehot_state_reg[0]/C
housekeeping/hkspi/FSM_onehot_state_reg[1]/C
housekeeping/hkspi/FSM_onehot_state_reg[2]/C
housekeeping/hkspi/FSM_onehot_state_reg[3]/C
housekeeping/hkspi/FSM_onehot_state_reg[4]/C
housekeeping/hkspi/addr_reg[0]/C
housekeeping/hkspi/addr_reg[1]/C
housekeeping/hkspi/addr_reg[2]/C
housekeeping/hkspi/addr_reg[3]/C
housekeeping/hkspi/addr_reg[4]/C
housekeeping/hkspi/addr_reg[5]/C
housekeeping/hkspi/addr_reg[6]/C
housekeeping/hkspi/addr_reg[7]/C
housekeeping/hkspi/count_reg[0]/C
housekeeping/hkspi/count_reg[1]/C
housekeeping/hkspi/count_reg[2]/C
housekeeping/hkspi/fixed_reg[0]/C
housekeeping/hkspi/fixed_reg[1]/C
housekeeping/hkspi/fixed_reg[2]/C
housekeeping/hkspi/ldata_reg[0]/C
housekeeping/hkspi/ldata_reg[1]/C
housekeeping/hkspi/ldata_reg[2]/C
housekeeping/hkspi/ldata_reg[3]/C
housekeeping/hkspi/ldata_reg[4]/C
housekeeping/hkspi/ldata_reg[5]/C
housekeeping/hkspi/ldata_reg[6]/C
housekeeping/hkspi/ldata_reg[7]/C
housekeeping/hkspi/pass_thru_mgmt_delay_reg/C
housekeeping/hkspi/pass_thru_mgmt_reg/C
housekeeping/hkspi/pass_thru_user_delay_reg/C
housekeeping/hkspi/pass_thru_user_reg/C
housekeeping/hkspi/pre_pass_thru_mgmt_reg/C
housekeeping/hkspi/pre_pass_thru_user_reg/C
housekeeping/hkspi/predata_reg[0]/C
housekeeping/hkspi/predata_reg[1]/C
housekeeping/hkspi/predata_reg[2]/C
housekeeping/hkspi/predata_reg[3]/C
housekeeping/hkspi/predata_reg[4]/C
housekeeping/hkspi/predata_reg[5]/C
housekeeping/hkspi/predata_reg[6]/C
housekeeping/hkspi/rdstb_reg/C
housekeeping/hkspi/readmode_reg/C
housekeeping/hkspi/sdoenb_reg/C
housekeeping/hkspi/writemode_reg/C
housekeeping/hkspi/wrstb_reg/C
housekeeping/hkspi_disable_reg/C
housekeeping/irq_1_inputsrc_reg/C
housekeeping/irq_2_inputsrc_reg/C
housekeeping/irq_spi_reg/C
housekeeping/mgmt_gpio_data_buf_reg[0]/C
housekeeping/mgmt_gpio_data_buf_reg[10]/C
housekeeping/mgmt_gpio_data_buf_reg[11]/C
housekeeping/mgmt_gpio_data_buf_reg[12]/C
housekeeping/mgmt_gpio_data_buf_reg[13]/C
housekeeping/mgmt_gpio_data_buf_reg[14]/C
housekeeping/mgmt_gpio_data_buf_reg[15]/C
housekeeping/mgmt_gpio_data_buf_reg[16]/C
housekeeping/mgmt_gpio_data_buf_reg[17]/C
housekeeping/mgmt_gpio_data_buf_reg[18]/C
housekeeping/mgmt_gpio_data_buf_reg[19]/C
housekeeping/mgmt_gpio_data_buf_reg[1]/C
housekeeping/mgmt_gpio_data_buf_reg[20]/C
housekeeping/mgmt_gpio_data_buf_reg[21]/C
housekeeping/mgmt_gpio_data_buf_reg[22]/C
housekeeping/mgmt_gpio_data_buf_reg[23]/C
housekeeping/mgmt_gpio_data_buf_reg[2]/C
housekeeping/mgmt_gpio_data_buf_reg[3]/C
housekeeping/mgmt_gpio_data_buf_reg[4]/C
housekeeping/mgmt_gpio_data_buf_reg[5]/C
housekeeping/mgmt_gpio_data_buf_reg[6]/C
housekeeping/mgmt_gpio_data_buf_reg[7]/C
housekeeping/mgmt_gpio_data_buf_reg[8]/C
housekeeping/mgmt_gpio_data_buf_reg[9]/C
housekeeping/mgmt_gpio_data_reg[0]/C
housekeeping/mgmt_gpio_data_reg[10]/C
housekeeping/mgmt_gpio_data_reg[11]/C
housekeeping/mgmt_gpio_data_reg[12]/C
housekeeping/mgmt_gpio_data_reg[13]/C
housekeeping/mgmt_gpio_data_reg[14]/C
housekeeping/mgmt_gpio_data_reg[15]/C
housekeeping/mgmt_gpio_data_reg[16]/C
housekeeping/mgmt_gpio_data_reg[17]/C
housekeeping/mgmt_gpio_data_reg[18]/C
housekeeping/mgmt_gpio_data_reg[19]/C
housekeeping/mgmt_gpio_data_reg[1]/C
housekeeping/mgmt_gpio_data_reg[20]/C
housekeeping/mgmt_gpio_data_reg[21]/C
housekeeping/mgmt_gpio_data_reg[22]/C
housekeeping/mgmt_gpio_data_reg[23]/C
housekeeping/mgmt_gpio_data_reg[24]/C
housekeeping/mgmt_gpio_data_reg[25]/C
housekeeping/mgmt_gpio_data_reg[26]/C
housekeeping/mgmt_gpio_data_reg[27]/C
housekeeping/mgmt_gpio_data_reg[28]/C
housekeeping/mgmt_gpio_data_reg[29]/C
housekeeping/mgmt_gpio_data_reg[2]/C
housekeeping/mgmt_gpio_data_reg[30]/C
housekeeping/mgmt_gpio_data_reg[31]/C
housekeeping/mgmt_gpio_data_reg[32]/C
housekeeping/mgmt_gpio_data_reg[33]/C
housekeeping/mgmt_gpio_data_reg[34]/C
housekeeping/mgmt_gpio_data_reg[35]/C
housekeeping/mgmt_gpio_data_reg[36]/C
housekeeping/mgmt_gpio_data_reg[37]/C
housekeeping/mgmt_gpio_data_reg[3]/C
housekeeping/mgmt_gpio_data_reg[4]/C
housekeeping/mgmt_gpio_data_reg[5]/C
housekeeping/mgmt_gpio_data_reg[6]/C
housekeeping/mgmt_gpio_data_reg[7]/C
housekeeping/mgmt_gpio_data_reg[8]/C
housekeeping/mgmt_gpio_data_reg[9]/C
housekeeping/pll90_sel_reg[0]/C
housekeeping/pll90_sel_reg[1]/C
housekeeping/pll90_sel_reg[2]/C
housekeeping/pll_bypass_reg/C
housekeeping/pll_dco_ena_reg/C
housekeeping/pll_div_reg[0]/C
housekeeping/pll_div_reg[1]/C
housekeeping/pll_div_reg[2]/C
housekeeping/pll_div_reg[3]/C
housekeeping/pll_div_reg[4]/C
housekeeping/pll_ena_reg/C
housekeeping/pll_sel_reg[0]/C
housekeeping/pll_sel_reg[1]/C
housekeeping/pll_sel_reg[2]/C
housekeeping/pll_trim_reg[0]/C
housekeeping/pll_trim_reg[10]/C
housekeeping/pll_trim_reg[11]/C
housekeeping/pll_trim_reg[12]/C
housekeeping/pll_trim_reg[13]/C
housekeeping/pll_trim_reg[14]/C
housekeeping/pll_trim_reg[15]/C
housekeeping/pll_trim_reg[16]/C
housekeeping/pll_trim_reg[17]/C
housekeeping/pll_trim_reg[18]/C
housekeeping/pll_trim_reg[19]/C
housekeeping/pll_trim_reg[1]/C
housekeeping/pll_trim_reg[20]/C
housekeeping/pll_trim_reg[21]/C
housekeeping/pll_trim_reg[22]/C
housekeeping/pll_trim_reg[23]/C
housekeeping/pll_trim_reg[24]/C
housekeeping/pll_trim_reg[25]/C
housekeeping/pll_trim_reg[2]/C
housekeeping/pll_trim_reg[3]/C
housekeeping/pll_trim_reg[4]/C
housekeeping/pll_trim_reg[5]/C
housekeeping/pll_trim_reg[6]/C
housekeeping/pll_trim_reg[7]/C
housekeeping/pll_trim_reg[8]/C
housekeeping/pll_trim_reg[9]/C
housekeeping/pwr_ctrl_out_reg[0]/C
housekeeping/pwr_ctrl_out_reg[1]/C
housekeeping/pwr_ctrl_out_reg[2]/C
housekeeping/pwr_ctrl_out_reg[3]/C
housekeeping/reset_reg_reg/C
housekeeping/serial_bb_clock_reg/C
housekeeping/serial_bb_data_1_reg/C
housekeeping/serial_bb_data_2_reg/C
housekeeping/serial_bb_enable_reg/C
housekeeping/serial_bb_load_reg/C
housekeeping/serial_bb_resetn_reg/C
housekeeping/serial_xfer_reg/C
housekeeping/trap_output_dest_reg/C

 There are 310 register/latch pins with no clock driven by root clock pin: housekeeping/serial_bb_clock_reg/Q (HIGH)

gpio_control_bidir_1[0]/serial_data_out_reg/C
gpio_control_bidir_1[0]/shift_register_reg[0]/C
gpio_control_bidir_1[0]/shift_register_reg[10]/C
gpio_control_bidir_1[0]/shift_register_reg[11]/C
gpio_control_bidir_1[0]/shift_register_reg[12]/C
gpio_control_bidir_1[0]/shift_register_reg[1]/C
gpio_control_bidir_1[0]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_bidir_1[0]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_bidir_1[1]/serial_data_out_reg/C
gpio_control_bidir_1[1]/shift_register_reg[0]/C
gpio_control_bidir_1[1]/shift_register_reg[10]/C
gpio_control_bidir_1[1]/shift_register_reg[11]/C
gpio_control_bidir_1[1]/shift_register_reg[12]/C
gpio_control_bidir_1[1]/shift_register_reg[1]/C
gpio_control_bidir_1[1]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_bidir_1[1]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_bidir_2[0]/serial_data_out_reg/C
gpio_control_bidir_2[0]/shift_register_reg[0]/C
gpio_control_bidir_2[0]/shift_register_reg[10]/C
gpio_control_bidir_2[0]/shift_register_reg[11]/C
gpio_control_bidir_2[0]/shift_register_reg[12]/C
gpio_control_bidir_2[0]/shift_register_reg[1]/C
gpio_control_bidir_2[0]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_bidir_2[0]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_bidir_2[1]/serial_data_out_reg/C
gpio_control_bidir_2[1]/shift_register_reg[0]/C
gpio_control_bidir_2[1]/shift_register_reg[10]/C
gpio_control_bidir_2[1]/shift_register_reg[11]/C
gpio_control_bidir_2[1]/shift_register_reg[12]/C
gpio_control_bidir_2[1]/shift_register_reg[1]/C
gpio_control_bidir_2[1]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_bidir_2[1]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_bidir_2[2]/serial_data_out_reg/C
gpio_control_bidir_2[2]/shift_register_reg[0]/C
gpio_control_bidir_2[2]/shift_register_reg[10]/C
gpio_control_bidir_2[2]/shift_register_reg[11]/C
gpio_control_bidir_2[2]/shift_register_reg[12]/C
gpio_control_bidir_2[2]/shift_register_reg[1]/C
gpio_control_bidir_2[2]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_bidir_2[2]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1[0]/serial_data_out_reg/C
gpio_control_in_1[0]/shift_register_reg[0]/C
gpio_control_in_1[0]/shift_register_reg[10]/C
gpio_control_in_1[0]/shift_register_reg[11]/C
gpio_control_in_1[0]/shift_register_reg[12]/C
gpio_control_in_1[0]/shift_register_reg[1]/C
gpio_control_in_1[0]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1[0]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1[10]/shift_register_reg[0]/C
gpio_control_in_1[10]/shift_register_reg[10]/C
gpio_control_in_1[10]/shift_register_reg[11]/C
gpio_control_in_1[10]/shift_register_reg[12]/C
gpio_control_in_1[10]/shift_register_reg[1]/C
gpio_control_in_1[10]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1[10]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1[1]/serial_data_out_reg/C
gpio_control_in_1[1]/shift_register_reg[0]/C
gpio_control_in_1[1]/shift_register_reg[10]/C
gpio_control_in_1[1]/shift_register_reg[11]/C
gpio_control_in_1[1]/shift_register_reg[12]/C
gpio_control_in_1[1]/shift_register_reg[1]/C
gpio_control_in_1[1]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1[1]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1[2]/serial_data_out_reg/C
gpio_control_in_1[2]/shift_register_reg[0]/C
gpio_control_in_1[2]/shift_register_reg[10]/C
gpio_control_in_1[2]/shift_register_reg[11]/C
gpio_control_in_1[2]/shift_register_reg[12]/C
gpio_control_in_1[2]/shift_register_reg[1]/C
gpio_control_in_1[2]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1[2]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1[3]/serial_data_out_reg/C
gpio_control_in_1[3]/shift_register_reg[0]/C
gpio_control_in_1[3]/shift_register_reg[10]/C
gpio_control_in_1[3]/shift_register_reg[11]/C
gpio_control_in_1[3]/shift_register_reg[12]/C
gpio_control_in_1[3]/shift_register_reg[1]/C
gpio_control_in_1[3]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1[3]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1[4]/serial_data_out_reg/C
gpio_control_in_1[4]/shift_register_reg[0]/C
gpio_control_in_1[4]/shift_register_reg[10]/C
gpio_control_in_1[4]/shift_register_reg[11]/C
gpio_control_in_1[4]/shift_register_reg[12]/C
gpio_control_in_1[4]/shift_register_reg[1]/C
gpio_control_in_1[4]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1[4]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1[5]/serial_data_out_reg/C
gpio_control_in_1[5]/shift_register_reg[0]/C
gpio_control_in_1[5]/shift_register_reg[10]/C
gpio_control_in_1[5]/shift_register_reg[11]/C
gpio_control_in_1[5]/shift_register_reg[12]/C
gpio_control_in_1[5]/shift_register_reg[1]/C
gpio_control_in_1[5]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1[5]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1[6]/serial_data_out_reg/C
gpio_control_in_1[6]/shift_register_reg[0]/C
gpio_control_in_1[6]/shift_register_reg[10]/C
gpio_control_in_1[6]/shift_register_reg[11]/C
gpio_control_in_1[6]/shift_register_reg[12]/C
gpio_control_in_1[6]/shift_register_reg[1]/C
gpio_control_in_1[6]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1[6]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1[7]/serial_data_out_reg/C
gpio_control_in_1[7]/shift_register_reg[0]/C
gpio_control_in_1[7]/shift_register_reg[10]/C
gpio_control_in_1[7]/shift_register_reg[11]/C
gpio_control_in_1[7]/shift_register_reg[12]/C
gpio_control_in_1[7]/shift_register_reg[1]/C
gpio_control_in_1[7]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1[7]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1[8]/serial_data_out_reg/C
gpio_control_in_1[8]/shift_register_reg[0]/C
gpio_control_in_1[8]/shift_register_reg[10]/C
gpio_control_in_1[8]/shift_register_reg[11]/C
gpio_control_in_1[8]/shift_register_reg[12]/C
gpio_control_in_1[8]/shift_register_reg[1]/C
gpio_control_in_1[8]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1[8]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1[9]/serial_data_out_reg/C
gpio_control_in_1[9]/shift_register_reg[0]/C
gpio_control_in_1[9]/shift_register_reg[10]/C
gpio_control_in_1[9]/shift_register_reg[11]/C
gpio_control_in_1[9]/shift_register_reg[12]/C
gpio_control_in_1[9]/shift_register_reg[1]/C
gpio_control_in_1[9]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1[9]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1a[0]/serial_data_out_reg/C
gpio_control_in_1a[0]/shift_register_reg[0]/C
gpio_control_in_1a[0]/shift_register_reg[10]/C
gpio_control_in_1a[0]/shift_register_reg[11]/C
gpio_control_in_1a[0]/shift_register_reg[12]/C
gpio_control_in_1a[0]/shift_register_reg[1]/C
gpio_control_in_1a[0]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1a[0]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1a[1]/serial_data_out_reg/C
gpio_control_in_1a[1]/shift_register_reg[0]/C
gpio_control_in_1a[1]/shift_register_reg[10]/C
gpio_control_in_1a[1]/shift_register_reg[11]/C
gpio_control_in_1a[1]/shift_register_reg[12]/C
gpio_control_in_1a[1]/shift_register_reg[1]/C
gpio_control_in_1a[1]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1a[1]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1a[2]/serial_data_out_reg/C
gpio_control_in_1a[2]/shift_register_reg[0]/C
gpio_control_in_1a[2]/shift_register_reg[10]/C
gpio_control_in_1a[2]/shift_register_reg[11]/C
gpio_control_in_1a[2]/shift_register_reg[12]/C
gpio_control_in_1a[2]/shift_register_reg[1]/C
gpio_control_in_1a[2]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1a[2]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1a[3]/serial_data_out_reg/C
gpio_control_in_1a[3]/shift_register_reg[0]/C
gpio_control_in_1a[3]/shift_register_reg[10]/C
gpio_control_in_1a[3]/shift_register_reg[11]/C
gpio_control_in_1a[3]/shift_register_reg[12]/C
gpio_control_in_1a[3]/shift_register_reg[1]/C
gpio_control_in_1a[3]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1a[3]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1a[4]/serial_data_out_reg/C
gpio_control_in_1a[4]/shift_register_reg[0]/C
gpio_control_in_1a[4]/shift_register_reg[10]/C
gpio_control_in_1a[4]/shift_register_reg[11]/C
gpio_control_in_1a[4]/shift_register_reg[12]/C
gpio_control_in_1a[4]/shift_register_reg[1]/C
gpio_control_in_1a[4]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1a[4]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1a[5]/serial_data_out_reg/C
gpio_control_in_1a[5]/shift_register_reg[0]/C
gpio_control_in_1a[5]/shift_register_reg[10]/C
gpio_control_in_1a[5]/shift_register_reg[11]/C
gpio_control_in_1a[5]/shift_register_reg[12]/C
gpio_control_in_1a[5]/shift_register_reg[1]/C
gpio_control_in_1a[5]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1a[5]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1a_c/C
gpio_control_in_1a_c_0/C
gpio_control_in_1a_c_1/C
gpio_control_in_1a_c_2/C
gpio_control_in_1a_c_3/C
gpio_control_in_1a_c_4/C
gpio_control_in_1a_c_5/C
gpio_control_in_1a_c_6/C
gpio_control_in_2[0]/shift_register_reg[0]/C
gpio_control_in_2[0]/shift_register_reg[10]/C
gpio_control_in_2[0]/shift_register_reg[11]/C
gpio_control_in_2[0]/shift_register_reg[12]/C
gpio_control_in_2[0]/shift_register_reg[1]/C
gpio_control_in_2[0]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[0]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[10]/serial_data_out_reg/C
gpio_control_in_2[10]/shift_register_reg[0]/C
gpio_control_in_2[10]/shift_register_reg[10]/C
gpio_control_in_2[10]/shift_register_reg[11]/C
gpio_control_in_2[10]/shift_register_reg[12]/C
gpio_control_in_2[10]/shift_register_reg[1]/C
gpio_control_in_2[10]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[10]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[11]/serial_data_out_reg/C
gpio_control_in_2[11]/shift_register_reg[0]/C
gpio_control_in_2[11]/shift_register_reg[10]/C
gpio_control_in_2[11]/shift_register_reg[11]/C
gpio_control_in_2[11]/shift_register_reg[12]/C
gpio_control_in_2[11]/shift_register_reg[1]/C
gpio_control_in_2[11]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[11]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[12]/serial_data_out_reg/C
gpio_control_in_2[12]/shift_register_reg[0]/C
gpio_control_in_2[12]/shift_register_reg[10]/C
gpio_control_in_2[12]/shift_register_reg[11]/C
gpio_control_in_2[12]/shift_register_reg[12]/C
gpio_control_in_2[12]/shift_register_reg[1]/C
gpio_control_in_2[12]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[12]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[13]/serial_data_out_reg/C
gpio_control_in_2[13]/shift_register_reg[0]/C
gpio_control_in_2[13]/shift_register_reg[10]/C
gpio_control_in_2[13]/shift_register_reg[11]/C
gpio_control_in_2[13]/shift_register_reg[12]/C
gpio_control_in_2[13]/shift_register_reg[1]/C
gpio_control_in_2[13]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[13]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[14]/serial_data_out_reg/C
gpio_control_in_2[14]/shift_register_reg[0]/C
gpio_control_in_2[14]/shift_register_reg[10]/C
gpio_control_in_2[14]/shift_register_reg[11]/C
gpio_control_in_2[14]/shift_register_reg[12]/C
gpio_control_in_2[14]/shift_register_reg[1]/C
gpio_control_in_2[14]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[14]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[15]/serial_data_out_reg/C
gpio_control_in_2[15]/shift_register_reg[0]/C
gpio_control_in_2[15]/shift_register_reg[10]/C
gpio_control_in_2[15]/shift_register_reg[11]/C
gpio_control_in_2[15]/shift_register_reg[12]/C
gpio_control_in_2[15]/shift_register_reg[1]/C
gpio_control_in_2[15]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[15]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[1]/serial_data_out_reg/C
gpio_control_in_2[1]/shift_register_reg[0]/C
gpio_control_in_2[1]/shift_register_reg[10]/C
gpio_control_in_2[1]/shift_register_reg[11]/C
gpio_control_in_2[1]/shift_register_reg[12]/C
gpio_control_in_2[1]/shift_register_reg[1]/C
gpio_control_in_2[1]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[1]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[2]/serial_data_out_reg/C
gpio_control_in_2[2]/shift_register_reg[0]/C
gpio_control_in_2[2]/shift_register_reg[10]/C
gpio_control_in_2[2]/shift_register_reg[11]/C
gpio_control_in_2[2]/shift_register_reg[12]/C
gpio_control_in_2[2]/shift_register_reg[1]/C
gpio_control_in_2[2]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[2]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[3]/serial_data_out_reg/C
gpio_control_in_2[3]/shift_register_reg[0]/C
gpio_control_in_2[3]/shift_register_reg[10]/C
gpio_control_in_2[3]/shift_register_reg[11]/C
gpio_control_in_2[3]/shift_register_reg[12]/C
gpio_control_in_2[3]/shift_register_reg[1]/C
gpio_control_in_2[3]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[3]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[4]/serial_data_out_reg/C
gpio_control_in_2[4]/shift_register_reg[0]/C
gpio_control_in_2[4]/shift_register_reg[10]/C
gpio_control_in_2[4]/shift_register_reg[11]/C
gpio_control_in_2[4]/shift_register_reg[12]/C
gpio_control_in_2[4]/shift_register_reg[1]/C
gpio_control_in_2[4]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[4]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[5]/serial_data_out_reg/C
gpio_control_in_2[5]/shift_register_reg[0]/C
gpio_control_in_2[5]/shift_register_reg[10]/C
gpio_control_in_2[5]/shift_register_reg[11]/C
gpio_control_in_2[5]/shift_register_reg[12]/C
gpio_control_in_2[5]/shift_register_reg[1]/C
gpio_control_in_2[5]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[5]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[6]/serial_data_out_reg/C
gpio_control_in_2[6]/shift_register_reg[0]/C
gpio_control_in_2[6]/shift_register_reg[10]/C
gpio_control_in_2[6]/shift_register_reg[11]/C
gpio_control_in_2[6]/shift_register_reg[12]/C
gpio_control_in_2[6]/shift_register_reg[1]/C
gpio_control_in_2[6]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[6]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[7]/serial_data_out_reg/C
gpio_control_in_2[7]/shift_register_reg[0]/C
gpio_control_in_2[7]/shift_register_reg[10]/C
gpio_control_in_2[7]/shift_register_reg[11]/C
gpio_control_in_2[7]/shift_register_reg[12]/C
gpio_control_in_2[7]/shift_register_reg[1]/C
gpio_control_in_2[7]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[7]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[8]/serial_data_out_reg/C
gpio_control_in_2[8]/shift_register_reg[0]/C
gpio_control_in_2[8]/shift_register_reg[10]/C
gpio_control_in_2[8]/shift_register_reg[11]/C
gpio_control_in_2[8]/shift_register_reg[12]/C
gpio_control_in_2[8]/shift_register_reg[1]/C
gpio_control_in_2[8]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[8]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[9]/serial_data_out_reg/C
gpio_control_in_2[9]/shift_register_reg[0]/C
gpio_control_in_2[9]/shift_register_reg[10]/C
gpio_control_in_2[9]/shift_register_reg[11]/C
gpio_control_in_2[9]/shift_register_reg[12]/C
gpio_control_in_2[9]/shift_register_reg[1]/C
gpio_control_in_2[9]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[9]/shift_register_reg[9]_gpio_control_in_1a_c_6/C

 There are 575 register/latch pins with no clock driven by root clock pin: housekeeping/serial_bb_enable_reg/Q (HIGH)

gpio_control_bidir_1[0]/gpio_dm_reg[0]_C/C
gpio_control_bidir_1[0]/gpio_dm_reg[0]_P/C
gpio_control_bidir_1[0]/gpio_dm_reg[1]_P/C
gpio_control_bidir_1[0]/gpio_dm_reg[2]_P/C
gpio_control_bidir_1[0]/gpio_outenb_reg_P/C
gpio_control_bidir_1[0]/mgmt_ena_reg_P/C
gpio_control_bidir_1[0]/serial_data_out_reg/C
gpio_control_bidir_1[0]/shift_register_reg[0]/C
gpio_control_bidir_1[0]/shift_register_reg[10]/C
gpio_control_bidir_1[0]/shift_register_reg[11]/C
gpio_control_bidir_1[0]/shift_register_reg[12]/C
gpio_control_bidir_1[0]/shift_register_reg[1]/C
gpio_control_bidir_1[0]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_bidir_1[0]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_bidir_1[1]/gpio_dm_reg[0]_C/C
gpio_control_bidir_1[1]/gpio_dm_reg[0]_P/C
gpio_control_bidir_1[1]/gpio_dm_reg[1]_P/C
gpio_control_bidir_1[1]/gpio_dm_reg[2]_P/C
gpio_control_bidir_1[1]/gpio_outenb_reg_P/C
gpio_control_bidir_1[1]/mgmt_ena_reg_P/C
gpio_control_bidir_1[1]/serial_data_out_reg/C
gpio_control_bidir_1[1]/shift_register_reg[0]/C
gpio_control_bidir_1[1]/shift_register_reg[10]/C
gpio_control_bidir_1[1]/shift_register_reg[11]/C
gpio_control_bidir_1[1]/shift_register_reg[12]/C
gpio_control_bidir_1[1]/shift_register_reg[1]/C
gpio_control_bidir_1[1]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_bidir_1[1]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_bidir_2[0]/gpio_dm_reg[0]_P/C
gpio_control_bidir_2[0]/gpio_dm_reg[1]_C/C
gpio_control_bidir_2[0]/gpio_dm_reg[1]_P/C
gpio_control_bidir_2[0]/gpio_dm_reg[2]_C/C
gpio_control_bidir_2[0]/gpio_dm_reg[2]_P/C
gpio_control_bidir_2[0]/gpio_outenb_reg_P/C
gpio_control_bidir_2[0]/mgmt_ena_reg_P/C
gpio_control_bidir_2[0]/serial_data_out_reg/C
gpio_control_bidir_2[0]/shift_register_reg[0]/C
gpio_control_bidir_2[0]/shift_register_reg[10]/C
gpio_control_bidir_2[0]/shift_register_reg[11]/C
gpio_control_bidir_2[0]/shift_register_reg[12]/C
gpio_control_bidir_2[0]/shift_register_reg[1]/C
gpio_control_bidir_2[0]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_bidir_2[0]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_bidir_2[1]/gpio_dm_reg[0]_P/C
gpio_control_bidir_2[1]/gpio_dm_reg[1]_C/C
gpio_control_bidir_2[1]/gpio_dm_reg[1]_P/C
gpio_control_bidir_2[1]/gpio_dm_reg[2]_C/C
gpio_control_bidir_2[1]/gpio_dm_reg[2]_P/C
gpio_control_bidir_2[1]/gpio_outenb_reg_P/C
gpio_control_bidir_2[1]/mgmt_ena_reg_P/C
gpio_control_bidir_2[1]/serial_data_out_reg/C
gpio_control_bidir_2[1]/shift_register_reg[0]/C
gpio_control_bidir_2[1]/shift_register_reg[10]/C
gpio_control_bidir_2[1]/shift_register_reg[11]/C
gpio_control_bidir_2[1]/shift_register_reg[12]/C
gpio_control_bidir_2[1]/shift_register_reg[1]/C
gpio_control_bidir_2[1]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_bidir_2[1]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_bidir_2[2]/gpio_dm_reg[0]_P/C
gpio_control_bidir_2[2]/gpio_dm_reg[1]_C/C
gpio_control_bidir_2[2]/gpio_dm_reg[1]_P/C
gpio_control_bidir_2[2]/gpio_dm_reg[2]_C/C
gpio_control_bidir_2[2]/gpio_dm_reg[2]_P/C
gpio_control_bidir_2[2]/gpio_outenb_reg_P/C
gpio_control_bidir_2[2]/mgmt_ena_reg_P/C
gpio_control_bidir_2[2]/serial_data_out_reg/C
gpio_control_bidir_2[2]/shift_register_reg[0]/C
gpio_control_bidir_2[2]/shift_register_reg[10]/C
gpio_control_bidir_2[2]/shift_register_reg[11]/C
gpio_control_bidir_2[2]/shift_register_reg[12]/C
gpio_control_bidir_2[2]/shift_register_reg[1]/C
gpio_control_bidir_2[2]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_bidir_2[2]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1[0]/gpio_dm_reg[0]_P/C
gpio_control_in_1[0]/gpio_dm_reg[1]_C/C
gpio_control_in_1[0]/gpio_dm_reg[1]_P/C
gpio_control_in_1[0]/gpio_dm_reg[2]_C/C
gpio_control_in_1[0]/gpio_dm_reg[2]_P/C
gpio_control_in_1[0]/gpio_outenb_reg_P/C
gpio_control_in_1[0]/mgmt_ena_reg_P/C
gpio_control_in_1[0]/serial_data_out_reg/C
gpio_control_in_1[0]/shift_register_reg[0]/C
gpio_control_in_1[0]/shift_register_reg[10]/C
gpio_control_in_1[0]/shift_register_reg[11]/C
gpio_control_in_1[0]/shift_register_reg[12]/C
gpio_control_in_1[0]/shift_register_reg[1]/C
gpio_control_in_1[0]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1[0]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1[10]/gpio_dm_reg[0]_P/C
gpio_control_in_1[10]/gpio_dm_reg[1]_C/C
gpio_control_in_1[10]/gpio_dm_reg[1]_P/C
gpio_control_in_1[10]/gpio_dm_reg[2]_C/C
gpio_control_in_1[10]/gpio_dm_reg[2]_P/C
gpio_control_in_1[10]/gpio_outenb_reg_P/C
gpio_control_in_1[10]/mgmt_ena_reg_P/C
gpio_control_in_1[10]/shift_register_reg[0]/C
gpio_control_in_1[10]/shift_register_reg[10]/C
gpio_control_in_1[10]/shift_register_reg[11]/C
gpio_control_in_1[10]/shift_register_reg[12]/C
gpio_control_in_1[10]/shift_register_reg[1]/C
gpio_control_in_1[10]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1[10]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1[1]/gpio_dm_reg[0]_P/C
gpio_control_in_1[1]/gpio_dm_reg[1]_C/C
gpio_control_in_1[1]/gpio_dm_reg[1]_P/C
gpio_control_in_1[1]/gpio_dm_reg[2]_C/C
gpio_control_in_1[1]/gpio_dm_reg[2]_P/C
gpio_control_in_1[1]/gpio_outenb_reg_P/C
gpio_control_in_1[1]/mgmt_ena_reg_P/C
gpio_control_in_1[1]/serial_data_out_reg/C
gpio_control_in_1[1]/shift_register_reg[0]/C
gpio_control_in_1[1]/shift_register_reg[10]/C
gpio_control_in_1[1]/shift_register_reg[11]/C
gpio_control_in_1[1]/shift_register_reg[12]/C
gpio_control_in_1[1]/shift_register_reg[1]/C
gpio_control_in_1[1]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1[1]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1[2]/gpio_dm_reg[0]_P/C
gpio_control_in_1[2]/gpio_dm_reg[1]_C/C
gpio_control_in_1[2]/gpio_dm_reg[1]_P/C
gpio_control_in_1[2]/gpio_dm_reg[2]_C/C
gpio_control_in_1[2]/gpio_dm_reg[2]_P/C
gpio_control_in_1[2]/gpio_outenb_reg_P/C
gpio_control_in_1[2]/mgmt_ena_reg_P/C
gpio_control_in_1[2]/serial_data_out_reg/C
gpio_control_in_1[2]/shift_register_reg[0]/C
gpio_control_in_1[2]/shift_register_reg[10]/C
gpio_control_in_1[2]/shift_register_reg[11]/C
gpio_control_in_1[2]/shift_register_reg[12]/C
gpio_control_in_1[2]/shift_register_reg[1]/C
gpio_control_in_1[2]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1[2]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1[3]/gpio_dm_reg[0]_P/C
gpio_control_in_1[3]/gpio_dm_reg[1]_C/C
gpio_control_in_1[3]/gpio_dm_reg[1]_P/C
gpio_control_in_1[3]/gpio_dm_reg[2]_C/C
gpio_control_in_1[3]/gpio_dm_reg[2]_P/C
gpio_control_in_1[3]/gpio_outenb_reg_P/C
gpio_control_in_1[3]/mgmt_ena_reg_P/C
gpio_control_in_1[3]/serial_data_out_reg/C
gpio_control_in_1[3]/shift_register_reg[0]/C
gpio_control_in_1[3]/shift_register_reg[10]/C
gpio_control_in_1[3]/shift_register_reg[11]/C
gpio_control_in_1[3]/shift_register_reg[12]/C
gpio_control_in_1[3]/shift_register_reg[1]/C
gpio_control_in_1[3]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1[3]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1[4]/gpio_dm_reg[0]_P/C
gpio_control_in_1[4]/gpio_dm_reg[1]_C/C
gpio_control_in_1[4]/gpio_dm_reg[1]_P/C
gpio_control_in_1[4]/gpio_dm_reg[2]_C/C
gpio_control_in_1[4]/gpio_dm_reg[2]_P/C
gpio_control_in_1[4]/gpio_outenb_reg_P/C
gpio_control_in_1[4]/mgmt_ena_reg_P/C
gpio_control_in_1[4]/serial_data_out_reg/C
gpio_control_in_1[4]/shift_register_reg[0]/C
gpio_control_in_1[4]/shift_register_reg[10]/C
gpio_control_in_1[4]/shift_register_reg[11]/C
gpio_control_in_1[4]/shift_register_reg[12]/C
gpio_control_in_1[4]/shift_register_reg[1]/C
gpio_control_in_1[4]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1[4]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1[5]/gpio_dm_reg[0]_P/C
gpio_control_in_1[5]/gpio_dm_reg[1]_C/C
gpio_control_in_1[5]/gpio_dm_reg[1]_P/C
gpio_control_in_1[5]/gpio_dm_reg[2]_C/C
gpio_control_in_1[5]/gpio_dm_reg[2]_P/C
gpio_control_in_1[5]/gpio_outenb_reg_P/C
gpio_control_in_1[5]/mgmt_ena_reg_P/C
gpio_control_in_1[5]/serial_data_out_reg/C
gpio_control_in_1[5]/shift_register_reg[0]/C
gpio_control_in_1[5]/shift_register_reg[10]/C
gpio_control_in_1[5]/shift_register_reg[11]/C
gpio_control_in_1[5]/shift_register_reg[12]/C
gpio_control_in_1[5]/shift_register_reg[1]/C
gpio_control_in_1[5]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1[5]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1[6]/gpio_dm_reg[0]_P/C
gpio_control_in_1[6]/gpio_dm_reg[1]_C/C
gpio_control_in_1[6]/gpio_dm_reg[1]_P/C
gpio_control_in_1[6]/gpio_dm_reg[2]_C/C
gpio_control_in_1[6]/gpio_dm_reg[2]_P/C
gpio_control_in_1[6]/gpio_outenb_reg_P/C
gpio_control_in_1[6]/mgmt_ena_reg_P/C
gpio_control_in_1[6]/serial_data_out_reg/C
gpio_control_in_1[6]/shift_register_reg[0]/C
gpio_control_in_1[6]/shift_register_reg[10]/C
gpio_control_in_1[6]/shift_register_reg[11]/C
gpio_control_in_1[6]/shift_register_reg[12]/C
gpio_control_in_1[6]/shift_register_reg[1]/C
gpio_control_in_1[6]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1[6]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1[7]/gpio_dm_reg[0]_P/C
gpio_control_in_1[7]/gpio_dm_reg[1]_C/C
gpio_control_in_1[7]/gpio_dm_reg[1]_P/C
gpio_control_in_1[7]/gpio_dm_reg[2]_C/C
gpio_control_in_1[7]/gpio_dm_reg[2]_P/C
gpio_control_in_1[7]/gpio_outenb_reg_P/C
gpio_control_in_1[7]/mgmt_ena_reg_P/C
gpio_control_in_1[7]/serial_data_out_reg/C
gpio_control_in_1[7]/shift_register_reg[0]/C
gpio_control_in_1[7]/shift_register_reg[10]/C
gpio_control_in_1[7]/shift_register_reg[11]/C
gpio_control_in_1[7]/shift_register_reg[12]/C
gpio_control_in_1[7]/shift_register_reg[1]/C
gpio_control_in_1[7]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1[7]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1[8]/gpio_dm_reg[0]_P/C
gpio_control_in_1[8]/gpio_dm_reg[1]_C/C
gpio_control_in_1[8]/gpio_dm_reg[1]_P/C
gpio_control_in_1[8]/gpio_dm_reg[2]_C/C
gpio_control_in_1[8]/gpio_dm_reg[2]_P/C
gpio_control_in_1[8]/gpio_outenb_reg_P/C
gpio_control_in_1[8]/mgmt_ena_reg_P/C
gpio_control_in_1[8]/serial_data_out_reg/C
gpio_control_in_1[8]/shift_register_reg[0]/C
gpio_control_in_1[8]/shift_register_reg[10]/C
gpio_control_in_1[8]/shift_register_reg[11]/C
gpio_control_in_1[8]/shift_register_reg[12]/C
gpio_control_in_1[8]/shift_register_reg[1]/C
gpio_control_in_1[8]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1[8]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1[9]/gpio_dm_reg[0]_P/C
gpio_control_in_1[9]/gpio_dm_reg[1]_C/C
gpio_control_in_1[9]/gpio_dm_reg[1]_P/C
gpio_control_in_1[9]/gpio_dm_reg[2]_C/C
gpio_control_in_1[9]/gpio_dm_reg[2]_P/C
gpio_control_in_1[9]/gpio_outenb_reg_P/C
gpio_control_in_1[9]/mgmt_ena_reg_P/C
gpio_control_in_1[9]/serial_data_out_reg/C
gpio_control_in_1[9]/shift_register_reg[0]/C
gpio_control_in_1[9]/shift_register_reg[10]/C
gpio_control_in_1[9]/shift_register_reg[11]/C
gpio_control_in_1[9]/shift_register_reg[12]/C
gpio_control_in_1[9]/shift_register_reg[1]/C
gpio_control_in_1[9]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1[9]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1a[0]/gpio_dm_reg[0]_P/C
gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
gpio_control_in_1a[0]/gpio_dm_reg[1]_P/C
gpio_control_in_1a[0]/gpio_dm_reg[2]_C/C
gpio_control_in_1a[0]/gpio_dm_reg[2]_P/C
gpio_control_in_1a[0]/gpio_outenb_reg_P/C
gpio_control_in_1a[0]/mgmt_ena_reg_P/C
gpio_control_in_1a[0]/serial_data_out_reg/C
gpio_control_in_1a[0]/shift_register_reg[0]/C
gpio_control_in_1a[0]/shift_register_reg[10]/C
gpio_control_in_1a[0]/shift_register_reg[11]/C
gpio_control_in_1a[0]/shift_register_reg[12]/C
gpio_control_in_1a[0]/shift_register_reg[1]/C
gpio_control_in_1a[0]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1a[0]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1a[1]/gpio_dm_reg[0]_C/C
gpio_control_in_1a[1]/gpio_dm_reg[0]_P/C
gpio_control_in_1a[1]/gpio_dm_reg[1]_P/C
gpio_control_in_1a[1]/gpio_dm_reg[2]_C/C
gpio_control_in_1a[1]/gpio_dm_reg[2]_P/C
gpio_control_in_1a[1]/gpio_outenb_reg_C/C
gpio_control_in_1a[1]/gpio_outenb_reg_P/C
gpio_control_in_1a[1]/mgmt_ena_reg_P/C
gpio_control_in_1a[1]/serial_data_out_reg/C
gpio_control_in_1a[1]/shift_register_reg[0]/C
gpio_control_in_1a[1]/shift_register_reg[10]/C
gpio_control_in_1a[1]/shift_register_reg[11]/C
gpio_control_in_1a[1]/shift_register_reg[12]/C
gpio_control_in_1a[1]/shift_register_reg[1]/C
gpio_control_in_1a[1]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1a[1]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1a[2]/gpio_dm_reg[0]_P/C
gpio_control_in_1a[2]/gpio_dm_reg[1]_C/C
gpio_control_in_1a[2]/gpio_dm_reg[1]_P/C
gpio_control_in_1a[2]/gpio_dm_reg[2]_C/C
gpio_control_in_1a[2]/gpio_dm_reg[2]_P/C
gpio_control_in_1a[2]/gpio_outenb_reg_P/C
gpio_control_in_1a[2]/mgmt_ena_reg_P/C
gpio_control_in_1a[2]/serial_data_out_reg/C
gpio_control_in_1a[2]/shift_register_reg[0]/C
gpio_control_in_1a[2]/shift_register_reg[10]/C
gpio_control_in_1a[2]/shift_register_reg[11]/C
gpio_control_in_1a[2]/shift_register_reg[12]/C
gpio_control_in_1a[2]/shift_register_reg[1]/C
gpio_control_in_1a[2]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1a[2]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1a[3]/gpio_dm_reg[0]_P/C
gpio_control_in_1a[3]/gpio_dm_reg[1]_C/C
gpio_control_in_1a[3]/gpio_dm_reg[1]_P/C
gpio_control_in_1a[3]/gpio_dm_reg[2]_C/C
gpio_control_in_1a[3]/gpio_dm_reg[2]_P/C
gpio_control_in_1a[3]/gpio_outenb_reg_P/C
gpio_control_in_1a[3]/mgmt_ena_reg_P/C
gpio_control_in_1a[3]/serial_data_out_reg/C
gpio_control_in_1a[3]/shift_register_reg[0]/C
gpio_control_in_1a[3]/shift_register_reg[10]/C
gpio_control_in_1a[3]/shift_register_reg[11]/C
gpio_control_in_1a[3]/shift_register_reg[12]/C
gpio_control_in_1a[3]/shift_register_reg[1]/C
gpio_control_in_1a[3]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1a[3]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1a[4]/gpio_dm_reg[0]_P/C
gpio_control_in_1a[4]/gpio_dm_reg[1]_C/C
gpio_control_in_1a[4]/gpio_dm_reg[1]_P/C
gpio_control_in_1a[4]/gpio_dm_reg[2]_C/C
gpio_control_in_1a[4]/gpio_dm_reg[2]_P/C
gpio_control_in_1a[4]/gpio_outenb_reg_P/C
gpio_control_in_1a[4]/mgmt_ena_reg_P/C
gpio_control_in_1a[4]/serial_data_out_reg/C
gpio_control_in_1a[4]/shift_register_reg[0]/C
gpio_control_in_1a[4]/shift_register_reg[10]/C
gpio_control_in_1a[4]/shift_register_reg[11]/C
gpio_control_in_1a[4]/shift_register_reg[12]/C
gpio_control_in_1a[4]/shift_register_reg[1]/C
gpio_control_in_1a[4]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1a[4]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1a[5]/gpio_dm_reg[0]_P/C
gpio_control_in_1a[5]/gpio_dm_reg[1]_C/C
gpio_control_in_1a[5]/gpio_dm_reg[1]_P/C
gpio_control_in_1a[5]/gpio_dm_reg[2]_C/C
gpio_control_in_1a[5]/gpio_dm_reg[2]_P/C
gpio_control_in_1a[5]/gpio_outenb_reg_P/C
gpio_control_in_1a[5]/mgmt_ena_reg_P/C
gpio_control_in_1a[5]/serial_data_out_reg/C
gpio_control_in_1a[5]/shift_register_reg[0]/C
gpio_control_in_1a[5]/shift_register_reg[10]/C
gpio_control_in_1a[5]/shift_register_reg[11]/C
gpio_control_in_1a[5]/shift_register_reg[12]/C
gpio_control_in_1a[5]/shift_register_reg[1]/C
gpio_control_in_1a[5]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1a[5]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1a_c/C
gpio_control_in_1a_c_0/C
gpio_control_in_1a_c_1/C
gpio_control_in_1a_c_2/C
gpio_control_in_1a_c_3/C
gpio_control_in_1a_c_4/C
gpio_control_in_1a_c_5/C
gpio_control_in_1a_c_6/C
gpio_control_in_2[0]/gpio_dm_reg[0]_P/C
gpio_control_in_2[0]/gpio_dm_reg[1]_C/C
gpio_control_in_2[0]/gpio_dm_reg[1]_P/C
gpio_control_in_2[0]/gpio_dm_reg[2]_C/C
gpio_control_in_2[0]/gpio_dm_reg[2]_P/C
gpio_control_in_2[0]/gpio_outenb_reg_P/C
gpio_control_in_2[0]/mgmt_ena_reg_P/C
gpio_control_in_2[0]/shift_register_reg[0]/C
gpio_control_in_2[0]/shift_register_reg[10]/C
gpio_control_in_2[0]/shift_register_reg[11]/C
gpio_control_in_2[0]/shift_register_reg[12]/C
gpio_control_in_2[0]/shift_register_reg[1]/C
gpio_control_in_2[0]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[0]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[10]/gpio_dm_reg[0]_P/C
gpio_control_in_2[10]/gpio_dm_reg[1]_C/C
gpio_control_in_2[10]/gpio_dm_reg[1]_P/C
gpio_control_in_2[10]/gpio_dm_reg[2]_C/C
gpio_control_in_2[10]/gpio_dm_reg[2]_P/C
gpio_control_in_2[10]/gpio_outenb_reg_P/C
gpio_control_in_2[10]/mgmt_ena_reg_P/C
gpio_control_in_2[10]/serial_data_out_reg/C
gpio_control_in_2[10]/shift_register_reg[0]/C
gpio_control_in_2[10]/shift_register_reg[10]/C
gpio_control_in_2[10]/shift_register_reg[11]/C
gpio_control_in_2[10]/shift_register_reg[12]/C
gpio_control_in_2[10]/shift_register_reg[1]/C
gpio_control_in_2[10]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[10]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[11]/gpio_dm_reg[0]_P/C
gpio_control_in_2[11]/gpio_dm_reg[1]_C/C
gpio_control_in_2[11]/gpio_dm_reg[1]_P/C
gpio_control_in_2[11]/gpio_dm_reg[2]_C/C
gpio_control_in_2[11]/gpio_dm_reg[2]_P/C
gpio_control_in_2[11]/gpio_outenb_reg_P/C
gpio_control_in_2[11]/mgmt_ena_reg_P/C
gpio_control_in_2[11]/serial_data_out_reg/C
gpio_control_in_2[11]/shift_register_reg[0]/C
gpio_control_in_2[11]/shift_register_reg[10]/C
gpio_control_in_2[11]/shift_register_reg[11]/C
gpio_control_in_2[11]/shift_register_reg[12]/C
gpio_control_in_2[11]/shift_register_reg[1]/C
gpio_control_in_2[11]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[11]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[12]/gpio_dm_reg[0]_P/C
gpio_control_in_2[12]/gpio_dm_reg[1]_C/C
gpio_control_in_2[12]/gpio_dm_reg[1]_P/C
gpio_control_in_2[12]/gpio_dm_reg[2]_C/C
gpio_control_in_2[12]/gpio_dm_reg[2]_P/C
gpio_control_in_2[12]/gpio_outenb_reg_P/C
gpio_control_in_2[12]/mgmt_ena_reg_P/C
gpio_control_in_2[12]/serial_data_out_reg/C
gpio_control_in_2[12]/shift_register_reg[0]/C
gpio_control_in_2[12]/shift_register_reg[10]/C
gpio_control_in_2[12]/shift_register_reg[11]/C
gpio_control_in_2[12]/shift_register_reg[12]/C
gpio_control_in_2[12]/shift_register_reg[1]/C
gpio_control_in_2[12]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[12]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[13]/gpio_dm_reg[0]_P/C
gpio_control_in_2[13]/gpio_dm_reg[1]_C/C
gpio_control_in_2[13]/gpio_dm_reg[1]_P/C
gpio_control_in_2[13]/gpio_dm_reg[2]_C/C
gpio_control_in_2[13]/gpio_dm_reg[2]_P/C
gpio_control_in_2[13]/gpio_outenb_reg_P/C
gpio_control_in_2[13]/mgmt_ena_reg_P/C
gpio_control_in_2[13]/serial_data_out_reg/C
gpio_control_in_2[13]/shift_register_reg[0]/C
gpio_control_in_2[13]/shift_register_reg[10]/C
gpio_control_in_2[13]/shift_register_reg[11]/C
gpio_control_in_2[13]/shift_register_reg[12]/C
gpio_control_in_2[13]/shift_register_reg[1]/C
gpio_control_in_2[13]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[13]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[14]/gpio_dm_reg[0]_P/C
gpio_control_in_2[14]/gpio_dm_reg[1]_C/C
gpio_control_in_2[14]/gpio_dm_reg[1]_P/C
gpio_control_in_2[14]/gpio_dm_reg[2]_C/C
gpio_control_in_2[14]/gpio_dm_reg[2]_P/C
gpio_control_in_2[14]/gpio_outenb_reg_P/C
gpio_control_in_2[14]/mgmt_ena_reg_P/C
gpio_control_in_2[14]/serial_data_out_reg/C
gpio_control_in_2[14]/shift_register_reg[0]/C
gpio_control_in_2[14]/shift_register_reg[10]/C
gpio_control_in_2[14]/shift_register_reg[11]/C
gpio_control_in_2[14]/shift_register_reg[12]/C
gpio_control_in_2[14]/shift_register_reg[1]/C
gpio_control_in_2[14]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[14]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[15]/gpio_dm_reg[0]_P/C
gpio_control_in_2[15]/gpio_dm_reg[1]_C/C
gpio_control_in_2[15]/gpio_dm_reg[1]_P/C
gpio_control_in_2[15]/gpio_dm_reg[2]_C/C
gpio_control_in_2[15]/gpio_dm_reg[2]_P/C
gpio_control_in_2[15]/gpio_outenb_reg_P/C
gpio_control_in_2[15]/mgmt_ena_reg_P/C
gpio_control_in_2[15]/serial_data_out_reg/C
gpio_control_in_2[15]/shift_register_reg[0]/C
gpio_control_in_2[15]/shift_register_reg[10]/C
gpio_control_in_2[15]/shift_register_reg[11]/C
gpio_control_in_2[15]/shift_register_reg[12]/C
gpio_control_in_2[15]/shift_register_reg[1]/C
gpio_control_in_2[15]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[15]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[1]/gpio_dm_reg[0]_P/C
gpio_control_in_2[1]/gpio_dm_reg[1]_C/C
gpio_control_in_2[1]/gpio_dm_reg[1]_P/C
gpio_control_in_2[1]/gpio_dm_reg[2]_C/C
gpio_control_in_2[1]/gpio_dm_reg[2]_P/C
gpio_control_in_2[1]/gpio_outenb_reg_P/C
gpio_control_in_2[1]/mgmt_ena_reg_P/C
gpio_control_in_2[1]/serial_data_out_reg/C
gpio_control_in_2[1]/shift_register_reg[0]/C
gpio_control_in_2[1]/shift_register_reg[10]/C
gpio_control_in_2[1]/shift_register_reg[11]/C
gpio_control_in_2[1]/shift_register_reg[12]/C
gpio_control_in_2[1]/shift_register_reg[1]/C
gpio_control_in_2[1]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[1]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[2]/gpio_dm_reg[0]_P/C
gpio_control_in_2[2]/gpio_dm_reg[1]_C/C
gpio_control_in_2[2]/gpio_dm_reg[1]_P/C
gpio_control_in_2[2]/gpio_dm_reg[2]_C/C
gpio_control_in_2[2]/gpio_dm_reg[2]_P/C
gpio_control_in_2[2]/gpio_outenb_reg_P/C
gpio_control_in_2[2]/mgmt_ena_reg_P/C
gpio_control_in_2[2]/serial_data_out_reg/C
gpio_control_in_2[2]/shift_register_reg[0]/C
gpio_control_in_2[2]/shift_register_reg[10]/C
gpio_control_in_2[2]/shift_register_reg[11]/C
gpio_control_in_2[2]/shift_register_reg[12]/C
gpio_control_in_2[2]/shift_register_reg[1]/C
gpio_control_in_2[2]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[2]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[3]/gpio_dm_reg[0]_P/C
gpio_control_in_2[3]/gpio_dm_reg[1]_C/C
gpio_control_in_2[3]/gpio_dm_reg[1]_P/C
gpio_control_in_2[3]/gpio_dm_reg[2]_C/C
gpio_control_in_2[3]/gpio_dm_reg[2]_P/C
gpio_control_in_2[3]/gpio_outenb_reg_P/C
gpio_control_in_2[3]/mgmt_ena_reg_P/C
gpio_control_in_2[3]/serial_data_out_reg/C
gpio_control_in_2[3]/shift_register_reg[0]/C
gpio_control_in_2[3]/shift_register_reg[10]/C
gpio_control_in_2[3]/shift_register_reg[11]/C
gpio_control_in_2[3]/shift_register_reg[12]/C
gpio_control_in_2[3]/shift_register_reg[1]/C
gpio_control_in_2[3]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[3]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[4]/gpio_dm_reg[0]_P/C
gpio_control_in_2[4]/gpio_dm_reg[1]_C/C
gpio_control_in_2[4]/gpio_dm_reg[1]_P/C
gpio_control_in_2[4]/gpio_dm_reg[2]_C/C
gpio_control_in_2[4]/gpio_dm_reg[2]_P/C
gpio_control_in_2[4]/gpio_outenb_reg_P/C
gpio_control_in_2[4]/mgmt_ena_reg_P/C
gpio_control_in_2[4]/serial_data_out_reg/C
gpio_control_in_2[4]/shift_register_reg[0]/C
gpio_control_in_2[4]/shift_register_reg[10]/C
gpio_control_in_2[4]/shift_register_reg[11]/C
gpio_control_in_2[4]/shift_register_reg[12]/C
gpio_control_in_2[4]/shift_register_reg[1]/C
gpio_control_in_2[4]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[4]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[5]/gpio_dm_reg[0]_P/C
gpio_control_in_2[5]/gpio_dm_reg[1]_C/C
gpio_control_in_2[5]/gpio_dm_reg[1]_P/C
gpio_control_in_2[5]/gpio_dm_reg[2]_C/C
gpio_control_in_2[5]/gpio_dm_reg[2]_P/C
gpio_control_in_2[5]/gpio_outenb_reg_P/C
gpio_control_in_2[5]/mgmt_ena_reg_P/C
gpio_control_in_2[5]/serial_data_out_reg/C
gpio_control_in_2[5]/shift_register_reg[0]/C
gpio_control_in_2[5]/shift_register_reg[10]/C
gpio_control_in_2[5]/shift_register_reg[11]/C
gpio_control_in_2[5]/shift_register_reg[12]/C
gpio_control_in_2[5]/shift_register_reg[1]/C
gpio_control_in_2[5]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[5]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[6]/gpio_dm_reg[0]_P/C
gpio_control_in_2[6]/gpio_dm_reg[1]_C/C
gpio_control_in_2[6]/gpio_dm_reg[1]_P/C
gpio_control_in_2[6]/gpio_dm_reg[2]_C/C
gpio_control_in_2[6]/gpio_dm_reg[2]_P/C
gpio_control_in_2[6]/gpio_outenb_reg_P/C
gpio_control_in_2[6]/mgmt_ena_reg_P/C
gpio_control_in_2[6]/serial_data_out_reg/C
gpio_control_in_2[6]/shift_register_reg[0]/C
gpio_control_in_2[6]/shift_register_reg[10]/C
gpio_control_in_2[6]/shift_register_reg[11]/C
gpio_control_in_2[6]/shift_register_reg[12]/C
gpio_control_in_2[6]/shift_register_reg[1]/C
gpio_control_in_2[6]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[6]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[7]/gpio_dm_reg[0]_P/C
gpio_control_in_2[7]/gpio_dm_reg[1]_C/C
gpio_control_in_2[7]/gpio_dm_reg[1]_P/C
gpio_control_in_2[7]/gpio_dm_reg[2]_C/C
gpio_control_in_2[7]/gpio_dm_reg[2]_P/C
gpio_control_in_2[7]/gpio_outenb_reg_P/C
gpio_control_in_2[7]/mgmt_ena_reg_P/C
gpio_control_in_2[7]/serial_data_out_reg/C
gpio_control_in_2[7]/shift_register_reg[0]/C
gpio_control_in_2[7]/shift_register_reg[10]/C
gpio_control_in_2[7]/shift_register_reg[11]/C
gpio_control_in_2[7]/shift_register_reg[12]/C
gpio_control_in_2[7]/shift_register_reg[1]/C
gpio_control_in_2[7]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[7]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[8]/gpio_dm_reg[0]_P/C
gpio_control_in_2[8]/gpio_dm_reg[1]_C/C
gpio_control_in_2[8]/gpio_dm_reg[1]_P/C
gpio_control_in_2[8]/gpio_dm_reg[2]_C/C
gpio_control_in_2[8]/gpio_dm_reg[2]_P/C
gpio_control_in_2[8]/gpio_outenb_reg_P/C
gpio_control_in_2[8]/mgmt_ena_reg_P/C
gpio_control_in_2[8]/serial_data_out_reg/C
gpio_control_in_2[8]/shift_register_reg[0]/C
gpio_control_in_2[8]/shift_register_reg[10]/C
gpio_control_in_2[8]/shift_register_reg[11]/C
gpio_control_in_2[8]/shift_register_reg[12]/C
gpio_control_in_2[8]/shift_register_reg[1]/C
gpio_control_in_2[8]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[8]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[9]/gpio_dm_reg[0]_P/C
gpio_control_in_2[9]/gpio_dm_reg[1]_C/C
gpio_control_in_2[9]/gpio_dm_reg[1]_P/C
gpio_control_in_2[9]/gpio_dm_reg[2]_C/C
gpio_control_in_2[9]/gpio_dm_reg[2]_P/C
gpio_control_in_2[9]/gpio_outenb_reg_P/C
gpio_control_in_2[9]/mgmt_ena_reg_P/C
gpio_control_in_2[9]/serial_data_out_reg/C
gpio_control_in_2[9]/shift_register_reg[0]/C
gpio_control_in_2[9]/shift_register_reg[10]/C
gpio_control_in_2[9]/shift_register_reg[11]/C
gpio_control_in_2[9]/shift_register_reg[12]/C
gpio_control_in_2[9]/shift_register_reg[1]/C
gpio_control_in_2[9]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[9]/shift_register_reg[9]_gpio_control_in_1a_c_6/C

 There are 265 register/latch pins with no clock driven by root clock pin: housekeeping/serial_bb_load_reg/Q (HIGH)

gpio_control_bidir_1[0]/gpio_dm_reg[0]_C/C
gpio_control_bidir_1[0]/gpio_dm_reg[0]_P/C
gpio_control_bidir_1[0]/gpio_dm_reg[1]_P/C
gpio_control_bidir_1[0]/gpio_dm_reg[2]_P/C
gpio_control_bidir_1[0]/gpio_outenb_reg_P/C
gpio_control_bidir_1[0]/mgmt_ena_reg_P/C
gpio_control_bidir_1[1]/gpio_dm_reg[0]_C/C
gpio_control_bidir_1[1]/gpio_dm_reg[0]_P/C
gpio_control_bidir_1[1]/gpio_dm_reg[1]_P/C
gpio_control_bidir_1[1]/gpio_dm_reg[2]_P/C
gpio_control_bidir_1[1]/gpio_outenb_reg_P/C
gpio_control_bidir_1[1]/mgmt_ena_reg_P/C
gpio_control_bidir_2[0]/gpio_dm_reg[0]_P/C
gpio_control_bidir_2[0]/gpio_dm_reg[1]_C/C
gpio_control_bidir_2[0]/gpio_dm_reg[1]_P/C
gpio_control_bidir_2[0]/gpio_dm_reg[2]_C/C
gpio_control_bidir_2[0]/gpio_dm_reg[2]_P/C
gpio_control_bidir_2[0]/gpio_outenb_reg_P/C
gpio_control_bidir_2[0]/mgmt_ena_reg_P/C
gpio_control_bidir_2[1]/gpio_dm_reg[0]_P/C
gpio_control_bidir_2[1]/gpio_dm_reg[1]_C/C
gpio_control_bidir_2[1]/gpio_dm_reg[1]_P/C
gpio_control_bidir_2[1]/gpio_dm_reg[2]_C/C
gpio_control_bidir_2[1]/gpio_dm_reg[2]_P/C
gpio_control_bidir_2[1]/gpio_outenb_reg_P/C
gpio_control_bidir_2[1]/mgmt_ena_reg_P/C
gpio_control_bidir_2[2]/gpio_dm_reg[0]_P/C
gpio_control_bidir_2[2]/gpio_dm_reg[1]_C/C
gpio_control_bidir_2[2]/gpio_dm_reg[1]_P/C
gpio_control_bidir_2[2]/gpio_dm_reg[2]_C/C
gpio_control_bidir_2[2]/gpio_dm_reg[2]_P/C
gpio_control_bidir_2[2]/gpio_outenb_reg_P/C
gpio_control_bidir_2[2]/mgmt_ena_reg_P/C
gpio_control_in_1[0]/gpio_dm_reg[0]_P/C
gpio_control_in_1[0]/gpio_dm_reg[1]_C/C
gpio_control_in_1[0]/gpio_dm_reg[1]_P/C
gpio_control_in_1[0]/gpio_dm_reg[2]_C/C
gpio_control_in_1[0]/gpio_dm_reg[2]_P/C
gpio_control_in_1[0]/gpio_outenb_reg_P/C
gpio_control_in_1[0]/mgmt_ena_reg_P/C
gpio_control_in_1[10]/gpio_dm_reg[0]_P/C
gpio_control_in_1[10]/gpio_dm_reg[1]_C/C
gpio_control_in_1[10]/gpio_dm_reg[1]_P/C
gpio_control_in_1[10]/gpio_dm_reg[2]_C/C
gpio_control_in_1[10]/gpio_dm_reg[2]_P/C
gpio_control_in_1[10]/gpio_outenb_reg_P/C
gpio_control_in_1[10]/mgmt_ena_reg_P/C
gpio_control_in_1[1]/gpio_dm_reg[0]_P/C
gpio_control_in_1[1]/gpio_dm_reg[1]_C/C
gpio_control_in_1[1]/gpio_dm_reg[1]_P/C
gpio_control_in_1[1]/gpio_dm_reg[2]_C/C
gpio_control_in_1[1]/gpio_dm_reg[2]_P/C
gpio_control_in_1[1]/gpio_outenb_reg_P/C
gpio_control_in_1[1]/mgmt_ena_reg_P/C
gpio_control_in_1[2]/gpio_dm_reg[0]_P/C
gpio_control_in_1[2]/gpio_dm_reg[1]_C/C
gpio_control_in_1[2]/gpio_dm_reg[1]_P/C
gpio_control_in_1[2]/gpio_dm_reg[2]_C/C
gpio_control_in_1[2]/gpio_dm_reg[2]_P/C
gpio_control_in_1[2]/gpio_outenb_reg_P/C
gpio_control_in_1[2]/mgmt_ena_reg_P/C
gpio_control_in_1[3]/gpio_dm_reg[0]_P/C
gpio_control_in_1[3]/gpio_dm_reg[1]_C/C
gpio_control_in_1[3]/gpio_dm_reg[1]_P/C
gpio_control_in_1[3]/gpio_dm_reg[2]_C/C
gpio_control_in_1[3]/gpio_dm_reg[2]_P/C
gpio_control_in_1[3]/gpio_outenb_reg_P/C
gpio_control_in_1[3]/mgmt_ena_reg_P/C
gpio_control_in_1[4]/gpio_dm_reg[0]_P/C
gpio_control_in_1[4]/gpio_dm_reg[1]_C/C
gpio_control_in_1[4]/gpio_dm_reg[1]_P/C
gpio_control_in_1[4]/gpio_dm_reg[2]_C/C
gpio_control_in_1[4]/gpio_dm_reg[2]_P/C
gpio_control_in_1[4]/gpio_outenb_reg_P/C
gpio_control_in_1[4]/mgmt_ena_reg_P/C
gpio_control_in_1[5]/gpio_dm_reg[0]_P/C
gpio_control_in_1[5]/gpio_dm_reg[1]_C/C
gpio_control_in_1[5]/gpio_dm_reg[1]_P/C
gpio_control_in_1[5]/gpio_dm_reg[2]_C/C
gpio_control_in_1[5]/gpio_dm_reg[2]_P/C
gpio_control_in_1[5]/gpio_outenb_reg_P/C
gpio_control_in_1[5]/mgmt_ena_reg_P/C
gpio_control_in_1[6]/gpio_dm_reg[0]_P/C
gpio_control_in_1[6]/gpio_dm_reg[1]_C/C
gpio_control_in_1[6]/gpio_dm_reg[1]_P/C
gpio_control_in_1[6]/gpio_dm_reg[2]_C/C
gpio_control_in_1[6]/gpio_dm_reg[2]_P/C
gpio_control_in_1[6]/gpio_outenb_reg_P/C
gpio_control_in_1[6]/mgmt_ena_reg_P/C
gpio_control_in_1[7]/gpio_dm_reg[0]_P/C
gpio_control_in_1[7]/gpio_dm_reg[1]_C/C
gpio_control_in_1[7]/gpio_dm_reg[1]_P/C
gpio_control_in_1[7]/gpio_dm_reg[2]_C/C
gpio_control_in_1[7]/gpio_dm_reg[2]_P/C
gpio_control_in_1[7]/gpio_outenb_reg_P/C
gpio_control_in_1[7]/mgmt_ena_reg_P/C
gpio_control_in_1[8]/gpio_dm_reg[0]_P/C
gpio_control_in_1[8]/gpio_dm_reg[1]_C/C
gpio_control_in_1[8]/gpio_dm_reg[1]_P/C
gpio_control_in_1[8]/gpio_dm_reg[2]_C/C
gpio_control_in_1[8]/gpio_dm_reg[2]_P/C
gpio_control_in_1[8]/gpio_outenb_reg_P/C
gpio_control_in_1[8]/mgmt_ena_reg_P/C
gpio_control_in_1[9]/gpio_dm_reg[0]_P/C
gpio_control_in_1[9]/gpio_dm_reg[1]_C/C
gpio_control_in_1[9]/gpio_dm_reg[1]_P/C
gpio_control_in_1[9]/gpio_dm_reg[2]_C/C
gpio_control_in_1[9]/gpio_dm_reg[2]_P/C
gpio_control_in_1[9]/gpio_outenb_reg_P/C
gpio_control_in_1[9]/mgmt_ena_reg_P/C
gpio_control_in_1a[0]/gpio_dm_reg[0]_P/C
gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
gpio_control_in_1a[0]/gpio_dm_reg[1]_P/C
gpio_control_in_1a[0]/gpio_dm_reg[2]_C/C
gpio_control_in_1a[0]/gpio_dm_reg[2]_P/C
gpio_control_in_1a[0]/gpio_outenb_reg_P/C
gpio_control_in_1a[0]/mgmt_ena_reg_P/C
gpio_control_in_1a[1]/gpio_dm_reg[0]_C/C
gpio_control_in_1a[1]/gpio_dm_reg[0]_P/C
gpio_control_in_1a[1]/gpio_dm_reg[1]_P/C
gpio_control_in_1a[1]/gpio_dm_reg[2]_C/C
gpio_control_in_1a[1]/gpio_dm_reg[2]_P/C
gpio_control_in_1a[1]/gpio_outenb_reg_C/C
gpio_control_in_1a[1]/gpio_outenb_reg_P/C
gpio_control_in_1a[1]/mgmt_ena_reg_P/C
gpio_control_in_1a[2]/gpio_dm_reg[0]_P/C
gpio_control_in_1a[2]/gpio_dm_reg[1]_C/C
gpio_control_in_1a[2]/gpio_dm_reg[1]_P/C
gpio_control_in_1a[2]/gpio_dm_reg[2]_C/C
gpio_control_in_1a[2]/gpio_dm_reg[2]_P/C
gpio_control_in_1a[2]/gpio_outenb_reg_P/C
gpio_control_in_1a[2]/mgmt_ena_reg_P/C
gpio_control_in_1a[3]/gpio_dm_reg[0]_P/C
gpio_control_in_1a[3]/gpio_dm_reg[1]_C/C
gpio_control_in_1a[3]/gpio_dm_reg[1]_P/C
gpio_control_in_1a[3]/gpio_dm_reg[2]_C/C
gpio_control_in_1a[3]/gpio_dm_reg[2]_P/C
gpio_control_in_1a[3]/gpio_outenb_reg_P/C
gpio_control_in_1a[3]/mgmt_ena_reg_P/C
gpio_control_in_1a[4]/gpio_dm_reg[0]_P/C
gpio_control_in_1a[4]/gpio_dm_reg[1]_C/C
gpio_control_in_1a[4]/gpio_dm_reg[1]_P/C
gpio_control_in_1a[4]/gpio_dm_reg[2]_C/C
gpio_control_in_1a[4]/gpio_dm_reg[2]_P/C
gpio_control_in_1a[4]/gpio_outenb_reg_P/C
gpio_control_in_1a[4]/mgmt_ena_reg_P/C
gpio_control_in_1a[5]/gpio_dm_reg[0]_P/C
gpio_control_in_1a[5]/gpio_dm_reg[1]_C/C
gpio_control_in_1a[5]/gpio_dm_reg[1]_P/C
gpio_control_in_1a[5]/gpio_dm_reg[2]_C/C
gpio_control_in_1a[5]/gpio_dm_reg[2]_P/C
gpio_control_in_1a[5]/gpio_outenb_reg_P/C
gpio_control_in_1a[5]/mgmt_ena_reg_P/C
gpio_control_in_2[0]/gpio_dm_reg[0]_P/C
gpio_control_in_2[0]/gpio_dm_reg[1]_C/C
gpio_control_in_2[0]/gpio_dm_reg[1]_P/C
gpio_control_in_2[0]/gpio_dm_reg[2]_C/C
gpio_control_in_2[0]/gpio_dm_reg[2]_P/C
gpio_control_in_2[0]/gpio_outenb_reg_P/C
gpio_control_in_2[0]/mgmt_ena_reg_P/C
gpio_control_in_2[10]/gpio_dm_reg[0]_P/C
gpio_control_in_2[10]/gpio_dm_reg[1]_C/C
gpio_control_in_2[10]/gpio_dm_reg[1]_P/C
gpio_control_in_2[10]/gpio_dm_reg[2]_C/C
gpio_control_in_2[10]/gpio_dm_reg[2]_P/C
gpio_control_in_2[10]/gpio_outenb_reg_P/C
gpio_control_in_2[10]/mgmt_ena_reg_P/C
gpio_control_in_2[11]/gpio_dm_reg[0]_P/C
gpio_control_in_2[11]/gpio_dm_reg[1]_C/C
gpio_control_in_2[11]/gpio_dm_reg[1]_P/C
gpio_control_in_2[11]/gpio_dm_reg[2]_C/C
gpio_control_in_2[11]/gpio_dm_reg[2]_P/C
gpio_control_in_2[11]/gpio_outenb_reg_P/C
gpio_control_in_2[11]/mgmt_ena_reg_P/C
gpio_control_in_2[12]/gpio_dm_reg[0]_P/C
gpio_control_in_2[12]/gpio_dm_reg[1]_C/C
gpio_control_in_2[12]/gpio_dm_reg[1]_P/C
gpio_control_in_2[12]/gpio_dm_reg[2]_C/C
gpio_control_in_2[12]/gpio_dm_reg[2]_P/C
gpio_control_in_2[12]/gpio_outenb_reg_P/C
gpio_control_in_2[12]/mgmt_ena_reg_P/C
gpio_control_in_2[13]/gpio_dm_reg[0]_P/C
gpio_control_in_2[13]/gpio_dm_reg[1]_C/C
gpio_control_in_2[13]/gpio_dm_reg[1]_P/C
gpio_control_in_2[13]/gpio_dm_reg[2]_C/C
gpio_control_in_2[13]/gpio_dm_reg[2]_P/C
gpio_control_in_2[13]/gpio_outenb_reg_P/C
gpio_control_in_2[13]/mgmt_ena_reg_P/C
gpio_control_in_2[14]/gpio_dm_reg[0]_P/C
gpio_control_in_2[14]/gpio_dm_reg[1]_C/C
gpio_control_in_2[14]/gpio_dm_reg[1]_P/C
gpio_control_in_2[14]/gpio_dm_reg[2]_C/C
gpio_control_in_2[14]/gpio_dm_reg[2]_P/C
gpio_control_in_2[14]/gpio_outenb_reg_P/C
gpio_control_in_2[14]/mgmt_ena_reg_P/C
gpio_control_in_2[15]/gpio_dm_reg[0]_P/C
gpio_control_in_2[15]/gpio_dm_reg[1]_C/C
gpio_control_in_2[15]/gpio_dm_reg[1]_P/C
gpio_control_in_2[15]/gpio_dm_reg[2]_C/C
gpio_control_in_2[15]/gpio_dm_reg[2]_P/C
gpio_control_in_2[15]/gpio_outenb_reg_P/C
gpio_control_in_2[15]/mgmt_ena_reg_P/C
gpio_control_in_2[1]/gpio_dm_reg[0]_P/C
gpio_control_in_2[1]/gpio_dm_reg[1]_C/C
gpio_control_in_2[1]/gpio_dm_reg[1]_P/C
gpio_control_in_2[1]/gpio_dm_reg[2]_C/C
gpio_control_in_2[1]/gpio_dm_reg[2]_P/C
gpio_control_in_2[1]/gpio_outenb_reg_P/C
gpio_control_in_2[1]/mgmt_ena_reg_P/C
gpio_control_in_2[2]/gpio_dm_reg[0]_P/C
gpio_control_in_2[2]/gpio_dm_reg[1]_C/C
gpio_control_in_2[2]/gpio_dm_reg[1]_P/C
gpio_control_in_2[2]/gpio_dm_reg[2]_C/C
gpio_control_in_2[2]/gpio_dm_reg[2]_P/C
gpio_control_in_2[2]/gpio_outenb_reg_P/C
gpio_control_in_2[2]/mgmt_ena_reg_P/C
gpio_control_in_2[3]/gpio_dm_reg[0]_P/C
gpio_control_in_2[3]/gpio_dm_reg[1]_C/C
gpio_control_in_2[3]/gpio_dm_reg[1]_P/C
gpio_control_in_2[3]/gpio_dm_reg[2]_C/C
gpio_control_in_2[3]/gpio_dm_reg[2]_P/C
gpio_control_in_2[3]/gpio_outenb_reg_P/C
gpio_control_in_2[3]/mgmt_ena_reg_P/C
gpio_control_in_2[4]/gpio_dm_reg[0]_P/C
gpio_control_in_2[4]/gpio_dm_reg[1]_C/C
gpio_control_in_2[4]/gpio_dm_reg[1]_P/C
gpio_control_in_2[4]/gpio_dm_reg[2]_C/C
gpio_control_in_2[4]/gpio_dm_reg[2]_P/C
gpio_control_in_2[4]/gpio_outenb_reg_P/C
gpio_control_in_2[4]/mgmt_ena_reg_P/C
gpio_control_in_2[5]/gpio_dm_reg[0]_P/C
gpio_control_in_2[5]/gpio_dm_reg[1]_C/C
gpio_control_in_2[5]/gpio_dm_reg[1]_P/C
gpio_control_in_2[5]/gpio_dm_reg[2]_C/C
gpio_control_in_2[5]/gpio_dm_reg[2]_P/C
gpio_control_in_2[5]/gpio_outenb_reg_P/C
gpio_control_in_2[5]/mgmt_ena_reg_P/C
gpio_control_in_2[6]/gpio_dm_reg[0]_P/C
gpio_control_in_2[6]/gpio_dm_reg[1]_C/C
gpio_control_in_2[6]/gpio_dm_reg[1]_P/C
gpio_control_in_2[6]/gpio_dm_reg[2]_C/C
gpio_control_in_2[6]/gpio_dm_reg[2]_P/C
gpio_control_in_2[6]/gpio_outenb_reg_P/C
gpio_control_in_2[6]/mgmt_ena_reg_P/C
gpio_control_in_2[7]/gpio_dm_reg[0]_P/C
gpio_control_in_2[7]/gpio_dm_reg[1]_C/C
gpio_control_in_2[7]/gpio_dm_reg[1]_P/C
gpio_control_in_2[7]/gpio_dm_reg[2]_C/C
gpio_control_in_2[7]/gpio_dm_reg[2]_P/C
gpio_control_in_2[7]/gpio_outenb_reg_P/C
gpio_control_in_2[7]/mgmt_ena_reg_P/C
gpio_control_in_2[8]/gpio_dm_reg[0]_P/C
gpio_control_in_2[8]/gpio_dm_reg[1]_C/C
gpio_control_in_2[8]/gpio_dm_reg[1]_P/C
gpio_control_in_2[8]/gpio_dm_reg[2]_C/C
gpio_control_in_2[8]/gpio_dm_reg[2]_P/C
gpio_control_in_2[8]/gpio_outenb_reg_P/C
gpio_control_in_2[8]/mgmt_ena_reg_P/C
gpio_control_in_2[9]/gpio_dm_reg[0]_P/C
gpio_control_in_2[9]/gpio_dm_reg[1]_C/C
gpio_control_in_2[9]/gpio_dm_reg[1]_P/C
gpio_control_in_2[9]/gpio_dm_reg[2]_C/C
gpio_control_in_2[9]/gpio_dm_reg[2]_P/C
gpio_control_in_2[9]/gpio_outenb_reg_P/C
gpio_control_in_2[9]/mgmt_ena_reg_P/C

 There are 310 register/latch pins with no clock driven by root clock pin: housekeeping/serial_clock_pre_reg/Q (HIGH)

gpio_control_bidir_1[0]/serial_data_out_reg/C
gpio_control_bidir_1[0]/shift_register_reg[0]/C
gpio_control_bidir_1[0]/shift_register_reg[10]/C
gpio_control_bidir_1[0]/shift_register_reg[11]/C
gpio_control_bidir_1[0]/shift_register_reg[12]/C
gpio_control_bidir_1[0]/shift_register_reg[1]/C
gpio_control_bidir_1[0]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_bidir_1[0]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_bidir_1[1]/serial_data_out_reg/C
gpio_control_bidir_1[1]/shift_register_reg[0]/C
gpio_control_bidir_1[1]/shift_register_reg[10]/C
gpio_control_bidir_1[1]/shift_register_reg[11]/C
gpio_control_bidir_1[1]/shift_register_reg[12]/C
gpio_control_bidir_1[1]/shift_register_reg[1]/C
gpio_control_bidir_1[1]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_bidir_1[1]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_bidir_2[0]/serial_data_out_reg/C
gpio_control_bidir_2[0]/shift_register_reg[0]/C
gpio_control_bidir_2[0]/shift_register_reg[10]/C
gpio_control_bidir_2[0]/shift_register_reg[11]/C
gpio_control_bidir_2[0]/shift_register_reg[12]/C
gpio_control_bidir_2[0]/shift_register_reg[1]/C
gpio_control_bidir_2[0]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_bidir_2[0]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_bidir_2[1]/serial_data_out_reg/C
gpio_control_bidir_2[1]/shift_register_reg[0]/C
gpio_control_bidir_2[1]/shift_register_reg[10]/C
gpio_control_bidir_2[1]/shift_register_reg[11]/C
gpio_control_bidir_2[1]/shift_register_reg[12]/C
gpio_control_bidir_2[1]/shift_register_reg[1]/C
gpio_control_bidir_2[1]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_bidir_2[1]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_bidir_2[2]/serial_data_out_reg/C
gpio_control_bidir_2[2]/shift_register_reg[0]/C
gpio_control_bidir_2[2]/shift_register_reg[10]/C
gpio_control_bidir_2[2]/shift_register_reg[11]/C
gpio_control_bidir_2[2]/shift_register_reg[12]/C
gpio_control_bidir_2[2]/shift_register_reg[1]/C
gpio_control_bidir_2[2]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_bidir_2[2]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1[0]/serial_data_out_reg/C
gpio_control_in_1[0]/shift_register_reg[0]/C
gpio_control_in_1[0]/shift_register_reg[10]/C
gpio_control_in_1[0]/shift_register_reg[11]/C
gpio_control_in_1[0]/shift_register_reg[12]/C
gpio_control_in_1[0]/shift_register_reg[1]/C
gpio_control_in_1[0]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1[0]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1[10]/shift_register_reg[0]/C
gpio_control_in_1[10]/shift_register_reg[10]/C
gpio_control_in_1[10]/shift_register_reg[11]/C
gpio_control_in_1[10]/shift_register_reg[12]/C
gpio_control_in_1[10]/shift_register_reg[1]/C
gpio_control_in_1[10]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1[10]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1[1]/serial_data_out_reg/C
gpio_control_in_1[1]/shift_register_reg[0]/C
gpio_control_in_1[1]/shift_register_reg[10]/C
gpio_control_in_1[1]/shift_register_reg[11]/C
gpio_control_in_1[1]/shift_register_reg[12]/C
gpio_control_in_1[1]/shift_register_reg[1]/C
gpio_control_in_1[1]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1[1]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1[2]/serial_data_out_reg/C
gpio_control_in_1[2]/shift_register_reg[0]/C
gpio_control_in_1[2]/shift_register_reg[10]/C
gpio_control_in_1[2]/shift_register_reg[11]/C
gpio_control_in_1[2]/shift_register_reg[12]/C
gpio_control_in_1[2]/shift_register_reg[1]/C
gpio_control_in_1[2]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1[2]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1[3]/serial_data_out_reg/C
gpio_control_in_1[3]/shift_register_reg[0]/C
gpio_control_in_1[3]/shift_register_reg[10]/C
gpio_control_in_1[3]/shift_register_reg[11]/C
gpio_control_in_1[3]/shift_register_reg[12]/C
gpio_control_in_1[3]/shift_register_reg[1]/C
gpio_control_in_1[3]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1[3]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1[4]/serial_data_out_reg/C
gpio_control_in_1[4]/shift_register_reg[0]/C
gpio_control_in_1[4]/shift_register_reg[10]/C
gpio_control_in_1[4]/shift_register_reg[11]/C
gpio_control_in_1[4]/shift_register_reg[12]/C
gpio_control_in_1[4]/shift_register_reg[1]/C
gpio_control_in_1[4]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1[4]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1[5]/serial_data_out_reg/C
gpio_control_in_1[5]/shift_register_reg[0]/C
gpio_control_in_1[5]/shift_register_reg[10]/C
gpio_control_in_1[5]/shift_register_reg[11]/C
gpio_control_in_1[5]/shift_register_reg[12]/C
gpio_control_in_1[5]/shift_register_reg[1]/C
gpio_control_in_1[5]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1[5]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1[6]/serial_data_out_reg/C
gpio_control_in_1[6]/shift_register_reg[0]/C
gpio_control_in_1[6]/shift_register_reg[10]/C
gpio_control_in_1[6]/shift_register_reg[11]/C
gpio_control_in_1[6]/shift_register_reg[12]/C
gpio_control_in_1[6]/shift_register_reg[1]/C
gpio_control_in_1[6]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1[6]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1[7]/serial_data_out_reg/C
gpio_control_in_1[7]/shift_register_reg[0]/C
gpio_control_in_1[7]/shift_register_reg[10]/C
gpio_control_in_1[7]/shift_register_reg[11]/C
gpio_control_in_1[7]/shift_register_reg[12]/C
gpio_control_in_1[7]/shift_register_reg[1]/C
gpio_control_in_1[7]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1[7]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1[8]/serial_data_out_reg/C
gpio_control_in_1[8]/shift_register_reg[0]/C
gpio_control_in_1[8]/shift_register_reg[10]/C
gpio_control_in_1[8]/shift_register_reg[11]/C
gpio_control_in_1[8]/shift_register_reg[12]/C
gpio_control_in_1[8]/shift_register_reg[1]/C
gpio_control_in_1[8]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1[8]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1[9]/serial_data_out_reg/C
gpio_control_in_1[9]/shift_register_reg[0]/C
gpio_control_in_1[9]/shift_register_reg[10]/C
gpio_control_in_1[9]/shift_register_reg[11]/C
gpio_control_in_1[9]/shift_register_reg[12]/C
gpio_control_in_1[9]/shift_register_reg[1]/C
gpio_control_in_1[9]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1[9]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1a[0]/serial_data_out_reg/C
gpio_control_in_1a[0]/shift_register_reg[0]/C
gpio_control_in_1a[0]/shift_register_reg[10]/C
gpio_control_in_1a[0]/shift_register_reg[11]/C
gpio_control_in_1a[0]/shift_register_reg[12]/C
gpio_control_in_1a[0]/shift_register_reg[1]/C
gpio_control_in_1a[0]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1a[0]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1a[1]/serial_data_out_reg/C
gpio_control_in_1a[1]/shift_register_reg[0]/C
gpio_control_in_1a[1]/shift_register_reg[10]/C
gpio_control_in_1a[1]/shift_register_reg[11]/C
gpio_control_in_1a[1]/shift_register_reg[12]/C
gpio_control_in_1a[1]/shift_register_reg[1]/C
gpio_control_in_1a[1]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1a[1]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1a[2]/serial_data_out_reg/C
gpio_control_in_1a[2]/shift_register_reg[0]/C
gpio_control_in_1a[2]/shift_register_reg[10]/C
gpio_control_in_1a[2]/shift_register_reg[11]/C
gpio_control_in_1a[2]/shift_register_reg[12]/C
gpio_control_in_1a[2]/shift_register_reg[1]/C
gpio_control_in_1a[2]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1a[2]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1a[3]/serial_data_out_reg/C
gpio_control_in_1a[3]/shift_register_reg[0]/C
gpio_control_in_1a[3]/shift_register_reg[10]/C
gpio_control_in_1a[3]/shift_register_reg[11]/C
gpio_control_in_1a[3]/shift_register_reg[12]/C
gpio_control_in_1a[3]/shift_register_reg[1]/C
gpio_control_in_1a[3]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1a[3]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1a[4]/serial_data_out_reg/C
gpio_control_in_1a[4]/shift_register_reg[0]/C
gpio_control_in_1a[4]/shift_register_reg[10]/C
gpio_control_in_1a[4]/shift_register_reg[11]/C
gpio_control_in_1a[4]/shift_register_reg[12]/C
gpio_control_in_1a[4]/shift_register_reg[1]/C
gpio_control_in_1a[4]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1a[4]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1a[5]/serial_data_out_reg/C
gpio_control_in_1a[5]/shift_register_reg[0]/C
gpio_control_in_1a[5]/shift_register_reg[10]/C
gpio_control_in_1a[5]/shift_register_reg[11]/C
gpio_control_in_1a[5]/shift_register_reg[12]/C
gpio_control_in_1a[5]/shift_register_reg[1]/C
gpio_control_in_1a[5]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_1a[5]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_1a_c/C
gpio_control_in_1a_c_0/C
gpio_control_in_1a_c_1/C
gpio_control_in_1a_c_2/C
gpio_control_in_1a_c_3/C
gpio_control_in_1a_c_4/C
gpio_control_in_1a_c_5/C
gpio_control_in_1a_c_6/C
gpio_control_in_2[0]/shift_register_reg[0]/C
gpio_control_in_2[0]/shift_register_reg[10]/C
gpio_control_in_2[0]/shift_register_reg[11]/C
gpio_control_in_2[0]/shift_register_reg[12]/C
gpio_control_in_2[0]/shift_register_reg[1]/C
gpio_control_in_2[0]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[0]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[10]/serial_data_out_reg/C
gpio_control_in_2[10]/shift_register_reg[0]/C
gpio_control_in_2[10]/shift_register_reg[10]/C
gpio_control_in_2[10]/shift_register_reg[11]/C
gpio_control_in_2[10]/shift_register_reg[12]/C
gpio_control_in_2[10]/shift_register_reg[1]/C
gpio_control_in_2[10]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[10]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[11]/serial_data_out_reg/C
gpio_control_in_2[11]/shift_register_reg[0]/C
gpio_control_in_2[11]/shift_register_reg[10]/C
gpio_control_in_2[11]/shift_register_reg[11]/C
gpio_control_in_2[11]/shift_register_reg[12]/C
gpio_control_in_2[11]/shift_register_reg[1]/C
gpio_control_in_2[11]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[11]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[12]/serial_data_out_reg/C
gpio_control_in_2[12]/shift_register_reg[0]/C
gpio_control_in_2[12]/shift_register_reg[10]/C
gpio_control_in_2[12]/shift_register_reg[11]/C
gpio_control_in_2[12]/shift_register_reg[12]/C
gpio_control_in_2[12]/shift_register_reg[1]/C
gpio_control_in_2[12]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[12]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[13]/serial_data_out_reg/C
gpio_control_in_2[13]/shift_register_reg[0]/C
gpio_control_in_2[13]/shift_register_reg[10]/C
gpio_control_in_2[13]/shift_register_reg[11]/C
gpio_control_in_2[13]/shift_register_reg[12]/C
gpio_control_in_2[13]/shift_register_reg[1]/C
gpio_control_in_2[13]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[13]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[14]/serial_data_out_reg/C
gpio_control_in_2[14]/shift_register_reg[0]/C
gpio_control_in_2[14]/shift_register_reg[10]/C
gpio_control_in_2[14]/shift_register_reg[11]/C
gpio_control_in_2[14]/shift_register_reg[12]/C
gpio_control_in_2[14]/shift_register_reg[1]/C
gpio_control_in_2[14]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[14]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[15]/serial_data_out_reg/C
gpio_control_in_2[15]/shift_register_reg[0]/C
gpio_control_in_2[15]/shift_register_reg[10]/C
gpio_control_in_2[15]/shift_register_reg[11]/C
gpio_control_in_2[15]/shift_register_reg[12]/C
gpio_control_in_2[15]/shift_register_reg[1]/C
gpio_control_in_2[15]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[15]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[1]/serial_data_out_reg/C
gpio_control_in_2[1]/shift_register_reg[0]/C
gpio_control_in_2[1]/shift_register_reg[10]/C
gpio_control_in_2[1]/shift_register_reg[11]/C
gpio_control_in_2[1]/shift_register_reg[12]/C
gpio_control_in_2[1]/shift_register_reg[1]/C
gpio_control_in_2[1]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[1]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[2]/serial_data_out_reg/C
gpio_control_in_2[2]/shift_register_reg[0]/C
gpio_control_in_2[2]/shift_register_reg[10]/C
gpio_control_in_2[2]/shift_register_reg[11]/C
gpio_control_in_2[2]/shift_register_reg[12]/C
gpio_control_in_2[2]/shift_register_reg[1]/C
gpio_control_in_2[2]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[2]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[3]/serial_data_out_reg/C
gpio_control_in_2[3]/shift_register_reg[0]/C
gpio_control_in_2[3]/shift_register_reg[10]/C
gpio_control_in_2[3]/shift_register_reg[11]/C
gpio_control_in_2[3]/shift_register_reg[12]/C
gpio_control_in_2[3]/shift_register_reg[1]/C
gpio_control_in_2[3]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[3]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[4]/serial_data_out_reg/C
gpio_control_in_2[4]/shift_register_reg[0]/C
gpio_control_in_2[4]/shift_register_reg[10]/C
gpio_control_in_2[4]/shift_register_reg[11]/C
gpio_control_in_2[4]/shift_register_reg[12]/C
gpio_control_in_2[4]/shift_register_reg[1]/C
gpio_control_in_2[4]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[4]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[5]/serial_data_out_reg/C
gpio_control_in_2[5]/shift_register_reg[0]/C
gpio_control_in_2[5]/shift_register_reg[10]/C
gpio_control_in_2[5]/shift_register_reg[11]/C
gpio_control_in_2[5]/shift_register_reg[12]/C
gpio_control_in_2[5]/shift_register_reg[1]/C
gpio_control_in_2[5]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[5]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[6]/serial_data_out_reg/C
gpio_control_in_2[6]/shift_register_reg[0]/C
gpio_control_in_2[6]/shift_register_reg[10]/C
gpio_control_in_2[6]/shift_register_reg[11]/C
gpio_control_in_2[6]/shift_register_reg[12]/C
gpio_control_in_2[6]/shift_register_reg[1]/C
gpio_control_in_2[6]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[6]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[7]/serial_data_out_reg/C
gpio_control_in_2[7]/shift_register_reg[0]/C
gpio_control_in_2[7]/shift_register_reg[10]/C
gpio_control_in_2[7]/shift_register_reg[11]/C
gpio_control_in_2[7]/shift_register_reg[12]/C
gpio_control_in_2[7]/shift_register_reg[1]/C
gpio_control_in_2[7]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[7]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[8]/serial_data_out_reg/C
gpio_control_in_2[8]/shift_register_reg[0]/C
gpio_control_in_2[8]/shift_register_reg[10]/C
gpio_control_in_2[8]/shift_register_reg[11]/C
gpio_control_in_2[8]/shift_register_reg[12]/C
gpio_control_in_2[8]/shift_register_reg[1]/C
gpio_control_in_2[8]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[8]/shift_register_reg[9]_gpio_control_in_1a_c_6/C
gpio_control_in_2[9]/serial_data_out_reg/C
gpio_control_in_2[9]/shift_register_reg[0]/C
gpio_control_in_2[9]/shift_register_reg[10]/C
gpio_control_in_2[9]/shift_register_reg[11]/C
gpio_control_in_2[9]/shift_register_reg[12]/C
gpio_control_in_2[9]/shift_register_reg[1]/C
gpio_control_in_2[9]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/CLK
gpio_control_in_2[9]/shift_register_reg[9]_gpio_control_in_1a_c_6/C

 There are 265 register/latch pins with no clock driven by root clock pin: housekeeping/serial_load_pre_reg/Q (HIGH)

gpio_control_bidir_1[0]/gpio_dm_reg[0]_C/C
gpio_control_bidir_1[0]/gpio_dm_reg[0]_P/C
gpio_control_bidir_1[0]/gpio_dm_reg[1]_P/C
gpio_control_bidir_1[0]/gpio_dm_reg[2]_P/C
gpio_control_bidir_1[0]/gpio_outenb_reg_P/C
gpio_control_bidir_1[0]/mgmt_ena_reg_P/C
gpio_control_bidir_1[1]/gpio_dm_reg[0]_C/C
gpio_control_bidir_1[1]/gpio_dm_reg[0]_P/C
gpio_control_bidir_1[1]/gpio_dm_reg[1]_P/C
gpio_control_bidir_1[1]/gpio_dm_reg[2]_P/C
gpio_control_bidir_1[1]/gpio_outenb_reg_P/C
gpio_control_bidir_1[1]/mgmt_ena_reg_P/C
gpio_control_bidir_2[0]/gpio_dm_reg[0]_P/C
gpio_control_bidir_2[0]/gpio_dm_reg[1]_C/C
gpio_control_bidir_2[0]/gpio_dm_reg[1]_P/C
gpio_control_bidir_2[0]/gpio_dm_reg[2]_C/C
gpio_control_bidir_2[0]/gpio_dm_reg[2]_P/C
gpio_control_bidir_2[0]/gpio_outenb_reg_P/C
gpio_control_bidir_2[0]/mgmt_ena_reg_P/C
gpio_control_bidir_2[1]/gpio_dm_reg[0]_P/C
gpio_control_bidir_2[1]/gpio_dm_reg[1]_C/C
gpio_control_bidir_2[1]/gpio_dm_reg[1]_P/C
gpio_control_bidir_2[1]/gpio_dm_reg[2]_C/C
gpio_control_bidir_2[1]/gpio_dm_reg[2]_P/C
gpio_control_bidir_2[1]/gpio_outenb_reg_P/C
gpio_control_bidir_2[1]/mgmt_ena_reg_P/C
gpio_control_bidir_2[2]/gpio_dm_reg[0]_P/C
gpio_control_bidir_2[2]/gpio_dm_reg[1]_C/C
gpio_control_bidir_2[2]/gpio_dm_reg[1]_P/C
gpio_control_bidir_2[2]/gpio_dm_reg[2]_C/C
gpio_control_bidir_2[2]/gpio_dm_reg[2]_P/C
gpio_control_bidir_2[2]/gpio_outenb_reg_P/C
gpio_control_bidir_2[2]/mgmt_ena_reg_P/C
gpio_control_in_1[0]/gpio_dm_reg[0]_P/C
gpio_control_in_1[0]/gpio_dm_reg[1]_C/C
gpio_control_in_1[0]/gpio_dm_reg[1]_P/C
gpio_control_in_1[0]/gpio_dm_reg[2]_C/C
gpio_control_in_1[0]/gpio_dm_reg[2]_P/C
gpio_control_in_1[0]/gpio_outenb_reg_P/C
gpio_control_in_1[0]/mgmt_ena_reg_P/C
gpio_control_in_1[10]/gpio_dm_reg[0]_P/C
gpio_control_in_1[10]/gpio_dm_reg[1]_C/C
gpio_control_in_1[10]/gpio_dm_reg[1]_P/C
gpio_control_in_1[10]/gpio_dm_reg[2]_C/C
gpio_control_in_1[10]/gpio_dm_reg[2]_P/C
gpio_control_in_1[10]/gpio_outenb_reg_P/C
gpio_control_in_1[10]/mgmt_ena_reg_P/C
gpio_control_in_1[1]/gpio_dm_reg[0]_P/C
gpio_control_in_1[1]/gpio_dm_reg[1]_C/C
gpio_control_in_1[1]/gpio_dm_reg[1]_P/C
gpio_control_in_1[1]/gpio_dm_reg[2]_C/C
gpio_control_in_1[1]/gpio_dm_reg[2]_P/C
gpio_control_in_1[1]/gpio_outenb_reg_P/C
gpio_control_in_1[1]/mgmt_ena_reg_P/C
gpio_control_in_1[2]/gpio_dm_reg[0]_P/C
gpio_control_in_1[2]/gpio_dm_reg[1]_C/C
gpio_control_in_1[2]/gpio_dm_reg[1]_P/C
gpio_control_in_1[2]/gpio_dm_reg[2]_C/C
gpio_control_in_1[2]/gpio_dm_reg[2]_P/C
gpio_control_in_1[2]/gpio_outenb_reg_P/C
gpio_control_in_1[2]/mgmt_ena_reg_P/C
gpio_control_in_1[3]/gpio_dm_reg[0]_P/C
gpio_control_in_1[3]/gpio_dm_reg[1]_C/C
gpio_control_in_1[3]/gpio_dm_reg[1]_P/C
gpio_control_in_1[3]/gpio_dm_reg[2]_C/C
gpio_control_in_1[3]/gpio_dm_reg[2]_P/C
gpio_control_in_1[3]/gpio_outenb_reg_P/C
gpio_control_in_1[3]/mgmt_ena_reg_P/C
gpio_control_in_1[4]/gpio_dm_reg[0]_P/C
gpio_control_in_1[4]/gpio_dm_reg[1]_C/C
gpio_control_in_1[4]/gpio_dm_reg[1]_P/C
gpio_control_in_1[4]/gpio_dm_reg[2]_C/C
gpio_control_in_1[4]/gpio_dm_reg[2]_P/C
gpio_control_in_1[4]/gpio_outenb_reg_P/C
gpio_control_in_1[4]/mgmt_ena_reg_P/C
gpio_control_in_1[5]/gpio_dm_reg[0]_P/C
gpio_control_in_1[5]/gpio_dm_reg[1]_C/C
gpio_control_in_1[5]/gpio_dm_reg[1]_P/C
gpio_control_in_1[5]/gpio_dm_reg[2]_C/C
gpio_control_in_1[5]/gpio_dm_reg[2]_P/C
gpio_control_in_1[5]/gpio_outenb_reg_P/C
gpio_control_in_1[5]/mgmt_ena_reg_P/C
gpio_control_in_1[6]/gpio_dm_reg[0]_P/C
gpio_control_in_1[6]/gpio_dm_reg[1]_C/C
gpio_control_in_1[6]/gpio_dm_reg[1]_P/C
gpio_control_in_1[6]/gpio_dm_reg[2]_C/C
gpio_control_in_1[6]/gpio_dm_reg[2]_P/C
gpio_control_in_1[6]/gpio_outenb_reg_P/C
gpio_control_in_1[6]/mgmt_ena_reg_P/C
gpio_control_in_1[7]/gpio_dm_reg[0]_P/C
gpio_control_in_1[7]/gpio_dm_reg[1]_C/C
gpio_control_in_1[7]/gpio_dm_reg[1]_P/C
gpio_control_in_1[7]/gpio_dm_reg[2]_C/C
gpio_control_in_1[7]/gpio_dm_reg[2]_P/C
gpio_control_in_1[7]/gpio_outenb_reg_P/C
gpio_control_in_1[7]/mgmt_ena_reg_P/C
gpio_control_in_1[8]/gpio_dm_reg[0]_P/C
gpio_control_in_1[8]/gpio_dm_reg[1]_C/C
gpio_control_in_1[8]/gpio_dm_reg[1]_P/C
gpio_control_in_1[8]/gpio_dm_reg[2]_C/C
gpio_control_in_1[8]/gpio_dm_reg[2]_P/C
gpio_control_in_1[8]/gpio_outenb_reg_P/C
gpio_control_in_1[8]/mgmt_ena_reg_P/C
gpio_control_in_1[9]/gpio_dm_reg[0]_P/C
gpio_control_in_1[9]/gpio_dm_reg[1]_C/C
gpio_control_in_1[9]/gpio_dm_reg[1]_P/C
gpio_control_in_1[9]/gpio_dm_reg[2]_C/C
gpio_control_in_1[9]/gpio_dm_reg[2]_P/C
gpio_control_in_1[9]/gpio_outenb_reg_P/C
gpio_control_in_1[9]/mgmt_ena_reg_P/C
gpio_control_in_1a[0]/gpio_dm_reg[0]_P/C
gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
gpio_control_in_1a[0]/gpio_dm_reg[1]_P/C
gpio_control_in_1a[0]/gpio_dm_reg[2]_C/C
gpio_control_in_1a[0]/gpio_dm_reg[2]_P/C
gpio_control_in_1a[0]/gpio_outenb_reg_P/C
gpio_control_in_1a[0]/mgmt_ena_reg_P/C
gpio_control_in_1a[1]/gpio_dm_reg[0]_C/C
gpio_control_in_1a[1]/gpio_dm_reg[0]_P/C
gpio_control_in_1a[1]/gpio_dm_reg[1]_P/C
gpio_control_in_1a[1]/gpio_dm_reg[2]_C/C
gpio_control_in_1a[1]/gpio_dm_reg[2]_P/C
gpio_control_in_1a[1]/gpio_outenb_reg_C/C
gpio_control_in_1a[1]/gpio_outenb_reg_P/C
gpio_control_in_1a[1]/mgmt_ena_reg_P/C
gpio_control_in_1a[2]/gpio_dm_reg[0]_P/C
gpio_control_in_1a[2]/gpio_dm_reg[1]_C/C
gpio_control_in_1a[2]/gpio_dm_reg[1]_P/C
gpio_control_in_1a[2]/gpio_dm_reg[2]_C/C
gpio_control_in_1a[2]/gpio_dm_reg[2]_P/C
gpio_control_in_1a[2]/gpio_outenb_reg_P/C
gpio_control_in_1a[2]/mgmt_ena_reg_P/C
gpio_control_in_1a[3]/gpio_dm_reg[0]_P/C
gpio_control_in_1a[3]/gpio_dm_reg[1]_C/C
gpio_control_in_1a[3]/gpio_dm_reg[1]_P/C
gpio_control_in_1a[3]/gpio_dm_reg[2]_C/C
gpio_control_in_1a[3]/gpio_dm_reg[2]_P/C
gpio_control_in_1a[3]/gpio_outenb_reg_P/C
gpio_control_in_1a[3]/mgmt_ena_reg_P/C
gpio_control_in_1a[4]/gpio_dm_reg[0]_P/C
gpio_control_in_1a[4]/gpio_dm_reg[1]_C/C
gpio_control_in_1a[4]/gpio_dm_reg[1]_P/C
gpio_control_in_1a[4]/gpio_dm_reg[2]_C/C
gpio_control_in_1a[4]/gpio_dm_reg[2]_P/C
gpio_control_in_1a[4]/gpio_outenb_reg_P/C
gpio_control_in_1a[4]/mgmt_ena_reg_P/C
gpio_control_in_1a[5]/gpio_dm_reg[0]_P/C
gpio_control_in_1a[5]/gpio_dm_reg[1]_C/C
gpio_control_in_1a[5]/gpio_dm_reg[1]_P/C
gpio_control_in_1a[5]/gpio_dm_reg[2]_C/C
gpio_control_in_1a[5]/gpio_dm_reg[2]_P/C
gpio_control_in_1a[5]/gpio_outenb_reg_P/C
gpio_control_in_1a[5]/mgmt_ena_reg_P/C
gpio_control_in_2[0]/gpio_dm_reg[0]_P/C
gpio_control_in_2[0]/gpio_dm_reg[1]_C/C
gpio_control_in_2[0]/gpio_dm_reg[1]_P/C
gpio_control_in_2[0]/gpio_dm_reg[2]_C/C
gpio_control_in_2[0]/gpio_dm_reg[2]_P/C
gpio_control_in_2[0]/gpio_outenb_reg_P/C
gpio_control_in_2[0]/mgmt_ena_reg_P/C
gpio_control_in_2[10]/gpio_dm_reg[0]_P/C
gpio_control_in_2[10]/gpio_dm_reg[1]_C/C
gpio_control_in_2[10]/gpio_dm_reg[1]_P/C
gpio_control_in_2[10]/gpio_dm_reg[2]_C/C
gpio_control_in_2[10]/gpio_dm_reg[2]_P/C
gpio_control_in_2[10]/gpio_outenb_reg_P/C
gpio_control_in_2[10]/mgmt_ena_reg_P/C
gpio_control_in_2[11]/gpio_dm_reg[0]_P/C
gpio_control_in_2[11]/gpio_dm_reg[1]_C/C
gpio_control_in_2[11]/gpio_dm_reg[1]_P/C
gpio_control_in_2[11]/gpio_dm_reg[2]_C/C
gpio_control_in_2[11]/gpio_dm_reg[2]_P/C
gpio_control_in_2[11]/gpio_outenb_reg_P/C
gpio_control_in_2[11]/mgmt_ena_reg_P/C
gpio_control_in_2[12]/gpio_dm_reg[0]_P/C
gpio_control_in_2[12]/gpio_dm_reg[1]_C/C
gpio_control_in_2[12]/gpio_dm_reg[1]_P/C
gpio_control_in_2[12]/gpio_dm_reg[2]_C/C
gpio_control_in_2[12]/gpio_dm_reg[2]_P/C
gpio_control_in_2[12]/gpio_outenb_reg_P/C
gpio_control_in_2[12]/mgmt_ena_reg_P/C
gpio_control_in_2[13]/gpio_dm_reg[0]_P/C
gpio_control_in_2[13]/gpio_dm_reg[1]_C/C
gpio_control_in_2[13]/gpio_dm_reg[1]_P/C
gpio_control_in_2[13]/gpio_dm_reg[2]_C/C
gpio_control_in_2[13]/gpio_dm_reg[2]_P/C
gpio_control_in_2[13]/gpio_outenb_reg_P/C
gpio_control_in_2[13]/mgmt_ena_reg_P/C
gpio_control_in_2[14]/gpio_dm_reg[0]_P/C
gpio_control_in_2[14]/gpio_dm_reg[1]_C/C
gpio_control_in_2[14]/gpio_dm_reg[1]_P/C
gpio_control_in_2[14]/gpio_dm_reg[2]_C/C
gpio_control_in_2[14]/gpio_dm_reg[2]_P/C
gpio_control_in_2[14]/gpio_outenb_reg_P/C
gpio_control_in_2[14]/mgmt_ena_reg_P/C
gpio_control_in_2[15]/gpio_dm_reg[0]_P/C
gpio_control_in_2[15]/gpio_dm_reg[1]_C/C
gpio_control_in_2[15]/gpio_dm_reg[1]_P/C
gpio_control_in_2[15]/gpio_dm_reg[2]_C/C
gpio_control_in_2[15]/gpio_dm_reg[2]_P/C
gpio_control_in_2[15]/gpio_outenb_reg_P/C
gpio_control_in_2[15]/mgmt_ena_reg_P/C
gpio_control_in_2[1]/gpio_dm_reg[0]_P/C
gpio_control_in_2[1]/gpio_dm_reg[1]_C/C
gpio_control_in_2[1]/gpio_dm_reg[1]_P/C
gpio_control_in_2[1]/gpio_dm_reg[2]_C/C
gpio_control_in_2[1]/gpio_dm_reg[2]_P/C
gpio_control_in_2[1]/gpio_outenb_reg_P/C
gpio_control_in_2[1]/mgmt_ena_reg_P/C
gpio_control_in_2[2]/gpio_dm_reg[0]_P/C
gpio_control_in_2[2]/gpio_dm_reg[1]_C/C
gpio_control_in_2[2]/gpio_dm_reg[1]_P/C
gpio_control_in_2[2]/gpio_dm_reg[2]_C/C
gpio_control_in_2[2]/gpio_dm_reg[2]_P/C
gpio_control_in_2[2]/gpio_outenb_reg_P/C
gpio_control_in_2[2]/mgmt_ena_reg_P/C
gpio_control_in_2[3]/gpio_dm_reg[0]_P/C
gpio_control_in_2[3]/gpio_dm_reg[1]_C/C
gpio_control_in_2[3]/gpio_dm_reg[1]_P/C
gpio_control_in_2[3]/gpio_dm_reg[2]_C/C
gpio_control_in_2[3]/gpio_dm_reg[2]_P/C
gpio_control_in_2[3]/gpio_outenb_reg_P/C
gpio_control_in_2[3]/mgmt_ena_reg_P/C
gpio_control_in_2[4]/gpio_dm_reg[0]_P/C
gpio_control_in_2[4]/gpio_dm_reg[1]_C/C
gpio_control_in_2[4]/gpio_dm_reg[1]_P/C
gpio_control_in_2[4]/gpio_dm_reg[2]_C/C
gpio_control_in_2[4]/gpio_dm_reg[2]_P/C
gpio_control_in_2[4]/gpio_outenb_reg_P/C
gpio_control_in_2[4]/mgmt_ena_reg_P/C
gpio_control_in_2[5]/gpio_dm_reg[0]_P/C
gpio_control_in_2[5]/gpio_dm_reg[1]_C/C
gpio_control_in_2[5]/gpio_dm_reg[1]_P/C
gpio_control_in_2[5]/gpio_dm_reg[2]_C/C
gpio_control_in_2[5]/gpio_dm_reg[2]_P/C
gpio_control_in_2[5]/gpio_outenb_reg_P/C
gpio_control_in_2[5]/mgmt_ena_reg_P/C
gpio_control_in_2[6]/gpio_dm_reg[0]_P/C
gpio_control_in_2[6]/gpio_dm_reg[1]_C/C
gpio_control_in_2[6]/gpio_dm_reg[1]_P/C
gpio_control_in_2[6]/gpio_dm_reg[2]_C/C
gpio_control_in_2[6]/gpio_dm_reg[2]_P/C
gpio_control_in_2[6]/gpio_outenb_reg_P/C
gpio_control_in_2[6]/mgmt_ena_reg_P/C
gpio_control_in_2[7]/gpio_dm_reg[0]_P/C
gpio_control_in_2[7]/gpio_dm_reg[1]_C/C
gpio_control_in_2[7]/gpio_dm_reg[1]_P/C
gpio_control_in_2[7]/gpio_dm_reg[2]_C/C
gpio_control_in_2[7]/gpio_dm_reg[2]_P/C
gpio_control_in_2[7]/gpio_outenb_reg_P/C
gpio_control_in_2[7]/mgmt_ena_reg_P/C
gpio_control_in_2[8]/gpio_dm_reg[0]_P/C
gpio_control_in_2[8]/gpio_dm_reg[1]_C/C
gpio_control_in_2[8]/gpio_dm_reg[1]_P/C
gpio_control_in_2[8]/gpio_dm_reg[2]_C/C
gpio_control_in_2[8]/gpio_dm_reg[2]_P/C
gpio_control_in_2[8]/gpio_outenb_reg_P/C
gpio_control_in_2[8]/mgmt_ena_reg_P/C
gpio_control_in_2[9]/gpio_dm_reg[0]_P/C
gpio_control_in_2[9]/gpio_dm_reg[1]_C/C
gpio_control_in_2[9]/gpio_dm_reg[1]_P/C
gpio_control_in_2[9]/gpio_dm_reg[2]_C/C
gpio_control_in_2[9]/gpio_dm_reg[2]_P/C
gpio_control_in_2[9]/gpio_outenb_reg_P/C
gpio_control_in_2[9]/mgmt_ena_reg_P/C

 There are 615 register/latch pins with no clock driven by root clock pin: housekeeping/wbbd_busy_reg/Q (HIGH)

housekeeping/clk1_output_dest_reg/C
housekeeping/clk2_output_dest_reg/C
housekeeping/gpio_configure_reg[0][0]/C
housekeeping/gpio_configure_reg[0][10]/C
housekeeping/gpio_configure_reg[0][11]/C
housekeeping/gpio_configure_reg[0][12]/C
housekeeping/gpio_configure_reg[0][1]/C
housekeeping/gpio_configure_reg[0][2]/C
housekeeping/gpio_configure_reg[0][3]/C
housekeeping/gpio_configure_reg[0][4]/C
housekeeping/gpio_configure_reg[0][5]/C
housekeeping/gpio_configure_reg[0][6]/C
housekeeping/gpio_configure_reg[0][7]/C
housekeeping/gpio_configure_reg[0][8]/C
housekeeping/gpio_configure_reg[0][9]/C
housekeeping/gpio_configure_reg[10][0]/C
housekeeping/gpio_configure_reg[10][10]/C
housekeeping/gpio_configure_reg[10][11]/C
housekeeping/gpio_configure_reg[10][12]/C
housekeeping/gpio_configure_reg[10][1]/C
housekeeping/gpio_configure_reg[10][2]/C
housekeeping/gpio_configure_reg[10][3]/C
housekeeping/gpio_configure_reg[10][4]/C
housekeeping/gpio_configure_reg[10][5]/C
housekeeping/gpio_configure_reg[10][6]/C
housekeeping/gpio_configure_reg[10][7]/C
housekeeping/gpio_configure_reg[10][8]/C
housekeeping/gpio_configure_reg[10][9]/C
housekeeping/gpio_configure_reg[11][0]/C
housekeeping/gpio_configure_reg[11][10]/C
housekeeping/gpio_configure_reg[11][11]/C
housekeeping/gpio_configure_reg[11][12]/C
housekeeping/gpio_configure_reg[11][1]/C
housekeeping/gpio_configure_reg[11][2]/C
housekeeping/gpio_configure_reg[11][3]/C
housekeeping/gpio_configure_reg[11][4]/C
housekeeping/gpio_configure_reg[11][5]/C
housekeeping/gpio_configure_reg[11][6]/C
housekeeping/gpio_configure_reg[11][7]/C
housekeeping/gpio_configure_reg[11][8]/C
housekeeping/gpio_configure_reg[11][9]/C
housekeeping/gpio_configure_reg[12][0]/C
housekeeping/gpio_configure_reg[12][10]/C
housekeeping/gpio_configure_reg[12][11]/C
housekeeping/gpio_configure_reg[12][12]/C
housekeeping/gpio_configure_reg[12][1]/C
housekeeping/gpio_configure_reg[12][2]/C
housekeeping/gpio_configure_reg[12][3]/C
housekeeping/gpio_configure_reg[12][4]/C
housekeeping/gpio_configure_reg[12][5]/C
housekeeping/gpio_configure_reg[12][6]/C
housekeeping/gpio_configure_reg[12][7]/C
housekeeping/gpio_configure_reg[12][8]/C
housekeeping/gpio_configure_reg[12][9]/C
housekeeping/gpio_configure_reg[13][0]/C
housekeeping/gpio_configure_reg[13][10]/C
housekeeping/gpio_configure_reg[13][11]/C
housekeeping/gpio_configure_reg[13][12]/C
housekeeping/gpio_configure_reg[13][1]/C
housekeeping/gpio_configure_reg[13][2]/C
housekeeping/gpio_configure_reg[13][3]/C
housekeeping/gpio_configure_reg[13][4]/C
housekeeping/gpio_configure_reg[13][5]/C
housekeeping/gpio_configure_reg[13][6]/C
housekeeping/gpio_configure_reg[13][7]/C
housekeeping/gpio_configure_reg[13][8]/C
housekeeping/gpio_configure_reg[13][9]/C
housekeeping/gpio_configure_reg[14][0]/C
housekeeping/gpio_configure_reg[14][10]/C
housekeeping/gpio_configure_reg[14][11]/C
housekeeping/gpio_configure_reg[14][12]/C
housekeeping/gpio_configure_reg[14][1]/C
housekeeping/gpio_configure_reg[14][2]/C
housekeeping/gpio_configure_reg[14][3]/C
housekeeping/gpio_configure_reg[14][4]/C
housekeeping/gpio_configure_reg[14][5]/C
housekeeping/gpio_configure_reg[14][6]/C
housekeeping/gpio_configure_reg[14][7]/C
housekeeping/gpio_configure_reg[14][8]/C
housekeeping/gpio_configure_reg[14][9]/C
housekeeping/gpio_configure_reg[15][0]/C
housekeeping/gpio_configure_reg[15][10]/C
housekeeping/gpio_configure_reg[15][11]/C
housekeeping/gpio_configure_reg[15][12]/C
housekeeping/gpio_configure_reg[15][1]/C
housekeeping/gpio_configure_reg[15][2]/C
housekeeping/gpio_configure_reg[15][3]/C
housekeeping/gpio_configure_reg[15][4]/C
housekeeping/gpio_configure_reg[15][5]/C
housekeeping/gpio_configure_reg[15][6]/C
housekeeping/gpio_configure_reg[15][7]/C
housekeeping/gpio_configure_reg[15][8]/C
housekeeping/gpio_configure_reg[15][9]/C
housekeeping/gpio_configure_reg[16][0]/C
housekeeping/gpio_configure_reg[16][10]/C
housekeeping/gpio_configure_reg[16][11]/C
housekeeping/gpio_configure_reg[16][12]/C
housekeeping/gpio_configure_reg[16][1]/C
housekeeping/gpio_configure_reg[16][2]/C
housekeeping/gpio_configure_reg[16][3]/C
housekeeping/gpio_configure_reg[16][4]/C
housekeeping/gpio_configure_reg[16][5]/C
housekeeping/gpio_configure_reg[16][6]/C
housekeeping/gpio_configure_reg[16][7]/C
housekeeping/gpio_configure_reg[16][8]/C
housekeeping/gpio_configure_reg[16][9]/C
housekeeping/gpio_configure_reg[17][0]/C
housekeeping/gpio_configure_reg[17][10]/C
housekeeping/gpio_configure_reg[17][11]/C
housekeeping/gpio_configure_reg[17][12]/C
housekeeping/gpio_configure_reg[17][1]/C
housekeeping/gpio_configure_reg[17][2]/C
housekeeping/gpio_configure_reg[17][3]/C
housekeeping/gpio_configure_reg[17][4]/C
housekeeping/gpio_configure_reg[17][5]/C
housekeeping/gpio_configure_reg[17][6]/C
housekeeping/gpio_configure_reg[17][7]/C
housekeeping/gpio_configure_reg[17][8]/C
housekeeping/gpio_configure_reg[17][9]/C
housekeeping/gpio_configure_reg[18][0]/C
housekeeping/gpio_configure_reg[18][10]/C
housekeeping/gpio_configure_reg[18][11]/C
housekeeping/gpio_configure_reg[18][12]/C
housekeeping/gpio_configure_reg[18][1]/C
housekeeping/gpio_configure_reg[18][2]/C
housekeeping/gpio_configure_reg[18][3]/C
housekeeping/gpio_configure_reg[18][4]/C
housekeeping/gpio_configure_reg[18][5]/C
housekeeping/gpio_configure_reg[18][6]/C
housekeeping/gpio_configure_reg[18][7]/C
housekeeping/gpio_configure_reg[18][8]/C
housekeeping/gpio_configure_reg[18][9]/C
housekeeping/gpio_configure_reg[19][0]/C
housekeeping/gpio_configure_reg[19][10]/C
housekeeping/gpio_configure_reg[19][11]/C
housekeeping/gpio_configure_reg[19][12]/C
housekeeping/gpio_configure_reg[19][1]/C
housekeeping/gpio_configure_reg[19][2]/C
housekeeping/gpio_configure_reg[19][3]/C
housekeeping/gpio_configure_reg[19][4]/C
housekeeping/gpio_configure_reg[19][5]/C
housekeeping/gpio_configure_reg[19][6]/C
housekeeping/gpio_configure_reg[19][7]/C
housekeeping/gpio_configure_reg[19][8]/C
housekeeping/gpio_configure_reg[19][9]/C
housekeeping/gpio_configure_reg[1][0]/C
housekeeping/gpio_configure_reg[1][10]/C
housekeeping/gpio_configure_reg[1][11]/C
housekeeping/gpio_configure_reg[1][12]/C
housekeeping/gpio_configure_reg[1][1]/C
housekeeping/gpio_configure_reg[1][2]/C
housekeeping/gpio_configure_reg[1][3]/C
housekeeping/gpio_configure_reg[1][4]/C
housekeeping/gpio_configure_reg[1][5]/C
housekeeping/gpio_configure_reg[1][6]/C
housekeeping/gpio_configure_reg[1][7]/C
housekeeping/gpio_configure_reg[1][8]/C
housekeeping/gpio_configure_reg[1][9]/C
housekeeping/gpio_configure_reg[20][0]/C
housekeeping/gpio_configure_reg[20][10]/C
housekeeping/gpio_configure_reg[20][11]/C
housekeeping/gpio_configure_reg[20][12]/C
housekeeping/gpio_configure_reg[20][1]/C
housekeeping/gpio_configure_reg[20][2]/C
housekeeping/gpio_configure_reg[20][3]/C
housekeeping/gpio_configure_reg[20][4]/C
housekeeping/gpio_configure_reg[20][5]/C
housekeeping/gpio_configure_reg[20][6]/C
housekeeping/gpio_configure_reg[20][7]/C
housekeeping/gpio_configure_reg[20][8]/C
housekeeping/gpio_configure_reg[20][9]/C
housekeeping/gpio_configure_reg[21][0]/C
housekeeping/gpio_configure_reg[21][10]/C
housekeeping/gpio_configure_reg[21][11]/C
housekeeping/gpio_configure_reg[21][12]/C
housekeeping/gpio_configure_reg[21][1]/C
housekeeping/gpio_configure_reg[21][2]/C
housekeeping/gpio_configure_reg[21][3]/C
housekeeping/gpio_configure_reg[21][4]/C
housekeeping/gpio_configure_reg[21][5]/C
housekeeping/gpio_configure_reg[21][6]/C
housekeeping/gpio_configure_reg[21][7]/C
housekeeping/gpio_configure_reg[21][8]/C
housekeeping/gpio_configure_reg[21][9]/C
housekeeping/gpio_configure_reg[22][0]/C
housekeeping/gpio_configure_reg[22][10]/C
housekeeping/gpio_configure_reg[22][11]/C
housekeeping/gpio_configure_reg[22][12]/C
housekeeping/gpio_configure_reg[22][1]/C
housekeeping/gpio_configure_reg[22][2]/C
housekeeping/gpio_configure_reg[22][3]/C
housekeeping/gpio_configure_reg[22][4]/C
housekeeping/gpio_configure_reg[22][5]/C
housekeeping/gpio_configure_reg[22][6]/C
housekeeping/gpio_configure_reg[22][7]/C
housekeeping/gpio_configure_reg[22][8]/C
housekeeping/gpio_configure_reg[22][9]/C
housekeeping/gpio_configure_reg[23][0]/C
housekeeping/gpio_configure_reg[23][10]/C
housekeeping/gpio_configure_reg[23][11]/C
housekeeping/gpio_configure_reg[23][12]/C
housekeeping/gpio_configure_reg[23][1]/C
housekeeping/gpio_configure_reg[23][2]/C
housekeeping/gpio_configure_reg[23][3]/C
housekeeping/gpio_configure_reg[23][4]/C
housekeeping/gpio_configure_reg[23][5]/C
housekeeping/gpio_configure_reg[23][6]/C
housekeeping/gpio_configure_reg[23][7]/C
housekeeping/gpio_configure_reg[23][8]/C
housekeeping/gpio_configure_reg[23][9]/C
housekeeping/gpio_configure_reg[24][0]/C
housekeeping/gpio_configure_reg[24][10]/C
housekeeping/gpio_configure_reg[24][11]/C
housekeeping/gpio_configure_reg[24][12]/C
housekeeping/gpio_configure_reg[24][1]/C
housekeeping/gpio_configure_reg[24][2]/C
housekeeping/gpio_configure_reg[24][3]/C
housekeeping/gpio_configure_reg[24][4]/C
housekeeping/gpio_configure_reg[24][5]/C
housekeeping/gpio_configure_reg[24][6]/C
housekeeping/gpio_configure_reg[24][7]/C
housekeeping/gpio_configure_reg[24][8]/C
housekeeping/gpio_configure_reg[24][9]/C
housekeeping/gpio_configure_reg[25][0]/C
housekeeping/gpio_configure_reg[25][10]/C
housekeeping/gpio_configure_reg[25][11]/C
housekeeping/gpio_configure_reg[25][12]/C
housekeeping/gpio_configure_reg[25][1]/C
housekeeping/gpio_configure_reg[25][2]/C
housekeeping/gpio_configure_reg[25][3]/C
housekeeping/gpio_configure_reg[25][4]/C
housekeeping/gpio_configure_reg[25][5]/C
housekeeping/gpio_configure_reg[25][6]/C
housekeeping/gpio_configure_reg[25][7]/C
housekeeping/gpio_configure_reg[25][8]/C
housekeeping/gpio_configure_reg[25][9]/C
housekeeping/gpio_configure_reg[26][0]/C
housekeeping/gpio_configure_reg[26][10]/C
housekeeping/gpio_configure_reg[26][11]/C
housekeeping/gpio_configure_reg[26][12]/C
housekeeping/gpio_configure_reg[26][1]/C
housekeeping/gpio_configure_reg[26][2]/C
housekeeping/gpio_configure_reg[26][3]/C
housekeeping/gpio_configure_reg[26][4]/C
housekeeping/gpio_configure_reg[26][5]/C
housekeeping/gpio_configure_reg[26][6]/C
housekeeping/gpio_configure_reg[26][7]/C
housekeeping/gpio_configure_reg[26][8]/C
housekeeping/gpio_configure_reg[26][9]/C
housekeeping/gpio_configure_reg[27][0]/C
housekeeping/gpio_configure_reg[27][10]/C
housekeeping/gpio_configure_reg[27][11]/C
housekeeping/gpio_configure_reg[27][12]/C
housekeeping/gpio_configure_reg[27][1]/C
housekeeping/gpio_configure_reg[27][2]/C
housekeeping/gpio_configure_reg[27][3]/C
housekeeping/gpio_configure_reg[27][4]/C
housekeeping/gpio_configure_reg[27][5]/C
housekeeping/gpio_configure_reg[27][6]/C
housekeeping/gpio_configure_reg[27][7]/C
housekeeping/gpio_configure_reg[27][8]/C
housekeeping/gpio_configure_reg[27][9]/C
housekeeping/gpio_configure_reg[28][0]/C
housekeeping/gpio_configure_reg[28][10]/C
housekeeping/gpio_configure_reg[28][11]/C
housekeeping/gpio_configure_reg[28][12]/C
housekeeping/gpio_configure_reg[28][1]/C
housekeeping/gpio_configure_reg[28][2]/C
housekeeping/gpio_configure_reg[28][3]/C
housekeeping/gpio_configure_reg[28][4]/C
housekeeping/gpio_configure_reg[28][5]/C
housekeeping/gpio_configure_reg[28][6]/C
housekeeping/gpio_configure_reg[28][7]/C
housekeeping/gpio_configure_reg[28][8]/C
housekeeping/gpio_configure_reg[28][9]/C
housekeeping/gpio_configure_reg[29][0]/C
housekeeping/gpio_configure_reg[29][10]/C
housekeeping/gpio_configure_reg[29][11]/C
housekeeping/gpio_configure_reg[29][12]/C
housekeeping/gpio_configure_reg[29][1]/C
housekeeping/gpio_configure_reg[29][2]/C
housekeeping/gpio_configure_reg[29][3]/C
housekeeping/gpio_configure_reg[29][4]/C
housekeeping/gpio_configure_reg[29][5]/C
housekeeping/gpio_configure_reg[29][6]/C
housekeeping/gpio_configure_reg[29][7]/C
housekeeping/gpio_configure_reg[29][8]/C
housekeeping/gpio_configure_reg[29][9]/C
housekeeping/gpio_configure_reg[2][0]/C
housekeeping/gpio_configure_reg[2][10]/C
housekeeping/gpio_configure_reg[2][11]/C
housekeeping/gpio_configure_reg[2][12]/C
housekeeping/gpio_configure_reg[2][1]/C
housekeeping/gpio_configure_reg[2][2]/C
housekeeping/gpio_configure_reg[2][3]/C
housekeeping/gpio_configure_reg[2][4]/C
housekeeping/gpio_configure_reg[2][5]/C
housekeeping/gpio_configure_reg[2][6]/C
housekeeping/gpio_configure_reg[2][7]/C
housekeeping/gpio_configure_reg[2][8]/C
housekeeping/gpio_configure_reg[2][9]/C
housekeeping/gpio_configure_reg[30][0]/C
housekeeping/gpio_configure_reg[30][10]/C
housekeeping/gpio_configure_reg[30][11]/C
housekeeping/gpio_configure_reg[30][12]/C
housekeeping/gpio_configure_reg[30][1]/C
housekeeping/gpio_configure_reg[30][2]/C
housekeeping/gpio_configure_reg[30][3]/C
housekeeping/gpio_configure_reg[30][4]/C
housekeeping/gpio_configure_reg[30][5]/C
housekeeping/gpio_configure_reg[30][6]/C
housekeeping/gpio_configure_reg[30][7]/C
housekeeping/gpio_configure_reg[30][8]/C
housekeeping/gpio_configure_reg[30][9]/C
housekeeping/gpio_configure_reg[31][0]/C
housekeeping/gpio_configure_reg[31][10]/C
housekeeping/gpio_configure_reg[31][11]/C
housekeeping/gpio_configure_reg[31][12]/C
housekeeping/gpio_configure_reg[31][1]/C
housekeeping/gpio_configure_reg[31][2]/C
housekeeping/gpio_configure_reg[31][3]/C
housekeeping/gpio_configure_reg[31][4]/C
housekeeping/gpio_configure_reg[31][5]/C
housekeeping/gpio_configure_reg[31][6]/C
housekeeping/gpio_configure_reg[31][7]/C
housekeeping/gpio_configure_reg[31][8]/C
housekeeping/gpio_configure_reg[31][9]/C
housekeeping/gpio_configure_reg[32][0]/C
housekeeping/gpio_configure_reg[32][10]/C
housekeeping/gpio_configure_reg[32][11]/C
housekeeping/gpio_configure_reg[32][12]/C
housekeeping/gpio_configure_reg[32][1]/C
housekeeping/gpio_configure_reg[32][2]/C
housekeeping/gpio_configure_reg[32][3]/C
housekeeping/gpio_configure_reg[32][4]/C
housekeeping/gpio_configure_reg[32][5]/C
housekeeping/gpio_configure_reg[32][6]/C
housekeeping/gpio_configure_reg[32][7]/C
housekeeping/gpio_configure_reg[32][8]/C
housekeeping/gpio_configure_reg[32][9]/C
housekeeping/gpio_configure_reg[33][0]/C
housekeeping/gpio_configure_reg[33][10]/C
housekeeping/gpio_configure_reg[33][11]/C
housekeeping/gpio_configure_reg[33][12]/C
housekeeping/gpio_configure_reg[33][1]/C
housekeeping/gpio_configure_reg[33][2]/C
housekeeping/gpio_configure_reg[33][3]/C
housekeeping/gpio_configure_reg[33][4]/C
housekeeping/gpio_configure_reg[33][5]/C
housekeeping/gpio_configure_reg[33][6]/C
housekeeping/gpio_configure_reg[33][7]/C
housekeeping/gpio_configure_reg[33][8]/C
housekeeping/gpio_configure_reg[33][9]/C
housekeeping/gpio_configure_reg[34][0]/C
housekeeping/gpio_configure_reg[34][10]/C
housekeeping/gpio_configure_reg[34][11]/C
housekeeping/gpio_configure_reg[34][12]/C
housekeeping/gpio_configure_reg[34][1]/C
housekeeping/gpio_configure_reg[34][2]/C
housekeeping/gpio_configure_reg[34][3]/C
housekeeping/gpio_configure_reg[34][4]/C
housekeeping/gpio_configure_reg[34][5]/C
housekeeping/gpio_configure_reg[34][6]/C
housekeeping/gpio_configure_reg[34][7]/C
housekeeping/gpio_configure_reg[34][8]/C
housekeeping/gpio_configure_reg[34][9]/C
housekeeping/gpio_configure_reg[35][0]/C
housekeeping/gpio_configure_reg[35][10]/C
housekeeping/gpio_configure_reg[35][11]/C
housekeeping/gpio_configure_reg[35][12]/C
housekeeping/gpio_configure_reg[35][1]/C
housekeeping/gpio_configure_reg[35][2]/C
housekeeping/gpio_configure_reg[35][3]/C
housekeeping/gpio_configure_reg[35][4]/C
housekeeping/gpio_configure_reg[35][5]/C
housekeeping/gpio_configure_reg[35][6]/C
housekeeping/gpio_configure_reg[35][7]/C
housekeeping/gpio_configure_reg[35][8]/C
housekeeping/gpio_configure_reg[35][9]/C
housekeeping/gpio_configure_reg[36][0]/C
housekeeping/gpio_configure_reg[36][10]/C
housekeeping/gpio_configure_reg[36][11]/C
housekeeping/gpio_configure_reg[36][12]/C
housekeeping/gpio_configure_reg[36][1]/C
housekeeping/gpio_configure_reg[36][2]/C
housekeeping/gpio_configure_reg[36][3]/C
housekeeping/gpio_configure_reg[36][4]/C
housekeeping/gpio_configure_reg[36][5]/C
housekeeping/gpio_configure_reg[36][6]/C
housekeeping/gpio_configure_reg[36][7]/C
housekeeping/gpio_configure_reg[36][8]/C
housekeeping/gpio_configure_reg[36][9]/C
housekeeping/gpio_configure_reg[37][0]/C
housekeeping/gpio_configure_reg[37][10]/C
housekeeping/gpio_configure_reg[37][11]/C
housekeeping/gpio_configure_reg[37][12]/C
housekeeping/gpio_configure_reg[37][1]/C
housekeeping/gpio_configure_reg[37][2]/C
housekeeping/gpio_configure_reg[37][3]/C
housekeeping/gpio_configure_reg[37][4]/C
housekeeping/gpio_configure_reg[37][5]/C
housekeeping/gpio_configure_reg[37][6]/C
housekeeping/gpio_configure_reg[37][7]/C
housekeeping/gpio_configure_reg[37][8]/C
housekeeping/gpio_configure_reg[37][9]/C
housekeeping/gpio_configure_reg[3][0]/C
housekeeping/gpio_configure_reg[3][10]/C
housekeeping/gpio_configure_reg[3][11]/C
housekeeping/gpio_configure_reg[3][12]/C
housekeeping/gpio_configure_reg[3][1]/C
housekeeping/gpio_configure_reg[3][2]/C
housekeeping/gpio_configure_reg[3][3]/C
housekeeping/gpio_configure_reg[3][4]/C
housekeeping/gpio_configure_reg[3][5]/C
housekeeping/gpio_configure_reg[3][6]/C
housekeeping/gpio_configure_reg[3][7]/C
housekeeping/gpio_configure_reg[3][8]/C
housekeeping/gpio_configure_reg[3][9]/C
housekeeping/gpio_configure_reg[4][0]/C
housekeeping/gpio_configure_reg[4][10]/C
housekeeping/gpio_configure_reg[4][11]/C
housekeeping/gpio_configure_reg[4][12]/C
housekeeping/gpio_configure_reg[4][1]/C
housekeeping/gpio_configure_reg[4][2]/C
housekeeping/gpio_configure_reg[4][3]/C
housekeeping/gpio_configure_reg[4][4]/C
housekeeping/gpio_configure_reg[4][5]/C
housekeeping/gpio_configure_reg[4][6]/C
housekeeping/gpio_configure_reg[4][7]/C
housekeeping/gpio_configure_reg[4][8]/C
housekeeping/gpio_configure_reg[4][9]/C
housekeeping/gpio_configure_reg[5][0]/C
housekeeping/gpio_configure_reg[5][10]/C
housekeeping/gpio_configure_reg[5][11]/C
housekeeping/gpio_configure_reg[5][12]/C
housekeeping/gpio_configure_reg[5][1]/C
housekeeping/gpio_configure_reg[5][2]/C
housekeeping/gpio_configure_reg[5][3]/C
housekeeping/gpio_configure_reg[5][4]/C
housekeeping/gpio_configure_reg[5][5]/C
housekeeping/gpio_configure_reg[5][6]/C
housekeeping/gpio_configure_reg[5][7]/C
housekeeping/gpio_configure_reg[5][8]/C
housekeeping/gpio_configure_reg[5][9]/C
housekeeping/gpio_configure_reg[6][0]/C
housekeeping/gpio_configure_reg[6][10]/C
housekeeping/gpio_configure_reg[6][11]/C
housekeeping/gpio_configure_reg[6][12]/C
housekeeping/gpio_configure_reg[6][1]/C
housekeeping/gpio_configure_reg[6][2]/C
housekeeping/gpio_configure_reg[6][3]/C
housekeeping/gpio_configure_reg[6][4]/C
housekeeping/gpio_configure_reg[6][5]/C
housekeeping/gpio_configure_reg[6][6]/C
housekeeping/gpio_configure_reg[6][7]/C
housekeeping/gpio_configure_reg[6][8]/C
housekeeping/gpio_configure_reg[6][9]/C
housekeeping/gpio_configure_reg[7][0]/C
housekeeping/gpio_configure_reg[7][10]/C
housekeeping/gpio_configure_reg[7][11]/C
housekeeping/gpio_configure_reg[7][12]/C
housekeeping/gpio_configure_reg[7][1]/C
housekeeping/gpio_configure_reg[7][2]/C
housekeeping/gpio_configure_reg[7][3]/C
housekeeping/gpio_configure_reg[7][4]/C
housekeeping/gpio_configure_reg[7][5]/C
housekeeping/gpio_configure_reg[7][6]/C
housekeeping/gpio_configure_reg[7][7]/C
housekeeping/gpio_configure_reg[7][8]/C
housekeeping/gpio_configure_reg[7][9]/C
housekeeping/gpio_configure_reg[8][0]/C
housekeeping/gpio_configure_reg[8][10]/C
housekeeping/gpio_configure_reg[8][11]/C
housekeeping/gpio_configure_reg[8][12]/C
housekeeping/gpio_configure_reg[8][1]/C
housekeeping/gpio_configure_reg[8][2]/C
housekeeping/gpio_configure_reg[8][3]/C
housekeeping/gpio_configure_reg[8][4]/C
housekeeping/gpio_configure_reg[8][5]/C
housekeeping/gpio_configure_reg[8][6]/C
housekeeping/gpio_configure_reg[8][7]/C
housekeeping/gpio_configure_reg[8][8]/C
housekeeping/gpio_configure_reg[8][9]/C
housekeeping/gpio_configure_reg[9][0]/C
housekeeping/gpio_configure_reg[9][10]/C
housekeeping/gpio_configure_reg[9][11]/C
housekeeping/gpio_configure_reg[9][12]/C
housekeeping/gpio_configure_reg[9][1]/C
housekeeping/gpio_configure_reg[9][2]/C
housekeeping/gpio_configure_reg[9][3]/C
housekeeping/gpio_configure_reg[9][4]/C
housekeeping/gpio_configure_reg[9][5]/C
housekeeping/gpio_configure_reg[9][6]/C
housekeeping/gpio_configure_reg[9][7]/C
housekeeping/gpio_configure_reg[9][8]/C
housekeeping/gpio_configure_reg[9][9]/C
housekeeping/hkspi_disable_reg/C
housekeeping/irq_1_inputsrc_reg/C
housekeeping/irq_2_inputsrc_reg/C
housekeeping/irq_spi_reg/C
housekeeping/mgmt_gpio_data_buf_reg[0]/C
housekeeping/mgmt_gpio_data_buf_reg[10]/C
housekeeping/mgmt_gpio_data_buf_reg[11]/C
housekeeping/mgmt_gpio_data_buf_reg[12]/C
housekeeping/mgmt_gpio_data_buf_reg[13]/C
housekeeping/mgmt_gpio_data_buf_reg[14]/C
housekeeping/mgmt_gpio_data_buf_reg[15]/C
housekeeping/mgmt_gpio_data_buf_reg[16]/C
housekeeping/mgmt_gpio_data_buf_reg[17]/C
housekeeping/mgmt_gpio_data_buf_reg[18]/C
housekeeping/mgmt_gpio_data_buf_reg[19]/C
housekeeping/mgmt_gpio_data_buf_reg[1]/C
housekeeping/mgmt_gpio_data_buf_reg[20]/C
housekeeping/mgmt_gpio_data_buf_reg[21]/C
housekeeping/mgmt_gpio_data_buf_reg[22]/C
housekeeping/mgmt_gpio_data_buf_reg[23]/C
housekeeping/mgmt_gpio_data_buf_reg[2]/C
housekeeping/mgmt_gpio_data_buf_reg[3]/C
housekeeping/mgmt_gpio_data_buf_reg[4]/C
housekeeping/mgmt_gpio_data_buf_reg[5]/C
housekeeping/mgmt_gpio_data_buf_reg[6]/C
housekeeping/mgmt_gpio_data_buf_reg[7]/C
housekeeping/mgmt_gpio_data_buf_reg[8]/C
housekeeping/mgmt_gpio_data_buf_reg[9]/C
housekeeping/mgmt_gpio_data_reg[0]/C
housekeeping/mgmt_gpio_data_reg[10]/C
housekeeping/mgmt_gpio_data_reg[11]/C
housekeeping/mgmt_gpio_data_reg[12]/C
housekeeping/mgmt_gpio_data_reg[13]/C
housekeeping/mgmt_gpio_data_reg[14]/C
housekeeping/mgmt_gpio_data_reg[15]/C
housekeeping/mgmt_gpio_data_reg[16]/C
housekeeping/mgmt_gpio_data_reg[17]/C
housekeeping/mgmt_gpio_data_reg[18]/C
housekeeping/mgmt_gpio_data_reg[19]/C
housekeeping/mgmt_gpio_data_reg[1]/C
housekeeping/mgmt_gpio_data_reg[20]/C
housekeeping/mgmt_gpio_data_reg[21]/C
housekeeping/mgmt_gpio_data_reg[22]/C
housekeeping/mgmt_gpio_data_reg[23]/C
housekeeping/mgmt_gpio_data_reg[24]/C
housekeeping/mgmt_gpio_data_reg[25]/C
housekeeping/mgmt_gpio_data_reg[26]/C
housekeeping/mgmt_gpio_data_reg[27]/C
housekeeping/mgmt_gpio_data_reg[28]/C
housekeeping/mgmt_gpio_data_reg[29]/C
housekeeping/mgmt_gpio_data_reg[2]/C
housekeeping/mgmt_gpio_data_reg[30]/C
housekeeping/mgmt_gpio_data_reg[31]/C
housekeeping/mgmt_gpio_data_reg[32]/C
housekeeping/mgmt_gpio_data_reg[33]/C
housekeeping/mgmt_gpio_data_reg[34]/C
housekeeping/mgmt_gpio_data_reg[35]/C
housekeeping/mgmt_gpio_data_reg[36]/C
housekeeping/mgmt_gpio_data_reg[37]/C
housekeeping/mgmt_gpio_data_reg[3]/C
housekeeping/mgmt_gpio_data_reg[4]/C
housekeeping/mgmt_gpio_data_reg[5]/C
housekeeping/mgmt_gpio_data_reg[6]/C
housekeeping/mgmt_gpio_data_reg[7]/C
housekeeping/mgmt_gpio_data_reg[8]/C
housekeeping/mgmt_gpio_data_reg[9]/C
housekeeping/pll90_sel_reg[0]/C
housekeeping/pll90_sel_reg[1]/C
housekeeping/pll90_sel_reg[2]/C
housekeeping/pll_bypass_reg/C
housekeeping/pll_dco_ena_reg/C
housekeeping/pll_div_reg[0]/C
housekeeping/pll_div_reg[1]/C
housekeeping/pll_div_reg[2]/C
housekeeping/pll_div_reg[3]/C
housekeeping/pll_div_reg[4]/C
housekeeping/pll_ena_reg/C
housekeeping/pll_sel_reg[0]/C
housekeeping/pll_sel_reg[1]/C
housekeeping/pll_sel_reg[2]/C
housekeeping/pll_trim_reg[0]/C
housekeeping/pll_trim_reg[10]/C
housekeeping/pll_trim_reg[11]/C
housekeeping/pll_trim_reg[12]/C
housekeeping/pll_trim_reg[13]/C
housekeeping/pll_trim_reg[14]/C
housekeeping/pll_trim_reg[15]/C
housekeeping/pll_trim_reg[16]/C
housekeeping/pll_trim_reg[17]/C
housekeeping/pll_trim_reg[18]/C
housekeeping/pll_trim_reg[19]/C
housekeeping/pll_trim_reg[1]/C
housekeeping/pll_trim_reg[20]/C
housekeeping/pll_trim_reg[21]/C
housekeeping/pll_trim_reg[22]/C
housekeeping/pll_trim_reg[23]/C
housekeeping/pll_trim_reg[24]/C
housekeeping/pll_trim_reg[25]/C
housekeeping/pll_trim_reg[2]/C
housekeeping/pll_trim_reg[3]/C
housekeeping/pll_trim_reg[4]/C
housekeeping/pll_trim_reg[5]/C
housekeeping/pll_trim_reg[6]/C
housekeeping/pll_trim_reg[7]/C
housekeeping/pll_trim_reg[8]/C
housekeeping/pll_trim_reg[9]/C
housekeeping/pwr_ctrl_out_reg[0]/C
housekeeping/pwr_ctrl_out_reg[1]/C
housekeeping/pwr_ctrl_out_reg[2]/C
housekeeping/pwr_ctrl_out_reg[3]/C
housekeeping/reset_reg_reg/C
housekeeping/serial_bb_clock_reg/C
housekeeping/serial_bb_data_1_reg/C
housekeeping/serial_bb_data_2_reg/C
housekeeping/serial_bb_enable_reg/C
housekeeping/serial_bb_load_reg/C
housekeeping/serial_bb_resetn_reg/C
housekeeping/serial_xfer_reg/C
housekeeping/trap_output_dest_reg/C

 There are 615 register/latch pins with no clock driven by root clock pin: housekeeping/wbbd_sck_reg/Q (HIGH)

housekeeping/clk1_output_dest_reg/C
housekeeping/clk2_output_dest_reg/C
housekeeping/gpio_configure_reg[0][0]/C
housekeeping/gpio_configure_reg[0][10]/C
housekeeping/gpio_configure_reg[0][11]/C
housekeeping/gpio_configure_reg[0][12]/C
housekeeping/gpio_configure_reg[0][1]/C
housekeeping/gpio_configure_reg[0][2]/C
housekeeping/gpio_configure_reg[0][3]/C
housekeeping/gpio_configure_reg[0][4]/C
housekeeping/gpio_configure_reg[0][5]/C
housekeeping/gpio_configure_reg[0][6]/C
housekeeping/gpio_configure_reg[0][7]/C
housekeeping/gpio_configure_reg[0][8]/C
housekeeping/gpio_configure_reg[0][9]/C
housekeeping/gpio_configure_reg[10][0]/C
housekeeping/gpio_configure_reg[10][10]/C
housekeeping/gpio_configure_reg[10][11]/C
housekeeping/gpio_configure_reg[10][12]/C
housekeeping/gpio_configure_reg[10][1]/C
housekeeping/gpio_configure_reg[10][2]/C
housekeeping/gpio_configure_reg[10][3]/C
housekeeping/gpio_configure_reg[10][4]/C
housekeeping/gpio_configure_reg[10][5]/C
housekeeping/gpio_configure_reg[10][6]/C
housekeeping/gpio_configure_reg[10][7]/C
housekeeping/gpio_configure_reg[10][8]/C
housekeeping/gpio_configure_reg[10][9]/C
housekeeping/gpio_configure_reg[11][0]/C
housekeeping/gpio_configure_reg[11][10]/C
housekeeping/gpio_configure_reg[11][11]/C
housekeeping/gpio_configure_reg[11][12]/C
housekeeping/gpio_configure_reg[11][1]/C
housekeeping/gpio_configure_reg[11][2]/C
housekeeping/gpio_configure_reg[11][3]/C
housekeeping/gpio_configure_reg[11][4]/C
housekeeping/gpio_configure_reg[11][5]/C
housekeeping/gpio_configure_reg[11][6]/C
housekeeping/gpio_configure_reg[11][7]/C
housekeeping/gpio_configure_reg[11][8]/C
housekeeping/gpio_configure_reg[11][9]/C
housekeeping/gpio_configure_reg[12][0]/C
housekeeping/gpio_configure_reg[12][10]/C
housekeeping/gpio_configure_reg[12][11]/C
housekeeping/gpio_configure_reg[12][12]/C
housekeeping/gpio_configure_reg[12][1]/C
housekeeping/gpio_configure_reg[12][2]/C
housekeeping/gpio_configure_reg[12][3]/C
housekeeping/gpio_configure_reg[12][4]/C
housekeeping/gpio_configure_reg[12][5]/C
housekeeping/gpio_configure_reg[12][6]/C
housekeeping/gpio_configure_reg[12][7]/C
housekeeping/gpio_configure_reg[12][8]/C
housekeeping/gpio_configure_reg[12][9]/C
housekeeping/gpio_configure_reg[13][0]/C
housekeeping/gpio_configure_reg[13][10]/C
housekeeping/gpio_configure_reg[13][11]/C
housekeeping/gpio_configure_reg[13][12]/C
housekeeping/gpio_configure_reg[13][1]/C
housekeeping/gpio_configure_reg[13][2]/C
housekeeping/gpio_configure_reg[13][3]/C
housekeeping/gpio_configure_reg[13][4]/C
housekeeping/gpio_configure_reg[13][5]/C
housekeeping/gpio_configure_reg[13][6]/C
housekeeping/gpio_configure_reg[13][7]/C
housekeeping/gpio_configure_reg[13][8]/C
housekeeping/gpio_configure_reg[13][9]/C
housekeeping/gpio_configure_reg[14][0]/C
housekeeping/gpio_configure_reg[14][10]/C
housekeeping/gpio_configure_reg[14][11]/C
housekeeping/gpio_configure_reg[14][12]/C
housekeeping/gpio_configure_reg[14][1]/C
housekeeping/gpio_configure_reg[14][2]/C
housekeeping/gpio_configure_reg[14][3]/C
housekeeping/gpio_configure_reg[14][4]/C
housekeeping/gpio_configure_reg[14][5]/C
housekeeping/gpio_configure_reg[14][6]/C
housekeeping/gpio_configure_reg[14][7]/C
housekeeping/gpio_configure_reg[14][8]/C
housekeeping/gpio_configure_reg[14][9]/C
housekeeping/gpio_configure_reg[15][0]/C
housekeeping/gpio_configure_reg[15][10]/C
housekeeping/gpio_configure_reg[15][11]/C
housekeeping/gpio_configure_reg[15][12]/C
housekeeping/gpio_configure_reg[15][1]/C
housekeeping/gpio_configure_reg[15][2]/C
housekeeping/gpio_configure_reg[15][3]/C
housekeeping/gpio_configure_reg[15][4]/C
housekeeping/gpio_configure_reg[15][5]/C
housekeeping/gpio_configure_reg[15][6]/C
housekeeping/gpio_configure_reg[15][7]/C
housekeeping/gpio_configure_reg[15][8]/C
housekeeping/gpio_configure_reg[15][9]/C
housekeeping/gpio_configure_reg[16][0]/C
housekeeping/gpio_configure_reg[16][10]/C
housekeeping/gpio_configure_reg[16][11]/C
housekeeping/gpio_configure_reg[16][12]/C
housekeeping/gpio_configure_reg[16][1]/C
housekeeping/gpio_configure_reg[16][2]/C
housekeeping/gpio_configure_reg[16][3]/C
housekeeping/gpio_configure_reg[16][4]/C
housekeeping/gpio_configure_reg[16][5]/C
housekeeping/gpio_configure_reg[16][6]/C
housekeeping/gpio_configure_reg[16][7]/C
housekeeping/gpio_configure_reg[16][8]/C
housekeeping/gpio_configure_reg[16][9]/C
housekeeping/gpio_configure_reg[17][0]/C
housekeeping/gpio_configure_reg[17][10]/C
housekeeping/gpio_configure_reg[17][11]/C
housekeeping/gpio_configure_reg[17][12]/C
housekeeping/gpio_configure_reg[17][1]/C
housekeeping/gpio_configure_reg[17][2]/C
housekeeping/gpio_configure_reg[17][3]/C
housekeeping/gpio_configure_reg[17][4]/C
housekeeping/gpio_configure_reg[17][5]/C
housekeeping/gpio_configure_reg[17][6]/C
housekeeping/gpio_configure_reg[17][7]/C
housekeeping/gpio_configure_reg[17][8]/C
housekeeping/gpio_configure_reg[17][9]/C
housekeeping/gpio_configure_reg[18][0]/C
housekeeping/gpio_configure_reg[18][10]/C
housekeeping/gpio_configure_reg[18][11]/C
housekeeping/gpio_configure_reg[18][12]/C
housekeeping/gpio_configure_reg[18][1]/C
housekeeping/gpio_configure_reg[18][2]/C
housekeeping/gpio_configure_reg[18][3]/C
housekeeping/gpio_configure_reg[18][4]/C
housekeeping/gpio_configure_reg[18][5]/C
housekeeping/gpio_configure_reg[18][6]/C
housekeeping/gpio_configure_reg[18][7]/C
housekeeping/gpio_configure_reg[18][8]/C
housekeeping/gpio_configure_reg[18][9]/C
housekeeping/gpio_configure_reg[19][0]/C
housekeeping/gpio_configure_reg[19][10]/C
housekeeping/gpio_configure_reg[19][11]/C
housekeeping/gpio_configure_reg[19][12]/C
housekeeping/gpio_configure_reg[19][1]/C
housekeeping/gpio_configure_reg[19][2]/C
housekeeping/gpio_configure_reg[19][3]/C
housekeeping/gpio_configure_reg[19][4]/C
housekeeping/gpio_configure_reg[19][5]/C
housekeeping/gpio_configure_reg[19][6]/C
housekeeping/gpio_configure_reg[19][7]/C
housekeeping/gpio_configure_reg[19][8]/C
housekeeping/gpio_configure_reg[19][9]/C
housekeeping/gpio_configure_reg[1][0]/C
housekeeping/gpio_configure_reg[1][10]/C
housekeeping/gpio_configure_reg[1][11]/C
housekeeping/gpio_configure_reg[1][12]/C
housekeeping/gpio_configure_reg[1][1]/C
housekeeping/gpio_configure_reg[1][2]/C
housekeeping/gpio_configure_reg[1][3]/C
housekeeping/gpio_configure_reg[1][4]/C
housekeeping/gpio_configure_reg[1][5]/C
housekeeping/gpio_configure_reg[1][6]/C
housekeeping/gpio_configure_reg[1][7]/C
housekeeping/gpio_configure_reg[1][8]/C
housekeeping/gpio_configure_reg[1][9]/C
housekeeping/gpio_configure_reg[20][0]/C
housekeeping/gpio_configure_reg[20][10]/C
housekeeping/gpio_configure_reg[20][11]/C
housekeeping/gpio_configure_reg[20][12]/C
housekeeping/gpio_configure_reg[20][1]/C
housekeeping/gpio_configure_reg[20][2]/C
housekeeping/gpio_configure_reg[20][3]/C
housekeeping/gpio_configure_reg[20][4]/C
housekeeping/gpio_configure_reg[20][5]/C
housekeeping/gpio_configure_reg[20][6]/C
housekeeping/gpio_configure_reg[20][7]/C
housekeeping/gpio_configure_reg[20][8]/C
housekeeping/gpio_configure_reg[20][9]/C
housekeeping/gpio_configure_reg[21][0]/C
housekeeping/gpio_configure_reg[21][10]/C
housekeeping/gpio_configure_reg[21][11]/C
housekeeping/gpio_configure_reg[21][12]/C
housekeeping/gpio_configure_reg[21][1]/C
housekeeping/gpio_configure_reg[21][2]/C
housekeeping/gpio_configure_reg[21][3]/C
housekeeping/gpio_configure_reg[21][4]/C
housekeeping/gpio_configure_reg[21][5]/C
housekeeping/gpio_configure_reg[21][6]/C
housekeeping/gpio_configure_reg[21][7]/C
housekeeping/gpio_configure_reg[21][8]/C
housekeeping/gpio_configure_reg[21][9]/C
housekeeping/gpio_configure_reg[22][0]/C
housekeeping/gpio_configure_reg[22][10]/C
housekeeping/gpio_configure_reg[22][11]/C
housekeeping/gpio_configure_reg[22][12]/C
housekeeping/gpio_configure_reg[22][1]/C
housekeeping/gpio_configure_reg[22][2]/C
housekeeping/gpio_configure_reg[22][3]/C
housekeeping/gpio_configure_reg[22][4]/C
housekeeping/gpio_configure_reg[22][5]/C
housekeeping/gpio_configure_reg[22][6]/C
housekeeping/gpio_configure_reg[22][7]/C
housekeeping/gpio_configure_reg[22][8]/C
housekeeping/gpio_configure_reg[22][9]/C
housekeeping/gpio_configure_reg[23][0]/C
housekeeping/gpio_configure_reg[23][10]/C
housekeeping/gpio_configure_reg[23][11]/C
housekeeping/gpio_configure_reg[23][12]/C
housekeeping/gpio_configure_reg[23][1]/C
housekeeping/gpio_configure_reg[23][2]/C
housekeeping/gpio_configure_reg[23][3]/C
housekeeping/gpio_configure_reg[23][4]/C
housekeeping/gpio_configure_reg[23][5]/C
housekeeping/gpio_configure_reg[23][6]/C
housekeeping/gpio_configure_reg[23][7]/C
housekeeping/gpio_configure_reg[23][8]/C
housekeeping/gpio_configure_reg[23][9]/C
housekeeping/gpio_configure_reg[24][0]/C
housekeeping/gpio_configure_reg[24][10]/C
housekeeping/gpio_configure_reg[24][11]/C
housekeeping/gpio_configure_reg[24][12]/C
housekeeping/gpio_configure_reg[24][1]/C
housekeeping/gpio_configure_reg[24][2]/C
housekeeping/gpio_configure_reg[24][3]/C
housekeeping/gpio_configure_reg[24][4]/C
housekeeping/gpio_configure_reg[24][5]/C
housekeeping/gpio_configure_reg[24][6]/C
housekeeping/gpio_configure_reg[24][7]/C
housekeeping/gpio_configure_reg[24][8]/C
housekeeping/gpio_configure_reg[24][9]/C
housekeeping/gpio_configure_reg[25][0]/C
housekeeping/gpio_configure_reg[25][10]/C
housekeeping/gpio_configure_reg[25][11]/C
housekeeping/gpio_configure_reg[25][12]/C
housekeeping/gpio_configure_reg[25][1]/C
housekeeping/gpio_configure_reg[25][2]/C
housekeeping/gpio_configure_reg[25][3]/C
housekeeping/gpio_configure_reg[25][4]/C
housekeeping/gpio_configure_reg[25][5]/C
housekeeping/gpio_configure_reg[25][6]/C
housekeeping/gpio_configure_reg[25][7]/C
housekeeping/gpio_configure_reg[25][8]/C
housekeeping/gpio_configure_reg[25][9]/C
housekeeping/gpio_configure_reg[26][0]/C
housekeeping/gpio_configure_reg[26][10]/C
housekeeping/gpio_configure_reg[26][11]/C
housekeeping/gpio_configure_reg[26][12]/C
housekeeping/gpio_configure_reg[26][1]/C
housekeeping/gpio_configure_reg[26][2]/C
housekeeping/gpio_configure_reg[26][3]/C
housekeeping/gpio_configure_reg[26][4]/C
housekeeping/gpio_configure_reg[26][5]/C
housekeeping/gpio_configure_reg[26][6]/C
housekeeping/gpio_configure_reg[26][7]/C
housekeeping/gpio_configure_reg[26][8]/C
housekeeping/gpio_configure_reg[26][9]/C
housekeeping/gpio_configure_reg[27][0]/C
housekeeping/gpio_configure_reg[27][10]/C
housekeeping/gpio_configure_reg[27][11]/C
housekeeping/gpio_configure_reg[27][12]/C
housekeeping/gpio_configure_reg[27][1]/C
housekeeping/gpio_configure_reg[27][2]/C
housekeeping/gpio_configure_reg[27][3]/C
housekeeping/gpio_configure_reg[27][4]/C
housekeeping/gpio_configure_reg[27][5]/C
housekeeping/gpio_configure_reg[27][6]/C
housekeeping/gpio_configure_reg[27][7]/C
housekeeping/gpio_configure_reg[27][8]/C
housekeeping/gpio_configure_reg[27][9]/C
housekeeping/gpio_configure_reg[28][0]/C
housekeeping/gpio_configure_reg[28][10]/C
housekeeping/gpio_configure_reg[28][11]/C
housekeeping/gpio_configure_reg[28][12]/C
housekeeping/gpio_configure_reg[28][1]/C
housekeeping/gpio_configure_reg[28][2]/C
housekeeping/gpio_configure_reg[28][3]/C
housekeeping/gpio_configure_reg[28][4]/C
housekeeping/gpio_configure_reg[28][5]/C
housekeeping/gpio_configure_reg[28][6]/C
housekeeping/gpio_configure_reg[28][7]/C
housekeeping/gpio_configure_reg[28][8]/C
housekeeping/gpio_configure_reg[28][9]/C
housekeeping/gpio_configure_reg[29][0]/C
housekeeping/gpio_configure_reg[29][10]/C
housekeeping/gpio_configure_reg[29][11]/C
housekeeping/gpio_configure_reg[29][12]/C
housekeeping/gpio_configure_reg[29][1]/C
housekeeping/gpio_configure_reg[29][2]/C
housekeeping/gpio_configure_reg[29][3]/C
housekeeping/gpio_configure_reg[29][4]/C
housekeeping/gpio_configure_reg[29][5]/C
housekeeping/gpio_configure_reg[29][6]/C
housekeeping/gpio_configure_reg[29][7]/C
housekeeping/gpio_configure_reg[29][8]/C
housekeeping/gpio_configure_reg[29][9]/C
housekeeping/gpio_configure_reg[2][0]/C
housekeeping/gpio_configure_reg[2][10]/C
housekeeping/gpio_configure_reg[2][11]/C
housekeeping/gpio_configure_reg[2][12]/C
housekeeping/gpio_configure_reg[2][1]/C
housekeeping/gpio_configure_reg[2][2]/C
housekeeping/gpio_configure_reg[2][3]/C
housekeeping/gpio_configure_reg[2][4]/C
housekeeping/gpio_configure_reg[2][5]/C
housekeeping/gpio_configure_reg[2][6]/C
housekeeping/gpio_configure_reg[2][7]/C
housekeeping/gpio_configure_reg[2][8]/C
housekeeping/gpio_configure_reg[2][9]/C
housekeeping/gpio_configure_reg[30][0]/C
housekeeping/gpio_configure_reg[30][10]/C
housekeeping/gpio_configure_reg[30][11]/C
housekeeping/gpio_configure_reg[30][12]/C
housekeeping/gpio_configure_reg[30][1]/C
housekeeping/gpio_configure_reg[30][2]/C
housekeeping/gpio_configure_reg[30][3]/C
housekeeping/gpio_configure_reg[30][4]/C
housekeeping/gpio_configure_reg[30][5]/C
housekeeping/gpio_configure_reg[30][6]/C
housekeeping/gpio_configure_reg[30][7]/C
housekeeping/gpio_configure_reg[30][8]/C
housekeeping/gpio_configure_reg[30][9]/C
housekeeping/gpio_configure_reg[31][0]/C
housekeeping/gpio_configure_reg[31][10]/C
housekeeping/gpio_configure_reg[31][11]/C
housekeeping/gpio_configure_reg[31][12]/C
housekeeping/gpio_configure_reg[31][1]/C
housekeeping/gpio_configure_reg[31][2]/C
housekeeping/gpio_configure_reg[31][3]/C
housekeeping/gpio_configure_reg[31][4]/C
housekeeping/gpio_configure_reg[31][5]/C
housekeeping/gpio_configure_reg[31][6]/C
housekeeping/gpio_configure_reg[31][7]/C
housekeeping/gpio_configure_reg[31][8]/C
housekeeping/gpio_configure_reg[31][9]/C
housekeeping/gpio_configure_reg[32][0]/C
housekeeping/gpio_configure_reg[32][10]/C
housekeeping/gpio_configure_reg[32][11]/C
housekeeping/gpio_configure_reg[32][12]/C
housekeeping/gpio_configure_reg[32][1]/C
housekeeping/gpio_configure_reg[32][2]/C
housekeeping/gpio_configure_reg[32][3]/C
housekeeping/gpio_configure_reg[32][4]/C
housekeeping/gpio_configure_reg[32][5]/C
housekeeping/gpio_configure_reg[32][6]/C
housekeeping/gpio_configure_reg[32][7]/C
housekeeping/gpio_configure_reg[32][8]/C
housekeeping/gpio_configure_reg[32][9]/C
housekeeping/gpio_configure_reg[33][0]/C
housekeeping/gpio_configure_reg[33][10]/C
housekeeping/gpio_configure_reg[33][11]/C
housekeeping/gpio_configure_reg[33][12]/C
housekeeping/gpio_configure_reg[33][1]/C
housekeeping/gpio_configure_reg[33][2]/C
housekeeping/gpio_configure_reg[33][3]/C
housekeeping/gpio_configure_reg[33][4]/C
housekeeping/gpio_configure_reg[33][5]/C
housekeeping/gpio_configure_reg[33][6]/C
housekeeping/gpio_configure_reg[33][7]/C
housekeeping/gpio_configure_reg[33][8]/C
housekeeping/gpio_configure_reg[33][9]/C
housekeeping/gpio_configure_reg[34][0]/C
housekeeping/gpio_configure_reg[34][10]/C
housekeeping/gpio_configure_reg[34][11]/C
housekeeping/gpio_configure_reg[34][12]/C
housekeeping/gpio_configure_reg[34][1]/C
housekeeping/gpio_configure_reg[34][2]/C
housekeeping/gpio_configure_reg[34][3]/C
housekeeping/gpio_configure_reg[34][4]/C
housekeeping/gpio_configure_reg[34][5]/C
housekeeping/gpio_configure_reg[34][6]/C
housekeeping/gpio_configure_reg[34][7]/C
housekeeping/gpio_configure_reg[34][8]/C
housekeeping/gpio_configure_reg[34][9]/C
housekeeping/gpio_configure_reg[35][0]/C
housekeeping/gpio_configure_reg[35][10]/C
housekeeping/gpio_configure_reg[35][11]/C
housekeeping/gpio_configure_reg[35][12]/C
housekeeping/gpio_configure_reg[35][1]/C
housekeeping/gpio_configure_reg[35][2]/C
housekeeping/gpio_configure_reg[35][3]/C
housekeeping/gpio_configure_reg[35][4]/C
housekeeping/gpio_configure_reg[35][5]/C
housekeeping/gpio_configure_reg[35][6]/C
housekeeping/gpio_configure_reg[35][7]/C
housekeeping/gpio_configure_reg[35][8]/C
housekeeping/gpio_configure_reg[35][9]/C
housekeeping/gpio_configure_reg[36][0]/C
housekeeping/gpio_configure_reg[36][10]/C
housekeeping/gpio_configure_reg[36][11]/C
housekeeping/gpio_configure_reg[36][12]/C
housekeeping/gpio_configure_reg[36][1]/C
housekeeping/gpio_configure_reg[36][2]/C
housekeeping/gpio_configure_reg[36][3]/C
housekeeping/gpio_configure_reg[36][4]/C
housekeeping/gpio_configure_reg[36][5]/C
housekeeping/gpio_configure_reg[36][6]/C
housekeeping/gpio_configure_reg[36][7]/C
housekeeping/gpio_configure_reg[36][8]/C
housekeeping/gpio_configure_reg[36][9]/C
housekeeping/gpio_configure_reg[37][0]/C
housekeeping/gpio_configure_reg[37][10]/C
housekeeping/gpio_configure_reg[37][11]/C
housekeeping/gpio_configure_reg[37][12]/C
housekeeping/gpio_configure_reg[37][1]/C
housekeeping/gpio_configure_reg[37][2]/C
housekeeping/gpio_configure_reg[37][3]/C
housekeeping/gpio_configure_reg[37][4]/C
housekeeping/gpio_configure_reg[37][5]/C
housekeeping/gpio_configure_reg[37][6]/C
housekeeping/gpio_configure_reg[37][7]/C
housekeeping/gpio_configure_reg[37][8]/C
housekeeping/gpio_configure_reg[37][9]/C
housekeeping/gpio_configure_reg[3][0]/C
housekeeping/gpio_configure_reg[3][10]/C
housekeeping/gpio_configure_reg[3][11]/C
housekeeping/gpio_configure_reg[3][12]/C
housekeeping/gpio_configure_reg[3][1]/C
housekeeping/gpio_configure_reg[3][2]/C
housekeeping/gpio_configure_reg[3][3]/C
housekeeping/gpio_configure_reg[3][4]/C
housekeeping/gpio_configure_reg[3][5]/C
housekeeping/gpio_configure_reg[3][6]/C
housekeeping/gpio_configure_reg[3][7]/C
housekeeping/gpio_configure_reg[3][8]/C
housekeeping/gpio_configure_reg[3][9]/C
housekeeping/gpio_configure_reg[4][0]/C
housekeeping/gpio_configure_reg[4][10]/C
housekeeping/gpio_configure_reg[4][11]/C
housekeeping/gpio_configure_reg[4][12]/C
housekeeping/gpio_configure_reg[4][1]/C
housekeeping/gpio_configure_reg[4][2]/C
housekeeping/gpio_configure_reg[4][3]/C
housekeeping/gpio_configure_reg[4][4]/C
housekeeping/gpio_configure_reg[4][5]/C
housekeeping/gpio_configure_reg[4][6]/C
housekeeping/gpio_configure_reg[4][7]/C
housekeeping/gpio_configure_reg[4][8]/C
housekeeping/gpio_configure_reg[4][9]/C
housekeeping/gpio_configure_reg[5][0]/C
housekeeping/gpio_configure_reg[5][10]/C
housekeeping/gpio_configure_reg[5][11]/C
housekeeping/gpio_configure_reg[5][12]/C
housekeeping/gpio_configure_reg[5][1]/C
housekeeping/gpio_configure_reg[5][2]/C
housekeeping/gpio_configure_reg[5][3]/C
housekeeping/gpio_configure_reg[5][4]/C
housekeeping/gpio_configure_reg[5][5]/C
housekeeping/gpio_configure_reg[5][6]/C
housekeeping/gpio_configure_reg[5][7]/C
housekeeping/gpio_configure_reg[5][8]/C
housekeeping/gpio_configure_reg[5][9]/C
housekeeping/gpio_configure_reg[6][0]/C
housekeeping/gpio_configure_reg[6][10]/C
housekeeping/gpio_configure_reg[6][11]/C
housekeeping/gpio_configure_reg[6][12]/C
housekeeping/gpio_configure_reg[6][1]/C
housekeeping/gpio_configure_reg[6][2]/C
housekeeping/gpio_configure_reg[6][3]/C
housekeeping/gpio_configure_reg[6][4]/C
housekeeping/gpio_configure_reg[6][5]/C
housekeeping/gpio_configure_reg[6][6]/C
housekeeping/gpio_configure_reg[6][7]/C
housekeeping/gpio_configure_reg[6][8]/C
housekeeping/gpio_configure_reg[6][9]/C
housekeeping/gpio_configure_reg[7][0]/C
housekeeping/gpio_configure_reg[7][10]/C
housekeeping/gpio_configure_reg[7][11]/C
housekeeping/gpio_configure_reg[7][12]/C
housekeeping/gpio_configure_reg[7][1]/C
housekeeping/gpio_configure_reg[7][2]/C
housekeeping/gpio_configure_reg[7][3]/C
housekeeping/gpio_configure_reg[7][4]/C
housekeeping/gpio_configure_reg[7][5]/C
housekeeping/gpio_configure_reg[7][6]/C
housekeeping/gpio_configure_reg[7][7]/C
housekeeping/gpio_configure_reg[7][8]/C
housekeeping/gpio_configure_reg[7][9]/C
housekeeping/gpio_configure_reg[8][0]/C
housekeeping/gpio_configure_reg[8][10]/C
housekeeping/gpio_configure_reg[8][11]/C
housekeeping/gpio_configure_reg[8][12]/C
housekeeping/gpio_configure_reg[8][1]/C
housekeeping/gpio_configure_reg[8][2]/C
housekeeping/gpio_configure_reg[8][3]/C
housekeeping/gpio_configure_reg[8][4]/C
housekeeping/gpio_configure_reg[8][5]/C
housekeeping/gpio_configure_reg[8][6]/C
housekeeping/gpio_configure_reg[8][7]/C
housekeeping/gpio_configure_reg[8][8]/C
housekeeping/gpio_configure_reg[8][9]/C
housekeeping/gpio_configure_reg[9][0]/C
housekeeping/gpio_configure_reg[9][10]/C
housekeeping/gpio_configure_reg[9][11]/C
housekeeping/gpio_configure_reg[9][12]/C
housekeeping/gpio_configure_reg[9][1]/C
housekeeping/gpio_configure_reg[9][2]/C
housekeeping/gpio_configure_reg[9][3]/C
housekeeping/gpio_configure_reg[9][4]/C
housekeeping/gpio_configure_reg[9][5]/C
housekeeping/gpio_configure_reg[9][6]/C
housekeeping/gpio_configure_reg[9][7]/C
housekeeping/gpio_configure_reg[9][8]/C
housekeeping/gpio_configure_reg[9][9]/C
housekeeping/hkspi_disable_reg/C
housekeeping/irq_1_inputsrc_reg/C
housekeeping/irq_2_inputsrc_reg/C
housekeeping/irq_spi_reg/C
housekeeping/mgmt_gpio_data_buf_reg[0]/C
housekeeping/mgmt_gpio_data_buf_reg[10]/C
housekeeping/mgmt_gpio_data_buf_reg[11]/C
housekeeping/mgmt_gpio_data_buf_reg[12]/C
housekeeping/mgmt_gpio_data_buf_reg[13]/C
housekeeping/mgmt_gpio_data_buf_reg[14]/C
housekeeping/mgmt_gpio_data_buf_reg[15]/C
housekeeping/mgmt_gpio_data_buf_reg[16]/C
housekeeping/mgmt_gpio_data_buf_reg[17]/C
housekeeping/mgmt_gpio_data_buf_reg[18]/C
housekeeping/mgmt_gpio_data_buf_reg[19]/C
housekeeping/mgmt_gpio_data_buf_reg[1]/C
housekeeping/mgmt_gpio_data_buf_reg[20]/C
housekeeping/mgmt_gpio_data_buf_reg[21]/C
housekeeping/mgmt_gpio_data_buf_reg[22]/C
housekeeping/mgmt_gpio_data_buf_reg[23]/C
housekeeping/mgmt_gpio_data_buf_reg[2]/C
housekeeping/mgmt_gpio_data_buf_reg[3]/C
housekeeping/mgmt_gpio_data_buf_reg[4]/C
housekeeping/mgmt_gpio_data_buf_reg[5]/C
housekeeping/mgmt_gpio_data_buf_reg[6]/C
housekeeping/mgmt_gpio_data_buf_reg[7]/C
housekeeping/mgmt_gpio_data_buf_reg[8]/C
housekeeping/mgmt_gpio_data_buf_reg[9]/C
housekeeping/mgmt_gpio_data_reg[0]/C
housekeeping/mgmt_gpio_data_reg[10]/C
housekeeping/mgmt_gpio_data_reg[11]/C
housekeeping/mgmt_gpio_data_reg[12]/C
housekeeping/mgmt_gpio_data_reg[13]/C
housekeeping/mgmt_gpio_data_reg[14]/C
housekeeping/mgmt_gpio_data_reg[15]/C
housekeeping/mgmt_gpio_data_reg[16]/C
housekeeping/mgmt_gpio_data_reg[17]/C
housekeeping/mgmt_gpio_data_reg[18]/C
housekeeping/mgmt_gpio_data_reg[19]/C
housekeeping/mgmt_gpio_data_reg[1]/C
housekeeping/mgmt_gpio_data_reg[20]/C
housekeeping/mgmt_gpio_data_reg[21]/C
housekeeping/mgmt_gpio_data_reg[22]/C
housekeeping/mgmt_gpio_data_reg[23]/C
housekeeping/mgmt_gpio_data_reg[24]/C
housekeeping/mgmt_gpio_data_reg[25]/C
housekeeping/mgmt_gpio_data_reg[26]/C
housekeeping/mgmt_gpio_data_reg[27]/C
housekeeping/mgmt_gpio_data_reg[28]/C
housekeeping/mgmt_gpio_data_reg[29]/C
housekeeping/mgmt_gpio_data_reg[2]/C
housekeeping/mgmt_gpio_data_reg[30]/C
housekeeping/mgmt_gpio_data_reg[31]/C
housekeeping/mgmt_gpio_data_reg[32]/C
housekeeping/mgmt_gpio_data_reg[33]/C
housekeeping/mgmt_gpio_data_reg[34]/C
housekeeping/mgmt_gpio_data_reg[35]/C
housekeeping/mgmt_gpio_data_reg[36]/C
housekeeping/mgmt_gpio_data_reg[37]/C
housekeeping/mgmt_gpio_data_reg[3]/C
housekeeping/mgmt_gpio_data_reg[4]/C
housekeeping/mgmt_gpio_data_reg[5]/C
housekeeping/mgmt_gpio_data_reg[6]/C
housekeeping/mgmt_gpio_data_reg[7]/C
housekeeping/mgmt_gpio_data_reg[8]/C
housekeeping/mgmt_gpio_data_reg[9]/C
housekeeping/pll90_sel_reg[0]/C
housekeeping/pll90_sel_reg[1]/C
housekeeping/pll90_sel_reg[2]/C
housekeeping/pll_bypass_reg/C
housekeeping/pll_dco_ena_reg/C
housekeeping/pll_div_reg[0]/C
housekeeping/pll_div_reg[1]/C
housekeeping/pll_div_reg[2]/C
housekeeping/pll_div_reg[3]/C
housekeeping/pll_div_reg[4]/C
housekeeping/pll_ena_reg/C
housekeeping/pll_sel_reg[0]/C
housekeeping/pll_sel_reg[1]/C
housekeeping/pll_sel_reg[2]/C
housekeeping/pll_trim_reg[0]/C
housekeeping/pll_trim_reg[10]/C
housekeeping/pll_trim_reg[11]/C
housekeeping/pll_trim_reg[12]/C
housekeeping/pll_trim_reg[13]/C
housekeeping/pll_trim_reg[14]/C
housekeeping/pll_trim_reg[15]/C
housekeeping/pll_trim_reg[16]/C
housekeeping/pll_trim_reg[17]/C
housekeeping/pll_trim_reg[18]/C
housekeeping/pll_trim_reg[19]/C
housekeeping/pll_trim_reg[1]/C
housekeeping/pll_trim_reg[20]/C
housekeeping/pll_trim_reg[21]/C
housekeeping/pll_trim_reg[22]/C
housekeeping/pll_trim_reg[23]/C
housekeeping/pll_trim_reg[24]/C
housekeeping/pll_trim_reg[25]/C
housekeeping/pll_trim_reg[2]/C
housekeeping/pll_trim_reg[3]/C
housekeeping/pll_trim_reg[4]/C
housekeeping/pll_trim_reg[5]/C
housekeeping/pll_trim_reg[6]/C
housekeeping/pll_trim_reg[7]/C
housekeeping/pll_trim_reg[8]/C
housekeeping/pll_trim_reg[9]/C
housekeeping/pwr_ctrl_out_reg[0]/C
housekeeping/pwr_ctrl_out_reg[1]/C
housekeeping/pwr_ctrl_out_reg[2]/C
housekeeping/pwr_ctrl_out_reg[3]/C
housekeeping/reset_reg_reg/C
housekeeping/serial_bb_clock_reg/C
housekeeping/serial_bb_data_1_reg/C
housekeeping/serial_bb_data_2_reg/C
housekeeping/serial_bb_enable_reg/C
housekeeping/serial_bb_load_reg/C
housekeeping/serial_bb_resetn_reg/C
housekeeping/serial_xfer_reg/C
housekeeping/trap_output_dest_reg/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3022)
---------------------------------------------------
 There are 2947 pins that are not constrained for maximum delay. (HIGH)

gpio_control_bidir_1[0]/gpio_dm_reg[0]_C/CLR
gpio_control_bidir_1[0]/gpio_dm_reg[0]_C/D
gpio_control_bidir_1[0]/gpio_dm_reg[0]_P/D
gpio_control_bidir_1[0]/gpio_dm_reg[1]_P/D
gpio_control_bidir_1[0]/gpio_dm_reg[1]_P/PRE
gpio_control_bidir_1[0]/gpio_dm_reg[2]_P/D
gpio_control_bidir_1[0]/gpio_dm_reg[2]_P/PRE
gpio_control_bidir_1[0]/gpio_outenb_reg_P/D
gpio_control_bidir_1[0]/gpio_outenb_reg_P/PRE
gpio_control_bidir_1[0]/mgmt_ena_reg_P/D
gpio_control_bidir_1[0]/mgmt_ena_reg_P/PRE
gpio_control_bidir_1[0]/serial_data_out_reg/CLR
gpio_control_bidir_1[0]/serial_data_out_reg/D
gpio_control_bidir_1[0]/shift_register_reg[0]/CLR
gpio_control_bidir_1[0]/shift_register_reg[0]/D
gpio_control_bidir_1[0]/shift_register_reg[10]/CLR
gpio_control_bidir_1[0]/shift_register_reg[10]/D
gpio_control_bidir_1[0]/shift_register_reg[11]/CLR
gpio_control_bidir_1[0]/shift_register_reg[11]/D
gpio_control_bidir_1[0]/shift_register_reg[12]/CLR
gpio_control_bidir_1[0]/shift_register_reg[12]/D
gpio_control_bidir_1[0]/shift_register_reg[1]/CLR
gpio_control_bidir_1[0]/shift_register_reg[1]/D
gpio_control_bidir_1[0]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/D
gpio_control_bidir_1[0]/shift_register_reg[9]_gpio_control_in_1a_c_6/D
gpio_control_bidir_1[1]/gpio_dm_reg[0]_C/CLR
gpio_control_bidir_1[1]/gpio_dm_reg[0]_C/D
gpio_control_bidir_1[1]/gpio_dm_reg[0]_P/D
gpio_control_bidir_1[1]/gpio_dm_reg[1]_P/D
gpio_control_bidir_1[1]/gpio_dm_reg[1]_P/PRE
gpio_control_bidir_1[1]/gpio_dm_reg[2]_P/D
gpio_control_bidir_1[1]/gpio_dm_reg[2]_P/PRE
gpio_control_bidir_1[1]/gpio_outenb_reg_P/D
gpio_control_bidir_1[1]/gpio_outenb_reg_P/PRE
gpio_control_bidir_1[1]/mgmt_ena_reg_P/D
gpio_control_bidir_1[1]/mgmt_ena_reg_P/PRE
gpio_control_bidir_1[1]/serial_data_out_reg/CLR
gpio_control_bidir_1[1]/serial_data_out_reg/D
gpio_control_bidir_1[1]/shift_register_reg[0]/CLR
gpio_control_bidir_1[1]/shift_register_reg[0]/D
gpio_control_bidir_1[1]/shift_register_reg[10]/CLR
gpio_control_bidir_1[1]/shift_register_reg[10]/D
gpio_control_bidir_1[1]/shift_register_reg[11]/CLR
gpio_control_bidir_1[1]/shift_register_reg[11]/D
gpio_control_bidir_1[1]/shift_register_reg[12]/CLR
gpio_control_bidir_1[1]/shift_register_reg[12]/D
gpio_control_bidir_1[1]/shift_register_reg[1]/CLR
gpio_control_bidir_1[1]/shift_register_reg[1]/D
gpio_control_bidir_1[1]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/D
gpio_control_bidir_1[1]/shift_register_reg[9]_gpio_control_in_1a_c_6/D
gpio_control_bidir_2[0]/gpio_dm_reg[0]_P/D
gpio_control_bidir_2[0]/gpio_dm_reg[0]_P/PRE
gpio_control_bidir_2[0]/gpio_dm_reg[1]_C/CLR
gpio_control_bidir_2[0]/gpio_dm_reg[1]_C/D
gpio_control_bidir_2[0]/gpio_dm_reg[1]_P/D
gpio_control_bidir_2[0]/gpio_dm_reg[2]_C/CLR
gpio_control_bidir_2[0]/gpio_dm_reg[2]_C/D
gpio_control_bidir_2[0]/gpio_dm_reg[2]_P/D
gpio_control_bidir_2[0]/gpio_outenb_reg_P/D
gpio_control_bidir_2[0]/gpio_outenb_reg_P/PRE
gpio_control_bidir_2[0]/mgmt_ena_reg_P/D
gpio_control_bidir_2[0]/mgmt_ena_reg_P/PRE
gpio_control_bidir_2[0]/serial_data_out_reg/CLR
gpio_control_bidir_2[0]/serial_data_out_reg/D
gpio_control_bidir_2[0]/shift_register_reg[0]/CLR
gpio_control_bidir_2[0]/shift_register_reg[0]/D
gpio_control_bidir_2[0]/shift_register_reg[10]/CLR
gpio_control_bidir_2[0]/shift_register_reg[10]/D
gpio_control_bidir_2[0]/shift_register_reg[11]/CLR
gpio_control_bidir_2[0]/shift_register_reg[11]/D
gpio_control_bidir_2[0]/shift_register_reg[12]/CLR
gpio_control_bidir_2[0]/shift_register_reg[12]/D
gpio_control_bidir_2[0]/shift_register_reg[1]/CLR
gpio_control_bidir_2[0]/shift_register_reg[1]/D
gpio_control_bidir_2[0]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/D
gpio_control_bidir_2[0]/shift_register_reg[9]_gpio_control_in_1a_c_6/D
gpio_control_bidir_2[1]/gpio_dm_reg[0]_P/D
gpio_control_bidir_2[1]/gpio_dm_reg[0]_P/PRE
gpio_control_bidir_2[1]/gpio_dm_reg[1]_C/CLR
gpio_control_bidir_2[1]/gpio_dm_reg[1]_C/D
gpio_control_bidir_2[1]/gpio_dm_reg[1]_P/D
gpio_control_bidir_2[1]/gpio_dm_reg[2]_C/CLR
gpio_control_bidir_2[1]/gpio_dm_reg[2]_C/D
gpio_control_bidir_2[1]/gpio_dm_reg[2]_P/D
gpio_control_bidir_2[1]/gpio_outenb_reg_P/D
gpio_control_bidir_2[1]/gpio_outenb_reg_P/PRE
gpio_control_bidir_2[1]/mgmt_ena_reg_P/D
gpio_control_bidir_2[1]/mgmt_ena_reg_P/PRE
gpio_control_bidir_2[1]/serial_data_out_reg/CLR
gpio_control_bidir_2[1]/serial_data_out_reg/D
gpio_control_bidir_2[1]/shift_register_reg[0]/CLR
gpio_control_bidir_2[1]/shift_register_reg[0]/D
gpio_control_bidir_2[1]/shift_register_reg[10]/CLR
gpio_control_bidir_2[1]/shift_register_reg[10]/D
gpio_control_bidir_2[1]/shift_register_reg[11]/CLR
gpio_control_bidir_2[1]/shift_register_reg[11]/D
gpio_control_bidir_2[1]/shift_register_reg[12]/CLR
gpio_control_bidir_2[1]/shift_register_reg[12]/D
gpio_control_bidir_2[1]/shift_register_reg[1]/CLR
gpio_control_bidir_2[1]/shift_register_reg[1]/D
gpio_control_bidir_2[1]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/D
gpio_control_bidir_2[1]/shift_register_reg[9]_gpio_control_in_1a_c_6/D
gpio_control_bidir_2[2]/gpio_dm_reg[0]_P/D
gpio_control_bidir_2[2]/gpio_dm_reg[0]_P/PRE
gpio_control_bidir_2[2]/gpio_dm_reg[1]_C/CLR
gpio_control_bidir_2[2]/gpio_dm_reg[1]_C/D
gpio_control_bidir_2[2]/gpio_dm_reg[1]_P/D
gpio_control_bidir_2[2]/gpio_dm_reg[2]_C/CLR
gpio_control_bidir_2[2]/gpio_dm_reg[2]_C/D
gpio_control_bidir_2[2]/gpio_dm_reg[2]_P/D
gpio_control_bidir_2[2]/gpio_outenb_reg_P/D
gpio_control_bidir_2[2]/gpio_outenb_reg_P/PRE
gpio_control_bidir_2[2]/mgmt_ena_reg_P/D
gpio_control_bidir_2[2]/mgmt_ena_reg_P/PRE
gpio_control_bidir_2[2]/serial_data_out_reg/CLR
gpio_control_bidir_2[2]/serial_data_out_reg/D
gpio_control_bidir_2[2]/shift_register_reg[0]/CLR
gpio_control_bidir_2[2]/shift_register_reg[0]/D
gpio_control_bidir_2[2]/shift_register_reg[10]/CLR
gpio_control_bidir_2[2]/shift_register_reg[10]/D
gpio_control_bidir_2[2]/shift_register_reg[11]/CLR
gpio_control_bidir_2[2]/shift_register_reg[11]/D
gpio_control_bidir_2[2]/shift_register_reg[12]/CLR
gpio_control_bidir_2[2]/shift_register_reg[12]/D
gpio_control_bidir_2[2]/shift_register_reg[1]/CLR
gpio_control_bidir_2[2]/shift_register_reg[1]/D
gpio_control_bidir_2[2]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/D
gpio_control_bidir_2[2]/shift_register_reg[9]_gpio_control_in_1a_c_6/D
gpio_control_in_1[0]/gpio_dm_reg[0]_P/D
gpio_control_in_1[0]/gpio_dm_reg[0]_P/PRE
gpio_control_in_1[0]/gpio_dm_reg[1]_C/CLR
gpio_control_in_1[0]/gpio_dm_reg[1]_C/D
gpio_control_in_1[0]/gpio_dm_reg[1]_P/D
gpio_control_in_1[0]/gpio_dm_reg[2]_C/CLR
gpio_control_in_1[0]/gpio_dm_reg[2]_C/D
gpio_control_in_1[0]/gpio_dm_reg[2]_P/D
gpio_control_in_1[0]/gpio_outenb_reg_P/D
gpio_control_in_1[0]/gpio_outenb_reg_P/PRE
gpio_control_in_1[0]/mgmt_ena_reg_P/D
gpio_control_in_1[0]/mgmt_ena_reg_P/PRE
gpio_control_in_1[0]/serial_data_out_reg/CLR
gpio_control_in_1[0]/serial_data_out_reg/D
gpio_control_in_1[0]/shift_register_reg[0]/CLR
gpio_control_in_1[0]/shift_register_reg[0]/D
gpio_control_in_1[0]/shift_register_reg[10]/CLR
gpio_control_in_1[0]/shift_register_reg[10]/D
gpio_control_in_1[0]/shift_register_reg[11]/CLR
gpio_control_in_1[0]/shift_register_reg[11]/D
gpio_control_in_1[0]/shift_register_reg[12]/CLR
gpio_control_in_1[0]/shift_register_reg[12]/D
gpio_control_in_1[0]/shift_register_reg[1]/CLR
gpio_control_in_1[0]/shift_register_reg[1]/D
gpio_control_in_1[0]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/D
gpio_control_in_1[0]/shift_register_reg[9]_gpio_control_in_1a_c_6/D
gpio_control_in_1[10]/gpio_dm_reg[0]_P/D
gpio_control_in_1[10]/gpio_dm_reg[0]_P/PRE
gpio_control_in_1[10]/gpio_dm_reg[1]_C/CLR
gpio_control_in_1[10]/gpio_dm_reg[1]_C/D
gpio_control_in_1[10]/gpio_dm_reg[1]_P/D
gpio_control_in_1[10]/gpio_dm_reg[2]_C/CLR
gpio_control_in_1[10]/gpio_dm_reg[2]_C/D
gpio_control_in_1[10]/gpio_dm_reg[2]_P/D
gpio_control_in_1[10]/gpio_outenb_reg_P/D
gpio_control_in_1[10]/gpio_outenb_reg_P/PRE
gpio_control_in_1[10]/mgmt_ena_reg_P/D
gpio_control_in_1[10]/mgmt_ena_reg_P/PRE
gpio_control_in_1[10]/shift_register_reg[0]/CLR
gpio_control_in_1[10]/shift_register_reg[0]/D
gpio_control_in_1[10]/shift_register_reg[10]/CLR
gpio_control_in_1[10]/shift_register_reg[10]/D
gpio_control_in_1[10]/shift_register_reg[11]/CLR
gpio_control_in_1[10]/shift_register_reg[11]/D
gpio_control_in_1[10]/shift_register_reg[12]/CLR
gpio_control_in_1[10]/shift_register_reg[12]/D
gpio_control_in_1[10]/shift_register_reg[1]/CLR
gpio_control_in_1[10]/shift_register_reg[1]/D
gpio_control_in_1[10]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/D
gpio_control_in_1[10]/shift_register_reg[9]_gpio_control_in_1a_c_6/D
gpio_control_in_1[1]/gpio_dm_reg[0]_P/D
gpio_control_in_1[1]/gpio_dm_reg[0]_P/PRE
gpio_control_in_1[1]/gpio_dm_reg[1]_C/CLR
gpio_control_in_1[1]/gpio_dm_reg[1]_C/D
gpio_control_in_1[1]/gpio_dm_reg[1]_P/D
gpio_control_in_1[1]/gpio_dm_reg[2]_C/CLR
gpio_control_in_1[1]/gpio_dm_reg[2]_C/D
gpio_control_in_1[1]/gpio_dm_reg[2]_P/D
gpio_control_in_1[1]/gpio_outenb_reg_P/D
gpio_control_in_1[1]/gpio_outenb_reg_P/PRE
gpio_control_in_1[1]/mgmt_ena_reg_P/D
gpio_control_in_1[1]/mgmt_ena_reg_P/PRE
gpio_control_in_1[1]/serial_data_out_reg/CLR
gpio_control_in_1[1]/serial_data_out_reg/D
gpio_control_in_1[1]/shift_register_reg[0]/CLR
gpio_control_in_1[1]/shift_register_reg[0]/D
gpio_control_in_1[1]/shift_register_reg[10]/CLR
gpio_control_in_1[1]/shift_register_reg[10]/D
gpio_control_in_1[1]/shift_register_reg[11]/CLR
gpio_control_in_1[1]/shift_register_reg[11]/D
gpio_control_in_1[1]/shift_register_reg[12]/CLR
gpio_control_in_1[1]/shift_register_reg[12]/D
gpio_control_in_1[1]/shift_register_reg[1]/CLR
gpio_control_in_1[1]/shift_register_reg[1]/D
gpio_control_in_1[1]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/D
gpio_control_in_1[1]/shift_register_reg[9]_gpio_control_in_1a_c_6/D
gpio_control_in_1[2]/gpio_dm_reg[0]_P/D
gpio_control_in_1[2]/gpio_dm_reg[0]_P/PRE
gpio_control_in_1[2]/gpio_dm_reg[1]_C/CLR
gpio_control_in_1[2]/gpio_dm_reg[1]_C/D
gpio_control_in_1[2]/gpio_dm_reg[1]_P/D
gpio_control_in_1[2]/gpio_dm_reg[2]_C/CLR
gpio_control_in_1[2]/gpio_dm_reg[2]_C/D
gpio_control_in_1[2]/gpio_dm_reg[2]_P/D
gpio_control_in_1[2]/gpio_outenb_reg_P/D
gpio_control_in_1[2]/gpio_outenb_reg_P/PRE
gpio_control_in_1[2]/mgmt_ena_reg_P/D
gpio_control_in_1[2]/mgmt_ena_reg_P/PRE
gpio_control_in_1[2]/serial_data_out_reg/CLR
gpio_control_in_1[2]/serial_data_out_reg/D
gpio_control_in_1[2]/shift_register_reg[0]/CLR
gpio_control_in_1[2]/shift_register_reg[0]/D
gpio_control_in_1[2]/shift_register_reg[10]/CLR
gpio_control_in_1[2]/shift_register_reg[10]/D
gpio_control_in_1[2]/shift_register_reg[11]/CLR
gpio_control_in_1[2]/shift_register_reg[11]/D
gpio_control_in_1[2]/shift_register_reg[12]/CLR
gpio_control_in_1[2]/shift_register_reg[12]/D
gpio_control_in_1[2]/shift_register_reg[1]/CLR
gpio_control_in_1[2]/shift_register_reg[1]/D
gpio_control_in_1[2]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/D
gpio_control_in_1[2]/shift_register_reg[9]_gpio_control_in_1a_c_6/D
gpio_control_in_1[3]/gpio_dm_reg[0]_P/D
gpio_control_in_1[3]/gpio_dm_reg[0]_P/PRE
gpio_control_in_1[3]/gpio_dm_reg[1]_C/CLR
gpio_control_in_1[3]/gpio_dm_reg[1]_C/D
gpio_control_in_1[3]/gpio_dm_reg[1]_P/D
gpio_control_in_1[3]/gpio_dm_reg[2]_C/CLR
gpio_control_in_1[3]/gpio_dm_reg[2]_C/D
gpio_control_in_1[3]/gpio_dm_reg[2]_P/D
gpio_control_in_1[3]/gpio_outenb_reg_P/D
gpio_control_in_1[3]/gpio_outenb_reg_P/PRE
gpio_control_in_1[3]/mgmt_ena_reg_P/D
gpio_control_in_1[3]/mgmt_ena_reg_P/PRE
gpio_control_in_1[3]/serial_data_out_reg/CLR
gpio_control_in_1[3]/serial_data_out_reg/D
gpio_control_in_1[3]/shift_register_reg[0]/CLR
gpio_control_in_1[3]/shift_register_reg[0]/D
gpio_control_in_1[3]/shift_register_reg[10]/CLR
gpio_control_in_1[3]/shift_register_reg[10]/D
gpio_control_in_1[3]/shift_register_reg[11]/CLR
gpio_control_in_1[3]/shift_register_reg[11]/D
gpio_control_in_1[3]/shift_register_reg[12]/CLR
gpio_control_in_1[3]/shift_register_reg[12]/D
gpio_control_in_1[3]/shift_register_reg[1]/CLR
gpio_control_in_1[3]/shift_register_reg[1]/D
gpio_control_in_1[3]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/D
gpio_control_in_1[3]/shift_register_reg[9]_gpio_control_in_1a_c_6/D
gpio_control_in_1[4]/gpio_dm_reg[0]_P/D
gpio_control_in_1[4]/gpio_dm_reg[0]_P/PRE
gpio_control_in_1[4]/gpio_dm_reg[1]_C/CLR
gpio_control_in_1[4]/gpio_dm_reg[1]_C/D
gpio_control_in_1[4]/gpio_dm_reg[1]_P/D
gpio_control_in_1[4]/gpio_dm_reg[2]_C/CLR
gpio_control_in_1[4]/gpio_dm_reg[2]_C/D
gpio_control_in_1[4]/gpio_dm_reg[2]_P/D
gpio_control_in_1[4]/gpio_outenb_reg_P/D
gpio_control_in_1[4]/gpio_outenb_reg_P/PRE
gpio_control_in_1[4]/mgmt_ena_reg_P/D
gpio_control_in_1[4]/mgmt_ena_reg_P/PRE
gpio_control_in_1[4]/serial_data_out_reg/CLR
gpio_control_in_1[4]/serial_data_out_reg/D
gpio_control_in_1[4]/shift_register_reg[0]/CLR
gpio_control_in_1[4]/shift_register_reg[0]/D
gpio_control_in_1[4]/shift_register_reg[10]/CLR
gpio_control_in_1[4]/shift_register_reg[10]/D
gpio_control_in_1[4]/shift_register_reg[11]/CLR
gpio_control_in_1[4]/shift_register_reg[11]/D
gpio_control_in_1[4]/shift_register_reg[12]/CLR
gpio_control_in_1[4]/shift_register_reg[12]/D
gpio_control_in_1[4]/shift_register_reg[1]/CLR
gpio_control_in_1[4]/shift_register_reg[1]/D
gpio_control_in_1[4]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/D
gpio_control_in_1[4]/shift_register_reg[9]_gpio_control_in_1a_c_6/D
gpio_control_in_1[5]/gpio_dm_reg[0]_P/D
gpio_control_in_1[5]/gpio_dm_reg[0]_P/PRE
gpio_control_in_1[5]/gpio_dm_reg[1]_C/CLR
gpio_control_in_1[5]/gpio_dm_reg[1]_C/D
gpio_control_in_1[5]/gpio_dm_reg[1]_P/D
gpio_control_in_1[5]/gpio_dm_reg[2]_C/CLR
gpio_control_in_1[5]/gpio_dm_reg[2]_C/D
gpio_control_in_1[5]/gpio_dm_reg[2]_P/D
gpio_control_in_1[5]/gpio_outenb_reg_P/D
gpio_control_in_1[5]/gpio_outenb_reg_P/PRE
gpio_control_in_1[5]/mgmt_ena_reg_P/D
gpio_control_in_1[5]/mgmt_ena_reg_P/PRE
gpio_control_in_1[5]/serial_data_out_reg/CLR
gpio_control_in_1[5]/serial_data_out_reg/D
gpio_control_in_1[5]/shift_register_reg[0]/CLR
gpio_control_in_1[5]/shift_register_reg[0]/D
gpio_control_in_1[5]/shift_register_reg[10]/CLR
gpio_control_in_1[5]/shift_register_reg[10]/D
gpio_control_in_1[5]/shift_register_reg[11]/CLR
gpio_control_in_1[5]/shift_register_reg[11]/D
gpio_control_in_1[5]/shift_register_reg[12]/CLR
gpio_control_in_1[5]/shift_register_reg[12]/D
gpio_control_in_1[5]/shift_register_reg[1]/CLR
gpio_control_in_1[5]/shift_register_reg[1]/D
gpio_control_in_1[5]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/D
gpio_control_in_1[5]/shift_register_reg[9]_gpio_control_in_1a_c_6/D
gpio_control_in_1[6]/gpio_dm_reg[0]_P/D
gpio_control_in_1[6]/gpio_dm_reg[0]_P/PRE
gpio_control_in_1[6]/gpio_dm_reg[1]_C/CLR
gpio_control_in_1[6]/gpio_dm_reg[1]_C/D
gpio_control_in_1[6]/gpio_dm_reg[1]_P/D
gpio_control_in_1[6]/gpio_dm_reg[2]_C/CLR
gpio_control_in_1[6]/gpio_dm_reg[2]_C/D
gpio_control_in_1[6]/gpio_dm_reg[2]_P/D
gpio_control_in_1[6]/gpio_outenb_reg_P/D
gpio_control_in_1[6]/gpio_outenb_reg_P/PRE
gpio_control_in_1[6]/mgmt_ena_reg_P/D
gpio_control_in_1[6]/mgmt_ena_reg_P/PRE
gpio_control_in_1[6]/serial_data_out_reg/CLR
gpio_control_in_1[6]/serial_data_out_reg/D
gpio_control_in_1[6]/shift_register_reg[0]/CLR
gpio_control_in_1[6]/shift_register_reg[0]/D
gpio_control_in_1[6]/shift_register_reg[10]/CLR
gpio_control_in_1[6]/shift_register_reg[10]/D
gpio_control_in_1[6]/shift_register_reg[11]/CLR
gpio_control_in_1[6]/shift_register_reg[11]/D
gpio_control_in_1[6]/shift_register_reg[12]/CLR
gpio_control_in_1[6]/shift_register_reg[12]/D
gpio_control_in_1[6]/shift_register_reg[1]/CLR
gpio_control_in_1[6]/shift_register_reg[1]/D
gpio_control_in_1[6]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/D
gpio_control_in_1[6]/shift_register_reg[9]_gpio_control_in_1a_c_6/D
gpio_control_in_1[7]/gpio_dm_reg[0]_P/D
gpio_control_in_1[7]/gpio_dm_reg[0]_P/PRE
gpio_control_in_1[7]/gpio_dm_reg[1]_C/CLR
gpio_control_in_1[7]/gpio_dm_reg[1]_C/D
gpio_control_in_1[7]/gpio_dm_reg[1]_P/D
gpio_control_in_1[7]/gpio_dm_reg[2]_C/CLR
gpio_control_in_1[7]/gpio_dm_reg[2]_C/D
gpio_control_in_1[7]/gpio_dm_reg[2]_P/D
gpio_control_in_1[7]/gpio_outenb_reg_P/D
gpio_control_in_1[7]/gpio_outenb_reg_P/PRE
gpio_control_in_1[7]/mgmt_ena_reg_P/D
gpio_control_in_1[7]/mgmt_ena_reg_P/PRE
gpio_control_in_1[7]/serial_data_out_reg/CLR
gpio_control_in_1[7]/serial_data_out_reg/D
gpio_control_in_1[7]/shift_register_reg[0]/CLR
gpio_control_in_1[7]/shift_register_reg[0]/D
gpio_control_in_1[7]/shift_register_reg[10]/CLR
gpio_control_in_1[7]/shift_register_reg[10]/D
gpio_control_in_1[7]/shift_register_reg[11]/CLR
gpio_control_in_1[7]/shift_register_reg[11]/D
gpio_control_in_1[7]/shift_register_reg[12]/CLR
gpio_control_in_1[7]/shift_register_reg[12]/D
gpio_control_in_1[7]/shift_register_reg[1]/CLR
gpio_control_in_1[7]/shift_register_reg[1]/D
gpio_control_in_1[7]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/D
gpio_control_in_1[7]/shift_register_reg[9]_gpio_control_in_1a_c_6/D
gpio_control_in_1[8]/gpio_dm_reg[0]_P/D
gpio_control_in_1[8]/gpio_dm_reg[0]_P/PRE
gpio_control_in_1[8]/gpio_dm_reg[1]_C/CLR
gpio_control_in_1[8]/gpio_dm_reg[1]_C/D
gpio_control_in_1[8]/gpio_dm_reg[1]_P/D
gpio_control_in_1[8]/gpio_dm_reg[2]_C/CLR
gpio_control_in_1[8]/gpio_dm_reg[2]_C/D
gpio_control_in_1[8]/gpio_dm_reg[2]_P/D
gpio_control_in_1[8]/gpio_outenb_reg_P/D
gpio_control_in_1[8]/gpio_outenb_reg_P/PRE
gpio_control_in_1[8]/mgmt_ena_reg_P/D
gpio_control_in_1[8]/mgmt_ena_reg_P/PRE
gpio_control_in_1[8]/serial_data_out_reg/CLR
gpio_control_in_1[8]/serial_data_out_reg/D
gpio_control_in_1[8]/shift_register_reg[0]/CLR
gpio_control_in_1[8]/shift_register_reg[0]/D
gpio_control_in_1[8]/shift_register_reg[10]/CLR
gpio_control_in_1[8]/shift_register_reg[10]/D
gpio_control_in_1[8]/shift_register_reg[11]/CLR
gpio_control_in_1[8]/shift_register_reg[11]/D
gpio_control_in_1[8]/shift_register_reg[12]/CLR
gpio_control_in_1[8]/shift_register_reg[12]/D
gpio_control_in_1[8]/shift_register_reg[1]/CLR
gpio_control_in_1[8]/shift_register_reg[1]/D
gpio_control_in_1[8]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/D
gpio_control_in_1[8]/shift_register_reg[9]_gpio_control_in_1a_c_6/D
gpio_control_in_1[9]/gpio_dm_reg[0]_P/D
gpio_control_in_1[9]/gpio_dm_reg[0]_P/PRE
gpio_control_in_1[9]/gpio_dm_reg[1]_C/CLR
gpio_control_in_1[9]/gpio_dm_reg[1]_C/D
gpio_control_in_1[9]/gpio_dm_reg[1]_P/D
gpio_control_in_1[9]/gpio_dm_reg[2]_C/CLR
gpio_control_in_1[9]/gpio_dm_reg[2]_C/D
gpio_control_in_1[9]/gpio_dm_reg[2]_P/D
gpio_control_in_1[9]/gpio_outenb_reg_P/D
gpio_control_in_1[9]/gpio_outenb_reg_P/PRE
gpio_control_in_1[9]/mgmt_ena_reg_P/D
gpio_control_in_1[9]/mgmt_ena_reg_P/PRE
gpio_control_in_1[9]/serial_data_out_reg/CLR
gpio_control_in_1[9]/serial_data_out_reg/D
gpio_control_in_1[9]/shift_register_reg[0]/CLR
gpio_control_in_1[9]/shift_register_reg[0]/D
gpio_control_in_1[9]/shift_register_reg[10]/CLR
gpio_control_in_1[9]/shift_register_reg[10]/D
gpio_control_in_1[9]/shift_register_reg[11]/CLR
gpio_control_in_1[9]/shift_register_reg[11]/D
gpio_control_in_1[9]/shift_register_reg[12]/CLR
gpio_control_in_1[9]/shift_register_reg[12]/D
gpio_control_in_1[9]/shift_register_reg[1]/CLR
gpio_control_in_1[9]/shift_register_reg[1]/D
gpio_control_in_1[9]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/D
gpio_control_in_1[9]/shift_register_reg[9]_gpio_control_in_1a_c_6/D
gpio_control_in_1a[0]/gpio_dm_reg[0]_P/D
gpio_control_in_1a[0]/gpio_dm_reg[0]_P/PRE
gpio_control_in_1a[0]/gpio_dm_reg[1]_C/CLR
gpio_control_in_1a[0]/gpio_dm_reg[1]_C/D
gpio_control_in_1a[0]/gpio_dm_reg[1]_P/D
gpio_control_in_1a[0]/gpio_dm_reg[2]_C/CLR
gpio_control_in_1a[0]/gpio_dm_reg[2]_C/D
gpio_control_in_1a[0]/gpio_dm_reg[2]_P/D
gpio_control_in_1a[0]/gpio_outenb_reg_P/D
gpio_control_in_1a[0]/gpio_outenb_reg_P/PRE
gpio_control_in_1a[0]/mgmt_ena_reg_P/D
gpio_control_in_1a[0]/mgmt_ena_reg_P/PRE
gpio_control_in_1a[0]/serial_data_out_reg/CLR
gpio_control_in_1a[0]/serial_data_out_reg/D
gpio_control_in_1a[0]/shift_register_reg[0]/CLR
gpio_control_in_1a[0]/shift_register_reg[0]/D
gpio_control_in_1a[0]/shift_register_reg[10]/CLR
gpio_control_in_1a[0]/shift_register_reg[10]/D
gpio_control_in_1a[0]/shift_register_reg[11]/CLR
gpio_control_in_1a[0]/shift_register_reg[11]/D
gpio_control_in_1a[0]/shift_register_reg[12]/CLR
gpio_control_in_1a[0]/shift_register_reg[12]/D
gpio_control_in_1a[0]/shift_register_reg[1]/CLR
gpio_control_in_1a[0]/shift_register_reg[1]/D
gpio_control_in_1a[0]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/D
gpio_control_in_1a[0]/shift_register_reg[9]_gpio_control_in_1a_c_6/D
gpio_control_in_1a[1]/gpio_dm_reg[0]_C/CLR
gpio_control_in_1a[1]/gpio_dm_reg[0]_C/D
gpio_control_in_1a[1]/gpio_dm_reg[0]_P/D
gpio_control_in_1a[1]/gpio_dm_reg[1]_P/D
gpio_control_in_1a[1]/gpio_dm_reg[1]_P/PRE
gpio_control_in_1a[1]/gpio_dm_reg[2]_C/CLR
gpio_control_in_1a[1]/gpio_dm_reg[2]_C/D
gpio_control_in_1a[1]/gpio_dm_reg[2]_P/D
gpio_control_in_1a[1]/gpio_outenb_reg_C/CLR
gpio_control_in_1a[1]/gpio_outenb_reg_C/D
gpio_control_in_1a[1]/gpio_outenb_reg_P/D
gpio_control_in_1a[1]/mgmt_ena_reg_P/D
gpio_control_in_1a[1]/mgmt_ena_reg_P/PRE
gpio_control_in_1a[1]/serial_data_out_reg/CLR
gpio_control_in_1a[1]/serial_data_out_reg/D
gpio_control_in_1a[1]/shift_register_reg[0]/CLR
gpio_control_in_1a[1]/shift_register_reg[0]/D
gpio_control_in_1a[1]/shift_register_reg[10]/CLR
gpio_control_in_1a[1]/shift_register_reg[10]/D
gpio_control_in_1a[1]/shift_register_reg[11]/CLR
gpio_control_in_1a[1]/shift_register_reg[11]/D
gpio_control_in_1a[1]/shift_register_reg[12]/CLR
gpio_control_in_1a[1]/shift_register_reg[12]/D
gpio_control_in_1a[1]/shift_register_reg[1]/CLR
gpio_control_in_1a[1]/shift_register_reg[1]/D
gpio_control_in_1a[1]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/D
gpio_control_in_1a[1]/shift_register_reg[9]_gpio_control_in_1a_c_6/D
gpio_control_in_1a[2]/gpio_dm_reg[0]_P/D
gpio_control_in_1a[2]/gpio_dm_reg[0]_P/PRE
gpio_control_in_1a[2]/gpio_dm_reg[1]_C/CLR
gpio_control_in_1a[2]/gpio_dm_reg[1]_C/D
gpio_control_in_1a[2]/gpio_dm_reg[1]_P/D
gpio_control_in_1a[2]/gpio_dm_reg[2]_C/CLR
gpio_control_in_1a[2]/gpio_dm_reg[2]_C/D
gpio_control_in_1a[2]/gpio_dm_reg[2]_P/D
gpio_control_in_1a[2]/gpio_outenb_reg_P/D
gpio_control_in_1a[2]/gpio_outenb_reg_P/PRE
gpio_control_in_1a[2]/mgmt_ena_reg_P/D
gpio_control_in_1a[2]/mgmt_ena_reg_P/PRE
gpio_control_in_1a[2]/serial_data_out_reg/CLR
gpio_control_in_1a[2]/serial_data_out_reg/D
gpio_control_in_1a[2]/shift_register_reg[0]/CLR
gpio_control_in_1a[2]/shift_register_reg[0]/D
gpio_control_in_1a[2]/shift_register_reg[10]/CLR
gpio_control_in_1a[2]/shift_register_reg[10]/D
gpio_control_in_1a[2]/shift_register_reg[11]/CLR
gpio_control_in_1a[2]/shift_register_reg[11]/D
gpio_control_in_1a[2]/shift_register_reg[12]/CLR
gpio_control_in_1a[2]/shift_register_reg[12]/D
gpio_control_in_1a[2]/shift_register_reg[1]/CLR
gpio_control_in_1a[2]/shift_register_reg[1]/D
gpio_control_in_1a[2]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/D
gpio_control_in_1a[2]/shift_register_reg[9]_gpio_control_in_1a_c_6/D
gpio_control_in_1a[3]/gpio_dm_reg[0]_P/D
gpio_control_in_1a[3]/gpio_dm_reg[0]_P/PRE
gpio_control_in_1a[3]/gpio_dm_reg[1]_C/CLR
gpio_control_in_1a[3]/gpio_dm_reg[1]_C/D
gpio_control_in_1a[3]/gpio_dm_reg[1]_P/D
gpio_control_in_1a[3]/gpio_dm_reg[2]_C/CLR
gpio_control_in_1a[3]/gpio_dm_reg[2]_C/D
gpio_control_in_1a[3]/gpio_dm_reg[2]_P/D
gpio_control_in_1a[3]/gpio_outenb_reg_P/D
gpio_control_in_1a[3]/gpio_outenb_reg_P/PRE
gpio_control_in_1a[3]/mgmt_ena_reg_P/D
gpio_control_in_1a[3]/mgmt_ena_reg_P/PRE
gpio_control_in_1a[3]/serial_data_out_reg/CLR
gpio_control_in_1a[3]/serial_data_out_reg/D
gpio_control_in_1a[3]/shift_register_reg[0]/CLR
gpio_control_in_1a[3]/shift_register_reg[0]/D
gpio_control_in_1a[3]/shift_register_reg[10]/CLR
gpio_control_in_1a[3]/shift_register_reg[10]/D
gpio_control_in_1a[3]/shift_register_reg[11]/CLR
gpio_control_in_1a[3]/shift_register_reg[11]/D
gpio_control_in_1a[3]/shift_register_reg[12]/CLR
gpio_control_in_1a[3]/shift_register_reg[12]/D
gpio_control_in_1a[3]/shift_register_reg[1]/CLR
gpio_control_in_1a[3]/shift_register_reg[1]/D
gpio_control_in_1a[3]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/D
gpio_control_in_1a[3]/shift_register_reg[9]_gpio_control_in_1a_c_6/D
gpio_control_in_1a[4]/gpio_dm_reg[0]_P/D
gpio_control_in_1a[4]/gpio_dm_reg[0]_P/PRE
gpio_control_in_1a[4]/gpio_dm_reg[1]_C/CLR
gpio_control_in_1a[4]/gpio_dm_reg[1]_C/D
gpio_control_in_1a[4]/gpio_dm_reg[1]_P/D
gpio_control_in_1a[4]/gpio_dm_reg[2]_C/CLR
gpio_control_in_1a[4]/gpio_dm_reg[2]_C/D
gpio_control_in_1a[4]/gpio_dm_reg[2]_P/D
gpio_control_in_1a[4]/gpio_outenb_reg_P/D
gpio_control_in_1a[4]/gpio_outenb_reg_P/PRE
gpio_control_in_1a[4]/mgmt_ena_reg_P/D
gpio_control_in_1a[4]/mgmt_ena_reg_P/PRE
gpio_control_in_1a[4]/serial_data_out_reg/CLR
gpio_control_in_1a[4]/serial_data_out_reg/D
gpio_control_in_1a[4]/shift_register_reg[0]/CLR
gpio_control_in_1a[4]/shift_register_reg[0]/D
gpio_control_in_1a[4]/shift_register_reg[10]/CLR
gpio_control_in_1a[4]/shift_register_reg[10]/D
gpio_control_in_1a[4]/shift_register_reg[11]/CLR
gpio_control_in_1a[4]/shift_register_reg[11]/D
gpio_control_in_1a[4]/shift_register_reg[12]/CLR
gpio_control_in_1a[4]/shift_register_reg[12]/D
gpio_control_in_1a[4]/shift_register_reg[1]/CLR
gpio_control_in_1a[4]/shift_register_reg[1]/D
gpio_control_in_1a[4]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/D
gpio_control_in_1a[4]/shift_register_reg[9]_gpio_control_in_1a_c_6/D
gpio_control_in_1a[5]/gpio_dm_reg[0]_P/D
gpio_control_in_1a[5]/gpio_dm_reg[0]_P/PRE
gpio_control_in_1a[5]/gpio_dm_reg[1]_C/CLR
gpio_control_in_1a[5]/gpio_dm_reg[1]_C/D
gpio_control_in_1a[5]/gpio_dm_reg[1]_P/D
gpio_control_in_1a[5]/gpio_dm_reg[2]_C/CLR
gpio_control_in_1a[5]/gpio_dm_reg[2]_C/D
gpio_control_in_1a[5]/gpio_dm_reg[2]_P/D
gpio_control_in_1a[5]/gpio_outenb_reg_P/D
gpio_control_in_1a[5]/gpio_outenb_reg_P/PRE
gpio_control_in_1a[5]/mgmt_ena_reg_P/D
gpio_control_in_1a[5]/mgmt_ena_reg_P/PRE
gpio_control_in_1a[5]/serial_data_out_reg/CLR
gpio_control_in_1a[5]/serial_data_out_reg/D
gpio_control_in_1a[5]/shift_register_reg[0]/CLR
gpio_control_in_1a[5]/shift_register_reg[0]/D
gpio_control_in_1a[5]/shift_register_reg[10]/CLR
gpio_control_in_1a[5]/shift_register_reg[10]/D
gpio_control_in_1a[5]/shift_register_reg[11]/CLR
gpio_control_in_1a[5]/shift_register_reg[11]/D
gpio_control_in_1a[5]/shift_register_reg[12]/CLR
gpio_control_in_1a[5]/shift_register_reg[12]/D
gpio_control_in_1a[5]/shift_register_reg[1]/CLR
gpio_control_in_1a[5]/shift_register_reg[1]/D
gpio_control_in_1a[5]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/D
gpio_control_in_1a[5]/shift_register_reg[9]_gpio_control_in_1a_c_6/D
gpio_control_in_1a_c/CLR
gpio_control_in_1a_c_0/CLR
gpio_control_in_1a_c_0/D
gpio_control_in_1a_c_1/CLR
gpio_control_in_1a_c_1/D
gpio_control_in_1a_c_2/CLR
gpio_control_in_1a_c_2/D
gpio_control_in_1a_c_3/CLR
gpio_control_in_1a_c_3/D
gpio_control_in_1a_c_4/CLR
gpio_control_in_1a_c_4/D
gpio_control_in_1a_c_5/CLR
gpio_control_in_1a_c_5/D
gpio_control_in_1a_c_6/CLR
gpio_control_in_1a_c_6/D
gpio_control_in_2[0]/gpio_dm_reg[0]_P/D
gpio_control_in_2[0]/gpio_dm_reg[0]_P/PRE
gpio_control_in_2[0]/gpio_dm_reg[1]_C/CLR
gpio_control_in_2[0]/gpio_dm_reg[1]_C/D
gpio_control_in_2[0]/gpio_dm_reg[1]_P/D
gpio_control_in_2[0]/gpio_dm_reg[2]_C/CLR
gpio_control_in_2[0]/gpio_dm_reg[2]_C/D
gpio_control_in_2[0]/gpio_dm_reg[2]_P/D
gpio_control_in_2[0]/gpio_outenb_reg_P/D
gpio_control_in_2[0]/gpio_outenb_reg_P/PRE
gpio_control_in_2[0]/mgmt_ena_reg_P/D
gpio_control_in_2[0]/mgmt_ena_reg_P/PRE
gpio_control_in_2[0]/shift_register_reg[0]/CLR
gpio_control_in_2[0]/shift_register_reg[0]/D
gpio_control_in_2[0]/shift_register_reg[10]/CLR
gpio_control_in_2[0]/shift_register_reg[10]/D
gpio_control_in_2[0]/shift_register_reg[11]/CLR
gpio_control_in_2[0]/shift_register_reg[11]/D
gpio_control_in_2[0]/shift_register_reg[12]/CLR
gpio_control_in_2[0]/shift_register_reg[12]/D
gpio_control_in_2[0]/shift_register_reg[1]/CLR
gpio_control_in_2[0]/shift_register_reg[1]/D
gpio_control_in_2[0]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/D
gpio_control_in_2[0]/shift_register_reg[9]_gpio_control_in_1a_c_6/D
gpio_control_in_2[10]/gpio_dm_reg[0]_P/D
gpio_control_in_2[10]/gpio_dm_reg[0]_P/PRE
gpio_control_in_2[10]/gpio_dm_reg[1]_C/CLR
gpio_control_in_2[10]/gpio_dm_reg[1]_C/D
gpio_control_in_2[10]/gpio_dm_reg[1]_P/D
gpio_control_in_2[10]/gpio_dm_reg[2]_C/CLR
gpio_control_in_2[10]/gpio_dm_reg[2]_C/D
gpio_control_in_2[10]/gpio_dm_reg[2]_P/D
gpio_control_in_2[10]/gpio_outenb_reg_P/D
gpio_control_in_2[10]/gpio_outenb_reg_P/PRE
gpio_control_in_2[10]/mgmt_ena_reg_P/D
gpio_control_in_2[10]/mgmt_ena_reg_P/PRE
gpio_control_in_2[10]/serial_data_out_reg/CLR
gpio_control_in_2[10]/serial_data_out_reg/D
gpio_control_in_2[10]/shift_register_reg[0]/CLR
gpio_control_in_2[10]/shift_register_reg[0]/D
gpio_control_in_2[10]/shift_register_reg[10]/CLR
gpio_control_in_2[10]/shift_register_reg[10]/D
gpio_control_in_2[10]/shift_register_reg[11]/CLR
gpio_control_in_2[10]/shift_register_reg[11]/D
gpio_control_in_2[10]/shift_register_reg[12]/CLR
gpio_control_in_2[10]/shift_register_reg[12]/D
gpio_control_in_2[10]/shift_register_reg[1]/CLR
gpio_control_in_2[10]/shift_register_reg[1]/D
gpio_control_in_2[10]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/D
gpio_control_in_2[10]/shift_register_reg[9]_gpio_control_in_1a_c_6/D
gpio_control_in_2[11]/gpio_dm_reg[0]_P/D
gpio_control_in_2[11]/gpio_dm_reg[0]_P/PRE
gpio_control_in_2[11]/gpio_dm_reg[1]_C/CLR
gpio_control_in_2[11]/gpio_dm_reg[1]_C/D
gpio_control_in_2[11]/gpio_dm_reg[1]_P/D
gpio_control_in_2[11]/gpio_dm_reg[2]_C/CLR
gpio_control_in_2[11]/gpio_dm_reg[2]_C/D
gpio_control_in_2[11]/gpio_dm_reg[2]_P/D
gpio_control_in_2[11]/gpio_outenb_reg_P/D
gpio_control_in_2[11]/gpio_outenb_reg_P/PRE
gpio_control_in_2[11]/mgmt_ena_reg_P/D
gpio_control_in_2[11]/mgmt_ena_reg_P/PRE
gpio_control_in_2[11]/serial_data_out_reg/CLR
gpio_control_in_2[11]/serial_data_out_reg/D
gpio_control_in_2[11]/shift_register_reg[0]/CLR
gpio_control_in_2[11]/shift_register_reg[0]/D
gpio_control_in_2[11]/shift_register_reg[10]/CLR
gpio_control_in_2[11]/shift_register_reg[10]/D
gpio_control_in_2[11]/shift_register_reg[11]/CLR
gpio_control_in_2[11]/shift_register_reg[11]/D
gpio_control_in_2[11]/shift_register_reg[12]/CLR
gpio_control_in_2[11]/shift_register_reg[12]/D
gpio_control_in_2[11]/shift_register_reg[1]/CLR
gpio_control_in_2[11]/shift_register_reg[1]/D
gpio_control_in_2[11]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/D
gpio_control_in_2[11]/shift_register_reg[9]_gpio_control_in_1a_c_6/D
gpio_control_in_2[12]/gpio_dm_reg[0]_P/D
gpio_control_in_2[12]/gpio_dm_reg[0]_P/PRE
gpio_control_in_2[12]/gpio_dm_reg[1]_C/CLR
gpio_control_in_2[12]/gpio_dm_reg[1]_C/D
gpio_control_in_2[12]/gpio_dm_reg[1]_P/D
gpio_control_in_2[12]/gpio_dm_reg[2]_C/CLR
gpio_control_in_2[12]/gpio_dm_reg[2]_C/D
gpio_control_in_2[12]/gpio_dm_reg[2]_P/D
gpio_control_in_2[12]/gpio_outenb_reg_P/D
gpio_control_in_2[12]/gpio_outenb_reg_P/PRE
gpio_control_in_2[12]/mgmt_ena_reg_P/D
gpio_control_in_2[12]/mgmt_ena_reg_P/PRE
gpio_control_in_2[12]/serial_data_out_reg/CLR
gpio_control_in_2[12]/serial_data_out_reg/D
gpio_control_in_2[12]/shift_register_reg[0]/CLR
gpio_control_in_2[12]/shift_register_reg[0]/D
gpio_control_in_2[12]/shift_register_reg[10]/CLR
gpio_control_in_2[12]/shift_register_reg[10]/D
gpio_control_in_2[12]/shift_register_reg[11]/CLR
gpio_control_in_2[12]/shift_register_reg[11]/D
gpio_control_in_2[12]/shift_register_reg[12]/CLR
gpio_control_in_2[12]/shift_register_reg[12]/D
gpio_control_in_2[12]/shift_register_reg[1]/CLR
gpio_control_in_2[12]/shift_register_reg[1]/D
gpio_control_in_2[12]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/D
gpio_control_in_2[12]/shift_register_reg[9]_gpio_control_in_1a_c_6/D
gpio_control_in_2[13]/gpio_dm_reg[0]_P/D
gpio_control_in_2[13]/gpio_dm_reg[0]_P/PRE
gpio_control_in_2[13]/gpio_dm_reg[1]_C/CLR
gpio_control_in_2[13]/gpio_dm_reg[1]_C/D
gpio_control_in_2[13]/gpio_dm_reg[1]_P/D
gpio_control_in_2[13]/gpio_dm_reg[2]_C/CLR
gpio_control_in_2[13]/gpio_dm_reg[2]_C/D
gpio_control_in_2[13]/gpio_dm_reg[2]_P/D
gpio_control_in_2[13]/gpio_outenb_reg_P/D
gpio_control_in_2[13]/gpio_outenb_reg_P/PRE
gpio_control_in_2[13]/mgmt_ena_reg_P/D
gpio_control_in_2[13]/mgmt_ena_reg_P/PRE
gpio_control_in_2[13]/serial_data_out_reg/CLR
gpio_control_in_2[13]/serial_data_out_reg/D
gpio_control_in_2[13]/shift_register_reg[0]/CLR
gpio_control_in_2[13]/shift_register_reg[0]/D
gpio_control_in_2[13]/shift_register_reg[10]/CLR
gpio_control_in_2[13]/shift_register_reg[10]/D
gpio_control_in_2[13]/shift_register_reg[11]/CLR
gpio_control_in_2[13]/shift_register_reg[11]/D
gpio_control_in_2[13]/shift_register_reg[12]/CLR
gpio_control_in_2[13]/shift_register_reg[12]/D
gpio_control_in_2[13]/shift_register_reg[1]/CLR
gpio_control_in_2[13]/shift_register_reg[1]/D
gpio_control_in_2[13]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/D
gpio_control_in_2[13]/shift_register_reg[9]_gpio_control_in_1a_c_6/D
gpio_control_in_2[14]/gpio_dm_reg[0]_P/D
gpio_control_in_2[14]/gpio_dm_reg[0]_P/PRE
gpio_control_in_2[14]/gpio_dm_reg[1]_C/CLR
gpio_control_in_2[14]/gpio_dm_reg[1]_C/D
gpio_control_in_2[14]/gpio_dm_reg[1]_P/D
gpio_control_in_2[14]/gpio_dm_reg[2]_C/CLR
gpio_control_in_2[14]/gpio_dm_reg[2]_C/D
gpio_control_in_2[14]/gpio_dm_reg[2]_P/D
gpio_control_in_2[14]/gpio_outenb_reg_P/D
gpio_control_in_2[14]/gpio_outenb_reg_P/PRE
gpio_control_in_2[14]/mgmt_ena_reg_P/D
gpio_control_in_2[14]/mgmt_ena_reg_P/PRE
gpio_control_in_2[14]/serial_data_out_reg/CLR
gpio_control_in_2[14]/serial_data_out_reg/D
gpio_control_in_2[14]/shift_register_reg[0]/CLR
gpio_control_in_2[14]/shift_register_reg[0]/D
gpio_control_in_2[14]/shift_register_reg[10]/CLR
gpio_control_in_2[14]/shift_register_reg[10]/D
gpio_control_in_2[14]/shift_register_reg[11]/CLR
gpio_control_in_2[14]/shift_register_reg[11]/D
gpio_control_in_2[14]/shift_register_reg[12]/CLR
gpio_control_in_2[14]/shift_register_reg[12]/D
gpio_control_in_2[14]/shift_register_reg[1]/CLR
gpio_control_in_2[14]/shift_register_reg[1]/D
gpio_control_in_2[14]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/D
gpio_control_in_2[14]/shift_register_reg[9]_gpio_control_in_1a_c_6/D
gpio_control_in_2[15]/gpio_dm_reg[0]_P/D
gpio_control_in_2[15]/gpio_dm_reg[0]_P/PRE
gpio_control_in_2[15]/gpio_dm_reg[1]_C/CLR
gpio_control_in_2[15]/gpio_dm_reg[1]_C/D
gpio_control_in_2[15]/gpio_dm_reg[1]_P/D
gpio_control_in_2[15]/gpio_dm_reg[2]_C/CLR
gpio_control_in_2[15]/gpio_dm_reg[2]_C/D
gpio_control_in_2[15]/gpio_dm_reg[2]_P/D
gpio_control_in_2[15]/gpio_outenb_reg_P/D
gpio_control_in_2[15]/gpio_outenb_reg_P/PRE
gpio_control_in_2[15]/mgmt_ena_reg_P/D
gpio_control_in_2[15]/mgmt_ena_reg_P/PRE
gpio_control_in_2[15]/serial_data_out_reg/CLR
gpio_control_in_2[15]/serial_data_out_reg/D
gpio_control_in_2[15]/shift_register_reg[0]/CLR
gpio_control_in_2[15]/shift_register_reg[0]/D
gpio_control_in_2[15]/shift_register_reg[10]/CLR
gpio_control_in_2[15]/shift_register_reg[10]/D
gpio_control_in_2[15]/shift_register_reg[11]/CLR
gpio_control_in_2[15]/shift_register_reg[11]/D
gpio_control_in_2[15]/shift_register_reg[12]/CLR
gpio_control_in_2[15]/shift_register_reg[12]/D
gpio_control_in_2[15]/shift_register_reg[1]/CLR
gpio_control_in_2[15]/shift_register_reg[1]/D
gpio_control_in_2[15]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/D
gpio_control_in_2[15]/shift_register_reg[9]_gpio_control_in_1a_c_6/D
gpio_control_in_2[1]/gpio_dm_reg[0]_P/D
gpio_control_in_2[1]/gpio_dm_reg[0]_P/PRE
gpio_control_in_2[1]/gpio_dm_reg[1]_C/CLR
gpio_control_in_2[1]/gpio_dm_reg[1]_C/D
gpio_control_in_2[1]/gpio_dm_reg[1]_P/D
gpio_control_in_2[1]/gpio_dm_reg[2]_C/CLR
gpio_control_in_2[1]/gpio_dm_reg[2]_C/D
gpio_control_in_2[1]/gpio_dm_reg[2]_P/D
gpio_control_in_2[1]/gpio_outenb_reg_P/D
gpio_control_in_2[1]/gpio_outenb_reg_P/PRE
gpio_control_in_2[1]/mgmt_ena_reg_P/D
gpio_control_in_2[1]/mgmt_ena_reg_P/PRE
gpio_control_in_2[1]/serial_data_out_reg/CLR
gpio_control_in_2[1]/serial_data_out_reg/D
gpio_control_in_2[1]/shift_register_reg[0]/CLR
gpio_control_in_2[1]/shift_register_reg[0]/D
gpio_control_in_2[1]/shift_register_reg[10]/CLR
gpio_control_in_2[1]/shift_register_reg[10]/D
gpio_control_in_2[1]/shift_register_reg[11]/CLR
gpio_control_in_2[1]/shift_register_reg[11]/D
gpio_control_in_2[1]/shift_register_reg[12]/CLR
gpio_control_in_2[1]/shift_register_reg[12]/D
gpio_control_in_2[1]/shift_register_reg[1]/CLR
gpio_control_in_2[1]/shift_register_reg[1]/D
gpio_control_in_2[1]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/D
gpio_control_in_2[1]/shift_register_reg[9]_gpio_control_in_1a_c_6/D
gpio_control_in_2[2]/gpio_dm_reg[0]_P/D
gpio_control_in_2[2]/gpio_dm_reg[0]_P/PRE
gpio_control_in_2[2]/gpio_dm_reg[1]_C/CLR
gpio_control_in_2[2]/gpio_dm_reg[1]_C/D
gpio_control_in_2[2]/gpio_dm_reg[1]_P/D
gpio_control_in_2[2]/gpio_dm_reg[2]_C/CLR
gpio_control_in_2[2]/gpio_dm_reg[2]_C/D
gpio_control_in_2[2]/gpio_dm_reg[2]_P/D
gpio_control_in_2[2]/gpio_outenb_reg_P/D
gpio_control_in_2[2]/gpio_outenb_reg_P/PRE
gpio_control_in_2[2]/mgmt_ena_reg_P/D
gpio_control_in_2[2]/mgmt_ena_reg_P/PRE
gpio_control_in_2[2]/serial_data_out_reg/CLR
gpio_control_in_2[2]/serial_data_out_reg/D
gpio_control_in_2[2]/shift_register_reg[0]/CLR
gpio_control_in_2[2]/shift_register_reg[0]/D
gpio_control_in_2[2]/shift_register_reg[10]/CLR
gpio_control_in_2[2]/shift_register_reg[10]/D
gpio_control_in_2[2]/shift_register_reg[11]/CLR
gpio_control_in_2[2]/shift_register_reg[11]/D
gpio_control_in_2[2]/shift_register_reg[12]/CLR
gpio_control_in_2[2]/shift_register_reg[12]/D
gpio_control_in_2[2]/shift_register_reg[1]/CLR
gpio_control_in_2[2]/shift_register_reg[1]/D
gpio_control_in_2[2]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/D
gpio_control_in_2[2]/shift_register_reg[9]_gpio_control_in_1a_c_6/D
gpio_control_in_2[3]/gpio_dm_reg[0]_P/D
gpio_control_in_2[3]/gpio_dm_reg[0]_P/PRE
gpio_control_in_2[3]/gpio_dm_reg[1]_C/CLR
gpio_control_in_2[3]/gpio_dm_reg[1]_C/D
gpio_control_in_2[3]/gpio_dm_reg[1]_P/D
gpio_control_in_2[3]/gpio_dm_reg[2]_C/CLR
gpio_control_in_2[3]/gpio_dm_reg[2]_C/D
gpio_control_in_2[3]/gpio_dm_reg[2]_P/D
gpio_control_in_2[3]/gpio_outenb_reg_P/D
gpio_control_in_2[3]/gpio_outenb_reg_P/PRE
gpio_control_in_2[3]/mgmt_ena_reg_P/D
gpio_control_in_2[3]/mgmt_ena_reg_P/PRE
gpio_control_in_2[3]/serial_data_out_reg/CLR
gpio_control_in_2[3]/serial_data_out_reg/D
gpio_control_in_2[3]/shift_register_reg[0]/CLR
gpio_control_in_2[3]/shift_register_reg[0]/D
gpio_control_in_2[3]/shift_register_reg[10]/CLR
gpio_control_in_2[3]/shift_register_reg[10]/D
gpio_control_in_2[3]/shift_register_reg[11]/CLR
gpio_control_in_2[3]/shift_register_reg[11]/D
gpio_control_in_2[3]/shift_register_reg[12]/CLR
gpio_control_in_2[3]/shift_register_reg[12]/D
gpio_control_in_2[3]/shift_register_reg[1]/CLR
gpio_control_in_2[3]/shift_register_reg[1]/D
gpio_control_in_2[3]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/D
gpio_control_in_2[3]/shift_register_reg[9]_gpio_control_in_1a_c_6/D
gpio_control_in_2[4]/gpio_dm_reg[0]_P/D
gpio_control_in_2[4]/gpio_dm_reg[0]_P/PRE
gpio_control_in_2[4]/gpio_dm_reg[1]_C/CLR
gpio_control_in_2[4]/gpio_dm_reg[1]_C/D
gpio_control_in_2[4]/gpio_dm_reg[1]_P/D
gpio_control_in_2[4]/gpio_dm_reg[2]_C/CLR
gpio_control_in_2[4]/gpio_dm_reg[2]_C/D
gpio_control_in_2[4]/gpio_dm_reg[2]_P/D
gpio_control_in_2[4]/gpio_outenb_reg_P/D
gpio_control_in_2[4]/gpio_outenb_reg_P/PRE
gpio_control_in_2[4]/mgmt_ena_reg_P/D
gpio_control_in_2[4]/mgmt_ena_reg_P/PRE
gpio_control_in_2[4]/serial_data_out_reg/CLR
gpio_control_in_2[4]/serial_data_out_reg/D
gpio_control_in_2[4]/shift_register_reg[0]/CLR
gpio_control_in_2[4]/shift_register_reg[0]/D
gpio_control_in_2[4]/shift_register_reg[10]/CLR
gpio_control_in_2[4]/shift_register_reg[10]/D
gpio_control_in_2[4]/shift_register_reg[11]/CLR
gpio_control_in_2[4]/shift_register_reg[11]/D
gpio_control_in_2[4]/shift_register_reg[12]/CLR
gpio_control_in_2[4]/shift_register_reg[12]/D
gpio_control_in_2[4]/shift_register_reg[1]/CLR
gpio_control_in_2[4]/shift_register_reg[1]/D
gpio_control_in_2[4]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/D
gpio_control_in_2[4]/shift_register_reg[9]_gpio_control_in_1a_c_6/D
gpio_control_in_2[5]/gpio_dm_reg[0]_P/D
gpio_control_in_2[5]/gpio_dm_reg[0]_P/PRE
gpio_control_in_2[5]/gpio_dm_reg[1]_C/CLR
gpio_control_in_2[5]/gpio_dm_reg[1]_C/D
gpio_control_in_2[5]/gpio_dm_reg[1]_P/D
gpio_control_in_2[5]/gpio_dm_reg[2]_C/CLR
gpio_control_in_2[5]/gpio_dm_reg[2]_C/D
gpio_control_in_2[5]/gpio_dm_reg[2]_P/D
gpio_control_in_2[5]/gpio_outenb_reg_P/D
gpio_control_in_2[5]/gpio_outenb_reg_P/PRE
gpio_control_in_2[5]/mgmt_ena_reg_P/D
gpio_control_in_2[5]/mgmt_ena_reg_P/PRE
gpio_control_in_2[5]/serial_data_out_reg/CLR
gpio_control_in_2[5]/serial_data_out_reg/D
gpio_control_in_2[5]/shift_register_reg[0]/CLR
gpio_control_in_2[5]/shift_register_reg[0]/D
gpio_control_in_2[5]/shift_register_reg[10]/CLR
gpio_control_in_2[5]/shift_register_reg[10]/D
gpio_control_in_2[5]/shift_register_reg[11]/CLR
gpio_control_in_2[5]/shift_register_reg[11]/D
gpio_control_in_2[5]/shift_register_reg[12]/CLR
gpio_control_in_2[5]/shift_register_reg[12]/D
gpio_control_in_2[5]/shift_register_reg[1]/CLR
gpio_control_in_2[5]/shift_register_reg[1]/D
gpio_control_in_2[5]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/D
gpio_control_in_2[5]/shift_register_reg[9]_gpio_control_in_1a_c_6/D
gpio_control_in_2[6]/gpio_dm_reg[0]_P/D
gpio_control_in_2[6]/gpio_dm_reg[0]_P/PRE
gpio_control_in_2[6]/gpio_dm_reg[1]_C/CLR
gpio_control_in_2[6]/gpio_dm_reg[1]_C/D
gpio_control_in_2[6]/gpio_dm_reg[1]_P/D
gpio_control_in_2[6]/gpio_dm_reg[2]_C/CLR
gpio_control_in_2[6]/gpio_dm_reg[2]_C/D
gpio_control_in_2[6]/gpio_dm_reg[2]_P/D
gpio_control_in_2[6]/gpio_outenb_reg_P/D
gpio_control_in_2[6]/gpio_outenb_reg_P/PRE
gpio_control_in_2[6]/mgmt_ena_reg_P/D
gpio_control_in_2[6]/mgmt_ena_reg_P/PRE
gpio_control_in_2[6]/serial_data_out_reg/CLR
gpio_control_in_2[6]/serial_data_out_reg/D
gpio_control_in_2[6]/shift_register_reg[0]/CLR
gpio_control_in_2[6]/shift_register_reg[0]/D
gpio_control_in_2[6]/shift_register_reg[10]/CLR
gpio_control_in_2[6]/shift_register_reg[10]/D
gpio_control_in_2[6]/shift_register_reg[11]/CLR
gpio_control_in_2[6]/shift_register_reg[11]/D
gpio_control_in_2[6]/shift_register_reg[12]/CLR
gpio_control_in_2[6]/shift_register_reg[12]/D
gpio_control_in_2[6]/shift_register_reg[1]/CLR
gpio_control_in_2[6]/shift_register_reg[1]/D
gpio_control_in_2[6]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/D
gpio_control_in_2[6]/shift_register_reg[9]_gpio_control_in_1a_c_6/D
gpio_control_in_2[7]/gpio_dm_reg[0]_P/D
gpio_control_in_2[7]/gpio_dm_reg[0]_P/PRE
gpio_control_in_2[7]/gpio_dm_reg[1]_C/CLR
gpio_control_in_2[7]/gpio_dm_reg[1]_C/D
gpio_control_in_2[7]/gpio_dm_reg[1]_P/D
gpio_control_in_2[7]/gpio_dm_reg[2]_C/CLR
gpio_control_in_2[7]/gpio_dm_reg[2]_C/D
gpio_control_in_2[7]/gpio_dm_reg[2]_P/D
gpio_control_in_2[7]/gpio_outenb_reg_P/D
gpio_control_in_2[7]/gpio_outenb_reg_P/PRE
gpio_control_in_2[7]/mgmt_ena_reg_P/D
gpio_control_in_2[7]/mgmt_ena_reg_P/PRE
gpio_control_in_2[7]/serial_data_out_reg/CLR
gpio_control_in_2[7]/serial_data_out_reg/D
gpio_control_in_2[7]/shift_register_reg[0]/CLR
gpio_control_in_2[7]/shift_register_reg[0]/D
gpio_control_in_2[7]/shift_register_reg[10]/CLR
gpio_control_in_2[7]/shift_register_reg[10]/D
gpio_control_in_2[7]/shift_register_reg[11]/CLR
gpio_control_in_2[7]/shift_register_reg[11]/D
gpio_control_in_2[7]/shift_register_reg[12]/CLR
gpio_control_in_2[7]/shift_register_reg[12]/D
gpio_control_in_2[7]/shift_register_reg[1]/CLR
gpio_control_in_2[7]/shift_register_reg[1]/D
gpio_control_in_2[7]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/D
gpio_control_in_2[7]/shift_register_reg[9]_gpio_control_in_1a_c_6/D
gpio_control_in_2[8]/gpio_dm_reg[0]_P/D
gpio_control_in_2[8]/gpio_dm_reg[0]_P/PRE
gpio_control_in_2[8]/gpio_dm_reg[1]_C/CLR
gpio_control_in_2[8]/gpio_dm_reg[1]_C/D
gpio_control_in_2[8]/gpio_dm_reg[1]_P/D
gpio_control_in_2[8]/gpio_dm_reg[2]_C/CLR
gpio_control_in_2[8]/gpio_dm_reg[2]_C/D
gpio_control_in_2[8]/gpio_dm_reg[2]_P/D
gpio_control_in_2[8]/gpio_outenb_reg_P/D
gpio_control_in_2[8]/gpio_outenb_reg_P/PRE
gpio_control_in_2[8]/mgmt_ena_reg_P/D
gpio_control_in_2[8]/mgmt_ena_reg_P/PRE
gpio_control_in_2[8]/serial_data_out_reg/CLR
gpio_control_in_2[8]/serial_data_out_reg/D
gpio_control_in_2[8]/shift_register_reg[0]/CLR
gpio_control_in_2[8]/shift_register_reg[0]/D
gpio_control_in_2[8]/shift_register_reg[10]/CLR
gpio_control_in_2[8]/shift_register_reg[10]/D
gpio_control_in_2[8]/shift_register_reg[11]/CLR
gpio_control_in_2[8]/shift_register_reg[11]/D
gpio_control_in_2[8]/shift_register_reg[12]/CLR
gpio_control_in_2[8]/shift_register_reg[12]/D
gpio_control_in_2[8]/shift_register_reg[1]/CLR
gpio_control_in_2[8]/shift_register_reg[1]/D
gpio_control_in_2[8]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/D
gpio_control_in_2[8]/shift_register_reg[9]_gpio_control_in_1a_c_6/D
gpio_control_in_2[9]/gpio_dm_reg[0]_P/D
gpio_control_in_2[9]/gpio_dm_reg[0]_P/PRE
gpio_control_in_2[9]/gpio_dm_reg[1]_C/CLR
gpio_control_in_2[9]/gpio_dm_reg[1]_C/D
gpio_control_in_2[9]/gpio_dm_reg[1]_P/D
gpio_control_in_2[9]/gpio_dm_reg[2]_C/CLR
gpio_control_in_2[9]/gpio_dm_reg[2]_C/D
gpio_control_in_2[9]/gpio_dm_reg[2]_P/D
gpio_control_in_2[9]/gpio_outenb_reg_P/D
gpio_control_in_2[9]/gpio_outenb_reg_P/PRE
gpio_control_in_2[9]/mgmt_ena_reg_P/D
gpio_control_in_2[9]/mgmt_ena_reg_P/PRE
gpio_control_in_2[9]/serial_data_out_reg/CLR
gpio_control_in_2[9]/serial_data_out_reg/D
gpio_control_in_2[9]/shift_register_reg[0]/CLR
gpio_control_in_2[9]/shift_register_reg[0]/D
gpio_control_in_2[9]/shift_register_reg[10]/CLR
gpio_control_in_2[9]/shift_register_reg[10]/D
gpio_control_in_2[9]/shift_register_reg[11]/CLR
gpio_control_in_2[9]/shift_register_reg[11]/D
gpio_control_in_2[9]/shift_register_reg[12]/CLR
gpio_control_in_2[9]/shift_register_reg[12]/D
gpio_control_in_2[9]/shift_register_reg[1]/CLR
gpio_control_in_2[9]/shift_register_reg[1]/D
gpio_control_in_2[9]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/D
gpio_control_in_2[9]/shift_register_reg[9]_gpio_control_in_1a_c_6/D
housekeeping/clk1_output_dest_reg/CLR
housekeeping/clk1_output_dest_reg/D
housekeeping/clk2_output_dest_reg/CLR
housekeeping/clk2_output_dest_reg/D
housekeeping/gpio_configure_reg[0][0]/CE
housekeeping/gpio_configure_reg[0][0]/D
housekeeping/gpio_configure_reg[0][0]/PRE
housekeeping/gpio_configure_reg[0][10]/CE
housekeeping/gpio_configure_reg[0][10]/CLR
housekeeping/gpio_configure_reg[0][10]/D
housekeeping/gpio_configure_reg[0][11]/CE
housekeeping/gpio_configure_reg[0][11]/D
housekeeping/gpio_configure_reg[0][11]/PRE
housekeeping/gpio_configure_reg[0][12]/CE
housekeeping/gpio_configure_reg[0][12]/D
housekeeping/gpio_configure_reg[0][12]/PRE
housekeeping/gpio_configure_reg[0][1]/CE
housekeeping/gpio_configure_reg[0][1]/D
housekeeping/gpio_configure_reg[0][1]/PRE
housekeeping/gpio_configure_reg[0][2]/CE
housekeeping/gpio_configure_reg[0][2]/CLR
housekeeping/gpio_configure_reg[0][2]/D
housekeeping/gpio_configure_reg[0][3]/CE
housekeeping/gpio_configure_reg[0][3]/CLR
housekeeping/gpio_configure_reg[0][3]/D
housekeeping/gpio_configure_reg[0][4]/CE
housekeeping/gpio_configure_reg[0][4]/CLR
housekeeping/gpio_configure_reg[0][4]/D
housekeeping/gpio_configure_reg[0][5]/CE
housekeeping/gpio_configure_reg[0][5]/CLR
housekeeping/gpio_configure_reg[0][5]/D
housekeeping/gpio_configure_reg[0][6]/CE
housekeeping/gpio_configure_reg[0][6]/CLR
housekeeping/gpio_configure_reg[0][6]/D
housekeeping/gpio_configure_reg[0][7]/CE
housekeeping/gpio_configure_reg[0][7]/CLR
housekeeping/gpio_configure_reg[0][7]/D
housekeeping/gpio_configure_reg[0][8]/CE
housekeeping/gpio_configure_reg[0][8]/CLR
housekeeping/gpio_configure_reg[0][8]/D
housekeeping/gpio_configure_reg[0][9]/CE
housekeeping/gpio_configure_reg[0][9]/CLR
housekeeping/gpio_configure_reg[0][9]/D
housekeeping/gpio_configure_reg[10][0]/CE
housekeeping/gpio_configure_reg[10][0]/D
housekeeping/gpio_configure_reg[10][0]/PRE
housekeeping/gpio_configure_reg[10][10]/CE
housekeeping/gpio_configure_reg[10][10]/D
housekeeping/gpio_configure_reg[10][10]/PRE
housekeeping/gpio_configure_reg[10][11]/CE
housekeeping/gpio_configure_reg[10][11]/CLR
housekeeping/gpio_configure_reg[10][11]/D
housekeeping/gpio_configure_reg[10][12]/CE
housekeeping/gpio_configure_reg[10][12]/CLR
housekeeping/gpio_configure_reg[10][12]/D
housekeeping/gpio_configure_reg[10][1]/CE
housekeeping/gpio_configure_reg[10][1]/D
housekeeping/gpio_configure_reg[10][1]/PRE
housekeeping/gpio_configure_reg[10][2]/CE
housekeeping/gpio_configure_reg[10][2]/CLR
housekeeping/gpio_configure_reg[10][2]/D
housekeeping/gpio_configure_reg[10][3]/CE
housekeeping/gpio_configure_reg[10][3]/CLR
housekeeping/gpio_configure_reg[10][3]/D
housekeeping/gpio_configure_reg[10][4]/CE
housekeeping/gpio_configure_reg[10][4]/CLR
housekeeping/gpio_configure_reg[10][4]/D
housekeeping/gpio_configure_reg[10][5]/CE
housekeeping/gpio_configure_reg[10][5]/CLR
housekeeping/gpio_configure_reg[10][5]/D
housekeeping/gpio_configure_reg[10][6]/CE
housekeeping/gpio_configure_reg[10][6]/CLR
housekeeping/gpio_configure_reg[10][6]/D
housekeeping/gpio_configure_reg[10][7]/CE
housekeeping/gpio_configure_reg[10][7]/CLR
housekeeping/gpio_configure_reg[10][7]/D
housekeeping/gpio_configure_reg[10][8]/CE
housekeeping/gpio_configure_reg[10][8]/CLR
housekeeping/gpio_configure_reg[10][8]/D
housekeeping/gpio_configure_reg[10][9]/CE
housekeeping/gpio_configure_reg[10][9]/CLR
housekeeping/gpio_configure_reg[10][9]/D
housekeeping/gpio_configure_reg[11][0]/CE
housekeeping/gpio_configure_reg[11][0]/D
housekeeping/gpio_configure_reg[11][0]/PRE
housekeeping/gpio_configure_reg[11][10]/CE
housekeeping/gpio_configure_reg[11][10]/D
housekeeping/gpio_configure_reg[11][10]/PRE
housekeeping/gpio_configure_reg[11][11]/CE
housekeeping/gpio_configure_reg[11][11]/CLR
housekeeping/gpio_configure_reg[11][11]/D
housekeeping/gpio_configure_reg[11][12]/CE
housekeeping/gpio_configure_reg[11][12]/CLR
housekeeping/gpio_configure_reg[11][12]/D
housekeeping/gpio_configure_reg[11][1]/CE
housekeeping/gpio_configure_reg[11][1]/D
housekeeping/gpio_configure_reg[11][1]/PRE
housekeeping/gpio_configure_reg[11][2]/CE
housekeeping/gpio_configure_reg[11][2]/CLR
housekeeping/gpio_configure_reg[11][2]/D
housekeeping/gpio_configure_reg[11][3]/CE
housekeeping/gpio_configure_reg[11][3]/CLR
housekeeping/gpio_configure_reg[11][3]/D
housekeeping/gpio_configure_reg[11][4]/CE
housekeeping/gpio_configure_reg[11][4]/CLR
housekeeping/gpio_configure_reg[11][4]/D
housekeeping/gpio_configure_reg[11][5]/CE
housekeeping/gpio_configure_reg[11][5]/CLR
housekeeping/gpio_configure_reg[11][5]/D
housekeeping/gpio_configure_reg[11][6]/CE
housekeeping/gpio_configure_reg[11][6]/CLR
housekeeping/gpio_configure_reg[11][6]/D
housekeeping/gpio_configure_reg[11][7]/CE
housekeeping/gpio_configure_reg[11][7]/CLR
housekeeping/gpio_configure_reg[11][7]/D
housekeeping/gpio_configure_reg[11][8]/CE
housekeeping/gpio_configure_reg[11][8]/CLR
housekeeping/gpio_configure_reg[11][8]/D
housekeeping/gpio_configure_reg[11][9]/CE
housekeeping/gpio_configure_reg[11][9]/CLR
housekeeping/gpio_configure_reg[11][9]/D
housekeeping/gpio_configure_reg[12][0]/CE
housekeeping/gpio_configure_reg[12][0]/D
housekeeping/gpio_configure_reg[12][0]/PRE
housekeeping/gpio_configure_reg[12][10]/CE
housekeeping/gpio_configure_reg[12][10]/D
housekeeping/gpio_configure_reg[12][10]/PRE
housekeeping/gpio_configure_reg[12][11]/CE
housekeeping/gpio_configure_reg[12][11]/CLR
housekeeping/gpio_configure_reg[12][11]/D
housekeeping/gpio_configure_reg[12][12]/CE
housekeeping/gpio_configure_reg[12][12]/CLR
housekeeping/gpio_configure_reg[12][12]/D
housekeeping/gpio_configure_reg[12][1]/CE
housekeeping/gpio_configure_reg[12][1]/D
housekeeping/gpio_configure_reg[12][1]/PRE
housekeeping/gpio_configure_reg[12][2]/CE
housekeeping/gpio_configure_reg[12][2]/CLR
housekeeping/gpio_configure_reg[12][2]/D
housekeeping/gpio_configure_reg[12][3]/CE
housekeeping/gpio_configure_reg[12][3]/CLR
housekeeping/gpio_configure_reg[12][3]/D
housekeeping/gpio_configure_reg[12][4]/CE
housekeeping/gpio_configure_reg[12][4]/CLR
housekeeping/gpio_configure_reg[12][4]/D
housekeeping/gpio_configure_reg[12][5]/CE
housekeeping/gpio_configure_reg[12][5]/CLR
housekeeping/gpio_configure_reg[12][5]/D
housekeeping/gpio_configure_reg[12][6]/CE
housekeeping/gpio_configure_reg[12][6]/CLR
housekeeping/gpio_configure_reg[12][6]/D
housekeeping/gpio_configure_reg[12][7]/CE
housekeeping/gpio_configure_reg[12][7]/CLR
housekeeping/gpio_configure_reg[12][7]/D
housekeeping/gpio_configure_reg[12][8]/CE
housekeeping/gpio_configure_reg[12][8]/CLR
housekeeping/gpio_configure_reg[12][8]/D
housekeeping/gpio_configure_reg[12][9]/CE
housekeeping/gpio_configure_reg[12][9]/CLR
housekeeping/gpio_configure_reg[12][9]/D
housekeeping/gpio_configure_reg[13][0]/CE
housekeeping/gpio_configure_reg[13][0]/D
housekeeping/gpio_configure_reg[13][0]/PRE
housekeeping/gpio_configure_reg[13][10]/CE
housekeeping/gpio_configure_reg[13][10]/D
housekeeping/gpio_configure_reg[13][10]/PRE
housekeeping/gpio_configure_reg[13][11]/CE
housekeeping/gpio_configure_reg[13][11]/CLR
housekeeping/gpio_configure_reg[13][11]/D
housekeeping/gpio_configure_reg[13][12]/CE
housekeeping/gpio_configure_reg[13][12]/CLR
housekeeping/gpio_configure_reg[13][12]/D
housekeeping/gpio_configure_reg[13][1]/CE
housekeeping/gpio_configure_reg[13][1]/D
housekeeping/gpio_configure_reg[13][1]/PRE
housekeeping/gpio_configure_reg[13][2]/CE
housekeeping/gpio_configure_reg[13][2]/CLR
housekeeping/gpio_configure_reg[13][2]/D
housekeeping/gpio_configure_reg[13][3]/CE
housekeeping/gpio_configure_reg[13][3]/CLR
housekeeping/gpio_configure_reg[13][3]/D
housekeeping/gpio_configure_reg[13][4]/CE
housekeeping/gpio_configure_reg[13][4]/CLR
housekeeping/gpio_configure_reg[13][4]/D
housekeeping/gpio_configure_reg[13][5]/CE
housekeeping/gpio_configure_reg[13][5]/CLR
housekeeping/gpio_configure_reg[13][5]/D
housekeeping/gpio_configure_reg[13][6]/CE
housekeeping/gpio_configure_reg[13][6]/CLR
housekeeping/gpio_configure_reg[13][6]/D
housekeeping/gpio_configure_reg[13][7]/CE
housekeeping/gpio_configure_reg[13][7]/CLR
housekeeping/gpio_configure_reg[13][7]/D
housekeeping/gpio_configure_reg[13][8]/CE
housekeeping/gpio_configure_reg[13][8]/CLR
housekeeping/gpio_configure_reg[13][8]/D
housekeeping/gpio_configure_reg[13][9]/CE
housekeeping/gpio_configure_reg[13][9]/CLR
housekeeping/gpio_configure_reg[13][9]/D
housekeeping/gpio_configure_reg[14][0]/CE
housekeeping/gpio_configure_reg[14][0]/D
housekeeping/gpio_configure_reg[14][0]/PRE
housekeeping/gpio_configure_reg[14][10]/CE
housekeeping/gpio_configure_reg[14][10]/D
housekeeping/gpio_configure_reg[14][10]/PRE
housekeeping/gpio_configure_reg[14][11]/CE
housekeeping/gpio_configure_reg[14][11]/CLR
housekeeping/gpio_configure_reg[14][11]/D
housekeeping/gpio_configure_reg[14][12]/CE
housekeeping/gpio_configure_reg[14][12]/CLR
housekeeping/gpio_configure_reg[14][12]/D
housekeeping/gpio_configure_reg[14][1]/CE
housekeeping/gpio_configure_reg[14][1]/D
housekeeping/gpio_configure_reg[14][1]/PRE
housekeeping/gpio_configure_reg[14][2]/CE
housekeeping/gpio_configure_reg[14][2]/CLR
housekeeping/gpio_configure_reg[14][2]/D
housekeeping/gpio_configure_reg[14][3]/CE
housekeeping/gpio_configure_reg[14][3]/CLR
housekeeping/gpio_configure_reg[14][3]/D
housekeeping/gpio_configure_reg[14][4]/CE
housekeeping/gpio_configure_reg[14][4]/CLR
housekeeping/gpio_configure_reg[14][4]/D
housekeeping/gpio_configure_reg[14][5]/CE
housekeeping/gpio_configure_reg[14][5]/CLR
housekeeping/gpio_configure_reg[14][5]/D
housekeeping/gpio_configure_reg[14][6]/CE
housekeeping/gpio_configure_reg[14][6]/CLR
housekeeping/gpio_configure_reg[14][6]/D
housekeeping/gpio_configure_reg[14][7]/CE
housekeeping/gpio_configure_reg[14][7]/CLR
housekeeping/gpio_configure_reg[14][7]/D
housekeeping/gpio_configure_reg[14][8]/CE
housekeeping/gpio_configure_reg[14][8]/CLR
housekeeping/gpio_configure_reg[14][8]/D
housekeeping/gpio_configure_reg[14][9]/CE
housekeeping/gpio_configure_reg[14][9]/CLR
housekeeping/gpio_configure_reg[14][9]/D
housekeeping/gpio_configure_reg[15][0]/CE
housekeeping/gpio_configure_reg[15][0]/D
housekeeping/gpio_configure_reg[15][0]/PRE
housekeeping/gpio_configure_reg[15][10]/CE
housekeeping/gpio_configure_reg[15][10]/D
housekeeping/gpio_configure_reg[15][10]/PRE
housekeeping/gpio_configure_reg[15][11]/CE
housekeeping/gpio_configure_reg[15][11]/CLR
housekeeping/gpio_configure_reg[15][11]/D
housekeeping/gpio_configure_reg[15][12]/CE
housekeeping/gpio_configure_reg[15][12]/CLR
housekeeping/gpio_configure_reg[15][12]/D
housekeeping/gpio_configure_reg[15][1]/CE
housekeeping/gpio_configure_reg[15][1]/D
housekeeping/gpio_configure_reg[15][1]/PRE
housekeeping/gpio_configure_reg[15][2]/CE
housekeeping/gpio_configure_reg[15][2]/CLR
housekeeping/gpio_configure_reg[15][2]/D
housekeeping/gpio_configure_reg[15][3]/CE
housekeeping/gpio_configure_reg[15][3]/CLR
housekeeping/gpio_configure_reg[15][3]/D
housekeeping/gpio_configure_reg[15][4]/CE
housekeeping/gpio_configure_reg[15][4]/CLR
housekeeping/gpio_configure_reg[15][4]/D
housekeeping/gpio_configure_reg[15][5]/CE
housekeeping/gpio_configure_reg[15][5]/CLR
housekeeping/gpio_configure_reg[15][5]/D
housekeeping/gpio_configure_reg[15][6]/CE
housekeeping/gpio_configure_reg[15][6]/CLR
housekeeping/gpio_configure_reg[15][6]/D
housekeeping/gpio_configure_reg[15][7]/CE
housekeeping/gpio_configure_reg[15][7]/CLR
housekeeping/gpio_configure_reg[15][7]/D
housekeeping/gpio_configure_reg[15][8]/CE
housekeeping/gpio_configure_reg[15][8]/CLR
housekeeping/gpio_configure_reg[15][8]/D
housekeeping/gpio_configure_reg[15][9]/CE
housekeeping/gpio_configure_reg[15][9]/CLR
housekeeping/gpio_configure_reg[15][9]/D
housekeeping/gpio_configure_reg[16][0]/CE
housekeeping/gpio_configure_reg[16][0]/D
housekeeping/gpio_configure_reg[16][0]/PRE
housekeeping/gpio_configure_reg[16][10]/CE
housekeeping/gpio_configure_reg[16][10]/D
housekeeping/gpio_configure_reg[16][10]/PRE
housekeeping/gpio_configure_reg[16][11]/CE
housekeeping/gpio_configure_reg[16][11]/CLR
housekeeping/gpio_configure_reg[16][11]/D
housekeeping/gpio_configure_reg[16][12]/CE
housekeeping/gpio_configure_reg[16][12]/CLR
housekeeping/gpio_configure_reg[16][12]/D
housekeeping/gpio_configure_reg[16][1]/CE
housekeeping/gpio_configure_reg[16][1]/D
housekeeping/gpio_configure_reg[16][1]/PRE
housekeeping/gpio_configure_reg[16][2]/CE
housekeeping/gpio_configure_reg[16][2]/CLR
housekeeping/gpio_configure_reg[16][2]/D
housekeeping/gpio_configure_reg[16][3]/CE
housekeeping/gpio_configure_reg[16][3]/CLR
housekeeping/gpio_configure_reg[16][3]/D
housekeeping/gpio_configure_reg[16][4]/CE
housekeeping/gpio_configure_reg[16][4]/CLR
housekeeping/gpio_configure_reg[16][4]/D
housekeeping/gpio_configure_reg[16][5]/CE
housekeeping/gpio_configure_reg[16][5]/CLR
housekeeping/gpio_configure_reg[16][5]/D
housekeeping/gpio_configure_reg[16][6]/CE
housekeeping/gpio_configure_reg[16][6]/CLR
housekeeping/gpio_configure_reg[16][6]/D
housekeeping/gpio_configure_reg[16][7]/CE
housekeeping/gpio_configure_reg[16][7]/CLR
housekeeping/gpio_configure_reg[16][7]/D
housekeeping/gpio_configure_reg[16][8]/CE
housekeeping/gpio_configure_reg[16][8]/CLR
housekeeping/gpio_configure_reg[16][8]/D
housekeeping/gpio_configure_reg[16][9]/CE
housekeeping/gpio_configure_reg[16][9]/CLR
housekeeping/gpio_configure_reg[16][9]/D
housekeeping/gpio_configure_reg[17][0]/CE
housekeeping/gpio_configure_reg[17][0]/D
housekeeping/gpio_configure_reg[17][0]/PRE
housekeeping/gpio_configure_reg[17][10]/CE
housekeeping/gpio_configure_reg[17][10]/D
housekeeping/gpio_configure_reg[17][10]/PRE
housekeeping/gpio_configure_reg[17][11]/CE
housekeeping/gpio_configure_reg[17][11]/CLR
housekeeping/gpio_configure_reg[17][11]/D
housekeeping/gpio_configure_reg[17][12]/CE
housekeeping/gpio_configure_reg[17][12]/CLR
housekeeping/gpio_configure_reg[17][12]/D
housekeeping/gpio_configure_reg[17][1]/CE
housekeeping/gpio_configure_reg[17][1]/D
housekeeping/gpio_configure_reg[17][1]/PRE
housekeeping/gpio_configure_reg[17][2]/CE
housekeeping/gpio_configure_reg[17][2]/CLR
housekeeping/gpio_configure_reg[17][2]/D
housekeeping/gpio_configure_reg[17][3]/CE
housekeeping/gpio_configure_reg[17][3]/CLR
housekeeping/gpio_configure_reg[17][3]/D
housekeeping/gpio_configure_reg[17][4]/CE
housekeeping/gpio_configure_reg[17][4]/CLR
housekeeping/gpio_configure_reg[17][4]/D
housekeeping/gpio_configure_reg[17][5]/CE
housekeeping/gpio_configure_reg[17][5]/CLR
housekeeping/gpio_configure_reg[17][5]/D
housekeeping/gpio_configure_reg[17][6]/CE
housekeeping/gpio_configure_reg[17][6]/CLR
housekeeping/gpio_configure_reg[17][6]/D
housekeeping/gpio_configure_reg[17][7]/CE
housekeeping/gpio_configure_reg[17][7]/CLR
housekeeping/gpio_configure_reg[17][7]/D
housekeeping/gpio_configure_reg[17][8]/CE
housekeeping/gpio_configure_reg[17][8]/CLR
housekeeping/gpio_configure_reg[17][8]/D
housekeeping/gpio_configure_reg[17][9]/CE
housekeeping/gpio_configure_reg[17][9]/CLR
housekeeping/gpio_configure_reg[17][9]/D
housekeeping/gpio_configure_reg[18][0]/CE
housekeeping/gpio_configure_reg[18][0]/D
housekeeping/gpio_configure_reg[18][0]/PRE
housekeeping/gpio_configure_reg[18][10]/CE
housekeeping/gpio_configure_reg[18][10]/D
housekeeping/gpio_configure_reg[18][10]/PRE
housekeeping/gpio_configure_reg[18][11]/CE
housekeeping/gpio_configure_reg[18][11]/CLR
housekeeping/gpio_configure_reg[18][11]/D
housekeeping/gpio_configure_reg[18][12]/CE
housekeeping/gpio_configure_reg[18][12]/CLR
housekeeping/gpio_configure_reg[18][12]/D
housekeeping/gpio_configure_reg[18][1]/CE
housekeeping/gpio_configure_reg[18][1]/D
housekeeping/gpio_configure_reg[18][1]/PRE
housekeeping/gpio_configure_reg[18][2]/CE
housekeeping/gpio_configure_reg[18][2]/CLR
housekeeping/gpio_configure_reg[18][2]/D
housekeeping/gpio_configure_reg[18][3]/CE
housekeeping/gpio_configure_reg[18][3]/CLR
housekeeping/gpio_configure_reg[18][3]/D
housekeeping/gpio_configure_reg[18][4]/CE
housekeeping/gpio_configure_reg[18][4]/CLR
housekeeping/gpio_configure_reg[18][4]/D
housekeeping/gpio_configure_reg[18][5]/CE
housekeeping/gpio_configure_reg[18][5]/CLR
housekeeping/gpio_configure_reg[18][5]/D
housekeeping/gpio_configure_reg[18][6]/CE
housekeeping/gpio_configure_reg[18][6]/CLR
housekeeping/gpio_configure_reg[18][6]/D
housekeeping/gpio_configure_reg[18][7]/CE
housekeeping/gpio_configure_reg[18][7]/CLR
housekeeping/gpio_configure_reg[18][7]/D
housekeeping/gpio_configure_reg[18][8]/CE
housekeeping/gpio_configure_reg[18][8]/CLR
housekeeping/gpio_configure_reg[18][8]/D
housekeeping/gpio_configure_reg[18][9]/CE
housekeeping/gpio_configure_reg[18][9]/CLR
housekeeping/gpio_configure_reg[18][9]/D
housekeeping/gpio_configure_reg[19][0]/CE
housekeeping/gpio_configure_reg[19][0]/D
housekeeping/gpio_configure_reg[19][0]/PRE
housekeeping/gpio_configure_reg[19][10]/CE
housekeeping/gpio_configure_reg[19][10]/D
housekeeping/gpio_configure_reg[19][10]/PRE
housekeeping/gpio_configure_reg[19][11]/CE
housekeeping/gpio_configure_reg[19][11]/CLR
housekeeping/gpio_configure_reg[19][11]/D
housekeeping/gpio_configure_reg[19][12]/CE
housekeeping/gpio_configure_reg[19][12]/CLR
housekeeping/gpio_configure_reg[19][12]/D
housekeeping/gpio_configure_reg[19][1]/CE
housekeeping/gpio_configure_reg[19][1]/D
housekeeping/gpio_configure_reg[19][1]/PRE
housekeeping/gpio_configure_reg[19][2]/CE
housekeeping/gpio_configure_reg[19][2]/CLR
housekeeping/gpio_configure_reg[19][2]/D
housekeeping/gpio_configure_reg[19][3]/CE
housekeeping/gpio_configure_reg[19][3]/CLR
housekeeping/gpio_configure_reg[19][3]/D
housekeeping/gpio_configure_reg[19][4]/CE
housekeeping/gpio_configure_reg[19][4]/CLR
housekeeping/gpio_configure_reg[19][4]/D
housekeeping/gpio_configure_reg[19][5]/CE
housekeeping/gpio_configure_reg[19][5]/CLR
housekeeping/gpio_configure_reg[19][5]/D
housekeeping/gpio_configure_reg[19][6]/CE
housekeeping/gpio_configure_reg[19][6]/CLR
housekeeping/gpio_configure_reg[19][6]/D
housekeeping/gpio_configure_reg[19][7]/CE
housekeeping/gpio_configure_reg[19][7]/CLR
housekeeping/gpio_configure_reg[19][7]/D
housekeeping/gpio_configure_reg[19][8]/CE
housekeeping/gpio_configure_reg[19][8]/CLR
housekeeping/gpio_configure_reg[19][8]/D
housekeeping/gpio_configure_reg[19][9]/CE
housekeeping/gpio_configure_reg[19][9]/CLR
housekeeping/gpio_configure_reg[19][9]/D
housekeeping/gpio_configure_reg[1][0]/CE
housekeeping/gpio_configure_reg[1][0]/D
housekeeping/gpio_configure_reg[1][0]/PRE
housekeeping/gpio_configure_reg[1][10]/CE
housekeeping/gpio_configure_reg[1][10]/CLR
housekeeping/gpio_configure_reg[1][10]/D
housekeeping/gpio_configure_reg[1][11]/CE
housekeeping/gpio_configure_reg[1][11]/D
housekeeping/gpio_configure_reg[1][11]/PRE
housekeeping/gpio_configure_reg[1][12]/CE
housekeeping/gpio_configure_reg[1][12]/D
housekeeping/gpio_configure_reg[1][12]/PRE
housekeeping/gpio_configure_reg[1][1]/CE
housekeeping/gpio_configure_reg[1][1]/D
housekeeping/gpio_configure_reg[1][1]/PRE
housekeeping/gpio_configure_reg[1][2]/CE
housekeeping/gpio_configure_reg[1][2]/CLR
housekeeping/gpio_configure_reg[1][2]/D
housekeeping/gpio_configure_reg[1][3]/CE
housekeeping/gpio_configure_reg[1][3]/CLR
housekeeping/gpio_configure_reg[1][3]/D
housekeeping/gpio_configure_reg[1][4]/CE
housekeeping/gpio_configure_reg[1][4]/CLR
housekeeping/gpio_configure_reg[1][4]/D
housekeeping/gpio_configure_reg[1][5]/CE
housekeeping/gpio_configure_reg[1][5]/CLR
housekeeping/gpio_configure_reg[1][5]/D
housekeeping/gpio_configure_reg[1][6]/CE
housekeeping/gpio_configure_reg[1][6]/CLR
housekeeping/gpio_configure_reg[1][6]/D
housekeeping/gpio_configure_reg[1][7]/CE
housekeeping/gpio_configure_reg[1][7]/CLR
housekeeping/gpio_configure_reg[1][7]/D
housekeeping/gpio_configure_reg[1][8]/CE
housekeeping/gpio_configure_reg[1][8]/CLR
housekeeping/gpio_configure_reg[1][8]/D
housekeeping/gpio_configure_reg[1][9]/CE
housekeeping/gpio_configure_reg[1][9]/CLR
housekeeping/gpio_configure_reg[1][9]/D
housekeeping/gpio_configure_reg[20][0]/CE
housekeeping/gpio_configure_reg[20][0]/D
housekeeping/gpio_configure_reg[20][0]/PRE
housekeeping/gpio_configure_reg[20][10]/CE
housekeeping/gpio_configure_reg[20][10]/D
housekeeping/gpio_configure_reg[20][10]/PRE
housekeeping/gpio_configure_reg[20][11]/CE
housekeeping/gpio_configure_reg[20][11]/CLR
housekeeping/gpio_configure_reg[20][11]/D
housekeeping/gpio_configure_reg[20][12]/CE
housekeeping/gpio_configure_reg[20][12]/CLR
housekeeping/gpio_configure_reg[20][12]/D
housekeeping/gpio_configure_reg[20][1]/CE
housekeeping/gpio_configure_reg[20][1]/D
housekeeping/gpio_configure_reg[20][1]/PRE
housekeeping/gpio_configure_reg[20][2]/CE
housekeeping/gpio_configure_reg[20][2]/CLR
housekeeping/gpio_configure_reg[20][2]/D
housekeeping/gpio_configure_reg[20][3]/CE
housekeeping/gpio_configure_reg[20][3]/CLR
housekeeping/gpio_configure_reg[20][3]/D
housekeeping/gpio_configure_reg[20][4]/CE
housekeeping/gpio_configure_reg[20][4]/CLR
housekeeping/gpio_configure_reg[20][4]/D
housekeeping/gpio_configure_reg[20][5]/CE
housekeeping/gpio_configure_reg[20][5]/CLR
housekeeping/gpio_configure_reg[20][5]/D
housekeeping/gpio_configure_reg[20][6]/CE
housekeeping/gpio_configure_reg[20][6]/CLR
housekeeping/gpio_configure_reg[20][6]/D
housekeeping/gpio_configure_reg[20][7]/CE
housekeeping/gpio_configure_reg[20][7]/CLR
housekeeping/gpio_configure_reg[20][7]/D
housekeeping/gpio_configure_reg[20][8]/CE
housekeeping/gpio_configure_reg[20][8]/CLR
housekeeping/gpio_configure_reg[20][8]/D
housekeeping/gpio_configure_reg[20][9]/CE
housekeeping/gpio_configure_reg[20][9]/CLR
housekeeping/gpio_configure_reg[20][9]/D
housekeeping/gpio_configure_reg[21][0]/CE
housekeeping/gpio_configure_reg[21][0]/D
housekeeping/gpio_configure_reg[21][0]/PRE
housekeeping/gpio_configure_reg[21][10]/CE
housekeeping/gpio_configure_reg[21][10]/D
housekeeping/gpio_configure_reg[21][10]/PRE
housekeeping/gpio_configure_reg[21][11]/CE
housekeeping/gpio_configure_reg[21][11]/CLR
housekeeping/gpio_configure_reg[21][11]/D
housekeeping/gpio_configure_reg[21][12]/CE
housekeeping/gpio_configure_reg[21][12]/CLR
housekeeping/gpio_configure_reg[21][12]/D
housekeeping/gpio_configure_reg[21][1]/CE
housekeeping/gpio_configure_reg[21][1]/D
housekeeping/gpio_configure_reg[21][1]/PRE
housekeeping/gpio_configure_reg[21][2]/CE
housekeeping/gpio_configure_reg[21][2]/CLR
housekeeping/gpio_configure_reg[21][2]/D
housekeeping/gpio_configure_reg[21][3]/CE
housekeeping/gpio_configure_reg[21][3]/CLR
housekeeping/gpio_configure_reg[21][3]/D
housekeeping/gpio_configure_reg[21][4]/CE
housekeeping/gpio_configure_reg[21][4]/CLR
housekeeping/gpio_configure_reg[21][4]/D
housekeeping/gpio_configure_reg[21][5]/CE
housekeeping/gpio_configure_reg[21][5]/CLR
housekeeping/gpio_configure_reg[21][5]/D
housekeeping/gpio_configure_reg[21][6]/CE
housekeeping/gpio_configure_reg[21][6]/CLR
housekeeping/gpio_configure_reg[21][6]/D
housekeeping/gpio_configure_reg[21][7]/CE
housekeeping/gpio_configure_reg[21][7]/CLR
housekeeping/gpio_configure_reg[21][7]/D
housekeeping/gpio_configure_reg[21][8]/CE
housekeeping/gpio_configure_reg[21][8]/CLR
housekeeping/gpio_configure_reg[21][8]/D
housekeeping/gpio_configure_reg[21][9]/CE
housekeeping/gpio_configure_reg[21][9]/CLR
housekeeping/gpio_configure_reg[21][9]/D
housekeeping/gpio_configure_reg[22][0]/CE
housekeeping/gpio_configure_reg[22][0]/D
housekeeping/gpio_configure_reg[22][0]/PRE
housekeeping/gpio_configure_reg[22][10]/CE
housekeeping/gpio_configure_reg[22][10]/D
housekeeping/gpio_configure_reg[22][10]/PRE
housekeeping/gpio_configure_reg[22][11]/CE
housekeeping/gpio_configure_reg[22][11]/CLR
housekeeping/gpio_configure_reg[22][11]/D
housekeeping/gpio_configure_reg[22][12]/CE
housekeeping/gpio_configure_reg[22][12]/CLR
housekeeping/gpio_configure_reg[22][12]/D
housekeeping/gpio_configure_reg[22][1]/CE
housekeeping/gpio_configure_reg[22][1]/D
housekeeping/gpio_configure_reg[22][1]/PRE
housekeeping/gpio_configure_reg[22][2]/CE
housekeeping/gpio_configure_reg[22][2]/CLR
housekeeping/gpio_configure_reg[22][2]/D
housekeeping/gpio_configure_reg[22][3]/CE
housekeeping/gpio_configure_reg[22][3]/CLR
housekeeping/gpio_configure_reg[22][3]/D
housekeeping/gpio_configure_reg[22][4]/CE
housekeeping/gpio_configure_reg[22][4]/CLR
housekeeping/gpio_configure_reg[22][4]/D
housekeeping/gpio_configure_reg[22][5]/CE
housekeeping/gpio_configure_reg[22][5]/CLR
housekeeping/gpio_configure_reg[22][5]/D
housekeeping/gpio_configure_reg[22][6]/CE
housekeeping/gpio_configure_reg[22][6]/CLR
housekeeping/gpio_configure_reg[22][6]/D
housekeeping/gpio_configure_reg[22][7]/CE
housekeeping/gpio_configure_reg[22][7]/CLR
housekeeping/gpio_configure_reg[22][7]/D
housekeeping/gpio_configure_reg[22][8]/CE
housekeeping/gpio_configure_reg[22][8]/CLR
housekeeping/gpio_configure_reg[22][8]/D
housekeeping/gpio_configure_reg[22][9]/CE
housekeeping/gpio_configure_reg[22][9]/CLR
housekeeping/gpio_configure_reg[22][9]/D
housekeeping/gpio_configure_reg[23][0]/CE
housekeeping/gpio_configure_reg[23][0]/D
housekeeping/gpio_configure_reg[23][0]/PRE
housekeeping/gpio_configure_reg[23][10]/CE
housekeeping/gpio_configure_reg[23][10]/D
housekeeping/gpio_configure_reg[23][10]/PRE
housekeeping/gpio_configure_reg[23][11]/CE
housekeeping/gpio_configure_reg[23][11]/CLR
housekeeping/gpio_configure_reg[23][11]/D
housekeeping/gpio_configure_reg[23][12]/CE
housekeeping/gpio_configure_reg[23][12]/CLR
housekeeping/gpio_configure_reg[23][12]/D
housekeeping/gpio_configure_reg[23][1]/CE
housekeeping/gpio_configure_reg[23][1]/D
housekeeping/gpio_configure_reg[23][1]/PRE
housekeeping/gpio_configure_reg[23][2]/CE
housekeeping/gpio_configure_reg[23][2]/CLR
housekeeping/gpio_configure_reg[23][2]/D
housekeeping/gpio_configure_reg[23][3]/CE
housekeeping/gpio_configure_reg[23][3]/CLR
housekeeping/gpio_configure_reg[23][3]/D
housekeeping/gpio_configure_reg[23][4]/CE
housekeeping/gpio_configure_reg[23][4]/CLR
housekeeping/gpio_configure_reg[23][4]/D
housekeeping/gpio_configure_reg[23][5]/CE
housekeeping/gpio_configure_reg[23][5]/CLR
housekeeping/gpio_configure_reg[23][5]/D
housekeeping/gpio_configure_reg[23][6]/CE
housekeeping/gpio_configure_reg[23][6]/CLR
housekeeping/gpio_configure_reg[23][6]/D
housekeeping/gpio_configure_reg[23][7]/CE
housekeeping/gpio_configure_reg[23][7]/CLR
housekeeping/gpio_configure_reg[23][7]/D
housekeeping/gpio_configure_reg[23][8]/CE
housekeeping/gpio_configure_reg[23][8]/CLR
housekeeping/gpio_configure_reg[23][8]/D
housekeeping/gpio_configure_reg[23][9]/CE
housekeeping/gpio_configure_reg[23][9]/CLR
housekeeping/gpio_configure_reg[23][9]/D
housekeeping/gpio_configure_reg[24][0]/CE
housekeeping/gpio_configure_reg[24][0]/D
housekeeping/gpio_configure_reg[24][0]/PRE
housekeeping/gpio_configure_reg[24][10]/CE
housekeeping/gpio_configure_reg[24][10]/D
housekeeping/gpio_configure_reg[24][10]/PRE
housekeeping/gpio_configure_reg[24][11]/CE
housekeeping/gpio_configure_reg[24][11]/CLR
housekeeping/gpio_configure_reg[24][11]/D
housekeeping/gpio_configure_reg[24][12]/CE
housekeeping/gpio_configure_reg[24][12]/CLR
housekeeping/gpio_configure_reg[24][12]/D
housekeeping/gpio_configure_reg[24][1]/CE
housekeeping/gpio_configure_reg[24][1]/D
housekeeping/gpio_configure_reg[24][1]/PRE
housekeeping/gpio_configure_reg[24][2]/CE
housekeeping/gpio_configure_reg[24][2]/CLR
housekeeping/gpio_configure_reg[24][2]/D
housekeeping/gpio_configure_reg[24][3]/CE
housekeeping/gpio_configure_reg[24][3]/CLR
housekeeping/gpio_configure_reg[24][3]/D
housekeeping/gpio_configure_reg[24][4]/CE
housekeeping/gpio_configure_reg[24][4]/CLR
housekeeping/gpio_configure_reg[24][4]/D
housekeeping/gpio_configure_reg[24][5]/CE
housekeeping/gpio_configure_reg[24][5]/CLR
housekeeping/gpio_configure_reg[24][5]/D
housekeeping/gpio_configure_reg[24][6]/CE
housekeeping/gpio_configure_reg[24][6]/CLR
housekeeping/gpio_configure_reg[24][6]/D
housekeeping/gpio_configure_reg[24][7]/CE
housekeeping/gpio_configure_reg[24][7]/CLR
housekeeping/gpio_configure_reg[24][7]/D
housekeeping/gpio_configure_reg[24][8]/CE
housekeeping/gpio_configure_reg[24][8]/CLR
housekeeping/gpio_configure_reg[24][8]/D
housekeeping/gpio_configure_reg[24][9]/CE
housekeeping/gpio_configure_reg[24][9]/CLR
housekeeping/gpio_configure_reg[24][9]/D
housekeeping/gpio_configure_reg[25][0]/CE
housekeeping/gpio_configure_reg[25][0]/D
housekeeping/gpio_configure_reg[25][0]/PRE
housekeeping/gpio_configure_reg[25][10]/CE
housekeeping/gpio_configure_reg[25][10]/D
housekeeping/gpio_configure_reg[25][10]/PRE
housekeeping/gpio_configure_reg[25][11]/CE
housekeeping/gpio_configure_reg[25][11]/CLR
housekeeping/gpio_configure_reg[25][11]/D
housekeeping/gpio_configure_reg[25][12]/CE
housekeeping/gpio_configure_reg[25][12]/CLR
housekeeping/gpio_configure_reg[25][12]/D
housekeeping/gpio_configure_reg[25][1]/CE
housekeeping/gpio_configure_reg[25][1]/D
housekeeping/gpio_configure_reg[25][1]/PRE
housekeeping/gpio_configure_reg[25][2]/CE
housekeeping/gpio_configure_reg[25][2]/CLR
housekeeping/gpio_configure_reg[25][2]/D
housekeeping/gpio_configure_reg[25][3]/CE
housekeeping/gpio_configure_reg[25][3]/CLR
housekeeping/gpio_configure_reg[25][3]/D
housekeeping/gpio_configure_reg[25][4]/CE
housekeeping/gpio_configure_reg[25][4]/CLR
housekeeping/gpio_configure_reg[25][4]/D
housekeeping/gpio_configure_reg[25][5]/CE
housekeeping/gpio_configure_reg[25][5]/CLR
housekeeping/gpio_configure_reg[25][5]/D
housekeeping/gpio_configure_reg[25][6]/CE
housekeeping/gpio_configure_reg[25][6]/CLR
housekeeping/gpio_configure_reg[25][6]/D
housekeeping/gpio_configure_reg[25][7]/CE
housekeeping/gpio_configure_reg[25][7]/CLR
housekeeping/gpio_configure_reg[25][7]/D
housekeeping/gpio_configure_reg[25][8]/CE
housekeeping/gpio_configure_reg[25][8]/CLR
housekeeping/gpio_configure_reg[25][8]/D
housekeeping/gpio_configure_reg[25][9]/CE
housekeeping/gpio_configure_reg[25][9]/CLR
housekeeping/gpio_configure_reg[25][9]/D
housekeeping/gpio_configure_reg[26][0]/CE
housekeeping/gpio_configure_reg[26][0]/D
housekeeping/gpio_configure_reg[26][0]/PRE
housekeeping/gpio_configure_reg[26][10]/CE
housekeeping/gpio_configure_reg[26][10]/D
housekeeping/gpio_configure_reg[26][10]/PRE
housekeeping/gpio_configure_reg[26][11]/CE
housekeeping/gpio_configure_reg[26][11]/CLR
housekeeping/gpio_configure_reg[26][11]/D
housekeeping/gpio_configure_reg[26][12]/CE
housekeeping/gpio_configure_reg[26][12]/CLR
housekeeping/gpio_configure_reg[26][12]/D
housekeeping/gpio_configure_reg[26][1]/CE
housekeeping/gpio_configure_reg[26][1]/D
housekeeping/gpio_configure_reg[26][1]/PRE
housekeeping/gpio_configure_reg[26][2]/CE
housekeeping/gpio_configure_reg[26][2]/CLR
housekeeping/gpio_configure_reg[26][2]/D
housekeeping/gpio_configure_reg[26][3]/CE
housekeeping/gpio_configure_reg[26][3]/CLR
housekeeping/gpio_configure_reg[26][3]/D
housekeeping/gpio_configure_reg[26][4]/CE
housekeeping/gpio_configure_reg[26][4]/CLR
housekeeping/gpio_configure_reg[26][4]/D
housekeeping/gpio_configure_reg[26][5]/CE
housekeeping/gpio_configure_reg[26][5]/CLR
housekeeping/gpio_configure_reg[26][5]/D
housekeeping/gpio_configure_reg[26][6]/CE
housekeeping/gpio_configure_reg[26][6]/CLR
housekeeping/gpio_configure_reg[26][6]/D
housekeeping/gpio_configure_reg[26][7]/CE
housekeeping/gpio_configure_reg[26][7]/CLR
housekeeping/gpio_configure_reg[26][7]/D
housekeeping/gpio_configure_reg[26][8]/CE
housekeeping/gpio_configure_reg[26][8]/CLR
housekeeping/gpio_configure_reg[26][8]/D
housekeeping/gpio_configure_reg[26][9]/CE
housekeeping/gpio_configure_reg[26][9]/CLR
housekeeping/gpio_configure_reg[26][9]/D
housekeeping/gpio_configure_reg[27][0]/CE
housekeeping/gpio_configure_reg[27][0]/D
housekeeping/gpio_configure_reg[27][0]/PRE
housekeeping/gpio_configure_reg[27][10]/CE
housekeeping/gpio_configure_reg[27][10]/D
housekeeping/gpio_configure_reg[27][10]/PRE
housekeeping/gpio_configure_reg[27][11]/CE
housekeeping/gpio_configure_reg[27][11]/CLR
housekeeping/gpio_configure_reg[27][11]/D
housekeeping/gpio_configure_reg[27][12]/CE
housekeeping/gpio_configure_reg[27][12]/CLR
housekeeping/gpio_configure_reg[27][12]/D
housekeeping/gpio_configure_reg[27][1]/CE
housekeeping/gpio_configure_reg[27][1]/D
housekeeping/gpio_configure_reg[27][1]/PRE
housekeeping/gpio_configure_reg[27][2]/CE
housekeeping/gpio_configure_reg[27][2]/CLR
housekeeping/gpio_configure_reg[27][2]/D
housekeeping/gpio_configure_reg[27][3]/CE
housekeeping/gpio_configure_reg[27][3]/CLR
housekeeping/gpio_configure_reg[27][3]/D
housekeeping/gpio_configure_reg[27][4]/CE
housekeeping/gpio_configure_reg[27][4]/CLR
housekeeping/gpio_configure_reg[27][4]/D
housekeeping/gpio_configure_reg[27][5]/CE
housekeeping/gpio_configure_reg[27][5]/CLR
housekeeping/gpio_configure_reg[27][5]/D
housekeeping/gpio_configure_reg[27][6]/CE
housekeeping/gpio_configure_reg[27][6]/CLR
housekeeping/gpio_configure_reg[27][6]/D
housekeeping/gpio_configure_reg[27][7]/CE
housekeeping/gpio_configure_reg[27][7]/CLR
housekeeping/gpio_configure_reg[27][7]/D
housekeeping/gpio_configure_reg[27][8]/CE
housekeeping/gpio_configure_reg[27][8]/CLR
housekeeping/gpio_configure_reg[27][8]/D
housekeeping/gpio_configure_reg[27][9]/CE
housekeeping/gpio_configure_reg[27][9]/CLR
housekeeping/gpio_configure_reg[27][9]/D
housekeeping/gpio_configure_reg[28][0]/CE
housekeeping/gpio_configure_reg[28][0]/D
housekeeping/gpio_configure_reg[28][0]/PRE
housekeeping/gpio_configure_reg[28][10]/CE
housekeeping/gpio_configure_reg[28][10]/D
housekeeping/gpio_configure_reg[28][10]/PRE
housekeeping/gpio_configure_reg[28][11]/CE
housekeeping/gpio_configure_reg[28][11]/CLR
housekeeping/gpio_configure_reg[28][11]/D
housekeeping/gpio_configure_reg[28][12]/CE
housekeeping/gpio_configure_reg[28][12]/CLR
housekeeping/gpio_configure_reg[28][12]/D
housekeeping/gpio_configure_reg[28][1]/CE
housekeeping/gpio_configure_reg[28][1]/D
housekeeping/gpio_configure_reg[28][1]/PRE
housekeeping/gpio_configure_reg[28][2]/CE
housekeeping/gpio_configure_reg[28][2]/CLR
housekeeping/gpio_configure_reg[28][2]/D
housekeeping/gpio_configure_reg[28][3]/CE
housekeeping/gpio_configure_reg[28][3]/CLR
housekeeping/gpio_configure_reg[28][3]/D
housekeeping/gpio_configure_reg[28][4]/CE
housekeeping/gpio_configure_reg[28][4]/CLR
housekeeping/gpio_configure_reg[28][4]/D
housekeeping/gpio_configure_reg[28][5]/CE
housekeeping/gpio_configure_reg[28][5]/CLR
housekeeping/gpio_configure_reg[28][5]/D
housekeeping/gpio_configure_reg[28][6]/CE
housekeeping/gpio_configure_reg[28][6]/CLR
housekeeping/gpio_configure_reg[28][6]/D
housekeeping/gpio_configure_reg[28][7]/CE
housekeeping/gpio_configure_reg[28][7]/CLR
housekeeping/gpio_configure_reg[28][7]/D
housekeeping/gpio_configure_reg[28][8]/CE
housekeeping/gpio_configure_reg[28][8]/CLR
housekeeping/gpio_configure_reg[28][8]/D
housekeeping/gpio_configure_reg[28][9]/CE
housekeeping/gpio_configure_reg[28][9]/CLR
housekeeping/gpio_configure_reg[28][9]/D
housekeeping/gpio_configure_reg[29][0]/CE
housekeeping/gpio_configure_reg[29][0]/D
housekeeping/gpio_configure_reg[29][0]/PRE
housekeeping/gpio_configure_reg[29][10]/CE
housekeeping/gpio_configure_reg[29][10]/D
housekeeping/gpio_configure_reg[29][10]/PRE
housekeeping/gpio_configure_reg[29][11]/CE
housekeeping/gpio_configure_reg[29][11]/CLR
housekeeping/gpio_configure_reg[29][11]/D
housekeeping/gpio_configure_reg[29][12]/CE
housekeeping/gpio_configure_reg[29][12]/CLR
housekeeping/gpio_configure_reg[29][12]/D
housekeeping/gpio_configure_reg[29][1]/CE
housekeeping/gpio_configure_reg[29][1]/D
housekeeping/gpio_configure_reg[29][1]/PRE
housekeeping/gpio_configure_reg[29][2]/CE
housekeeping/gpio_configure_reg[29][2]/CLR
housekeeping/gpio_configure_reg[29][2]/D
housekeeping/gpio_configure_reg[29][3]/CE
housekeeping/gpio_configure_reg[29][3]/CLR
housekeeping/gpio_configure_reg[29][3]/D
housekeeping/gpio_configure_reg[29][4]/CE
housekeeping/gpio_configure_reg[29][4]/CLR
housekeeping/gpio_configure_reg[29][4]/D
housekeeping/gpio_configure_reg[29][5]/CE
housekeeping/gpio_configure_reg[29][5]/CLR
housekeeping/gpio_configure_reg[29][5]/D
housekeeping/gpio_configure_reg[29][6]/CE
housekeeping/gpio_configure_reg[29][6]/CLR
housekeeping/gpio_configure_reg[29][6]/D
housekeeping/gpio_configure_reg[29][7]/CE
housekeeping/gpio_configure_reg[29][7]/CLR
housekeeping/gpio_configure_reg[29][7]/D
housekeeping/gpio_configure_reg[29][8]/CE
housekeeping/gpio_configure_reg[29][8]/CLR
housekeeping/gpio_configure_reg[29][8]/D
housekeeping/gpio_configure_reg[29][9]/CE
housekeeping/gpio_configure_reg[29][9]/CLR
housekeeping/gpio_configure_reg[29][9]/D
housekeeping/gpio_configure_reg[2][0]/CE
housekeeping/gpio_configure_reg[2][0]/D
housekeeping/gpio_configure_reg[2][0]/PRE
housekeeping/gpio_configure_reg[2][10]/CE
housekeeping/gpio_configure_reg[2][10]/D
housekeeping/gpio_configure_reg[2][10]/PRE
housekeeping/gpio_configure_reg[2][11]/CE
housekeeping/gpio_configure_reg[2][11]/CLR
housekeeping/gpio_configure_reg[2][11]/D
housekeeping/gpio_configure_reg[2][12]/CE
housekeeping/gpio_configure_reg[2][12]/CLR
housekeeping/gpio_configure_reg[2][12]/D
housekeeping/gpio_configure_reg[2][1]/CE
housekeeping/gpio_configure_reg[2][1]/D
housekeeping/gpio_configure_reg[2][1]/PRE
housekeeping/gpio_configure_reg[2][2]/CE
housekeeping/gpio_configure_reg[2][2]/CLR
housekeeping/gpio_configure_reg[2][2]/D
housekeeping/gpio_configure_reg[2][3]/CE
housekeeping/gpio_configure_reg[2][3]/CLR
housekeeping/gpio_configure_reg[2][3]/D
housekeeping/gpio_configure_reg[2][4]/CE
housekeeping/gpio_configure_reg[2][4]/CLR
housekeeping/gpio_configure_reg[2][4]/D
housekeeping/gpio_configure_reg[2][5]/CE
housekeeping/gpio_configure_reg[2][5]/CLR
housekeeping/gpio_configure_reg[2][5]/D
housekeeping/gpio_configure_reg[2][6]/CE
housekeeping/gpio_configure_reg[2][6]/CLR
housekeeping/gpio_configure_reg[2][6]/D
housekeeping/gpio_configure_reg[2][7]/CE
housekeeping/gpio_configure_reg[2][7]/CLR
housekeeping/gpio_configure_reg[2][7]/D
housekeeping/gpio_configure_reg[2][8]/CE
housekeeping/gpio_configure_reg[2][8]/CLR
housekeeping/gpio_configure_reg[2][8]/D
housekeeping/gpio_configure_reg[2][9]/CE
housekeeping/gpio_configure_reg[2][9]/CLR
housekeeping/gpio_configure_reg[2][9]/D
housekeeping/gpio_configure_reg[30][0]/CE
housekeeping/gpio_configure_reg[30][0]/D
housekeeping/gpio_configure_reg[30][0]/PRE
housekeeping/gpio_configure_reg[30][10]/CE
housekeeping/gpio_configure_reg[30][10]/D
housekeeping/gpio_configure_reg[30][10]/PRE
housekeeping/gpio_configure_reg[30][11]/CE
housekeeping/gpio_configure_reg[30][11]/CLR
housekeeping/gpio_configure_reg[30][11]/D
housekeeping/gpio_configure_reg[30][12]/CE
housekeeping/gpio_configure_reg[30][12]/CLR
housekeeping/gpio_configure_reg[30][12]/D
housekeeping/gpio_configure_reg[30][1]/CE
housekeeping/gpio_configure_reg[30][1]/D
housekeeping/gpio_configure_reg[30][1]/PRE
housekeeping/gpio_configure_reg[30][2]/CE
housekeeping/gpio_configure_reg[30][2]/CLR
housekeeping/gpio_configure_reg[30][2]/D
housekeeping/gpio_configure_reg[30][3]/CE
housekeeping/gpio_configure_reg[30][3]/CLR
housekeeping/gpio_configure_reg[30][3]/D
housekeeping/gpio_configure_reg[30][4]/CE
housekeeping/gpio_configure_reg[30][4]/CLR
housekeeping/gpio_configure_reg[30][4]/D
housekeeping/gpio_configure_reg[30][5]/CE
housekeeping/gpio_configure_reg[30][5]/CLR
housekeeping/gpio_configure_reg[30][5]/D
housekeeping/gpio_configure_reg[30][6]/CE
housekeeping/gpio_configure_reg[30][6]/CLR
housekeeping/gpio_configure_reg[30][6]/D
housekeeping/gpio_configure_reg[30][7]/CE
housekeeping/gpio_configure_reg[30][7]/CLR
housekeeping/gpio_configure_reg[30][7]/D
housekeeping/gpio_configure_reg[30][8]/CE
housekeeping/gpio_configure_reg[30][8]/CLR
housekeeping/gpio_configure_reg[30][8]/D
housekeeping/gpio_configure_reg[30][9]/CE
housekeeping/gpio_configure_reg[30][9]/CLR
housekeeping/gpio_configure_reg[30][9]/D
housekeeping/gpio_configure_reg[31][0]/CE
housekeeping/gpio_configure_reg[31][0]/D
housekeeping/gpio_configure_reg[31][0]/PRE
housekeeping/gpio_configure_reg[31][10]/CE
housekeeping/gpio_configure_reg[31][10]/D
housekeeping/gpio_configure_reg[31][10]/PRE
housekeeping/gpio_configure_reg[31][11]/CE
housekeeping/gpio_configure_reg[31][11]/CLR
housekeeping/gpio_configure_reg[31][11]/D
housekeeping/gpio_configure_reg[31][12]/CE
housekeeping/gpio_configure_reg[31][12]/CLR
housekeeping/gpio_configure_reg[31][12]/D
housekeeping/gpio_configure_reg[31][1]/CE
housekeeping/gpio_configure_reg[31][1]/D
housekeeping/gpio_configure_reg[31][1]/PRE
housekeeping/gpio_configure_reg[31][2]/CE
housekeeping/gpio_configure_reg[31][2]/CLR
housekeeping/gpio_configure_reg[31][2]/D
housekeeping/gpio_configure_reg[31][3]/CE
housekeeping/gpio_configure_reg[31][3]/CLR
housekeeping/gpio_configure_reg[31][3]/D
housekeeping/gpio_configure_reg[31][4]/CE
housekeeping/gpio_configure_reg[31][4]/CLR
housekeeping/gpio_configure_reg[31][4]/D
housekeeping/gpio_configure_reg[31][5]/CE
housekeeping/gpio_configure_reg[31][5]/CLR
housekeeping/gpio_configure_reg[31][5]/D
housekeeping/gpio_configure_reg[31][6]/CE
housekeeping/gpio_configure_reg[31][6]/CLR
housekeeping/gpio_configure_reg[31][6]/D
housekeeping/gpio_configure_reg[31][7]/CE
housekeeping/gpio_configure_reg[31][7]/CLR
housekeeping/gpio_configure_reg[31][7]/D
housekeeping/gpio_configure_reg[31][8]/CE
housekeeping/gpio_configure_reg[31][8]/CLR
housekeeping/gpio_configure_reg[31][8]/D
housekeeping/gpio_configure_reg[31][9]/CE
housekeeping/gpio_configure_reg[31][9]/CLR
housekeeping/gpio_configure_reg[31][9]/D
housekeeping/gpio_configure_reg[32][0]/CE
housekeeping/gpio_configure_reg[32][0]/D
housekeeping/gpio_configure_reg[32][0]/PRE
housekeeping/gpio_configure_reg[32][10]/CE
housekeeping/gpio_configure_reg[32][10]/D
housekeeping/gpio_configure_reg[32][10]/PRE
housekeeping/gpio_configure_reg[32][11]/CE
housekeeping/gpio_configure_reg[32][11]/CLR
housekeeping/gpio_configure_reg[32][11]/D
housekeeping/gpio_configure_reg[32][12]/CE
housekeeping/gpio_configure_reg[32][12]/CLR
housekeeping/gpio_configure_reg[32][12]/D
housekeeping/gpio_configure_reg[32][1]/CE
housekeeping/gpio_configure_reg[32][1]/D
housekeeping/gpio_configure_reg[32][1]/PRE
housekeeping/gpio_configure_reg[32][2]/CE
housekeeping/gpio_configure_reg[32][2]/CLR
housekeeping/gpio_configure_reg[32][2]/D
housekeeping/gpio_configure_reg[32][3]/CE
housekeeping/gpio_configure_reg[32][3]/CLR
housekeeping/gpio_configure_reg[32][3]/D
housekeeping/gpio_configure_reg[32][4]/CE
housekeeping/gpio_configure_reg[32][4]/CLR
housekeeping/gpio_configure_reg[32][4]/D
housekeeping/gpio_configure_reg[32][5]/CE
housekeeping/gpio_configure_reg[32][5]/CLR
housekeeping/gpio_configure_reg[32][5]/D
housekeeping/gpio_configure_reg[32][6]/CE
housekeeping/gpio_configure_reg[32][6]/CLR
housekeeping/gpio_configure_reg[32][6]/D
housekeeping/gpio_configure_reg[32][7]/CE
housekeeping/gpio_configure_reg[32][7]/CLR
housekeeping/gpio_configure_reg[32][7]/D
housekeeping/gpio_configure_reg[32][8]/CE
housekeeping/gpio_configure_reg[32][8]/CLR
housekeeping/gpio_configure_reg[32][8]/D
housekeeping/gpio_configure_reg[32][9]/CE
housekeeping/gpio_configure_reg[32][9]/CLR
housekeeping/gpio_configure_reg[32][9]/D
housekeeping/gpio_configure_reg[33][0]/CE
housekeeping/gpio_configure_reg[33][0]/D
housekeeping/gpio_configure_reg[33][0]/PRE
housekeeping/gpio_configure_reg[33][10]/CE
housekeeping/gpio_configure_reg[33][10]/D
housekeeping/gpio_configure_reg[33][10]/PRE
housekeeping/gpio_configure_reg[33][11]/CE
housekeeping/gpio_configure_reg[33][11]/CLR
housekeeping/gpio_configure_reg[33][11]/D
housekeeping/gpio_configure_reg[33][12]/CE
housekeeping/gpio_configure_reg[33][12]/CLR
housekeeping/gpio_configure_reg[33][12]/D
housekeeping/gpio_configure_reg[33][1]/CE
housekeeping/gpio_configure_reg[33][1]/D
housekeeping/gpio_configure_reg[33][1]/PRE
housekeeping/gpio_configure_reg[33][2]/CE
housekeeping/gpio_configure_reg[33][2]/CLR
housekeeping/gpio_configure_reg[33][2]/D
housekeeping/gpio_configure_reg[33][3]/CE
housekeeping/gpio_configure_reg[33][3]/CLR
housekeeping/gpio_configure_reg[33][3]/D
housekeeping/gpio_configure_reg[33][4]/CE
housekeeping/gpio_configure_reg[33][4]/CLR
housekeeping/gpio_configure_reg[33][4]/D
housekeeping/gpio_configure_reg[33][5]/CE
housekeeping/gpio_configure_reg[33][5]/CLR
housekeeping/gpio_configure_reg[33][5]/D
housekeeping/gpio_configure_reg[33][6]/CE
housekeeping/gpio_configure_reg[33][6]/CLR
housekeeping/gpio_configure_reg[33][6]/D
housekeeping/gpio_configure_reg[33][7]/CE
housekeeping/gpio_configure_reg[33][7]/CLR
housekeeping/gpio_configure_reg[33][7]/D
housekeeping/gpio_configure_reg[33][8]/CE
housekeeping/gpio_configure_reg[33][8]/CLR
housekeeping/gpio_configure_reg[33][8]/D
housekeeping/gpio_configure_reg[33][9]/CE
housekeeping/gpio_configure_reg[33][9]/CLR
housekeeping/gpio_configure_reg[33][9]/D
housekeeping/gpio_configure_reg[34][0]/CE
housekeeping/gpio_configure_reg[34][0]/D
housekeeping/gpio_configure_reg[34][0]/PRE
housekeeping/gpio_configure_reg[34][10]/CE
housekeeping/gpio_configure_reg[34][10]/D
housekeeping/gpio_configure_reg[34][10]/PRE
housekeeping/gpio_configure_reg[34][11]/CE
housekeeping/gpio_configure_reg[34][11]/CLR
housekeeping/gpio_configure_reg[34][11]/D
housekeeping/gpio_configure_reg[34][12]/CE
housekeeping/gpio_configure_reg[34][12]/CLR
housekeeping/gpio_configure_reg[34][12]/D
housekeeping/gpio_configure_reg[34][1]/CE
housekeeping/gpio_configure_reg[34][1]/D
housekeeping/gpio_configure_reg[34][1]/PRE
housekeeping/gpio_configure_reg[34][2]/CE
housekeeping/gpio_configure_reg[34][2]/CLR
housekeeping/gpio_configure_reg[34][2]/D
housekeeping/gpio_configure_reg[34][3]/CE
housekeeping/gpio_configure_reg[34][3]/CLR
housekeeping/gpio_configure_reg[34][3]/D
housekeeping/gpio_configure_reg[34][4]/CE
housekeeping/gpio_configure_reg[34][4]/CLR
housekeeping/gpio_configure_reg[34][4]/D
housekeeping/gpio_configure_reg[34][5]/CE
housekeeping/gpio_configure_reg[34][5]/CLR
housekeeping/gpio_configure_reg[34][5]/D
housekeeping/gpio_configure_reg[34][6]/CE
housekeeping/gpio_configure_reg[34][6]/CLR
housekeeping/gpio_configure_reg[34][6]/D
housekeeping/gpio_configure_reg[34][7]/CE
housekeeping/gpio_configure_reg[34][7]/CLR
housekeeping/gpio_configure_reg[34][7]/D
housekeeping/gpio_configure_reg[34][8]/CE
housekeeping/gpio_configure_reg[34][8]/CLR
housekeeping/gpio_configure_reg[34][8]/D
housekeeping/gpio_configure_reg[34][9]/CE
housekeeping/gpio_configure_reg[34][9]/CLR
housekeeping/gpio_configure_reg[34][9]/D
housekeeping/gpio_configure_reg[35][0]/CE
housekeeping/gpio_configure_reg[35][0]/D
housekeeping/gpio_configure_reg[35][0]/PRE
housekeeping/gpio_configure_reg[35][10]/CE
housekeeping/gpio_configure_reg[35][10]/D
housekeeping/gpio_configure_reg[35][10]/PRE
housekeeping/gpio_configure_reg[35][11]/CE
housekeeping/gpio_configure_reg[35][11]/CLR
housekeeping/gpio_configure_reg[35][11]/D
housekeeping/gpio_configure_reg[35][12]/CE
housekeeping/gpio_configure_reg[35][12]/CLR
housekeeping/gpio_configure_reg[35][12]/D
housekeeping/gpio_configure_reg[35][1]/CE
housekeeping/gpio_configure_reg[35][1]/D
housekeeping/gpio_configure_reg[35][1]/PRE
housekeeping/gpio_configure_reg[35][2]/CE
housekeeping/gpio_configure_reg[35][2]/CLR
housekeeping/gpio_configure_reg[35][2]/D
housekeeping/gpio_configure_reg[35][3]/CE
housekeeping/gpio_configure_reg[35][3]/CLR
housekeeping/gpio_configure_reg[35][3]/D
housekeeping/gpio_configure_reg[35][4]/CE
housekeeping/gpio_configure_reg[35][4]/CLR
housekeeping/gpio_configure_reg[35][4]/D
housekeeping/gpio_configure_reg[35][5]/CE
housekeeping/gpio_configure_reg[35][5]/CLR
housekeeping/gpio_configure_reg[35][5]/D
housekeeping/gpio_configure_reg[35][6]/CE
housekeeping/gpio_configure_reg[35][6]/CLR
housekeeping/gpio_configure_reg[35][6]/D
housekeeping/gpio_configure_reg[35][7]/CE
housekeeping/gpio_configure_reg[35][7]/CLR
housekeeping/gpio_configure_reg[35][7]/D
housekeeping/gpio_configure_reg[35][8]/CE
housekeeping/gpio_configure_reg[35][8]/CLR
housekeeping/gpio_configure_reg[35][8]/D
housekeeping/gpio_configure_reg[35][9]/CE
housekeeping/gpio_configure_reg[35][9]/CLR
housekeeping/gpio_configure_reg[35][9]/D
housekeeping/gpio_configure_reg[36][0]/CE
housekeeping/gpio_configure_reg[36][0]/D
housekeeping/gpio_configure_reg[36][0]/PRE
housekeeping/gpio_configure_reg[36][10]/CE
housekeeping/gpio_configure_reg[36][10]/CLR
housekeeping/gpio_configure_reg[36][10]/D
housekeeping/gpio_configure_reg[36][11]/CE
housekeeping/gpio_configure_reg[36][11]/D
housekeeping/gpio_configure_reg[36][11]/PRE
housekeeping/gpio_configure_reg[36][12]/CE
housekeeping/gpio_configure_reg[36][12]/D
housekeeping/gpio_configure_reg[36][12]/PRE
housekeeping/gpio_configure_reg[36][1]/CE
housekeeping/gpio_configure_reg[36][1]/D
housekeeping/gpio_configure_reg[36][1]/PRE
housekeeping/gpio_configure_reg[36][2]/CE
housekeeping/gpio_configure_reg[36][2]/CLR
housekeeping/gpio_configure_reg[36][2]/D
housekeeping/gpio_configure_reg[36][3]/CE
housekeeping/gpio_configure_reg[36][3]/CLR
housekeeping/gpio_configure_reg[36][3]/D
housekeeping/gpio_configure_reg[36][4]/CE
housekeeping/gpio_configure_reg[36][4]/CLR
housekeeping/gpio_configure_reg[36][4]/D
housekeeping/gpio_configure_reg[36][5]/CE
housekeeping/gpio_configure_reg[36][5]/CLR
housekeeping/gpio_configure_reg[36][5]/D
housekeeping/gpio_configure_reg[36][6]/CE
housekeeping/gpio_configure_reg[36][6]/CLR
housekeeping/gpio_configure_reg[36][6]/D
housekeeping/gpio_configure_reg[36][7]/CE
housekeeping/gpio_configure_reg[36][7]/CLR
housekeeping/gpio_configure_reg[36][7]/D
housekeeping/gpio_configure_reg[36][8]/CE
housekeeping/gpio_configure_reg[36][8]/CLR
housekeeping/gpio_configure_reg[36][8]/D
housekeeping/gpio_configure_reg[36][9]/CE
housekeeping/gpio_configure_reg[36][9]/CLR
housekeeping/gpio_configure_reg[36][9]/D
housekeeping/gpio_configure_reg[37][0]/CE
housekeeping/gpio_configure_reg[37][0]/D
housekeeping/gpio_configure_reg[37][0]/PRE
housekeeping/gpio_configure_reg[37][10]/CE
housekeeping/gpio_configure_reg[37][10]/CLR
housekeeping/gpio_configure_reg[37][10]/D
housekeeping/gpio_configure_reg[37][11]/CE
housekeeping/gpio_configure_reg[37][11]/D
housekeeping/gpio_configure_reg[37][11]/PRE
housekeeping/gpio_configure_reg[37][12]/CE
housekeeping/gpio_configure_reg[37][12]/D
housekeeping/gpio_configure_reg[37][12]/PRE
housekeeping/gpio_configure_reg[37][1]/CE
housekeeping/gpio_configure_reg[37][1]/D
housekeeping/gpio_configure_reg[37][1]/PRE
housekeeping/gpio_configure_reg[37][2]/CE
housekeeping/gpio_configure_reg[37][2]/CLR
housekeeping/gpio_configure_reg[37][2]/D
housekeeping/gpio_configure_reg[37][3]/CE
housekeeping/gpio_configure_reg[37][3]/CLR
housekeeping/gpio_configure_reg[37][3]/D
housekeeping/gpio_configure_reg[37][4]/CE
housekeeping/gpio_configure_reg[37][4]/CLR
housekeeping/gpio_configure_reg[37][4]/D
housekeeping/gpio_configure_reg[37][5]/CE
housekeeping/gpio_configure_reg[37][5]/CLR
housekeeping/gpio_configure_reg[37][5]/D
housekeeping/gpio_configure_reg[37][6]/CE
housekeeping/gpio_configure_reg[37][6]/CLR
housekeeping/gpio_configure_reg[37][6]/D
housekeeping/gpio_configure_reg[37][7]/CE
housekeeping/gpio_configure_reg[37][7]/CLR
housekeeping/gpio_configure_reg[37][7]/D
housekeeping/gpio_configure_reg[37][8]/CE
housekeeping/gpio_configure_reg[37][8]/CLR
housekeeping/gpio_configure_reg[37][8]/D
housekeeping/gpio_configure_reg[37][9]/CE
housekeeping/gpio_configure_reg[37][9]/CLR
housekeeping/gpio_configure_reg[37][9]/D
housekeeping/gpio_configure_reg[3][0]/CE
housekeeping/gpio_configure_reg[3][0]/D
housekeeping/gpio_configure_reg[3][0]/PRE
housekeeping/gpio_configure_reg[3][10]/CE
housekeeping/gpio_configure_reg[3][10]/CLR
housekeeping/gpio_configure_reg[3][10]/D
housekeeping/gpio_configure_reg[3][11]/CE
housekeeping/gpio_configure_reg[3][11]/D
housekeeping/gpio_configure_reg[3][11]/PRE
housekeeping/gpio_configure_reg[3][12]/CE
housekeeping/gpio_configure_reg[3][12]/CLR
housekeeping/gpio_configure_reg[3][12]/D
housekeeping/gpio_configure_reg[3][1]/CE
housekeeping/gpio_configure_reg[3][1]/CLR
housekeeping/gpio_configure_reg[3][1]/D
housekeeping/gpio_configure_reg[3][2]/CE
housekeeping/gpio_configure_reg[3][2]/CLR
housekeeping/gpio_configure_reg[3][2]/D
housekeeping/gpio_configure_reg[3][3]/CE
housekeeping/gpio_configure_reg[3][3]/CLR
housekeeping/gpio_configure_reg[3][3]/D
housekeeping/gpio_configure_reg[3][4]/CE
housekeeping/gpio_configure_reg[3][4]/CLR
housekeeping/gpio_configure_reg[3][4]/D
housekeeping/gpio_configure_reg[3][5]/CE
housekeeping/gpio_configure_reg[3][5]/CLR
housekeeping/gpio_configure_reg[3][5]/D
housekeeping/gpio_configure_reg[3][6]/CE
housekeeping/gpio_configure_reg[3][6]/CLR
housekeeping/gpio_configure_reg[3][6]/D
housekeeping/gpio_configure_reg[3][7]/CE
housekeeping/gpio_configure_reg[3][7]/CLR
housekeeping/gpio_configure_reg[3][7]/D
housekeeping/gpio_configure_reg[3][8]/CE
housekeeping/gpio_configure_reg[3][8]/CLR
housekeeping/gpio_configure_reg[3][8]/D
housekeeping/gpio_configure_reg[3][9]/CE
housekeeping/gpio_configure_reg[3][9]/CLR
housekeeping/gpio_configure_reg[3][9]/D
housekeeping/gpio_configure_reg[4][0]/CE
housekeeping/gpio_configure_reg[4][0]/D
housekeeping/gpio_configure_reg[4][0]/PRE
housekeeping/gpio_configure_reg[4][10]/CE
housekeeping/gpio_configure_reg[4][10]/D
housekeeping/gpio_configure_reg[4][10]/PRE
housekeeping/gpio_configure_reg[4][11]/CE
housekeeping/gpio_configure_reg[4][11]/CLR
housekeeping/gpio_configure_reg[4][11]/D
housekeeping/gpio_configure_reg[4][12]/CE
housekeeping/gpio_configure_reg[4][12]/CLR
housekeeping/gpio_configure_reg[4][12]/D
housekeeping/gpio_configure_reg[4][1]/CE
housekeeping/gpio_configure_reg[4][1]/D
housekeeping/gpio_configure_reg[4][1]/PRE
housekeeping/gpio_configure_reg[4][2]/CE
housekeeping/gpio_configure_reg[4][2]/CLR
housekeeping/gpio_configure_reg[4][2]/D
housekeeping/gpio_configure_reg[4][3]/CE
housekeeping/gpio_configure_reg[4][3]/CLR
housekeeping/gpio_configure_reg[4][3]/D
housekeeping/gpio_configure_reg[4][4]/CE
housekeeping/gpio_configure_reg[4][4]/CLR
housekeeping/gpio_configure_reg[4][4]/D
housekeeping/gpio_configure_reg[4][5]/CE
housekeeping/gpio_configure_reg[4][5]/CLR
housekeeping/gpio_configure_reg[4][5]/D
housekeeping/gpio_configure_reg[4][6]/CE
housekeeping/gpio_configure_reg[4][6]/CLR
housekeeping/gpio_configure_reg[4][6]/D
housekeeping/gpio_configure_reg[4][7]/CE
housekeeping/gpio_configure_reg[4][7]/CLR
housekeeping/gpio_configure_reg[4][7]/D
housekeeping/gpio_configure_reg[4][8]/CE
housekeeping/gpio_configure_reg[4][8]/CLR
housekeeping/gpio_configure_reg[4][8]/D
housekeeping/gpio_configure_reg[4][9]/CE
housekeeping/gpio_configure_reg[4][9]/CLR
housekeeping/gpio_configure_reg[4][9]/D
housekeeping/gpio_configure_reg[5][0]/CE
housekeeping/gpio_configure_reg[5][0]/D
housekeeping/gpio_configure_reg[5][0]/PRE
housekeeping/gpio_configure_reg[5][10]/CE
housekeeping/gpio_configure_reg[5][10]/D
housekeeping/gpio_configure_reg[5][10]/PRE
housekeeping/gpio_configure_reg[5][11]/CE
housekeeping/gpio_configure_reg[5][11]/CLR
housekeeping/gpio_configure_reg[5][11]/D
housekeeping/gpio_configure_reg[5][12]/CE
housekeeping/gpio_configure_reg[5][12]/CLR
housekeeping/gpio_configure_reg[5][12]/D
housekeeping/gpio_configure_reg[5][1]/CE
housekeeping/gpio_configure_reg[5][1]/D
housekeeping/gpio_configure_reg[5][1]/PRE
housekeeping/gpio_configure_reg[5][2]/CE
housekeeping/gpio_configure_reg[5][2]/CLR
housekeeping/gpio_configure_reg[5][2]/D
housekeeping/gpio_configure_reg[5][3]/CE
housekeeping/gpio_configure_reg[5][3]/CLR
housekeeping/gpio_configure_reg[5][3]/D
housekeeping/gpio_configure_reg[5][4]/CE
housekeeping/gpio_configure_reg[5][4]/CLR
housekeeping/gpio_configure_reg[5][4]/D
housekeeping/gpio_configure_reg[5][5]/CE
housekeeping/gpio_configure_reg[5][5]/CLR
housekeeping/gpio_configure_reg[5][5]/D
housekeeping/gpio_configure_reg[5][6]/CE
housekeeping/gpio_configure_reg[5][6]/CLR
housekeeping/gpio_configure_reg[5][6]/D
housekeeping/gpio_configure_reg[5][7]/CE
housekeeping/gpio_configure_reg[5][7]/CLR
housekeeping/gpio_configure_reg[5][7]/D
housekeeping/gpio_configure_reg[5][8]/CE
housekeeping/gpio_configure_reg[5][8]/CLR
housekeeping/gpio_configure_reg[5][8]/D
housekeeping/gpio_configure_reg[5][9]/CE
housekeeping/gpio_configure_reg[5][9]/CLR
housekeeping/gpio_configure_reg[5][9]/D
housekeeping/gpio_configure_reg[6][0]/CE
housekeeping/gpio_configure_reg[6][0]/D
housekeeping/gpio_configure_reg[6][0]/PRE
housekeeping/gpio_configure_reg[6][10]/CE
housekeeping/gpio_configure_reg[6][10]/D
housekeeping/gpio_configure_reg[6][10]/PRE
housekeeping/gpio_configure_reg[6][11]/CE
housekeeping/gpio_configure_reg[6][11]/CLR
housekeeping/gpio_configure_reg[6][11]/D
housekeeping/gpio_configure_reg[6][12]/CE
housekeeping/gpio_configure_reg[6][12]/CLR
housekeeping/gpio_configure_reg[6][12]/D
housekeeping/gpio_configure_reg[6][1]/CE
housekeeping/gpio_configure_reg[6][1]/D
housekeeping/gpio_configure_reg[6][1]/PRE
housekeeping/gpio_configure_reg[6][2]/CE
housekeeping/gpio_configure_reg[6][2]/CLR
housekeeping/gpio_configure_reg[6][2]/D
housekeeping/gpio_configure_reg[6][3]/CE
housekeeping/gpio_configure_reg[6][3]/CLR
housekeeping/gpio_configure_reg[6][3]/D
housekeeping/gpio_configure_reg[6][4]/CE
housekeeping/gpio_configure_reg[6][4]/CLR
housekeeping/gpio_configure_reg[6][4]/D
housekeeping/gpio_configure_reg[6][5]/CE
housekeeping/gpio_configure_reg[6][5]/CLR
housekeeping/gpio_configure_reg[6][5]/D
housekeeping/gpio_configure_reg[6][6]/CE
housekeeping/gpio_configure_reg[6][6]/CLR
housekeeping/gpio_configure_reg[6][6]/D
housekeeping/gpio_configure_reg[6][7]/CE
housekeeping/gpio_configure_reg[6][7]/CLR
housekeeping/gpio_configure_reg[6][7]/D
housekeeping/gpio_configure_reg[6][8]/CE
housekeeping/gpio_configure_reg[6][8]/CLR
housekeeping/gpio_configure_reg[6][8]/D
housekeeping/gpio_configure_reg[6][9]/CE
housekeeping/gpio_configure_reg[6][9]/CLR
housekeeping/gpio_configure_reg[6][9]/D
housekeeping/gpio_configure_reg[7][0]/CE
housekeeping/gpio_configure_reg[7][0]/D
housekeeping/gpio_configure_reg[7][0]/PRE
housekeeping/gpio_configure_reg[7][10]/CE
housekeeping/gpio_configure_reg[7][10]/D
housekeeping/gpio_configure_reg[7][10]/PRE
housekeeping/gpio_configure_reg[7][11]/CE
housekeeping/gpio_configure_reg[7][11]/CLR
housekeeping/gpio_configure_reg[7][11]/D
housekeeping/gpio_configure_reg[7][12]/CE
housekeeping/gpio_configure_reg[7][12]/CLR
housekeeping/gpio_configure_reg[7][12]/D
housekeeping/gpio_configure_reg[7][1]/CE
housekeeping/gpio_configure_reg[7][1]/D
housekeeping/gpio_configure_reg[7][1]/PRE
housekeeping/gpio_configure_reg[7][2]/CE
housekeeping/gpio_configure_reg[7][2]/CLR
housekeeping/gpio_configure_reg[7][2]/D
housekeeping/gpio_configure_reg[7][3]/CE
housekeeping/gpio_configure_reg[7][3]/CLR
housekeeping/gpio_configure_reg[7][3]/D
housekeeping/gpio_configure_reg[7][4]/CE
housekeeping/gpio_configure_reg[7][4]/CLR
housekeeping/gpio_configure_reg[7][4]/D
housekeeping/gpio_configure_reg[7][5]/CE
housekeeping/gpio_configure_reg[7][5]/CLR
housekeeping/gpio_configure_reg[7][5]/D
housekeeping/gpio_configure_reg[7][6]/CE
housekeeping/gpio_configure_reg[7][6]/CLR
housekeeping/gpio_configure_reg[7][6]/D
housekeeping/gpio_configure_reg[7][7]/CE
housekeeping/gpio_configure_reg[7][7]/CLR
housekeeping/gpio_configure_reg[7][7]/D
housekeeping/gpio_configure_reg[7][8]/CE
housekeeping/gpio_configure_reg[7][8]/CLR
housekeeping/gpio_configure_reg[7][8]/D
housekeeping/gpio_configure_reg[7][9]/CE
housekeeping/gpio_configure_reg[7][9]/CLR
housekeeping/gpio_configure_reg[7][9]/D
housekeeping/gpio_configure_reg[8][0]/CE
housekeeping/gpio_configure_reg[8][0]/D
housekeeping/gpio_configure_reg[8][0]/PRE
housekeeping/gpio_configure_reg[8][10]/CE
housekeeping/gpio_configure_reg[8][10]/D
housekeeping/gpio_configure_reg[8][10]/PRE
housekeeping/gpio_configure_reg[8][11]/CE
housekeeping/gpio_configure_reg[8][11]/CLR
housekeeping/gpio_configure_reg[8][11]/D
housekeeping/gpio_configure_reg[8][12]/CE
housekeeping/gpio_configure_reg[8][12]/CLR
housekeeping/gpio_configure_reg[8][12]/D
housekeeping/gpio_configure_reg[8][1]/CE
housekeeping/gpio_configure_reg[8][1]/D
housekeeping/gpio_configure_reg[8][1]/PRE
housekeeping/gpio_configure_reg[8][2]/CE
housekeeping/gpio_configure_reg[8][2]/CLR
housekeeping/gpio_configure_reg[8][2]/D
housekeeping/gpio_configure_reg[8][3]/CE
housekeeping/gpio_configure_reg[8][3]/CLR
housekeeping/gpio_configure_reg[8][3]/D
housekeeping/gpio_configure_reg[8][4]/CE
housekeeping/gpio_configure_reg[8][4]/CLR
housekeeping/gpio_configure_reg[8][4]/D
housekeeping/gpio_configure_reg[8][5]/CE
housekeeping/gpio_configure_reg[8][5]/CLR
housekeeping/gpio_configure_reg[8][5]/D
housekeeping/gpio_configure_reg[8][6]/CE
housekeeping/gpio_configure_reg[8][6]/CLR
housekeeping/gpio_configure_reg[8][6]/D
housekeeping/gpio_configure_reg[8][7]/CE
housekeeping/gpio_configure_reg[8][7]/CLR
housekeeping/gpio_configure_reg[8][7]/D
housekeeping/gpio_configure_reg[8][8]/CE
housekeeping/gpio_configure_reg[8][8]/CLR
housekeeping/gpio_configure_reg[8][8]/D
housekeeping/gpio_configure_reg[8][9]/CE
housekeeping/gpio_configure_reg[8][9]/CLR
housekeeping/gpio_configure_reg[8][9]/D
housekeeping/gpio_configure_reg[9][0]/CE
housekeeping/gpio_configure_reg[9][0]/D
housekeeping/gpio_configure_reg[9][0]/PRE
housekeeping/gpio_configure_reg[9][10]/CE
housekeeping/gpio_configure_reg[9][10]/D
housekeeping/gpio_configure_reg[9][10]/PRE
housekeeping/gpio_configure_reg[9][11]/CE
housekeeping/gpio_configure_reg[9][11]/CLR
housekeeping/gpio_configure_reg[9][11]/D
housekeeping/gpio_configure_reg[9][12]/CE
housekeeping/gpio_configure_reg[9][12]/CLR
housekeeping/gpio_configure_reg[9][12]/D
housekeeping/gpio_configure_reg[9][1]/CE
housekeeping/gpio_configure_reg[9][1]/D
housekeeping/gpio_configure_reg[9][1]/PRE
housekeeping/gpio_configure_reg[9][2]/CE
housekeeping/gpio_configure_reg[9][2]/CLR
housekeeping/gpio_configure_reg[9][2]/D
housekeeping/gpio_configure_reg[9][3]/CE
housekeeping/gpio_configure_reg[9][3]/CLR
housekeeping/gpio_configure_reg[9][3]/D
housekeeping/gpio_configure_reg[9][4]/CE
housekeeping/gpio_configure_reg[9][4]/CLR
housekeeping/gpio_configure_reg[9][4]/D
housekeeping/gpio_configure_reg[9][5]/CE
housekeeping/gpio_configure_reg[9][5]/CLR
housekeeping/gpio_configure_reg[9][5]/D
housekeeping/gpio_configure_reg[9][6]/CE
housekeeping/gpio_configure_reg[9][6]/CLR
housekeeping/gpio_configure_reg[9][6]/D
housekeeping/gpio_configure_reg[9][7]/CE
housekeeping/gpio_configure_reg[9][7]/CLR
housekeeping/gpio_configure_reg[9][7]/D
housekeeping/gpio_configure_reg[9][8]/CE
housekeeping/gpio_configure_reg[9][8]/CLR
housekeeping/gpio_configure_reg[9][8]/D
housekeeping/gpio_configure_reg[9][9]/CE
housekeeping/gpio_configure_reg[9][9]/CLR
housekeeping/gpio_configure_reg[9][9]/D
housekeeping/hkspi/FSM_onehot_state_reg[0]/CE
housekeeping/hkspi/FSM_onehot_state_reg[0]/D
housekeeping/hkspi/FSM_onehot_state_reg[0]/PRE
housekeeping/hkspi/FSM_onehot_state_reg[1]/CE
housekeeping/hkspi/FSM_onehot_state_reg[1]/CLR
housekeeping/hkspi/FSM_onehot_state_reg[1]/D
housekeeping/hkspi/FSM_onehot_state_reg[2]/CE
housekeeping/hkspi/FSM_onehot_state_reg[2]/CLR
housekeeping/hkspi/FSM_onehot_state_reg[2]/D
housekeeping/hkspi/FSM_onehot_state_reg[3]/CE
housekeeping/hkspi/FSM_onehot_state_reg[3]/CLR
housekeeping/hkspi/FSM_onehot_state_reg[3]/D
housekeeping/hkspi/FSM_onehot_state_reg[4]/CE
housekeeping/hkspi/FSM_onehot_state_reg[4]/CLR
housekeeping/hkspi/FSM_onehot_state_reg[4]/D
housekeeping/hkspi/addr_reg[0]/CE
housekeeping/hkspi/addr_reg[0]/CLR
housekeeping/hkspi/addr_reg[0]/D
housekeeping/hkspi/addr_reg[1]/CE
housekeeping/hkspi/addr_reg[1]/CLR
housekeeping/hkspi/addr_reg[1]/D
housekeeping/hkspi/addr_reg[2]/CE
housekeeping/hkspi/addr_reg[2]/CLR
housekeeping/hkspi/addr_reg[2]/D
housekeeping/hkspi/addr_reg[3]/CE
housekeeping/hkspi/addr_reg[3]/CLR
housekeeping/hkspi/addr_reg[3]/D
housekeeping/hkspi/addr_reg[4]/CE
housekeeping/hkspi/addr_reg[4]/CLR
housekeeping/hkspi/addr_reg[4]/D
housekeeping/hkspi/addr_reg[5]/CE
housekeeping/hkspi/addr_reg[5]/CLR
housekeeping/hkspi/addr_reg[5]/D
housekeeping/hkspi/addr_reg[6]/CE
housekeeping/hkspi/addr_reg[6]/CLR
housekeeping/hkspi/addr_reg[6]/D
housekeeping/hkspi/addr_reg[7]/CE
housekeeping/hkspi/addr_reg[7]/CLR
housekeeping/hkspi/addr_reg[7]/D
housekeeping/hkspi/count_reg[0]/CLR
housekeeping/hkspi/count_reg[0]/D
housekeeping/hkspi/count_reg[1]/CLR
housekeeping/hkspi/count_reg[1]/D
housekeeping/hkspi/count_reg[2]/CLR
housekeeping/hkspi/count_reg[2]/D
housekeeping/hkspi/fixed_reg[0]/CLR
housekeeping/hkspi/fixed_reg[0]/D
housekeeping/hkspi/fixed_reg[1]/CLR
housekeeping/hkspi/fixed_reg[1]/D
housekeeping/hkspi/fixed_reg[2]/CLR
housekeeping/hkspi/fixed_reg[2]/D
housekeeping/hkspi/ldata_reg[0]/CE
housekeeping/hkspi/ldata_reg[0]/CLR
housekeeping/hkspi/ldata_reg[0]/D
housekeeping/hkspi/ldata_reg[1]/CE
housekeeping/hkspi/ldata_reg[1]/CLR
housekeeping/hkspi/ldata_reg[1]/D
housekeeping/hkspi/ldata_reg[2]/CE
housekeeping/hkspi/ldata_reg[2]/CLR
housekeeping/hkspi/ldata_reg[2]/D
housekeeping/hkspi/ldata_reg[3]/CE
housekeeping/hkspi/ldata_reg[3]/CLR
housekeeping/hkspi/ldata_reg[3]/D
housekeeping/hkspi/ldata_reg[4]/CE
housekeeping/hkspi/ldata_reg[4]/CLR
housekeeping/hkspi/ldata_reg[4]/D
housekeeping/hkspi/ldata_reg[5]/CE
housekeeping/hkspi/ldata_reg[5]/CLR
housekeeping/hkspi/ldata_reg[5]/D
housekeeping/hkspi/ldata_reg[6]/CE
housekeeping/hkspi/ldata_reg[6]/CLR
housekeeping/hkspi/ldata_reg[6]/D
housekeeping/hkspi/ldata_reg[7]/CE
housekeeping/hkspi/ldata_reg[7]/CLR
housekeeping/hkspi/ldata_reg[7]/D
housekeeping/hkspi/pass_thru_mgmt_delay_reg/CLR
housekeeping/hkspi/pass_thru_mgmt_delay_reg/D
housekeeping/hkspi/pass_thru_mgmt_reg/CLR
housekeeping/hkspi/pass_thru_mgmt_reg/D
housekeeping/hkspi/pass_thru_user_delay_reg/CLR
housekeeping/hkspi/pass_thru_user_delay_reg/D
housekeeping/hkspi/pass_thru_user_reg/CLR
housekeeping/hkspi/pass_thru_user_reg/D
housekeeping/hkspi/pre_pass_thru_mgmt_reg/CLR
housekeeping/hkspi/pre_pass_thru_mgmt_reg/D
housekeeping/hkspi/pre_pass_thru_user_reg/CLR
housekeeping/hkspi/pre_pass_thru_user_reg/D
housekeeping/hkspi/predata_reg[0]/CE
housekeeping/hkspi/predata_reg[0]/CLR
housekeeping/hkspi/predata_reg[0]/D
housekeeping/hkspi/predata_reg[1]/CE
housekeeping/hkspi/predata_reg[1]/CLR
housekeeping/hkspi/predata_reg[1]/D
housekeeping/hkspi/predata_reg[2]/CE
housekeeping/hkspi/predata_reg[2]/CLR
housekeeping/hkspi/predata_reg[2]/D
housekeeping/hkspi/predata_reg[3]/CE
housekeeping/hkspi/predata_reg[3]/CLR
housekeeping/hkspi/predata_reg[3]/D
housekeeping/hkspi/predata_reg[4]/CE
housekeeping/hkspi/predata_reg[4]/CLR
housekeeping/hkspi/predata_reg[4]/D
housekeeping/hkspi/predata_reg[5]/CE
housekeeping/hkspi/predata_reg[5]/CLR
housekeeping/hkspi/predata_reg[5]/D
housekeeping/hkspi/predata_reg[6]/CE
housekeeping/hkspi/predata_reg[6]/CLR
housekeeping/hkspi/predata_reg[6]/D
housekeeping/hkspi/rdstb_reg/CLR
housekeeping/hkspi/rdstb_reg/D
housekeeping/hkspi/readmode_reg/CLR
housekeeping/hkspi/readmode_reg/D
housekeeping/hkspi/sdoenb_reg/D
housekeeping/hkspi/sdoenb_reg/PRE
housekeeping/hkspi/writemode_reg/CLR
housekeeping/hkspi/writemode_reg/D
housekeeping/hkspi/wrstb_reg/CLR
housekeeping/hkspi/wrstb_reg/D
housekeeping/hkspi_disable_reg/CLR
housekeeping/hkspi_disable_reg/D
housekeeping/irq_1_inputsrc_reg/CLR
housekeeping/irq_1_inputsrc_reg/D
housekeeping/irq_2_inputsrc_reg/CLR
housekeeping/irq_2_inputsrc_reg/D
housekeeping/irq_spi_reg/CLR
housekeeping/irq_spi_reg/D
housekeeping/mgmt_gpio_data_buf_reg[0]/CE
housekeeping/mgmt_gpio_data_buf_reg[0]/CLR
housekeeping/mgmt_gpio_data_buf_reg[0]/D
housekeeping/mgmt_gpio_data_buf_reg[10]/CE
housekeeping/mgmt_gpio_data_buf_reg[10]/CLR
housekeeping/mgmt_gpio_data_buf_reg[10]/D
housekeeping/mgmt_gpio_data_buf_reg[11]/CE
housekeeping/mgmt_gpio_data_buf_reg[11]/CLR
housekeeping/mgmt_gpio_data_buf_reg[11]/D
housekeeping/mgmt_gpio_data_buf_reg[12]/CE
housekeeping/mgmt_gpio_data_buf_reg[12]/CLR
housekeeping/mgmt_gpio_data_buf_reg[12]/D
housekeeping/mgmt_gpio_data_buf_reg[13]/CE
housekeeping/mgmt_gpio_data_buf_reg[13]/CLR
housekeeping/mgmt_gpio_data_buf_reg[13]/D
housekeeping/mgmt_gpio_data_buf_reg[14]/CE
housekeeping/mgmt_gpio_data_buf_reg[14]/CLR
housekeeping/mgmt_gpio_data_buf_reg[14]/D
housekeeping/mgmt_gpio_data_buf_reg[15]/CE
housekeeping/mgmt_gpio_data_buf_reg[15]/CLR
housekeeping/mgmt_gpio_data_buf_reg[15]/D
housekeeping/mgmt_gpio_data_buf_reg[16]/CE
housekeeping/mgmt_gpio_data_buf_reg[16]/CLR
housekeeping/mgmt_gpio_data_buf_reg[16]/D
housekeeping/mgmt_gpio_data_buf_reg[17]/CE
housekeeping/mgmt_gpio_data_buf_reg[17]/CLR
housekeeping/mgmt_gpio_data_buf_reg[17]/D
housekeeping/mgmt_gpio_data_buf_reg[18]/CE
housekeeping/mgmt_gpio_data_buf_reg[18]/CLR
housekeeping/mgmt_gpio_data_buf_reg[18]/D
housekeeping/mgmt_gpio_data_buf_reg[19]/CE
housekeeping/mgmt_gpio_data_buf_reg[19]/CLR
housekeeping/mgmt_gpio_data_buf_reg[19]/D
housekeeping/mgmt_gpio_data_buf_reg[1]/CE
housekeeping/mgmt_gpio_data_buf_reg[1]/CLR
housekeeping/mgmt_gpio_data_buf_reg[1]/D
housekeeping/mgmt_gpio_data_buf_reg[20]/CE
housekeeping/mgmt_gpio_data_buf_reg[20]/CLR
housekeeping/mgmt_gpio_data_buf_reg[20]/D
housekeeping/mgmt_gpio_data_buf_reg[21]/CE
housekeeping/mgmt_gpio_data_buf_reg[21]/CLR
housekeeping/mgmt_gpio_data_buf_reg[21]/D
housekeeping/mgmt_gpio_data_buf_reg[22]/CE
housekeeping/mgmt_gpio_data_buf_reg[22]/CLR
housekeeping/mgmt_gpio_data_buf_reg[22]/D
housekeeping/mgmt_gpio_data_buf_reg[23]/CE
housekeeping/mgmt_gpio_data_buf_reg[23]/CLR
housekeeping/mgmt_gpio_data_buf_reg[23]/D
housekeeping/mgmt_gpio_data_buf_reg[2]/CE
housekeeping/mgmt_gpio_data_buf_reg[2]/CLR
housekeeping/mgmt_gpio_data_buf_reg[2]/D
housekeeping/mgmt_gpio_data_buf_reg[3]/CE
housekeeping/mgmt_gpio_data_buf_reg[3]/CLR
housekeeping/mgmt_gpio_data_buf_reg[3]/D
housekeeping/mgmt_gpio_data_buf_reg[4]/CE
housekeeping/mgmt_gpio_data_buf_reg[4]/CLR
housekeeping/mgmt_gpio_data_buf_reg[4]/D
housekeeping/mgmt_gpio_data_buf_reg[5]/CE
housekeeping/mgmt_gpio_data_buf_reg[5]/CLR
housekeeping/mgmt_gpio_data_buf_reg[5]/D
housekeeping/mgmt_gpio_data_buf_reg[6]/CE
housekeeping/mgmt_gpio_data_buf_reg[6]/CLR
housekeeping/mgmt_gpio_data_buf_reg[6]/D
housekeeping/mgmt_gpio_data_buf_reg[7]/CE
housekeeping/mgmt_gpio_data_buf_reg[7]/CLR
housekeeping/mgmt_gpio_data_buf_reg[7]/D
housekeeping/mgmt_gpio_data_buf_reg[8]/CE
housekeeping/mgmt_gpio_data_buf_reg[8]/CLR
housekeeping/mgmt_gpio_data_buf_reg[8]/D
housekeeping/mgmt_gpio_data_buf_reg[9]/CE
housekeeping/mgmt_gpio_data_buf_reg[9]/CLR
housekeeping/mgmt_gpio_data_buf_reg[9]/D
housekeeping/mgmt_gpio_data_reg[0]/CE
housekeeping/mgmt_gpio_data_reg[0]/CLR
housekeeping/mgmt_gpio_data_reg[0]/D
housekeeping/mgmt_gpio_data_reg[10]/CE
housekeeping/mgmt_gpio_data_reg[10]/CLR
housekeeping/mgmt_gpio_data_reg[10]/D
housekeeping/mgmt_gpio_data_reg[11]/CE
housekeeping/mgmt_gpio_data_reg[11]/CLR
housekeeping/mgmt_gpio_data_reg[11]/D
housekeeping/mgmt_gpio_data_reg[12]/CE
housekeeping/mgmt_gpio_data_reg[12]/CLR
housekeeping/mgmt_gpio_data_reg[12]/D
housekeeping/mgmt_gpio_data_reg[13]/CE
housekeeping/mgmt_gpio_data_reg[13]/CLR
housekeeping/mgmt_gpio_data_reg[13]/D
housekeeping/mgmt_gpio_data_reg[14]/CE
housekeeping/mgmt_gpio_data_reg[14]/CLR
housekeeping/mgmt_gpio_data_reg[14]/D
housekeeping/mgmt_gpio_data_reg[15]/CE
housekeeping/mgmt_gpio_data_reg[15]/CLR
housekeeping/mgmt_gpio_data_reg[15]/D
housekeeping/mgmt_gpio_data_reg[16]/CE
housekeeping/mgmt_gpio_data_reg[16]/CLR
housekeeping/mgmt_gpio_data_reg[16]/D
housekeeping/mgmt_gpio_data_reg[17]/CE
housekeeping/mgmt_gpio_data_reg[17]/CLR
housekeeping/mgmt_gpio_data_reg[17]/D
housekeeping/mgmt_gpio_data_reg[18]/CE
housekeeping/mgmt_gpio_data_reg[18]/CLR
housekeeping/mgmt_gpio_data_reg[18]/D
housekeeping/mgmt_gpio_data_reg[19]/CE
housekeeping/mgmt_gpio_data_reg[19]/CLR
housekeeping/mgmt_gpio_data_reg[19]/D
housekeeping/mgmt_gpio_data_reg[1]/CE
housekeeping/mgmt_gpio_data_reg[1]/CLR
housekeeping/mgmt_gpio_data_reg[1]/D
housekeeping/mgmt_gpio_data_reg[20]/CE
housekeeping/mgmt_gpio_data_reg[20]/CLR
housekeeping/mgmt_gpio_data_reg[20]/D
housekeeping/mgmt_gpio_data_reg[21]/CE
housekeeping/mgmt_gpio_data_reg[21]/CLR
housekeeping/mgmt_gpio_data_reg[21]/D
housekeeping/mgmt_gpio_data_reg[22]/CE
housekeeping/mgmt_gpio_data_reg[22]/CLR
housekeeping/mgmt_gpio_data_reg[22]/D
housekeeping/mgmt_gpio_data_reg[23]/CE
housekeeping/mgmt_gpio_data_reg[23]/CLR
housekeeping/mgmt_gpio_data_reg[23]/D
housekeeping/mgmt_gpio_data_reg[24]/CE
housekeeping/mgmt_gpio_data_reg[24]/CLR
housekeeping/mgmt_gpio_data_reg[24]/D
housekeeping/mgmt_gpio_data_reg[25]/CE
housekeeping/mgmt_gpio_data_reg[25]/CLR
housekeeping/mgmt_gpio_data_reg[25]/D
housekeeping/mgmt_gpio_data_reg[26]/CE
housekeeping/mgmt_gpio_data_reg[26]/CLR
housekeeping/mgmt_gpio_data_reg[26]/D
housekeeping/mgmt_gpio_data_reg[27]/CE
housekeeping/mgmt_gpio_data_reg[27]/CLR
housekeeping/mgmt_gpio_data_reg[27]/D
housekeeping/mgmt_gpio_data_reg[28]/CE
housekeeping/mgmt_gpio_data_reg[28]/CLR
housekeeping/mgmt_gpio_data_reg[28]/D
housekeeping/mgmt_gpio_data_reg[29]/CE
housekeeping/mgmt_gpio_data_reg[29]/CLR
housekeeping/mgmt_gpio_data_reg[29]/D
housekeeping/mgmt_gpio_data_reg[2]/CE
housekeeping/mgmt_gpio_data_reg[2]/CLR
housekeeping/mgmt_gpio_data_reg[2]/D
housekeeping/mgmt_gpio_data_reg[30]/CE
housekeeping/mgmt_gpio_data_reg[30]/CLR
housekeeping/mgmt_gpio_data_reg[30]/D
housekeeping/mgmt_gpio_data_reg[31]/CE
housekeeping/mgmt_gpio_data_reg[31]/CLR
housekeeping/mgmt_gpio_data_reg[31]/D
housekeeping/mgmt_gpio_data_reg[32]/CE
housekeeping/mgmt_gpio_data_reg[32]/CLR
housekeeping/mgmt_gpio_data_reg[32]/D
housekeeping/mgmt_gpio_data_reg[33]/CE
housekeeping/mgmt_gpio_data_reg[33]/CLR
housekeeping/mgmt_gpio_data_reg[33]/D
housekeeping/mgmt_gpio_data_reg[34]/CE
housekeeping/mgmt_gpio_data_reg[34]/CLR
housekeeping/mgmt_gpio_data_reg[34]/D
housekeeping/mgmt_gpio_data_reg[35]/CE
housekeeping/mgmt_gpio_data_reg[35]/CLR
housekeeping/mgmt_gpio_data_reg[35]/D
housekeeping/mgmt_gpio_data_reg[36]/CE
housekeeping/mgmt_gpio_data_reg[36]/CLR
housekeeping/mgmt_gpio_data_reg[36]/D
housekeeping/mgmt_gpio_data_reg[37]/CE
housekeeping/mgmt_gpio_data_reg[37]/CLR
housekeeping/mgmt_gpio_data_reg[37]/D
housekeeping/mgmt_gpio_data_reg[3]/CE
housekeeping/mgmt_gpio_data_reg[3]/CLR
housekeeping/mgmt_gpio_data_reg[3]/D
housekeeping/mgmt_gpio_data_reg[4]/CE
housekeeping/mgmt_gpio_data_reg[4]/CLR
housekeeping/mgmt_gpio_data_reg[4]/D
housekeeping/mgmt_gpio_data_reg[5]/CE
housekeeping/mgmt_gpio_data_reg[5]/CLR
housekeeping/mgmt_gpio_data_reg[5]/D
housekeeping/mgmt_gpio_data_reg[6]/CE
housekeeping/mgmt_gpio_data_reg[6]/CLR
housekeeping/mgmt_gpio_data_reg[6]/D
housekeeping/mgmt_gpio_data_reg[7]/CE
housekeeping/mgmt_gpio_data_reg[7]/CLR
housekeeping/mgmt_gpio_data_reg[7]/D
housekeeping/mgmt_gpio_data_reg[8]/CE
housekeeping/mgmt_gpio_data_reg[8]/CLR
housekeeping/mgmt_gpio_data_reg[8]/D
housekeeping/mgmt_gpio_data_reg[9]/CE
housekeeping/mgmt_gpio_data_reg[9]/CLR
housekeeping/mgmt_gpio_data_reg[9]/D
housekeeping/pll90_sel_reg[0]/CE
housekeeping/pll90_sel_reg[0]/CLR
housekeeping/pll90_sel_reg[0]/D
housekeeping/pll90_sel_reg[1]/CE
housekeeping/pll90_sel_reg[1]/D
housekeeping/pll90_sel_reg[1]/PRE
housekeeping/pll90_sel_reg[2]/CE
housekeeping/pll90_sel_reg[2]/CLR
housekeeping/pll90_sel_reg[2]/D
housekeeping/pll_bypass_reg/D
housekeeping/pll_bypass_reg/PRE
housekeeping/pll_dco_ena_reg/D
housekeeping/pll_dco_ena_reg/PRE
housekeeping/pll_div_reg[0]/CE
housekeeping/pll_div_reg[0]/CLR
housekeeping/pll_div_reg[0]/D
housekeeping/pll_div_reg[1]/CE
housekeeping/pll_div_reg[1]/CLR
housekeeping/pll_div_reg[1]/D
housekeeping/pll_div_reg[2]/CE
housekeeping/pll_div_reg[2]/D
housekeeping/pll_div_reg[2]/PRE
housekeeping/pll_div_reg[3]/CE
housekeeping/pll_div_reg[3]/CLR
housekeeping/pll_div_reg[3]/D
housekeeping/pll_div_reg[4]/CE
housekeeping/pll_div_reg[4]/CLR
housekeeping/pll_div_reg[4]/D
housekeeping/pll_ena_reg/CLR
housekeeping/pll_ena_reg/D
housekeeping/pll_sel_reg[0]/CE
housekeeping/pll_sel_reg[0]/CLR
housekeeping/pll_sel_reg[0]/D
housekeeping/pll_sel_reg[1]/CE
housekeeping/pll_sel_reg[1]/D
housekeeping/pll_sel_reg[1]/PRE
housekeeping/pll_sel_reg[2]/CE
housekeeping/pll_sel_reg[2]/CLR
housekeeping/pll_sel_reg[2]/D
housekeeping/pll_trim_reg[0]/CE
housekeeping/pll_trim_reg[0]/D
housekeeping/pll_trim_reg[0]/PRE
housekeeping/pll_trim_reg[10]/CE
housekeeping/pll_trim_reg[10]/D
housekeeping/pll_trim_reg[10]/PRE
housekeeping/pll_trim_reg[11]/CE
housekeeping/pll_trim_reg[11]/D
housekeeping/pll_trim_reg[11]/PRE
housekeeping/pll_trim_reg[12]/CE
housekeeping/pll_trim_reg[12]/CLR
housekeeping/pll_trim_reg[12]/D
housekeeping/pll_trim_reg[13]/CE
housekeeping/pll_trim_reg[13]/D
housekeeping/pll_trim_reg[13]/PRE
housekeeping/pll_trim_reg[14]/CE
housekeeping/pll_trim_reg[14]/D
housekeeping/pll_trim_reg[14]/PRE
housekeeping/pll_trim_reg[15]/CE
housekeeping/pll_trim_reg[15]/D
housekeeping/pll_trim_reg[15]/PRE
housekeeping/pll_trim_reg[16]/CE
housekeeping/pll_trim_reg[16]/D
housekeeping/pll_trim_reg[16]/PRE
housekeeping/pll_trim_reg[17]/CE
housekeeping/pll_trim_reg[17]/D
housekeeping/pll_trim_reg[17]/PRE
housekeeping/pll_trim_reg[18]/CE
housekeeping/pll_trim_reg[18]/D
housekeeping/pll_trim_reg[18]/PRE
housekeeping/pll_trim_reg[19]/CE
housekeeping/pll_trim_reg[19]/D
housekeeping/pll_trim_reg[19]/PRE
housekeeping/pll_trim_reg[1]/CE
housekeeping/pll_trim_reg[1]/D
housekeeping/pll_trim_reg[1]/PRE
housekeeping/pll_trim_reg[20]/CE
housekeeping/pll_trim_reg[20]/D
housekeeping/pll_trim_reg[20]/PRE
housekeeping/pll_trim_reg[21]/CE
housekeeping/pll_trim_reg[21]/D
housekeeping/pll_trim_reg[21]/PRE
housekeeping/pll_trim_reg[22]/CE
housekeeping/pll_trim_reg[22]/D
housekeeping/pll_trim_reg[22]/PRE
housekeeping/pll_trim_reg[23]/CE
housekeeping/pll_trim_reg[23]/D
housekeeping/pll_trim_reg[23]/PRE
housekeeping/pll_trim_reg[24]/D
housekeeping/pll_trim_reg[24]/PRE
housekeeping/pll_trim_reg[25]/D
housekeeping/pll_trim_reg[25]/PRE
housekeeping/pll_trim_reg[2]/CE
housekeeping/pll_trim_reg[2]/D
housekeeping/pll_trim_reg[2]/PRE
housekeeping/pll_trim_reg[3]/CE
housekeeping/pll_trim_reg[3]/D
housekeeping/pll_trim_reg[3]/PRE
housekeeping/pll_trim_reg[4]/CE
housekeeping/pll_trim_reg[4]/D
housekeeping/pll_trim_reg[4]/PRE
housekeeping/pll_trim_reg[5]/CE
housekeeping/pll_trim_reg[5]/D
housekeeping/pll_trim_reg[5]/PRE
housekeeping/pll_trim_reg[6]/CE
housekeeping/pll_trim_reg[6]/D
housekeeping/pll_trim_reg[6]/PRE
housekeeping/pll_trim_reg[7]/CE
housekeeping/pll_trim_reg[7]/D
housekeeping/pll_trim_reg[7]/PRE
housekeeping/pll_trim_reg[8]/CE
housekeeping/pll_trim_reg[8]/D
housekeeping/pll_trim_reg[8]/PRE
housekeeping/pll_trim_reg[9]/CE
housekeeping/pll_trim_reg[9]/D
housekeeping/pll_trim_reg[9]/PRE
housekeeping/pwr_ctrl_out_reg[0]/CE
housekeeping/pwr_ctrl_out_reg[0]/CLR
housekeeping/pwr_ctrl_out_reg[0]/D
housekeeping/pwr_ctrl_out_reg[1]/CE
housekeeping/pwr_ctrl_out_reg[1]/CLR
housekeeping/pwr_ctrl_out_reg[1]/D
housekeeping/pwr_ctrl_out_reg[2]/CE
housekeeping/pwr_ctrl_out_reg[2]/CLR
housekeeping/pwr_ctrl_out_reg[2]/D
housekeeping/pwr_ctrl_out_reg[3]/CE
housekeeping/pwr_ctrl_out_reg[3]/CLR
housekeeping/pwr_ctrl_out_reg[3]/D
housekeeping/reset_reg_reg/CLR
housekeeping/reset_reg_reg/D
housekeeping/serial_bb_clock_reg/CE
housekeeping/serial_bb_clock_reg/CLR
housekeeping/serial_bb_clock_reg/D
housekeeping/serial_bb_data_1_reg/CE
housekeeping/serial_bb_data_1_reg/CLR
housekeeping/serial_bb_data_1_reg/D
housekeeping/serial_bb_data_2_reg/CE
housekeeping/serial_bb_data_2_reg/CLR
housekeeping/serial_bb_data_2_reg/D
housekeeping/serial_bb_enable_reg/CE
housekeeping/serial_bb_enable_reg/CLR
housekeeping/serial_bb_enable_reg/D
housekeeping/serial_bb_load_reg/CE
housekeeping/serial_bb_load_reg/CLR
housekeeping/serial_bb_load_reg/D
housekeeping/serial_bb_resetn_reg/CE
housekeeping/serial_bb_resetn_reg/CLR
housekeeping/serial_bb_resetn_reg/D
housekeeping/serial_xfer_reg/CLR
housekeeping/serial_xfer_reg/D
housekeeping/trap_output_dest_reg/CLR
housekeeping/trap_output_dest_reg/D

 There are 75 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)

gpio_control_bidir_1[0]/gpio_dm_reg[0]_LDC/CLR
gpio_control_bidir_1[1]/gpio_dm_reg[0]_LDC/CLR
gpio_control_bidir_2[0]/gpio_dm_reg[1]_LDC/CLR
gpio_control_bidir_2[0]/gpio_dm_reg[2]_LDC/CLR
gpio_control_bidir_2[1]/gpio_dm_reg[1]_LDC/CLR
gpio_control_bidir_2[1]/gpio_dm_reg[2]_LDC/CLR
gpio_control_bidir_2[2]/gpio_dm_reg[1]_LDC/CLR
gpio_control_bidir_2[2]/gpio_dm_reg[2]_LDC/CLR
gpio_control_in_1[0]/gpio_dm_reg[1]_LDC/CLR
gpio_control_in_1[0]/gpio_dm_reg[2]_LDC/CLR
gpio_control_in_1[10]/gpio_dm_reg[1]_LDC/CLR
gpio_control_in_1[10]/gpio_dm_reg[2]_LDC/CLR
gpio_control_in_1[1]/gpio_dm_reg[1]_LDC/CLR
gpio_control_in_1[1]/gpio_dm_reg[2]_LDC/CLR
gpio_control_in_1[2]/gpio_dm_reg[1]_LDC/CLR
gpio_control_in_1[2]/gpio_dm_reg[2]_LDC/CLR
gpio_control_in_1[3]/gpio_dm_reg[1]_LDC/CLR
gpio_control_in_1[3]/gpio_dm_reg[2]_LDC/CLR
gpio_control_in_1[4]/gpio_dm_reg[1]_LDC/CLR
gpio_control_in_1[4]/gpio_dm_reg[2]_LDC/CLR
gpio_control_in_1[5]/gpio_dm_reg[1]_LDC/CLR
gpio_control_in_1[5]/gpio_dm_reg[2]_LDC/CLR
gpio_control_in_1[6]/gpio_dm_reg[1]_LDC/CLR
gpio_control_in_1[6]/gpio_dm_reg[2]_LDC/CLR
gpio_control_in_1[7]/gpio_dm_reg[1]_LDC/CLR
gpio_control_in_1[7]/gpio_dm_reg[2]_LDC/CLR
gpio_control_in_1[8]/gpio_dm_reg[1]_LDC/CLR
gpio_control_in_1[8]/gpio_dm_reg[2]_LDC/CLR
gpio_control_in_1[9]/gpio_dm_reg[1]_LDC/CLR
gpio_control_in_1[9]/gpio_dm_reg[2]_LDC/CLR
gpio_control_in_1a[0]/gpio_dm_reg[1]_LDC/CLR
gpio_control_in_1a[0]/gpio_dm_reg[2]_LDC/CLR
gpio_control_in_1a[1]/gpio_dm_reg[0]_LDC/CLR
gpio_control_in_1a[1]/gpio_dm_reg[2]_LDC/CLR
gpio_control_in_1a[1]/gpio_outenb_reg_LDC/CLR
gpio_control_in_1a[2]/gpio_dm_reg[1]_LDC/CLR
gpio_control_in_1a[2]/gpio_dm_reg[2]_LDC/CLR
gpio_control_in_1a[3]/gpio_dm_reg[1]_LDC/CLR
gpio_control_in_1a[3]/gpio_dm_reg[2]_LDC/CLR
gpio_control_in_1a[4]/gpio_dm_reg[1]_LDC/CLR
gpio_control_in_1a[4]/gpio_dm_reg[2]_LDC/CLR
gpio_control_in_1a[5]/gpio_dm_reg[1]_LDC/CLR
gpio_control_in_1a[5]/gpio_dm_reg[2]_LDC/CLR
gpio_control_in_2[0]/gpio_dm_reg[1]_LDC/CLR
gpio_control_in_2[0]/gpio_dm_reg[2]_LDC/CLR
gpio_control_in_2[10]/gpio_dm_reg[1]_LDC/CLR
gpio_control_in_2[10]/gpio_dm_reg[2]_LDC/CLR
gpio_control_in_2[11]/gpio_dm_reg[1]_LDC/CLR
gpio_control_in_2[11]/gpio_dm_reg[2]_LDC/CLR
gpio_control_in_2[12]/gpio_dm_reg[1]_LDC/CLR
gpio_control_in_2[12]/gpio_dm_reg[2]_LDC/CLR
gpio_control_in_2[13]/gpio_dm_reg[1]_LDC/CLR
gpio_control_in_2[13]/gpio_dm_reg[2]_LDC/CLR
gpio_control_in_2[14]/gpio_dm_reg[1]_LDC/CLR
gpio_control_in_2[14]/gpio_dm_reg[2]_LDC/CLR
gpio_control_in_2[15]/gpio_dm_reg[1]_LDC/CLR
gpio_control_in_2[15]/gpio_dm_reg[2]_LDC/CLR
gpio_control_in_2[1]/gpio_dm_reg[1]_LDC/CLR
gpio_control_in_2[1]/gpio_dm_reg[2]_LDC/CLR
gpio_control_in_2[2]/gpio_dm_reg[1]_LDC/CLR
gpio_control_in_2[2]/gpio_dm_reg[2]_LDC/CLR
gpio_control_in_2[3]/gpio_dm_reg[1]_LDC/CLR
gpio_control_in_2[3]/gpio_dm_reg[2]_LDC/CLR
gpio_control_in_2[4]/gpio_dm_reg[1]_LDC/CLR
gpio_control_in_2[4]/gpio_dm_reg[2]_LDC/CLR
gpio_control_in_2[5]/gpio_dm_reg[1]_LDC/CLR
gpio_control_in_2[5]/gpio_dm_reg[2]_LDC/CLR
gpio_control_in_2[6]/gpio_dm_reg[1]_LDC/CLR
gpio_control_in_2[6]/gpio_dm_reg[2]_LDC/CLR
gpio_control_in_2[7]/gpio_dm_reg[1]_LDC/CLR
gpio_control_in_2[7]/gpio_dm_reg[2]_LDC/CLR
gpio_control_in_2[8]/gpio_dm_reg[1]_LDC/CLR
gpio_control_in_2[8]/gpio_dm_reg[2]_LDC/CLR
gpio_control_in_2[9]/gpio_dm_reg[1]_LDC/CLR
gpio_control_in_2[9]/gpio_dm_reg[2]_LDC/CLR


5. checking no_input_delay (40)
-------------------------------
 There are 40 input ports with no input delay specified. (HIGH)

gpio
mprj_io[0]
mprj_io[10]
mprj_io[11]
mprj_io[12]
mprj_io[13]
mprj_io[14]
mprj_io[15]
mprj_io[16]
mprj_io[17]
mprj_io[18]
mprj_io[19]
mprj_io[1]
mprj_io[20]
mprj_io[21]
mprj_io[22]
mprj_io[23]
mprj_io[24]
mprj_io[25]
mprj_io[26]
mprj_io[27]
mprj_io[28]
mprj_io[29]
mprj_io[2]
mprj_io[30]
mprj_io[31]
mprj_io[32]
mprj_io[33]
mprj_io[34]
mprj_io[35]
mprj_io[36]
mprj_io[37]
mprj_io[3]
mprj_io[4]
mprj_io[5]
mprj_io[6]
mprj_io[7]
mprj_io[8]
mprj_io[9]
resetb

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (41)
--------------------------------
 There are 39 ports with no output delay specified. (HIGH)

flash_clk
flash_csb
flash_io0
mprj_io[0]
mprj_io[10]
mprj_io[11]
mprj_io[12]
mprj_io[13]
mprj_io[16]
mprj_io[17]
mprj_io[18]
mprj_io[19]
mprj_io[1]
mprj_io[20]
mprj_io[21]
mprj_io[22]
mprj_io[23]
mprj_io[24]
mprj_io[25]
mprj_io[26]
mprj_io[27]
mprj_io[28]
mprj_io[29]
mprj_io[2]
mprj_io[30]
mprj_io[31]
mprj_io[32]
mprj_io[33]
mprj_io[34]
mprj_io[35]
mprj_io[36]
mprj_io[37]
mprj_io[3]
mprj_io[4]
mprj_io[5]
mprj_io[6]
mprj_io[7]
mprj_io[8]
mprj_io[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)

mprj_io[14]
mprj_io[15]


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.932        0.000                      0                 6952       -0.165       -1.243                     33                 6952        6.250        0.000                       0                  2833  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 7.500}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               5.932        0.000                      0                 6868       -0.165       -1.243                     33                 6868        6.250        0.000                       0                  2833  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clock              clock                    9.279        0.000                      0                   84        0.578        0.000                      0                   84  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        5.932ns,  Total Violation        0.000ns
Hold  :           33  Failing Endpoints,  Worst Slack       -0.165ns,  Total Violation       -1.243ns
PW    :            0  Failing Endpoints,  Worst Slack        6.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        8.322ns  (logic 1.765ns (21.210%)  route 6.557ns (78.790%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.584     2.456    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/Q
                         net (fo=3, unplaced)         0.824     3.758    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address[23]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[21]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.053 r  soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[21]_i_2/O
                         net (fo=4, unplaced)         0.926     4.979    soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[23]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.103 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3/O
                         net (fo=2, unplaced)         1.122     6.225    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.349 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9/O
                         net (fo=3, unplaced)         0.437     6.786    soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.910 f  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10/O
                         net (fo=1, unplaced)         0.449     7.359    soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10_n_0
                                                                      f  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.483 r  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4/O
                         net (fo=7, unplaced)         0.484     7.967    soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.091 r  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=2, unplaced)         0.460     8.551    soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     8.675 f  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=116, unplaced)       0.552     9.227    soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
                                                                      f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.351 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/O
                         net (fo=16, unplaced)        0.503     9.854    soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_5/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     9.978 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_5/O
                         net (fo=1, unplaced)         0.800    10.778    soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress1[0]
                         RAMB18E1                                     r  soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
                                                      0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.760    16.598    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.439    17.128    soc/core/VexRiscv/clock_IBUF_BUFG
                         RAMB18E1                                     r  soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    16.710    soc/core/VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         16.710    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                  5.932    

Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        8.322ns  (logic 1.765ns (21.210%)  route 6.557ns (78.790%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.584     2.456    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/Q
                         net (fo=3, unplaced)         0.824     3.758    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address[23]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[21]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.053 r  soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[21]_i_2/O
                         net (fo=4, unplaced)         0.926     4.979    soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[23]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.103 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3/O
                         net (fo=2, unplaced)         1.122     6.225    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.349 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9/O
                         net (fo=3, unplaced)         0.437     6.786    soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.910 f  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10/O
                         net (fo=1, unplaced)         0.449     7.359    soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10_n_0
                                                                      f  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.483 r  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4/O
                         net (fo=7, unplaced)         0.484     7.967    soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.091 r  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=2, unplaced)         0.460     8.551    soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     8.675 f  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=116, unplaced)       0.552     9.227    soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
                                                                      f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.351 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/O
                         net (fo=16, unplaced)        0.503     9.854    soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_4/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     9.978 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_4/O
                         net (fo=1, unplaced)         0.800    10.778    soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress1[1]
                         RAMB18E1                                     r  soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
                                                      0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.760    16.598    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.439    17.128    soc/core/VexRiscv/clock_IBUF_BUFG
                         RAMB18E1                                     r  soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    16.710    soc/core/VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         16.710    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                  5.932    

Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        8.322ns  (logic 1.765ns (21.210%)  route 6.557ns (78.790%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.584     2.456    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/Q
                         net (fo=3, unplaced)         0.824     3.758    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address[23]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[21]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.053 r  soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[21]_i_2/O
                         net (fo=4, unplaced)         0.926     4.979    soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[23]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.103 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3/O
                         net (fo=2, unplaced)         1.122     6.225    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.349 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9/O
                         net (fo=3, unplaced)         0.437     6.786    soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.910 f  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10/O
                         net (fo=1, unplaced)         0.449     7.359    soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10_n_0
                                                                      f  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.483 r  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4/O
                         net (fo=7, unplaced)         0.484     7.967    soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.091 r  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=2, unplaced)         0.460     8.551    soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     8.675 f  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=116, unplaced)       0.552     9.227    soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
                                                                      f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.351 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/O
                         net (fo=16, unplaced)        0.503     9.854    soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_3/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     9.978 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_3/O
                         net (fo=1, unplaced)         0.800    10.778    soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress1[2]
                         RAMB18E1                                     r  soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
                                                      0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.760    16.598    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.439    17.128    soc/core/VexRiscv/clock_IBUF_BUFG
                         RAMB18E1                                     r  soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    16.710    soc/core/VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         16.710    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                  5.932    

Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        8.322ns  (logic 1.765ns (21.210%)  route 6.557ns (78.790%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.584     2.456    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/Q
                         net (fo=3, unplaced)         0.824     3.758    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address[23]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[21]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.053 r  soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[21]_i_2/O
                         net (fo=4, unplaced)         0.926     4.979    soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[23]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.103 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3/O
                         net (fo=2, unplaced)         1.122     6.225    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.349 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9/O
                         net (fo=3, unplaced)         0.437     6.786    soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.910 f  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10/O
                         net (fo=1, unplaced)         0.449     7.359    soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10_n_0
                                                                      f  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.483 r  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4/O
                         net (fo=7, unplaced)         0.484     7.967    soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.091 r  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=2, unplaced)         0.460     8.551    soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     8.675 f  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=116, unplaced)       0.552     9.227    soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
                                                                      f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.351 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/O
                         net (fo=16, unplaced)        0.503     9.854    soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     9.978 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_2/O
                         net (fo=1, unplaced)         0.800    10.778    soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress1[3]
                         RAMB18E1                                     r  soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
                                                      0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.760    16.598    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.439    17.128    soc/core/VexRiscv/clock_IBUF_BUFG
                         RAMB18E1                                     r  soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    16.710    soc/core/VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         16.710    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                  5.932    

Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        8.322ns  (logic 1.765ns (21.210%)  route 6.557ns (78.790%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.584     2.456    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/Q
                         net (fo=3, unplaced)         0.824     3.758    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address[23]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[21]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.053 r  soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[21]_i_2/O
                         net (fo=4, unplaced)         0.926     4.979    soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[23]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.103 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3/O
                         net (fo=2, unplaced)         1.122     6.225    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.349 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9/O
                         net (fo=3, unplaced)         0.437     6.786    soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.910 f  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10/O
                         net (fo=1, unplaced)         0.449     7.359    soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10_n_0
                                                                      f  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.483 r  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4/O
                         net (fo=7, unplaced)         0.484     7.967    soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.091 r  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=2, unplaced)         0.460     8.551    soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     8.675 f  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=116, unplaced)       0.552     9.227    soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
                                                                      f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.351 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/O
                         net (fo=16, unplaced)        0.503     9.854    soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     9.978 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_1/O
                         net (fo=1, unplaced)         0.800    10.778    soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress1[4]
                         RAMB18E1                                     r  soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
                                                      0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.760    16.598    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.439    17.128    soc/core/VexRiscv/clock_IBUF_BUFG
                         RAMB18E1                                     r  soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    16.710    soc/core/VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         16.710    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                  5.932    

Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        8.322ns  (logic 1.765ns (21.210%)  route 6.557ns (78.790%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.584     2.456    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/Q
                         net (fo=3, unplaced)         0.824     3.758    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address[23]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[21]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.053 r  soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[21]_i_2/O
                         net (fo=4, unplaced)         0.926     4.979    soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[23]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.103 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3/O
                         net (fo=2, unplaced)         1.122     6.225    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.349 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9/O
                         net (fo=3, unplaced)         0.437     6.786    soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.910 f  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10/O
                         net (fo=1, unplaced)         0.449     7.359    soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10_n_0
                                                                      f  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.483 r  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4/O
                         net (fo=7, unplaced)         0.484     7.967    soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.091 r  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=2, unplaced)         0.460     8.551    soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     8.675 f  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=116, unplaced)       0.552     9.227    soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
                                                                      f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.351 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/O
                         net (fo=16, unplaced)        0.503     9.854    soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_5/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     9.978 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_5/O
                         net (fo=1, unplaced)         0.800    10.778    soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress2[0]
                         RAMB18E1                                     r  soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
                                                      0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.760    16.598    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.439    17.128    soc/core/VexRiscv/clock_IBUF_BUFG
                         RAMB18E1                                     r  soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    16.710    soc/core/VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         16.710    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                  5.932    

Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        8.322ns  (logic 1.765ns (21.210%)  route 6.557ns (78.790%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.584     2.456    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/Q
                         net (fo=3, unplaced)         0.824     3.758    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address[23]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[21]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.053 r  soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[21]_i_2/O
                         net (fo=4, unplaced)         0.926     4.979    soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[23]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.103 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3/O
                         net (fo=2, unplaced)         1.122     6.225    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.349 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9/O
                         net (fo=3, unplaced)         0.437     6.786    soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.910 f  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10/O
                         net (fo=1, unplaced)         0.449     7.359    soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10_n_0
                                                                      f  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.483 r  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4/O
                         net (fo=7, unplaced)         0.484     7.967    soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.091 r  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=2, unplaced)         0.460     8.551    soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     8.675 f  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=116, unplaced)       0.552     9.227    soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
                                                                      f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.351 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/O
                         net (fo=16, unplaced)        0.503     9.854    soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_4/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     9.978 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_4/O
                         net (fo=1, unplaced)         0.800    10.778    soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress2[1]
                         RAMB18E1                                     r  soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
                                                      0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.760    16.598    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.439    17.128    soc/core/VexRiscv/clock_IBUF_BUFG
                         RAMB18E1                                     r  soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    16.710    soc/core/VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         16.710    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                  5.932    

Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        8.322ns  (logic 1.765ns (21.210%)  route 6.557ns (78.790%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.584     2.456    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/Q
                         net (fo=3, unplaced)         0.824     3.758    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address[23]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[21]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.053 r  soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[21]_i_2/O
                         net (fo=4, unplaced)         0.926     4.979    soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[23]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.103 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3/O
                         net (fo=2, unplaced)         1.122     6.225    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.349 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9/O
                         net (fo=3, unplaced)         0.437     6.786    soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.910 f  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10/O
                         net (fo=1, unplaced)         0.449     7.359    soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10_n_0
                                                                      f  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.483 r  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4/O
                         net (fo=7, unplaced)         0.484     7.967    soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.091 r  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=2, unplaced)         0.460     8.551    soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     8.675 f  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=116, unplaced)       0.552     9.227    soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
                                                                      f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.351 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/O
                         net (fo=16, unplaced)        0.503     9.854    soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_3/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     9.978 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_3/O
                         net (fo=1, unplaced)         0.800    10.778    soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress2[2]
                         RAMB18E1                                     r  soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
                                                      0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.760    16.598    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.439    17.128    soc/core/VexRiscv/clock_IBUF_BUFG
                         RAMB18E1                                     r  soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    16.710    soc/core/VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         16.710    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                  5.932    

Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        8.322ns  (logic 1.765ns (21.210%)  route 6.557ns (78.790%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.584     2.456    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/Q
                         net (fo=3, unplaced)         0.824     3.758    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address[23]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[21]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.053 r  soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[21]_i_2/O
                         net (fo=4, unplaced)         0.926     4.979    soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[23]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.103 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3/O
                         net (fo=2, unplaced)         1.122     6.225    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.349 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9/O
                         net (fo=3, unplaced)         0.437     6.786    soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.910 f  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10/O
                         net (fo=1, unplaced)         0.449     7.359    soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10_n_0
                                                                      f  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.483 r  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4/O
                         net (fo=7, unplaced)         0.484     7.967    soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.091 r  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=2, unplaced)         0.460     8.551    soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     8.675 f  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=116, unplaced)       0.552     9.227    soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
                                                                      f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.351 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/O
                         net (fo=16, unplaced)        0.503     9.854    soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     9.978 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_2/O
                         net (fo=1, unplaced)         0.800    10.778    soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress2[3]
                         RAMB18E1                                     r  soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
                                                      0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.760    16.598    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.439    17.128    soc/core/VexRiscv/clock_IBUF_BUFG
                         RAMB18E1                                     r  soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    16.710    soc/core/VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         16.710    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                  5.932    

Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        8.322ns  (logic 1.765ns (21.210%)  route 6.557ns (78.790%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.584     2.456    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/Q
                         net (fo=3, unplaced)         0.824     3.758    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address[23]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[21]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.053 r  soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[21]_i_2/O
                         net (fo=4, unplaced)         0.926     4.979    soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[23]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.103 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3/O
                         net (fo=2, unplaced)         1.122     6.225    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.349 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9/O
                         net (fo=3, unplaced)         0.437     6.786    soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.910 f  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10/O
                         net (fo=1, unplaced)         0.449     7.359    soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10_n_0
                                                                      f  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.483 r  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4/O
                         net (fo=7, unplaced)         0.484     7.967    soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.091 r  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=2, unplaced)         0.460     8.551    soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     8.675 f  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=116, unplaced)       0.552     9.227    soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
                                                                      f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.351 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/O
                         net (fo=16, unplaced)        0.503     9.854    soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     9.978 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_1/O
                         net (fo=1, unplaced)         0.800    10.778    soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress2[4]
                         RAMB18E1                                     r  soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
                                                      0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.760    16.598    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.439    17.128    soc/core/VexRiscv/clock_IBUF_BUFG
                         RAMB18E1                                     r  soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    16.710    soc/core/VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         16.710    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                  5.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.165ns  (arrival time - required time)
  Source:                 soc/core/la_oe_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/io_oeb_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.623ns (49.204%)  route 0.643ns (50.796%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.760     1.598    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.439     2.128    soc/core/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/la_oe_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.385     2.513 r  soc/core/la_oe_storage_reg[65]/Q
                         net (fo=2, unplaced)         0.643     3.156    soc/core/VexRiscv/IBusCachedPlugin_cache/interface6_bank_bus_dat_r[31]_i_7_0[65]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_oeb_r[3]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.238     3.394 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_oeb_r[3]_i_1/O
                         net (fo=50, unplaced)        0.000     3.394    mprj/uart/SR[0]
                         FDRE                                         r  mprj/uart/io_oeb_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_7/I0
                         LUT4 (Prop_lut4_I0_O)        0.146     1.917 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_7/O
                         net (fo=1, unplaced)         0.800     2.717    soc_n_78
                                                                      r  RAM_reg_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.101     2.818 r  RAM_reg_0_i_1/O
                         net (fo=90, unplaced)        0.584     3.402    mprj/uart/clk
                         FDRE                                         r  mprj/uart/io_oeb_r_reg[3]/C
                         clock pessimism             -0.134     3.268    
                         FDRE (Hold_fdre_C_D)         0.290     3.558    mprj/uart/io_oeb_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.558    
                         arrival time                           3.394    
  -------------------------------------------------------------------
                         slack                                 -0.165    

Slack (VIOLATED) :        -0.041ns  (arrival time - required time)
  Source:                 soc/core/VexRiscv/dBus_cmd_rData_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/user_bram/RAM_reg_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.245ns (34.131%)  route 0.473ns (65.869%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.538    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.114     0.678    soc/core/VexRiscv/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/VexRiscv/dBus_cmd_rData_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  soc/core/VexRiscv/dBus_cmd_rData_address_reg[2]/Q
                         net (fo=2, unplaced)         0.136     0.960    soc/core/VexRiscv/dBus_cmd_rData_address_reg_n_0_[2]
                                                                      r  soc/core/VexRiscv/RAM_reg_i_10/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  soc/core/VexRiscv/RAM_reg_i_10/O
                         net (fo=23, unplaced)        0.337     1.395    mprj/uart/user_bram/ADDRARDADDR[0]
                         RAMB36E1                                     r  mprj/uart/user_bram/RAM_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.355     0.744    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_7/I0
                         LUT4 (Prop_lut4_I0_O)        0.055     0.799 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_7/O
                         net (fo=1, unplaced)         0.355     1.154    soc_n_78
                                                                      r  RAM_reg_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.029     1.183 r  RAM_reg_0_i_1/O
                         net (fo=90, unplaced)        0.259     1.442    mprj/uart/user_bram/clk
                         RAMB36E1                                     r  mprj/uart/user_bram/RAM_reg_0/CLKARDCLK
                         clock pessimism             -0.189     1.253    
                         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.436    mprj/uart/user_bram/RAM_reg_0
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                 -0.041    

Slack (VIOLATED) :        -0.041ns  (arrival time - required time)
  Source:                 soc/core/VexRiscv/dBus_cmd_rData_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/user_bram/RAM_reg_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.245ns (34.131%)  route 0.473ns (65.869%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.538    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.114     0.678    soc/core/VexRiscv/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/VexRiscv/dBus_cmd_rData_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  soc/core/VexRiscv/dBus_cmd_rData_address_reg[2]/Q
                         net (fo=2, unplaced)         0.136     0.960    soc/core/VexRiscv/dBus_cmd_rData_address_reg_n_0_[2]
                                                                      r  soc/core/VexRiscv/RAM_reg_i_10/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  soc/core/VexRiscv/RAM_reg_i_10/O
                         net (fo=23, unplaced)        0.337     1.395    mprj/uart/user_bram/ADDRARDADDR[0]
                         RAMB36E1                                     r  mprj/uart/user_bram/RAM_reg_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.355     0.744    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_7/I0
                         LUT4 (Prop_lut4_I0_O)        0.055     0.799 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_7/O
                         net (fo=1, unplaced)         0.355     1.154    soc_n_78
                                                                      r  RAM_reg_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.029     1.183 r  RAM_reg_0_i_1/O
                         net (fo=90, unplaced)        0.259     1.442    mprj/uart/user_bram/clk
                         RAMB36E1                                     r  mprj/uart/user_bram/RAM_reg_0/CLKBWRCLK
                         clock pessimism             -0.189     1.253    
                         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.436    mprj/uart/user_bram/RAM_reg_0
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                 -0.041    

Slack (VIOLATED) :        -0.041ns  (arrival time - required time)
  Source:                 soc/core/VexRiscv/dBus_cmd_rData_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/user_bram/RAM_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.245ns (34.131%)  route 0.473ns (65.869%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.538    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.114     0.678    soc/core/VexRiscv/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/VexRiscv/dBus_cmd_rData_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  soc/core/VexRiscv/dBus_cmd_rData_address_reg[2]/Q
                         net (fo=2, unplaced)         0.136     0.960    soc/core/VexRiscv/dBus_cmd_rData_address_reg_n_0_[2]
                                                                      r  soc/core/VexRiscv/RAM_reg_i_10/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  soc/core/VexRiscv/RAM_reg_i_10/O
                         net (fo=23, unplaced)        0.337     1.395    mprj/uart/user_bram/ADDRARDADDR[0]
                         RAMB36E1                                     r  mprj/uart/user_bram/RAM_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.355     0.744    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_7/I0
                         LUT4 (Prop_lut4_I0_O)        0.055     0.799 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_7/O
                         net (fo=1, unplaced)         0.355     1.154    soc_n_78
                                                                      r  RAM_reg_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.029     1.183 r  RAM_reg_0_i_1/O
                         net (fo=90, unplaced)        0.259     1.442    mprj/uart/user_bram/clk
                         RAMB36E1                                     r  mprj/uart/user_bram/RAM_reg_1/CLKARDCLK
                         clock pessimism             -0.189     1.253    
                         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.436    mprj/uart/user_bram/RAM_reg_1
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                 -0.041    

Slack (VIOLATED) :        -0.041ns  (arrival time - required time)
  Source:                 soc/core/VexRiscv/dBus_cmd_rData_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/user_bram/RAM_reg_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.245ns (34.131%)  route 0.473ns (65.869%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.538    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.114     0.678    soc/core/VexRiscv/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/VexRiscv/dBus_cmd_rData_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  soc/core/VexRiscv/dBus_cmd_rData_address_reg[2]/Q
                         net (fo=2, unplaced)         0.136     0.960    soc/core/VexRiscv/dBus_cmd_rData_address_reg_n_0_[2]
                                                                      r  soc/core/VexRiscv/RAM_reg_i_10/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  soc/core/VexRiscv/RAM_reg_i_10/O
                         net (fo=23, unplaced)        0.337     1.395    mprj/uart/user_bram/ADDRARDADDR[0]
                         RAMB36E1                                     r  mprj/uart/user_bram/RAM_reg_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.355     0.744    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_7/I0
                         LUT4 (Prop_lut4_I0_O)        0.055     0.799 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_7/O
                         net (fo=1, unplaced)         0.355     1.154    soc_n_78
                                                                      r  RAM_reg_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.029     1.183 r  RAM_reg_0_i_1/O
                         net (fo=90, unplaced)        0.259     1.442    mprj/uart/user_bram/clk
                         RAMB36E1                                     r  mprj/uart/user_bram/RAM_reg_1/CLKBWRCLK
                         clock pessimism             -0.189     1.253    
                         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.436    mprj/uart/user_bram/RAM_reg_1
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                 -0.041    

Slack (VIOLATED) :        -0.041ns  (arrival time - required time)
  Source:                 soc/core/VexRiscv/dBus_cmd_rData_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/user_bram/RAM_reg_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.245ns (34.131%)  route 0.473ns (65.869%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.538    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.114     0.678    soc/core/VexRiscv/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/VexRiscv/dBus_cmd_rData_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  soc/core/VexRiscv/dBus_cmd_rData_address_reg[2]/Q
                         net (fo=2, unplaced)         0.136     0.960    soc/core/VexRiscv/dBus_cmd_rData_address_reg_n_0_[2]
                                                                      r  soc/core/VexRiscv/RAM_reg_i_10/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  soc/core/VexRiscv/RAM_reg_i_10/O
                         net (fo=23, unplaced)        0.337     1.395    mprj/uart/user_bram/ADDRARDADDR[0]
                         RAMB36E1                                     r  mprj/uart/user_bram/RAM_reg_2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.355     0.744    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_7/I0
                         LUT4 (Prop_lut4_I0_O)        0.055     0.799 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_7/O
                         net (fo=1, unplaced)         0.355     1.154    soc_n_78
                                                                      r  RAM_reg_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.029     1.183 r  RAM_reg_0_i_1/O
                         net (fo=90, unplaced)        0.259     1.442    mprj/uart/user_bram/clk
                         RAMB36E1                                     r  mprj/uart/user_bram/RAM_reg_2/CLKARDCLK
                         clock pessimism             -0.189     1.253    
                         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.436    mprj/uart/user_bram/RAM_reg_2
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                 -0.041    

Slack (VIOLATED) :        -0.041ns  (arrival time - required time)
  Source:                 soc/core/VexRiscv/dBus_cmd_rData_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/user_bram/RAM_reg_2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.245ns (34.131%)  route 0.473ns (65.869%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.538    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.114     0.678    soc/core/VexRiscv/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/VexRiscv/dBus_cmd_rData_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  soc/core/VexRiscv/dBus_cmd_rData_address_reg[2]/Q
                         net (fo=2, unplaced)         0.136     0.960    soc/core/VexRiscv/dBus_cmd_rData_address_reg_n_0_[2]
                                                                      r  soc/core/VexRiscv/RAM_reg_i_10/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  soc/core/VexRiscv/RAM_reg_i_10/O
                         net (fo=23, unplaced)        0.337     1.395    mprj/uart/user_bram/ADDRARDADDR[0]
                         RAMB36E1                                     r  mprj/uart/user_bram/RAM_reg_2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.355     0.744    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_7/I0
                         LUT4 (Prop_lut4_I0_O)        0.055     0.799 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_7/O
                         net (fo=1, unplaced)         0.355     1.154    soc_n_78
                                                                      r  RAM_reg_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.029     1.183 r  RAM_reg_0_i_1/O
                         net (fo=90, unplaced)        0.259     1.442    mprj/uart/user_bram/clk
                         RAMB36E1                                     r  mprj/uart/user_bram/RAM_reg_2/CLKBWRCLK
                         clock pessimism             -0.189     1.253    
                         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.436    mprj/uart/user_bram/RAM_reg_2
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                 -0.041    

Slack (VIOLATED) :        -0.041ns  (arrival time - required time)
  Source:                 soc/core/VexRiscv/dBus_cmd_rData_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/user_bram/RAM_reg_3/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.245ns (34.131%)  route 0.473ns (65.869%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.538    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.114     0.678    soc/core/VexRiscv/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/VexRiscv/dBus_cmd_rData_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  soc/core/VexRiscv/dBus_cmd_rData_address_reg[2]/Q
                         net (fo=2, unplaced)         0.136     0.960    soc/core/VexRiscv/dBus_cmd_rData_address_reg_n_0_[2]
                                                                      r  soc/core/VexRiscv/RAM_reg_i_10/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  soc/core/VexRiscv/RAM_reg_i_10/O
                         net (fo=23, unplaced)        0.337     1.395    mprj/uart/user_bram/ADDRARDADDR[0]
                         RAMB36E1                                     r  mprj/uart/user_bram/RAM_reg_3/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.355     0.744    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_7/I0
                         LUT4 (Prop_lut4_I0_O)        0.055     0.799 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_7/O
                         net (fo=1, unplaced)         0.355     1.154    soc_n_78
                                                                      r  RAM_reg_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.029     1.183 r  RAM_reg_0_i_1/O
                         net (fo=90, unplaced)        0.259     1.442    mprj/uart/user_bram/clk
                         RAMB36E1                                     r  mprj/uart/user_bram/RAM_reg_3/CLKARDCLK
                         clock pessimism             -0.189     1.253    
                         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.436    mprj/uart/user_bram/RAM_reg_3
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                 -0.041    

Slack (VIOLATED) :        -0.041ns  (arrival time - required time)
  Source:                 soc/core/VexRiscv/dBus_cmd_rData_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/user_bram/RAM_reg_3/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.245ns (34.131%)  route 0.473ns (65.869%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.538    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.114     0.678    soc/core/VexRiscv/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/VexRiscv/dBus_cmd_rData_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  soc/core/VexRiscv/dBus_cmd_rData_address_reg[2]/Q
                         net (fo=2, unplaced)         0.136     0.960    soc/core/VexRiscv/dBus_cmd_rData_address_reg_n_0_[2]
                                                                      r  soc/core/VexRiscv/RAM_reg_i_10/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  soc/core/VexRiscv/RAM_reg_i_10/O
                         net (fo=23, unplaced)        0.337     1.395    mprj/uart/user_bram/ADDRARDADDR[0]
                         RAMB36E1                                     r  mprj/uart/user_bram/RAM_reg_3/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.355     0.744    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_7/I0
                         LUT4 (Prop_lut4_I0_O)        0.055     0.799 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_7/O
                         net (fo=1, unplaced)         0.355     1.154    soc_n_78
                                                                      r  RAM_reg_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.029     1.183 r  RAM_reg_0_i_1/O
                         net (fo=90, unplaced)        0.259     1.442    mprj/uart/user_bram/clk
                         RAMB36E1                                     r  mprj/uart/user_bram/RAM_reg_3/CLKBWRCLK
                         clock pessimism             -0.189     1.253    
                         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.436    mprj/uart/user_bram/RAM_reg_3
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                 -0.041    

Slack (VIOLATED) :        -0.035ns  (arrival time - required time)
  Source:                 soc/core/VexRiscv/dBus_cmd_rData_address_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/user_bram/RAM_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.245ns (33.872%)  route 0.478ns (66.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.538    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.114     0.678    soc/core/VexRiscv/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/VexRiscv/dBus_cmd_rData_address_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  soc/core/VexRiscv/dBus_cmd_rData_address_reg[11]/Q
                         net (fo=4, unplaced)         0.141     0.966    soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r_reg[0][10]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.064 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_4/O
                         net (fo=8, unplaced)         0.337     1.401    mprj/uart/user_bram/ADDRARDADDR[9]
                         RAMB36E1                                     r  mprj/uart/user_bram/RAM_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.355     0.744    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_7/I0
                         LUT4 (Prop_lut4_I0_O)        0.055     0.799 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_7/O
                         net (fo=1, unplaced)         0.355     1.154    soc_n_78
                                                                      r  RAM_reg_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.029     1.183 r  RAM_reg_0_i_1/O
                         net (fo=90, unplaced)        0.259     1.442    mprj/uart/user_bram/clk
                         RAMB36E1                                     r  mprj/uart/user_bram/RAM_reg_0/CLKARDCLK
                         clock pessimism             -0.189     1.253    
                         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.436    mprj/uart/user_bram/RAM_reg_0
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                 -0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 7.500 }
Period(ns):         15.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.000      12.056               mprj/uart/user_bram/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.000      12.056               mprj/uart/user_bram/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.000      12.056               mprj/uart/user_bram/RAM_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.000      12.056               mprj/uart/user_bram/RAM_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         15.000      12.056               soc/core/RAM128/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         15.000      12.056               soc/core/RAM128/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         15.000      12.056               soc/core/RAM256/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         15.000      12.056               soc/core/RAM256/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         15.000      12.056               soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         15.000      12.056               soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.500       6.250                soc/core/storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.500       6.250                soc/core/storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.500       6.250                soc/core/storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.500       6.250                soc/core/storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.500       6.250                soc/core/storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.500       6.250                soc/core/storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.500       6.250                soc/core/storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.500       6.250                soc/core/storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.500       6.250                soc/core/storage_1_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.500       6.250                soc/core/storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.500       6.250                soc/core/storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.500       6.250                soc/core/storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.500       6.250                soc/core/storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.500       6.250                soc/core/storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.500       6.250                soc/core/storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.500       6.250                soc/core/storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.500       6.250                soc/core/storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.500       6.250                soc/core/storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.500       6.250                soc/core/storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.500       6.250                soc/core/storage_1_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        9.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.578ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.279ns  (required time - arrival time)
  Source:                 soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/transmission/tx_reg/PRE
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 1.269ns (21.306%)  route 4.687ns (78.694%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 17.988 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.584     2.456    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/Q
                         net (fo=3, unplaced)         0.824     3.758    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address[23]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[21]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.053 r  soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[21]_i_2/O
                         net (fo=4, unplaced)         0.926     4.979    soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[23]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.103 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3/O
                         net (fo=2, unplaced)         1.122     6.225    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.349 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9/O
                         net (fo=3, unplaced)         0.467     6.816    soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.940 f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/O
                         net (fo=5, unplaced)         0.477     7.417    housekeeping/hkspi/clear_req_reg
                                                                      f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.541 f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=84, unplaced)        0.871     8.412    mprj/uart/transmission/clear_req_reg_0
                         FDPE                                         f  mprj/uart/transmission/tx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
                                                      0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.760    16.598    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.100    16.698 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/O
                         net (fo=1, unplaced)         0.760    17.458    soc_n_77
                                                                      r  FSM_sequential_state_reg[2]_i_2/I
                         BUFG (Prop_bufg_I_O)         0.091    17.549 r  FSM_sequential_state_reg[2]_i_2/O
                         net (fo=85, unplaced)        0.439    17.988    mprj/uart/transmission/clk_u
                         FDPE                                         r  mprj/uart/transmission/tx_reg/C
                         clock pessimism              0.134    18.121    
                         clock uncertainty           -0.035    18.086    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    17.692    mprj/uart/transmission/tx_reg
  -------------------------------------------------------------------
                         required time                         17.692    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  9.279    

Slack (MET) :             9.321ns  (required time - arrival time)
  Source:                 soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/ctrl/o_rx_finish_reg/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 1.269ns (21.306%)  route 4.687ns (78.694%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 17.988 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.584     2.456    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/Q
                         net (fo=3, unplaced)         0.824     3.758    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address[23]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[21]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.053 r  soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[21]_i_2/O
                         net (fo=4, unplaced)         0.926     4.979    soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[23]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.103 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3/O
                         net (fo=2, unplaced)         1.122     6.225    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.349 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9/O
                         net (fo=3, unplaced)         0.467     6.816    soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.940 f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/O
                         net (fo=5, unplaced)         0.477     7.417    housekeeping/hkspi/clear_req_reg
                                                                      f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.541 f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=84, unplaced)        0.871     8.412    mprj/uart/ctrl/o_rx_finish_reg_0
                         FDCE                                         f  mprj/uart/ctrl/o_rx_finish_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
                                                      0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.760    16.598    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.100    16.698 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/O
                         net (fo=1, unplaced)         0.760    17.458    soc_n_77
                                                                      r  FSM_sequential_state_reg[2]_i_2/I
                         BUFG (Prop_bufg_I_O)         0.091    17.549 r  FSM_sequential_state_reg[2]_i_2/O
                         net (fo=85, unplaced)        0.439    17.988    mprj/uart/ctrl/clk_u
                         FDCE                                         r  mprj/uart/ctrl/o_rx_finish_reg/C
                         clock pessimism              0.134    18.121    
                         clock uncertainty           -0.035    18.086    
                         FDCE (Recov_fdce_C_CLR)     -0.352    17.734    mprj/uart/ctrl/o_rx_finish_reg
  -------------------------------------------------------------------
                         required time                         17.734    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  9.321    

Slack (MET) :             9.321ns  (required time - arrival time)
  Source:                 soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/ctrl/o_tx_reg[0]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 1.269ns (21.306%)  route 4.687ns (78.694%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 17.988 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.584     2.456    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/Q
                         net (fo=3, unplaced)         0.824     3.758    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address[23]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[21]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.053 r  soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[21]_i_2/O
                         net (fo=4, unplaced)         0.926     4.979    soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[23]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.103 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3/O
                         net (fo=2, unplaced)         1.122     6.225    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.349 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9/O
                         net (fo=3, unplaced)         0.467     6.816    soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.940 f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/O
                         net (fo=5, unplaced)         0.477     7.417    housekeeping/hkspi/clear_req_reg
                                                                      f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.541 f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=84, unplaced)        0.871     8.412    mprj/uart/ctrl/o_rx_finish_reg_0
                         FDCE                                         f  mprj/uart/ctrl/o_tx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
                                                      0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.760    16.598    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.100    16.698 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/O
                         net (fo=1, unplaced)         0.760    17.458    soc_n_77
                                                                      r  FSM_sequential_state_reg[2]_i_2/I
                         BUFG (Prop_bufg_I_O)         0.091    17.549 r  FSM_sequential_state_reg[2]_i_2/O
                         net (fo=85, unplaced)        0.439    17.988    mprj/uart/ctrl/clk_u
                         FDCE                                         r  mprj/uart/ctrl/o_tx_reg[0]/C
                         clock pessimism              0.134    18.121    
                         clock uncertainty           -0.035    18.086    
                         FDCE (Recov_fdce_C_CLR)     -0.352    17.734    mprj/uart/ctrl/o_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         17.734    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  9.321    

Slack (MET) :             9.321ns  (required time - arrival time)
  Source:                 soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/ctrl/o_wb_ack_reg/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 1.269ns (21.306%)  route 4.687ns (78.694%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 17.988 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.584     2.456    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/Q
                         net (fo=3, unplaced)         0.824     3.758    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address[23]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[21]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.053 r  soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[21]_i_2/O
                         net (fo=4, unplaced)         0.926     4.979    soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[23]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.103 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3/O
                         net (fo=2, unplaced)         1.122     6.225    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.349 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9/O
                         net (fo=3, unplaced)         0.467     6.816    soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.940 f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/O
                         net (fo=5, unplaced)         0.477     7.417    housekeeping/hkspi/clear_req_reg
                                                                      f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.541 f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=84, unplaced)        0.871     8.412    mprj/uart/ctrl/o_rx_finish_reg_0
                         FDCE                                         f  mprj/uart/ctrl/o_wb_ack_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
                                                      0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.760    16.598    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.100    16.698 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/O
                         net (fo=1, unplaced)         0.760    17.458    soc_n_77
                                                                      r  FSM_sequential_state_reg[2]_i_2/I
                         BUFG (Prop_bufg_I_O)         0.091    17.549 r  FSM_sequential_state_reg[2]_i_2/O
                         net (fo=85, unplaced)        0.439    17.988    mprj/uart/ctrl/clk_u
                         FDCE                                         r  mprj/uart/ctrl/o_wb_ack_reg/C
                         clock pessimism              0.134    18.121    
                         clock uncertainty           -0.035    18.086    
                         FDCE (Recov_fdce_C_CLR)     -0.352    17.734    mprj/uart/ctrl/o_wb_ack_reg
  -------------------------------------------------------------------
                         required time                         17.734    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  9.321    

Slack (MET) :             9.321ns  (required time - arrival time)
  Source:                 soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/ctrl/tx_buffer_reg[0]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 1.269ns (21.306%)  route 4.687ns (78.694%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 17.988 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.584     2.456    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/Q
                         net (fo=3, unplaced)         0.824     3.758    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address[23]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[21]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.053 r  soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[21]_i_2/O
                         net (fo=4, unplaced)         0.926     4.979    soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[23]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.103 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3/O
                         net (fo=2, unplaced)         1.122     6.225    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.349 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9/O
                         net (fo=3, unplaced)         0.467     6.816    soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.940 f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/O
                         net (fo=5, unplaced)         0.477     7.417    housekeeping/hkspi/clear_req_reg
                                                                      f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.541 f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=84, unplaced)        0.871     8.412    mprj/uart/ctrl/o_rx_finish_reg_0
                         FDCE                                         f  mprj/uart/ctrl/tx_buffer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
                                                      0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.760    16.598    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.100    16.698 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/O
                         net (fo=1, unplaced)         0.760    17.458    soc_n_77
                                                                      r  FSM_sequential_state_reg[2]_i_2/I
                         BUFG (Prop_bufg_I_O)         0.091    17.549 r  FSM_sequential_state_reg[2]_i_2/O
                         net (fo=85, unplaced)        0.439    17.988    mprj/uart/ctrl/clk_u
                         FDCE                                         r  mprj/uart/ctrl/tx_buffer_reg[0]/C
                         clock pessimism              0.134    18.121    
                         clock uncertainty           -0.035    18.086    
                         FDCE (Recov_fdce_C_CLR)     -0.352    17.734    mprj/uart/ctrl/tx_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         17.734    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  9.321    

Slack (MET) :             9.321ns  (required time - arrival time)
  Source:                 soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/receive/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 1.269ns (21.306%)  route 4.687ns (78.694%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 17.988 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.584     2.456    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/Q
                         net (fo=3, unplaced)         0.824     3.758    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address[23]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[21]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.053 r  soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[21]_i_2/O
                         net (fo=4, unplaced)         0.926     4.979    soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[23]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.103 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3/O
                         net (fo=2, unplaced)         1.122     6.225    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.349 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9/O
                         net (fo=3, unplaced)         0.467     6.816    soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.940 f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/O
                         net (fo=5, unplaced)         0.477     7.417    housekeeping/hkspi/clear_req_reg
                                                                      f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.541 f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=84, unplaced)        0.871     8.412    mprj/uart/receive/rx_index_reg[2]_0
                         FDCE                                         f  mprj/uart/receive/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
                                                      0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.760    16.598    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.100    16.698 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/O
                         net (fo=1, unplaced)         0.760    17.458    soc_n_77
                                                                      r  FSM_sequential_state_reg[2]_i_2/I
                         BUFG (Prop_bufg_I_O)         0.091    17.549 r  FSM_sequential_state_reg[2]_i_2/O
                         net (fo=85, unplaced)        0.439    17.988    mprj/uart/receive/clk_u
                         FDCE                                         r  mprj/uart/receive/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.134    18.121    
                         clock uncertainty           -0.035    18.086    
                         FDCE (Recov_fdce_C_CLR)     -0.352    17.734    mprj/uart/receive/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         17.734    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  9.321    

Slack (MET) :             9.321ns  (required time - arrival time)
  Source:                 soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/receive/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 1.269ns (21.306%)  route 4.687ns (78.694%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 17.988 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.584     2.456    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/Q
                         net (fo=3, unplaced)         0.824     3.758    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address[23]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[21]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.053 r  soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[21]_i_2/O
                         net (fo=4, unplaced)         0.926     4.979    soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[23]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.103 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3/O
                         net (fo=2, unplaced)         1.122     6.225    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.349 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9/O
                         net (fo=3, unplaced)         0.467     6.816    soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.940 f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/O
                         net (fo=5, unplaced)         0.477     7.417    housekeeping/hkspi/clear_req_reg
                                                                      f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.541 f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=84, unplaced)        0.871     8.412    mprj/uart/receive/rx_index_reg[2]_0
                         FDCE                                         f  mprj/uart/receive/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
                                                      0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.760    16.598    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.100    16.698 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/O
                         net (fo=1, unplaced)         0.760    17.458    soc_n_77
                                                                      r  FSM_sequential_state_reg[2]_i_2/I
                         BUFG (Prop_bufg_I_O)         0.091    17.549 r  FSM_sequential_state_reg[2]_i_2/O
                         net (fo=85, unplaced)        0.439    17.988    mprj/uart/receive/clk_u
                         FDCE                                         r  mprj/uart/receive/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.134    18.121    
                         clock uncertainty           -0.035    18.086    
                         FDCE (Recov_fdce_C_CLR)     -0.352    17.734    mprj/uart/receive/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         17.734    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  9.321    

Slack (MET) :             9.321ns  (required time - arrival time)
  Source:                 soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/receive/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 1.269ns (21.306%)  route 4.687ns (78.694%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 17.988 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.584     2.456    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/Q
                         net (fo=3, unplaced)         0.824     3.758    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address[23]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[21]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.053 r  soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[21]_i_2/O
                         net (fo=4, unplaced)         0.926     4.979    soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[23]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.103 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3/O
                         net (fo=2, unplaced)         1.122     6.225    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.349 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9/O
                         net (fo=3, unplaced)         0.467     6.816    soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.940 f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/O
                         net (fo=5, unplaced)         0.477     7.417    housekeeping/hkspi/clear_req_reg
                                                                      f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.541 f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=84, unplaced)        0.871     8.412    mprj/uart/receive/rx_index_reg[2]_0
                         FDCE                                         f  mprj/uart/receive/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
                                                      0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.760    16.598    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.100    16.698 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/O
                         net (fo=1, unplaced)         0.760    17.458    soc_n_77
                                                                      r  FSM_sequential_state_reg[2]_i_2/I
                         BUFG (Prop_bufg_I_O)         0.091    17.549 r  FSM_sequential_state_reg[2]_i_2/O
                         net (fo=85, unplaced)        0.439    17.988    mprj/uart/receive/clk_u
                         FDCE                                         r  mprj/uart/receive/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.134    18.121    
                         clock uncertainty           -0.035    18.086    
                         FDCE (Recov_fdce_C_CLR)     -0.352    17.734    mprj/uart/receive/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         17.734    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  9.321    

Slack (MET) :             9.321ns  (required time - arrival time)
  Source:                 soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/receive/clk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 1.269ns (21.306%)  route 4.687ns (78.694%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 17.988 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.584     2.456    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/Q
                         net (fo=3, unplaced)         0.824     3.758    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address[23]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[21]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.053 r  soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[21]_i_2/O
                         net (fo=4, unplaced)         0.926     4.979    soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[23]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.103 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3/O
                         net (fo=2, unplaced)         1.122     6.225    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.349 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9/O
                         net (fo=3, unplaced)         0.467     6.816    soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.940 f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/O
                         net (fo=5, unplaced)         0.477     7.417    housekeeping/hkspi/clear_req_reg
                                                                      f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.541 f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=84, unplaced)        0.871     8.412    mprj/uart/receive/rx_index_reg[2]_0
                         FDCE                                         f  mprj/uart/receive/clk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
                                                      0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.760    16.598    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.100    16.698 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/O
                         net (fo=1, unplaced)         0.760    17.458    soc_n_77
                                                                      r  FSM_sequential_state_reg[2]_i_2/I
                         BUFG (Prop_bufg_I_O)         0.091    17.549 r  FSM_sequential_state_reg[2]_i_2/O
                         net (fo=85, unplaced)        0.439    17.988    mprj/uart/receive/clk_u
                         FDCE                                         r  mprj/uart/receive/clk_cnt_reg[0]/C
                         clock pessimism              0.134    18.121    
                         clock uncertainty           -0.035    18.086    
                         FDCE (Recov_fdce_C_CLR)     -0.352    17.734    mprj/uart/receive/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         17.734    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  9.321    

Slack (MET) :             9.321ns  (required time - arrival time)
  Source:                 soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/receive/clk_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 1.269ns (21.306%)  route 4.687ns (78.694%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 17.988 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.584     2.456    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/Q
                         net (fo=3, unplaced)         0.824     3.758    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address[23]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[21]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.053 r  soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[21]_i_2/O
                         net (fo=4, unplaced)         0.926     4.979    soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[23]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.103 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3/O
                         net (fo=2, unplaced)         1.122     6.225    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[31]_i_3_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.349 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9/O
                         net (fo=3, unplaced)         0.467     6.816    soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_9_n_0
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.940 f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/O
                         net (fo=5, unplaced)         0.477     7.417    housekeeping/hkspi/clear_req_reg
                                                                      f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.541 f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=84, unplaced)        0.871     8.412    mprj/uart/receive/rx_index_reg[2]_0
                         FDCE                                         f  mprj/uart/receive/clk_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
                                                      0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.760    16.598    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.100    16.698 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/O
                         net (fo=1, unplaced)         0.760    17.458    soc_n_77
                                                                      r  FSM_sequential_state_reg[2]_i_2/I
                         BUFG (Prop_bufg_I_O)         0.091    17.549 r  FSM_sequential_state_reg[2]_i_2/O
                         net (fo=85, unplaced)        0.439    17.988    mprj/uart/receive/clk_u
                         FDCE                                         r  mprj/uart/receive/clk_cnt_reg[10]/C
                         clock pessimism              0.134    18.121    
                         clock uncertainty           -0.035    18.086    
                         FDCE (Recov_fdce_C_CLR)     -0.352    17.734    mprj/uart/receive/clk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         17.734    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  9.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/ctrl/o_rx_finish_reg/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.290ns (27.193%)  route 0.776ns (72.807%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.538    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.114     0.678    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[27]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[27]/Q
                         net (fo=4, unplaced)         0.208     1.033    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address[27]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.131 f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/O
                         net (fo=5, unplaced)         0.201     1.332    housekeeping/hkspi/clear_req_reg
                                                                      f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     1.377 f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=84, unplaced)        0.367     1.744    mprj/uart/ctrl/o_rx_finish_reg_0
                         FDCE                                         f  mprj/uart/ctrl/o_rx_finish_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.355     0.744    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.056     0.800 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/O
                         net (fo=1, unplaced)         0.355     1.155    soc_n_77
                                                                      r  FSM_sequential_state_reg[2]_i_2/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  FSM_sequential_state_reg[2]_i_2/O
                         net (fo=85, unplaced)        0.259     1.443    mprj/uart/ctrl/clk_u
                         FDCE                                         r  mprj/uart/ctrl/o_rx_finish_reg/C
                         clock pessimism             -0.189     1.254    
                         FDCE (Remov_fdce_C_CLR)     -0.088     1.166    mprj/uart/ctrl/o_rx_finish_reg
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/ctrl/o_tx_reg[0]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.290ns (27.193%)  route 0.776ns (72.807%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.538    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.114     0.678    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[27]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[27]/Q
                         net (fo=4, unplaced)         0.208     1.033    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address[27]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.131 f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/O
                         net (fo=5, unplaced)         0.201     1.332    housekeeping/hkspi/clear_req_reg
                                                                      f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     1.377 f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=84, unplaced)        0.367     1.744    mprj/uart/ctrl/o_rx_finish_reg_0
                         FDCE                                         f  mprj/uart/ctrl/o_tx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.355     0.744    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.056     0.800 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/O
                         net (fo=1, unplaced)         0.355     1.155    soc_n_77
                                                                      r  FSM_sequential_state_reg[2]_i_2/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  FSM_sequential_state_reg[2]_i_2/O
                         net (fo=85, unplaced)        0.259     1.443    mprj/uart/ctrl/clk_u
                         FDCE                                         r  mprj/uart/ctrl/o_tx_reg[0]/C
                         clock pessimism             -0.189     1.254    
                         FDCE (Remov_fdce_C_CLR)     -0.088     1.166    mprj/uart/ctrl/o_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/ctrl/o_wb_ack_reg/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.290ns (27.193%)  route 0.776ns (72.807%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.538    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.114     0.678    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[27]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[27]/Q
                         net (fo=4, unplaced)         0.208     1.033    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address[27]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.131 f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/O
                         net (fo=5, unplaced)         0.201     1.332    housekeeping/hkspi/clear_req_reg
                                                                      f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     1.377 f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=84, unplaced)        0.367     1.744    mprj/uart/ctrl/o_rx_finish_reg_0
                         FDCE                                         f  mprj/uart/ctrl/o_wb_ack_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.355     0.744    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.056     0.800 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/O
                         net (fo=1, unplaced)         0.355     1.155    soc_n_77
                                                                      r  FSM_sequential_state_reg[2]_i_2/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  FSM_sequential_state_reg[2]_i_2/O
                         net (fo=85, unplaced)        0.259     1.443    mprj/uart/ctrl/clk_u
                         FDCE                                         r  mprj/uart/ctrl/o_wb_ack_reg/C
                         clock pessimism             -0.189     1.254    
                         FDCE (Remov_fdce_C_CLR)     -0.088     1.166    mprj/uart/ctrl/o_wb_ack_reg
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/ctrl/tx_buffer_reg[0]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.290ns (27.193%)  route 0.776ns (72.807%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.538    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.114     0.678    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[27]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[27]/Q
                         net (fo=4, unplaced)         0.208     1.033    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address[27]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.131 f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/O
                         net (fo=5, unplaced)         0.201     1.332    housekeeping/hkspi/clear_req_reg
                                                                      f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     1.377 f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=84, unplaced)        0.367     1.744    mprj/uart/ctrl/o_rx_finish_reg_0
                         FDCE                                         f  mprj/uart/ctrl/tx_buffer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.355     0.744    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.056     0.800 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/O
                         net (fo=1, unplaced)         0.355     1.155    soc_n_77
                                                                      r  FSM_sequential_state_reg[2]_i_2/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  FSM_sequential_state_reg[2]_i_2/O
                         net (fo=85, unplaced)        0.259     1.443    mprj/uart/ctrl/clk_u
                         FDCE                                         r  mprj/uart/ctrl/tx_buffer_reg[0]/C
                         clock pessimism             -0.189     1.254    
                         FDCE (Remov_fdce_C_CLR)     -0.088     1.166    mprj/uart/ctrl/tx_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/receive/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.290ns (27.193%)  route 0.776ns (72.807%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.538    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.114     0.678    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[27]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[27]/Q
                         net (fo=4, unplaced)         0.208     1.033    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address[27]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.131 f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/O
                         net (fo=5, unplaced)         0.201     1.332    housekeeping/hkspi/clear_req_reg
                                                                      f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     1.377 f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=84, unplaced)        0.367     1.744    mprj/uart/receive/rx_index_reg[2]_0
                         FDCE                                         f  mprj/uart/receive/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.355     0.744    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.056     0.800 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/O
                         net (fo=1, unplaced)         0.355     1.155    soc_n_77
                                                                      r  FSM_sequential_state_reg[2]_i_2/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  FSM_sequential_state_reg[2]_i_2/O
                         net (fo=85, unplaced)        0.259     1.443    mprj/uart/receive/clk_u
                         FDCE                                         r  mprj/uart/receive/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.189     1.254    
                         FDCE (Remov_fdce_C_CLR)     -0.088     1.166    mprj/uart/receive/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/receive/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.290ns (27.193%)  route 0.776ns (72.807%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.538    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.114     0.678    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[27]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[27]/Q
                         net (fo=4, unplaced)         0.208     1.033    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address[27]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.131 f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/O
                         net (fo=5, unplaced)         0.201     1.332    housekeeping/hkspi/clear_req_reg
                                                                      f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     1.377 f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=84, unplaced)        0.367     1.744    mprj/uart/receive/rx_index_reg[2]_0
                         FDCE                                         f  mprj/uart/receive/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.355     0.744    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.056     0.800 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/O
                         net (fo=1, unplaced)         0.355     1.155    soc_n_77
                                                                      r  FSM_sequential_state_reg[2]_i_2/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  FSM_sequential_state_reg[2]_i_2/O
                         net (fo=85, unplaced)        0.259     1.443    mprj/uart/receive/clk_u
                         FDCE                                         r  mprj/uart/receive/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.189     1.254    
                         FDCE (Remov_fdce_C_CLR)     -0.088     1.166    mprj/uart/receive/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/receive/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.290ns (27.193%)  route 0.776ns (72.807%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.538    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.114     0.678    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[27]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[27]/Q
                         net (fo=4, unplaced)         0.208     1.033    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address[27]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.131 f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/O
                         net (fo=5, unplaced)         0.201     1.332    housekeeping/hkspi/clear_req_reg
                                                                      f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     1.377 f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=84, unplaced)        0.367     1.744    mprj/uart/receive/rx_index_reg[2]_0
                         FDCE                                         f  mprj/uart/receive/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.355     0.744    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.056     0.800 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/O
                         net (fo=1, unplaced)         0.355     1.155    soc_n_77
                                                                      r  FSM_sequential_state_reg[2]_i_2/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  FSM_sequential_state_reg[2]_i_2/O
                         net (fo=85, unplaced)        0.259     1.443    mprj/uart/receive/clk_u
                         FDCE                                         r  mprj/uart/receive/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.189     1.254    
                         FDCE (Remov_fdce_C_CLR)     -0.088     1.166    mprj/uart/receive/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/receive/clk_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.290ns (27.193%)  route 0.776ns (72.807%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.538    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.114     0.678    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[27]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[27]/Q
                         net (fo=4, unplaced)         0.208     1.033    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address[27]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.131 f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/O
                         net (fo=5, unplaced)         0.201     1.332    housekeeping/hkspi/clear_req_reg
                                                                      f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     1.377 f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=84, unplaced)        0.367     1.744    mprj/uart/receive/rx_index_reg[2]_0
                         FDCE                                         f  mprj/uart/receive/clk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.355     0.744    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.056     0.800 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/O
                         net (fo=1, unplaced)         0.355     1.155    soc_n_77
                                                                      r  FSM_sequential_state_reg[2]_i_2/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  FSM_sequential_state_reg[2]_i_2/O
                         net (fo=85, unplaced)        0.259     1.443    mprj/uart/receive/clk_u
                         FDCE                                         r  mprj/uart/receive/clk_cnt_reg[0]/C
                         clock pessimism             -0.189     1.254    
                         FDCE (Remov_fdce_C_CLR)     -0.088     1.166    mprj/uart/receive/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/receive/clk_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.290ns (27.193%)  route 0.776ns (72.807%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.538    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.114     0.678    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[27]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[27]/Q
                         net (fo=4, unplaced)         0.208     1.033    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address[27]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.131 f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/O
                         net (fo=5, unplaced)         0.201     1.332    housekeeping/hkspi/clear_req_reg
                                                                      f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     1.377 f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=84, unplaced)        0.367     1.744    mprj/uart/receive/rx_index_reg[2]_0
                         FDCE                                         f  mprj/uart/receive/clk_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.355     0.744    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.056     0.800 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/O
                         net (fo=1, unplaced)         0.355     1.155    soc_n_77
                                                                      r  FSM_sequential_state_reg[2]_i_2/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  FSM_sequential_state_reg[2]_i_2/O
                         net (fo=85, unplaced)        0.259     1.443    mprj/uart/receive/clk_u
                         FDCE                                         r  mprj/uart/receive/clk_cnt_reg[10]/C
                         clock pessimism             -0.189     1.254    
                         FDCE (Remov_fdce_C_CLR)     -0.088     1.166    mprj/uart/receive/clk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/receive/clk_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.290ns (27.193%)  route 0.776ns (72.807%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.538    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.114     0.678    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[27]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[27]/Q
                         net (fo=4, unplaced)         0.208     1.033    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address[27]
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.131 f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/O
                         net (fo=5, unplaced)         0.201     1.332    housekeeping/hkspi/clear_req_reg
                                                                      f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     1.377 f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=84, unplaced)        0.367     1.744    mprj/uart/receive/rx_index_reg[2]_0
                         FDCE                                         f  mprj/uart/receive/clk_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.355     0.744    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
                                                                      r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.056     0.800 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/O
                         net (fo=1, unplaced)         0.355     1.155    soc_n_77
                                                                      r  FSM_sequential_state_reg[2]_i_2/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  FSM_sequential_state_reg[2]_i_2/O
                         net (fo=85, unplaced)        0.259     1.443    mprj/uart/receive/clk_u
                         FDCE                                         r  mprj/uart/receive/clk_cnt_reg[11]/C
                         clock pessimism             -0.189     1.254    
                         FDCE (Remov_fdce_C_CLR)     -0.088     1.166    mprj/uart/receive/clk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.578    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2988 Endpoints
Min Delay          2988 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 housekeeping/serial_bb_enable_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            mprj_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.360ns  (logic 4.579ns (54.777%)  route 3.781ns (45.223%))
  Logic Levels:           6  (FDCE=1 LDCE=1 LUT3=1 LUT6=2 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  housekeeping/serial_bb_enable_reg/C
                         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  housekeeping/serial_bb_enable_reg/Q
                         net (fo=7, unplaced)         0.505     0.983    housekeeping/p_47_in[1]
                                                                      r  housekeeping/shift_register[12]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.321     1.304 r  housekeeping/shift_register[12]_i_1/O
                         net (fo=499, unplaced)       0.916     2.220    gpio_control_bidir_1[0]/gpio_outenb_reg_P_0
                                                                      r  gpio_control_bidir_1[0]/gpio_dm_reg[0]_LDC/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     3.118 f  gpio_control_bidir_1[0]/gpio_dm_reg[0]_LDC/Q
                         net (fo=1, unplaced)         1.111     4.229    gpio_control_bidir_1[0]/gpio_dm_reg[0]_LDC_n_0
                                                                      f  gpio_control_bidir_1[0]/mprj_io_IOBUF[0]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.353 r  gpio_control_bidir_1[0]/mprj_io_IOBUF[0]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     4.802    gpio_control_bidir_1[0]/mprj_io_IOBUF[0]_inst_i_3_n_0
                                                                      r  gpio_control_bidir_1[0]/mprj_io_IOBUF[0]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.926 r  gpio_control_bidir_1[0]/mprj_io_IOBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.726    mprj_io_IOBUF[0]_inst/I
                                                                      r  mprj_io_IOBUF[0]_inst/OBUFT/I
                         OBUFT (Prop_obuft_I_O)       2.634     8.360 r  mprj_io_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.360    mprj_io[0]
                                                                      r  mprj_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 housekeeping/serial_bb_enable_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            mprj_io[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.360ns  (logic 4.579ns (54.777%)  route 3.781ns (45.223%))
  Logic Levels:           6  (FDCE=1 LDCE=1 LUT3=1 LUT5=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  housekeeping/serial_bb_enable_reg/C
                         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  housekeeping/serial_bb_enable_reg/Q
                         net (fo=7, unplaced)         0.505     0.983    housekeeping/p_47_in[1]
                                                                      r  housekeeping/shift_register[12]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.321     1.304 r  housekeeping/shift_register[12]_i_1/O
                         net (fo=499, unplaced)       0.916     2.220    gpio_control_in_1[3]/gpio_outenb_reg_P_0
                                                                      r  gpio_control_in_1[3]/gpio_dm_reg[1]_LDC/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     3.118 f  gpio_control_in_1[3]/gpio_dm_reg[1]_LDC/Q
                         net (fo=1, unplaced)         1.111     4.229    gpio_control_in_1[3]/gpio_dm_reg[1]_LDC_n_0
                                                                      f  gpio_control_in_1[3]/mprj_io_IOBUF[11]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.353 r  gpio_control_in_1[3]/mprj_io_IOBUF[11]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     4.802    gpio_control_in_1[3]/mprj_io_IOBUF[11]_inst_i_3_n_0
                                                                      r  gpio_control_in_1[3]/mprj_io_IOBUF[11]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.926 r  gpio_control_in_1[3]/mprj_io_IOBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.726    mprj_io_IOBUF[11]_inst/I
                                                                      r  mprj_io_IOBUF[11]_inst/OBUFT/I
                         OBUFT (Prop_obuft_I_O)       2.634     8.360 r  mprj_io_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.360    mprj_io[11]
                                                                      r  mprj_io[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 housekeeping/serial_bb_enable_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            mprj_io[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.360ns  (logic 4.579ns (54.777%)  route 3.781ns (45.223%))
  Logic Levels:           6  (FDCE=1 LDCE=1 LUT3=1 LUT5=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  housekeeping/serial_bb_enable_reg/C
                         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  housekeeping/serial_bb_enable_reg/Q
                         net (fo=7, unplaced)         0.505     0.983    housekeeping/p_47_in[1]
                                                                      r  housekeeping/shift_register[12]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.321     1.304 r  housekeeping/shift_register[12]_i_1/O
                         net (fo=499, unplaced)       0.916     2.220    gpio_control_in_1[4]/gpio_outenb_reg_P_0
                                                                      r  gpio_control_in_1[4]/gpio_dm_reg[1]_LDC/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     3.118 f  gpio_control_in_1[4]/gpio_dm_reg[1]_LDC/Q
                         net (fo=1, unplaced)         1.111     4.229    gpio_control_in_1[4]/gpio_dm_reg[1]_LDC_n_0
                                                                      f  gpio_control_in_1[4]/mprj_io_IOBUF[12]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.353 r  gpio_control_in_1[4]/mprj_io_IOBUF[12]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     4.802    gpio_control_in_1[4]/mprj_io_IOBUF[12]_inst_i_3_n_0
                                                                      r  gpio_control_in_1[4]/mprj_io_IOBUF[12]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.926 r  gpio_control_in_1[4]/mprj_io_IOBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.726    mprj_io_IOBUF[12]_inst/I
                                                                      r  mprj_io_IOBUF[12]_inst/OBUFT/I
                         OBUFT (Prop_obuft_I_O)       2.634     8.360 r  mprj_io_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.360    mprj_io[12]
                                                                      r  mprj_io[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 housekeeping/serial_bb_enable_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            mprj_io[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.360ns  (logic 4.579ns (54.777%)  route 3.781ns (45.223%))
  Logic Levels:           6  (FDCE=1 LDCE=1 LUT3=1 LUT6=2 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  housekeeping/serial_bb_enable_reg/C
                         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  housekeeping/serial_bb_enable_reg/Q
                         net (fo=7, unplaced)         0.505     0.983    housekeeping/p_47_in[1]
                                                                      r  housekeeping/shift_register[12]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.321     1.304 r  housekeeping/shift_register[12]_i_1/O
                         net (fo=499, unplaced)       0.916     2.220    gpio_control_in_1[5]/gpio_outenb_reg_P_0
                                                                      r  gpio_control_in_1[5]/gpio_dm_reg[1]_LDC/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     3.118 f  gpio_control_in_1[5]/gpio_dm_reg[1]_LDC/Q
                         net (fo=1, unplaced)         1.111     4.229    gpio_control_in_1[5]/gpio_dm_reg[1]_LDC_n_0
                                                                      f  gpio_control_in_1[5]/mprj_io_IOBUF[13]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.353 r  gpio_control_in_1[5]/mprj_io_IOBUF[13]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     4.802    gpio_control_in_1[5]/mprj_io_IOBUF[13]_inst_i_3_n_0
                                                                      r  gpio_control_in_1[5]/mprj_io_IOBUF[13]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.926 r  gpio_control_in_1[5]/mprj_io_IOBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.726    mprj_io_IOBUF[13]_inst/I
                                                                      r  mprj_io_IOBUF[13]_inst/OBUFT/I
                         OBUFT (Prop_obuft_I_O)       2.634     8.360 r  mprj_io_IOBUF[13]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.360    mprj_io[13]
                                                                      r  mprj_io[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 housekeeping/serial_bb_enable_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            mprj_io[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.360ns  (logic 4.579ns (54.777%)  route 3.781ns (45.223%))
  Logic Levels:           6  (FDCE=1 LDCE=1 LUT3=1 LUT5=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  housekeeping/serial_bb_enable_reg/C
                         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  housekeeping/serial_bb_enable_reg/Q
                         net (fo=7, unplaced)         0.505     0.983    housekeeping/p_47_in[1]
                                                                      r  housekeeping/shift_register[12]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.321     1.304 r  housekeeping/shift_register[12]_i_1/O
                         net (fo=499, unplaced)       0.916     2.220    gpio_control_in_1[8]/gpio_outenb_reg_P_0
                                                                      r  gpio_control_in_1[8]/gpio_dm_reg[1]_LDC/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     3.118 f  gpio_control_in_1[8]/gpio_dm_reg[1]_LDC/Q
                         net (fo=1, unplaced)         1.111     4.229    gpio_control_in_1[8]/gpio_dm_reg[1]_LDC_n_0
                                                                      f  gpio_control_in_1[8]/mprj_io_IOBUF[16]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.353 r  gpio_control_in_1[8]/mprj_io_IOBUF[16]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     4.802    gpio_control_in_1[8]/mprj_io_IOBUF[16]_inst_i_3_n_0
                                                                      r  gpio_control_in_1[8]/mprj_io_IOBUF[16]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.926 r  gpio_control_in_1[8]/mprj_io_IOBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.726    mprj_io_IOBUF[16]_inst/I
                                                                      r  mprj_io_IOBUF[16]_inst/OBUFT/I
                         OBUFT (Prop_obuft_I_O)       2.634     8.360 r  mprj_io_IOBUF[16]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.360    mprj_io[16]
                                                                      r  mprj_io[16] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 housekeeping/serial_bb_enable_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            mprj_io[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.360ns  (logic 4.579ns (54.777%)  route 3.781ns (45.223%))
  Logic Levels:           6  (FDCE=1 LDCE=1 LUT3=1 LUT5=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  housekeeping/serial_bb_enable_reg/C
                         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  housekeeping/serial_bb_enable_reg/Q
                         net (fo=7, unplaced)         0.505     0.983    housekeeping/p_47_in[1]
                                                                      r  housekeeping/shift_register[12]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.321     1.304 r  housekeeping/shift_register[12]_i_1/O
                         net (fo=499, unplaced)       0.916     2.220    gpio_control_in_1[9]/gpio_outenb_reg_P_0
                                                                      r  gpio_control_in_1[9]/gpio_dm_reg[1]_LDC/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     3.118 f  gpio_control_in_1[9]/gpio_dm_reg[1]_LDC/Q
                         net (fo=1, unplaced)         1.111     4.229    gpio_control_in_1[9]/gpio_dm_reg[1]_LDC_n_0
                                                                      f  gpio_control_in_1[9]/mprj_io_IOBUF[17]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.353 r  gpio_control_in_1[9]/mprj_io_IOBUF[17]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     4.802    gpio_control_in_1[9]/mprj_io_IOBUF[17]_inst_i_3_n_0
                                                                      r  gpio_control_in_1[9]/mprj_io_IOBUF[17]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.926 r  gpio_control_in_1[9]/mprj_io_IOBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.726    mprj_io_IOBUF[17]_inst/I
                                                                      r  mprj_io_IOBUF[17]_inst/OBUFT/I
                         OBUFT (Prop_obuft_I_O)       2.634     8.360 r  mprj_io_IOBUF[17]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.360    mprj_io[17]
                                                                      r  mprj_io[17] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 housekeeping/serial_bb_enable_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            mprj_io[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.360ns  (logic 4.579ns (54.777%)  route 3.781ns (45.223%))
  Logic Levels:           6  (FDCE=1 LDCE=1 LUT3=1 LUT5=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  housekeeping/serial_bb_enable_reg/C
                         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  housekeeping/serial_bb_enable_reg/Q
                         net (fo=7, unplaced)         0.505     0.983    housekeeping/p_47_in[1]
                                                                      r  housekeeping/shift_register[12]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.321     1.304 r  housekeeping/shift_register[12]_i_1/O
                         net (fo=499, unplaced)       0.916     2.220    gpio_control_in_1[10]/gpio_outenb_reg_P_0
                                                                      r  gpio_control_in_1[10]/gpio_dm_reg[1]_LDC/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     3.118 f  gpio_control_in_1[10]/gpio_dm_reg[1]_LDC/Q
                         net (fo=1, unplaced)         1.111     4.229    gpio_control_in_1[10]/gpio_dm_reg[1]_LDC_n_0
                                                                      f  gpio_control_in_1[10]/mprj_io_IOBUF[18]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.353 r  gpio_control_in_1[10]/mprj_io_IOBUF[18]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     4.802    gpio_control_in_1[10]/mprj_io_IOBUF[18]_inst_i_3_n_0
                                                                      r  gpio_control_in_1[10]/mprj_io_IOBUF[18]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.926 r  gpio_control_in_1[10]/mprj_io_IOBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.726    mprj_io_IOBUF[18]_inst/I
                                                                      r  mprj_io_IOBUF[18]_inst/OBUFT/I
                         OBUFT (Prop_obuft_I_O)       2.634     8.360 r  mprj_io_IOBUF[18]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.360    mprj_io[18]
                                                                      r  mprj_io[18] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 housekeeping/serial_bb_enable_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            mprj_io[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.360ns  (logic 4.579ns (54.777%)  route 3.781ns (45.223%))
  Logic Levels:           6  (FDCE=1 LDCE=1 LUT3=1 LUT5=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  housekeeping/serial_bb_enable_reg/C
                         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  housekeeping/serial_bb_enable_reg/Q
                         net (fo=7, unplaced)         0.505     0.983    housekeeping/p_47_in[1]
                                                                      r  housekeeping/shift_register[12]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.321     1.304 r  housekeeping/shift_register[12]_i_1/O
                         net (fo=499, unplaced)       0.916     2.220    gpio_control_in_2[0]/gpio_outenb_reg_P_0
                                                                      r  gpio_control_in_2[0]/gpio_dm_reg[1]_LDC/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     3.118 f  gpio_control_in_2[0]/gpio_dm_reg[1]_LDC/Q
                         net (fo=1, unplaced)         1.111     4.229    gpio_control_in_2[0]/gpio_dm_reg[1]_LDC_n_0
                                                                      f  gpio_control_in_2[0]/mprj_io_IOBUF[19]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.353 r  gpio_control_in_2[0]/mprj_io_IOBUF[19]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     4.802    gpio_control_in_2[0]/mprj_io_IOBUF[19]_inst_i_3_n_0
                                                                      r  gpio_control_in_2[0]/mprj_io_IOBUF[19]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.926 r  gpio_control_in_2[0]/mprj_io_IOBUF[19]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.726    mprj_io_IOBUF[19]_inst/I
                                                                      r  mprj_io_IOBUF[19]_inst/OBUFT/I
                         OBUFT (Prop_obuft_I_O)       2.634     8.360 r  mprj_io_IOBUF[19]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.360    mprj_io[19]
                                                                      r  mprj_io[19] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 housekeeping/serial_bb_enable_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            mprj_io[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.360ns  (logic 4.579ns (54.777%)  route 3.781ns (45.223%))
  Logic Levels:           6  (FDCE=1 LDCE=1 LUT3=1 LUT5=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  housekeeping/serial_bb_enable_reg/C
                         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  housekeeping/serial_bb_enable_reg/Q
                         net (fo=7, unplaced)         0.505     0.983    housekeeping/p_47_in[1]
                                                                      r  housekeeping/shift_register[12]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.321     1.304 r  housekeeping/shift_register[12]_i_1/O
                         net (fo=499, unplaced)       0.916     2.220    gpio_control_in_2[1]/gpio_outenb_reg_P_0
                                                                      r  gpio_control_in_2[1]/gpio_dm_reg[1]_LDC/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     3.118 f  gpio_control_in_2[1]/gpio_dm_reg[1]_LDC/Q
                         net (fo=1, unplaced)         1.111     4.229    gpio_control_in_2[1]/gpio_dm_reg[1]_LDC_n_0
                                                                      f  gpio_control_in_2[1]/mprj_io_IOBUF[20]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.353 r  gpio_control_in_2[1]/mprj_io_IOBUF[20]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     4.802    gpio_control_in_2[1]/mprj_io_IOBUF[20]_inst_i_3_n_0
                                                                      r  gpio_control_in_2[1]/mprj_io_IOBUF[20]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.926 r  gpio_control_in_2[1]/mprj_io_IOBUF[20]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.726    mprj_io_IOBUF[20]_inst/I
                                                                      r  mprj_io_IOBUF[20]_inst/OBUFT/I
                         OBUFT (Prop_obuft_I_O)       2.634     8.360 r  mprj_io_IOBUF[20]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.360    mprj_io[20]
                                                                      r  mprj_io[20] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 housekeeping/serial_bb_enable_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            mprj_io[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.360ns  (logic 4.579ns (54.777%)  route 3.781ns (45.223%))
  Logic Levels:           6  (FDCE=1 LDCE=1 LUT3=1 LUT5=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  housekeeping/serial_bb_enable_reg/C
                         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  housekeeping/serial_bb_enable_reg/Q
                         net (fo=7, unplaced)         0.505     0.983    housekeeping/p_47_in[1]
                                                                      r  housekeeping/shift_register[12]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.321     1.304 r  housekeeping/shift_register[12]_i_1/O
                         net (fo=499, unplaced)       0.916     2.220    gpio_control_in_2[2]/gpio_outenb_reg_P_0
                                                                      r  gpio_control_in_2[2]/gpio_dm_reg[1]_LDC/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     3.118 f  gpio_control_in_2[2]/gpio_dm_reg[1]_LDC/Q
                         net (fo=1, unplaced)         1.111     4.229    gpio_control_in_2[2]/gpio_dm_reg[1]_LDC_n_0
                                                                      f  gpio_control_in_2[2]/mprj_io_IOBUF[21]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.353 r  gpio_control_in_2[2]/mprj_io_IOBUF[21]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     4.802    gpio_control_in_2[2]/mprj_io_IOBUF[21]_inst_i_3_n_0
                                                                      r  gpio_control_in_2[2]/mprj_io_IOBUF[21]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.926 r  gpio_control_in_2[2]/mprj_io_IOBUF[21]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.726    mprj_io_IOBUF[21]_inst/I
                                                                      r  mprj_io_IOBUF[21]_inst/OBUFT/I
                         OBUFT (Prop_obuft_I_O)       2.634     8.360 r  mprj_io_IOBUF[21]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.360    mprj_io[21]
                                                                      r  mprj_io[21] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpio_control_in_1a_c/C
                            (rising edge-triggered cell FDCE)
  Destination:            gpio_control_in_1a_c_0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  gpio_control_in_1a_c/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  gpio_control_in_1a_c/Q
                         net (fo=1, unplaced)         0.141     0.288    gpio_control_in_1a_c_n_0
                         FDCE                                         r  gpio_control_in_1a_c_0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_control_in_1a_c_0/C
                            (rising edge-triggered cell FDCE)
  Destination:            gpio_control_in_1a_c_1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  gpio_control_in_1a_c_0/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  gpio_control_in_1a_c_0/Q
                         net (fo=1, unplaced)         0.141     0.288    gpio_control_in_1a_c_0_n_0
                         FDCE                                         r  gpio_control_in_1a_c_1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_control_in_1a_c_1/C
                            (rising edge-triggered cell FDCE)
  Destination:            gpio_control_in_1a_c_2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  gpio_control_in_1a_c_1/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  gpio_control_in_1a_c_1/Q
                         net (fo=1, unplaced)         0.141     0.288    gpio_control_in_1a_c_1_n_0
                         FDCE                                         r  gpio_control_in_1a_c_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_control_in_1a_c_2/C
                            (rising edge-triggered cell FDCE)
  Destination:            gpio_control_in_1a_c_3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  gpio_control_in_1a_c_2/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  gpio_control_in_1a_c_2/Q
                         net (fo=1, unplaced)         0.141     0.288    gpio_control_in_1a_c_2_n_0
                         FDCE                                         r  gpio_control_in_1a_c_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_control_in_1a_c_3/C
                            (rising edge-triggered cell FDCE)
  Destination:            gpio_control_in_1a_c_4/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  gpio_control_in_1a_c_3/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  gpio_control_in_1a_c_3/Q
                         net (fo=1, unplaced)         0.141     0.288    gpio_control_in_1a_c_3_n_0
                         FDCE                                         r  gpio_control_in_1a_c_4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_control_in_1a_c_4/C
                            (rising edge-triggered cell FDCE)
  Destination:            gpio_control_in_1a_c_5/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  gpio_control_in_1a_c_4/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  gpio_control_in_1a_c_4/Q
                         net (fo=1, unplaced)         0.141     0.288    gpio_control_in_1a_c_4_n_0
                         FDCE                                         r  gpio_control_in_1a_c_5/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_control_in_1a_c_5/C
                            (rising edge-triggered cell FDCE)
  Destination:            gpio_control_in_1a_c_6/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  gpio_control_in_1a_c_5/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  gpio_control_in_1a_c_5/Q
                         net (fo=1, unplaced)         0.141     0.288    gpio_control_in_1a_c_5_n_0
                         FDCE                                         r  gpio_control_in_1a_c_6/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_control_bidir_1[0]/shift_register_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gpio_control_bidir_1[0]/gpio_dm_reg[1]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.147ns (50.269%)  route 0.145ns (49.731%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  gpio_control_bidir_1[0]/shift_register_reg[11]/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  gpio_control_bidir_1[0]/shift_register_reg[11]/Q
                         net (fo=2, unplaced)         0.145     0.292    gpio_control_bidir_1[0]/shift_register_reg_n_0_[11]
                         FDPE                                         r  gpio_control_bidir_1[0]/gpio_dm_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_control_bidir_1[0]/shift_register_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gpio_control_bidir_1[0]/gpio_dm_reg[2]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.147ns (50.269%)  route 0.145ns (49.731%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  gpio_control_bidir_1[0]/shift_register_reg[12]/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  gpio_control_bidir_1[0]/shift_register_reg[12]/Q
                         net (fo=2, unplaced)         0.145     0.292    gpio_control_bidir_1[0]/p_0_in
                         FDPE                                         r  gpio_control_bidir_1[0]/gpio_dm_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_control_bidir_1[0]/shift_register_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gpio_control_bidir_1[0]/gpio_outenb_reg_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.147ns (50.269%)  route 0.145ns (49.731%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  gpio_control_bidir_1[0]/shift_register_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  gpio_control_bidir_1[0]/shift_register_reg[1]/Q
                         net (fo=2, unplaced)         0.145     0.292    gpio_control_bidir_1[0]/shift_register_reg_n_0_[1]
                         FDPE                                         r  gpio_control_bidir_1[0]/gpio_outenb_reg_P/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay          1691 Endpoints
Min Delay          1691 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock
                            (clock source 'clock'  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj_io[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.927ns  (logic 3.878ns (65.437%)  route 2.048ns (34.563%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)      7.500     7.500 f  
                                                      0.000     7.500 f  clock (IN)
                         net (fo=0)                   0.000     7.500    clock
                                                                      f  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     8.472 f  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     9.271    housekeeping/clock_IBUF
                                                                      f  housekeeping/mprj_io_IOBUF[15]_inst_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     9.419 f  housekeeping/mprj_io_IOBUF[15]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     9.868    gpio_control_in_1[7]/mgmt_io_out_hk[0]
                                                                      f  gpio_control_in_1[7]/mprj_io_IOBUF[15]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     9.992 f  gpio_control_in_1[7]/mprj_io_IOBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    10.792    mprj_io_IOBUF[15]_inst/I
                                                                      f  mprj_io_IOBUF[15]_inst/OBUFT/I
                         OBUFT (Prop_obuft_I_O)       2.634    13.427 f  mprj_io_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.427    mprj_io[15]
                                                                      f  mprj_io[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock
                            (clock source 'clock'  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj_io[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.903ns  (logic 3.854ns (65.296%)  route 2.048ns (34.704%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)      7.500     7.500 f  
                                                      0.000     7.500 f  clock (IN)
                         net (fo=0)                   0.000     7.500    clock
                                                                      f  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     8.472 f  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     9.271    housekeeping/clock_IBUF
                                                                      f  housekeeping/mprj_io_IOBUF[14]_inst_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     9.395 f  housekeeping/mprj_io_IOBUF[14]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     9.844    gpio_control_in_1[6]/mgmt_io_out_hk[0]
                                                                      f  gpio_control_in_1[6]/mprj_io_IOBUF[14]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     9.968 f  gpio_control_in_1[6]/mprj_io_IOBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    10.768    mprj_io_IOBUF[14]_inst/I
                                                                      f  mprj_io_IOBUF[14]_inst/OBUFT/I
                         OBUFT (Prop_obuft_I_O)       2.634    13.403 f  mprj_io_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.403    mprj_io[14]
                                                                      f  mprj_io[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 housekeeping/serial_resetn_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.594ns  (logic 4.577ns (53.262%)  route 4.017ns (46.738%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.584     2.456    housekeeping/clock_IBUF_BUFG
                         FDCE                                         r  housekeeping/serial_resetn_pre_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  housekeeping/serial_resetn_pre_reg/Q
                         net (fo=1, unplaced)         0.741     3.675    housekeeping/serial_resetn_pre
                                                                      f  housekeeping/shift_register[12]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     3.994 r  housekeeping/shift_register[12]_i_1/O
                         net (fo=499, unplaced)       0.916     4.910    gpio_control_bidir_1[0]/gpio_outenb_reg_P_0
                                                                      r  gpio_control_bidir_1[0]/gpio_dm_reg[0]_LDC/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     5.808 f  gpio_control_bidir_1[0]/gpio_dm_reg[0]_LDC/Q
                         net (fo=1, unplaced)         1.111     6.919    gpio_control_bidir_1[0]/gpio_dm_reg[0]_LDC_n_0
                                                                      f  gpio_control_bidir_1[0]/mprj_io_IOBUF[0]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.043 r  gpio_control_bidir_1[0]/mprj_io_IOBUF[0]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     7.492    gpio_control_bidir_1[0]/mprj_io_IOBUF[0]_inst_i_3_n_0
                                                                      r  gpio_control_bidir_1[0]/mprj_io_IOBUF[0]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.616 r  gpio_control_bidir_1[0]/mprj_io_IOBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.416    mprj_io_IOBUF[0]_inst/I
                                                                      r  mprj_io_IOBUF[0]_inst/OBUFT/I
                         OBUFT (Prop_obuft_I_O)       2.634    11.051 r  mprj_io_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.051    mprj_io[0]
                                                                      r  mprj_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 housekeeping/serial_resetn_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj_io[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.594ns  (logic 4.577ns (53.262%)  route 4.017ns (46.738%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.584     2.456    housekeeping/clock_IBUF_BUFG
                         FDCE                                         r  housekeeping/serial_resetn_pre_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  housekeeping/serial_resetn_pre_reg/Q
                         net (fo=1, unplaced)         0.741     3.675    housekeeping/serial_resetn_pre
                                                                      f  housekeeping/shift_register[12]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     3.994 r  housekeeping/shift_register[12]_i_1/O
                         net (fo=499, unplaced)       0.916     4.910    gpio_control_in_1[3]/gpio_outenb_reg_P_0
                                                                      r  gpio_control_in_1[3]/gpio_dm_reg[1]_LDC/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     5.808 f  gpio_control_in_1[3]/gpio_dm_reg[1]_LDC/Q
                         net (fo=1, unplaced)         1.111     6.919    gpio_control_in_1[3]/gpio_dm_reg[1]_LDC_n_0
                                                                      f  gpio_control_in_1[3]/mprj_io_IOBUF[11]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.043 r  gpio_control_in_1[3]/mprj_io_IOBUF[11]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     7.492    gpio_control_in_1[3]/mprj_io_IOBUF[11]_inst_i_3_n_0
                                                                      r  gpio_control_in_1[3]/mprj_io_IOBUF[11]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     7.616 r  gpio_control_in_1[3]/mprj_io_IOBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.416    mprj_io_IOBUF[11]_inst/I
                                                                      r  mprj_io_IOBUF[11]_inst/OBUFT/I
                         OBUFT (Prop_obuft_I_O)       2.634    11.051 r  mprj_io_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.051    mprj_io[11]
                                                                      r  mprj_io[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 housekeeping/serial_resetn_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj_io[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.594ns  (logic 4.577ns (53.262%)  route 4.017ns (46.738%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.584     2.456    housekeeping/clock_IBUF_BUFG
                         FDCE                                         r  housekeeping/serial_resetn_pre_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  housekeeping/serial_resetn_pre_reg/Q
                         net (fo=1, unplaced)         0.741     3.675    housekeeping/serial_resetn_pre
                                                                      f  housekeeping/shift_register[12]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     3.994 r  housekeeping/shift_register[12]_i_1/O
                         net (fo=499, unplaced)       0.916     4.910    gpio_control_in_1[4]/gpio_outenb_reg_P_0
                                                                      r  gpio_control_in_1[4]/gpio_dm_reg[1]_LDC/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     5.808 f  gpio_control_in_1[4]/gpio_dm_reg[1]_LDC/Q
                         net (fo=1, unplaced)         1.111     6.919    gpio_control_in_1[4]/gpio_dm_reg[1]_LDC_n_0
                                                                      f  gpio_control_in_1[4]/mprj_io_IOBUF[12]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.043 r  gpio_control_in_1[4]/mprj_io_IOBUF[12]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     7.492    gpio_control_in_1[4]/mprj_io_IOBUF[12]_inst_i_3_n_0
                                                                      r  gpio_control_in_1[4]/mprj_io_IOBUF[12]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     7.616 r  gpio_control_in_1[4]/mprj_io_IOBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.416    mprj_io_IOBUF[12]_inst/I
                                                                      r  mprj_io_IOBUF[12]_inst/OBUFT/I
                         OBUFT (Prop_obuft_I_O)       2.634    11.051 r  mprj_io_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.051    mprj_io[12]
                                                                      r  mprj_io[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 housekeeping/serial_resetn_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj_io[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.594ns  (logic 4.577ns (53.262%)  route 4.017ns (46.738%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.584     2.456    housekeeping/clock_IBUF_BUFG
                         FDCE                                         r  housekeeping/serial_resetn_pre_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  housekeeping/serial_resetn_pre_reg/Q
                         net (fo=1, unplaced)         0.741     3.675    housekeeping/serial_resetn_pre
                                                                      f  housekeeping/shift_register[12]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     3.994 r  housekeeping/shift_register[12]_i_1/O
                         net (fo=499, unplaced)       0.916     4.910    gpio_control_in_1[5]/gpio_outenb_reg_P_0
                                                                      r  gpio_control_in_1[5]/gpio_dm_reg[1]_LDC/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     5.808 f  gpio_control_in_1[5]/gpio_dm_reg[1]_LDC/Q
                         net (fo=1, unplaced)         1.111     6.919    gpio_control_in_1[5]/gpio_dm_reg[1]_LDC_n_0
                                                                      f  gpio_control_in_1[5]/mprj_io_IOBUF[13]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.043 r  gpio_control_in_1[5]/mprj_io_IOBUF[13]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     7.492    gpio_control_in_1[5]/mprj_io_IOBUF[13]_inst_i_3_n_0
                                                                      r  gpio_control_in_1[5]/mprj_io_IOBUF[13]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.616 r  gpio_control_in_1[5]/mprj_io_IOBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.416    mprj_io_IOBUF[13]_inst/I
                                                                      r  mprj_io_IOBUF[13]_inst/OBUFT/I
                         OBUFT (Prop_obuft_I_O)       2.634    11.051 r  mprj_io_IOBUF[13]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.051    mprj_io[13]
                                                                      r  mprj_io[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 housekeeping/serial_resetn_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj_io[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.594ns  (logic 4.577ns (53.262%)  route 4.017ns (46.738%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.584     2.456    housekeeping/clock_IBUF_BUFG
                         FDCE                                         r  housekeeping/serial_resetn_pre_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  housekeeping/serial_resetn_pre_reg/Q
                         net (fo=1, unplaced)         0.741     3.675    housekeeping/serial_resetn_pre
                                                                      f  housekeeping/shift_register[12]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     3.994 r  housekeeping/shift_register[12]_i_1/O
                         net (fo=499, unplaced)       0.916     4.910    gpio_control_in_1[8]/gpio_outenb_reg_P_0
                                                                      r  gpio_control_in_1[8]/gpio_dm_reg[1]_LDC/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     5.808 f  gpio_control_in_1[8]/gpio_dm_reg[1]_LDC/Q
                         net (fo=1, unplaced)         1.111     6.919    gpio_control_in_1[8]/gpio_dm_reg[1]_LDC_n_0
                                                                      f  gpio_control_in_1[8]/mprj_io_IOBUF[16]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.043 r  gpio_control_in_1[8]/mprj_io_IOBUF[16]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     7.492    gpio_control_in_1[8]/mprj_io_IOBUF[16]_inst_i_3_n_0
                                                                      r  gpio_control_in_1[8]/mprj_io_IOBUF[16]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     7.616 r  gpio_control_in_1[8]/mprj_io_IOBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.416    mprj_io_IOBUF[16]_inst/I
                                                                      r  mprj_io_IOBUF[16]_inst/OBUFT/I
                         OBUFT (Prop_obuft_I_O)       2.634    11.051 r  mprj_io_IOBUF[16]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.051    mprj_io[16]
                                                                      r  mprj_io[16] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 housekeeping/serial_resetn_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj_io[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.594ns  (logic 4.577ns (53.262%)  route 4.017ns (46.738%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.584     2.456    housekeeping/clock_IBUF_BUFG
                         FDCE                                         r  housekeeping/serial_resetn_pre_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  housekeeping/serial_resetn_pre_reg/Q
                         net (fo=1, unplaced)         0.741     3.675    housekeeping/serial_resetn_pre
                                                                      f  housekeeping/shift_register[12]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     3.994 r  housekeeping/shift_register[12]_i_1/O
                         net (fo=499, unplaced)       0.916     4.910    gpio_control_in_1[9]/gpio_outenb_reg_P_0
                                                                      r  gpio_control_in_1[9]/gpio_dm_reg[1]_LDC/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     5.808 f  gpio_control_in_1[9]/gpio_dm_reg[1]_LDC/Q
                         net (fo=1, unplaced)         1.111     6.919    gpio_control_in_1[9]/gpio_dm_reg[1]_LDC_n_0
                                                                      f  gpio_control_in_1[9]/mprj_io_IOBUF[17]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.043 r  gpio_control_in_1[9]/mprj_io_IOBUF[17]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     7.492    gpio_control_in_1[9]/mprj_io_IOBUF[17]_inst_i_3_n_0
                                                                      r  gpio_control_in_1[9]/mprj_io_IOBUF[17]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     7.616 r  gpio_control_in_1[9]/mprj_io_IOBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.416    mprj_io_IOBUF[17]_inst/I
                                                                      r  mprj_io_IOBUF[17]_inst/OBUFT/I
                         OBUFT (Prop_obuft_I_O)       2.634    11.051 r  mprj_io_IOBUF[17]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.051    mprj_io[17]
                                                                      r  mprj_io[17] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 housekeeping/serial_resetn_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj_io[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.594ns  (logic 4.577ns (53.262%)  route 4.017ns (46.738%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.584     2.456    housekeeping/clock_IBUF_BUFG
                         FDCE                                         r  housekeeping/serial_resetn_pre_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  housekeeping/serial_resetn_pre_reg/Q
                         net (fo=1, unplaced)         0.741     3.675    housekeeping/serial_resetn_pre
                                                                      f  housekeeping/shift_register[12]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     3.994 r  housekeeping/shift_register[12]_i_1/O
                         net (fo=499, unplaced)       0.916     4.910    gpio_control_in_1[10]/gpio_outenb_reg_P_0
                                                                      r  gpio_control_in_1[10]/gpio_dm_reg[1]_LDC/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     5.808 f  gpio_control_in_1[10]/gpio_dm_reg[1]_LDC/Q
                         net (fo=1, unplaced)         1.111     6.919    gpio_control_in_1[10]/gpio_dm_reg[1]_LDC_n_0
                                                                      f  gpio_control_in_1[10]/mprj_io_IOBUF[18]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.043 r  gpio_control_in_1[10]/mprj_io_IOBUF[18]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     7.492    gpio_control_in_1[10]/mprj_io_IOBUF[18]_inst_i_3_n_0
                                                                      r  gpio_control_in_1[10]/mprj_io_IOBUF[18]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     7.616 r  gpio_control_in_1[10]/mprj_io_IOBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.416    mprj_io_IOBUF[18]_inst/I
                                                                      r  mprj_io_IOBUF[18]_inst/OBUFT/I
                         OBUFT (Prop_obuft_I_O)       2.634    11.051 r  mprj_io_IOBUF[18]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.051    mprj_io[18]
                                                                      r  mprj_io[18] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 housekeeping/serial_resetn_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj_io[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.594ns  (logic 4.577ns (53.262%)  route 4.017ns (46.738%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.584     2.456    housekeeping/clock_IBUF_BUFG
                         FDCE                                         r  housekeeping/serial_resetn_pre_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  housekeeping/serial_resetn_pre_reg/Q
                         net (fo=1, unplaced)         0.741     3.675    housekeeping/serial_resetn_pre
                                                                      f  housekeeping/shift_register[12]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     3.994 r  housekeeping/shift_register[12]_i_1/O
                         net (fo=499, unplaced)       0.916     4.910    gpio_control_in_2[0]/gpio_outenb_reg_P_0
                                                                      r  gpio_control_in_2[0]/gpio_dm_reg[1]_LDC/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     5.808 f  gpio_control_in_2[0]/gpio_dm_reg[1]_LDC/Q
                         net (fo=1, unplaced)         1.111     6.919    gpio_control_in_2[0]/gpio_dm_reg[1]_LDC_n_0
                                                                      f  gpio_control_in_2[0]/mprj_io_IOBUF[19]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.043 r  gpio_control_in_2[0]/mprj_io_IOBUF[19]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     7.492    gpio_control_in_2[0]/mprj_io_IOBUF[19]_inst_i_3_n_0
                                                                      r  gpio_control_in_2[0]/mprj_io_IOBUF[19]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     7.616 r  gpio_control_in_2[0]/mprj_io_IOBUF[19]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.416    mprj_io_IOBUF[19]_inst/I
                                                                      r  mprj_io_IOBUF[19]_inst/OBUFT/I
                         OBUFT (Prop_obuft_I_O)       2.634    11.051 r  mprj_io_IOBUF[19]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.051    mprj_io[19]
                                                                      r  mprj_io[19] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 housekeeping/serial_data_staging_1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            gpio_control_bidir_1[0]/shift_register_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.538    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.114     0.678    housekeeping/clock_IBUF_BUFG
                         FDCE                                         r  housekeeping/serial_data_staging_1_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  housekeeping/serial_data_staging_1_reg[12]/Q
                         net (fo=1, unplaced)         0.131     0.956    housekeeping/hkspi/shift_register_reg[0][0]
                                                                      r  housekeeping/hkspi/shift_register[0]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.054 r  housekeeping/hkspi/shift_register[0]_i_1/O
                         net (fo=2, unplaced)         0.000     1.054    gpio_control_bidir_1[0]/serial_data_in
                         FDCE                                         r  gpio_control_bidir_1[0]/shift_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 housekeeping/serial_data_staging_2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            gpio_control_bidir_2[2]/shift_register_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.248ns (64.629%)  route 0.136ns (35.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.538    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.114     0.678    housekeeping/clock_IBUF_BUFG
                         FDCE                                         r  housekeeping/serial_data_staging_2_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  housekeeping/serial_data_staging_2_reg[12]/Q
                         net (fo=2, unplaced)         0.136     0.960    housekeeping/serial_data_staging_2_reg_n_0_[12]
                                                                      r  housekeeping/shift_register[0]_i_1__0/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.061 r  housekeeping/shift_register[0]_i_1__0/O
                         net (fo=1, unplaced)         0.000     1.061    gpio_control_bidir_2[2]/serial_data_in
                         FDCE                                         r  gpio_control_bidir_2[2]/shift_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 housekeeping/wbbd_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            housekeeping/gpio_configure_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.538    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.114     0.678    housekeeping/clock_IBUF_BUFG
                         FDCE                                         r  housekeeping/wbbd_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  housekeeping/wbbd_data_reg[0]/Q
                         net (fo=8, unplaced)         0.147     0.972    housekeeping/wbbd_data_reg_n_0_[0]
                                                                      r  housekeeping/gpio_configure[3][8]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.070 r  housekeeping/gpio_configure[3][8]_i_1/O
                         net (fo=92, unplaced)        0.000     1.070    housekeeping/mgmt_gpio_data[0]
                         FDPE                                         r  housekeeping/gpio_configure_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 housekeeping/wbbd_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            housekeeping/gpio_configure_reg[0][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.538    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.114     0.678    housekeeping/clock_IBUF_BUFG
                         FDCE                                         r  housekeeping/wbbd_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  housekeeping/wbbd_data_reg[0]/Q
                         net (fo=8, unplaced)         0.147     0.972    housekeeping/wbbd_data_reg_n_0_[0]
                                                                      r  housekeeping/gpio_configure[3][8]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.070 r  housekeeping/gpio_configure[3][8]_i_1/O
                         net (fo=92, unplaced)        0.000     1.070    housekeeping/mgmt_gpio_data[0]
                         FDCE                                         r  housekeeping/gpio_configure_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 housekeeping/wbbd_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            housekeeping/gpio_configure_reg[10][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.538    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.114     0.678    housekeeping/clock_IBUF_BUFG
                         FDCE                                         r  housekeeping/wbbd_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  housekeeping/wbbd_data_reg[0]/Q
                         net (fo=8, unplaced)         0.147     0.972    housekeeping/wbbd_data_reg_n_0_[0]
                                                                      r  housekeeping/gpio_configure[3][8]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.070 r  housekeeping/gpio_configure[3][8]_i_1/O
                         net (fo=92, unplaced)        0.000     1.070    housekeeping/mgmt_gpio_data[0]
                         FDPE                                         r  housekeeping/gpio_configure_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 housekeeping/wbbd_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            housekeeping/gpio_configure_reg[10][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.538    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.114     0.678    housekeeping/clock_IBUF_BUFG
                         FDCE                                         r  housekeeping/wbbd_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  housekeeping/wbbd_data_reg[0]/Q
                         net (fo=8, unplaced)         0.147     0.972    housekeeping/wbbd_data_reg_n_0_[0]
                                                                      r  housekeeping/gpio_configure[3][8]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.070 r  housekeeping/gpio_configure[3][8]_i_1/O
                         net (fo=92, unplaced)        0.000     1.070    housekeeping/mgmt_gpio_data[0]
                         FDCE                                         r  housekeeping/gpio_configure_reg[10][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 housekeeping/wbbd_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            housekeeping/gpio_configure_reg[11][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.538    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.114     0.678    housekeeping/clock_IBUF_BUFG
                         FDCE                                         r  housekeeping/wbbd_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  housekeeping/wbbd_data_reg[0]/Q
                         net (fo=8, unplaced)         0.147     0.972    housekeeping/wbbd_data_reg_n_0_[0]
                                                                      r  housekeeping/gpio_configure[3][8]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.070 r  housekeeping/gpio_configure[3][8]_i_1/O
                         net (fo=92, unplaced)        0.000     1.070    housekeeping/mgmt_gpio_data[0]
                         FDPE                                         r  housekeeping/gpio_configure_reg[11][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 housekeeping/wbbd_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            housekeeping/gpio_configure_reg[11][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.538    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.114     0.678    housekeeping/clock_IBUF_BUFG
                         FDCE                                         r  housekeeping/wbbd_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  housekeeping/wbbd_data_reg[0]/Q
                         net (fo=8, unplaced)         0.147     0.972    housekeeping/wbbd_data_reg_n_0_[0]
                                                                      r  housekeeping/gpio_configure[3][8]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.070 r  housekeeping/gpio_configure[3][8]_i_1/O
                         net (fo=92, unplaced)        0.000     1.070    housekeeping/mgmt_gpio_data[0]
                         FDCE                                         r  housekeeping/gpio_configure_reg[11][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 housekeeping/wbbd_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            housekeeping/gpio_configure_reg[12][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.538    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.114     0.678    housekeeping/clock_IBUF_BUFG
                         FDCE                                         r  housekeeping/wbbd_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  housekeeping/wbbd_data_reg[0]/Q
                         net (fo=8, unplaced)         0.147     0.972    housekeeping/wbbd_data_reg_n_0_[0]
                                                                      r  housekeeping/gpio_configure[3][8]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.070 r  housekeeping/gpio_configure[3][8]_i_1/O
                         net (fo=92, unplaced)        0.000     1.070    housekeeping/mgmt_gpio_data[0]
                         FDPE                                         r  housekeeping/gpio_configure_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 housekeeping/wbbd_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            housekeeping/gpio_configure_reg[12][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.538    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.114     0.678    housekeeping/clock_IBUF_BUFG
                         FDCE                                         r  housekeeping/wbbd_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  housekeeping/wbbd_data_reg[0]/Q
                         net (fo=8, unplaced)         0.147     0.972    housekeeping/wbbd_data_reg_n_0_[0]
                                                                      r  housekeeping/gpio_configure[3][8]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.070 r  housekeeping/gpio_configure[3][8]_i_1/O
                         net (fo=92, unplaced)        0.000     1.070    housekeeping/mgmt_gpio_data[0]
                         FDCE                                         r  housekeeping/gpio_configure_reg[12][8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay           364 Endpoints
Min Delay           364 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mprj_io[2]
                            (input port)
  Destination:            housekeeping/wb_dat_o_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.006ns  (logic 2.137ns (35.573%)  route 3.870ns (64.427%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mprj_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[2]_inst/IO
                                                                      r  mprj_io_IOBUF[2]_inst/IBUF/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  mprj_io_IOBUF[2]_inst/IBUF/O
                         net (fo=19, unplaced)        0.800     1.771    housekeeping/hkspi/mprj_io_IBUF[2]
                                                                      r  housekeeping/hkspi/gpio_configure[3][12]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.895 r  housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=276, unplaced)       0.574     2.469    housekeeping/hkspi/sel0[0]
                                                                      r  housekeeping/hkspi/wb_dat_o[11]_i_34/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     2.593 r  housekeeping/hkspi/wb_dat_o[11]_i_34/O
                         net (fo=1, unplaced)         0.902     3.495    housekeeping/hkspi/wb_dat_o[11]_i_34_n_0
                                                                      r  housekeeping/hkspi/wb_dat_o[11]_i_21/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.619 r  housekeeping/hkspi/wb_dat_o[11]_i_21/O
                         net (fo=1, unplaced)         0.665     4.284    housekeeping/hkspi/wb_dat_o[11]_i_21_n_0
                                                                      r  housekeeping/hkspi/wb_dat_o[11]_i_11/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.408 r  housekeeping/hkspi/wb_dat_o[11]_i_11/O
                         net (fo=1, unplaced)         0.000     4.408    housekeeping/hkspi/wb_dat_o[11]_i_11_n_0
                                                                      r  housekeeping/hkspi/wb_dat_o_reg[11]_i_4/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.655 r  housekeeping/hkspi/wb_dat_o_reg[11]_i_4/O
                         net (fo=1, unplaced)         0.452     5.107    housekeeping/hkspi/wb_dat_o_reg[11]_i_4_n_0
                                                                      r  housekeeping/hkspi/wb_dat_o[11]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.298     5.405 r  housekeeping/hkspi/wb_dat_o[11]_i_1/O
                         net (fo=5, unplaced)         0.477     5.882    housekeeping/hkspi/wbbd_busy_reg_18
                                                                      r  housekeeping/hkspi/wb_dat_o[19]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.006 r  housekeeping/hkspi/wb_dat_o[19]_i_1/O
                         net (fo=1, unplaced)         0.000     6.006    housekeeping/hkspi_n_169
                         FDSE                                         r  housekeeping/wb_dat_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.760     1.598    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.439     2.128    housekeeping/clock_IBUF_BUFG
                         FDSE                                         r  housekeeping/wb_dat_o_reg[19]/C

Slack:                    inf
  Source:                 mprj_io[2]
                            (input port)
  Destination:            housekeeping/wb_dat_o_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.006ns  (logic 2.137ns (35.573%)  route 3.870ns (64.427%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mprj_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[2]_inst/IO
                                                                      r  mprj_io_IOBUF[2]_inst/IBUF/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  mprj_io_IOBUF[2]_inst/IBUF/O
                         net (fo=19, unplaced)        0.800     1.771    housekeeping/hkspi/mprj_io_IBUF[2]
                                                                      r  housekeeping/hkspi/gpio_configure[3][12]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.895 r  housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=276, unplaced)       0.574     2.469    housekeeping/hkspi/sel0[0]
                                                                      r  housekeeping/hkspi/wb_dat_o[12]_i_30/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     2.593 r  housekeeping/hkspi/wb_dat_o[12]_i_30/O
                         net (fo=1, unplaced)         0.902     3.495    housekeeping/hkspi/wb_dat_o[12]_i_30_n_0
                                                                      r  housekeeping/hkspi/wb_dat_o[12]_i_20/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.619 r  housekeeping/hkspi/wb_dat_o[12]_i_20/O
                         net (fo=1, unplaced)         0.665     4.284    housekeeping/hkspi/wb_dat_o[12]_i_20_n_0
                                                                      r  housekeeping/hkspi/wb_dat_o[12]_i_11/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.408 r  housekeeping/hkspi/wb_dat_o[12]_i_11/O
                         net (fo=1, unplaced)         0.000     4.408    housekeeping/hkspi/wb_dat_o[12]_i_11_n_0
                                                                      r  housekeeping/hkspi/wb_dat_o_reg[12]_i_4/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.655 r  housekeeping/hkspi/wb_dat_o_reg[12]_i_4/O
                         net (fo=1, unplaced)         0.452     5.107    housekeeping/hkspi/wb_dat_o_reg[12]_i_4_n_0
                                                                      r  housekeeping/hkspi/wb_dat_o[12]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.298     5.405 r  housekeeping/hkspi/wb_dat_o[12]_i_1/O
                         net (fo=5, unplaced)         0.477     5.882    housekeeping/hkspi/wbbd_busy_reg_17
                                                                      r  housekeeping/hkspi/wb_dat_o[20]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.006 r  housekeeping/hkspi/wb_dat_o[20]_i_1/O
                         net (fo=1, unplaced)         0.000     6.006    housekeeping/hkspi_n_168
                         FDSE                                         r  housekeeping/wb_dat_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.760     1.598    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.439     2.128    housekeeping/clock_IBUF_BUFG
                         FDSE                                         r  housekeeping/wb_dat_o_reg[20]/C

Slack:                    inf
  Source:                 mprj_io[2]
                            (input port)
  Destination:            housekeeping/wb_dat_o_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.006ns  (logic 2.137ns (35.573%)  route 3.870ns (64.427%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mprj_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[2]_inst/IO
                                                                      r  mprj_io_IOBUF[2]_inst/IBUF/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  mprj_io_IOBUF[2]_inst/IBUF/O
                         net (fo=19, unplaced)        0.800     1.771    housekeeping/hkspi/mprj_io_IBUF[2]
                                                                      r  housekeeping/hkspi/gpio_configure[3][12]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.895 r  housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=276, unplaced)       0.574     2.469    housekeeping/hkspi/sel0[0]
                                                                      r  housekeeping/hkspi/wb_dat_o[11]_i_34/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     2.593 r  housekeeping/hkspi/wb_dat_o[11]_i_34/O
                         net (fo=1, unplaced)         0.902     3.495    housekeeping/hkspi/wb_dat_o[11]_i_34_n_0
                                                                      r  housekeeping/hkspi/wb_dat_o[11]_i_21/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.619 r  housekeeping/hkspi/wb_dat_o[11]_i_21/O
                         net (fo=1, unplaced)         0.665     4.284    housekeeping/hkspi/wb_dat_o[11]_i_21_n_0
                                                                      r  housekeeping/hkspi/wb_dat_o[11]_i_11/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.408 r  housekeeping/hkspi/wb_dat_o[11]_i_11/O
                         net (fo=1, unplaced)         0.000     4.408    housekeeping/hkspi/wb_dat_o[11]_i_11_n_0
                                                                      r  housekeeping/hkspi/wb_dat_o_reg[11]_i_4/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.655 r  housekeeping/hkspi/wb_dat_o_reg[11]_i_4/O
                         net (fo=1, unplaced)         0.452     5.107    housekeeping/hkspi/wb_dat_o_reg[11]_i_4_n_0
                                                                      r  housekeeping/hkspi/wb_dat_o[11]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.298     5.405 r  housekeeping/hkspi/wb_dat_o[11]_i_1/O
                         net (fo=5, unplaced)         0.477     5.882    housekeeping/hkspi/wbbd_busy_reg_18
                                                                      r  housekeeping/hkspi/wb_dat_o[27]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.006 r  housekeeping/hkspi/wb_dat_o[27]_i_1/O
                         net (fo=1, unplaced)         0.000     6.006    housekeeping/hkspi_n_161
                         FDSE                                         r  housekeeping/wb_dat_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.760     1.598    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.439     2.128    housekeeping/clock_IBUF_BUFG
                         FDSE                                         r  housekeeping/wb_dat_o_reg[27]/C

Slack:                    inf
  Source:                 mprj_io[2]
                            (input port)
  Destination:            housekeeping/wb_dat_o_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.006ns  (logic 2.137ns (35.573%)  route 3.870ns (64.427%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mprj_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[2]_inst/IO
                                                                      r  mprj_io_IOBUF[2]_inst/IBUF/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  mprj_io_IOBUF[2]_inst/IBUF/O
                         net (fo=19, unplaced)        0.800     1.771    housekeeping/hkspi/mprj_io_IBUF[2]
                                                                      r  housekeeping/hkspi/gpio_configure[3][12]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.895 r  housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=276, unplaced)       0.574     2.469    housekeeping/hkspi/sel0[0]
                                                                      r  housekeeping/hkspi/wb_dat_o[12]_i_30/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     2.593 r  housekeeping/hkspi/wb_dat_o[12]_i_30/O
                         net (fo=1, unplaced)         0.902     3.495    housekeeping/hkspi/wb_dat_o[12]_i_30_n_0
                                                                      r  housekeeping/hkspi/wb_dat_o[12]_i_20/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.619 r  housekeeping/hkspi/wb_dat_o[12]_i_20/O
                         net (fo=1, unplaced)         0.665     4.284    housekeeping/hkspi/wb_dat_o[12]_i_20_n_0
                                                                      r  housekeeping/hkspi/wb_dat_o[12]_i_11/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.408 r  housekeeping/hkspi/wb_dat_o[12]_i_11/O
                         net (fo=1, unplaced)         0.000     4.408    housekeeping/hkspi/wb_dat_o[12]_i_11_n_0
                                                                      r  housekeeping/hkspi/wb_dat_o_reg[12]_i_4/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.655 r  housekeeping/hkspi/wb_dat_o_reg[12]_i_4/O
                         net (fo=1, unplaced)         0.452     5.107    housekeeping/hkspi/wb_dat_o_reg[12]_i_4_n_0
                                                                      r  housekeeping/hkspi/wb_dat_o[12]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.298     5.405 r  housekeeping/hkspi/wb_dat_o[12]_i_1/O
                         net (fo=5, unplaced)         0.477     5.882    housekeeping/hkspi/wbbd_busy_reg_17
                                                                      r  housekeeping/hkspi/wb_dat_o[28]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.006 r  housekeeping/hkspi/wb_dat_o[28]_i_1/O
                         net (fo=1, unplaced)         0.000     6.006    housekeeping/hkspi_n_160
                         FDSE                                         r  housekeeping/wb_dat_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.760     1.598    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.439     2.128    housekeeping/clock_IBUF_BUFG
                         FDSE                                         r  housekeeping/wb_dat_o_reg[28]/C

Slack:                    inf
  Source:                 mprj_io[2]
                            (input port)
  Destination:            housekeeping/wb_dat_o_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.998ns  (logic 2.129ns (35.487%)  route 3.870ns (64.513%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mprj_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[2]_inst/IO
                                                                      r  mprj_io_IOBUF[2]_inst/IBUF/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  mprj_io_IOBUF[2]_inst/IBUF/O
                         net (fo=19, unplaced)        0.800     1.771    housekeeping/hkspi/mprj_io_IBUF[2]
                                                                      r  housekeeping/hkspi/gpio_configure[3][12]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.895 r  housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=276, unplaced)       0.574     2.469    housekeeping/hkspi/sel0[0]
                                                                      r  housekeeping/hkspi/wb_dat_o[11]_i_34/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     2.593 r  housekeeping/hkspi/wb_dat_o[11]_i_34/O
                         net (fo=1, unplaced)         0.902     3.495    housekeeping/hkspi/wb_dat_o[11]_i_34_n_0
                                                                      r  housekeeping/hkspi/wb_dat_o[11]_i_21/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.619 r  housekeeping/hkspi/wb_dat_o[11]_i_21/O
                         net (fo=1, unplaced)         0.665     4.284    housekeeping/hkspi/wb_dat_o[11]_i_21_n_0
                                                                      r  housekeeping/hkspi/wb_dat_o[11]_i_11/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.408 r  housekeeping/hkspi/wb_dat_o[11]_i_11/O
                         net (fo=1, unplaced)         0.000     4.408    housekeeping/hkspi/wb_dat_o[11]_i_11_n_0
                                                                      r  housekeeping/hkspi/wb_dat_o_reg[11]_i_4/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.655 r  housekeeping/hkspi/wb_dat_o_reg[11]_i_4/O
                         net (fo=1, unplaced)         0.452     5.107    housekeeping/hkspi/wb_dat_o_reg[11]_i_4_n_0
                                                                      r  housekeeping/hkspi/wb_dat_o[11]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.298     5.405 r  housekeeping/hkspi/wb_dat_o[11]_i_1/O
                         net (fo=5, unplaced)         0.477     5.882    housekeeping/hkspi/wbbd_busy_reg_18
                                                                      r  housekeeping/hkspi/wb_dat_o[3]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     5.998 r  housekeeping/hkspi/wb_dat_o[3]_i_1/O
                         net (fo=1, unplaced)         0.000     5.998    housekeeping/hkspi_n_177
                         FDSE                                         r  housekeeping/wb_dat_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.760     1.598    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.439     2.128    housekeeping/clock_IBUF_BUFG
                         FDSE                                         r  housekeeping/wb_dat_o_reg[3]/C

Slack:                    inf
  Source:                 mprj_io[2]
                            (input port)
  Destination:            housekeeping/wb_dat_o_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.998ns  (logic 2.129ns (35.487%)  route 3.870ns (64.513%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mprj_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[2]_inst/IO
                                                                      r  mprj_io_IOBUF[2]_inst/IBUF/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  mprj_io_IOBUF[2]_inst/IBUF/O
                         net (fo=19, unplaced)        0.800     1.771    housekeeping/hkspi/mprj_io_IBUF[2]
                                                                      r  housekeeping/hkspi/gpio_configure[3][12]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.895 r  housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=276, unplaced)       0.574     2.469    housekeeping/hkspi/sel0[0]
                                                                      r  housekeeping/hkspi/wb_dat_o[12]_i_30/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     2.593 r  housekeeping/hkspi/wb_dat_o[12]_i_30/O
                         net (fo=1, unplaced)         0.902     3.495    housekeeping/hkspi/wb_dat_o[12]_i_30_n_0
                                                                      r  housekeeping/hkspi/wb_dat_o[12]_i_20/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.619 r  housekeeping/hkspi/wb_dat_o[12]_i_20/O
                         net (fo=1, unplaced)         0.665     4.284    housekeeping/hkspi/wb_dat_o[12]_i_20_n_0
                                                                      r  housekeeping/hkspi/wb_dat_o[12]_i_11/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.408 r  housekeeping/hkspi/wb_dat_o[12]_i_11/O
                         net (fo=1, unplaced)         0.000     4.408    housekeeping/hkspi/wb_dat_o[12]_i_11_n_0
                                                                      r  housekeeping/hkspi/wb_dat_o_reg[12]_i_4/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.655 r  housekeeping/hkspi/wb_dat_o_reg[12]_i_4/O
                         net (fo=1, unplaced)         0.452     5.107    housekeeping/hkspi/wb_dat_o_reg[12]_i_4_n_0
                                                                      r  housekeeping/hkspi/wb_dat_o[12]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.298     5.405 r  housekeeping/hkspi/wb_dat_o[12]_i_1/O
                         net (fo=5, unplaced)         0.477     5.882    housekeeping/hkspi/wbbd_busy_reg_17
                                                                      r  housekeeping/hkspi/wb_dat_o[4]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     5.998 r  housekeeping/hkspi/wb_dat_o[4]_i_1/O
                         net (fo=1, unplaced)         0.000     5.998    housekeeping/hkspi_n_176
                         FDSE                                         r  housekeeping/wb_dat_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.760     1.598    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.439     2.128    housekeeping/clock_IBUF_BUFG
                         FDSE                                         r  housekeeping/wb_dat_o_reg[4]/C

Slack:                    inf
  Source:                 mprj_io[2]
                            (input port)
  Destination:            housekeeping/wb_dat_o_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.968ns  (logic 2.129ns (35.666%)  route 3.840ns (64.334%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mprj_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[2]_inst/IO
                                                                      r  mprj_io_IOBUF[2]_inst/IBUF/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  mprj_io_IOBUF[2]_inst/IBUF/O
                         net (fo=19, unplaced)        0.800     1.771    housekeeping/hkspi/mprj_io_IBUF[2]
                                                                      r  housekeeping/hkspi/gpio_configure[3][12]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.895 r  housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=276, unplaced)       0.574     2.469    housekeeping/hkspi/sel0[0]
                                                                      r  housekeeping/hkspi/wb_dat_o[13]_i_25/I0
                         LUT3 (Prop_lut3_I0_O)        0.116     2.585 r  housekeeping/hkspi/wb_dat_o[13]_i_25/O
                         net (fo=1, unplaced)         0.902     3.487    housekeeping/hkspi/wb_dat_o[13]_i_25_n_0
                                                                      r  housekeeping/hkspi/wb_dat_o[13]_i_17/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.611 r  housekeeping/hkspi/wb_dat_o[13]_i_17/O
                         net (fo=1, unplaced)         0.665     4.276    housekeeping/hkspi/wb_dat_o[13]_i_17_n_0
                                                                      r  housekeeping/hkspi/wb_dat_o[13]_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.400 r  housekeeping/hkspi/wb_dat_o[13]_i_10/O
                         net (fo=1, unplaced)         0.000     4.400    housekeeping/hkspi/wb_dat_o[13]_i_10_n_0
                                                                      r  housekeeping/hkspi/wb_dat_o_reg[13]_i_4/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.647 r  housekeeping/hkspi/wb_dat_o_reg[13]_i_4/O
                         net (fo=1, unplaced)         0.422     5.069    housekeeping/hkspi/wb_dat_o_reg[13]_i_4_n_0
                                                                      r  housekeeping/hkspi/wb_dat_o[13]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.298     5.367 r  housekeeping/hkspi/wb_dat_o[13]_i_1/O
                         net (fo=5, unplaced)         0.477     5.844    housekeeping/hkspi/wbbd_busy_reg_14
                                                                      r  housekeeping/hkspi/wb_dat_o[21]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.968 r  housekeeping/hkspi/wb_dat_o[21]_i_1/O
                         net (fo=1, unplaced)         0.000     5.968    housekeeping/hkspi_n_167
                         FDSE                                         r  housekeeping/wb_dat_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.760     1.598    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.439     2.128    housekeeping/clock_IBUF_BUFG
                         FDSE                                         r  housekeeping/wb_dat_o_reg[21]/C

Slack:                    inf
  Source:                 mprj_io[2]
                            (input port)
  Destination:            housekeeping/wb_dat_o_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.968ns  (logic 2.129ns (35.666%)  route 3.840ns (64.334%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mprj_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[2]_inst/IO
                                                                      r  mprj_io_IOBUF[2]_inst/IBUF/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  mprj_io_IOBUF[2]_inst/IBUF/O
                         net (fo=19, unplaced)        0.800     1.771    housekeeping/hkspi/mprj_io_IBUF[2]
                                                                      r  housekeeping/hkspi/gpio_configure[3][12]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.895 r  housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=276, unplaced)       0.574     2.469    housekeeping/hkspi/sel0[0]
                                                                      r  housekeeping/hkspi/wb_dat_o[13]_i_25/I0
                         LUT3 (Prop_lut3_I0_O)        0.116     2.585 r  housekeeping/hkspi/wb_dat_o[13]_i_25/O
                         net (fo=1, unplaced)         0.902     3.487    housekeeping/hkspi/wb_dat_o[13]_i_25_n_0
                                                                      r  housekeeping/hkspi/wb_dat_o[13]_i_17/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.611 r  housekeeping/hkspi/wb_dat_o[13]_i_17/O
                         net (fo=1, unplaced)         0.665     4.276    housekeeping/hkspi/wb_dat_o[13]_i_17_n_0
                                                                      r  housekeeping/hkspi/wb_dat_o[13]_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.400 r  housekeeping/hkspi/wb_dat_o[13]_i_10/O
                         net (fo=1, unplaced)         0.000     4.400    housekeeping/hkspi/wb_dat_o[13]_i_10_n_0
                                                                      r  housekeeping/hkspi/wb_dat_o_reg[13]_i_4/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.647 r  housekeeping/hkspi/wb_dat_o_reg[13]_i_4/O
                         net (fo=1, unplaced)         0.422     5.069    housekeeping/hkspi/wb_dat_o_reg[13]_i_4_n_0
                                                                      r  housekeeping/hkspi/wb_dat_o[13]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.298     5.367 r  housekeeping/hkspi/wb_dat_o[13]_i_1/O
                         net (fo=5, unplaced)         0.477     5.844    housekeeping/hkspi/wbbd_busy_reg_14
                                                                      r  housekeeping/hkspi/wb_dat_o[29]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.968 r  housekeeping/hkspi/wb_dat_o[29]_i_1/O
                         net (fo=1, unplaced)         0.000     5.968    housekeeping/hkspi_n_159
                         FDSE                                         r  housekeeping/wb_dat_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.760     1.598    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.439     2.128    housekeeping/clock_IBUF_BUFG
                         FDSE                                         r  housekeeping/wb_dat_o_reg[29]/C

Slack:                    inf
  Source:                 mprj_io[2]
                            (input port)
  Destination:            housekeeping/wb_dat_o_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.960ns  (logic 2.121ns (35.579%)  route 3.840ns (64.421%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mprj_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[2]_inst/IO
                                                                      r  mprj_io_IOBUF[2]_inst/IBUF/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  mprj_io_IOBUF[2]_inst/IBUF/O
                         net (fo=19, unplaced)        0.800     1.771    housekeeping/hkspi/mprj_io_IBUF[2]
                                                                      r  housekeeping/hkspi/gpio_configure[3][12]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.895 r  housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=276, unplaced)       0.574     2.469    housekeeping/hkspi/sel0[0]
                                                                      r  housekeeping/hkspi/wb_dat_o[13]_i_25/I0
                         LUT3 (Prop_lut3_I0_O)        0.116     2.585 r  housekeeping/hkspi/wb_dat_o[13]_i_25/O
                         net (fo=1, unplaced)         0.902     3.487    housekeeping/hkspi/wb_dat_o[13]_i_25_n_0
                                                                      r  housekeeping/hkspi/wb_dat_o[13]_i_17/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.611 r  housekeeping/hkspi/wb_dat_o[13]_i_17/O
                         net (fo=1, unplaced)         0.665     4.276    housekeeping/hkspi/wb_dat_o[13]_i_17_n_0
                                                                      r  housekeeping/hkspi/wb_dat_o[13]_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.400 r  housekeeping/hkspi/wb_dat_o[13]_i_10/O
                         net (fo=1, unplaced)         0.000     4.400    housekeeping/hkspi/wb_dat_o[13]_i_10_n_0
                                                                      r  housekeeping/hkspi/wb_dat_o_reg[13]_i_4/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.647 r  housekeeping/hkspi/wb_dat_o_reg[13]_i_4/O
                         net (fo=1, unplaced)         0.422     5.069    housekeeping/hkspi/wb_dat_o_reg[13]_i_4_n_0
                                                                      r  housekeeping/hkspi/wb_dat_o[13]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.298     5.367 r  housekeeping/hkspi/wb_dat_o[13]_i_1/O
                         net (fo=5, unplaced)         0.477     5.844    housekeeping/hkspi/wbbd_busy_reg_14
                                                                      r  housekeeping/hkspi/wb_dat_o[5]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     5.960 r  housekeeping/hkspi/wb_dat_o[5]_i_1/O
                         net (fo=1, unplaced)         0.000     5.960    housekeeping/hkspi_n_175
                         FDSE                                         r  housekeeping/wb_dat_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.760     1.598    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.439     2.128    housekeeping/clock_IBUF_BUFG
                         FDSE                                         r  housekeeping/wb_dat_o_reg[5]/C

Slack:                    inf
  Source:                 mprj_io[2]
                            (input port)
  Destination:            housekeeping/wb_dat_o_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.790ns  (logic 2.137ns (36.900%)  route 3.654ns (63.100%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  mprj_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[2]_inst/IO
                                                                      f  mprj_io_IOBUF[2]_inst/IBUF/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  mprj_io_IOBUF[2]_inst/IBUF/O
                         net (fo=19, unplaced)        0.800     1.771    housekeeping/hkspi/mprj_io_IBUF[2]
                                                                      f  housekeeping/hkspi/gpio_configure[3][12]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.895 f  housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=276, unplaced)       0.574     2.469    housekeeping/hkspi/sel0[0]
                                                                      f  housekeeping/hkspi/wb_dat_o[15]_i_30/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     2.593 r  housekeeping/hkspi/wb_dat_o[15]_i_30/O
                         net (fo=1, unplaced)         0.449     3.042    housekeeping/hkspi/wb_dat_o[15]_i_30_n_0
                                                                      r  housekeeping/hkspi/wb_dat_o[15]_i_23/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.166 r  housekeeping/hkspi/wb_dat_o[15]_i_23/O
                         net (fo=1, unplaced)         0.902     4.068    housekeeping/hkspi/wb_dat_o[15]_i_23_n_0
                                                                      r  housekeeping/hkspi/wb_dat_o[15]_i_14/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.192 r  housekeeping/hkspi/wb_dat_o[15]_i_14/O
                         net (fo=1, unplaced)         0.000     4.192    housekeeping/hkspi/wb_dat_o[15]_i_14_n_0
                                                                      r  housekeeping/hkspi/wb_dat_o_reg[15]_i_7/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.439 r  housekeeping/hkspi/wb_dat_o_reg[15]_i_7/O
                         net (fo=1, unplaced)         0.452     4.891    housekeeping/hkspi/wb_dat_o_reg[15]_i_7_n_0
                                                                      r  housekeeping/hkspi/wb_dat_o[15]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.298     5.189 r  housekeeping/hkspi/wb_dat_o[15]_i_3/O
                         net (fo=5, unplaced)         0.477     5.666    housekeeping/hkspi/wbbd_busy_reg_16
                                                                      r  housekeeping/hkspi/wb_dat_o[23]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.790 r  housekeeping/hkspi/wb_dat_o[23]_i_2/O
                         net (fo=1, unplaced)         0.000     5.790    housekeeping/hkspi_n_165
                         FDSE                                         r  housekeeping/wb_dat_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.760     1.598    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.439     2.128    housekeeping/clock_IBUF_BUFG
                         FDSE                                         r  housekeeping/wb_dat_o_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 housekeeping/irq_spi_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc/core/multiregimpl134_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  housekeeping/irq_spi_reg/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  housekeeping/irq_spi_reg/Q
                         net (fo=3, unplaced)         0.148     0.295    soc/core/irq_spi[0]
                         FDRE                                         r  soc/core/multiregimpl134_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.355     0.744    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.259     1.032    soc/core/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/multiregimpl134_regs0_reg/C

Slack:                    inf
  Source:                 housekeeping/irq_1_inputsrc_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc/core/multiregimpl135_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.245ns (54.360%)  route 0.206ns (45.640%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  housekeeping/irq_1_inputsrc_reg/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  housekeeping/irq_1_inputsrc_reg/Q
                         net (fo=3, unplaced)         0.206     0.353    housekeeping/p_44_in[0]
                                                                      r  housekeeping/multiregimpl135_regs0_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     0.451 r  housekeeping/multiregimpl135_regs0_i_1/O
                         net (fo=1, unplaced)         0.000     0.451    soc/core/irq_spi[1]
                         FDRE                                         r  soc/core/multiregimpl135_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.355     0.744    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.259     1.032    soc/core/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/multiregimpl135_regs0_reg/C

Slack:                    inf
  Source:                 housekeeping/irq_2_inputsrc_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc/core/multiregimpl136_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.245ns (54.360%)  route 0.206ns (45.640%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  housekeeping/irq_2_inputsrc_reg/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  housekeeping/irq_2_inputsrc_reg/Q
                         net (fo=3, unplaced)         0.206     0.353    housekeeping/p_44_in[1]
                                                                      r  housekeeping/multiregimpl136_regs0_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     0.451 r  housekeeping/multiregimpl136_regs0_i_1/O
                         net (fo=1, unplaced)         0.000     0.451    soc/core/irq_spi[2]
                         FDRE                                         r  soc/core/multiregimpl136_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.355     0.744    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.259     1.032    soc/core/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/multiregimpl136_regs0_reg/C

Slack:                    inf
  Source:                 housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc/core/int_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.459ns  (logic 0.245ns (53.362%)  route 0.214ns (46.638%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  housekeeping/reset_reg_reg/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  housekeeping/reset_reg_reg/Q
                         net (fo=8, unplaced)         0.214     0.361    soc/int_rst_reg_0
                                                                      r  soc/int_rst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.098     0.459 r  soc/int_rst_i_1/O
                         net (fo=31, unplaced)        0.000     0.459    soc/core/wb_rst_i
                         FDRE                                         r  soc/core/int_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.355     0.744    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.259     1.032    soc/core/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/int_rst_reg/C

Slack:                    inf
  Source:                 gpio
                            (input port)
  Destination:            soc/core/multiregimpl2_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  gpio (INOUT)
                         net (fo=0)                   0.000     0.000    gpio
                                                                      r  gpio_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  gpio_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    soc/core/gpio_IBUF
                         FDRE                                         r  soc/core/multiregimpl2_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.355     0.744    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.259     1.032    soc/core/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/multiregimpl2_regs0_reg/C

Slack:                    inf
  Source:                 mprj_io[34]
                            (input port)
  Destination:            soc/core/spi_master_miso_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mprj_io[34] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[34]_inst/IO
                                                                      r  mprj_io_IOBUF[34]_inst/IBUF/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  mprj_io_IOBUF[34]_inst/IBUF/O
                         net (fo=2, unplaced)         0.337     0.538    soc/core/mprj_io_IBUF[2]
                                                                      r  soc/core/spi_master_miso_data[0]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     0.581 r  soc/core/spi_master_miso_data[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    soc/core/spi_master_miso_data[0]_i_1_n_0
                         FDRE                                         r  soc/core/spi_master_miso_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.355     0.744    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.259     1.032    soc/core/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/spi_master_miso_data_reg[0]/C

Slack:                    inf
  Source:                 mprj_io[5]
                            (input port)
  Destination:            soc/core/multiregimpl0_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mprj_io[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[5]_inst/IO
                                                                      r  mprj_io_IOBUF[5]_inst/IBUF/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  mprj_io_IOBUF[5]_inst/IBUF/O
                         net (fo=4, unplaced)         0.337     0.538    soc/core/mprj_io_IBUF[1]
                                                                      r  soc/core/multiregimpl0_regs0_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.583 r  soc/core/multiregimpl0_regs0_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    soc/core/multiregimpl0_regs0_i_1_n_0
                         FDRE                                         r  soc/core/multiregimpl0_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.355     0.744    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.259     1.032    soc/core/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/multiregimpl0_regs0_reg/C

Slack:                    inf
  Source:                 mprj_io[0]
                            (input port)
  Destination:            soc/core/multiregimpl1_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.246ns (42.233%)  route 0.337ns (57.767%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mprj_io[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[0]_inst/IO
                                                                      r  mprj_io_IOBUF[0]_inst/IBUF/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  mprj_io_IOBUF[0]_inst/IBUF/O
                         net (fo=4, unplaced)         0.337     0.538    soc/core/mprj_io_IBUF[0]
                                                                      r  soc/core/multiregimpl1_regs0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.046     0.584 r  soc/core/multiregimpl1_regs0_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    soc/core/dbg_uart_dbg_uart_rx
                         FDRE                                         r  soc/core/multiregimpl1_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.355     0.744    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.259     1.032    soc/core/clock_IBUF_BUFG
                         FDRE                                         r  soc/core/multiregimpl1_regs0_reg/C

Slack:                    inf
  Source:                 housekeeping/serial_xfer_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            housekeeping/serial_busy_reg/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.245ns (41.362%)  route 0.347ns (58.638%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  housekeeping/serial_xfer_reg/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  housekeeping/serial_xfer_reg/Q
                         net (fo=3, unplaced)         0.347     0.494    housekeeping/serial_xfer
                                                                      r  housekeeping/serial_busy_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.098     0.592 r  housekeeping/serial_busy_i_1/O
                         net (fo=1, unplaced)         0.000     0.592    housekeeping/serial_busy_i_1_n_0
                         FDCE                                         r  housekeeping/serial_busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.355     0.744    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.259     1.032    housekeeping/clock_IBUF_BUFG
                         FDCE                                         r  housekeeping/serial_busy_reg/C

Slack:                    inf
  Source:                 housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            housekeeping/wb_dat_o_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.245ns (36.322%)  route 0.430ns (63.678%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  housekeeping/reset_reg_reg/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 f  housekeeping/reset_reg_reg/Q
                         net (fo=8, unplaced)         0.214     0.361    housekeeping/hkspi/wb_dat_o_reg[7]
                                                                      f  housekeeping/hkspi/wb_dat_o[7]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     0.459 r  housekeeping/hkspi/wb_dat_o[7]_i_1/O
                         net (fo=8, unplaced)         0.215     0.675    housekeeping/hkspi_n_125
                         FDSE                                         r  housekeeping/wb_dat_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clock_IBUF_inst/O
                         net (fo=5, unplaced)         0.355     0.744    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clock_IBUF_BUFG_inst/O
                         net (fo=2655, unplaced)      0.259     1.032    housekeeping/clock_IBUF_BUFG
                         FDSE                                         r  housekeeping/wb_dat_o_reg[0]/C





