Analysis & Synthesis report for DE1_SOC_D8M_RTL
Thu Mar 30 05:14:28 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE1_SOC_D8M_RTL|state
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv
 19. Source assignments for MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv
 20. Source assignments for rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component
 21. Source assignments for rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated
 22. Source assignments for rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|a_graycounter_tv6:rdptr_g1p
 23. Source assignments for rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|a_graycounter_pdc:wrptr_g1p
 24. Source assignments for rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram
 25. Source assignments for rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_epl:rs_dgwp
 26. Source assignments for rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe14
 27. Source assignments for rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|dffpipe_3dc:wraclr
 28. Source assignments for rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_jpl:ws_dgrp
 29. Source assignments for rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_jpl:ws_dgrp|dffpipe_4f9:dffpipe17
 30. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component
 31. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated
 32. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_ov6:rdptr_g1p
 33. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p
 34. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|altsyncram_f1b1:fifo_ram
 35. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_brp
 36. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_bwp
 37. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp
 38. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13
 39. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp
 40. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22
 41. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component
 42. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated
 43. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_ov6:rdptr_g1p
 44. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p
 45. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|altsyncram_f1b1:fifo_ram
 46. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_brp
 47. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_bwp
 48. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp
 49. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13
 50. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp
 51. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22
 52. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component
 53. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated
 54. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p
 55. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_kdc:wrptr_g1p
 56. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram
 57. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp
 58. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5
 59. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_brp
 60. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_bwp
 61. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp
 62. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14
 63. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component
 64. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated
 65. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p
 66. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_kdc:wrptr_g1p
 67. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram
 68. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp
 69. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5
 70. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_brp
 71. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_bwp
 72. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp
 73. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14
 74. Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated
 75. Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated
 76. Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated
 77. Source assignments for FOCUS_ADJ:adl|VCM_I2C:i2c2
 78. Source assignments for sld_signaltap:auto_signaltap_0
 79. Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv
 80. Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv
 81. Parameter Settings for User Entity Instance: pll_test:pll_ref|altpll:altpll_component
 82. Parameter Settings for User Entity Instance: VIDEO_PLL:pll_ref1|altpll:altpll_component
 83. Parameter Settings for User Entity Instance: sdram_pll:u6|altpll:altpll_component
 84. Parameter Settings for User Entity Instance: rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component
 85. Parameter Settings for User Entity Instance: Sdram_Control:u7
 86. Parameter Settings for User Entity Instance: Sdram_Control:u7|control_interface:u_control_interface
 87. Parameter Settings for User Entity Instance: Sdram_Control:u7|command:u_command
 88. Parameter Settings for User Entity Instance: Sdram_Control:u7|sdr_data_path:u_sdr_data_path
 89. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component
 90. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component
 91. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component
 92. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component
 93. Parameter Settings for User Entity Instance: RAW2RGB_J:u4
 94. Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component
 95. Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component
 96. Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component
 97. Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|LCD_COUNTER:cv1
 98. Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f
 99. Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|VCM_I2C:i2c2
100. Parameter Settings for User Entity Instance: VGA_Controller:u1
101. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
102. altpll Parameter Settings by Entity Instance
103. dcfifo Parameter Settings by Entity Instance
104. altsyncram Parameter Settings by Entity Instance
105. Port Connectivity Checks: "CLOCKMEM:ck3"
106. Port Connectivity Checks: "CLOCKMEM:ck2"
107. Port Connectivity Checks: "CLOCKMEM:ck1"
108. Port Connectivity Checks: "VGA_Controller:u1"
109. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd"
110. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt"
111. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd"
112. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1"
113. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2"
114. Port Connectivity Checks: "FOCUS_ADJ:adl|I2C_DELAY:i2c"
115. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"
116. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_CTRL_P:pp"
117. Port Connectivity Checks: "FOCUS_ADJ:adl|LCD_COUNTER:cv1"
118. Port Connectivity Checks: "FOCUS_ADJ:adl"
119. Port Connectivity Checks: "RAW2RGB_J:u4|RAW_RGB_BIN:bin"
120. Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3"
121. Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2"
122. Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1"
123. Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0"
124. Port Connectivity Checks: "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo"
125. Port Connectivity Checks: "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo"
126. Port Connectivity Checks: "Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo"
127. Port Connectivity Checks: "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo"
128. Port Connectivity Checks: "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"
129. Port Connectivity Checks: "Sdram_Control:u7|command:u_command"
130. Port Connectivity Checks: "Sdram_Control:u7|control_interface:u_control_interface"
131. Port Connectivity Checks: "Sdram_Control:u7"
132. Port Connectivity Checks: "rgb_fifo:rgb_fifo_inst"
133. Port Connectivity Checks: "sdram_pll:u6"
134. Port Connectivity Checks: "VIDEO_PLL:pll_ref1"
135. Port Connectivity Checks: "pll_test:pll_ref"
136. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd"
137. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt"
138. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd"
139. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1"
140. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"
141. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"
142. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"
143. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"
144. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1"
145. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"
146. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin"
147. Signal Tap Logic Analyzer Settings
148. Post-Synthesis Netlist Statistics for Top Partition
149. Elapsed Time Per Partition
150. Connections to In-System Debugging Instance "auto_signaltap_0"
151. Analysis & Synthesis Messages
152. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Mar 30 05:14:27 2023       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; DE1_SOC_D8M_RTL                             ;
; Top-level Entity Name           ; DE1_SOC_D8M_RTL                             ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 5046                                        ;
; Total pins                      ; 226                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 980,096                                     ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 3                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SOC_D8M_RTL    ; DE1_SOC_D8M_RTL    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------+
; rgb_fifo.v                                                         ; yes             ; User Wizard-Generated File                   ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/rgb_fifo.v                                                         ;             ;
; V/CLOCK_DELAY.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/CLOCK_DELAY.v                                                    ;             ;
; V_D8M/VGA_RD_COUNTER.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/VGA_RD_COUNTER.v                                             ;             ;
; V/I2C_WRITE_WDATA.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/I2C_WRITE_WDATA.v                                                ;             ;
; V/I2C_WRITE_PTR.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/I2C_WRITE_PTR.v                                                  ;             ;
; V/I2C_RESET_DELAY.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/I2C_RESET_DELAY.v                                                ;             ;
; V/I2C_READ_DATA.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/I2C_READ_DATA.v                                                  ;             ;
; V/pll_test.v                                                       ; yes             ; User Wizard-Generated File                   ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/pll_test.v                                                       ;             ;
; V/RESET_DELAY.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/RESET_DELAY.v                                                    ;             ;
; V/CLOCKMEM.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/CLOCKMEM.v                                                       ;             ;
; V/sdram_pll.v                                                      ; yes             ; User Wizard-Generated File                   ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/sdram_pll.v                                                      ; sdram_pll   ;
; VGA_Controller/VGA_Param.h                                         ; yes             ; User File                                    ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/VGA_Controller/VGA_Param.h                                         ;             ;
; VGA_Controller/VGA_Controller.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/VGA_Controller/VGA_Controller.v                                    ;             ;
; V_D8M/RAW2RGB_J.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/RAW2RGB_J.v                                                  ;             ;
; V_D8M/RAW_RGB_BIN.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/RAW_RGB_BIN.v                                                ;             ;
; V_D8M/MIPI_CAMERA_CONFIG.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_CAMERA_CONFIG.v                                         ;             ;
; V_D8M/MIPI_BRIDGE_CONFIG.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_BRIDGE_CONFIG.v                                         ;             ;
; V_D8M/MIPI_BRIDGE_CAMERA_Config.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_BRIDGE_CAMERA_Config.v                                  ;             ;
; V_D8M/Line_Buffer_J.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/Line_Buffer_J.v                                              ;             ;
; V_D8M/int_line.v                                                   ; yes             ; User Wizard-Generated File                   ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/int_line.v                                                   ;             ;
; V_Auto/VCM_I2C.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/VCM_I2C.v                                                   ;             ;
; V_Auto/VCM_CTRL_P.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/VCM_CTRL_P.v                                                ;             ;
; V_Auto/MODIFY_SYNC.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/MODIFY_SYNC.v                                               ;             ;
; V_Auto/LCD_COUNTER.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/LCD_COUNTER.v                                               ;             ;
; V_Auto/I2C_DELAY.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/I2C_DELAY.v                                                 ;             ;
; V_Auto/FOCUS_ADJ.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/FOCUS_ADJ.v                                                 ;             ;
; V_Auto/F_VCM.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/F_VCM.v                                                     ;             ;
; V_Auto/AUTO_SYNC_MODIFY.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/AUTO_SYNC_MODIFY.v                                          ;             ;
; V_Auto/AUTO_FOCUS_ON.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/AUTO_FOCUS_ON.v                                             ;             ;
; V_Sdram_Control/Sdram_WR_FIFO.v                                    ; yes             ; User Wizard-Generated File                   ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_WR_FIFO.v                                    ;             ;
; V_Sdram_Control/Sdram_RD_FIFO.v                                    ; yes             ; User Wizard-Generated File                   ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_RD_FIFO.v                                    ;             ;
; V_Sdram_Control/Sdram_Params.h                                     ; yes             ; User File                                    ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Params.h                                     ;             ;
; V_Sdram_Control/Sdram_Control.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v                                    ;             ;
; V_Sdram_Control/sdr_data_path.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/sdr_data_path.v                                    ;             ;
; V_Sdram_Control/control_interface.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/control_interface.v                                ;             ;
; V_Sdram_Control/command.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/command.v                                          ;             ;
; V/VIDEO_PLL.v                                                      ; yes             ; User Wizard-Generated File                   ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/VIDEO_PLL.v                                                      ;             ;
; de1_soc_d8m_rtl.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v                                                  ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                                           ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                       ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                      ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                    ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                    ;             ;
; db/pll_test_altpll.v                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/pll_test_altpll.v                                               ;             ;
; db/video_pll_altpll.v                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/video_pll_altpll.v                                              ;             ;
; db/sdram_pll_altpll.v                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/sdram_pll_altpll.v                                              ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf                                                           ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                      ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                      ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                         ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_graycounter.inc                                                    ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.inc                                                         ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                       ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc                                                          ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                    ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                      ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                  ;             ;
; db/dcfifo_seq1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_seq1.tdf                                                 ;             ;
; db/a_graycounter_tv6.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/a_graycounter_tv6.tdf                                           ;             ;
; db/a_graycounter_pdc.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/a_graycounter_pdc.tdf                                           ;             ;
; db/altsyncram_r1b1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_r1b1.tdf                                             ;             ;
; db/decode_v07.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/decode_v07.tdf                                                  ;             ;
; db/decode_oc6.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/decode_oc6.tdf                                                  ;             ;
; db/mux_vs7.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/mux_vs7.tdf                                                     ;             ;
; db/alt_synch_pipe_epl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/alt_synch_pipe_epl.tdf                                          ;             ;
; db/dffpipe_ve9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dffpipe_ve9.tdf                                                 ;             ;
; db/dffpipe_3dc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dffpipe_3dc.tdf                                                 ;             ;
; db/alt_synch_pipe_jpl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/alt_synch_pipe_jpl.tdf                                          ;             ;
; db/dffpipe_4f9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dffpipe_4f9.tdf                                                 ;             ;
; db/cmpr_0v5.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/cmpr_0v5.tdf                                                    ;             ;
; db/mux_5r7.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/mux_5r7.tdf                                                     ;             ;
; db/dcfifo_kkp1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_kkp1.tdf                                                 ;             ;
; db/a_gray2bin_pab.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/a_gray2bin_pab.tdf                                              ;             ;
; db/a_graycounter_ov6.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/a_graycounter_ov6.tdf                                           ;             ;
; db/a_graycounter_kdc.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/a_graycounter_kdc.tdf                                           ;             ;
; db/altsyncram_f1b1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_f1b1.tdf                                             ;             ;
; db/dffpipe_pe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dffpipe_pe9.tdf                                                 ;             ;
; db/alt_synch_pipe_fpl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/alt_synch_pipe_fpl.tdf                                          ;             ;
; db/dffpipe_0f9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dffpipe_0f9.tdf                                                 ;             ;
; db/alt_synch_pipe_gpl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/alt_synch_pipe_gpl.tdf                                          ;             ;
; db/dffpipe_1f9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dffpipe_1f9.tdf                                                 ;             ;
; db/cmpr_uu5.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/cmpr_uu5.tdf                                                    ;             ;
; db/cmpr_tu5.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/cmpr_tu5.tdf                                                    ;             ;
; db/dcfifo_7lp1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_7lp1.tdf                                                 ;             ;
; db/alt_synch_pipe_hpl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/alt_synch_pipe_hpl.tdf                                          ;             ;
; db/dffpipe_2f9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dffpipe_2f9.tdf                                                 ;             ;
; db/alt_synch_pipe_ipl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/alt_synch_pipe_ipl.tdf                                          ;             ;
; db/dffpipe_3f9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dffpipe_3f9.tdf                                                 ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                       ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                          ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                       ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                        ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                           ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                           ;             ;
; db/altsyncram_6lq1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_6lq1.tdf                                             ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                    ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                               ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                  ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                     ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                     ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                                                           ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                        ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                         ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                               ;             ;
; db/altsyncram_2f84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_2f84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                         ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                       ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                          ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                  ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                       ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                          ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                                                           ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                         ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                         ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                       ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc                                                           ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                      ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                         ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                              ;             ;
; db/cntr_sai.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/cntr_sai.tdf                                                    ;             ;
; db/cmpr_g9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/cmpr_g9c.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                       ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                        ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                          ; altera_sld  ;
; db/ip/sld015eeb33/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/ip/sld015eeb33/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                     ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimate of Logic utilization (ALMs needed) ; 3193            ;
;                                             ;                 ;
; Combinational ALUT usage for logic          ; 3822            ;
;     -- 7 input functions                    ; 32              ;
;     -- 6 input functions                    ; 932             ;
;     -- 5 input functions                    ; 685             ;
;     -- 4 input functions                    ; 529             ;
;     -- <=3 input functions                  ; 1644            ;
;                                             ;                 ;
; Dedicated logic registers                   ; 5046            ;
;                                             ;                 ;
; I/O pins                                    ; 226             ;
; Total MLAB memory bits                      ; 0               ;
; Total block memory bits                     ; 980096          ;
;                                             ;                 ;
; Total DSP Blocks                            ; 2               ;
;                                             ;                 ;
; Total PLLs                                  ; 4               ;
;     -- PLLs                                 ; 4               ;
;                                             ;                 ;
; Maximum fan-out node                        ; CLOCK2_50~input ;
; Maximum fan-out                             ; 1905            ;
; Total fan-out                               ; 39197           ;
; Average fan-out                             ; 4.02            ;
+---------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                         ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |DE1_SOC_D8M_RTL                                                                                                                        ; 3822 (71)           ; 5046 (38)                 ; 980096            ; 2          ; 226  ; 0            ; |DE1_SOC_D8M_RTL                                                                                                                                                                                                                                                                                                                                            ; DE1_SOC_D8M_RTL                   ; work         ;
;    |AUTO_FOCUS_ON:vd|                                                                                                                   ; 40 (40)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|AUTO_FOCUS_ON:vd                                                                                                                                                                                                                                                                                                                           ; AUTO_FOCUS_ON                     ; work         ;
;    |CLOCK_DELAY:del1|                                                                                                                   ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|CLOCK_DELAY:del1                                                                                                                                                                                                                                                                                                                           ; CLOCK_DELAY                       ; work         ;
;    |FOCUS_ADJ:adl|                                                                                                                      ; 869 (17)            ; 585 (24)                  ; 0                 ; 2          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl                                                                                                                                                                                                                                                                                                                              ; FOCUS_ADJ                         ; work         ;
;       |AUTO_SYNC_MODIFY:RE|                                                                                                             ; 67 (0)              ; 100 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE                                                                                                                                                                                                                                                                                                          ; AUTO_SYNC_MODIFY                  ; work         ;
;          |MODIFY_SYNC:hs|                                                                                                               ; 33 (33)             ; 50 (50)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:hs                                                                                                                                                                                                                                                                                           ; MODIFY_SYNC                       ; work         ;
;          |MODIFY_SYNC:vs|                                                                                                               ; 34 (34)             ; 50 (50)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs                                                                                                                                                                                                                                                                                           ; MODIFY_SYNC                       ; work         ;
;       |I2C_DELAY:i2c|                                                                                                                   ; 38 (38)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|I2C_DELAY:i2c                                                                                                                                                                                                                                                                                                                ; I2C_DELAY                         ; work         ;
;       |LCD_COUNTER:cv1|                                                                                                                 ; 177 (177)           ; 66 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1                                                                                                                                                                                                                                                                                                              ; LCD_COUNTER                       ; work         ;
;       |VCM_CTRL_P:pp|                                                                                                                   ; 202 (99)            ; 157 (132)                 ; 0                 ; 2          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp                                                                                                                                                                                                                                                                                                                ; VCM_CTRL_P                        ; work         ;
;          |F_VCM:f|                                                                                                                      ; 103 (103)           ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f                                                                                                                                                                                                                                                                                                        ; F_VCM                             ; work         ;
;       |VCM_I2C:i2c2|                                                                                                                    ; 368 (146)           ; 205 (68)                  ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2                                                                                                                                                                                                                                                                                                                 ; VCM_I2C                           ; work         ;
;          |CLOCKMEM:c1|                                                                                                                  ; 33 (33)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1                                                                                                                                                                                                                                                                                                     ; CLOCKMEM                          ; work         ;
;          |I2C_READ_DATA:rd|                                                                                                             ; 69 (69)             ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd                                                                                                                                                                                                                                                                                                ; I2C_READ_DATA                     ; work         ;
;          |I2C_WRITE_PTR:wpt|                                                                                                            ; 70 (70)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt                                                                                                                                                                                                                                                                                               ; I2C_WRITE_PTR                     ; work         ;
;          |I2C_WRITE_WDATA:wrd|                                                                                                          ; 50 (50)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd                                                                                                                                                                                                                                                                                             ; I2C_WRITE_WDATA                   ; work         ;
;    |MIPI_BRIDGE_CAMERA_Config:cfin|                                                                                                     ; 1278 (1)            ; 436 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin                                                                                                                                                                                                                                                                                                             ; MIPI_BRIDGE_CAMERA_Config         ; work         ;
;       |MIPI_BRIDGE_CONFIG:mpiv|                                                                                                         ; 384 (195)           ; 199 (94)                  ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv                                                                                                                                                                                                                                                                                     ; MIPI_BRIDGE_CONFIG                ; work         ;
;          |CLOCKMEM:c1|                                                                                                                  ; 8 (8)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1                                                                                                                                                                                                                                                                         ; CLOCKMEM                          ; work         ;
;          |I2C_READ_DATA:rd|                                                                                                             ; 65 (65)             ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd                                                                                                                                                                                                                                                                    ; I2C_READ_DATA                     ; work         ;
;          |I2C_WRITE_PTR:wpt|                                                                                                            ; 66 (66)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt                                                                                                                                                                                                                                                                   ; I2C_WRITE_PTR                     ; work         ;
;          |I2C_WRITE_WDATA:wrd|                                                                                                          ; 50 (50)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd                                                                                                                                                                                                                                                                 ; I2C_WRITE_WDATA                   ; work         ;
;       |MIPI_CAMERA_CONFIG:camiv|                                                                                                        ; 893 (705)           ; 237 (124)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv                                                                                                                                                                                                                                                                                    ; MIPI_CAMERA_CONFIG                ; work         ;
;          |CLOCKMEM:c1|                                                                                                                  ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1                                                                                                                                                                                                                                                                        ; CLOCKMEM                          ; work         ;
;          |I2C_READ_DATA:rd|                                                                                                             ; 66 (66)             ; 49 (49)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd                                                                                                                                                                                                                                                                   ; I2C_READ_DATA                     ; work         ;
;          |I2C_WRITE_PTR:wpt|                                                                                                            ; 69 (69)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt                                                                                                                                                                                                                                                                  ; I2C_WRITE_PTR                     ; work         ;
;          |I2C_WRITE_WDATA:wrd|                                                                                                          ; 52 (52)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd                                                                                                                                                                                                                                                                ; I2C_WRITE_WDATA                   ; work         ;
;    |RAW2RGB_J:u4|                                                                                                                       ; 92 (3)              ; 71 (1)                    ; 61440             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4                                                                                                                                                                                                                                                                                                                               ; RAW2RGB_J                         ; work         ;
;       |Line_Buffer_J:u0|                                                                                                                ; 29 (29)             ; 3 (3)                     ; 61440             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0                                                                                                                                                                                                                                                                                                              ; Line_Buffer_J                     ; work         ;
;          |int_line:d1|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1                                                                                                                                                                                                                                                                                                  ; int_line                          ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;                |altsyncram_6lq1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated                                                                                                                                                                                                                                   ; altsyncram_6lq1                   ; work         ;
;          |int_line:d2|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2                                                                                                                                                                                                                                                                                                  ; int_line                          ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;                |altsyncram_6lq1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated                                                                                                                                                                                                                                   ; altsyncram_6lq1                   ; work         ;
;          |int_line:d3|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3                                                                                                                                                                                                                                                                                                  ; int_line                          ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;                |altsyncram_6lq1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated                                                                                                                                                                                                                                   ; altsyncram_6lq1                   ; work         ;
;       |RAW_RGB_BIN:bin|                                                                                                                 ; 37 (37)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|RAW_RGB_BIN:bin                                                                                                                                                                                                                                                                                                               ; RAW_RGB_BIN                       ; work         ;
;       |VGA_RD_COUNTER:tr|                                                                                                               ; 23 (23)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|VGA_RD_COUNTER:tr                                                                                                                                                                                                                                                                                                             ; VGA_RD_COUNTER                    ; work         ;
;    |RESET_DELAY:u2|                                                                                                                     ; 52 (52)             ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RESET_DELAY:u2                                                                                                                                                                                                                                                                                                                             ; RESET_DELAY                       ; work         ;
;    |Sdram_Control:u7|                                                                                                                   ; 661 (185)           ; 1072 (132)                ; 43008             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7                                                                                                                                                                                                                                                                                                                           ; Sdram_Control                     ; work         ;
;       |Sdram_RD_FIFO:u_read1_fifo|                                                                                                      ; 105 (0)             ; 272 (0)                   ; 10240             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo                                                                                                                                                                                                                                                                                                ; Sdram_RD_FIFO                     ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 105 (0)             ; 272 (0)                   ; 10240             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                        ; dcfifo                            ; work         ;
;             |dcfifo_7lp1:auto_generated|                                                                                                ; 105 (17)            ; 272 (48)                  ; 10240             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated                                                                                                                                                                                                                                             ; dcfifo_7lp1                       ; work         ;
;                |a_gray2bin_pab:wrptr_g_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_gray2bin_pab:wrptr_g_gray2bin                                                                                                                                                                                                             ; a_gray2bin_pab                    ; work         ;
;                |a_gray2bin_pab:ws_dgrp_gray2bin|                                                                                        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_gray2bin_pab:ws_dgrp_gray2bin                                                                                                                                                                                                             ; a_gray2bin_pab                    ; work         ;
;                |a_graycounter_kdc:wrptr_g1p|                                                                                            ; 19 (19)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_kdc:wrptr_g1p                                                                                                                                                                                                                 ; a_graycounter_kdc                 ; work         ;
;                |a_graycounter_ov6:rdptr_g1p|                                                                                            ; 26 (26)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p                                                                                                                                                                                                                 ; a_graycounter_ov6                 ; work         ;
;                |alt_synch_pipe_hpl:rs_dgwp|                                                                                             ; 0 (0)               ; 88 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp                                                                                                                                                                                                                  ; alt_synch_pipe_hpl                ; work         ;
;                   |dffpipe_2f9:dffpipe5|                                                                                                ; 0 (0)               ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5                                                                                                                                                                                             ; dffpipe_2f9                       ; work         ;
;                |alt_synch_pipe_ipl:ws_dgrp|                                                                                             ; 0 (0)               ; 88 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp                                                                                                                                                                                                                  ; alt_synch_pipe_ipl                ; work         ;
;                   |dffpipe_3f9:dffpipe14|                                                                                               ; 0 (0)               ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14                                                                                                                                                                                            ; dffpipe_3f9                       ; work         ;
;                |altsyncram_f1b1:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 10240             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram                                                                                                                                                                                                                    ; altsyncram_f1b1                   ; work         ;
;                |dffpipe_pe9:ws_brp|                                                                                                     ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_brp                                                                                                                                                                                                                          ; dffpipe_pe9                       ; work         ;
;                |dffpipe_pe9:ws_bwp|                                                                                                     ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_bwp                                                                                                                                                                                                                          ; dffpipe_pe9                       ; work         ;
;                |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                               ; mux_5r7                           ; work         ;
;                |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                               ; mux_5r7                           ; work         ;
;                |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                         ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                              ; mux_5r7                           ; work         ;
;                |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                         ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                              ; mux_5r7                           ; work         ;
;       |Sdram_RD_FIFO:u_read2_fifo|                                                                                                      ; 72 (0)              ; 146 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo                                                                                                                                                                                                                                                                                                ; Sdram_RD_FIFO                     ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 72 (0)              ; 146 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                        ; dcfifo                            ; work         ;
;             |dcfifo_7lp1:auto_generated|                                                                                                ; 72 (12)             ; 146 (24)                  ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated                                                                                                                                                                                                                                             ; dcfifo_7lp1                       ; work         ;
;                |a_gray2bin_pab:wrptr_g_gray2bin|                                                                                        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_gray2bin_pab:wrptr_g_gray2bin                                                                                                                                                                                                             ; a_gray2bin_pab                    ; work         ;
;                |a_gray2bin_pab:ws_dgrp_gray2bin|                                                                                        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_gray2bin_pab:ws_dgrp_gray2bin                                                                                                                                                                                                             ; a_gray2bin_pab                    ; work         ;
;                |a_graycounter_kdc:wrptr_g1p|                                                                                            ; 19 (19)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_kdc:wrptr_g1p                                                                                                                                                                                                                 ; a_graycounter_kdc                 ; work         ;
;                |alt_synch_pipe_ipl:ws_dgrp|                                                                                             ; 11 (0)              ; 88 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp                                                                                                                                                                                                                  ; alt_synch_pipe_ipl                ; work         ;
;                   |dffpipe_3f9:dffpipe14|                                                                                               ; 11 (11)             ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14                                                                                                                                                                                            ; dffpipe_3f9                       ; work         ;
;                |dffpipe_pe9:ws_brp|                                                                                                     ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_brp                                                                                                                                                                                                                          ; dffpipe_pe9                       ; work         ;
;                |dffpipe_pe9:ws_bwp|                                                                                                     ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_bwp                                                                                                                                                                                                                          ; dffpipe_pe9                       ; work         ;
;                |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                         ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                              ; mux_5r7                           ; work         ;
;                |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                         ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                              ; mux_5r7                           ; work         ;
;       |Sdram_WR_FIFO:u_write1_fifo|                                                                                                     ; 97 (0)              ; 272 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo                                                                                                                                                                                                                                                                                               ; Sdram_WR_FIFO                     ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 97 (0)              ; 272 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                       ; dcfifo                            ; work         ;
;             |dcfifo_kkp1:auto_generated|                                                                                                ; 97 (17)             ; 272 (48)                  ; 16384             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated                                                                                                                                                                                                                                            ; dcfifo_kkp1                       ; work         ;
;                |a_gray2bin_pab:rdptr_g_gray2bin|                                                                                        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_gray2bin_pab:rdptr_g_gray2bin                                                                                                                                                                                                            ; a_gray2bin_pab                    ; work         ;
;                |a_gray2bin_pab:rs_dgwp_gray2bin|                                                                                        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_gray2bin_pab:rs_dgwp_gray2bin                                                                                                                                                                                                            ; a_gray2bin_pab                    ; work         ;
;                |a_graycounter_kdc:wrptr_g1p|                                                                                            ; 18 (18)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p                                                                                                                                                                                                                ; a_graycounter_kdc                 ; work         ;
;                |a_graycounter_ov6:rdptr_g1p|                                                                                            ; 22 (22)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_ov6:rdptr_g1p                                                                                                                                                                                                                ; a_graycounter_ov6                 ; work         ;
;                |alt_synch_pipe_fpl:rs_dgwp|                                                                                             ; 0 (0)               ; 88 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp                                                                                                                                                                                                                 ; alt_synch_pipe_fpl                ; work         ;
;                   |dffpipe_0f9:dffpipe13|                                                                                               ; 0 (0)               ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13                                                                                                                                                                                           ; dffpipe_0f9                       ; work         ;
;                |alt_synch_pipe_gpl:ws_dgrp|                                                                                             ; 0 (0)               ; 88 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp                                                                                                                                                                                                                 ; alt_synch_pipe_gpl                ; work         ;
;                   |dffpipe_1f9:dffpipe22|                                                                                               ; 0 (0)               ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22                                                                                                                                                                                           ; dffpipe_1f9                       ; work         ;
;                |altsyncram_f1b1:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|altsyncram_f1b1:fifo_ram                                                                                                                                                                                                                   ; altsyncram_f1b1                   ; work         ;
;                |dffpipe_pe9:rs_brp|                                                                                                     ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_brp                                                                                                                                                                                                                         ; dffpipe_pe9                       ; work         ;
;                |dffpipe_pe9:rs_bwp|                                                                                                     ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                                                                                                                                         ; dffpipe_pe9                       ; work         ;
;                |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                          ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                              ; mux_5r7                           ; work         ;
;                |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                          ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                              ; mux_5r7                           ; work         ;
;                |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                         ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                             ; mux_5r7                           ; work         ;
;                |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                         ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                             ; mux_5r7                           ; work         ;
;       |Sdram_WR_FIFO:u_write2_fifo|                                                                                                     ; 75 (0)              ; 146 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo                                                                                                                                                                                                                                                                                               ; Sdram_WR_FIFO                     ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 75 (0)              ; 146 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                       ; dcfifo                            ; work         ;
;             |dcfifo_kkp1:auto_generated|                                                                                                ; 75 (12)             ; 146 (24)                  ; 16384             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated                                                                                                                                                                                                                                            ; dcfifo_kkp1                       ; work         ;
;                |a_gray2bin_pab:rdptr_g_gray2bin|                                                                                        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_gray2bin_pab:rdptr_g_gray2bin                                                                                                                                                                                                            ; a_gray2bin_pab                    ; work         ;
;                |a_gray2bin_pab:rs_dgwp_gray2bin|                                                                                        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_gray2bin_pab:rs_dgwp_gray2bin                                                                                                                                                                                                            ; a_gray2bin_pab                    ; work         ;
;                |a_graycounter_ov6:rdptr_g1p|                                                                                            ; 22 (22)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_ov6:rdptr_g1p                                                                                                                                                                                                                ; a_graycounter_ov6                 ; work         ;
;                |alt_synch_pipe_fpl:rs_dgwp|                                                                                             ; 11 (0)              ; 88 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp                                                                                                                                                                                                                 ; alt_synch_pipe_fpl                ; work         ;
;                   |dffpipe_0f9:dffpipe13|                                                                                               ; 11 (11)             ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13                                                                                                                                                                                           ; dffpipe_0f9                       ; work         ;
;                |altsyncram_f1b1:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|altsyncram_f1b1:fifo_ram                                                                                                                                                                                                                   ; altsyncram_f1b1                   ; work         ;
;                |dffpipe_pe9:rs_brp|                                                                                                     ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_brp                                                                                                                                                                                                                         ; dffpipe_pe9                       ; work         ;
;                |dffpipe_pe9:rs_bwp|                                                                                                     ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                                                                                                                                         ; dffpipe_pe9                       ; work         ;
;                |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                          ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                              ; mux_5r7                           ; work         ;
;                |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                          ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                              ; mux_5r7                           ; work         ;
;       |command:u_command|                                                                                                               ; 54 (54)             ; 49 (49)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|command:u_command                                                                                                                                                                                                                                                                                                         ; command                           ; work         ;
;       |control_interface:u_control_interface|                                                                                           ; 73 (73)             ; 55 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|control_interface:u_control_interface                                                                                                                                                                                                                                                                                     ; control_interface                 ; work         ;
;    |VGA_Controller:u1|                                                                                                                  ; 72 (72)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|VGA_Controller:u1                                                                                                                                                                                                                                                                                                                          ; VGA_Controller                    ; work         ;
;    |VIDEO_PLL:pll_ref1|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|VIDEO_PLL:pll_ref1                                                                                                                                                                                                                                                                                                                         ; VIDEO_PLL                         ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|VIDEO_PLL:pll_ref1|altpll:altpll_component                                                                                                                                                                                                                                                                                                 ; altpll                            ; work         ;
;          |VIDEO_PLL_altpll:auto_generated|                                                                                              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|VIDEO_PLL:pll_ref1|altpll:altpll_component|VIDEO_PLL_altpll:auto_generated                                                                                                                                                                                                                                                                 ; VIDEO_PLL_altpll                  ; work         ;
;    |pll_test:pll_ref|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|pll_test:pll_ref                                                                                                                                                                                                                                                                                                                           ; pll_test                          ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|pll_test:pll_ref|altpll:altpll_component                                                                                                                                                                                                                                                                                                   ; altpll                            ; work         ;
;          |pll_test_altpll:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|pll_test:pll_ref|altpll:altpll_component|pll_test_altpll:auto_generated                                                                                                                                                                                                                                                                    ; pll_test_altpll                   ; work         ;
;    |rgb_fifo:rgb_fifo_inst|                                                                                                             ; 151 (0)             ; 164 (0)                   ; 851968            ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst                                                                                                                                                                                                                                                                                                                     ; rgb_fifo                          ; work         ;
;       |dcfifo:dcfifo_component|                                                                                                         ; 151 (0)             ; 164 (0)                   ; 851968            ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                             ; dcfifo                            ; work         ;
;          |dcfifo_seq1:auto_generated|                                                                                                   ; 151 (7)             ; 164 (52)                  ; 851968            ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated                                                                                                                                                                                                                                                                  ; dcfifo_seq1                       ; work         ;
;             |a_graycounter_pdc:wrptr_g1p|                                                                                               ; 25 (25)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|a_graycounter_pdc:wrptr_g1p                                                                                                                                                                                                                                      ; a_graycounter_pdc                 ; work         ;
;             |a_graycounter_tv6:rdptr_g1p|                                                                                               ; 43 (43)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|a_graycounter_tv6:rdptr_g1p                                                                                                                                                                                                                                      ; a_graycounter_tv6                 ; work         ;
;             |alt_synch_pipe_epl:rs_dgwp|                                                                                                ; 0 (0)               ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_epl:rs_dgwp                                                                                                                                                                                                                                       ; alt_synch_pipe_epl                ; work         ;
;                |dffpipe_ve9:dffpipe14|                                                                                                  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe14                                                                                                                                                                                                                 ; dffpipe_ve9                       ; work         ;
;             |alt_synch_pipe_jpl:ws_dgrp|                                                                                                ; 0 (0)               ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_jpl:ws_dgrp                                                                                                                                                                                                                                       ; alt_synch_pipe_jpl                ; work         ;
;                |dffpipe_4f9:dffpipe17|                                                                                                  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_jpl:ws_dgrp|dffpipe_4f9:dffpipe17                                                                                                                                                                                                                 ; dffpipe_4f9                       ; work         ;
;             |altsyncram_r1b1:fifo_ram|                                                                                                  ; 36 (2)              ; 6 (6)                     ; 851968            ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram                                                                                                                                                                                                                                         ; altsyncram_r1b1                   ; work         ;
;                |decode_oc6:rden_decode_b|                                                                                               ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|decode_oc6:rden_decode_b                                                                                                                                                                                                                ; decode_oc6                        ; work         ;
;                |decode_v07:decode12|                                                                                                    ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|decode_v07:decode12                                                                                                                                                                                                                     ; decode_v07                        ; work         ;
;                |mux_vs7:mux13|                                                                                                          ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13                                                                                                                                                                                                                           ; mux_vs7                           ; work         ;
;             |dffpipe_3dc:wraclr|                                                                                                        ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                                                                                               ; dffpipe_3dc                       ; work         ;
;             |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                             ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                    ; mux_5r7                           ; work         ;
;             |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                             ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                    ; mux_5r7                           ; work         ;
;             |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                            ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                   ; mux_5r7                           ; work         ;
;             |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                            ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                   ; mux_5r7                           ; work         ;
;    |sdram_pll:u6|                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sdram_pll:u6                                                                                                                                                                                                                                                                                                                               ; sdram_pll                         ; sdram_pll    ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sdram_pll:u6|altpll:altpll_component                                                                                                                                                                                                                                                                                                       ; altpll                            ; work         ;
;          |sdram_pll_altpll:auto_generated|                                                                                              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sdram_pll:u6|altpll:altpll_component|sdram_pll_altpll:auto_generated                                                                                                                                                                                                                                                                       ; sdram_pll_altpll                  ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (56)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 437 (2)             ; 2495 (370)                ; 23680             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 435 (0)             ; 2125 (0)                  ; 23680             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 435 (67)            ; 2125 (814)                ; 23680             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 23680             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_2f84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 23680             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2f84:auto_generated                                                                                                                                                 ; altsyncram_2f84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 227 (1)             ; 941 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 185 (0)             ; 925 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 555 (555)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 185 (0)             ; 370 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 41 (41)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 40 (12)             ; 235 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_sai:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_sai:auto_generated                                                             ; cntr_sai                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 185 (185)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; Simple Dual Port ; 4096         ; 10           ; 4096         ; 10           ; 40960  ; None ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; Simple Dual Port ; 4096         ; 10           ; 4096         ; 10           ; 40960  ; None ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; Simple Dual Port ; 4096         ; 10           ; 4096         ; 10           ; 40960  ; None ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ALTSYNCRAM                                                                    ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384  ; None ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|altsyncram_f1b1:fifo_ram|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384  ; None ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|altsyncram_f1b1:fifo_ram|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384  ; None ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|ALTSYNCRAM                                                                                         ; AUTO ; Simple Dual Port ; 32768        ; 26           ; 32768        ; 26           ; 851968 ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2f84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 185          ; 128          ; 185          ; 23680  ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18 plus 36       ; 1           ;
; Sum of two 18x18                ; 1           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ALTPLL       ; 16.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|VIDEO_PLL:pll_ref1                                                                                                                                                                                                                                                  ; V/VIDEO_PLL.v   ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |DE1_SOC_D8M_RTL|state               ;
+----------+----------+----------+----------+----------+
; Name     ; state.11 ; state.10 ; state.01 ; state.00 ;
+----------+----------+----------+----------+----------+
; state.00 ; 0        ; 0        ; 0        ; 0        ;
; state.01 ; 0        ; 0        ; 1        ; 1        ;
; state.10 ; 0        ; 1        ; 0        ; 1        ;
; state.11 ; 1        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|rdemp_eq_comp_lsb_aeb                                                              ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|rdemp_eq_comp_msb_aeb                                                              ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                         ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                         ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe14|dffe16a[6]                        ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe14|dffe16a[7]                        ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe14|dffe16a[4]                        ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe14|dffe16a[5]                        ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe14|dffe16a[2]                        ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe14|dffe16a[3]                        ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe14|dffe16a[0]                        ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe14|dffe16a[1]                        ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe14|dffe16a[14]                       ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe14|dffe16a[15]                       ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe14|dffe16a[12]                       ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe14|dffe16a[13]                       ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe14|dffe16a[10]                       ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe14|dffe16a[11]                       ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe14|dffe16a[8]                        ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe14|dffe16a[9]                        ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|wrfull_eq_comp_msb_mux_reg                                    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_jpl:ws_dgrp|dffpipe_4f9:dffpipe17|dffe19a[6]                        ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_jpl:ws_dgrp|dffpipe_4f9:dffpipe17|dffe19a[7]                        ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_jpl:ws_dgrp|dffpipe_4f9:dffpipe17|dffe19a[4]                        ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_jpl:ws_dgrp|dffpipe_4f9:dffpipe17|dffe19a[5]                        ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_jpl:ws_dgrp|dffpipe_4f9:dffpipe17|dffe19a[2]                        ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_jpl:ws_dgrp|dffpipe_4f9:dffpipe17|dffe19a[3]                        ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_jpl:ws_dgrp|dffpipe_4f9:dffpipe17|dffe19a[0]                        ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_jpl:ws_dgrp|dffpipe_4f9:dffpipe17|dffe19a[1]                        ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_jpl:ws_dgrp|dffpipe_4f9:dffpipe17|dffe19a[14]                       ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_jpl:ws_dgrp|dffpipe_4f9:dffpipe17|dffe19a[15]                       ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_jpl:ws_dgrp|dffpipe_4f9:dffpipe17|dffe19a[12]                       ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_jpl:ws_dgrp|dffpipe_4f9:dffpipe17|dffe19a[13]                       ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_jpl:ws_dgrp|dffpipe_4f9:dffpipe17|dffe19a[10]                       ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_jpl:ws_dgrp|dffpipe_4f9:dffpipe17|dffe19a[11]                       ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_jpl:ws_dgrp|dffpipe_4f9:dffpipe17|dffe19a[8]                        ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_jpl:ws_dgrp|dffpipe_4f9:dffpipe17|dffe19a[9]                        ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe14|dffe15a[6]                        ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe14|dffe15a[7]                        ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe14|dffe15a[4]                        ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe14|dffe15a[5]                        ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe14|dffe15a[2]                        ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe14|dffe15a[3]                        ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe14|dffe15a[0]                        ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe14|dffe15a[1]                        ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe14|dffe15a[14]                       ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe14|dffe15a[15]                       ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe14|dffe15a[12]                       ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe14|dffe15a[13]                       ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe14|dffe15a[10]                       ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe14|dffe15a[11]                       ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe14|dffe15a[8]                        ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe14|dffe15a[9]                        ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[10]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[7]    ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_jpl:ws_dgrp|dffpipe_4f9:dffpipe17|dffe18a[6]                        ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_jpl:ws_dgrp|dffpipe_4f9:dffpipe17|dffe18a[7]                        ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_jpl:ws_dgrp|dffpipe_4f9:dffpipe17|dffe18a[4]                        ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_jpl:ws_dgrp|dffpipe_4f9:dffpipe17|dffe18a[5]                        ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_jpl:ws_dgrp|dffpipe_4f9:dffpipe17|dffe18a[2]                        ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_jpl:ws_dgrp|dffpipe_4f9:dffpipe17|dffe18a[3]                        ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_jpl:ws_dgrp|dffpipe_4f9:dffpipe17|dffe18a[0]                        ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_jpl:ws_dgrp|dffpipe_4f9:dffpipe17|dffe18a[1]                        ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_jpl:ws_dgrp|dffpipe_4f9:dffpipe17|dffe18a[14]                       ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_jpl:ws_dgrp|dffpipe_4f9:dffpipe17|dffe18a[15]                       ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_jpl:ws_dgrp|dffpipe_4f9:dffpipe17|dffe18a[12]                       ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_jpl:ws_dgrp|dffpipe_4f9:dffpipe17|dffe18a[13]                       ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_jpl:ws_dgrp|dffpipe_4f9:dffpipe17|dffe18a[10]                       ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_jpl:ws_dgrp|dffpipe_4f9:dffpipe17|dffe18a[11]                       ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_jpl:ws_dgrp|dffpipe_4f9:dffpipe17|dffe18a[8]                        ; yes                                                              ; yes                                        ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_jpl:ws_dgrp|dffpipe_4f9:dffpipe17|dffe18a[9]                        ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[10]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[8]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[10]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[9]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[8]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[10]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[9]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[8]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[10]                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[9]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[8]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[10]                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[9]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[10]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|wrfull_eq_comp_msb_mux_reg                                    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[7]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[7]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[7]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[7]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[10]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[6]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[6]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[6]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[6]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[4]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[5]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[2]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[3]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[0]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[1]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[10]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[8]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[9]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[6]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[7]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[5]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[5]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[5]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[5]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[4]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[5]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[2]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[3]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[0]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[1]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[10]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[8]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[9]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[6]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[7]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[4]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[4]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[4]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[4]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[4]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[5]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[2]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[3]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[0]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[1]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[10]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[8]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[9]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[6]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[7]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[3]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[3]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[3]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[3]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[4]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[5]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[2]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[3]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[0]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[1]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[10]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[8]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[9]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[6]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[7]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[2]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[2]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[2]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[2]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[1]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[1]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[1]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[1]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[0]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[0]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[0]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[0]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[7]   ; yes                                                              ; yes                                        ;
; Total number of protected registers is 652                                                                                                                   ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; FOCUS_ADJ:adl|VCM_CTRL_P:pp|S[0..7]                                                                                                                          ; Lost fanout                                                                                     ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_RESET_DELAY:DY|READY                                                                                                          ; Stuck at VCC due to stuck port data_in                                                          ;
; Sdram_Control:u7|SA[12]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                          ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[0]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[0]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[0]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[0]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[0]     ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[0]     ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[0]     ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[0]     ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|delayed_wrptr_g[0]                                            ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[1]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[1]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[1]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[1]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[1]     ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[1]     ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[1]     ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[1]     ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|delayed_wrptr_g[1]                                            ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[2]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[2]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[2]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[2]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[2]     ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[2]     ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[2]     ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[2]     ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|delayed_wrptr_g[2]                                            ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[3]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[3]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[3]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[3]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[3]     ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[3]     ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[3]     ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[3]     ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|delayed_wrptr_g[3]                                            ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[4]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[4]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[4]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[4]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[4]     ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[4]     ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[4]     ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[4]     ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|delayed_wrptr_g[4]                                            ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[5]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[5]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[5]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[5]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[5]     ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[5]     ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[5]     ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[5]     ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|delayed_wrptr_g[5]                                            ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[6]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[6]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[6]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[6]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[6]     ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[6]     ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[6]     ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[6]     ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|delayed_wrptr_g[6]                                            ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[7]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[7]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[7]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[7]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[7]     ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[7]     ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[7]     ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[7]     ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|delayed_wrptr_g[7]                                            ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[8]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[8]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[8]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[8]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[8]     ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[8]     ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[8]     ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[8]     ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|delayed_wrptr_g[8]                                            ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[9]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[9]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[9]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[9]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[9]     ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[9]     ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[9]     ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[9]     ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|delayed_wrptr_g[9]                                            ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[10]   ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[10]   ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[10]   ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[10]   ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[10]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[10]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[10]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[10]    ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|delayed_wrptr_g[10]                                           ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|rdptr_g[0..10]                                                ; Stuck at GND due to stuck port clock                                                            ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a0                        ; Stuck at VCC due to stuck port clock                                                            ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a1                        ; Stuck at GND due to stuck port clock                                                            ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a2                        ; Stuck at GND due to stuck port clock                                                            ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a3                        ; Stuck at GND due to stuck port clock                                                            ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a4                        ; Stuck at GND due to stuck port clock                                                            ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a5                        ; Stuck at GND due to stuck port clock                                                            ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a6                        ; Stuck at GND due to stuck port clock                                                            ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a7                        ; Stuck at GND due to stuck port clock                                                            ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a8                        ; Stuck at GND due to stuck port clock                                                            ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a9                        ; Stuck at GND due to stuck port clock                                                            ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a10                       ; Stuck at GND due to stuck port clock                                                            ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p|parity6                           ; Stuck at VCC due to stuck port clock                                                            ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p|sub_parity7a[0,1]                 ; Stuck at GND due to stuck port clock                                                            ;
; Sdram_Control:u7|mDATAOUT[10..15]                                                                                                                            ; Lost fanout                                                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_RESET_DELAY:DY|READY                                                                              ; Stuck at VCC due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[23]                                                                                 ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_RESET_DELAY:DY|READY                                                                             ; Stuck at VCC due to stuck port data_in                                                          ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|R_VCM_DATA[4..13]                                                                                                                 ; Lost fanout                                                                                     ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_RESET_DELAY:DY|DELAY[0..31]                                                                                                   ; Lost fanout                                                                                     ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|DATA16[0..13]                                                                                                    ; Lost fanout                                                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_RESET_DELAY:DY|DELAY[0..31]                                                                       ; Lost fanout                                                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_RESET_DELAY:DY|DELAY[0..31]                                                                      ; Lost fanout                                                                                     ;
; st_ready                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                          ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[10]                                ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[10]                                ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[10]                                ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[10]                                ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[10]                               ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[10]                               ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[10]                               ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[10]                               ; Lost fanout                                                                                     ;
; FOCUS_ADJ:adl|LCD_COUNTER:cv1|rVS                                                                                                                            ; Merged with FOCUS_ADJ:adl|VCM_CTRL_P:pp|rVS                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|ST[7]                                                                                                ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|ST[6]                       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[7]                                                                            ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[6]   ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[6,7]                                                                            ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[5]     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[7]                                                                               ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[6]      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[31]                                                                                 ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[25]        ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[29]                                                                                 ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[27]        ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[28]                                                                                 ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[24]        ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[7]                                                                                                         ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[6]                                ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[6,7]                                                                                                         ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[5]                                  ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[7]                                                                                                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[6]                                   ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[31]                                                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[31]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[31]                                                                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[31]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[30]                                                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[30]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[30]                                                                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[30]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[29]                                                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[29]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[29]                                                                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[29]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[28]                                                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[28]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[28]                                                                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[28]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[27]                                                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[27]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[27]                                                                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[27]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[26]                                                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[26]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[26]                                                                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[26]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[25]                                                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[25]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[25]                                                                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[25]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[24]                                                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[24]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[24]                                                                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[24]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[23]                                                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[23]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[23]                                                                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[23]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[22]                                                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[22]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[22]                                                                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[22]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[21]                                                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[21]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[21]                                                                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[21]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[20]                                                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[20]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[20]                                                                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[20]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[19]                                                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[19]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[19]                                                                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[19]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[18]                                                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[18]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[18]                                                                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[18]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[17]                                                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[17]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[17]                                                                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[17]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[16]                                                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[16]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[16]                                                                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[16]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[15]                                                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[15]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[15]                                                                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[15]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[14]                                                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[14]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[14]                                                                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[14]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[13]                                                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[13]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[13]                                                                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[13]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[12]                                                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[12]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[12]                                                                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[12]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[11]                                                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[11]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[11]                                                                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[11]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[10]                                                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[10]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[10]                                                                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[10]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[9]                                                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[9]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[9]                                                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[9]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[8]                                                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[8]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[8]                                                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[8]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[7]                                                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[7]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[7]                                                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[7]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[6]                                                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[6]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[6]                                                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[6]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[5]                                                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[5]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[5]                                                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[5]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[4]                                                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[4]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[4]                                                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[4]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[3]                                                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[3]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[3]                                                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[3]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[2]                                                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[2]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[2]                                                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[2]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[1]                                                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[1]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[1]                                                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[1]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[0]                                                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[0]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[0]                                                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[0]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[23..31]                                                                                  ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[16]             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[7,13,14]                                                                                 ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[11]             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[9]                                                                                       ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[10]             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[4..7]                                                                       ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[3] ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[3..7]                                                                         ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[2]   ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[4..7]                                                                                                    ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[3]                              ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[3..7]                                                                                                      ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[2]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[7]                                                                             ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[6]    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[6,7]                                                                             ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[5]      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[7]                                                                                ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[6]       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|ST[7]                                                                                                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|ST[6]                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[4..7]                                                                        ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[3]  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[3..7]                                                                          ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[2]    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[7]                                                                                        ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[1]               ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[7]                                                                                                                        ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[6]                                               ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[0..2,5..7]                                                                                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[6]                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|POINTER[7..15]                                                                                        ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|POINTER[0]                   ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[1,5..7]                                                                                    ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[0]                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[7,13,14]                                                                                    ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[11]                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[6]                                                                                        ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[2]               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[5]                                                                                        ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[3]               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[4]                                                                                        ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[0]               ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[4]                                                                                                                     ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[3]                                            ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|WORD_DATA[0..3]                                                                                                                   ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[3]                                            ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[3,4]                                                                                       ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[2]                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[30]                                                                                 ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[26]        ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[9]                                                                                          ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[10]                ;
; wr2_req                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                          ;
; Sdram_Control:u7|rWR1_ADDR[0..7]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; Sdram_Control:u7|rWR2_ADDR[0..7]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; Sdram_Control:u7|rRD1_ADDR[0..7]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; Sdram_Control:u7|rRD2_ADDR[1..7]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; Sdram_Control:u7|mLENGTH[0..7,9,10]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                          ;
; Sdram_Control:u7|rRD2_ADDR[0]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                          ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[2]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[2]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[2]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[2]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[2]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[2]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[2]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[2]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[3]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[3]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[3]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[3]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[3]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[3]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[3]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[3]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[0]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[0]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[0]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[0]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[0]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[0]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[0]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[0]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[1]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[1]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[1]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[1]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[1]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[1]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[1]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[1]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[4]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[4]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[4]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[4]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[4]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[4]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[4]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[4]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[5]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[5]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[5]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[5]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[5]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[5]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[5]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[5]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[8]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[8]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[8]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[8]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[8]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[8]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[8]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[8]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[9]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[9]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[9]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[9]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[9]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[9]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[9]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[9]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[6]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[6]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[6]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[6]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[6]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[6]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[6]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[6]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[7]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[7]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[7]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[7]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[7]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[7]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[7]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[7]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[10] ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[10] ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[10] ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[10] ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[10] ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[10] ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[10] ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[10] ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|wrptr_g[0..10]                                               ; Stuck at GND due to stuck port clock_enable                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[11]                                                                                      ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[11]                                                                                         ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[27]                                                                                 ; Stuck at VCC due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[24]                                                                                 ; Stuck at GND due to stuck port data_in                                                          ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|delayed_wrptr_g[0..10]                                       ; Stuck at GND due to stuck port data_in                                                          ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a1                       ; Stuck at GND due to stuck port clock_enable                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a2                       ; Stuck at GND due to stuck port clock_enable                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a3                       ; Stuck at GND due to stuck port clock_enable                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a4                       ; Stuck at GND due to stuck port clock_enable                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a5                       ; Stuck at GND due to stuck port clock_enable                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a6                       ; Stuck at GND due to stuck port clock_enable                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a7                       ; Stuck at GND due to stuck port clock_enable                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a8                       ; Stuck at GND due to stuck port clock_enable                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a9                       ; Stuck at GND due to stuck port clock_enable                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a10                      ; Stuck at GND due to stuck port clock_enable                                                     ;
; Sdram_Control:u7|mADDR[0..7]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                          ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p|sub_parity10a[0,1]               ; Lost fanout                                                                                     ;
; Sdram_Control:u7|control_interface:u_control_interface|SADDR[0..7]                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a0                       ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p|parity9                          ; Lost fanout                                                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|POINTER[15]                                                                                          ; Stuck at GND due to stuck port data_in                                                          ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[6]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[0]                                                                                         ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[3]                                                                                        ; Stuck at VCC due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[0]                                                                                        ; Stuck at GND due to stuck port data_in                                                          ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[3]                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[2]                                                                                         ; Stuck at VCC due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[2]                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[2]                                                                                                         ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[2]                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[3]                                                                          ; Stuck at GND due to stuck port data_in                                                          ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[3]                                                                                                       ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[3]                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|ST[6,7]                                                                                               ; Stuck at GND due to stuck port clock_enable                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[5]                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[6]                                                                            ; Stuck at GND due to stuck port clock_enable                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[5]                                                                              ; Stuck at GND due to stuck port clock_enable                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[5]                                                                               ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[6]                                                                               ; Stuck at GND due to stuck port clock_enable                                                     ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[5]                                                                                                         ; Stuck at GND due to stuck port data_in                                                          ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[6]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                     ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[5]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[5]                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[6]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[5]                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[6]                                                                             ; Stuck at GND due to stuck port clock_enable                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[5]                                                                               ; Stuck at GND due to stuck port clock_enable                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[5]                                                                                ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[6]                                                                                ; Stuck at GND due to stuck port clock_enable                                                     ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|ST[6]                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[0..7]                                                                       ; Stuck at GND due to stuck port clock                                                            ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[0..7]                                                                                                    ; Stuck at GND due to stuck port clock                                                            ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[0..7]                                                                        ; Stuck at GND due to stuck port clock                                                            ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|ST[6]                                                                                                ; Stuck at GND due to stuck port data_in                                                          ;
; state~2                                                                                                                                                      ; Lost fanout                                                                                     ;
; state~3                                                                                                                                                      ; Lost fanout                                                                                     ;
; Total Number of Removed Registers = 679                                                                                                                      ;                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                               ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wr2_req                                                                                                                                                     ; Stuck at GND              ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[2],  ;
;                                                                                                                                                             ; due to stuck port data_in ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[2],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[2],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[2],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[2],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[2],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[2],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[2],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[4],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[4],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[4],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[4],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[4],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[4],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[4],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[4],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[8],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[8],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[8],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[8],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[8],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[8],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[8],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[8],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[10], ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[10], ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[10], ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[10], ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[10], ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[10], ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[10], ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[10], ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|wrptr_g[10],                                                  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|wrptr_g[9],                                                   ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|wrptr_g[8],                                                   ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|wrptr_g[7],                                                   ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|wrptr_g[6],                                                   ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|wrptr_g[5],                                                   ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|wrptr_g[4],                                                   ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|wrptr_g[3],                                                   ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|wrptr_g[2],                                                   ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|wrptr_g[1],                                                   ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|wrptr_g[0],                                                   ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|delayed_wrptr_g[10],                                          ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|delayed_wrptr_g[9],                                           ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|delayed_wrptr_g[8],                                           ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|delayed_wrptr_g[7],                                           ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|delayed_wrptr_g[6],                                           ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|delayed_wrptr_g[5],                                           ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|delayed_wrptr_g[4],                                           ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|delayed_wrptr_g[3],                                           ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|delayed_wrptr_g[2],                                           ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|delayed_wrptr_g[1],                                           ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|delayed_wrptr_g[0],                                           ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a1,                       ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a2,                       ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a3,                       ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a4,                       ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a5,                       ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a6,                       ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a7,                       ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a8,                       ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a9,                       ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a10,                      ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p|sub_parity10a[1],                 ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p|sub_parity10a[0],                 ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p|parity9                           ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; Lost Fanouts              ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[0],    ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[0],    ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[0],    ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[0],    ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[0],     ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[0],     ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[0],     ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[0],     ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|delayed_wrptr_g[0],                                            ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[1],    ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[1],    ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[1],    ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[1],    ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[1],     ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[1],     ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[1],     ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[1],     ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|delayed_wrptr_g[1],                                            ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[2],    ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[2],    ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[2],    ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[2],    ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[2],     ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[2],     ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[2],     ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[2],     ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|delayed_wrptr_g[2],                                            ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[4],    ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[4],    ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[4],    ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[4],    ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[4],     ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[4],     ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[4],     ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[4],     ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|delayed_wrptr_g[4],                                            ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[5],    ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[5],    ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[5],    ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[5],    ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[5],     ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[5],     ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[5],     ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[5],     ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|delayed_wrptr_g[5]                                             ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; Lost Fanouts              ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[6],    ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[6],    ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[6],    ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[6],    ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[6],     ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[6],     ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[6],     ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[6],     ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|delayed_wrptr_g[6],                                            ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[7],    ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[7],    ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[7],    ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[7],    ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[7],     ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[7],     ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[7],     ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[7],     ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|delayed_wrptr_g[7],                                            ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[8],    ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[8],    ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[8],    ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[8],    ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[8],     ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[8],     ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[8],     ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[8],     ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|delayed_wrptr_g[8],                                            ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[10],   ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[10],   ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[10],   ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[10],   ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[10],    ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[10],    ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[10],    ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[10],    ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|delayed_wrptr_g[10]                                            ;
; Sdram_Control:u7|mDATAOUT[10]                                                                                                                               ; Lost Fanouts              ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|wrfull_eq_comp_lsb_mux_reg,                                   ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[3],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[3],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[3],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[3],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[3],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[3],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[3],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[3],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[0],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[0],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[0],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[0],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[0],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[0],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[0],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[0],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[5],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[5],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[5],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[5],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[5],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[5],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[5],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[5],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a0                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; Lost Fanouts              ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[9],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[9],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[9],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[9],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[9],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[9],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[9],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[9],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[6],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[6],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[6],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[6],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[6],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[6],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[6],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[6]   ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_RESET_DELAY:DY|READY                                                                                                         ; Stuck at VCC              ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[2],                                                                                                         ;
;                                                                                                                                                             ; due to stuck port data_in ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[3],                                                                                                       ;
;                                                                                                                                                             ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[5],                                                                                                         ;
;                                                                                                                                                             ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[6],                                                                                                         ;
;                                                                                                                                                             ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[5],                                                                                                           ;
;                                                                                                                                                             ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[5],                                                                                                            ;
;                                                                                                                                                             ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[6],                                                                                                            ;
;                                                                                                                                                             ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[0],                                                                                                       ;
;                                                                                                                                                             ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[1],                                                                                                       ;
;                                                                                                                                                             ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[2],                                                                                                       ;
;                                                                                                                                                             ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[3],                                                                                                       ;
;                                                                                                                                                             ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[4],                                                                                                       ;
;                                                                                                                                                             ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[5],                                                                                                       ;
;                                                                                                                                                             ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[6],                                                                                                       ;
;                                                                                                                                                             ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[7]                                                                                                        ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_RESET_DELAY:DY|READY                                                                             ; Stuck at VCC              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[2],                                                                             ;
;                                                                                                                                                             ; due to stuck port data_in ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[3],                                                                           ;
;                                                                                                                                                             ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[5],                                                                             ;
;                                                                                                                                                             ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[6],                                                                             ;
;                                                                                                                                                             ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[5],                                                                               ;
;                                                                                                                                                             ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[5],                                                                                ;
;                                                                                                                                                             ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[6],                                                                                ;
;                                                                                                                                                             ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[0],                                                                           ;
;                                                                                                                                                             ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[1],                                                                           ;
;                                                                                                                                                             ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[2],                                                                           ;
;                                                                                                                                                             ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[3],                                                                           ;
;                                                                                                                                                             ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[4],                                                                           ;
;                                                                                                                                                             ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[5],                                                                           ;
;                                                                                                                                                             ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[6],                                                                           ;
;                                                                                                                                                             ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[7]                                                                            ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_RESET_DELAY:DY|READY                                                                            ; Stuck at VCC              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[2],                                                                            ;
;                                                                                                                                                             ; due to stuck port data_in ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[3],                                                                          ;
;                                                                                                                                                             ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[5],                                                                            ;
;                                                                                                                                                             ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[6],                                                                            ;
;                                                                                                                                                             ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[5],                                                                              ;
;                                                                                                                                                             ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[5],                                                                               ;
;                                                                                                                                                             ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[6],                                                                               ;
;                                                                                                                                                             ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[1],                                                                          ;
;                                                                                                                                                             ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[0],                                                                          ;
;                                                                                                                                                             ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[2],                                                                          ;
;                                                                                                                                                             ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[3],                                                                          ;
;                                                                                                                                                             ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[4],                                                                          ;
;                                                                                                                                                             ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[5],                                                                          ;
;                                                                                                                                                             ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[6],                                                                          ;
;                                                                                                                                                             ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[7]                                                                           ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a0                       ; Stuck at VCC              ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a1,                        ;
;                                                                                                                                                             ; due to stuck port clock   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a2,                        ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a3,                        ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a4,                        ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a5,                        ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a6,                        ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a7,                        ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a8,                        ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a9,                        ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a10                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[3]   ; Lost Fanouts              ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[3],    ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[3],    ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[3],    ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[3],     ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[3],     ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[3],     ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[3],     ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|delayed_wrptr_g[3]                                             ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[9]   ; Lost Fanouts              ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[9],    ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[9],    ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[9],    ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[9],     ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[9],     ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[9],     ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[9],     ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|delayed_wrptr_g[9]                                             ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[1] ; Lost Fanouts              ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[1],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[1],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[1],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[1],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[1],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[1],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[1]   ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[7] ; Lost Fanouts              ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[7],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[7],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[7],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[7],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[7],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[7],  ;
;                                                                                                                                                             ;                           ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[7]   ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[11]                                                                                     ; Stuck at GND              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[11],                                                                                         ;
;                                                                                                                                                             ; due to stuck port data_in ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|ST[7],                                                                                                 ;
;                                                                                                                                                             ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|ST[6]                                                                                                  ;
; Sdram_Control:u7|rWR1_ADDR[7]                                                                                                                               ; Stuck at GND              ; Sdram_Control:u7|mADDR[7],                                                                                                                                    ;
;                                                                                                                                                             ; due to stuck port data_in ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[7]                                                                                               ;
; Sdram_Control:u7|rWR1_ADDR[6]                                                                                                                               ; Stuck at GND              ; Sdram_Control:u7|mADDR[6],                                                                                                                                    ;
;                                                                                                                                                             ; due to stuck port data_in ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[6]                                                                                               ;
; Sdram_Control:u7|rWR1_ADDR[5]                                                                                                                               ; Stuck at GND              ; Sdram_Control:u7|mADDR[5],                                                                                                                                    ;
;                                                                                                                                                             ; due to stuck port data_in ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[5]                                                                                               ;
; Sdram_Control:u7|rWR1_ADDR[4]                                                                                                                               ; Stuck at GND              ; Sdram_Control:u7|mADDR[4],                                                                                                                                    ;
;                                                                                                                                                             ; due to stuck port data_in ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[4]                                                                                               ;
; Sdram_Control:u7|rWR1_ADDR[3]                                                                                                                               ; Stuck at GND              ; Sdram_Control:u7|mADDR[3],                                                                                                                                    ;
;                                                                                                                                                             ; due to stuck port data_in ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[3]                                                                                               ;
; Sdram_Control:u7|rWR1_ADDR[2]                                                                                                                               ; Stuck at GND              ; Sdram_Control:u7|mADDR[2],                                                                                                                                    ;
;                                                                                                                                                             ; due to stuck port data_in ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[2]                                                                                               ;
; Sdram_Control:u7|rWR1_ADDR[1]                                                                                                                               ; Stuck at GND              ; Sdram_Control:u7|mADDR[1],                                                                                                                                    ;
;                                                                                                                                                             ; due to stuck port data_in ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[1]                                                                                               ;
; Sdram_Control:u7|rWR1_ADDR[0]                                                                                                                               ; Stuck at GND              ; Sdram_Control:u7|mADDR[0],                                                                                                                                    ;
;                                                                                                                                                             ; due to stuck port data_in ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[0]                                                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[23]                                                                                ; Stuck at GND              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|POINTER[15]                                                                                           ;
;                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[27]                                                                                ; Stuck at VCC              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[3]                                                                                         ;
;                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[24]                                                                                ; Stuck at GND              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[0]                                                                                         ;
;                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5046  ;
; Number of registers using Synchronous Clear  ; 759   ;
; Number of registers using Synchronous Load   ; 367   ;
; Number of registers using Asynchronous Clear ; 2320  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1893  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                                 ; 9       ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                                 ; 9       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|SCLO                                                                                                                                                                                                                                                ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|SCLO                                                                                                                                                                                                                                                  ; 3       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|SCLO                                                                                                                                                                                                                                                   ; 2       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|SCLO                                                                                                                                                                                                                                                                             ; 2       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|SCLO                                                                                                                                                                                                                                                                               ; 3       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|SCLO                                                                                                                                                                                                                                                                                ; 2       ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a0                                                                                                                                                                                                                ; 18      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|END_OK                                                                                                                                                                                                                                              ; 7       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|END_OK                                                                                                                                                                                                                                                 ; 8       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|END_OK                                                                                                                                                                                                                                                ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                            ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                            ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a0                                                                                                                                                                                           ; 14      ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a0                                                                                                                                                                                                                ; 7       ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|a_graycounter_tv6:rdptr_g1p|parity6                                                                                                                                                                                                                   ; 14      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|END_OK                                                                                                                                                                                                                                               ; 5       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|END_OK                                                                                                                                                                                                                                                  ; 7       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|END_OK                                                                                                                                                                                                                                                 ; 4       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|W_WORD_GO                                                                                                                                                                                                                                                               ; 7       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|W_POINTER_GO                                                                                                                                                                                                                                                            ; 6       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GO                                                                                                                                                                                                                                                                    ; 7       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|W_WORD_GO                                                                                                                                                                                                                                                                                            ; 8       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|W_POINTER_GO                                                                                                                                                                                                                                                                                         ; 6       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|R_GO                                                                                                                                                                                                                                                                                                 ; 7       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a0                                                                                                                                                                                           ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p|parity6                                                                                                                                                                                              ; 9       ;
; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|a_graycounter_pdc:wrptr_g1p|parity9                                                                                                                                                                                                                   ; 4       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|SDAO                                                                                                                                                                                                                                                                             ; 2       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|SDAO                                                                                                                                                                                                                                                                               ; 2       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|SDAO                                                                                                                                                                                                                                                                                ; 3       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|SDAO                                                                                                                                                                                                                                                ; 3       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|SDAO                                                                                                                                                                                                                                                  ; 3       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|SDAO                                                                                                                                                                                                                                                   ; 4       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|SCLO                                                                                                                                                                                                                                                 ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|SCLO                                                                                                                                                                                                                                                   ; 3       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|SCLO                                                                                                                                                                                                                                                    ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|SDAO                                                                                                                                                                                                                                                 ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|SDAO                                                                                                                                                                                                                                                   ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|SDAO                                                                                                                                                                                                                                                    ; 3       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|END_OK                                                                                                                                                                                                                                                                           ; 10      ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|END_OK                                                                                                                                                                                                                                                                             ; 6       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|END_OK                                                                                                                                                                                                                                                                              ; 8       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_kdc:wrptr_g1p|parity9                                                                                                                                                                                              ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                           ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                           ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a0                                                                                                                                                                                          ; 7       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                           ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                           ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a0                                                                                                                                                                                          ; 7       ;
; Sdram_Control:u7|rWR2_ADDR[8]                                                                                                                                                                                                                                                                                                   ; 2       ;
; Sdram_Control:u7|rWR2_ADDR[12]                                                                                                                                                                                                                                                                                                  ; 3       ;
; Sdram_Control:u7|rRD2_ADDR[13]                                                                                                                                                                                                                                                                                                  ; 3       ;
; Sdram_Control:u7|rRD1_ADDR[13]                                                                                                                                                                                                                                                                                                  ; 3       ;
; Sdram_Control:u7|rWR1_ADDR[13]                                                                                                                                                                                                                                                                                                  ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[14]                                                                                                                                                                                                                                                                                                  ; 3       ;
; Sdram_Control:u7|rRD2_ADDR[15]                                                                                                                                                                                                                                                                                                  ; 3       ;
; Sdram_Control:u7|rRD1_ADDR[15]                                                                                                                                                                                                                                                                                                  ; 3       ;
; Sdram_Control:u7|rWR1_ADDR[15]                                                                                                                                                                                                                                                                                                  ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[16]                                                                                                                                                                                                                                                                                                  ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[18]                                                                                                                                                                                                                                                                                                  ; 3       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|W_WORD_GO                                                                                                                                                                                                                                                                ; 7       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|R_GO                                                                                                                                                                                                                                                                     ; 6       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|W_POINTER_GO                                                                                                                                                                                                                                                             ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a0                                                                                                                                                                                          ; 11      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_ov6:rdptr_g1p|parity6                                                                                                                                                                                             ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_ov6:rdptr_g1p|parity6                                                                                                                                                                                             ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p|parity9                                                                                                                                                                                             ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a0                                                                                                                                                                                           ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_kdc:wrptr_g1p|parity9                                                                                                                                                                                              ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 81                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1|H_CNT[6]                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|command:u_command|BA[1]                                                                                               ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|control_interface:u_control_interface|timer[14]                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1|V_CNT[3]                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|command:u_command|command_delay[3]                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|rSUM[9]                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:hs|CNT[15]                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|CNT[13]                                                                               ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|command:u_command|SA[1]                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|command:u_command|rp_done                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[16]                                                                                                ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[9]                                                                                                      ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|mADDR[21]                                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|CMD[0]                                                                                                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|mRD                                                                                                                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|mWR                                                                                                                   ;
; 128:1              ; 8 bits    ; 680 LEs       ; 0 LEs                ; 680 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CNT[2]                                                                         ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|DELY[0]                                                      ;
; 128:1              ; 8 bits    ; 680 LEs       ; 0 LEs                ; 680 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|CNT[6]                                                        ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|DELY[3]                                                                                   ;
; 128:1              ; 8 bits    ; 680 LEs       ; 0 LEs                ; 680 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|CNT[6]                                                                                     ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|CNT[5]                                                       ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|CNT[0]                                                                                    ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|DELY[7]                                                       ;
; 128:1              ; 8 bits    ; 680 LEs       ; 0 LEs                ; 680 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|CNT[7]                                                         ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|CNT[6]                                                        ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|ST[2]                                                                                                                 ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[4]                                                    ;
; 64:1               ; 7 bits    ; 294 LEs       ; 7 LEs                ; 287 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|A[8]                                                          ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|DELY[7]                                                       ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[0]                                                                                 ;
; 64:1               ; 7 bits    ; 294 LEs       ; 7 LEs                ; 287 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|A[2]                                                                                       ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|DELY[0]                                                                                    ;
; 256:1              ; 18 bits   ; 3060 LEs      ; 144 LEs              ; 2916 LEs               ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[2]                                                                 ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|CNT[0]                                                     ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|CNT[0]                                                                                  ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[7]                                                     ;
; 64:1               ; 7 bits    ; 294 LEs       ; 7 LEs                ; 287 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|A[8]                                                           ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|DELY[4]                                                        ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|BYTE[0]                                                       ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|BYTE[1]                                                                                    ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|CNT[1]                                                      ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|WCNT[7]                                                                                                     ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|CNT[1]                                                                                                      ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|BYTE[0]                                                        ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|DATA16[1]                                                     ;
; 130:1              ; 16 bits   ; 1376 LEs      ; 0 LEs                ; 1376 LEs               ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|WCNT[5]                                                                        ;
; 257:1              ; 8 bits    ; 1368 LEs      ; 0 LEs                ; 1368 LEs               ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CNT[5]                                                                          ;
; 130:1              ; 3 bits    ; 258 LEs       ; 3 LEs                ; 255 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|POINTER[15]                                                                    ;
; 130:1              ; 17 bits   ; 1462 LEs      ; 17 LEs               ; 1445 LEs               ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|POINTER[3]                                                                     ;
; 67:1               ; 3 bits    ; 132 LEs       ; 6 LEs                ; 126 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[2]                                                                                   ;
; 67:1               ; 3 bits    ; 132 LEs       ; 6 LEs                ; 126 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[1]                                                      ;
; 67:1               ; 3 bits    ; 132 LEs       ; 6 LEs                ; 126 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[0]                                                       ;
; 130:1              ; 2 bits    ; 172 LEs       ; 0 LEs                ; 172 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[3]                                                                                               ;
; 258:1              ; 8 bits    ; 1376 LEs      ; 0 LEs                ; 1376 LEs               ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WCNT[5]                                                                         ;
; 131:1              ; 6 bits    ; 522 LEs       ; 294 LEs              ; 228 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[3]                                                      ;
; 68:1               ; 3 bits    ; 135 LEs       ; 45 LEs               ; 90 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[0]                                                        ;
; 131:1              ; 6 bits    ; 522 LEs       ; 294 LEs              ; 228 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[1]                                                                                   ;
; 68:1               ; 3 bits    ; 135 LEs       ; 45 LEs               ; 90 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[1]                                                                                     ;
; 131:1              ; 6 bits    ; 522 LEs       ; 294 LEs              ; 228 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[3]                                                       ;
; 68:1               ; 3 bits    ; 135 LEs       ; 45 LEs               ; 90 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[5]                                                         ;
; 130:1              ; 10 bits   ; 860 LEs       ; 0 LEs                ; 860 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|WORD_DATA[5]                                                                                                ;
; 258:1              ; 2 bits    ; 344 LEs       ; 2 LEs                ; 342 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[0]                                                                   ;
; 258:1              ; 7 bits    ; 1204 LEs      ; 7 LEs                ; 1197 LEs               ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|POINTER[3]                                                                      ;
; 132:1              ; 3 bits    ; 264 LEs       ; 57 LEs               ; 207 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[6]                                                         ;
; 132:1              ; 3 bits    ; 264 LEs       ; 57 LEs               ; 207 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[6]                                                                                      ;
; 21:1               ; 2 bits    ; 28 LEs        ; 4 LEs                ; 24 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|A[8]                                                          ;
; 132:1              ; 3 bits    ; 264 LEs       ; 57 LEs               ; 207 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[6]                                                          ;
; 133:1              ; 4 bits    ; 352 LEs       ; 16 LEs               ; 336 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[3]                                                    ;
; 133:1              ; 4 bits    ; 352 LEs       ; 16 LEs               ; 336 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[0]                                                                                 ;
; 133:1              ; 4 bits    ; 352 LEs       ; 16 LEs               ; 336 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[0]                                                     ;
; 23:1               ; 8 bits    ; 120 LEs       ; 16 LEs               ; 104 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|A[7]                                                         ;
; 134:1              ; 32 bits   ; 2848 LEs      ; 0 LEs                ; 2848 LEs               ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|DELY[2]                                                                        ;
; 23:1               ; 2 bits    ; 30 LEs        ; 4 LEs                ; 26 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|A[7]                                                                                      ;
; 23:1               ; 6 bits    ; 90 LEs        ; 12 LEs               ; 78 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|A[2]                                                                                      ;
; 23:1               ; 6 bits    ; 90 LEs        ; 12 LEs               ; 78 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|A[4]                                                          ;
; 70:1               ; 8 bits    ; 368 LEs       ; 24 LEs               ; 344 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|A[3]                                                       ;
; 70:1               ; 2 bits    ; 92 LEs        ; 6 LEs                ; 86 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|A[8]                                                                                    ;
; 70:1               ; 5 bits    ; 230 LEs       ; 20 LEs               ; 210 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|A[5]                                                                                    ;
; 70:1               ; 3 bits    ; 138 LEs       ; 12 LEs               ; 126 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|A[4]                                                        ;
; 70:1               ; 3 bits    ; 138 LEs       ; 12 LEs               ; 126 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|A[3]                                                        ;
; 135:1              ; 32 bits   ; 2880 LEs      ; 0 LEs                ; 2880 LEs               ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|DELY[0]                                                                                                     ;
; 132:1              ; 2 bits    ; 176 LEs       ; 24 LEs               ; 152 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|ST[5]                                                                                                       ;
; 263:1              ; 32 bits   ; 5600 LEs      ; 0 LEs                ; 5600 LEs               ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|DELY[24]                                                                        ;
; 261:1              ; 2 bits    ; 348 LEs       ; 28 LEs               ; 320 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|ST[7]                                                                           ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |DE1_SOC_D8M_RTL|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w16_n0_mux_dataout ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|RAW_RGB_BIN:bin|Add0                                                                                                      ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[2]                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv ;
+------------------------------+-------+------+----------------------------------+
; Assignment                   ; Value ; From ; To                               ;
+------------------------------+-------+------+----------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; const_zero_sig                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; const_zero_sig                   ;
+------------------------------+-------+------+----------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; const_zero_sig                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; const_zero_sig                  ;
+------------------------------+-------+------+---------------------------------+


+-----------------------------------------------------------------------+
; Source assignments for rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------+
; Assignment                      ; Value ; From ; To                   ;
+---------------------------------+-------+------+----------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                    ;
+---------------------------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated   ;
+---------------------------------------+------------------------+------+----------------------------+
; Assignment                            ; Value                  ; From ; To                         ;
+---------------------------------------+------------------------+------+----------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb      ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb      ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb      ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb      ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                ;
+---------------------------------------+------------------------+------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|a_graycounter_tv6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|a_graycounter_pdc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_epl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe14 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_jpl:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_jpl:ws_dgrp|dffpipe_4f9:dffpipe17 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated ;
+---------------------------------------+------------------------+------+------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                             ;
+---------------------------------------+------------------------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 9                      ; -    ; -                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                          ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                          ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                          ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                          ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                     ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                    ;
+---------------------------------------+------------------------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_ov6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|altsyncram_f1b1:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated ;
+---------------------------------------+------------------------+------+------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                             ;
+---------------------------------------+------------------------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 9                      ; -    ; -                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                          ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                          ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                          ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                          ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                     ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                    ;
+---------------------------------------+------------------------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_ov6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|altsyncram_f1b1:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated ;
+---------------------------------------+------------------------+------+-----------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                            ;
+---------------------------------------+------------------------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 9                      ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                         ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                         ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                         ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                         ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                   ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                    ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                   ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                   ;
+---------------------------------------+------------------------+------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_kdc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated ;
+---------------------------------------+------------------------+------+-----------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                            ;
+---------------------------------------+------------------------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 9                      ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                         ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                         ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                         ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                         ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                   ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                    ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                   ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                   ;
+---------------------------------------+------------------------+------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_kdc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------+
; Source assignments for FOCUS_ADJ:adl|VCM_I2C:i2c2            ;
+------------------------------+-------+------+----------------+
; Assignment                   ; Value ; From ; To             ;
+------------------------------+-------+------+----------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; const_zero_sig ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; const_zero_sig ;
+------------------------------+-------+------+----------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv ;
+----------------+------------------+------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                             ;
+----------------+------------------+------------------------------------------------------------------+
; WORD_NUM_MAX   ; 294              ; Signed Integer                                                   ;
; MIPI_I2C_ADDR  ; 01101100         ; Unsigned Binary                                                  ;
; P_ID1          ; 0011000000001011 ; Unsigned Binary                                                  ;
; P_ID2          ; 0011000000001100 ; Unsigned Binary                                                  ;
; TIME_LONG      ; 100              ; Signed Integer                                                   ;
; DELAY_TYPE     ; 10101010         ; Unsigned Binary                                                  ;
+----------------+------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv ;
+----------------------+------------------+-----------------------------------------------------------+
; Parameter Name       ; Value            ; Type                                                      ;
+----------------------+------------------+-----------------------------------------------------------+
; WORD_NUM_MAX         ; 13               ; Signed Integer                                            ;
; MIPI_BRIDGE_I2C_ADDR ; 00011100         ; Unsigned Binary                                           ;
; P_ID                 ; 0000000000000000 ; Unsigned Binary                                           ;
; TIME_LONG            ; 100              ; Signed Integer                                            ;
; FIFO_LEVEL           ; 0000000000001000 ; Unsigned Binary                                           ;
; DATA_FORMAT          ; 0000000000010000 ; Unsigned Binary                                           ;
; PLL_PRD              ; 1                ; Signed Integer                                            ;
; PLL_FBD              ; 39               ; Signed Integer                                            ;
; PLL_FRS              ; 1                ; Signed Integer                                            ;
; MCLK_HL              ; 1                ; Signed Integer                                            ;
; PPICLKDIV            ; 2                ; Signed Integer                                            ;
; MCLKREFDIV           ; 2                ; Signed Integer                                            ;
; SCLKDIV              ; 0                ; Signed Integer                                            ;
; WORDCOUNT            ; 800              ; Signed Integer                                            ;
+----------------------+------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_test:pll_ref|altpll:altpll_component ;
+-------------------------------+----------------------------+--------------------------+
; Parameter Name                ; Value                      ; Type                     ;
+-------------------------------+----------------------------+--------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                  ;
; PLL_TYPE                      ; AUTO                       ; Untyped                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_test ; Untyped                  ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                  ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                  ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                  ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer           ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                  ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                  ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                  ;
; LOCK_HIGH                     ; 1                          ; Untyped                  ;
; LOCK_LOW                      ; 1                          ; Untyped                  ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                  ;
; SKIP_VCO                      ; OFF                        ; Untyped                  ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                  ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                  ;
; BANDWIDTH                     ; 0                          ; Untyped                  ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                  ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                  ;
; DOWN_SPREAD                   ; 0                          ; Untyped                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                  ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                  ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                  ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                  ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                  ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                  ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                  ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                  ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                  ;
; CLK1_MULTIPLY_BY              ; 1                          ; Signed Integer           ;
; CLK0_MULTIPLY_BY              ; 2                          ; Signed Integer           ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                  ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                  ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                  ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                  ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                  ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                  ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                  ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                  ;
; CLK1_DIVIDE_BY                ; 2                          ; Signed Integer           ;
; CLK0_DIVIDE_BY                ; 5                          ; Signed Integer           ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                  ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                  ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                  ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                  ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                  ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                  ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK1_DUTY_CYCLE               ; 50                         ; Signed Integer           ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                  ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                  ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                  ;
; DPA_DIVIDER                   ; 0                          ; Untyped                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                  ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                  ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                  ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                  ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                  ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                  ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                  ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                  ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                  ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                  ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                  ;
; VCO_MIN                       ; 0                          ; Untyped                  ;
; VCO_MAX                       ; 0                          ; Untyped                  ;
; VCO_CENTER                    ; 0                          ; Untyped                  ;
; PFD_MIN                       ; 0                          ; Untyped                  ;
; PFD_MAX                       ; 0                          ; Untyped                  ;
; M_INITIAL                     ; 0                          ; Untyped                  ;
; M                             ; 0                          ; Untyped                  ;
; N                             ; 1                          ; Untyped                  ;
; M2                            ; 1                          ; Untyped                  ;
; N2                            ; 1                          ; Untyped                  ;
; SS                            ; 1                          ; Untyped                  ;
; C0_HIGH                       ; 0                          ; Untyped                  ;
; C1_HIGH                       ; 0                          ; Untyped                  ;
; C2_HIGH                       ; 0                          ; Untyped                  ;
; C3_HIGH                       ; 0                          ; Untyped                  ;
; C4_HIGH                       ; 0                          ; Untyped                  ;
; C5_HIGH                       ; 0                          ; Untyped                  ;
; C6_HIGH                       ; 0                          ; Untyped                  ;
; C7_HIGH                       ; 0                          ; Untyped                  ;
; C8_HIGH                       ; 0                          ; Untyped                  ;
; C9_HIGH                       ; 0                          ; Untyped                  ;
; C0_LOW                        ; 0                          ; Untyped                  ;
; C1_LOW                        ; 0                          ; Untyped                  ;
; C2_LOW                        ; 0                          ; Untyped                  ;
; C3_LOW                        ; 0                          ; Untyped                  ;
; C4_LOW                        ; 0                          ; Untyped                  ;
; C5_LOW                        ; 0                          ; Untyped                  ;
; C6_LOW                        ; 0                          ; Untyped                  ;
; C7_LOW                        ; 0                          ; Untyped                  ;
; C8_LOW                        ; 0                          ; Untyped                  ;
; C9_LOW                        ; 0                          ; Untyped                  ;
; C0_INITIAL                    ; 0                          ; Untyped                  ;
; C1_INITIAL                    ; 0                          ; Untyped                  ;
; C2_INITIAL                    ; 0                          ; Untyped                  ;
; C3_INITIAL                    ; 0                          ; Untyped                  ;
; C4_INITIAL                    ; 0                          ; Untyped                  ;
; C5_INITIAL                    ; 0                          ; Untyped                  ;
; C6_INITIAL                    ; 0                          ; Untyped                  ;
; C7_INITIAL                    ; 0                          ; Untyped                  ;
; C8_INITIAL                    ; 0                          ; Untyped                  ;
; C9_INITIAL                    ; 0                          ; Untyped                  ;
; C0_MODE                       ; BYPASS                     ; Untyped                  ;
; C1_MODE                       ; BYPASS                     ; Untyped                  ;
; C2_MODE                       ; BYPASS                     ; Untyped                  ;
; C3_MODE                       ; BYPASS                     ; Untyped                  ;
; C4_MODE                       ; BYPASS                     ; Untyped                  ;
; C5_MODE                       ; BYPASS                     ; Untyped                  ;
; C6_MODE                       ; BYPASS                     ; Untyped                  ;
; C7_MODE                       ; BYPASS                     ; Untyped                  ;
; C8_MODE                       ; BYPASS                     ; Untyped                  ;
; C9_MODE                       ; BYPASS                     ; Untyped                  ;
; C0_PH                         ; 0                          ; Untyped                  ;
; C1_PH                         ; 0                          ; Untyped                  ;
; C2_PH                         ; 0                          ; Untyped                  ;
; C3_PH                         ; 0                          ; Untyped                  ;
; C4_PH                         ; 0                          ; Untyped                  ;
; C5_PH                         ; 0                          ; Untyped                  ;
; C6_PH                         ; 0                          ; Untyped                  ;
; C7_PH                         ; 0                          ; Untyped                  ;
; C8_PH                         ; 0                          ; Untyped                  ;
; C9_PH                         ; 0                          ; Untyped                  ;
; L0_HIGH                       ; 1                          ; Untyped                  ;
; L1_HIGH                       ; 1                          ; Untyped                  ;
; G0_HIGH                       ; 1                          ; Untyped                  ;
; G1_HIGH                       ; 1                          ; Untyped                  ;
; G2_HIGH                       ; 1                          ; Untyped                  ;
; G3_HIGH                       ; 1                          ; Untyped                  ;
; E0_HIGH                       ; 1                          ; Untyped                  ;
; E1_HIGH                       ; 1                          ; Untyped                  ;
; E2_HIGH                       ; 1                          ; Untyped                  ;
; E3_HIGH                       ; 1                          ; Untyped                  ;
; L0_LOW                        ; 1                          ; Untyped                  ;
; L1_LOW                        ; 1                          ; Untyped                  ;
; G0_LOW                        ; 1                          ; Untyped                  ;
; G1_LOW                        ; 1                          ; Untyped                  ;
; G2_LOW                        ; 1                          ; Untyped                  ;
; G3_LOW                        ; 1                          ; Untyped                  ;
; E0_LOW                        ; 1                          ; Untyped                  ;
; E1_LOW                        ; 1                          ; Untyped                  ;
; E2_LOW                        ; 1                          ; Untyped                  ;
; E3_LOW                        ; 1                          ; Untyped                  ;
; L0_INITIAL                    ; 1                          ; Untyped                  ;
; L1_INITIAL                    ; 1                          ; Untyped                  ;
; G0_INITIAL                    ; 1                          ; Untyped                  ;
; G1_INITIAL                    ; 1                          ; Untyped                  ;
; G2_INITIAL                    ; 1                          ; Untyped                  ;
; G3_INITIAL                    ; 1                          ; Untyped                  ;
; E0_INITIAL                    ; 1                          ; Untyped                  ;
; E1_INITIAL                    ; 1                          ; Untyped                  ;
; E2_INITIAL                    ; 1                          ; Untyped                  ;
; E3_INITIAL                    ; 1                          ; Untyped                  ;
; L0_MODE                       ; BYPASS                     ; Untyped                  ;
; L1_MODE                       ; BYPASS                     ; Untyped                  ;
; G0_MODE                       ; BYPASS                     ; Untyped                  ;
; G1_MODE                       ; BYPASS                     ; Untyped                  ;
; G2_MODE                       ; BYPASS                     ; Untyped                  ;
; G3_MODE                       ; BYPASS                     ; Untyped                  ;
; E0_MODE                       ; BYPASS                     ; Untyped                  ;
; E1_MODE                       ; BYPASS                     ; Untyped                  ;
; E2_MODE                       ; BYPASS                     ; Untyped                  ;
; E3_MODE                       ; BYPASS                     ; Untyped                  ;
; L0_PH                         ; 0                          ; Untyped                  ;
; L1_PH                         ; 0                          ; Untyped                  ;
; G0_PH                         ; 0                          ; Untyped                  ;
; G1_PH                         ; 0                          ; Untyped                  ;
; G2_PH                         ; 0                          ; Untyped                  ;
; G3_PH                         ; 0                          ; Untyped                  ;
; E0_PH                         ; 0                          ; Untyped                  ;
; E1_PH                         ; 0                          ; Untyped                  ;
; E2_PH                         ; 0                          ; Untyped                  ;
; E3_PH                         ; 0                          ; Untyped                  ;
; M_PH                          ; 0                          ; Untyped                  ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; CLK0_COUNTER                  ; G0                         ; Untyped                  ;
; CLK1_COUNTER                  ; G0                         ; Untyped                  ;
; CLK2_COUNTER                  ; G0                         ; Untyped                  ;
; CLK3_COUNTER                  ; G0                         ; Untyped                  ;
; CLK4_COUNTER                  ; G0                         ; Untyped                  ;
; CLK5_COUNTER                  ; G0                         ; Untyped                  ;
; CLK6_COUNTER                  ; E0                         ; Untyped                  ;
; CLK7_COUNTER                  ; E1                         ; Untyped                  ;
; CLK8_COUNTER                  ; E2                         ; Untyped                  ;
; CLK9_COUNTER                  ; E3                         ; Untyped                  ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                  ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                  ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                  ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                  ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                  ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                  ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                  ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                  ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                  ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                  ;
; M_TIME_DELAY                  ; 0                          ; Untyped                  ;
; N_TIME_DELAY                  ; 0                          ; Untyped                  ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                  ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                  ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                  ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                  ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                  ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                  ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                  ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                  ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                  ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                  ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                  ;
; VCO_POST_SCALE                ; 0                          ; Untyped                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E               ; Untyped                  ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                  ;
; PORT_CLK1                     ; PORT_USED                  ; Untyped                  ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                  ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                  ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                  ;
; PORT_ARESET                   ; PORT_USED                  ; Untyped                  ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_LOCKED                   ; PORT_UNUSED                ; Untyped                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                  ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                  ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                  ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                  ;
; CBXI_PARAMETER                ; pll_test_altpll            ; Untyped                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                  ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                  ;
; DEVICE_FAMILY                 ; Cyclone V                  ; Untyped                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                  ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE           ;
+-------------------------------+----------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VIDEO_PLL:pll_ref1|altpll:altpll_component ;
+-------------------------------+-----------------------------+---------------------------+
; Parameter Name                ; Value                       ; Type                      ;
+-------------------------------+-----------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                   ;
; PLL_TYPE                      ; AUTO                        ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=VIDEO_PLL ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                   ;
; LOCK_HIGH                     ; 1                           ; Untyped                   ;
; LOCK_LOW                      ; 1                           ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                   ;
; SKIP_VCO                      ; OFF                         ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                   ;
; BANDWIDTH                     ; 0                           ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                   ;
; DOWN_SPREAD                   ; 0                           ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 1                           ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 2                           ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                   ;
; DPA_DIVIDER                   ; 0                           ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                   ;
; VCO_MIN                       ; 0                           ; Untyped                   ;
; VCO_MAX                       ; 0                           ; Untyped                   ;
; VCO_CENTER                    ; 0                           ; Untyped                   ;
; PFD_MIN                       ; 0                           ; Untyped                   ;
; PFD_MAX                       ; 0                           ; Untyped                   ;
; M_INITIAL                     ; 0                           ; Untyped                   ;
; M                             ; 0                           ; Untyped                   ;
; N                             ; 1                           ; Untyped                   ;
; M2                            ; 1                           ; Untyped                   ;
; N2                            ; 1                           ; Untyped                   ;
; SS                            ; 1                           ; Untyped                   ;
; C0_HIGH                       ; 0                           ; Untyped                   ;
; C1_HIGH                       ; 0                           ; Untyped                   ;
; C2_HIGH                       ; 0                           ; Untyped                   ;
; C3_HIGH                       ; 0                           ; Untyped                   ;
; C4_HIGH                       ; 0                           ; Untyped                   ;
; C5_HIGH                       ; 0                           ; Untyped                   ;
; C6_HIGH                       ; 0                           ; Untyped                   ;
; C7_HIGH                       ; 0                           ; Untyped                   ;
; C8_HIGH                       ; 0                           ; Untyped                   ;
; C9_HIGH                       ; 0                           ; Untyped                   ;
; C0_LOW                        ; 0                           ; Untyped                   ;
; C1_LOW                        ; 0                           ; Untyped                   ;
; C2_LOW                        ; 0                           ; Untyped                   ;
; C3_LOW                        ; 0                           ; Untyped                   ;
; C4_LOW                        ; 0                           ; Untyped                   ;
; C5_LOW                        ; 0                           ; Untyped                   ;
; C6_LOW                        ; 0                           ; Untyped                   ;
; C7_LOW                        ; 0                           ; Untyped                   ;
; C8_LOW                        ; 0                           ; Untyped                   ;
; C9_LOW                        ; 0                           ; Untyped                   ;
; C0_INITIAL                    ; 0                           ; Untyped                   ;
; C1_INITIAL                    ; 0                           ; Untyped                   ;
; C2_INITIAL                    ; 0                           ; Untyped                   ;
; C3_INITIAL                    ; 0                           ; Untyped                   ;
; C4_INITIAL                    ; 0                           ; Untyped                   ;
; C5_INITIAL                    ; 0                           ; Untyped                   ;
; C6_INITIAL                    ; 0                           ; Untyped                   ;
; C7_INITIAL                    ; 0                           ; Untyped                   ;
; C8_INITIAL                    ; 0                           ; Untyped                   ;
; C9_INITIAL                    ; 0                           ; Untyped                   ;
; C0_MODE                       ; BYPASS                      ; Untyped                   ;
; C1_MODE                       ; BYPASS                      ; Untyped                   ;
; C2_MODE                       ; BYPASS                      ; Untyped                   ;
; C3_MODE                       ; BYPASS                      ; Untyped                   ;
; C4_MODE                       ; BYPASS                      ; Untyped                   ;
; C5_MODE                       ; BYPASS                      ; Untyped                   ;
; C6_MODE                       ; BYPASS                      ; Untyped                   ;
; C7_MODE                       ; BYPASS                      ; Untyped                   ;
; C8_MODE                       ; BYPASS                      ; Untyped                   ;
; C9_MODE                       ; BYPASS                      ; Untyped                   ;
; C0_PH                         ; 0                           ; Untyped                   ;
; C1_PH                         ; 0                           ; Untyped                   ;
; C2_PH                         ; 0                           ; Untyped                   ;
; C3_PH                         ; 0                           ; Untyped                   ;
; C4_PH                         ; 0                           ; Untyped                   ;
; C5_PH                         ; 0                           ; Untyped                   ;
; C6_PH                         ; 0                           ; Untyped                   ;
; C7_PH                         ; 0                           ; Untyped                   ;
; C8_PH                         ; 0                           ; Untyped                   ;
; C9_PH                         ; 0                           ; Untyped                   ;
; L0_HIGH                       ; 1                           ; Untyped                   ;
; L1_HIGH                       ; 1                           ; Untyped                   ;
; G0_HIGH                       ; 1                           ; Untyped                   ;
; G1_HIGH                       ; 1                           ; Untyped                   ;
; G2_HIGH                       ; 1                           ; Untyped                   ;
; G3_HIGH                       ; 1                           ; Untyped                   ;
; E0_HIGH                       ; 1                           ; Untyped                   ;
; E1_HIGH                       ; 1                           ; Untyped                   ;
; E2_HIGH                       ; 1                           ; Untyped                   ;
; E3_HIGH                       ; 1                           ; Untyped                   ;
; L0_LOW                        ; 1                           ; Untyped                   ;
; L1_LOW                        ; 1                           ; Untyped                   ;
; G0_LOW                        ; 1                           ; Untyped                   ;
; G1_LOW                        ; 1                           ; Untyped                   ;
; G2_LOW                        ; 1                           ; Untyped                   ;
; G3_LOW                        ; 1                           ; Untyped                   ;
; E0_LOW                        ; 1                           ; Untyped                   ;
; E1_LOW                        ; 1                           ; Untyped                   ;
; E2_LOW                        ; 1                           ; Untyped                   ;
; E3_LOW                        ; 1                           ; Untyped                   ;
; L0_INITIAL                    ; 1                           ; Untyped                   ;
; L1_INITIAL                    ; 1                           ; Untyped                   ;
; G0_INITIAL                    ; 1                           ; Untyped                   ;
; G1_INITIAL                    ; 1                           ; Untyped                   ;
; G2_INITIAL                    ; 1                           ; Untyped                   ;
; G3_INITIAL                    ; 1                           ; Untyped                   ;
; E0_INITIAL                    ; 1                           ; Untyped                   ;
; E1_INITIAL                    ; 1                           ; Untyped                   ;
; E2_INITIAL                    ; 1                           ; Untyped                   ;
; E3_INITIAL                    ; 1                           ; Untyped                   ;
; L0_MODE                       ; BYPASS                      ; Untyped                   ;
; L1_MODE                       ; BYPASS                      ; Untyped                   ;
; G0_MODE                       ; BYPASS                      ; Untyped                   ;
; G1_MODE                       ; BYPASS                      ; Untyped                   ;
; G2_MODE                       ; BYPASS                      ; Untyped                   ;
; G3_MODE                       ; BYPASS                      ; Untyped                   ;
; E0_MODE                       ; BYPASS                      ; Untyped                   ;
; E1_MODE                       ; BYPASS                      ; Untyped                   ;
; E2_MODE                       ; BYPASS                      ; Untyped                   ;
; E3_MODE                       ; BYPASS                      ; Untyped                   ;
; L0_PH                         ; 0                           ; Untyped                   ;
; L1_PH                         ; 0                           ; Untyped                   ;
; G0_PH                         ; 0                           ; Untyped                   ;
; G1_PH                         ; 0                           ; Untyped                   ;
; G2_PH                         ; 0                           ; Untyped                   ;
; G3_PH                         ; 0                           ; Untyped                   ;
; E0_PH                         ; 0                           ; Untyped                   ;
; E1_PH                         ; 0                           ; Untyped                   ;
; E2_PH                         ; 0                           ; Untyped                   ;
; E3_PH                         ; 0                           ; Untyped                   ;
; M_PH                          ; 0                           ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; CLK0_COUNTER                  ; G0                          ; Untyped                   ;
; CLK1_COUNTER                  ; G0                          ; Untyped                   ;
; CLK2_COUNTER                  ; G0                          ; Untyped                   ;
; CLK3_COUNTER                  ; G0                          ; Untyped                   ;
; CLK4_COUNTER                  ; G0                          ; Untyped                   ;
; CLK5_COUNTER                  ; G0                          ; Untyped                   ;
; CLK6_COUNTER                  ; E0                          ; Untyped                   ;
; CLK7_COUNTER                  ; E1                          ; Untyped                   ;
; CLK8_COUNTER                  ; E2                          ; Untyped                   ;
; CLK9_COUNTER                  ; E3                          ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                   ;
; M_TIME_DELAY                  ; 0                           ; Untyped                   ;
; N_TIME_DELAY                  ; 0                           ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                   ;
; VCO_POST_SCALE                ; 0                           ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                   ;
; CBXI_PARAMETER                ; VIDEO_PLL_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone V                   ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_pll:u6|altpll:altpll_component ;
+-------------------------------+-----------------------------+---------------------+
; Parameter Name                ; Value                       ; Type                ;
+-------------------------------+-----------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped             ;
; PLL_TYPE                      ; AUTO                        ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sdram_pll ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped             ;
; SCAN_CHAIN                    ; LONG                        ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped             ;
; LOCK_HIGH                     ; 1                           ; Untyped             ;
; LOCK_LOW                      ; 1                           ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped             ;
; SKIP_VCO                      ; OFF                         ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped             ;
; BANDWIDTH                     ; 0                           ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped             ;
; DOWN_SPREAD                   ; 0                           ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 2                           ; Signed Integer      ;
; CLK0_MULTIPLY_BY              ; 2                           ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                           ; Signed Integer      ;
; CLK0_DIVIDE_BY                ; 1                           ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK1_PHASE_SHIFT              ; -2500                       ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer      ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped             ;
; DPA_DIVIDER                   ; 0                           ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped             ;
; VCO_MIN                       ; 0                           ; Untyped             ;
; VCO_MAX                       ; 0                           ; Untyped             ;
; VCO_CENTER                    ; 0                           ; Untyped             ;
; PFD_MIN                       ; 0                           ; Untyped             ;
; PFD_MAX                       ; 0                           ; Untyped             ;
; M_INITIAL                     ; 0                           ; Untyped             ;
; M                             ; 0                           ; Untyped             ;
; N                             ; 1                           ; Untyped             ;
; M2                            ; 1                           ; Untyped             ;
; N2                            ; 1                           ; Untyped             ;
; SS                            ; 1                           ; Untyped             ;
; C0_HIGH                       ; 0                           ; Untyped             ;
; C1_HIGH                       ; 0                           ; Untyped             ;
; C2_HIGH                       ; 0                           ; Untyped             ;
; C3_HIGH                       ; 0                           ; Untyped             ;
; C4_HIGH                       ; 0                           ; Untyped             ;
; C5_HIGH                       ; 0                           ; Untyped             ;
; C6_HIGH                       ; 0                           ; Untyped             ;
; C7_HIGH                       ; 0                           ; Untyped             ;
; C8_HIGH                       ; 0                           ; Untyped             ;
; C9_HIGH                       ; 0                           ; Untyped             ;
; C0_LOW                        ; 0                           ; Untyped             ;
; C1_LOW                        ; 0                           ; Untyped             ;
; C2_LOW                        ; 0                           ; Untyped             ;
; C3_LOW                        ; 0                           ; Untyped             ;
; C4_LOW                        ; 0                           ; Untyped             ;
; C5_LOW                        ; 0                           ; Untyped             ;
; C6_LOW                        ; 0                           ; Untyped             ;
; C7_LOW                        ; 0                           ; Untyped             ;
; C8_LOW                        ; 0                           ; Untyped             ;
; C9_LOW                        ; 0                           ; Untyped             ;
; C0_INITIAL                    ; 0                           ; Untyped             ;
; C1_INITIAL                    ; 0                           ; Untyped             ;
; C2_INITIAL                    ; 0                           ; Untyped             ;
; C3_INITIAL                    ; 0                           ; Untyped             ;
; C4_INITIAL                    ; 0                           ; Untyped             ;
; C5_INITIAL                    ; 0                           ; Untyped             ;
; C6_INITIAL                    ; 0                           ; Untyped             ;
; C7_INITIAL                    ; 0                           ; Untyped             ;
; C8_INITIAL                    ; 0                           ; Untyped             ;
; C9_INITIAL                    ; 0                           ; Untyped             ;
; C0_MODE                       ; BYPASS                      ; Untyped             ;
; C1_MODE                       ; BYPASS                      ; Untyped             ;
; C2_MODE                       ; BYPASS                      ; Untyped             ;
; C3_MODE                       ; BYPASS                      ; Untyped             ;
; C4_MODE                       ; BYPASS                      ; Untyped             ;
; C5_MODE                       ; BYPASS                      ; Untyped             ;
; C6_MODE                       ; BYPASS                      ; Untyped             ;
; C7_MODE                       ; BYPASS                      ; Untyped             ;
; C8_MODE                       ; BYPASS                      ; Untyped             ;
; C9_MODE                       ; BYPASS                      ; Untyped             ;
; C0_PH                         ; 0                           ; Untyped             ;
; C1_PH                         ; 0                           ; Untyped             ;
; C2_PH                         ; 0                           ; Untyped             ;
; C3_PH                         ; 0                           ; Untyped             ;
; C4_PH                         ; 0                           ; Untyped             ;
; C5_PH                         ; 0                           ; Untyped             ;
; C6_PH                         ; 0                           ; Untyped             ;
; C7_PH                         ; 0                           ; Untyped             ;
; C8_PH                         ; 0                           ; Untyped             ;
; C9_PH                         ; 0                           ; Untyped             ;
; L0_HIGH                       ; 1                           ; Untyped             ;
; L1_HIGH                       ; 1                           ; Untyped             ;
; G0_HIGH                       ; 1                           ; Untyped             ;
; G1_HIGH                       ; 1                           ; Untyped             ;
; G2_HIGH                       ; 1                           ; Untyped             ;
; G3_HIGH                       ; 1                           ; Untyped             ;
; E0_HIGH                       ; 1                           ; Untyped             ;
; E1_HIGH                       ; 1                           ; Untyped             ;
; E2_HIGH                       ; 1                           ; Untyped             ;
; E3_HIGH                       ; 1                           ; Untyped             ;
; L0_LOW                        ; 1                           ; Untyped             ;
; L1_LOW                        ; 1                           ; Untyped             ;
; G0_LOW                        ; 1                           ; Untyped             ;
; G1_LOW                        ; 1                           ; Untyped             ;
; G2_LOW                        ; 1                           ; Untyped             ;
; G3_LOW                        ; 1                           ; Untyped             ;
; E0_LOW                        ; 1                           ; Untyped             ;
; E1_LOW                        ; 1                           ; Untyped             ;
; E2_LOW                        ; 1                           ; Untyped             ;
; E3_LOW                        ; 1                           ; Untyped             ;
; L0_INITIAL                    ; 1                           ; Untyped             ;
; L1_INITIAL                    ; 1                           ; Untyped             ;
; G0_INITIAL                    ; 1                           ; Untyped             ;
; G1_INITIAL                    ; 1                           ; Untyped             ;
; G2_INITIAL                    ; 1                           ; Untyped             ;
; G3_INITIAL                    ; 1                           ; Untyped             ;
; E0_INITIAL                    ; 1                           ; Untyped             ;
; E1_INITIAL                    ; 1                           ; Untyped             ;
; E2_INITIAL                    ; 1                           ; Untyped             ;
; E3_INITIAL                    ; 1                           ; Untyped             ;
; L0_MODE                       ; BYPASS                      ; Untyped             ;
; L1_MODE                       ; BYPASS                      ; Untyped             ;
; G0_MODE                       ; BYPASS                      ; Untyped             ;
; G1_MODE                       ; BYPASS                      ; Untyped             ;
; G2_MODE                       ; BYPASS                      ; Untyped             ;
; G3_MODE                       ; BYPASS                      ; Untyped             ;
; E0_MODE                       ; BYPASS                      ; Untyped             ;
; E1_MODE                       ; BYPASS                      ; Untyped             ;
; E2_MODE                       ; BYPASS                      ; Untyped             ;
; E3_MODE                       ; BYPASS                      ; Untyped             ;
; L0_PH                         ; 0                           ; Untyped             ;
; L1_PH                         ; 0                           ; Untyped             ;
; G0_PH                         ; 0                           ; Untyped             ;
; G1_PH                         ; 0                           ; Untyped             ;
; G2_PH                         ; 0                           ; Untyped             ;
; G3_PH                         ; 0                           ; Untyped             ;
; E0_PH                         ; 0                           ; Untyped             ;
; E1_PH                         ; 0                           ; Untyped             ;
; E2_PH                         ; 0                           ; Untyped             ;
; E3_PH                         ; 0                           ; Untyped             ;
; M_PH                          ; 0                           ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped             ;
; CLK0_COUNTER                  ; G0                          ; Untyped             ;
; CLK1_COUNTER                  ; G0                          ; Untyped             ;
; CLK2_COUNTER                  ; G0                          ; Untyped             ;
; CLK3_COUNTER                  ; G0                          ; Untyped             ;
; CLK4_COUNTER                  ; G0                          ; Untyped             ;
; CLK5_COUNTER                  ; G0                          ; Untyped             ;
; CLK6_COUNTER                  ; E0                          ; Untyped             ;
; CLK7_COUNTER                  ; E1                          ; Untyped             ;
; CLK8_COUNTER                  ; E2                          ; Untyped             ;
; CLK9_COUNTER                  ; E3                          ; Untyped             ;
; L0_TIME_DELAY                 ; 0                           ; Untyped             ;
; L1_TIME_DELAY                 ; 0                           ; Untyped             ;
; G0_TIME_DELAY                 ; 0                           ; Untyped             ;
; G1_TIME_DELAY                 ; 0                           ; Untyped             ;
; G2_TIME_DELAY                 ; 0                           ; Untyped             ;
; G3_TIME_DELAY                 ; 0                           ; Untyped             ;
; E0_TIME_DELAY                 ; 0                           ; Untyped             ;
; E1_TIME_DELAY                 ; 0                           ; Untyped             ;
; E2_TIME_DELAY                 ; 0                           ; Untyped             ;
; E3_TIME_DELAY                 ; 0                           ; Untyped             ;
; M_TIME_DELAY                  ; 0                           ; Untyped             ;
; N_TIME_DELAY                  ; 0                           ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped             ;
; ENABLE0_COUNTER               ; L0                          ; Untyped             ;
; ENABLE1_COUNTER               ; L0                          ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped             ;
; LOOP_FILTER_C                 ; 5                           ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped             ;
; VCO_POST_SCALE                ; 0                           ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped             ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped             ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped             ;
; M_TEST_SOURCE                 ; 5                           ; Untyped             ;
; C0_TEST_SOURCE                ; 5                           ; Untyped             ;
; C1_TEST_SOURCE                ; 5                           ; Untyped             ;
; C2_TEST_SOURCE                ; 5                           ; Untyped             ;
; C3_TEST_SOURCE                ; 5                           ; Untyped             ;
; C4_TEST_SOURCE                ; 5                           ; Untyped             ;
; C5_TEST_SOURCE                ; 5                           ; Untyped             ;
; C6_TEST_SOURCE                ; 5                           ; Untyped             ;
; C7_TEST_SOURCE                ; 5                           ; Untyped             ;
; C8_TEST_SOURCE                ; 5                           ; Untyped             ;
; C9_TEST_SOURCE                ; 5                           ; Untyped             ;
; CBXI_PARAMETER                ; sdram_pll_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped             ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone V                   ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE      ;
+-------------------------------+-----------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+-----------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                ;
+-------------------------+-------------+-----------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                             ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                      ;
; LPM_WIDTH               ; 26          ; Signed Integer                                      ;
; LPM_NUMWORDS            ; 32768       ; Signed Integer                                      ;
; LPM_WIDTHU              ; 15          ; Signed Integer                                      ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                             ;
; USE_EAB                 ; ON          ; Untyped                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                             ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                             ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                             ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                      ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                             ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                             ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                             ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                             ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                             ;
; CBXI_PARAMETER          ; dcfifo_seq1 ; Untyped                                             ;
+-------------------------+-------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                       ;
; REF_PER        ; 1024  ; Signed Integer                       ;
; SC_CL          ; 3     ; Signed Integer                       ;
; SC_RCD         ; 3     ; Signed Integer                       ;
; SC_RRD         ; 7     ; Signed Integer                       ;
; SC_PM          ; 1     ; Signed Integer                       ;
; SC_BL          ; 1     ; Signed Integer                       ;
; SDR_BL         ; 111   ; Unsigned Binary                      ;
; SDR_BT         ; 0     ; Unsigned Binary                      ;
; SDR_CL         ; 011   ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|control_interface:u_control_interface ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                             ;
; REF_PER        ; 1024  ; Signed Integer                                                             ;
; SC_CL          ; 3     ; Signed Integer                                                             ;
; SC_RCD         ; 3     ; Signed Integer                                                             ;
; SC_RRD         ; 7     ; Signed Integer                                                             ;
; SC_PM          ; 1     ; Signed Integer                                                             ;
; SC_BL          ; 1     ; Signed Integer                                                             ;
; SDR_BL         ; 111   ; Unsigned Binary                                                            ;
; SDR_BT         ; 0     ; Unsigned Binary                                                            ;
; SDR_CL         ; 011   ; Unsigned Binary                                                            ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|command:u_command ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                         ;
; REF_PER        ; 1024  ; Signed Integer                                         ;
; SC_CL          ; 3     ; Signed Integer                                         ;
; SC_RCD         ; 3     ; Signed Integer                                         ;
; SC_RRD         ; 7     ; Signed Integer                                         ;
; SC_PM          ; 1     ; Signed Integer                                         ;
; SC_BL          ; 1     ; Signed Integer                                         ;
; SDR_BL         ; 111   ; Unsigned Binary                                        ;
; SDR_BT         ; 0     ; Unsigned Binary                                        ;
; SDR_CL         ; 011   ; Unsigned Binary                                        ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|sdr_data_path:u_sdr_data_path ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                     ;
; REF_PER        ; 1024  ; Signed Integer                                                     ;
; SC_CL          ; 3     ; Signed Integer                                                     ;
; SC_RCD         ; 3     ; Signed Integer                                                     ;
; SC_RRD         ; 7     ; Signed Integer                                                     ;
; SC_PM          ; 1     ; Signed Integer                                                     ;
; SC_BL          ; 1     ; Signed Integer                                                     ;
; SDR_BL         ; 111   ; Unsigned Binary                                                    ;
; SDR_BT         ; 0     ; Unsigned Binary                                                    ;
; SDR_CL         ; 011   ; Unsigned Binary                                                    ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                      ;
+-------------------------+-------------+---------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                            ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                            ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                            ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                            ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                   ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                   ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                   ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                   ;
; RDSYNC_DELAYPIPE        ; 11          ; Signed Integer                                                            ;
; WRSYNC_DELAYPIPE        ; 11          ; Signed Integer                                                            ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                   ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                   ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                   ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                   ;
; CBXI_PARAMETER          ; dcfifo_kkp1 ; Untyped                                                                   ;
+-------------------------+-------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                      ;
+-------------------------+-------------+---------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                            ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                            ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                            ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                            ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                   ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                   ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                   ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                   ;
; RDSYNC_DELAYPIPE        ; 11          ; Signed Integer                                                            ;
; WRSYNC_DELAYPIPE        ; 11          ; Signed Integer                                                            ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                   ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                   ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                   ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                   ;
; CBXI_PARAMETER          ; dcfifo_kkp1 ; Untyped                                                                   ;
+-------------------------+-------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                           ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                           ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                           ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                           ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                  ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                  ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                  ;
; RDSYNC_DELAYPIPE        ; 11          ; Signed Integer                                                           ;
; WRSYNC_DELAYPIPE        ; 11          ; Signed Integer                                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                  ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                  ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                  ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                  ;
; CBXI_PARAMETER          ; dcfifo_7lp1 ; Untyped                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                           ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                           ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                           ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                           ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                  ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                  ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                  ;
; RDSYNC_DELAYPIPE        ; 11          ; Signed Integer                                                           ;
; WRSYNC_DELAYPIPE        ; 11          ; Signed Integer                                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                  ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                  ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                  ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                  ;
; CBXI_PARAMETER          ; dcfifo_7lp1 ; Untyped                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB_J:u4 ;
+------------------+-------+--------------------------------+
; Parameter Name   ; Value ; Type                           ;
+------------------+-------+--------------------------------+
; D8M_VAL_LINE_MAX ; 637   ; Signed Integer                 ;
; D8M_VAL_LINE_MIN ; 3     ; Signed Integer                 ;
+------------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 10                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 10                   ; Signed Integer                                             ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_6lq1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 10                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 10                   ; Signed Integer                                             ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_6lq1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 10                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 10                   ; Signed Integer                                             ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_6lq1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|LCD_COUNTER:cv1 ;
+----------------+--------------+--------------------------------------------+
; Parameter Name ; Value        ; Type                                       ;
+----------------+--------------+--------------------------------------------+
; H_OFF          ; 000011001000 ; Unsigned Binary                            ;
; V_OFF          ; 000011001000 ; Unsigned Binary                            ;
+----------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; SCAL           ; 3     ; Signed Integer                                          ;
; SCAL_f         ; 1     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|VCM_I2C:i2c2 ;
+----------------+----------------------------------+---------------------+
; Parameter Name ; Value                            ; Type                ;
+----------------+----------------------------------+---------------------+
; SLAVE_ADDR1    ; 00011000                         ; Unsigned Binary     ;
; P_STATUS       ; 00000000                         ; Unsigned Binary     ;
; TIME           ; 00000000000000000000001111101000 ; Unsigned Binary     ;
; TIME_LONG      ; 250000000                        ; Signed Integer      ;
+----------------+----------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:u1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_MARK         ; 17    ; Signed Integer                        ;
; H_MARK1        ; 10    ; Signed Integer                        ;
; V_MARK         ; 9     ; Signed Integer                        ;
; H_SYNC_CYC     ; 96    ; Signed Integer                        ;
; H_SYNC_BACK    ; 48    ; Signed Integer                        ;
; H_SYNC_ACT     ; 640   ; Signed Integer                        ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                        ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                        ;
; V_SYNC_CYC     ; 2     ; Signed Integer                        ;
; V_SYNC_BACK    ; 33    ; Signed Integer                        ;
; V_SYNC_ACT     ; 480   ; Signed Integer                        ;
; V_SYNC_FRONT   ; 10    ; Signed Integer                        ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                        ;
; X_START        ; 144   ; Signed Integer                        ;
; Y_START        ; 35    ; Signed Integer                        ;
; H_BLANK        ; 160   ; Signed Integer                        ;
; V_BLANK        ; 45    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_data_bits                                   ; 185                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_bits                                ; 185                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; sld_inversion_mask_length                       ; 576                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_storage_qualifier_bits                      ; 185                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                               ;
+-------------------------------+--------------------------------------------+
; Name                          ; Value                                      ;
+-------------------------------+--------------------------------------------+
; Number of entity instances    ; 3                                          ;
; Entity Instance               ; pll_test:pll_ref|altpll:altpll_component   ;
;     -- OPERATION_MODE         ; NORMAL                                     ;
;     -- PLL_TYPE               ; AUTO                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                          ;
; Entity Instance               ; VIDEO_PLL:pll_ref1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                     ;
;     -- PLL_TYPE               ; AUTO                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                          ;
; Entity Instance               ; sdram_pll:u6|altpll:altpll_component       ;
;     -- OPERATION_MODE         ; NORMAL                                     ;
;     -- PLL_TYPE               ; AUTO                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                          ;
+-------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                      ;
+----------------------------+----------------------------------------------------------------------+
; Name                       ; Value                                                                ;
+----------------------------+----------------------------------------------------------------------+
; Number of entity instances ; 5                                                                    ;
; Entity Instance            ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component                       ;
;     -- FIFO Type           ; Dual Clock                                                           ;
;     -- LPM_WIDTH           ; 26                                                                   ;
;     -- LPM_NUMWORDS        ; 32768                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                   ;
;     -- USE_EAB             ; ON                                                                   ;
; Entity Instance            ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                           ;
;     -- LPM_WIDTH           ; 16                                                                   ;
;     -- LPM_NUMWORDS        ; 1024                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                   ;
;     -- USE_EAB             ; ON                                                                   ;
; Entity Instance            ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                           ;
;     -- LPM_WIDTH           ; 16                                                                   ;
;     -- LPM_NUMWORDS        ; 1024                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                   ;
;     -- USE_EAB             ; ON                                                                   ;
; Entity Instance            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                           ;
;     -- LPM_WIDTH           ; 16                                                                   ;
;     -- LPM_NUMWORDS        ; 1024                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                   ;
;     -- USE_EAB             ; ON                                                                   ;
; Entity Instance            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                           ;
;     -- LPM_WIDTH           ; 16                                                                   ;
;     -- LPM_NUMWORDS        ; 1024                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                   ;
;     -- USE_EAB             ; ON                                                                   ;
+----------------------------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                      ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Name                                      ; Value                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                         ;
; Entity Instance                           ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                 ;
;     -- WIDTH_A                            ; 10                                                                        ;
;     -- NUMWORDS_A                         ; 4096                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 10                                                                        ;
;     -- NUMWORDS_B                         ; 4096                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                 ;
;     -- WIDTH_A                            ; 10                                                                        ;
;     -- NUMWORDS_A                         ; 4096                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 10                                                                        ;
;     -- NUMWORDS_B                         ; 4096                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                 ;
;     -- WIDTH_A                            ; 10                                                                        ;
;     -- NUMWORDS_A                         ; 4096                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 10                                                                        ;
;     -- NUMWORDS_B                         ; 4096                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CLOCKMEM:ck3"                                                                                   ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; CLK_FREQ[22..18] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[14..11] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[31..25] ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[10..7]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[5..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[24]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[23]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[17]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[16]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[15]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[6]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CK_1HZ           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CLOCKMEM:ck2"                                                                                   ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; CLK_FREQ[21..20] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[11..10] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[31..25] ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[23..22] ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[19..17] ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[15..14] ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[7..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[24]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[16]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[13]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[12]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[9]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[8]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CK_1HZ           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CLOCKMEM:ck1"                                                                                   ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; CLK_FREQ[22..18] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[14..11] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[31..25] ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[10..7]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[5..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[24]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[23]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[17]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[16]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[15]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[6]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CK_1HZ           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:u1"                                                                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; H_Cont ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; V_Cont ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd"                                                                                                                                                 ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; END_BYTE       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; END_BYTE[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; END_BYTE[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; A              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt"                                                                                                                                                ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POINTER[7..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_END       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_END[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_END[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd"                                                                                                                                              ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POINTER[7..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WDATA[7..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_NUM       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_NUM[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_NUM[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_NUM[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; LIGHT_INT      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1" ;
+-----------------+-------+----------+-------------------------------+
; Port            ; Type  ; Severity ; Details                       ;
+-----------------+-------+----------+-------------------------------+
; CLK_FREQ[6..2]  ; Input ; Info     ; Stuck at VCC                  ;
; CLK_FREQ[31..7] ; Input ; Info     ; Stuck at GND                  ;
; CLK_FREQ[1]     ; Input ; Info     ; Stuck at GND                  ;
; CLK_FREQ[0]     ; Input ; Info     ; Stuck at VCC                  ;
+-----------------+-------+----------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2"                                                                                                                                                                 ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TEST_MODE     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; TEST_MODE[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; INT_n         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; R_VCM_DATA    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; CLK_400K      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; I2C_LO0P      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; ST            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; CNT           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WCNT          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; SLAVE_ADDR    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WORD_DATA     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; POINTER       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; W_WORD_END    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; W_WORD_GO     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WORD_ST       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WORD_CNT      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WORD_BYTE     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; R_DATA        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; SDAI_W        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; TR            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; I2C_SCL_O     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|I2C_DELAY:i2c"                                                                               ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; READY1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"                                                                                        ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                     ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; STEP ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "STEP[10..10]" have no fanouts ;
; V_C  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_CTRL_P:pp"                                                                                   ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Y[17..16]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Y[7..0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; STEP[9..7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; SS         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|LCD_COUNTER:cv1"                                                                                              ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                    ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; V_CNT ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "V_CNT[15..1]" have no fanouts ;
; V_CNT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
; H_CNT ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "H_CNT[15..1]" have no fanouts ;
; H_CNT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl"                                                                                                                                                                              ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SW_Y          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; SW_Y[-1]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; SW_H_FREQ     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; SW_H_FREQ[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; READY         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; STATUS        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4|RAW_RGB_BIN:bin"                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; R[1..0]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; G[1..0]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; B[1..0]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; converting_img ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3"                                                                                                                                             ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wraddress ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rdaddress ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (12 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2"                                                                                                                                             ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wraddress ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rdaddress ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (12 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1"                                                                                                                                             ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wraddress ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rdaddress ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (12 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0"                                                                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_Cont    ; Input  ; Warning  ; Input port expression (11 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "X_Cont[15..11]" will be connected to GND.    ;
; READ_Cont ; Input  ; Warning  ; Input port expression (11 bits) is smaller than the input port (13 bits) it drives.  Extra input bit(s) "READ_Cont[12..11]" will be connected to GND. ;
; V_Cont    ; Input  ; Warning  ; Input port expression (11 bits) is smaller than the input port (13 bits) it drives.  Extra input bit(s) "V_Cont[12..11]" will be connected to GND.    ;
; WR        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; WR0       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; WR1       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; WR2       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo"                                                                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo"                                                                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo"                                                                                                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo"                                                                                                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|command:u_command"                                                                                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SA   ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|control_interface:u_control_interface"                                                                                         ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7"                                                                                                                                                                                   ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR1_DATA             ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "WR1_DATA[15..10]" will be connected to GND.                                ;
; WR1_ADDR[22..16]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_ADDR[12..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_ADDR[15]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_ADDR[14]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_ADDR[13]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; WR1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR[12]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_LENGTH           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_LENGTH[10..9]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_DATA             ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (10 bits) it drives; bit(s) "RD1_DATA[15..10]" have no fanouts                                                     ;
; RD1_ADDR[22..16]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_ADDR[12..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_ADDR[15]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_ADDR[14]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_ADDR[13]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; RD1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR[12]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_LENGTH           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_LENGTH[10..9]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD2_DATA             ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (10 bits) it drives; bit(s) "RD2_DATA[15..10]" have no fanouts                                                     ;
; RD2_DATA             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; RD2                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_ADDR[22..16]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_ADDR[12..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_ADDR[15]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD2_ADDR[14]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_ADDR[13]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; RD2_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD2_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD2_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD2_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_MAX_ADDR[12]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD2_LENGTH           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_LENGTH[10..9]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR2_DATA             ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "WR2_DATA[15..10]" will be connected to GND.                                ;
; WR2_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; WR2_ADDR[22..19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_ADDR[11..9]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_ADDR[7..0]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_ADDR[18]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR2_ADDR[17]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_ADDR[16]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR2_ADDR[15]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_ADDR[14]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR2_ADDR[13]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_ADDR[12]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR2_ADDR[8]          ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; WR2_MAX_ADDR[19..17] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR2_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR2_MAX_ADDR[22..20] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_MAX_ADDR[11..9]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_MAX_ADDR[7..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_MAX_ADDR[8]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR2_LENGTH           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR2_LENGTH[10..9]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                             ;
; DQM                  ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "DQM[1..1]" have no fanouts                                                              ;
; DQM                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; sdram_oe             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rgb_fifo:rgb_fifo_inst"                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; wrfull   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[24..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_pll:u6"                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; areset     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; areset[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; locked     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VIDEO_PLL:pll_ref1"                                                                                        ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_test:pll_ref"                                                                                        ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c1   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd"                                                                                                                     ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; END_BYTE       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; END_BYTE[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; END_BYTE[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; A              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt"                                                                                                                    ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_END       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_END[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_END[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_END[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd"                                                                                                                  ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LIGHT_INT      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_NUM       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_NUM[7..3] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_NUM[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_NUM[2]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1" ;
+-----------------+-------+----------+-----------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                   ;
+-----------------+-------+----------+-----------------------------------------------------------+
; CLK_FREQ[6..2]  ; Input ; Info     ; Stuck at VCC                                              ;
; CLK_FREQ[31..7] ; Input ; Info     ; Stuck at GND                                              ;
; CLK_FREQ[1]     ; Input ; Info     ; Stuck at GND                                              ;
; CLK_FREQ[0]     ; Input ; Info     ; Stuck at VCC                                              ;
+-----------------+-------+----------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"                                                                                                     ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; INT_n               ; Input  ; Info     ; Explicitly unconnected                                                                                                                       ;
; TR_IN               ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ID                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; I2C_LO0P            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ST                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; CNT                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WCNT                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SLAVE_ADDR          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_DATA           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; POINTER             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_WORD_END          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_WORD_GO           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_POINTER_END       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_POINTER_GO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; R_END               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; R_GO                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_ST             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_CNT            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_BYTE           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; R_DATA              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDAI_W              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; TR                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; I2C_SCL_O           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister0 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister2 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister3 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; MCLKControlRegister ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"                                                                                                                    ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; END_BYTE       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; END_BYTE[7..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; A              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"                                                                                                                   ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_END       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_END[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_END[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_END[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"                                                                                                                 ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LIGHT_INT      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; WDATA[7..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_NUM       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_NUM[1..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_NUM[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1" ;
+-----------------+-------+----------+------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                    ;
+-----------------+-------+----------+------------------------------------------------------------+
; CLK_FREQ[6..2]  ; Input ; Info     ; Stuck at VCC                                               ;
; CLK_FREQ[31..7] ; Input ; Info     ; Stuck at GND                                               ;
; CLK_FREQ[1]     ; Input ; Info     ; Stuck at GND                                               ;
; CLK_FREQ[0]     ; Input ; Info     ; Stuck at VCC                                               ;
+-----------------+-------+----------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"                                                       ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; TR_IN      ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; CLK_400K   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; INT_n      ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; ID1        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ID2        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; I2C_LO0P   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ST         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; CNT        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WCNT       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; SLAVE_ADDR ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_DATA  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; POINTER    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; W_WORD_END ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; W_WORD_GO  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_ST    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_CNT   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_BYTE  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; R_DATA     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; SDAI_W     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; TR         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; I2C_SCL_O  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin"                                                                                 ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; STEP        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; VCM_RELAESE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 185                 ; 185              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2460                        ;
;     CLR               ; 873                         ;
;     CLR SCLR          ; 54                          ;
;     CLR SLD           ; 44                          ;
;     ENA               ; 303                         ;
;     ENA CLR           ; 254                         ;
;     ENA CLR SCLR      ; 226                         ;
;     ENA SCLR          ; 273                         ;
;     ENA SCLR SLD      ; 3                           ;
;     ENA SLD           ; 11                          ;
;     SCLR              ; 101                         ;
;     SCLR SLD          ; 1                           ;
;     SLD               ; 12                          ;
;     plain             ; 305                         ;
; arriav_io_obuf        ; 63                          ;
; arriav_lcell_comb     ; 3294                        ;
;     arith             ; 800                         ;
;         0 data inputs ; 9                           ;
;         1 data inputs ; 761                         ;
;         2 data inputs ; 20                          ;
;         5 data inputs ; 10                          ;
;     extend            ; 32                          ;
;         7 data inputs ; 32                          ;
;     normal            ; 2406                        ;
;         0 data inputs ; 27                          ;
;         1 data inputs ; 35                          ;
;         2 data inputs ; 296                         ;
;         3 data inputs ; 295                         ;
;         4 data inputs ; 486                         ;
;         5 data inputs ; 432                         ;
;         6 data inputs ; 835                         ;
;     shared            ; 56                          ;
;         2 data inputs ; 56                          ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 386                         ;
; generic_pll           ; 4                           ;
; stratixv_ram_block    ; 176                         ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 3.02                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:15     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                            ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                        ; Details                                                                                                                                                        ;
+---------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK2_50                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK2_50                                                                                                                                ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|READ_Request       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; comb~1                                                                                                                                   ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|READ_Request       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; comb~1                                                                                                                                   ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|RST                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|oVGA_V_SYNC~0_wirecell                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|RST                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|oVGA_V_SYNC~0_wirecell                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|VGA_CLK            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VIDEO_PLL:pll_ref1|altpll:altpll_component|VIDEO_PLL_altpll:auto_generated|wire_generic_pll1_outclk                                      ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|VGA_CLK            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VIDEO_PLL:pll_ref1|altpll:altpll_component|VIDEO_PLL_altpll:auto_generated|wire_generic_pll1_outclk                                      ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|VGA_HS             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|oVGA_H_SYNC~2                                                                                                          ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|VGA_HS             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|oVGA_H_SYNC~2                                                                                                          ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|VGA_VS             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|oVGA_V_SYNC~0_wirecell                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|VGA_VS             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|oVGA_V_SYNC~0_wirecell                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|iDATA[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[0]           ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|iDATA[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[0]           ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|iDATA[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[1]           ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|iDATA[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[1]           ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|iDATA[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[2]           ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|iDATA[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[2]           ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|iDATA[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[3]           ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|iDATA[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[3]           ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|iDATA[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[4]           ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|iDATA[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[4]           ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|iDATA[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[5]           ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|iDATA[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[5]           ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|iDATA[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[6]           ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|iDATA[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[6]           ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|iDATA[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[7]           ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|iDATA[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[7]           ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|iDATA[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[8]           ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|iDATA[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[8]           ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|iDATA[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[9]           ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|iDATA[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[9]           ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mX_Cont[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[0]                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mX_Cont[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[0]                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mX_Cont[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[10]                                                                                                ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mX_Cont[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[10]                                                                                                ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mX_Cont[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[1]                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mX_Cont[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[1]                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mX_Cont[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[2]                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mX_Cont[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[2]                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mX_Cont[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[3]                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mX_Cont[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[3]                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mX_Cont[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[4]                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mX_Cont[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[4]                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mX_Cont[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[5]                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mX_Cont[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[5]                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mX_Cont[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[6]                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mX_Cont[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[6]                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mX_Cont[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[7]                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mX_Cont[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[7]                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mX_Cont[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[8]                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mX_Cont[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[8]                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mX_Cont[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[9]                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mX_Cont[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[9]                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mY_Cont[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[0]                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mY_Cont[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[0]                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mY_Cont[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[10]                                                                                                ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mY_Cont[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[10]                                                                                                ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mY_Cont[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[1]                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mY_Cont[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[1]                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mY_Cont[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[2]                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mY_Cont[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[2]                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mY_Cont[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[3]                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mY_Cont[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[3]                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mY_Cont[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[4]                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mY_Cont[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[4]                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mY_Cont[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[5]                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mY_Cont[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[5]                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mY_Cont[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[6]                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mY_Cont[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[6]                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mY_Cont[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[7]                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mY_Cont[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[7]                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mY_Cont[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[8]                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mY_Cont[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[8]                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mY_Cont[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[9]                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|mY_Cont[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[9]                                                                                                 ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oBlue[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[2]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oBlue[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[2]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oBlue[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[3]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oBlue[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[3]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oBlue[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[4]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oBlue[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[4]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oBlue[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[5]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oBlue[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[5]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oBlue[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[6]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oBlue[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[6]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oBlue[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[7]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oBlue[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[7]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oBlue[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[8]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oBlue[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[8]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oBlue[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[9]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oBlue[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[9]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oGreen[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|G[2]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oGreen[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|G[2]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oGreen[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|G[3]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oGreen[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|G[3]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oGreen[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|G[4]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oGreen[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|G[4]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oGreen[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|G[5]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oGreen[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|G[5]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oGreen[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|G[6]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oGreen[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|G[6]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oGreen[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|G[7]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oGreen[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|G[7]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oGreen[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|G[8]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oGreen[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|G[8]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oGreen[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|G[9]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oGreen[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|G[9]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oRed[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[2]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oRed[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[2]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oRed[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[3]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oRed[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[3]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oRed[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[4]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oRed[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[4]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oRed[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[5]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oRed[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[5]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oRed[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[6]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oRed[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[6]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oRed[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[7]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oRed[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[7]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oRed[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[8]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oRed[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[8]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oRed[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[9]                                                                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB_J:u4|oRed[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[9]                                                                                                        ; N/A                                                                                                                                                            ;
; capture                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture                                                                                                                                  ; N/A                                                                                                                                                            ;
; capture                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; capture                                                                                                                                  ; N/A                                                                                                                                                            ;
; fifo_r_rdreq_ack                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_r_rdreq_ack~0                                                                                                                       ; N/A                                                                                                                                                            ;
; fifo_r_rdreq_ack                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_r_rdreq_ack~0                                                                                                                       ; N/A                                                                                                                                                            ;
; fifo_w_data[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[0]                                                                                                                           ; N/A                                                                                                                                                            ;
; fifo_w_data[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[0]                                                                                                                           ; N/A                                                                                                                                                            ;
; fifo_w_data[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[10]                                                                                                                          ; N/A                                                                                                                                                            ;
; fifo_w_data[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[10]                                                                                                                          ; N/A                                                                                                                                                            ;
; fifo_w_data[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[11]                                                                                                                          ; N/A                                                                                                                                                            ;
; fifo_w_data[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[11]                                                                                                                          ; N/A                                                                                                                                                            ;
; fifo_w_data[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[12]                                                                                                                          ; N/A                                                                                                                                                            ;
; fifo_w_data[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[12]                                                                                                                          ; N/A                                                                                                                                                            ;
; fifo_w_data[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[13]                                                                                                                          ; N/A                                                                                                                                                            ;
; fifo_w_data[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[13]                                                                                                                          ; N/A                                                                                                                                                            ;
; fifo_w_data[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[14]                                                                                                                          ; N/A                                                                                                                                                            ;
; fifo_w_data[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[14]                                                                                                                          ; N/A                                                                                                                                                            ;
; fifo_w_data[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[15]                                                                                                                          ; N/A                                                                                                                                                            ;
; fifo_w_data[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[15]                                                                                                                          ; N/A                                                                                                                                                            ;
; fifo_w_data[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[16]                                                                                                                          ; N/A                                                                                                                                                            ;
; fifo_w_data[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[16]                                                                                                                          ; N/A                                                                                                                                                            ;
; fifo_w_data[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[17]                                                                                                                          ; N/A                                                                                                                                                            ;
; fifo_w_data[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[17]                                                                                                                          ; N/A                                                                                                                                                            ;
; fifo_w_data[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[18]                                                                                                                          ; N/A                                                                                                                                                            ;
; fifo_w_data[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[18]                                                                                                                          ; N/A                                                                                                                                                            ;
; fifo_w_data[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[19]                                                                                                                          ; N/A                                                                                                                                                            ;
; fifo_w_data[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[19]                                                                                                                          ; N/A                                                                                                                                                            ;
; fifo_w_data[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[1]                                                                                                                           ; N/A                                                                                                                                                            ;
; fifo_w_data[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[1]                                                                                                                           ; N/A                                                                                                                                                            ;
; fifo_w_data[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[20]                                                                                                                          ; N/A                                                                                                                                                            ;
; fifo_w_data[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[20]                                                                                                                          ; N/A                                                                                                                                                            ;
; fifo_w_data[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[21]                                                                                                                          ; N/A                                                                                                                                                            ;
; fifo_w_data[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[21]                                                                                                                          ; N/A                                                                                                                                                            ;
; fifo_w_data[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[22]                                                                                                                          ; N/A                                                                                                                                                            ;
; fifo_w_data[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[22]                                                                                                                          ; N/A                                                                                                                                                            ;
; fifo_w_data[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[23]                                                                                                                          ; N/A                                                                                                                                                            ;
; fifo_w_data[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[23]                                                                                                                          ; N/A                                                                                                                                                            ;
; fifo_w_data[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[24]                                                                                                                          ; N/A                                                                                                                                                            ;
; fifo_w_data[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[24]                                                                                                                          ; N/A                                                                                                                                                            ;
; fifo_w_data[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[25]                                                                                                                          ; N/A                                                                                                                                                            ;
; fifo_w_data[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[25]                                                                                                                          ; N/A                                                                                                                                                            ;
; fifo_w_data[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[2]                                                                                                                           ; N/A                                                                                                                                                            ;
; fifo_w_data[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[2]                                                                                                                           ; N/A                                                                                                                                                            ;
; fifo_w_data[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[3]                                                                                                                           ; N/A                                                                                                                                                            ;
; fifo_w_data[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[3]                                                                                                                           ; N/A                                                                                                                                                            ;
; fifo_w_data[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[4]                                                                                                                           ; N/A                                                                                                                                                            ;
; fifo_w_data[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[4]                                                                                                                           ; N/A                                                                                                                                                            ;
; fifo_w_data[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[5]                                                                                                                           ; N/A                                                                                                                                                            ;
; fifo_w_data[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[5]                                                                                                                           ; N/A                                                                                                                                                            ;
; fifo_w_data[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[6]                                                                                                                           ; N/A                                                                                                                                                            ;
; fifo_w_data[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[6]                                                                                                                           ; N/A                                                                                                                                                            ;
; fifo_w_data[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[7]                                                                                                                           ; N/A                                                                                                                                                            ;
; fifo_w_data[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[7]                                                                                                                           ; N/A                                                                                                                                                            ;
; fifo_w_data[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[8]                                                                                                                           ; N/A                                                                                                                                                            ;
; fifo_w_data[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[8]                                                                                                                           ; N/A                                                                                                                                                            ;
; fifo_w_data[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[9]                                                                                                                           ; N/A                                                                                                                                                            ;
; fifo_w_data[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[9]                                                                                                                           ; N/A                                                                                                                                                            ;
; fifo_w_write                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_write                                                                                                                             ; N/A                                                                                                                                                            ;
; fifo_w_write                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_write                                                                                                                             ; N/A                                                                                                                                                            ;
; first_pix                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; first_pix                                                                                                                                ; N/A                                                                                                                                                            ;
; first_pix                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; first_pix                                                                                                                                ; N/A                                                                                                                                                            ;
; frame_start                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frame_start                                                                                                                              ; N/A                                                                                                                                                            ;
; frame_start                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frame_start                                                                                                                              ; N/A                                                                                                                                                            ;
; img_captured                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; img_captured                                                                                                                             ; N/A                                                                                                                                                            ;
; img_captured                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; img_captured                                                                                                                             ; N/A                                                                                                                                                            ;
; max_X_Cont[0]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_X_Cont[0]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_X_Cont[10]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_X_Cont[10]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_X_Cont[1]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_X_Cont[1]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_X_Cont[2]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_X_Cont[2]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_X_Cont[3]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_X_Cont[3]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_X_Cont[4]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_X_Cont[4]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_X_Cont[5]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_X_Cont[5]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_X_Cont[6]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_X_Cont[6]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_X_Cont[7]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_X_Cont[7]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_X_Cont[8]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_X_Cont[8]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_X_Cont[9]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_X_Cont[9]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_Y_Cont[0]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_Y_Cont[0]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_Y_Cont[10]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_Y_Cont[10]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_Y_Cont[1]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_Y_Cont[1]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_Y_Cont[2]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_Y_Cont[2]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_Y_Cont[3]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_Y_Cont[3]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_Y_Cont[4]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_Y_Cont[4]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_Y_Cont[5]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_Y_Cont[5]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_Y_Cont[6]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_Y_Cont[6]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_Y_Cont[7]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_Y_Cont[7]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_Y_Cont[8]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_Y_Cont[8]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_Y_Cont[9]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max_Y_Cont[9]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rgb_fifo:rgb_fifo_inst|aclr     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[0]~_wirecell                                                                                                                         ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|aclr     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[0]~_wirecell                                                                                                                         ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[0]                                                                                                                           ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[0]                                                                                                                           ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[10]                                                                                                                          ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[10]                                                                                                                          ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[11]                                                                                                                          ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[11]                                                                                                                          ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[12]                                                                                                                          ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[12]                                                                                                                          ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[13]                                                                                                                          ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[13]                                                                                                                          ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[14]                                                                                                                          ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[14]                                                                                                                          ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[15]                                                                                                                          ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[15]                                                                                                                          ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[16]                                                                                                                          ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[16]                                                                                                                          ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[17]                                                                                                                          ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[17]                                                                                                                          ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[18]                                                                                                                          ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[18]                                                                                                                          ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[19]                                                                                                                          ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[19]                                                                                                                          ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[1]                                                                                                                           ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[1]                                                                                                                           ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[20]                                                                                                                          ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[20]                                                                                                                          ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[21]                                                                                                                          ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[21]                                                                                                                          ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[22]                                                                                                                          ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[22]                                                                                                                          ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[23]                                                                                                                          ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[23]                                                                                                                          ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[24]                                                                                                                          ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[24]                                                                                                                          ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[25]                                                                                                                          ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[25]                                                                                                                          ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[2]                                                                                                                           ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[2]                                                                                                                           ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[3]                                                                                                                           ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[3]                                                                                                                           ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[4]                                                                                                                           ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[4]                                                                                                                           ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[5]                                                                                                                           ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[5]                                                                                                                           ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[6]                                                                                                                           ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[6]                                                                                                                           ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[7]                                                                                                                           ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[7]                                                                                                                           ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[8]                                                                                                                           ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[8]                                                                                                                           ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[9]                                                                                                                           ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_data[9]                                                                                                                           ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w0_n0_mux_dataout~0  ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w0_n0_mux_dataout~0  ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w10_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w10_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w11_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w11_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w12_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w12_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w13_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w13_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w14_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w14_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w15_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w15_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w16_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w16_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w17_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w17_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w18_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w18_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w19_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w19_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w1_n0_mux_dataout~0  ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w1_n0_mux_dataout~0  ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[20]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w20_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[20]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w20_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[21]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w21_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[21]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w21_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[22]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w22_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[22]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w22_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[23]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w23_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[23]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w23_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[24]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w24_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[24]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w24_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[25]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w25_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[25]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w25_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w2_n0_mux_dataout~0  ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w2_n0_mux_dataout~0  ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w3_n0_mux_dataout~0  ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w3_n0_mux_dataout~0  ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w4_n0_mux_dataout~0  ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w4_n0_mux_dataout~0  ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w5_n0_mux_dataout~0  ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w5_n0_mux_dataout~0  ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w6_n0_mux_dataout~0  ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w6_n0_mux_dataout~0  ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w7_n0_mux_dataout~0  ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w7_n0_mux_dataout~0  ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w8_n0_mux_dataout~0  ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w8_n0_mux_dataout~0  ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w9_n0_mux_dataout~0  ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|q[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13|l2_w9_n0_mux_dataout~0  ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|rdclk    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50~_wirecell                                                                                                                       ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|rdclk    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50~_wirecell                                                                                                                       ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|rdempty  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|int_rdempty~_wirecell                                          ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|rdempty  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|int_rdempty~_wirecell                                          ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|rdreq    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_r_rdreq_ack~0                                                                                                                       ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|rdreq    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_r_rdreq_ack~0                                                                                                                       ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|wrclk    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50~_wirecell                                                                                                                       ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|wrclk    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50~_wirecell                                                                                                                       ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|wrfull   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|wrfull~0_wirecell                                              ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|wrfull   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|wrfull~0_wirecell                                              ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|wrreq    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_write                                                                                                                             ; N/A                                                                                                                                                            ;
; rgb_fifo:rgb_fifo_inst|wrreq    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_w_write                                                                                                                             ; N/A                                                                                                                                                            ;
; send_packet_id                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; send_packet_id                                                                                                                           ; N/A                                                                                                                                                            ;
; send_packet_id                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; send_packet_id                                                                                                                           ; N/A                                                                                                                                                            ;
; st_eop                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; st_eop                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; st_ready                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                      ; N/A                                                                                                                                                            ;
; st_ready                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                      ; N/A                                                                                                                                                            ;
; st_sop                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; st_sop                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; st_valid                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; st_valid~0                                                                                                                               ; N/A                                                                                                                                                            ;
; st_valid                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; st_valid~0                                                                                                                               ; N/A                                                                                                                                                            ;
; start_rd_wr                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; start_rd_wr                                                                                                                              ; N/A                                                                                                                                                            ;
; start_rd_wr                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; start_rd_wr                                                                                                                              ; N/A                                                                                                                                                            ;
; state.00                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state.00~_wirecell                                                                                                                       ; N/A                                                                                                                                                            ;
; state.00                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state.00~_wirecell                                                                                                                       ; N/A                                                                                                                                                            ;
; state.01                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state.01                                                                                                                                 ; N/A                                                                                                                                                            ;
; state.01                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state.01                                                                                                                                 ; N/A                                                                                                                                                            ;
; state.10                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state.10                                                                                                                                 ; N/A                                                                                                                                                            ;
; state.10                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state.10                                                                                                                                 ; N/A                                                                                                                                                            ;
; state.11                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state.11                                                                                                                                 ; N/A                                                                                                                                                            ;
; state.11                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state.11                                                                                                                                 ; N/A                                                                                                                                                            ;
; wr_done                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; wr_done                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                      ; N/A                                                                                                                                                            ;
+---------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Mar 30 05:13:40 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_D8M_RTL -c DE1_SOC_D8M_RTL
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rgb_fifo.v
    Info (12023): Found entity 1: rgb_fifo File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/rgb_fifo.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/clock_delay.v
    Info (12023): Found entity 1: CLOCK_DELAY File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/CLOCK_DELAY.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/vga_rd_counter.v
    Info (12023): Found entity 1: VGA_RD_COUNTER File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/VGA_RD_COUNTER.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_write_wdata.v
    Info (12023): Found entity 1: I2C_WRITE_WDATA File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/I2C_WRITE_WDATA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_write_ptr.v
    Info (12023): Found entity 1: I2C_WRITE_PTR File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/I2C_WRITE_PTR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_reset_delay.v
    Info (12023): Found entity 1: I2C_RESET_DELAY File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/I2C_RESET_DELAY.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_read_data.v
    Info (12023): Found entity 1: I2C_READ_DATA File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/I2C_READ_DATA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/pll_test.v
    Info (12023): Found entity 1: pll_test File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/pll_test.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/reset_delay.v
    Info (12023): Found entity 1: RESET_DELAY File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/RESET_DELAY.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file v/clockmem.v
    Info (12023): Found entity 1: CLOCKMEM File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/CLOCKMEM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_pll.v
    Info (12023): Found entity 1: sdram_pll File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/sdram_pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/fpsmonitor.v
    Info (12023): Found entity 1: FpsMonitor File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/FpsMonitor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller/vga_controller.v
    Info (12023): Found entity 1: VGA_Controller File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/VGA_Controller/VGA_Controller.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v/d8m_lut.v
    Info (12023): Found entity 1: D8M_LUT File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/D8M_LUT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/raw2rgb_j.v
    Info (12023): Found entity 1: RAW2RGB_J File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/RAW2RGB_J.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/raw_rgb_bin.v
    Info (12023): Found entity 1: RAW_RGB_BIN File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/RAW_RGB_BIN.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/ram_read_counter.v
    Info (12023): Found entity 1: RAM_READ_COUNTER File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/RAM_READ_COUNTER.v Line: 2
Warning (10275): Verilog HDL Module Instantiation warning at MIPI_CAMERA_CONFIG.v(301): ignored dangling comma in List of Port Connections File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_CAMERA_CONFIG.v Line: 301
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/mipi_camera_config.v
    Info (12023): Found entity 1: MIPI_CAMERA_CONFIG File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_CAMERA_CONFIG.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at MIPI_BRIDGE_CONFIG.v(358): ignored dangling comma in List of Port Connections File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 358
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_config.v
    Info (12023): Found entity 1: MIPI_BRIDGE_CONFIG File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_camera_config.v
    Info (12023): Found entity 1: MIPI_BRIDGE_CAMERA_Config File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/line_buffer_j.v
    Info (12023): Found entity 1: Line_Buffer_J File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/Line_Buffer_J.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/int_line.v
    Info (12023): Found entity 1: int_line File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/int_line.v Line: 40
Warning (10275): Verilog HDL Module Instantiation warning at VCM_I2C.v(287): ignored dangling comma in List of Port Connections File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/VCM_I2C.v Line: 287
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/vcm_i2c.v
    Info (12023): Found entity 1: VCM_I2C File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/VCM_I2C.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/vcm_ctrl_p.v
    Info (12023): Found entity 1: VCM_CTRL_P File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/VCM_CTRL_P.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/modify_sync.v
    Info (12023): Found entity 1: MODIFY_SYNC File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/MODIFY_SYNC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/lcd_counter.v
    Info (12023): Found entity 1: LCD_COUNTER File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/LCD_COUNTER.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/i2c_delay.v
    Info (12023): Found entity 1: I2C_DELAY File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/I2C_DELAY.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/focus_adj.v
    Info (12023): Found entity 1: FOCUS_ADJ File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/FOCUS_ADJ.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/f_vcm.v
    Info (12023): Found entity 1: F_VCM File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/F_VCM.v Line: 1
Warning (12019): Can't analyze file -- file V_Auto/CLOCKMEM.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/auto_sync_modify.v
    Info (12023): Found entity 1: AUTO_SYNC_MODIFY File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/AUTO_SYNC_MODIFY.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/auto_focus_on.v
    Info (12023): Found entity 1: AUTO_FOCUS_ON File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/AUTO_FOCUS_ON.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_WR_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_RD_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/sdram_control.v
    Info (12023): Found entity 1: Sdram_Control File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 37
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/sdr_data_path.v Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/sdr_data_path.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/control_interface.v
    Info (12023): Found entity 1: control_interface File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/control_interface.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/command.v
    Info (12023): Found entity 1: command File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/command.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/video_pll.v
    Info (12023): Found entity 1: VIDEO_PLL File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/VIDEO_PLL.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at FOCUS_ADJ.v(58): created implicit net for "V_CNT" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/FOCUS_ADJ.v Line: 58
Warning (10236): Verilog HDL Implicit Net warning at FOCUS_ADJ.v(59): created implicit net for "H_CNT" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/FOCUS_ADJ.v Line: 59
Warning (10236): Verilog HDL Implicit Net warning at FOCUS_ADJ.v(60): created implicit net for "LINE" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/FOCUS_ADJ.v Line: 60
Warning (12125): Using design file de1_soc_d8m_rtl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE1_SOC_D8M_RTL File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at de1_soc_d8m_rtl.v(217): created implicit net for "UART_RTS" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 217
Warning (10236): Verilog HDL Implicit Net warning at de1_soc_d8m_rtl.v(218): created implicit net for "UART_TXD" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 218
Warning (10236): Verilog HDL Implicit Net warning at de1_soc_d8m_rtl.v(520): created implicit net for "vga2_req" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 520
Warning (10236): Verilog HDL Implicit Net warning at de1_soc_d8m_rtl.v(536): created implicit net for "wr2_clear" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 536
Warning (10236): Verilog HDL Implicit Net warning at de1_soc_d8m_rtl.v(558): created implicit net for "DRAM_DQM2" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 558
Warning (10236): Verilog HDL Implicit Net warning at de1_soc_d8m_rtl.v(614): created implicit net for "READY" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 614
Info (12127): Elaborating entity "DE1_SOC_D8M_RTL" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at de1_soc_d8m_rtl.v(217): object "UART_RTS" assigned a value but never read File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 217
Warning (10036): Verilog HDL or VHDL warning at de1_soc_d8m_rtl.v(218): object "UART_TXD" assigned a value but never read File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 218
Warning (10036): Verilog HDL or VHDL warning at de1_soc_d8m_rtl.v(138): object "st_data" assigned a value but never read File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 138
Warning (10036): Verilog HDL or VHDL warning at de1_soc_d8m_rtl.v(140): object "st_sop" assigned a value but never read File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 140
Warning (10036): Verilog HDL or VHDL warning at de1_soc_d8m_rtl.v(141): object "st_eop" assigned a value but never read File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 141
Warning (10036): Verilog HDL or VHDL warning at de1_soc_d8m_rtl.v(209): object "PIX_CLK_d" assigned a value but never read File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 209
Warning (10036): Verilog HDL or VHDL warning at de1_soc_d8m_rtl.v(280): object "img_done" assigned a value but never read File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 280
Warning (10036): Verilog HDL or VHDL warning at de1_soc_d8m_rtl.v(281): object "curr_state" assigned a value but never read File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 281
Warning (10036): Verilog HDL or VHDL warning at de1_soc_d8m_rtl.v(282): object "curr_addr" assigned a value but never read File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 282
Warning (10036): Verilog HDL or VHDL warning at de1_soc_d8m_rtl.v(287): object "prev_X_Cont" assigned a value but never read File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 287
Warning (10036): Verilog HDL or VHDL warning at de1_soc_d8m_rtl.v(289): object "max_Y_Cont" assigned a value but never read File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 289
Warning (10036): Verilog HDL or VHDL warning at de1_soc_d8m_rtl.v(290): object "max_X_Cont" assigned a value but never read File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 290
Warning (10036): Verilog HDL or VHDL warning at de1_soc_d8m_rtl.v(304): object "wr_done" assigned a value but never read File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 304
Warning (10858): Verilog HDL warning at de1_soc_d8m_rtl.v(478): object DRAM_LDQM2 used but never assigned File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 478
Warning (10858): Verilog HDL warning at de1_soc_d8m_rtl.v(480): object DRAM_UDQM2 used but never assigned File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 480
Warning (10858): Verilog HDL warning at de1_soc_d8m_rtl.v(643): object img_rd_done used but never assigned File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 643
Warning (10230): Verilog HDL assignment warning at de1_soc_d8m_rtl.v(486): truncated value with size 32 to match size of target (1) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 486
Warning (10230): Verilog HDL assignment warning at de1_soc_d8m_rtl.v(487): truncated value with size 32 to match size of target (1) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 487
Warning (10230): Verilog HDL assignment warning at de1_soc_d8m_rtl.v(488): truncated value with size 32 to match size of target (1) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 488
Warning (10230): Verilog HDL assignment warning at de1_soc_d8m_rtl.v(489): truncated value with size 32 to match size of target (1) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 489
Warning (10230): Verilog HDL assignment warning at de1_soc_d8m_rtl.v(490): truncated value with size 32 to match size of target (1) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 490
Warning (10230): Verilog HDL assignment warning at de1_soc_d8m_rtl.v(491): truncated value with size 32 to match size of target (1) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 491
Warning (10230): Verilog HDL assignment warning at de1_soc_d8m_rtl.v(492): truncated value with size 32 to match size of target (1) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 492
Warning (10230): Verilog HDL assignment warning at de1_soc_d8m_rtl.v(493): truncated value with size 32 to match size of target (1) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 493
Warning (10030): Net "vga2_req" at de1_soc_d8m_rtl.v(520) has no driver or initial value, using a default initial value '0' File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 520
Warning (10030): Net "DRAM_LDQM2" at de1_soc_d8m_rtl.v(478) has no driver or initial value, using a default initial value '0' File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 478
Warning (10030): Net "DRAM_UDQM2" at de1_soc_d8m_rtl.v(480) has no driver or initial value, using a default initial value '0' File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 480
Warning (10030): Net "img_rd_done" at de1_soc_d8m_rtl.v(643) has no driver or initial value, using a default initial value '0' File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 643
Warning (10034): Output port "HEX0" at de1_soc_d8m_rtl.v(46) has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 46
Warning (10034): Output port "HEX1" at de1_soc_d8m_rtl.v(47) has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 47
Warning (10034): Output port "LEDR" at de1_soc_d8m_rtl.v(61) has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 61
Warning (10034): Output port "ADC_CONVST" at de1_soc_d8m_rtl.v(9) has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 9
Warning (10034): Output port "ADC_DIN" at de1_soc_d8m_rtl.v(10) has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 10
Warning (10034): Output port "ADC_SCLK" at de1_soc_d8m_rtl.v(12) has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 12
Warning (10034): Output port "AUD_DACDAT" at de1_soc_d8m_rtl.v(18) has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 18
Warning (10034): Output port "AUD_XCK" at de1_soc_d8m_rtl.v(20) has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 20
Warning (10034): Output port "FPGA_I2C_SCLK" at de1_soc_d8m_rtl.v(42) has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 42
Warning (10034): Output port "IRDA_TXD" at de1_soc_d8m_rtl.v(55) has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 55
Warning (10034): Output port "TD_RESET_N" at de1_soc_d8m_rtl.v(76) has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 76
Warning (10034): Output port "MIPI_MCLK" at de1_soc_d8m_rtl.v(96) has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 96
Info (12128): Elaborating entity "CLOCK_DELAY" for hierarchy "CLOCK_DELAY:del1" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 207
Info (12128): Elaborating entity "RESET_DELAY" for hierarchy "RESET_DELAY:u2" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 243
Info (12128): Elaborating entity "MIPI_BRIDGE_CAMERA_Config" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 255
Warning (10858): Verilog HDL warning at MIPI_BRIDGE_CAMERA_Config.v(20): object VCM_I2C_SCL used but never assigned File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 20
Warning (10030): Net "VCM_I2C_SCL" at MIPI_BRIDGE_CAMERA_Config.v(20) has no driver or initial value, using a default initial value '0' File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 20
Warning (10034): Output port "STEP" at MIPI_BRIDGE_CAMERA_Config.v(12) has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 12
Info (12128): Elaborating entity "MIPI_CAMERA_CONFIG" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 46
Warning (10230): Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(128): truncated value with size 32 to match size of target (8) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_CAMERA_CONFIG.v Line: 128
Warning (10230): Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(174): truncated value with size 32 to match size of target (16) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_CAMERA_CONFIG.v Line: 174
Warning (10230): Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(201): truncated value with size 32 to match size of target (16) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_CAMERA_CONFIG.v Line: 201
Warning (10230): Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(226): truncated value with size 32 to match size of target (1) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_CAMERA_CONFIG.v Line: 226
Warning (10034): Output port "ID2" at MIPI_CAMERA_CONFIG.v(12) has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_CAMERA_CONFIG.v Line: 12
Warning (10034): Output port "WORD_DATA[15..8]" at MIPI_CAMERA_CONFIG.v(20) has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_CAMERA_CONFIG.v Line: 20
Warning (10034): Output port "TR" at MIPI_CAMERA_CONFIG.v(31) has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_CAMERA_CONFIG.v Line: 31
Info (12128): Elaborating entity "CLOCKMEM" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_CAMERA_CONFIG.v Line: 55
Info (12128): Elaborating entity "I2C_WRITE_WDATA" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_CAMERA_CONFIG.v Line: 250
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_WDATA.v(72): truncated value with size 32 to match size of target (8) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/I2C_WRITE_WDATA.v Line: 72
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_WDATA.v(143): truncated value with size 32 to match size of target (8) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/I2C_WRITE_WDATA.v Line: 143
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_WDATA.v(153): truncated value with size 32 to match size of target (8) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/I2C_WRITE_WDATA.v Line: 153
Info (12128): Elaborating entity "I2C_WRITE_PTR" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_CAMERA_CONFIG.v Line: 274
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_PTR.v(61): truncated value with size 32 to match size of target (8) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/I2C_WRITE_PTR.v Line: 61
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_PTR.v(125): truncated value with size 32 to match size of target (8) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/I2C_WRITE_PTR.v Line: 125
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_PTR.v(135): truncated value with size 32 to match size of target (8) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/I2C_WRITE_PTR.v Line: 135
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_PTR.v(160): truncated value with size 32 to match size of target (8) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/I2C_WRITE_PTR.v Line: 160
Info (12128): Elaborating entity "I2C_READ_DATA" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_CAMERA_CONFIG.v Line: 301
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(53): truncated value with size 33 to match size of target (9) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/I2C_READ_DATA.v Line: 53
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(67): truncated value with size 32 to match size of target (8) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/I2C_READ_DATA.v Line: 67
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(90): truncated value with size 32 to match size of target (8) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/I2C_READ_DATA.v Line: 90
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(93): truncated value with size 32 to match size of target (8) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/I2C_READ_DATA.v Line: 93
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(104): truncated value with size 32 to match size of target (8) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/I2C_READ_DATA.v Line: 104
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(168): truncated value with size 32 to match size of target (8) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/I2C_READ_DATA.v Line: 168
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(178): truncated value with size 32 to match size of target (8) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/I2C_READ_DATA.v Line: 178
Warning (10272): Verilog HDL Case Statement warning at I2C_READ_DATA.v(141): case item expression covers a value already covered by a previous case item File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/I2C_READ_DATA.v Line: 141
Info (12128): Elaborating entity "I2C_RESET_DELAY" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_RESET_DELAY:DY" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_CAMERA_CONFIG.v Line: 311
Info (12128): Elaborating entity "MIPI_BRIDGE_CONFIG" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 58
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(131): truncated value with size 32 to match size of target (8) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 131
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(178): truncated value with size 32 to match size of target (8) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 178
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(203): truncated value with size 32 to match size of target (8) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 203
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(241): truncated value with size 32 to match size of target (16) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 241
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(242): truncated value with size 32 to match size of target (16) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 242
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(243): truncated value with size 32 to match size of target (16) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 243
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(244): truncated value with size 32 to match size of target (16) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 244
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(245): truncated value with size 32 to match size of target (16) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 245
Warning (10034): Output port "TR" at MIPI_BRIDGE_CONFIG.v(36) has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 36
Info (12128): Elaborating entity "pll_test" for hierarchy "pll_test:pll_ref" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 263
Info (12128): Elaborating entity "altpll" for hierarchy "pll_test:pll_ref|altpll:altpll_component" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/pll_test.v Line: 104
Info (12130): Elaborated megafunction instantiation "pll_test:pll_ref|altpll:altpll_component" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/pll_test.v Line: 104
Info (12133): Instantiated megafunction "pll_test:pll_ref|altpll:altpll_component" with the following parameter: File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/pll_test.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_test"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_test_altpll.v
    Info (12023): Found entity 1: pll_test_altpll File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/pll_test_altpll.v Line: 29
Info (12128): Elaborating entity "pll_test_altpll" for hierarchy "pll_test:pll_ref|altpll:altpll_component|pll_test_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "VIDEO_PLL" for hierarchy "VIDEO_PLL:pll_ref1" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 270
Info (12128): Elaborating entity "altpll" for hierarchy "VIDEO_PLL:pll_ref1|altpll:altpll_component" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/VIDEO_PLL.v Line: 104
Info (12130): Elaborated megafunction instantiation "VIDEO_PLL:pll_ref1|altpll:altpll_component" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/VIDEO_PLL.v Line: 104
Info (12133): Instantiated megafunction "VIDEO_PLL:pll_ref1|altpll:altpll_component" with the following parameter: File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/VIDEO_PLL.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=VIDEO_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/video_pll_altpll.v
    Info (12023): Found entity 1: VIDEO_PLL_altpll File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/video_pll_altpll.v Line: 29
Info (12128): Elaborating entity "VIDEO_PLL_altpll" for hierarchy "VIDEO_PLL:pll_ref1|altpll:altpll_component|VIDEO_PLL_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "sdram_pll" for hierarchy "sdram_pll:u6" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 279
Info (12128): Elaborating entity "altpll" for hierarchy "sdram_pll:u6|altpll:altpll_component" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/sdram_pll.v Line: 108
Info (12130): Elaborated megafunction instantiation "sdram_pll:u6|altpll:altpll_component" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/sdram_pll.v Line: 108
Info (12133): Instantiated megafunction "sdram_pll:u6|altpll:altpll_component" with the following parameter: File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/sdram_pll.v Line: 108
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-2500"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sdram_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v
    Info (12023): Found entity 1: sdram_pll_altpll File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/sdram_pll_altpll.v Line: 29
Info (12128): Elaborating entity "sdram_pll_altpll" for hierarchy "sdram_pll:u6|altpll:altpll_component|sdram_pll_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "rgb_fifo" for hierarchy "rgb_fifo:rgb_fifo_inst" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 430
Info (12128): Elaborating entity "dcfifo" for hierarchy "rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/rgb_fifo.v Line: 88
Info (12130): Elaborated megafunction instantiation "rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/rgb_fifo.v Line: 88
Info (12133): Instantiated megafunction "rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/rgb_fifo.v Line: 88
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "32768"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "26"
    Info (12134): Parameter "lpm_widthu" = "15"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_seq1.tdf
    Info (12023): Found entity 1: dcfifo_seq1 File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_seq1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_seq1" for hierarchy "rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_tv6.tdf
    Info (12023): Found entity 1: a_graycounter_tv6 File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/a_graycounter_tv6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_tv6" for hierarchy "rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|a_graycounter_tv6:rdptr_g1p" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_seq1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pdc.tdf
    Info (12023): Found entity 1: a_graycounter_pdc File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/a_graycounter_pdc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_pdc" for hierarchy "rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|a_graycounter_pdc:wrptr_g1p" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_seq1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1b1.tdf
    Info (12023): Found entity 1: altsyncram_r1b1 File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_r1b1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_r1b1" for hierarchy "rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_seq1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_v07.tdf
    Info (12023): Found entity 1: decode_v07 File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/decode_v07.tdf Line: 22
Info (12128): Elaborating entity "decode_v07" for hierarchy "rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|decode_v07:decode12" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_r1b1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_oc6.tdf
    Info (12023): Found entity 1: decode_oc6 File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/decode_oc6.tdf Line: 22
Info (12128): Elaborating entity "decode_oc6" for hierarchy "rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|decode_oc6:rden_decode_b" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_r1b1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_vs7.tdf
    Info (12023): Found entity 1: mux_vs7 File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/mux_vs7.tdf Line: 22
Info (12128): Elaborating entity "mux_vs7" for hierarchy "rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|altsyncram_r1b1:fifo_ram|mux_vs7:mux13" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_r1b1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_epl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_epl File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/alt_synch_pipe_epl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_epl" for hierarchy "rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_epl:rs_dgwp" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_seq1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf
    Info (12023): Found entity 1: dffpipe_ve9 File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dffpipe_ve9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_ve9" for hierarchy "rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe14" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/alt_synch_pipe_epl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dffpipe_3dc.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|dffpipe_3dc:wraclr" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_seq1.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_jpl File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/alt_synch_pipe_jpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_jpl" for hierarchy "rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_jpl:ws_dgrp" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_seq1.tdf Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_4f9.tdf
    Info (12023): Found entity 1: dffpipe_4f9 File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dffpipe_4f9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_4f9" for hierarchy "rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|alt_synch_pipe_jpl:ws_dgrp|dffpipe_4f9:dffpipe17" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/alt_synch_pipe_jpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_0v5.tdf
    Info (12023): Found entity 1: cmpr_0v5 File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/cmpr_0v5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_0v5" for hierarchy "rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|cmpr_0v5:rdempty_eq_comp1_lsb" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_seq1.tdf Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf
    Info (12023): Found entity 1: mux_5r7 File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/mux_5r7.tdf Line: 22
Info (12128): Elaborating entity "mux_5r7" for hierarchy "rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_seq1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_seq1.tdf Line: 85
Info (12128): Elaborating entity "Sdram_Control" for hierarchy "Sdram_Control:u7" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 560
Critical Warning (10169): Verilog HDL warning at Sdram_Control.v(132): the port and data declarations for array port "SA" do not specify the same range for each dimension File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 132
Warning (10359): HDL warning at Sdram_Control.v(186): see declaration for object "SA" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 186
Warning (10230): Verilog HDL assignment warning at Sdram_Control.v(392): truncated value with size 32 to match size of target (10) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 392
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(432): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(432): inferring latch(es) for variable "rWR2_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(432): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(432): inferring latch(es) for variable "rRD2_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(432): inferring latch(es) for variable "rWR1_LENGTH", which holds its previous value in one or more paths through the always construct File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(432): inferring latch(es) for variable "rWR2_LENGTH", which holds its previous value in one or more paths through the always construct File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(432): inferring latch(es) for variable "rRD1_LENGTH", which holds its previous value in one or more paths through the always construct File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(432): inferring latch(es) for variable "rRD2_LENGTH", which holds its previous value in one or more paths through the always construct File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD2_LENGTH[0]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD2_LENGTH[1]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD2_LENGTH[2]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD2_LENGTH[3]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD2_LENGTH[4]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD2_LENGTH[5]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD2_LENGTH[6]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD2_LENGTH[7]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD2_LENGTH[8]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD2_LENGTH[9]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD2_LENGTH[10]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD1_LENGTH[0]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD1_LENGTH[1]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD1_LENGTH[2]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD1_LENGTH[3]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD1_LENGTH[4]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD1_LENGTH[5]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD1_LENGTH[6]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD1_LENGTH[7]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD1_LENGTH[8]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD1_LENGTH[9]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD1_LENGTH[10]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR2_LENGTH[0]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR2_LENGTH[1]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR2_LENGTH[2]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR2_LENGTH[3]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR2_LENGTH[4]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR2_LENGTH[5]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR2_LENGTH[6]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR2_LENGTH[7]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR2_LENGTH[8]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR2_LENGTH[9]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR2_LENGTH[10]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR1_LENGTH[0]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR1_LENGTH[1]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR1_LENGTH[2]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR1_LENGTH[3]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR1_LENGTH[4]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR1_LENGTH[5]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR1_LENGTH[6]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR1_LENGTH[7]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR1_LENGTH[8]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR1_LENGTH[9]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR1_LENGTH[10]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD2_MAX_ADDR[0]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD2_MAX_ADDR[1]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD2_MAX_ADDR[2]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD2_MAX_ADDR[3]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD2_MAX_ADDR[4]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD2_MAX_ADDR[5]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD2_MAX_ADDR[6]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD2_MAX_ADDR[7]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD2_MAX_ADDR[8]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD2_MAX_ADDR[9]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD2_MAX_ADDR[10]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD2_MAX_ADDR[11]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD2_MAX_ADDR[12]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD2_MAX_ADDR[13]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD2_MAX_ADDR[14]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD2_MAX_ADDR[15]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD2_MAX_ADDR[16]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD2_MAX_ADDR[17]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD2_MAX_ADDR[18]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD2_MAX_ADDR[19]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD2_MAX_ADDR[20]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD2_MAX_ADDR[21]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD2_MAX_ADDR[22]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR2_MAX_ADDR[0]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR2_MAX_ADDR[1]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR2_MAX_ADDR[2]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR2_MAX_ADDR[3]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR2_MAX_ADDR[4]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR2_MAX_ADDR[5]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR2_MAX_ADDR[6]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR2_MAX_ADDR[7]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR2_MAX_ADDR[8]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR2_MAX_ADDR[9]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR2_MAX_ADDR[10]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR2_MAX_ADDR[11]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR2_MAX_ADDR[12]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR2_MAX_ADDR[13]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR2_MAX_ADDR[14]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR2_MAX_ADDR[15]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR2_MAX_ADDR[16]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR2_MAX_ADDR[17]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR2_MAX_ADDR[18]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR2_MAX_ADDR[19]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR2_MAX_ADDR[20]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR2_MAX_ADDR[21]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR2_MAX_ADDR[22]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control.v(432) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 432
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control:u7|control_interface:u_control_interface" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 245
Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/control_interface.v Line: 162
Warning (10230): Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/control_interface.v Line: 167
Warning (10230): Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/control_interface.v Line: 192
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control:u7|command:u_command" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 270
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/command.v Line: 275
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/command.v Line: 275
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/command.v Line: 275
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control:u7|sdr_data_path:u_sdr_data_path" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 278
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/sdr_data_path.v Line: 68
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 289
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_WR_FIFO.v Line: 84
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_WR_FIFO.v Line: 84
Info (12133): Instantiated megafunction "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_WR_FIFO.v Line: 84
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "11"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_kkp1.tdf
    Info (12023): Found entity 1: dcfifo_kkp1 File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_kkp1.tdf Line: 44
Info (12128): Elaborating entity "dcfifo_kkp1" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_pab.tdf
    Info (12023): Found entity 1: a_gray2bin_pab File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/a_gray2bin_pab.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_pab" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_gray2bin_pab:rdptr_g_gray2bin" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_kkp1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ov6.tdf
    Info (12023): Found entity 1: a_graycounter_ov6 File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/a_graycounter_ov6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_ov6" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_ov6:rdptr_g1p" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_kkp1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_kdc.tdf
    Info (12023): Found entity 1: a_graycounter_kdc File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/a_graycounter_kdc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_kdc" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_kkp1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f1b1.tdf
    Info (12023): Found entity 1: altsyncram_f1b1 File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_f1b1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_f1b1" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|altsyncram_f1b1:fifo_ram" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_kkp1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dffpipe_pe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_brp" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_kkp1.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_fpl File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/alt_synch_pipe_fpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_fpl" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_kkp1.tdf Line: 81
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf
    Info (12023): Found entity 1: dffpipe_0f9 File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dffpipe_0f9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_0f9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/alt_synch_pipe_fpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_gpl File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/alt_synch_pipe_gpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_gpl" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_kkp1.tdf Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf
    Info (12023): Found entity 1: dffpipe_1f9 File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dffpipe_1f9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_1f9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/alt_synch_pipe_gpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf
    Info (12023): Found entity 1: cmpr_uu5 File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/cmpr_uu5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_uu5" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|cmpr_uu5:rdempty_eq_comp1_lsb" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_kkp1.tdf Line: 86
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf
    Info (12023): Found entity 1: cmpr_tu5 File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/cmpr_tu5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_tu5" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|cmpr_tu5:rdempty_eq_comp1_msb" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_kkp1.tdf Line: 87
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 309
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_RD_FIFO.v Line: 84
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_RD_FIFO.v Line: 84
Info (12133): Instantiated megafunction "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_RD_FIFO.v Line: 84
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "11"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_7lp1.tdf
    Info (12023): Found entity 1: dcfifo_7lp1 File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_7lp1.tdf Line: 44
Info (12128): Elaborating entity "dcfifo_7lp1" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_hpl File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/alt_synch_pipe_hpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_hpl" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_7lp1.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2f9.tdf
    Info (12023): Found entity 1: dffpipe_2f9 File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dffpipe_2f9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_2f9" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/alt_synch_pipe_hpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ipl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ipl File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/alt_synch_pipe_ipl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_ipl" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_7lp1.tdf Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3f9.tdf
    Info (12023): Found entity 1: dffpipe_3f9 File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dffpipe_3f9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_3f9" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/alt_synch_pipe_ipl.tdf Line: 34
Info (12128): Elaborating entity "RAW2RGB_J" for hierarchy "RAW2RGB_J:u4" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 581
Warning (10230): Verilog HDL assignment warning at RAW2RGB_J.v(63): truncated value with size 32 to match size of target (1) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/RAW2RGB_J.v Line: 63
Info (12128): Elaborating entity "VGA_RD_COUNTER" for hierarchy "RAW2RGB_J:u4|VGA_RD_COUNTER:tr" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/RAW2RGB_J.v Line: 44
Warning (10230): Verilog HDL assignment warning at VGA_RD_COUNTER.v(22): truncated value with size 32 to match size of target (11) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/VGA_RD_COUNTER.v Line: 22
Warning (10230): Verilog HDL assignment warning at VGA_RD_COUNTER.v(23): truncated value with size 32 to match size of target (11) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/VGA_RD_COUNTER.v Line: 23
Info (12128): Elaborating entity "Line_Buffer_J" for hierarchy "RAW2RGB_J:u4|Line_Buffer_J:u0" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/RAW2RGB_J.v Line: 59
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(42): truncated value with size 32 to match size of target (2) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/Line_Buffer_J.v Line: 42
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(47): truncated value with size 32 to match size of target (1) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/Line_Buffer_J.v Line: 47
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(48): truncated value with size 32 to match size of target (1) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/Line_Buffer_J.v Line: 48
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(49): truncated value with size 32 to match size of target (1) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/Line_Buffer_J.v Line: 49
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(52): truncated value with size 32 to match size of target (10) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/Line_Buffer_J.v Line: 52
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(59): truncated value with size 32 to match size of target (10) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/Line_Buffer_J.v Line: 59
Info (12128): Elaborating entity "int_line" for hierarchy "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/Line_Buffer_J.v Line: 89
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/int_line.v Line: 91
Info (12130): Elaborated megafunction instantiation "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/int_line.v Line: 91
Info (12133): Instantiated megafunction "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/int_line.v Line: 91
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6lq1.tdf
    Info (12023): Found entity 1: altsyncram_6lq1 File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_6lq1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6lq1" for hierarchy "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "RAW_RGB_BIN" for hierarchy "RAW2RGB_J:u4|RAW_RGB_BIN:bin" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/RAW2RGB_J.v Line: 76
Info (12128): Elaborating entity "AUTO_FOCUS_ON" for hierarchy "AUTO_FOCUS_ON:vd" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 590
Warning (10230): Verilog HDL assignment warning at AUTO_FOCUS_ON.v(19): truncated value with size 32 to match size of target (1) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/AUTO_FOCUS_ON.v Line: 19
Info (12128): Elaborating entity "FOCUS_ADJ" for hierarchy "FOCUS_ADJ:adl" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 617
Info (12128): Elaborating entity "AUTO_SYNC_MODIFY" for hierarchy "FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/FOCUS_ADJ.v Line: 51
Info (12128): Elaborating entity "MODIFY_SYNC" for hierarchy "FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/AUTO_SYNC_MODIFY.v Line: 17
Warning (10230): Verilog HDL assignment warning at MODIFY_SYNC.v(19): truncated value with size 32 to match size of target (16) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/MODIFY_SYNC.v Line: 19
Info (12128): Elaborating entity "LCD_COUNTER" for hierarchy "FOCUS_ADJ:adl|LCD_COUNTER:cv1" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/FOCUS_ADJ.v Line: 63
Warning (10230): Verilog HDL assignment warning at LCD_COUNTER.v(31): truncated value with size 32 to match size of target (16) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/LCD_COUNTER.v Line: 31
Warning (10230): Verilog HDL assignment warning at LCD_COUNTER.v(36): truncated value with size 32 to match size of target (16) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/LCD_COUNTER.v Line: 36
Warning (10230): Verilog HDL assignment warning at LCD_COUNTER.v(39): truncated value with size 32 to match size of target (1) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/LCD_COUNTER.v Line: 39
Warning (10230): Verilog HDL assignment warning at LCD_COUNTER.v(47): truncated value with size 32 to match size of target (1) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/LCD_COUNTER.v Line: 47
Info (12128): Elaborating entity "VCM_CTRL_P" for hierarchy "FOCUS_ADJ:adl|VCM_CTRL_P:pp" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/FOCUS_ADJ.v Line: 84
Warning (10230): Verilog HDL assignment warning at VCM_CTRL_P.v(24): truncated value with size 32 to match size of target (18) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/VCM_CTRL_P.v Line: 24
Warning (10230): Verilog HDL assignment warning at VCM_CTRL_P.v(53): truncated value with size 32 to match size of target (8) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/VCM_CTRL_P.v Line: 53
Info (12128): Elaborating entity "F_VCM" for hierarchy "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/VCM_CTRL_P.v Line: 94
Warning (10230): Verilog HDL assignment warning at F_VCM.v(39): truncated value with size 32 to match size of target (11) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/F_VCM.v Line: 39
Warning (10230): Verilog HDL assignment warning at F_VCM.v(48): truncated value with size 32 to match size of target (11) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/F_VCM.v Line: 48
Warning (10230): Verilog HDL assignment warning at F_VCM.v(56): truncated value with size 32 to match size of target (11) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/F_VCM.v Line: 56
Info (12128): Elaborating entity "I2C_DELAY" for hierarchy "FOCUS_ADJ:adl|I2C_DELAY:i2c" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/FOCUS_ADJ.v Line: 95
Warning (10034): Output port "READY1" at I2C_DELAY.v(6) has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/I2C_DELAY.v Line: 6
Info (12128): Elaborating entity "VCM_I2C" for hierarchy "FOCUS_ADJ:adl|VCM_I2C:i2c2" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/FOCUS_ADJ.v Line: 108
Warning (10230): Verilog HDL assignment warning at VCM_I2C.v(116): truncated value with size 32 to match size of target (8) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/VCM_I2C.v Line: 116
Warning (10230): Verilog HDL assignment warning at VCM_I2C.v(169): truncated value with size 32 to match size of target (8) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/VCM_I2C.v Line: 169
Warning (10230): Verilog HDL assignment warning at VCM_I2C.v(207): truncated value with size 32 to match size of target (1) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/VCM_I2C.v Line: 207
Warning (10034): Output port "TR" at VCM_I2C.v(32) has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/VCM_I2C.v Line: 32
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:u1" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 640
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(43): truncated value with size 32 to match size of target (13) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/VGA_Controller/VGA_Controller.v Line: 43
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(61): truncated value with size 32 to match size of target (13) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/VGA_Controller/VGA_Controller.v Line: 61
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(70): truncated value with size 32 to match size of target (1) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/VGA_Controller/VGA_Controller.v Line: 70
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(71): truncated value with size 32 to match size of target (1) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/VGA_Controller/VGA_Controller.v Line: 71
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(78): truncated value with size 32 to match size of target (1) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/VGA_Controller/VGA_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(84): truncated value with size 32 to match size of target (8) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/VGA_Controller/VGA_Controller.v Line: 84
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(85): truncated value with size 32 to match size of target (8) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/VGA_Controller/VGA_Controller.v Line: 85
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(86): truncated value with size 32 to match size of target (8) File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/VGA_Controller/VGA_Controller.v Line: 86
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2f84.tdf
    Info (12023): Found entity 1: altsyncram_2f84 File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_2f84.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/mux_elc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sai.tdf
    Info (12023): Found entity 1: cntr_sai File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/cntr_sai.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf
    Info (12023): Found entity 1: cmpr_g9c File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/cmpr_g9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/cntr_4vi.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/cntr_09i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/cmpr_c9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.03.30.05:14:02 Progress: Loading sld015eeb33/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld015eeb33/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/ip/sld015eeb33/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[0]" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_f1b1.tdf Line: 40
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[1]" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_f1b1.tdf Line: 70
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[2]" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_f1b1.tdf Line: 100
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[3]" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_f1b1.tdf Line: 130
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[4]" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_f1b1.tdf Line: 160
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[5]" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_f1b1.tdf Line: 190
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[6]" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_f1b1.tdf Line: 220
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[7]" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_f1b1.tdf Line: 250
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[8]" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_f1b1.tdf Line: 280
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[9]" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_f1b1.tdf Line: 310
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[10]" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_f1b1.tdf Line: 340
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[11]" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_f1b1.tdf Line: 370
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[12]" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_f1b1.tdf Line: 400
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[13]" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_f1b1.tdf Line: 430
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[14]" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_f1b1.tdf Line: 460
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[15]" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_f1b1.tdf Line: 490
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[10]" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_f1b1.tdf Line: 340
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[11]" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_f1b1.tdf Line: 370
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[12]" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_f1b1.tdf Line: 400
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[13]" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_f1b1.tdf Line: 430
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[14]" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_f1b1.tdf Line: 460
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[15]" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_f1b1.tdf Line: 490
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "pll_test:pll_ref|altpll:altpll_component|pll_test_altpll:auto_generated|wire_generic_pll2_outclk" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/pll_test_altpll.v Line: 77
Warning (12241): 33 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "MIPI_I2C_SCL" and its non-tri-state driver. File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 94
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 16
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 17
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 19
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 43
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 64
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 65
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 66
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 67
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 131
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 131
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 131
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 131
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 131
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 131
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 131
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 131
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 131
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 131
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 131
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 131
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 131
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 131
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 131
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 131
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 131
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 131
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 131
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 131
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 131
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 131
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 131
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 131
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 131
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 131
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 131
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 131
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 131
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 131
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 131
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 131
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 131
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 131
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 131
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 131
Info (13000): Registers with preset signals will power-up high File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v Line: 452
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL" is converted into an equivalent circuit using register "RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL~_emulated" and latch "RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL~1" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/Line_Buffer_J.v Line: 32
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_I2C:i2c2|rTR_IN" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_I2C:i2c2|rTR_IN~_emulated" and latch "FOCUS_ADJ:adl|VCM_I2C:i2c2|rTR_IN~1" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/VCM_I2C.v Line: 38
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[3]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[3]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[3]~1" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[2]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[2]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[2]~5" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[10]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[10]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[10]~9" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[9]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[9]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[9]~13" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[8]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[8]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[8]~17" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[7]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[7]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[7]~21" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[6]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[6]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[6]~25" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[5]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[5]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[5]~29" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[4]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[4]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[4]~33" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[1]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[1]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[1]~37" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[0]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[0]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[0]~41" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/F_VCM.v Line: 53
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "MIPI_I2C_SCL~synth" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 94
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 9
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 10
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 12
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 18
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 20
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 29
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 42
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 46
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 46
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 46
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 46
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 46
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 46
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 46
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 47
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 47
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 47
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 47
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 47
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 47
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 47
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 48
    Warning (13410): Pin "HEX2[1]" is stuck at VCC File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 48
    Warning (13410): Pin "HEX2[2]" is stuck at VCC File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 48
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 48
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 48
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 48
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 48
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 49
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 49
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 49
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 49
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 49
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 49
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 49
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 50
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 50
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 50
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 50
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 50
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 50
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 50
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 51
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 51
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 51
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 51
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 51
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 51
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 51
    Warning (13410): Pin "IRDA_TXD" is stuck at GND File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 55
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 61
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 61
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 61
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 61
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 61
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 61
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 61
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 61
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 61
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 61
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 76
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 86
    Warning (13410): Pin "CAMERA_PWDN_n" is stuck at VCC File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 92
    Warning (13410): Pin "MIPI_CS_n" is stuck at GND File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 93
    Warning (13410): Pin "MIPI_MCLK" is stuck at GND File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 96
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 339 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|ALTSYNCRAM" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_6lq1.tdf Line: 34
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|ALTSYNCRAM" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_6lq1.tdf Line: 34
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|ALTSYNCRAM" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_6lq1.tdf Line: 34
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "FOCUS_ADJ:adl|VCM_I2C:i2c2|const_zero_sig" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/VCM_I2C.v Line: 198
    Info (17048): Logic cell "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|const_zero_sig" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_CAMERA_CONFIG.v Line: 217
    Info (17048): Logic cell "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|const_zero_sig" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 274
    Info (17048): Logic cell "CLOCK_DELAY:del1|l7" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/CLOCK_DELAY.v Line: 17
    Info (17048): Logic cell "CLOCK_DELAY:del1|l6" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/CLOCK_DELAY.v Line: 16
    Info (17048): Logic cell "CLOCK_DELAY:del1|l5" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/CLOCK_DELAY.v Line: 15
    Info (17048): Logic cell "CLOCK_DELAY:del1|l4" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/CLOCK_DELAY.v Line: 14
    Info (17048): Logic cell "CLOCK_DELAY:del1|l3" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/CLOCK_DELAY.v Line: 13
    Info (17048): Logic cell "CLOCK_DELAY:del1|l2" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/CLOCK_DELAY.v Line: 12
    Info (17048): Logic cell "CLOCK_DELAY:del1|l1" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/CLOCK_DELAY.v Line: 11
    Info (17048): Logic cell "CLOCK_DELAY:del1|l0" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/CLOCK_DELAY.v Line: 9
Info (144001): Generated suppressed messages file C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/output_files/DE1_SOC_D8M_RTL.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 353 of its 403 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 50 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 25 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance sdram_pll:u6|altpll:altpll_component|sdram_pll_altpll:auto_generated|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/sdram_pll_altpll.v Line: 77
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance sdram_pll:u6|altpll:altpll_component|sdram_pll_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/sdram_pll_altpll.v Line: 63
    Info: Must be connected
Warning (21074): Design contains 25 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 11
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 15
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 25
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 54
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 58
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 58
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 70
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 70
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 70
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 70
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 70
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 70
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 70
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 70
    Warning (15610): No output dependent on input pin "TD_CLK27" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 73
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 74
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 74
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 74
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 74
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 74
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 74
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 74
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 74
    Warning (15610): No output dependent on input pin "TD_HS" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 75
    Warning (15610): No output dependent on input pin "TD_VS" File: C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v Line: 77
Info (21057): Implemented 7772 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 48 input pins
    Info (21059): Implemented 119 output pins
    Info (21060): Implemented 63 bidirectional pins
    Info (21061): Implemented 7174 logic cells
    Info (21064): Implemented 361 RAM segments
    Info (21065): Implemented 4 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 326 warnings
    Info: Peak virtual memory: 5047 megabytes
    Info: Processing ended: Thu Mar 30 05:14:28 2023
    Info: Elapsed time: 00:00:48
    Info: Total CPU time (on all processors): 00:01:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/output_files/DE1_SOC_D8M_RTL.map.smsg.


