
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.009909                       # Number of seconds simulated
sim_ticks                                  9909062163                       # Number of ticks simulated
final_tick                               522518265051                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 183345                       # Simulator instruction rate (inst/s)
host_op_rate                                   235780                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 235516                       # Simulator tick rate (ticks/s)
host_mem_usage                               67381852                       # Number of bytes of host memory used
host_seconds                                 42073.81                       # Real time elapsed on the host
sim_insts                                  7714021304                       # Number of instructions simulated
sim_ops                                    9920159276                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       357120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       158976                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       152064                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        82304                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       196352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        81920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       278784                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       196224                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1539840                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36096                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       514944                       # Number of bytes written to this memory
system.physmem.bytes_written::total            514944                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2790                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1242                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1188                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          643                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1534                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          640                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         2178                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           32                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         1533                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12030                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4023                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4023                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       452111                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     36039738                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       452111                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16043496                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       439194                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     15345953                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       503781                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      8305932                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       439194                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     19815397                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       490864                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      8267180                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       452111                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     28134247                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       413359                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     19802479                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               155397148                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       452111                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       452111                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       439194                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       503781                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       439194                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       490864                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       452111                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       413359                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3642726                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          51966976                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               51966976                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          51966976                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       452111                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     36039738                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       452111                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16043496                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       439194                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     15345953                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       503781                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      8305932                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       439194                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     19815397                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       490864                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      8267180                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       452111                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     28134247                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       413359                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     19802479                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              207364124                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus0.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         1759112                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1586833                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        93991                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       652021                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          627567                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           96891                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         4170                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     18639753                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11059203                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            1759112                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       724458                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2186640                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         295700                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1282435                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1071461                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        94270                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     22308197                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.581611                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.899152                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20121557     90.20%     90.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           77837      0.35%     90.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          160652      0.72%     91.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           66772      0.30%     91.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          362402      1.62%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          323435      1.45%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           62373      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          131135      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1002034      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     22308197                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074028                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.465401                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        18515883                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1407711                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2178377                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         7086                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        199134                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       154701                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          235                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      12966371                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1448                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        199134                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        18536879                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1241177                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        99988                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2166176                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        64837                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      12958529                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           59                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         28617                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        22944                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          788                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     15220431                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     61027058                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     61027058                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     13472728                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         1747694                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         1515                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          770                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           159233                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      3054670                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1544684                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        14187                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        75758                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          12931900                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         1517                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         12423334                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         7180                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1012799                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      2437310                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     22308197                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.556895                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.352270                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17877754     80.14%     80.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1335503      5.99%     86.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1090897      4.89%     91.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       471790      2.11%     93.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       594849      2.67%     95.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       570812      2.56%     98.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       324961      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        25603      0.11%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        16028      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     22308197                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          31477     11.21%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        242333     86.28%     97.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         7063      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      7796792     62.76%     62.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       108291      0.87%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          744      0.01%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2976895     23.96%     87.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      1540612     12.40%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      12423334                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.522807                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             280873                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022609                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     47442918                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     13946586                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12316356                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      12704207                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22290                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       120327                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          371                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        10369                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         1101                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        199134                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1201441                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        18677                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     12933428                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          152                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      3054670                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1544684                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          769                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         12415                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          371                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        53998                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        55963                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       109961                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     12335844                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2967145                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        87490                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   11                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             4507575                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1616540                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           1540430                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.519125                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              12316763                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             12316356                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          6653466                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         13120025                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.518305                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.507123                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11751451                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      1183421                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1498                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        95823                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22109063                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.531522                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.353444                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17841121     80.70%     80.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1562196      7.07%     87.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       731696      3.31%     91.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       721308      3.26%     94.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       196678      0.89%     95.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       833966      3.77%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        62762      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        45863      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       113473      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22109063                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11751451                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               4468658                       # Number of memory references committed
system.switch_cpus0.commit.loads              2934343                       # Number of loads committed
system.switch_cpus0.commit.membars                748                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1551996                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         10449671                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       113801                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       113473                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            34930436                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           26068911                       # The number of ROB writes
system.switch_cpus0.timesIdled                 406900                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1454543                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11751451                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.376273                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.376273                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.420827                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.420827                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60978334                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       14307030                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       15434135                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1496                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1875933                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1538852                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       186235                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       766953                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          731706                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          190492                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8183                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     17865178                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              10669332                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1875933                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       922198                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2344104                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         534428                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        979317                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1103299                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       184726                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     21533747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.605890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.953319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        19189643     89.11%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          253458      1.18%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          293019      1.36%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          160980      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          184811      0.86%     93.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          102769      0.48%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           69932      0.32%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          181106      0.84%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1098029      5.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     21533747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078944                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.448994                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        17720161                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      1127605                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2323955                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        18821                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        343202                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       303821                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1946                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      13022433                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        10014                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        343202                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        17749421                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         407159                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       639893                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2314298                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        79771                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      13012855                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         19690                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        37231                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     18076244                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     60573976                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     60573976                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15356672                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2719543                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3393                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1894                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           219017                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1246383                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       675098                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18180                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       149786                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          12989416                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3392                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         12249464                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        18289                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1679509                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3898868                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          378                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     21533747                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.568850                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.260199                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     16376278     76.05%     76.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2072308      9.62%     85.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1112662      5.17%     90.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       774383      3.60%     94.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       675232      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       344469      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        84064      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        53782      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        40569      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     21533747                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3273     12.10%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         11837     43.76%     55.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11937     44.13%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     10250005     83.68%     83.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       191413      1.56%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1494      0.01%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1136597      9.28%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       669955      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      12249464                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.515490                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              27047                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002208                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     46078011                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     14672448                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     12040046                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      12276511                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        30599                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       228710                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           79                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          133                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        16578                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          747                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           90                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        343202                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         361727                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        13475                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     12992828                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         4528                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1246383                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       675098                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1887                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          9809                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          133                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       107689                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       105060                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       212749                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     12067596                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1066217                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       181868                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1735966                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1685449                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            669749                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.507837                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              12040335                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             12040046                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7154100                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         18739046                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.506678                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381775                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9018796                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11064130                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1928867                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3014                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       187161                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     21190545                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.522126                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.340044                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     16669649     78.67%     78.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2096873      9.90%     88.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       879370      4.15%     92.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       527372      2.49%     95.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       364910      1.72%     96.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       235800      1.11%     98.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       123202      0.58%     98.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        98403      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       194966      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     21190545                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9018796                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11064130                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1676184                       # Number of memory references committed
system.switch_cpus1.commit.loads              1017668                       # Number of loads committed
system.switch_cpus1.commit.membars               1504                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1583299                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          9974800                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       225017                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       194966                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            33988511                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           26329238                       # The number of ROB writes
system.switch_cpus1.timesIdled                 276074                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2228993                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9018796                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11064130                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9018796                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.634802                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.634802                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.379535                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.379535                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        54425210                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       16707384                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       12149553                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3010                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus2.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1866751                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1530639                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       185776                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       789862                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          729456                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          191303                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8253                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     17882597                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              10619761                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1866751                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       920759                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2336882                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         525686                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        983914                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1103481                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       184497                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     21540224                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.603059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.948337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        19203342     89.15%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          252866      1.17%     90.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          292600      1.36%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          161325      0.75%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          186434      0.87%     93.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          102306      0.47%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           69995      0.32%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          180109      0.84%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1091247      5.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     21540224                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078558                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.446908                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        17737497                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      1132092                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2318050                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        17686                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        334896                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       302829                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1935                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      12965867                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        10142                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        334896                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        17764883                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         323706                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       731197                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2309233                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        76306                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      12957375                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         18713                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        36109                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     18006158                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     60334660                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     60334660                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     15370589                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2635558                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3428                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1928                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           208554                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1241054                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       673955                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        17764                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       148849                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          12937161                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3434                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         12227030                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        17002                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1617826                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3740718                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          416                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     21540224                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.567637                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.258707                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     16388539     76.08%     76.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2071837      9.62%     85.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1113472      5.17%     90.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       770943      3.58%     94.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       673616      3.13%     97.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       344350      1.60%     99.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        83441      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        53648      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        40378      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     21540224                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3049     11.44%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         11629     43.63%     55.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        11976     44.93%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     10234284     83.70%     83.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       191024      1.56%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1496      0.01%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1131456      9.25%     94.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       668770      5.47%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      12227030                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.514546                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              26654                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002180                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     46037938                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     14558552                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     12022472                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      12253684                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        30499                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       222483                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           74                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          134                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        14858                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          748                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          109                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        334896                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         280824                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        12286                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     12940620                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         2108                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1241054                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       673955                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1927                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          8755                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          134                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       107867                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       103912                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       211779                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     12045714                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1062369                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       181314                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1730948                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1684421                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            668579                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.506916                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              12022717                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             12022472                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7146288                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         18721452                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.505938                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381717                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9026916                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11074070                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1866706                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3018                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       186725                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     21205328                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.522231                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.340290                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     16681652     78.67%     78.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2097268      9.89%     88.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       879998      4.15%     92.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       527748      2.49%     95.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       365472      1.72%     96.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       236588      1.12%     98.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       122717      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        98648      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       195237      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     21205328                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9026916                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11074070                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1677668                       # Number of memory references committed
system.switch_cpus2.commit.loads              1018571                       # Number of loads committed
system.switch_cpus2.commit.membars               1506                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1584723                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          9983744                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       225211                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       195237                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            33950802                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           26216473                       # The number of ROB writes
system.switch_cpus2.timesIdled                 276484                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2222516                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9026916                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11074070                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9026916                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.632432                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.632432                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.379877                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.379877                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        54339391                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       16687179                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       12098991                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3014                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2126415                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1770470                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       195295                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       804978                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          773991                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          228374                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9032                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     18488142                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              11666331                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2126415                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1002365                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2429907                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         545647                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        950209                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles          459                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines          1150056                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       186703                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     22217319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.645415                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.017331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        19787412     89.06%     89.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          148282      0.67%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          186464      0.84%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          299026      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          126061      0.57%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          160721      0.72%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          187709      0.84%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           86142      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1235502      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     22217319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.089485                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.490951                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        18379294                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      1070209                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2418311                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1207                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        348290                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       323447                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          284                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      14260445                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1615                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        348290                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        18398414                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          59652                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       958180                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2400385                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        52391                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      14172664                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          7605                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        36303                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     19793792                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     65899500                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     65899500                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16513301                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         3280488                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3419                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1780                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           184955                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1329177                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       692839                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         7943                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       157678                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          13833521                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3431                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13256746                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        14216                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1708331                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3493998                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          128                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     22217319                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.596685                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.319058                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     16601936     74.73%     74.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2560712     11.53%     86.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1047044      4.71%     90.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       585845      2.64%     93.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       794940      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       246107      1.11%     98.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       241281      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       129202      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        10252      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     22217319                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          91685     78.95%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         12587     10.84%     89.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        11858     10.21%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11168140     84.24%     84.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       180950      1.36%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1638      0.01%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1215682      9.17%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       690336      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13256746                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.557880                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             116130                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008760                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     48861157                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     15545366                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     12908147                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13372876                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         9922                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       255903                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           85                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        10705                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        348290                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          45441                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         5842                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     13836956                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        10770                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1329177                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       692839                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1781                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          5092                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           85                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       114504                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       110765                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       225269                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13023738                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1195106                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       233008                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1885330                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1840946                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            690224                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.548074                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              12908238                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             12908147                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7732816                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         20775016                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.543210                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.372217                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9607218                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11838364                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1998655                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3303                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       196732                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     21869029                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.541330                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.361027                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     16856833     77.08%     77.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2540837     11.62%     88.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       922662      4.22%     92.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       459186      2.10%     95.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       419972      1.92%     96.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       176366      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       174738      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        82981      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       235454      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     21869029                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9607218                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11838364                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1755406                       # Number of memory references committed
system.switch_cpus3.commit.loads              1073272                       # Number of loads committed
system.switch_cpus3.commit.membars               1648                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1715773                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10658585                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       244497                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       235454                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            35470529                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           28022343                       # The number of ROB writes
system.switch_cpus3.timesIdled                 282919                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1545421                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9607218                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11838364                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9607218                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.473426                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.473426                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.404298                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.404298                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        58597156                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18038115                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       13185302                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3300                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus4.numCycles                23762693                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         1728285                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1550960                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       137629                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      1169751                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         1151930                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           98517                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         4044                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     18392474                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               9833513                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1728285                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1250447                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2193550                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         457448                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        441864                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1113049                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       134732                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     21346969                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.513403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.747564                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        19153419     89.72%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          343326      1.61%     91.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          163057      0.76%     92.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          338487      1.59%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           99694      0.47%     94.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          315632      1.48%     95.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           46782      0.22%     95.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           75512      0.35%     96.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          811060      3.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     21346969                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.072731                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.413821                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        18163140                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       675636                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2189101                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1756                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        317332                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       155957                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred         1749                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      10939495                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         4280                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        317332                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        18189204                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         461947                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       135613                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2165110                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        77759                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      10922012                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          8402                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        63056                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     14248498                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     49399532                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     49399532                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     11499453                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2748949                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         1393                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          706                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           165963                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      2026923                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       305429                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         2664                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        69639                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          10864877                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         1397                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         10156151                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         6726                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      2005422                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      4114935                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     21346969                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.475765                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.084918                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     16887264     79.11%     79.11% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      1377517      6.45%     85.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1527714      7.16%     92.72% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       875337      4.10%     96.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       437815      2.05%     98.87% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       110071      0.52%     99.39% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       125741      0.59%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         2946      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         2564      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     21346969                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          16230     56.72%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     56.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          6899     24.11%     80.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         5487     19.17%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      7927653     78.06%     78.06% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        75856      0.75%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          688      0.01%     78.81% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     78.81% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1849506     18.21%     97.02% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       302448      2.98%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      10156151                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.427399                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              28616                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002818                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     41694613                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     12871725                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      9896769                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      10184767                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         7745                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       418281                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           30                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         8500                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        317332                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         359326                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         9653                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     10866282                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          397                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      2026923                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       305429                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          705                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          3693                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents          209                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           30                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        92617                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        52829                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       145446                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     10031317                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1823854                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       124834                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             2126275                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1530131                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            302421                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.422146                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               9899372                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              9896769                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          6000921                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         12837969                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.416483                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.467435                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      7902281                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      8846772                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2019884                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         1386                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       136597                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     21029637                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.420681                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.292319                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     17761757     84.46%     84.46% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      1265836      6.02%     90.48% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       831146      3.95%     94.43% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       258199      1.23%     95.66% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       440375      2.09%     97.75% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        81815      0.39%     98.14% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        51932      0.25%     98.39% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        46736      0.22%     98.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       291841      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     21029637                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      7902281                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       8846772                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1905528                       # Number of memory references committed
system.switch_cpus4.commit.loads              1608618                       # Number of loads committed
system.switch_cpus4.commit.membars                692                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1362275                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          7715725                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       105729                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       291841                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            31604426                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           22051011                       # The number of ROB writes
system.switch_cpus4.timesIdled                 415643                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                2415724                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            7902281                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              8846772                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      7902281                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      3.007068                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                3.007068                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.332550                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.332550                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        46713177                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       12840656                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       11708188                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          1384                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus5.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2125590                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1770173                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       195334                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       804471                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          774412                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          228065                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         9044                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     18484257                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11662485                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2125590                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1002477                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2429137                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         545532                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        955040                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus5.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus5.fetch.CacheLines          1149877                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       186610                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     22216870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.645226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.017098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        19787733     89.07%     89.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          148258      0.67%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          186519      0.84%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          299299      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          125374      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          160261      0.72%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          188196      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           86109      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1235121      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     22216870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.089451                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.490789                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        18375217                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      1074915                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2417356                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1231                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        348143                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       322951                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      14254895                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1593                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        348143                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        18394392                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          60046                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       962594                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2399415                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        52273                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      14166110                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          7672                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        36165                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     19784156                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     65868677                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     65868677                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     16505481                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3278670                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3385                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1747                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           183941                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1328660                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       692541                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         7878                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       157900                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          13826507                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3398                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         13249059                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        14341                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1705930                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      3493991                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           95                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     22216870                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.596351                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.318541                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     16603471     74.73%     74.73% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2560625     11.53%     86.26% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1045352      4.71%     90.96% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       587249      2.64%     93.61% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       794266      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       246248      1.11%     98.29% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       240101      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       129391      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        10167      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     22216870                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          91710     78.96%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         12600     10.85%     89.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        11839     10.19%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     11162065     84.25%     84.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       180756      1.36%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1637      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1214460      9.17%     94.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       690141      5.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      13249059                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.557556                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             116149                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008767                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     48845478                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     15535914                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     12901449                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      13365208                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         9894                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       255932                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           82                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        10753                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        348143                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          45904                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         5737                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     13829910                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        10781                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1328660                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       692541                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1748                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          4946                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           82                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       115115                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       110448                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       225563                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     13016776                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1194306                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       232283                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1884326                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1839746                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            690020                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.547781                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              12901548                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             12901449                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7728497                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         20767090                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.542928                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372151                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      9602640                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     11832640                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      1997298                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3303                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       196772                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     21868727                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.541076                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.360756                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     16858603     77.09%     77.09% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2539727     11.61%     88.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       922924      4.22%     92.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       458883      2.10%     95.02% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       419471      1.92%     96.94% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       175999      0.80%     97.75% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       174763      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        82897      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       235460      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     21868727                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      9602640                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      11832640                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1754513                       # Number of memory references committed
system.switch_cpus5.commit.loads              1072725                       # Number of loads committed
system.switch_cpus5.commit.membars               1648                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1714920                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         10653436                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       244371                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       235460                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            35463140                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           28008039                       # The number of ROB writes
system.switch_cpus5.timesIdled                 282961                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1545870                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            9602640                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             11832640                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      9602640                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.474605                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.474605                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.404105                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.404105                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        58567434                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       18029110                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       13180851                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3300                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1833718                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1499998                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       180999                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       752752                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          721013                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          188109                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         8071                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     17790641                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              10405979                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1833718                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       909122                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2179314                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         527800                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        520059                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1095685                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       182073                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     20832884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.610432                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.959714                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        18653570     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          117929      0.57%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          185746      0.89%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          296965      1.43%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          123013      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          137123      0.66%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          146582      0.70%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           96057      0.46%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1075899      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     20832884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.077168                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.437912                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        17626574                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       685795                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2172284                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         5627                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        342601                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       300141                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          271                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      12706495                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1616                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        342601                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        17654055                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         182597                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       423648                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2150937                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        79043                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      12697790                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents         1857                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         21204                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        29810                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         4795                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands     17624193                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     59066353                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     59066353                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     15005954                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2618201                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3166                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         1715                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           234712                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1212334                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       650015                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        19203                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       148379                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          12678281                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3175                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         11987125                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        15428                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1627347                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3646383                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          246                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     20832884                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.575394                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.268214                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     15779852     75.74%     75.74% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2027913      9.73%     85.48% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1108386      5.32%     90.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       755622      3.63%     94.43% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       707632      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       203437      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       159295      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        53885      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        36862      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     20832884                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           2835     12.56%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          8932     39.58%     52.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        10799     47.86%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     10041934     83.77%     83.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       189571      1.58%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1451      0.01%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1108260      9.25%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       645909      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      11987125                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.504450                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              22566                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001883                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     44845126                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     14308951                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     11791067                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      12009691                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        35712                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       221739                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          153                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        20305                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          772                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        342601                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         126969                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        10621                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     12681481                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         2711                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1212334                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       650015                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         1713                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          7810                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          153                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       105227                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       103802                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       209029                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     11814014                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1042103                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       173109                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1687690                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1662072                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            645587                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.497165                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              11791280                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             11791067                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          6895176                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         18018505                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.496200                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382672                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      8815197                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     10805123                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1876387                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         2929                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       184555                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     20490283                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.527329                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.379671                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     16100533     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2127551     10.38%     88.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       828791      4.04%     93.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       443692      2.17%     95.17% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       333785      1.63%     96.80% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       186348      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       115940      0.57%     98.27% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       102750      0.50%     98.78% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       250893      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     20490283                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      8815197                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      10805123                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1620302                       # Number of memory references committed
system.switch_cpus6.commit.loads               990592                       # Number of loads committed
system.switch_cpus6.commit.membars               1462                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1550954                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          9736287                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       219503                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       250893                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            32920835                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           25705675                       # The number of ROB writes
system.switch_cpus6.timesIdled                 289650                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                2929856                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            8815197                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             10805123                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      8815197                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.695656                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.695656                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.370967                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.370967                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        53272243                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       16344571                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       11849310                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          2924                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus7.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1725691                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1549042                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       137048                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      1169560                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         1150710                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           98129                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         3977                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     18368025                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               9821560                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1725691                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1248839                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2190367                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         456232                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        441312                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1111285                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       134175                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     21318151                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.513387                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.747718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        19127784     89.73%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          343599      1.61%     91.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          162233      0.76%     92.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          337952      1.59%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           99153      0.47%     94.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          314726      1.48%     95.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           46769      0.22%     95.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           75787      0.36%     96.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          810148      3.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     21318151                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.072622                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.413318                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        18137100                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       676684                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2185876                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1782                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        316705                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       155476                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred         1742                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      10924276                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         4264                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        316705                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        18163265                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         465069                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       133266                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2161845                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        77997                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      10906805                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          8344                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        63318                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     14227612                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     49328951                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     49328951                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     11481870                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2745709                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         1396                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          710                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           166519                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      2025787                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       304548                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         2701                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        69446                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          10850255                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         1401                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         10141376                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         6581                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      2003613                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      4114081                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     21318151                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.475716                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.084864                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     16865698     79.11%     79.11% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      1373882      6.44%     85.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1526068      7.16%     92.72% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       874361      4.10%     96.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       437453      2.05%     98.87% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       109773      0.51%     99.39% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       125358      0.59%     99.97% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         3014      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         2544      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     21318151                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          16168     56.75%     56.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          6839     24.00%     80.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         5483     19.25%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      7915385     78.05%     78.05% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        75748      0.75%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          687      0.01%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1847859     18.22%     97.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       301697      2.97%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      10141376                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.426776                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              28490                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002809                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     41635974                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     12855301                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      9883150                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      10169866                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         8028                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       418334                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         8349                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        316705                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         361924                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         9720                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     10851669                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          406                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      2025787                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       304548                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          709                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          3708                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents          218                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        91958                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        52842                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       144800                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     10017530                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1822723                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       123846                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   13                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             2124385                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1528051                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            301662                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.421565                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               9885586                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              9883150                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          5993888                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         12813545                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.415910                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.467777                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      7892072                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      8834086                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2018009                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         1386                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       136022                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     21001446                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.420642                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.292361                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     17739209     84.47%     84.47% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      1262626      6.01%     90.48% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       830012      3.95%     94.43% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       258317      1.23%     95.66% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       439719      2.09%     97.75% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        81490      0.39%     98.14% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        51973      0.25%     98.39% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        46479      0.22%     98.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       291621      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     21001446                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      7892072                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       8834086                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1903646                       # Number of memory references committed
system.switch_cpus7.commit.loads              1607451                       # Number of loads committed
system.switch_cpus7.commit.membars                692                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1360391                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          7704321                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       105455                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       291621                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            31561894                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           22021190                       # The number of ROB writes
system.switch_cpus7.timesIdled                 415069                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                2444589                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            7892072                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              8834086                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      7892072                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      3.010963                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                3.010963                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.332120                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.332120                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        46652024                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       12822261                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       11694792                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          1384                       # number of misc regfile writes
system.l20.replacements                          2825                       # number of replacements
system.l20.tagsinuse                      4095.913784                       # Cycle average of tags in use
system.l20.total_refs                          316424                       # Total number of references to valid blocks.
system.l20.sampled_refs                          6921                       # Sample count of references to valid blocks.
system.l20.avg_refs                         45.719405                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           11.631311                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    27.563280                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1355.170543                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2701.548650                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.002840                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.006729                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.330852                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.659558                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999979                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4478                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4479                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1898                       # number of Writeback hits
system.l20.Writeback_hits::total                 1898                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            6                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4484                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4485                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4484                       # number of overall hits
system.l20.overall_hits::total                   4485                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2790                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2825                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2790                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2825                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2790                       # number of overall misses
system.l20.overall_misses::total                 2825                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     35633903                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1439286540                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1474920443                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     35633903                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1439286540                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1474920443                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     35633903                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1439286540                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1474920443                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           36                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7268                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7304                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1898                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1898                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            6                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           36                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7274                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7310                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           36                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7274                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7310                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.383875                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.386774                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.383558                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.386457                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.383558                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.386457                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1018111.514286                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 515873.311828                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 522095.732035                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1018111.514286                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 515873.311828                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 522095.732035                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1018111.514286                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 515873.311828                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 522095.732035                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 626                       # number of writebacks
system.l20.writebacks::total                      626                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2790                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2825                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2790                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2825                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2790                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2825                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     33120903                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1238910214                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1272031117                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     33120903                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1238910214                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1272031117                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     33120903                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1238910214                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1272031117                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.383875                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.386774                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.383558                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.386457                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.383558                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.386457                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 946311.514286                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 444053.840143                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 450276.501593                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 946311.514286                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 444053.840143                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 450276.501593                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 946311.514286                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 444053.840143                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 450276.501593                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1277                       # number of replacements
system.l21.tagsinuse                      4095.423408                       # Cycle average of tags in use
system.l21.total_refs                          337871                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5373                       # Sample count of references to valid blocks.
system.l21.avg_refs                         62.883119                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          169.044323                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    29.064975                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   618.233040                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3279.081069                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.041271                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.007096                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.150936                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.800557                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999859                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3828                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3829                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2239                       # number of Writeback hits
system.l21.Writeback_hits::total                 2239                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           15                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3843                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3844                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3843                       # number of overall hits
system.l21.overall_hits::total                   3844                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           35                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1241                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1276                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           35                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1242                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1277                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           35                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1242                       # number of overall misses
system.l21.overall_misses::total                 1277                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     28009169                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    616175278                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      644184447                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       573837                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       573837                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     28009169                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    616749115                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       644758284                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     28009169                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    616749115                       # number of overall miss cycles
system.l21.overall_miss_latency::total      644758284                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           36                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5069                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5105                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2239                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2239                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           16                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               16                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           36                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5085                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5121                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           36                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5085                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5121                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.244821                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.249951                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.062500                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.062500                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.244248                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.249365                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.244248                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.249365                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 800261.971429                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 496515.131346                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 504846.745298                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       573837                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       573837                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 800261.971429                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 496577.387279                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 504900.770556                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 800261.971429                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 496577.387279                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 504900.770556                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 814                       # number of writebacks
system.l21.writebacks::total                      814                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1241                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1276                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1242                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1277                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1242                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1277                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     25482324                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    526494261                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    551976585                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       501287                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       501287                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     25482324                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    526995548                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    552477872                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     25482324                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    526995548                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    552477872                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.244821                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.249951                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.062500                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.062500                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.244248                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.249365                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.244248                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.249365                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 728066.400000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 424250.008864                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 432583.530564                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       501287                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       501287                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 728066.400000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 424312.035427                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 432637.331245                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 728066.400000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 424312.035427                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 432637.331245                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1222                       # number of replacements
system.l22.tagsinuse                      4095.493244                       # Cycle average of tags in use
system.l22.total_refs                          337836                       # Total number of references to valid blocks.
system.l22.sampled_refs                          5318                       # Sample count of references to valid blocks.
system.l22.avg_refs                         63.526890                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          168.589525                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    29.237998                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   599.509096                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3298.156626                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.041160                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.007138                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.146365                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.805214                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999876                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3803                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3804                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            2228                       # number of Writeback hits
system.l22.Writeback_hits::total                 2228                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           15                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3818                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3819                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3818                       # number of overall hits
system.l22.overall_hits::total                   3819                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           34                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1188                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1222                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           34                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1188                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1222                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           34                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1188                       # number of overall misses
system.l22.overall_misses::total                 1222                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     30120227                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    595703376                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      625823603                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     30120227                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    595703376                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       625823603                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     30120227                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    595703376                       # number of overall miss cycles
system.l22.overall_miss_latency::total      625823603                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           35                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4991                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               5026                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         2228                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             2228                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           15                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           35                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         5006                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                5041                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           35                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         5006                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               5041                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.238028                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.243136                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.237315                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.242412                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.237315                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.242412                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 885889.029412                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 501433.818182                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 512130.608020                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 885889.029412                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 501433.818182                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 512130.608020                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 885889.029412                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 501433.818182                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 512130.608020                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 780                       # number of writebacks
system.l22.writebacks::total                      780                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           34                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1188                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1222                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           34                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1188                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1222                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           34                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1188                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1222                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     27679027                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    510404976                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    538084003                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     27679027                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    510404976                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    538084003                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     27679027                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    510404976                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    538084003                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.238028                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.243136                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.237315                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.242412                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.237315                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.242412                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 814089.029412                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 429633.818182                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 440330.608020                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 814089.029412                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 429633.818182                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 440330.608020                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 814089.029412                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 429633.818182                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 440330.608020                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           682                       # number of replacements
system.l23.tagsinuse                      4095.542841                       # Cycle average of tags in use
system.l23.total_refs                          245938                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4778                       # Sample count of references to valid blocks.
system.l23.avg_refs                         51.473001                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          124.222765                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    34.841378                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   326.622418                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3609.856279                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.030328                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.008506                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.079742                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.881313                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999888                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         2828                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   2830                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             896                       # number of Writeback hits
system.l23.Writeback_hits::total                  896                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           12                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   12                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         2840                       # number of demand (read+write) hits
system.l23.demand_hits::total                    2842                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         2840                       # number of overall hits
system.l23.overall_hits::total                   2842                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           39                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          643                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  682                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           39                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          643                       # number of demand (read+write) misses
system.l23.demand_misses::total                   682                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           39                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          643                       # number of overall misses
system.l23.overall_misses::total                  682                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     55633295                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    288478121                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      344111416                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     55633295                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    288478121                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       344111416                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     55633295                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    288478121                       # number of overall miss cycles
system.l23.overall_miss_latency::total      344111416                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           41                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         3471                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               3512                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          896                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              896                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           12                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               12                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           41                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         3483                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                3524                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           41                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         3483                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               3524                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.951220                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.185249                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.194191                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.951220                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.184611                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.193530                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.951220                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.184611                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.193530                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1426494.743590                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 448644.045101                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 504562.193548                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1426494.743590                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 448644.045101                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 504562.193548                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1426494.743590                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 448644.045101                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 504562.193548                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 404                       # number of writebacks
system.l23.writebacks::total                      404                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          643                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             682                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          643                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              682                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          643                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             682                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     52830264                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    242274625                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    295104889                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     52830264                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    242274625                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    295104889                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     52830264                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    242274625                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    295104889                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.185249                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.194191                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.951220                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.184611                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.193530                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.951220                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.184611                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.193530                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1354622.153846                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 376787.908243                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 432705.115836                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 1354622.153846                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 376787.908243                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 432705.115836                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 1354622.153846                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 376787.908243                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 432705.115836                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          1568                       # number of replacements
system.l24.tagsinuse                      4095.803477                       # Cycle average of tags in use
system.l24.total_refs                          169304                       # Total number of references to valid blocks.
system.l24.sampled_refs                          5664                       # Sample count of references to valid blocks.
system.l24.avg_refs                         29.891243                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           54.311870                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    25.118698                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   806.814148                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3209.558761                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.013260                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.006132                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.196976                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.783584                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999952                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         3561                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   3562                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             617                       # number of Writeback hits
system.l24.Writeback_hits::total                  617                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data            6                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         3567                       # number of demand (read+write) hits
system.l24.demand_hits::total                    3568                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         3567                       # number of overall hits
system.l24.overall_hits::total                   3568                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           34                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         1535                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 1569                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           34                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         1535                       # number of demand (read+write) misses
system.l24.demand_misses::total                  1569                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           34                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         1535                       # number of overall misses
system.l24.overall_misses::total                 1569                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     30571472                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    657767064                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      688338536                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     30571472                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    657767064                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       688338536                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     30571472                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    657767064                       # number of overall miss cycles
system.l24.overall_miss_latency::total      688338536                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           35                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         5096                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               5131                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          617                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              617                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data            6                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           35                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         5102                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                5137                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           35                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         5102                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               5137                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.301217                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.305788                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.300862                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.305431                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.300862                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.305431                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 899160.941176                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 428512.745277                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 438711.622690                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 899160.941176                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 428512.745277                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 438711.622690                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 899160.941176                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 428512.745277                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 438711.622690                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 235                       # number of writebacks
system.l24.writebacks::total                      235                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           34                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         1535                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            1569                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           34                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         1535                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             1569                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           34                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         1535                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            1569                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     28129956                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    547578411                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    575708367                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     28129956                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    547578411                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    575708367                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     28129956                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    547578411                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    575708367                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.301217                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.305788                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.300862                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.305431                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.300862                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.305431                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 827351.647059                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 356728.606515                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 366926.938815                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 827351.647059                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 356728.606515                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 366926.938815                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 827351.647059                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 356728.606515                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 366926.938815                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           678                       # number of replacements
system.l25.tagsinuse                      4095.549112                       # Cycle average of tags in use
system.l25.total_refs                          245925                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4774                       # Sample count of references to valid blocks.
system.l25.avg_refs                         51.513406                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          124.229239                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    33.884658                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   325.680234                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3611.754981                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.030329                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.008273                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.079512                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.881776                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999890                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         2819                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   2821                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             892                       # number of Writeback hits
system.l25.Writeback_hits::total                  892                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           12                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   12                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         2831                       # number of demand (read+write) hits
system.l25.demand_hits::total                    2833                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         2831                       # number of overall hits
system.l25.overall_hits::total                   2833                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           38                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          640                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  678                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           38                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          640                       # number of demand (read+write) misses
system.l25.demand_misses::total                   678                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           38                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          640                       # number of overall misses
system.l25.overall_misses::total                  678                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     55003937                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    290663924                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      345667861                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     55003937                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    290663924                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       345667861                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     55003937                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    290663924                       # number of overall miss cycles
system.l25.overall_miss_latency::total      345667861                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           40                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         3459                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               3499                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          892                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              892                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           12                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               12                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           40                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         3471                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                3511                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           40                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         3471                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               3511                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.950000                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.185025                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.193770                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.950000                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.184385                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.193107                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.950000                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.184385                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.193107                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1447472.026316                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 454162.381250                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 509834.603245                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1447472.026316                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 454162.381250                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 509834.603245                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1447472.026316                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 454162.381250                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 509834.603245                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 402                       # number of writebacks
system.l25.writebacks::total                      402                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          640                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             678                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          640                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              678                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          640                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             678                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     52274902                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    244700098                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    296975000                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     52274902                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    244700098                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    296975000                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     52274902                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    244700098                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    296975000                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.185025                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.193770                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.950000                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.184385                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.193107                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.950000                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.184385                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.193107                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1375655.315789                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 382343.903125                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 438016.224189                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1375655.315789                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 382343.903125                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 438016.224189                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1375655.315789                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 382343.903125                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 438016.224189                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          2213                       # number of replacements
system.l26.tagsinuse                      4095.590569                       # Cycle average of tags in use
system.l26.total_refs                          349139                       # Total number of references to valid blocks.
system.l26.sampled_refs                          6306                       # Sample count of references to valid blocks.
system.l26.avg_refs                         55.366159                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           37.483119                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    26.286339                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   854.959045                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3176.862066                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.009151                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.006418                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.208730                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.775601                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999900                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         4270                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   4271                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            1531                       # number of Writeback hits
system.l26.Writeback_hits::total                 1531                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           14                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   14                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         4284                       # number of demand (read+write) hits
system.l26.demand_hits::total                    4285                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         4284                       # number of overall hits
system.l26.overall_hits::total                   4285                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           35                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         2177                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 2212                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data            1                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           35                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         2178                       # number of demand (read+write) misses
system.l26.demand_misses::total                  2213                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           35                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         2178                       # number of overall misses
system.l26.overall_misses::total                 2213                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     30251658                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   1151679873                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     1181931531                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data       253652                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total       253652                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     30251658                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   1151933525                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      1182185183                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     30251658                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   1151933525                       # number of overall miss cycles
system.l26.overall_miss_latency::total     1182185183                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           36                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         6447                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               6483                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         1531                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             1531                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           15                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           36                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         6462                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                6498                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           36                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         6462                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               6498                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.337676                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.341200                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data     0.066667                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total        0.066667                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.337047                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.340566                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.337047                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.340566                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 864333.085714                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 529021.531006                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 534327.093580                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data       253652                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total       253652                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 864333.085714                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 528895.098714                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 534200.263443                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 864333.085714                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 528895.098714                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 534200.263443                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 529                       # number of writebacks
system.l26.writebacks::total                      529                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         2177                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            2212                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data            1                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         2178                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             2213                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         2178                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            2213                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     27736534                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    995270467                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   1023007001                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data       181852                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total       181852                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     27736534                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    995452319                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   1023188853                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     27736534                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    995452319                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   1023188853                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.337676                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.341200                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.066667                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total     0.066667                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.337047                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.340566                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.337047                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.340566                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 792472.400000                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 457175.225999                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 462480.561031                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data       181852                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total       181852                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 792472.400000                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 457048.814968                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 462353.751920                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 792472.400000                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 457048.814968                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 462353.751920                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          1565                       # number of replacements
system.l27.tagsinuse                      4095.797719                       # Cycle average of tags in use
system.l27.total_refs                          169281                       # Total number of references to valid blocks.
system.l27.sampled_refs                          5661                       # Sample count of references to valid blocks.
system.l27.avg_refs                         29.903021                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           54.306350                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    23.760839                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   805.885649                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3211.844881                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.013258                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.005801                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.196749                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.784142                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999951                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         3541                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   3542                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             614                       # number of Writeback hits
system.l27.Writeback_hits::total                  614                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data            6                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         3547                       # number of demand (read+write) hits
system.l27.demand_hits::total                    3548                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         3547                       # number of overall hits
system.l27.overall_hits::total                   3548                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           32                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         1533                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 1565                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           32                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         1533                       # number of demand (read+write) misses
system.l27.demand_misses::total                  1565                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           32                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         1533                       # number of overall misses
system.l27.overall_misses::total                 1565                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     19819241                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    668757511                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      688576752                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     19819241                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    668757511                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       688576752                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     19819241                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    668757511                       # number of overall miss cycles
system.l27.overall_miss_latency::total      688576752                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           33                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         5074                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               5107                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          614                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              614                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data            6                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           33                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         5080                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                5113                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           33                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         5080                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               5113                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.969697                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.302128                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.306442                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.969697                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.301772                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.306083                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.969697                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.301772                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.306083                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 619351.281250                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 436241.037834                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 439985.145048                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 619351.281250                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 436241.037834                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 439985.145048                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 619351.281250                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 436241.037834                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 439985.145048                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 233                       # number of writebacks
system.l27.writebacks::total                      233                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           32                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         1533                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            1565                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           32                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         1533                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             1565                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           32                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         1533                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            1565                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     17521012                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    558617533                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    576138545                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     17521012                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    558617533                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    576138545                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     17521012                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    558617533                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    576138545                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.969697                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.302128                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.306442                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.969697                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.301772                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.306083                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.969697                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.301772                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.306083                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 547531.625000                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 364394.998695                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 368139.645367                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 547531.625000                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 364394.998695                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 368139.645367                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 547531.625000                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 364394.998695                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 368139.645367                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               570.934270                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001079303                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1728979.797927                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    29.637150                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   541.297120                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.047495                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.867463                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.914959                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1071413                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1071413                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1071413                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1071413                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1071413                       # number of overall hits
system.cpu0.icache.overall_hits::total        1071413                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.cpu0.icache.overall_misses::total           48                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     46494964                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     46494964                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     46494964                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     46494964                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     46494964                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     46494964                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1071461                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1071461                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1071461                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1071461                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1071461                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1071461                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 968645.083333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 968645.083333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 968645.083333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 968645.083333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 968645.083333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 968645.083333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     35999576                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     35999576                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     35999576                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     35999576                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     35999576                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     35999576                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 999988.222222                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 999988.222222                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 999988.222222                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 999988.222222                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 999988.222222                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 999988.222222                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7274                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               393102961                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7530                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              52204.908499                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   110.797615                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   145.202385                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.432803                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.567197                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2799459                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2799459                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      1532776                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1532776                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          752                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          752                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          748                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          748                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      4332235                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4332235                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      4332235                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4332235                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        26290                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        26290                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           20                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        26310                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         26310                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        26310                       # number of overall misses
system.cpu0.dcache.overall_misses::total        26310                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6846905967                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6846905967                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1571664                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1571664                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6848477631                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6848477631                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6848477631                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6848477631                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2825749                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2825749                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      1532796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1532796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      4358545                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4358545                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      4358545                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4358545                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009304                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009304                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006036                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006036                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006036                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006036                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 260437.655649                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 260437.655649                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 78583.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 78583.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 260299.415849                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 260299.415849                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 260299.415849                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 260299.415849                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1898                       # number of writebacks
system.cpu0.dcache.writebacks::total             1898                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        19022                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        19022                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           14                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        19036                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        19036                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        19036                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        19036                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7268                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7268                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7274                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7274                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7274                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7274                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1768697940                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1768697940                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1769082540                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1769082540                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1769082540                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1769082540                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002572                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002572                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001669                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001669                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001669                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001669                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 243354.146946                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 243354.146946                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 243206.288150                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 243206.288150                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 243206.288150                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 243206.288150                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               512.030296                       # Cycle average of tags in use
system.cpu1.icache.total_refs               972782589                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1877958.666023                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    30.030296                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.048125                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.820561                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1103248                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1103248                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1103248                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1103248                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1103248                       # number of overall hits
system.cpu1.icache.overall_hits::total        1103248                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           51                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           51                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           51                       # number of overall misses
system.cpu1.icache.overall_misses::total           51                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     35042886                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     35042886                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     35042886                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     35042886                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     35042886                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     35042886                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1103299                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1103299                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1103299                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1103299                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1103299                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1103299                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000046                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000046                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 687115.411765                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 687115.411765                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 687115.411765                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 687115.411765                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 687115.411765                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 687115.411765                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     28387931                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     28387931                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     28387931                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     28387931                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     28387931                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     28387931                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 788553.638889                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 788553.638889                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 788553.638889                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 788553.638889                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 788553.638889                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 788553.638889                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5085                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153833338                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5341                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              28802.347500                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.670928                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.329072                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.885433                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.114567                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       779655                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         779655                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       654714                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        654714                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1570                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1570                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1505                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1505                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1434369                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1434369                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1434369                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1434369                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        17681                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        17681                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          576                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          576                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18257                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18257                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18257                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18257                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4074052596                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4074052596                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    218549224                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    218549224                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4292601820                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4292601820                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4292601820                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4292601820                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       797336                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       797336                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       655290                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       655290                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1570                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1570                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1505                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1505                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1452626                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1452626                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1452626                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1452626                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.022175                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.022175                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000879                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000879                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012568                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012568                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012568                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012568                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 230419.806346                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 230419.806346                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 379425.736111                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 379425.736111                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 235120.875281                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 235120.875281                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 235120.875281                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 235120.875281                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1005832                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 143690.285714                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2239                       # number of writebacks
system.cpu1.dcache.writebacks::total             2239                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        12612                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12612                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          560                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          560                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        13172                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        13172                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        13172                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        13172                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5069                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5069                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           16                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5085                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5085                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5085                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5085                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    877839087                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    877839087                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1554010                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1554010                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    879393097                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    879393097                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    879393097                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    879393097                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006357                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006357                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003501                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003501                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003501                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003501                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 173177.961531                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 173177.961531                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 97125.625000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 97125.625000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 172938.662144                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 172938.662144                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 172938.662144                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 172938.662144                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               512.203299                       # Cycle average of tags in use
system.cpu2.icache.total_refs               972782774                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1881591.439072                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    30.203299                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.048403                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.820839                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1103433                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1103433                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1103433                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1103433                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1103433                       # number of overall hits
system.cpu2.icache.overall_hits::total        1103433                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           48                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           48                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           48                       # number of overall misses
system.cpu2.icache.overall_misses::total           48                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     37385594                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     37385594                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     37385594                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     37385594                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     37385594                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     37385594                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1103481                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1103481                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1103481                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1103481                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1103481                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1103481                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000043                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000043                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 778866.541667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 778866.541667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 778866.541667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 778866.541667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 778866.541667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 778866.541667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     30486223                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     30486223                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     30486223                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     30486223                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     30486223                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     30486223                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 871034.942857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 871034.942857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 871034.942857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 871034.942857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 871034.942857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 871034.942857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  5006                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153830292                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  5262                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              29234.187001                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   226.483285                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    29.516715                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.884700                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.115300                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       776004                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         776004                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       655322                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        655322                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1565                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1565                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1507                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1507                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1431326                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1431326                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1431326                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1431326                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        17333                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        17333                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          545                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          545                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        17878                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         17878                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        17878                       # number of overall misses
system.cpu2.dcache.overall_misses::total        17878                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4003684363                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4003684363                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    240567568                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    240567568                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4244251931                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4244251931                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4244251931                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4244251931                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       793337                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       793337                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       655867                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       655867                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1507                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1507                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1449204                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1449204                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1449204                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1449204                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021848                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021848                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000831                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000831                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012336                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012336                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012336                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012336                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 230986.232216                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 230986.232216                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 441408.381651                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 441408.381651                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 237400.823974                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 237400.823974                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 237400.823974                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 237400.823974                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      1274858                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 254971.600000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2228                       # number of writebacks
system.cpu2.dcache.writebacks::total             2228                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        12342                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        12342                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          530                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          530                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        12872                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        12872                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        12872                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        12872                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4991                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4991                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         5006                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         5006                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         5006                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         5006                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    855188884                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    855188884                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       970654                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       970654                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    856159538                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    856159538                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    856159538                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    856159538                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006291                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006291                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003454                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003454                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003454                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003454                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 171346.199960                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 171346.199960                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 64710.266667                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 64710.266667                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 171026.675589                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 171026.675589                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 171026.675589                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 171026.675589                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               491.752746                       # Cycle average of tags in use
system.cpu3.icache.total_refs               974733559                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1965188.627016                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    36.752746                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.058899                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.788065                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1149998                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1149998                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1149998                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1149998                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1149998                       # number of overall hits
system.cpu3.icache.overall_hits::total        1149998                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           56                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           56                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           56                       # number of overall misses
system.cpu3.icache.overall_misses::total           56                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     82572657                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     82572657                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     82572657                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     82572657                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     82572657                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     82572657                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1150054                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1150054                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1150054                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1150054                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1150054                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1150054                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000049                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000049                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000049                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000049                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000049                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000049                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1474511.732143                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1474511.732143                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1474511.732143                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1474511.732143                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1474511.732143                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1474511.732143                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs       243545                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs 81181.666667                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           15                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           15                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     56104358                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     56104358                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     56104358                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     56104358                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     56104358                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     56104358                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1368398.975610                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 1368398.975610                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 1368398.975610                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 1368398.975610                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 1368398.975610                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 1368398.975610                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3483                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               144341518                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  3739                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              38604.310778                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   219.547208                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    36.452792                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.857606                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.142394                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       915375                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         915375                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       678749                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        678749                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1750                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1750                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1650                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1650                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1594124                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1594124                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1594124                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1594124                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         8942                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         8942                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           52                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           52                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         8994                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          8994                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         8994                       # number of overall misses
system.cpu3.dcache.overall_misses::total         8994                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1239656775                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1239656775                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      4093718                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      4093718                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1243750493                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1243750493                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1243750493                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1243750493                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       924317                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       924317                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       678801                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       678801                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1750                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1750                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1650                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1650                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1603118                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1603118                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1603118                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1603118                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009674                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009674                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000077                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000077                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005610                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005610                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005610                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005610                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 138633.054686                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 138633.054686                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 78725.346154                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 78725.346154                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 138286.690349                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 138286.690349                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 138286.690349                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 138286.690349                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          896                       # number of writebacks
system.cpu3.dcache.writebacks::total              896                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         5471                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         5471                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           40                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         5511                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         5511                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         5511                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         5511                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3471                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3471                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           12                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3483                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3483                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3483                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3483                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    478109276                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    478109276                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       808972                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       808972                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    478918248                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    478918248                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    478918248                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    478918248                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003755                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003755                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002173                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002173                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002173                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002173                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 137743.957361                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 137743.957361                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 67414.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 67414.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 137501.650301                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 137501.650301                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 137501.650301                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 137501.650301                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               551.444188                       # Cycle average of tags in use
system.cpu4.icache.total_refs               888928851                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1581723.934164                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    25.793293                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   525.650894                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.041335                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.842389                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.883725                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1113004                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1113004                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1113004                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1113004                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1113004                       # number of overall hits
system.cpu4.icache.overall_hits::total        1113004                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           45                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           45                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           45                       # number of overall misses
system.cpu4.icache.overall_misses::total           45                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     38538343                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     38538343                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     38538343                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     38538343                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     38538343                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     38538343                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1113049                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1113049                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1113049                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1113049                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1113049                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1113049                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000040                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000040                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 856407.622222                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 856407.622222                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 856407.622222                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 856407.622222                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 856407.622222                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 856407.622222                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           10                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           10                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     30919417                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     30919417                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     30919417                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     30919417                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     30919417                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     30919417                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 883411.914286                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 883411.914286                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 883411.914286                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 883411.914286                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 883411.914286                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 883411.914286                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  5101                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               199382209                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  5357                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              37219.004853                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   184.304573                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    71.695427                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.719940                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.280060                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      1674191                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        1674191                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       295482                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        295482                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          694                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          694                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          692                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          692                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1969673                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1969673                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1969673                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1969673                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        18099                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        18099                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           30                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        18129                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         18129                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        18129                       # number of overall misses
system.cpu4.dcache.overall_misses::total        18129                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   4356351411                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   4356351411                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      2491710                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      2491710                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   4358843121                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   4358843121                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   4358843121                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   4358843121                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      1692290                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1692290                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       295512                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       295512                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          694                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          694                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          692                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          692                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1987802                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1987802                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1987802                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1987802                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010695                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010695                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000102                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.009120                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.009120                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.009120                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.009120                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 240695.696503                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 240695.696503                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data        83057                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total        83057                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 240434.834850                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 240434.834850                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 240434.834850                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 240434.834850                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          617                       # number of writebacks
system.cpu4.dcache.writebacks::total              617                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        13003                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        13003                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           24                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        13027                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        13027                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        13027                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        13027                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         5096                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         5096                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            6                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         5102                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         5102                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         5102                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         5102                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    903618326                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    903618326                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       385071                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       385071                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    904003397                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    904003397                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    904003397                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    904003397                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003011                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003011                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002567                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002567                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002567                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002567                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 177319.137755                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 177319.137755                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 64178.500000                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 64178.500000                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 177186.083301                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 177186.083301                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 177186.083301                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 177186.083301                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               490.795952                       # Cycle average of tags in use
system.cpu5.icache.total_refs               974733385                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1969158.353535                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    35.795952                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.057365                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.786532                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1149824                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1149824                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1149824                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1149824                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1149824                       # number of overall hits
system.cpu5.icache.overall_hits::total        1149824                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           53                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           53                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           53                       # number of overall misses
system.cpu5.icache.overall_misses::total           53                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     77672334                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     77672334                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     77672334                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     77672334                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     77672334                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     77672334                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1149877                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1149877                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1149877                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1149877                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1149877                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1149877                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000046                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000046                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1465515.735849                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1465515.735849                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1465515.735849                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1465515.735849                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1465515.735849                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1465515.735849                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs       186475                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs       186475                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           13                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           13                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           40                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           40                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           40                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     55475117                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     55475117                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     55475117                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     55475117                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     55475117                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     55475117                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1386877.925000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1386877.925000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1386877.925000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1386877.925000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1386877.925000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1386877.925000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  3471                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               144340516                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  3727                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              38728.338074                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   219.579810                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    36.420190                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.857734                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.142266                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       914747                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         914747                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       678408                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        678408                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1717                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1717                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1650                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1650                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1593155                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1593155                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1593155                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1593155                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         8963                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         8963                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           48                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           48                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         9011                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          9011                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         9011                       # number of overall misses
system.cpu5.dcache.overall_misses::total         9011                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   1246506367                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   1246506367                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      3879875                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      3879875                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   1250386242                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1250386242                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   1250386242                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1250386242                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       923710                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       923710                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       678456                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       678456                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1717                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1717                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1650                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1650                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1602166                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1602166                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1602166                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1602166                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009703                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009703                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000071                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000071                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005624                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005624                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005624                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005624                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 139072.449738                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 139072.449738                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 80830.729167                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 80830.729167                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 138762.206414                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 138762.206414                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 138762.206414                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 138762.206414                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          892                       # number of writebacks
system.cpu5.dcache.writebacks::total              892                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         5504                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         5504                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           36                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         5540                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         5540                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         5540                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         5540                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         3459                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         3459                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           12                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         3471                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         3471                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         3471                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         3471                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    479701119                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    479701119                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       816626                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       816626                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    480517745                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    480517745                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    480517745                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    480517745                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003745                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003745                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002166                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002166                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002166                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002166                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 138682.023417                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 138682.023417                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 68052.166667                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 68052.166667                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 138437.840680                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 138437.840680                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 138437.840680                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 138437.840680                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               519.621448                       # Cycle average of tags in use
system.cpu6.icache.total_refs               977199148                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   526                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1857793.057034                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    29.621448                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.047470                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.832727                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1095633                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1095633                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1095633                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1095633                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1095633                       # number of overall hits
system.cpu6.icache.overall_hits::total        1095633                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           52                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           52                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           52                       # number of overall misses
system.cpu6.icache.overall_misses::total           52                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     37835901                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     37835901                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     37835901                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     37835901                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     37835901                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     37835901                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1095685                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1095685                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1095685                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1095685                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1095685                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1095685                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000047                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000047                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 727613.480769                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 727613.480769                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 727613.480769                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 727613.480769                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 727613.480769                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 727613.480769                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           16                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           16                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           16                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     30615463                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     30615463                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     30615463                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     30615463                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     30615463                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     30615463                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 850429.527778                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 850429.527778                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 850429.527778                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 850429.527778                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 850429.527778                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 850429.527778                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  6462                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               162699916                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  6718                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              24218.504912                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   228.110677                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    27.889323                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.891057                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.108943                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       758498                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         758498                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       626663                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        626663                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1668                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1668                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1462                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1462                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1385161                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1385161                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1385161                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1385161                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        16652                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        16652                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           89                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           89                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        16741                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         16741                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        16741                       # number of overall misses
system.cpu6.dcache.overall_misses::total        16741                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   3933794672                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   3933794672                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      9002441                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      9002441                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   3942797113                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   3942797113                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   3942797113                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   3942797113                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       775150                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       775150                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       626752                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       626752                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1462                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1462                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1401902                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1401902                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1401902                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1401902                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021482                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021482                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000142                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000142                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011942                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011942                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011942                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011942                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 236235.567620                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 236235.567620                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 101151.022472                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 101151.022472                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 235517.419091                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 235517.419091                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 235517.419091                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 235517.419091                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         1531                       # number of writebacks
system.cpu6.dcache.writebacks::total             1531                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        10205                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        10205                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           74                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           74                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        10279                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        10279                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        10279                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        10279                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         6447                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         6447                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           15                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         6462                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         6462                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         6462                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         6462                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   1450605297                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   1450605297                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1186741                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1186741                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   1451792038                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   1451792038                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   1451792038                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   1451792038                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008317                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008317                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004609                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004609                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004609                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004609                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 225004.699395                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 225004.699395                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 79116.066667                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 79116.066667                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 224666.053544                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 224666.053544                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 224666.053544                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 224666.053544                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     2                       # number of replacements
system.cpu7.icache.tagsinuse               550.538204                       # Cycle average of tags in use
system.cpu7.icache.total_refs               888927088                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   560                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1587369.800000                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    24.435044                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   526.103160                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.039159                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.843114                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.882273                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1111241                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1111241                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1111241                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1111241                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1111241                       # number of overall hits
system.cpu7.icache.overall_hits::total        1111241                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           44                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           44                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           44                       # number of overall misses
system.cpu7.icache.overall_misses::total           44                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     24891491                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     24891491                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     24891491                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     24891491                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     24891491                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     24891491                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1111285                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1111285                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1111285                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1111285                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1111285                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1111285                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000040                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000040                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 565715.704545                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 565715.704545                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 565715.704545                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 565715.704545                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 565715.704545                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 565715.704545                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           33                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           33                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           33                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     20156973                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     20156973                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     20156973                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     20156973                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     20156973                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     20156973                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 610817.363636                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 610817.363636                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 610817.363636                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 610817.363636                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 610817.363636                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 610817.363636                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  5080                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               199380576                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  5336                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              37365.175412                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   184.289781                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    71.710219                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.719882                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.280118                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      1673269                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        1673269                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       294768                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        294768                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          697                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          697                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          692                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          692                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1968037                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1968037                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1968037                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1968037                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        18056                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        18056                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           30                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        18086                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         18086                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        18086                       # number of overall misses
system.cpu7.dcache.overall_misses::total        18086                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   4451723156                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   4451723156                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      2640023                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      2640023                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   4454363179                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   4454363179                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   4454363179                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   4454363179                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      1691325                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      1691325                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       294798                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       294798                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          697                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          697                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          692                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          692                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1986123                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1986123                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1986123                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1986123                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.010676                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.010676                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000102                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.009106                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.009106                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.009106                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.009106                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 246550.905848                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 246550.905848                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 88000.766667                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 88000.766667                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 246287.912142                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 246287.912142                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 246287.912142                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 246287.912142                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          614                       # number of writebacks
system.cpu7.dcache.writebacks::total              614                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        12982                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        12982                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           24                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        13006                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        13006                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        13006                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        13006                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         5074                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         5074                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            6                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         5080                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         5080                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         5080                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         5080                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    913119828                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    913119828                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       401008                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       401008                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    913520836                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    913520836                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    913520836                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    913520836                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003000                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003000                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002558                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002558                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002558                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002558                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 179960.549468                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 179960.549468                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 66834.666667                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 66834.666667                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 179826.936220                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 179826.936220                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 179826.936220                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 179826.936220                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
