
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite -- YosysHQ Edition [202409031137]     |
 |  Copyright (C) 2012 - 2024 YosysHQ GmbH                                    |
 |  For support, please contact support@yosyshq.com                           |
 \----------------------------------------------------------------------------/
 Yosys 0.45 (git sha1 9ed031ddd, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)

-- Executing script file `design_smt2.ys' --

1. Executing RTLIL frontend.
Input filename: design_prep.il

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \free_list

2.2. Analyzing design hierarchy..
Top module:  \free_list
Removed 0 unused modules.

3. Executing FORMALFF pass.

4. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

5. Printing statistics.

=== free_list ===

   Number of wires:               6562
   Number of wire bits:           8350
   Number of public wires:         269
   Number of public wire bits:     921
   Number of ports:                 65
   Number of port bits:            320
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6443
     $add                           67
     $and                         1614
     $anyinit                      128
     $assume                         1
     $eq                           744
     $logic_not                     12
     $mux                         1276
     $not                          777
     $or                          1792
     $reduce_and                    12
     $reduce_or                      9
     $shl                            3
     $sub                            8

6. Executing SMT2 backend.

6.1. Executing BMUXMAP pass.

6.2. Executing DEMUXMAP pass.
Creating SMT-LIBv2 representation of module free_list.

End of script. Logfile hash: 1880873098, CPU: user 0.12s system 0.01s, MEM: 42.99 MB peak
Yosys 0.45 (git sha1 9ed031ddd, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 51% 2x read_ilang (0 sec), 43% 2x write_smt2 (0 sec), ...
