/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  reg [2:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [13:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [13:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire [16:0] celloutsig_0_28z;
  wire [4:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [3:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~(celloutsig_0_2z & celloutsig_0_2z);
  assign celloutsig_0_63z = ~(celloutsig_0_48z[1] & celloutsig_0_26z);
  assign celloutsig_1_0z = ~(in_data[117] & in_data[138]);
  assign celloutsig_1_19z = ~(celloutsig_1_3z & celloutsig_1_5z[3]);
  assign celloutsig_0_4z = !(celloutsig_0_0z ? in_data[43] : in_data[56]);
  assign celloutsig_1_10z = !(celloutsig_1_1z[3] ? celloutsig_1_0z : celloutsig_1_5z[6]);
  assign celloutsig_0_22z = !(celloutsig_0_4z ? celloutsig_0_14z[10] : celloutsig_0_13z[2]);
  assign celloutsig_0_62z = ~celloutsig_0_30z;
  assign celloutsig_1_2z = ~celloutsig_1_1z[1];
  assign celloutsig_0_12z = ~(celloutsig_0_11z ^ celloutsig_0_5z);
  assign celloutsig_1_4z = { in_data[137:135], celloutsig_1_0z, celloutsig_1_3z } + { celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_28z = { celloutsig_0_26z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_27z, celloutsig_0_9z } + { celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_2z };
  always_ff @(posedge clkin_data[128], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 11'h000;
    else _00_ <= { celloutsig_1_4z[4:3], celloutsig_1_10z, celloutsig_1_6z };
  always_ff @(negedge clkin_data[96], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _01_ <= 3'h0;
    else _01_ <= celloutsig_0_14z[7:5];
  assign celloutsig_0_8z = { celloutsig_0_1z[1:0], celloutsig_0_2z, celloutsig_0_4z } === { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[33:31] && in_data[83:81];
  assign celloutsig_1_3z = { in_data[102:98], celloutsig_1_1z, celloutsig_1_2z } && { in_data[182], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_25z = { celloutsig_0_21z[1:0], celloutsig_0_18z, celloutsig_0_13z } && { celloutsig_0_13z[1], celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_18z };
  assign celloutsig_0_16z = ! { celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_6z };
  assign celloutsig_1_18z = { in_data[153:147], celloutsig_1_10z } || _00_[7:0];
  assign celloutsig_0_20z = celloutsig_0_1z || { in_data[22:21], celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_37z = celloutsig_0_28z[12:9] % { 1'h1, in_data[66:64] };
  assign celloutsig_0_48z = { _01_[2], celloutsig_0_37z } % { 1'h1, celloutsig_0_14z[11:8] };
  assign celloutsig_1_1z = in_data[145:142] % { 1'h1, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign { celloutsig_1_5z[6:2], celloutsig_1_5z[0] } = celloutsig_1_4z[1] ? { celloutsig_1_4z[4:2], 1'h1, celloutsig_1_4z[0], celloutsig_1_0z } : { celloutsig_1_4z[3], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_13z = celloutsig_0_5z ? { celloutsig_0_9z[1:0], celloutsig_0_0z, celloutsig_0_12z } : { celloutsig_0_1z[2:0], celloutsig_0_11z };
  assign celloutsig_0_14z = celloutsig_0_12z ? { celloutsig_0_7z[3:2], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_13z } : { in_data[81:80], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_24z = { celloutsig_0_21z[2:1], celloutsig_0_8z } !== in_data[54:52];
  assign celloutsig_0_26z = { celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_21z } !== { celloutsig_0_22z, celloutsig_0_24z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_30z = celloutsig_0_29z[4] & celloutsig_0_5z;
  assign celloutsig_0_2z = | celloutsig_0_1z[3:1];
  assign celloutsig_0_3z = ~^ { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_29z = { celloutsig_0_9z[0], celloutsig_0_1z } >> { celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_26z, celloutsig_0_20z, celloutsig_0_10z };
  assign celloutsig_0_7z = { in_data[26], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z } >> { in_data[59:56], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_1z = { in_data[60:58], celloutsig_0_0z } >> { in_data[57:56], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_21z = celloutsig_0_7z[6:4] >> { celloutsig_0_18z[3:2], celloutsig_0_5z };
  assign celloutsig_1_6z = { celloutsig_1_4z[3:0], celloutsig_1_1z } - in_data[140:133];
  assign celloutsig_0_27z = celloutsig_0_18z[4:0] - { celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_25z, celloutsig_0_8z };
  assign celloutsig_0_18z = { in_data[55:47], celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_11z } ~^ { in_data[90:78], celloutsig_0_16z };
  assign celloutsig_0_6z = ~((celloutsig_0_0z & celloutsig_0_0z) | celloutsig_0_1z[2]);
  assign celloutsig_0_10z = ~((celloutsig_0_9z[0] & celloutsig_0_4z) | celloutsig_0_3z);
  assign celloutsig_0_11z = ~((celloutsig_0_8z & in_data[12]) | celloutsig_0_4z);
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_9z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_9z = { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_15z = ~((celloutsig_0_2z & celloutsig_0_1z[0]) | (in_data[83] & in_data[33]));
  assign celloutsig_1_5z[1] = celloutsig_1_0z;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_62z, celloutsig_0_63z };
endmodule
