
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: E:\Programs\Iscc\diamond\3.13\synpbase
OS: Windows 10 or later
Hostname: FLOS-DESKTOP

Implementation : impl1
Synopsys HDL compiler and linker, Version comp202303synp1, Build 173R, Built Aug 31 2023 03:59:48, @

Modified Files: 2
FID:  path (prevtimestamp, timestamp)
0        C:\Users\Flori\iCloudDrive\Uni\sose24\fpga\sheets\blatt01\impl1\source\ex01_adder.vhd (2024-05-20 13:55:11, 2024-05-20 20:27:43)
12       C:\Users\Flori\iCloudDrive\Uni\sose24\fpga\sheets\blatt01\impl1\source\ex01_halfAdder.vhd (N/A, 2024-05-19 15:07:34)

*******************************************************************
Modules that may have changed as a result of file changes: 2
MID:  lib.cell.view
0        work.ex01_adder.arch may have changed because the following files changed:
                        C:\Users\Flori\iCloudDrive\Uni\sose24\fpga\sheets\blatt01\impl1\source\ex01_adder.vhd (2024-05-20 13:55:11, 2024-05-20 20:27:43) <-- (architecture and entity definition)
4        work.ex01_halfadder.arch1 may have changed because the following files changed:
                        C:\Users\Flori\iCloudDrive\Uni\sose24\fpga\sheets\blatt01\impl1\source\ex01_adder.vhd (2024-05-20 13:55:11, 2024-05-20 20:27:43) <-- (may instantiate this module)
                        C:\Users\Flori\iCloudDrive\Uni\sose24\fpga\sheets\blatt01\impl1\source\ex01_halfAdder.vhd (N/A, 2024-05-19 15:07:34) <-- (architecture and entity definition)

*******************************************************************
Unmodified files: 11
FID:  path (timestamp)
1        C:\Users\Flori\iCloudDrive\Uni\sose24\fpga\sheets\blatt01\impl1\source\ex01_top_adder.vhd (2024-05-20 13:57:05)
2        E:\Programs\Iscc\diamond\3.13\cae_library\synthesis\vhdl\machxo3l.vhd (2021-02-24 23:38:16)
3        E:\Programs\Iscc\diamond\3.13\synpbase\lib\vhd\arith.vhd (2023-08-10 09:32:12)
4        E:\Programs\Iscc\diamond\3.13\synpbase\lib\vhd\hyperents.vhd (2023-08-10 09:32:12)
5        E:\Programs\Iscc\diamond\3.13\synpbase\lib\vhd\location.map (2023-08-30 15:59:46)
6        E:\Programs\Iscc\diamond\3.13\synpbase\lib\vhd\numeric.vhd (2023-08-10 09:32:12)
7        E:\Programs\Iscc\diamond\3.13\synpbase\lib\vhd\snps_haps_pkg.vhd (2023-08-10 09:32:12)
8        E:\Programs\Iscc\diamond\3.13\synpbase\lib\vhd\std.vhd (2023-08-10 09:32:12)
9        E:\Programs\Iscc\diamond\3.13\synpbase\lib\vhd\std1164.vhd (2023-08-10 09:32:12)
10       E:\Programs\Iscc\diamond\3.13\synpbase\lib\vhd\umr_capim.vhd (2023-08-10 09:32:12)
11       E:\Programs\Iscc\diamond\3.13\synpbase\lib\vhd\unsigned.vhd (2023-08-10 09:32:12)

*******************************************************************
Unchanged modules: 2
MID:  lib.cell.view
2        work.ex01_top_adder.arch
3        work.ex01_top_adder.vhdl
