# HLS Cä»¿çœŸä¿®å¤è¯´æ˜

## ğŸ“… æ—¥æœŸ
2025å¹´10æœˆ5æ—¥

## ğŸ› é—®é¢˜

è¿è¡Œ `vitis_hls -f run_hls.tcl` æ—¶å‡ºç°é“¾æ¥é”™è¯¯ï¼š

```
ld.lld: error: undefined symbol: uut_top(float*, float*, ...)
>>> referenced by test.cpp:383
```

## ğŸ” æ ¹æœ¬åŸå› 

TCLè„šæœ¬ä¸­çš„ç¼–è¯‘é€‰é¡¹é…ç½®é—®é¢˜ï¼š

1. **è®¾è®¡æ–‡ä»¶** (`hls_cnn.cpp`, `uut_top.cpp`) ç¼–è¯‘æ—¶**æ²¡æœ‰** `-DUSE_FLOAT`
   - ä½¿ç”¨ `ap_fixed<16,8>` ç±»å‹
   - å‡½æ•°ç­¾å: `uut_top(ap_fixed<16,8>*, ...)`

2. **æµ‹è¯•æ–‡ä»¶** (`test.cpp`) ç¼–è¯‘æ—¶**æœ‰** `-DUSE_FLOAT`
   - ä½¿ç”¨ `float` ç±»å‹
   - å‡½æ•°è°ƒç”¨: `uut_top(float*, ...)`

3. **é“¾æ¥æ—¶**ç¬¦å·ä¸åŒ¹é…ï¼Œå¯¼è‡´ `undefined symbol` é”™è¯¯

## âœ… è§£å†³æ–¹æ¡ˆ

ä¿®æ”¹ `run_hls.tcl`ï¼Œåœ¨Cä»¿çœŸæ—¶ä¸ºè®¾è®¡æ–‡ä»¶ä¹Ÿæ·»åŠ  `-DUSE_FLOAT`ï¼š

```tcl
# Add design files
# Note: For CSIM, we use -DUSE_FLOAT to match testbench types
#       For CSYNTH, HLS will compile WITHOUT -DUSE_FLOAT automatically
if {$CSIM == 1 && $CSYNTH == 0} {
  # C Simulation only - use float for easy debugging
  add_files "${SRC_DIR}/hls_cnn.cpp" -cflags "-I${SRC_DIR} -std=c++14 -DUSE_FLOAT"
  add_files "${CUR_DIR}/uut_top.cpp" -cflags "-I${SRC_DIR} -I${CUR_DIR} -std=c++14 -DUSE_FLOAT"
} else {
  # Synthesis or both - use fixed-point for hardware
  add_files "${SRC_DIR}/hls_cnn.cpp" -cflags "-I${SRC_DIR} -std=c++14"
  add_files "${CUR_DIR}/uut_top.cpp" -cflags "-I${SRC_DIR} -I${CUR_DIR} -std=c++14"
}
```

## ğŸ“Š ä¿®å¤æ•ˆæœ

**ä¿®å¤å‰**:
```
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
```

**ä¿®å¤å**:
```
========================================
TEST PASSED!
========================================
INFO: [SIM 211-1] CSim done with 0 errors.
```

## ğŸ”§ å·¥ä½œåŸç†

### Cä»¿çœŸæ¨¡å¼ (CSIM=1, CSYNTH=0)

- **ç›®çš„**: å¿«é€ŸéªŒè¯åŠŸèƒ½ï¼Œä½¿ç”¨floatä¾¿äºè°ƒè¯•
- **ç¼–è¯‘**: æ‰€æœ‰æ–‡ä»¶éƒ½å¸¦ `-DUSE_FLOAT`
- **ç±»å‹**: `data_t` = `float`, `weight_t` = `float`
- **ä¼˜ç‚¹**: ç¼–è¯‘å¿«ï¼Œç²¾åº¦é«˜ï¼Œä¾¿äºè°ƒè¯•

### ç»¼åˆæ¨¡å¼ (CSYNTH=1)

- **ç›®çš„**: ç”Ÿæˆç¡¬ä»¶ï¼Œä½¿ç”¨å®šç‚¹ä¼˜åŒ–èµ„æº
- **ç¼–è¯‘**: è®¾è®¡æ–‡ä»¶**ä¸å¸¦** `-DUSE_FLOAT`
- **ç±»å‹**: `data_t` = `ap_fixed<16,8>`, `weight_t` = `ap_fixed<16,8>`
- **ä¼˜ç‚¹**: èµ„æºä½¿ç”¨å°‘ï¼Œç¬¦åˆç¡¬ä»¶å®ç°

### ç±»å‹å®šä¹‰ (cnn_marco.h)

```cpp
#ifndef USE_FLOAT
// Fixed-point types for hardware synthesis
typedef ap_fixed<16, 8> data_t;
typedef ap_fixed<16, 8> weight_t;
typedef ap_fixed<32, 16> acc_t;
#else
// Floating-point types for C simulation
typedef float data_t;
typedef float weight_t;
typedef float acc_t;
#endif
```

## ğŸš€ ä½¿ç”¨æ–¹æ³•

### æ–¹æ³•1: ä½¿ç”¨Makefile (æ¨è)

```bash
cd /home/fermata/Development/FPGA/Vitis/2025-fpga-comp-prj/hls_cnn

# Cä»¿çœŸ
make hls_csim

# ç»¼åˆ
make hls_synth

# ååŒä»¿çœŸ
make hls_cosim
```

### æ–¹æ³•2: ç›´æ¥ä½¿ç”¨TCL

```bash
cd tests/hw

# Cä»¿çœŸ (ä½¿ç”¨float)
vitis_hls -f run_hls.tcl

# ä¿®æ”¹TCLè„šæœ¬ï¼Œè®¾ç½® CSYNTH=1ï¼Œç„¶åè¿è¡Œç»¼åˆ
# set CSYNTH 1
vitis_hls -f run_hls.tcl
```

## âš ï¸ æ³¨æ„äº‹é¡¹

### 1. ä¸è¦åŒæ—¶è¿è¡ŒCSIMå’ŒCSYNTH

å¦‚æœåœ¨TCLä¸­è®¾ç½®ï¼š
```tcl
set CSIM 1
set CSYNTH 1
```

ä¼šå¯¼è‡´è®¾è®¡æ–‡ä»¶ä½¿ç”¨ `ap_fixed`ï¼ˆå› ä¸ºæ¡ä»¶åˆ¤æ–­ `$CSIM == 1 && $CSYNTH == 0` ä¸ºfalseï¼‰ï¼Œä½†ç»¼åˆéœ€è¦çš„å°±æ˜¯è¿™ä¸ªã€‚

**æ¨èåšæ³•**ï¼š
- Cä»¿çœŸï¼š`CSIM=1, CSYNTH=0`
- ç»¼åˆï¼š`CSIM=0, CSYNTH=1`
- åˆ†å¼€è¿è¡Œ

### 2. Testbenchå§‹ç»ˆä½¿ç”¨float

Testbenchæ–‡ä»¶ (`test.cpp`) å§‹ç»ˆå¸¦ `-DUSE_FLOAT`ï¼Œå› ä¸ºï¼š
- Testbenchä¸å‚ä¸ç»¼åˆ
- ä½¿ç”¨floatä¾¿äºgolden referenceè®¡ç®—
- ä¸è®¾è®¡æ–‡ä»¶çš„Cä»¿çœŸç‰ˆæœ¬ç±»å‹ä¸€è‡´

### 3. ç»¼åˆåçš„ç²¾åº¦

- Cä»¿çœŸï¼ˆfloatï¼‰ï¼šæœ€å¤§è¯¯å·®æ¥è¿‘0
- ç»¼åˆï¼ˆap_fixed<16,8>ï¼‰ï¼šé¢„æœŸè¯¯å·® < 0.1ï¼ˆç”±testbench toleranceæ§åˆ¶ï¼‰

## ğŸ“ ç›¸å…³æ–‡ä»¶

- `tests/hw/run_hls.tcl` - âœ… å·²ä¿®å¤
- `src/cnn_marco.h` - ç±»å‹å®šä¹‰
- `tests/hw/test.cpp` - æµ‹è¯•bench
- `tests/hw/uut_top.cpp` - ç¡¬ä»¶é¡¶å±‚
- `src/hls_cnn.cpp` - CNNå®ç°

## ğŸ“š å‚è€ƒæ–‡æ¡£

- **[Vitis HLS User Guide UG1399](https://docs.xilinx.com/r/en-US/ug1399-vitis-hls)**
- **[HLS Arbitrary Precision Types](https://docs.xilinx.com/r/en-US/ug1399-vitis-hls/C-Arbitrary-Precision-Integer-Types)**

## âœ… éªŒæ”¶æ ‡å‡†

ä¿®å¤æˆåŠŸçš„æ ‡å¿—ï¼š

1. âœ… `vitis_hls -f run_hls.tcl` è¿è¡ŒæˆåŠŸ
2. âœ… è¾“å‡º `TEST PASSED!`
3. âœ… `CSim done with 0 errors`
4. âœ… æœ€å¤§è¯¯å·® = 0ï¼ˆfloatæ¨¡å¼ä¸‹ï¼‰

---

**çŠ¶æ€**: âœ… å·²ä¿®å¤å¹¶æµ‹è¯•é€šè¿‡  
**ä¸‹ä¸€æ­¥**: è¿è¡Œç»¼åˆéªŒè¯èµ„æºä½¿ç”¨
