library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity half_adder is
    Port ( A : in BIT;
           B : in BIT;
           Sum : out BIT;
           Carry : out BIT );
end half_adder;

architecture desc of half_adder is
begin
    process(A, B)
    begin

        Sum <= A XOR B;
        Carry <= A AND B;
        
    end process;
end desc;
