{
  "title": "GitHub Vhdl Languages Weekly Trending",
  "description": "Weekly Trending of Vhdl Languages in GitHub",
  "link": "https://github.com/isboyjc/github-trending-api",
  "pubDate": "Tue, 05 Aug 2025 07:23:18 GMT",
  "items": [
    {
      "title": "open-logic/open-logic",
      "url": "https://github.com/open-logic/open-logic",
      "description": "Open Logic FPGA Standard Library",
      "language": "VHDL",
      "languageColor": "#adb2cb",
      "stars": "718",
      "forks": "80",
      "addStars": "34",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/12606595?s=40&v=4",
          "name": "obruendl",
          "url": "https://github.com/obruendl"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/1317640?s=40&v=4",
          "name": "gckoeppel",
          "url": "https://github.com/gckoeppel"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/3243291?s=40&v=4",
          "name": "LukiLeu",
          "url": "https://github.com/LukiLeu"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/67621520?s=40&v=4",
          "name": "rbrglez",
          "url": "https://github.com/rbrglez"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/11442?s=40&v=4",
          "name": "nickg",
          "url": "https://github.com/nickg"
        }
      ]
    },
    {
      "title": "ghdl/ghdl",
      "url": "https://github.com/ghdl/ghdl",
      "description": "VHDL 2008/93/87 simulator",
      "language": "VHDL",
      "languageColor": "#adb2cb",
      "stars": "2,604",
      "forks": "385",
      "addStars": "5",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/13433645?s=40&v=4",
          "name": "tgingold",
          "url": "https://github.com/tgingold"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/956109?s=40&v=4",
          "name": "Paebbels",
          "url": "https://github.com/Paebbels"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/38422348?s=40&v=4",
          "name": "umarcor",
          "url": "https://github.com/umarcor"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/16334725?s=40&v=4",
          "name": "gingold-adacore",
          "url": "https://github.com/gingold-adacore"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6628437?s=40&v=4",
          "name": "eine",
          "url": "https://github.com/eine"
        }
      ]
    },
    {
      "title": "stnolting/neorv32",
      "url": "https://github.com/stnolting/neorv32",
      "description": "üñ•Ô∏è A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.",
      "language": "VHDL",
      "languageColor": "#adb2cb",
      "stars": "1,823",
      "forks": "274",
      "addStars": "2",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/22944758?s=40&v=4",
          "name": "stnolting",
          "url": "https://github.com/stnolting"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/38422348?s=40&v=4",
          "name": "umarcor",
          "url": "https://github.com/umarcor"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/29815957?s=40&v=4",
          "name": "akaeba",
          "url": "https://github.com/akaeba"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/9783727?s=40&v=4",
          "name": "LukasP46",
          "url": "https://github.com/LukasP46"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6671137?s=40&v=4",
          "name": "zipotron",
          "url": "https://github.com/zipotron"
        }
      ]
    }
  ]
}