
*** Running vivado
    with args -log bowling_game_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bowling_game_wrapper.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source bowling_game_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/software/Xilinx/Vivado/2021.1/data/ip'.
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2615.988 ; gain = 119.859 ; free physical = 3725 ; free virtual = 21795
Command: synth_design -top bowling_game_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1361713
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2615.988 ; gain = 0.000 ; free physical = 3195 ; free virtual = 21265
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bowling_game_wrapper' [/home/user/Documents/VHDL_Bowling/Final_Project.gen/sources_1/bd/bowling_game/hdl/bowling_game_wrapper.vhd:29]
INFO: [Synth 8-3491] module 'bowling_game' declared at '/home/user/Documents/VHDL_Bowling/Final_Project.gen/sources_1/bd/bowling_game/synth/bowling_game.vhd:14' bound to instance 'bowling_game_i' of component 'bowling_game' [/home/user/Documents/VHDL_Bowling/Final_Project.gen/sources_1/bd/bowling_game/hdl/bowling_game_wrapper.vhd:45]
INFO: [Synth 8-638] synthesizing module 'bowling_game' [/home/user/Documents/VHDL_Bowling/Final_Project.gen/sources_1/bd/bowling_game/synth/bowling_game.vhd:33]
INFO: [Synth 8-3491] module 'bowling_game_clock_div_25Mhz_0_0' declared at '/home/user/Documents/VHDL_Bowling/Final_Project.runs/synth_1/.Xil/Vivado-1361291-ece55/realtime/bowling_game_clock_div_25Mhz_0_0_stub.vhdl:5' bound to instance 'clock_div_25Mhz_0' of component 'bowling_game_clock_div_25Mhz_0_0' [/home/user/Documents/VHDL_Bowling/Final_Project.gen/sources_1/bd/bowling_game/synth/bowling_game.vhd:138]
INFO: [Synth 8-638] synthesizing module 'bowling_game_clock_div_25Mhz_0_0' [/home/user/Documents/VHDL_Bowling/Final_Project.runs/synth_1/.Xil/Vivado-1361291-ece55/realtime/bowling_game_clock_div_25Mhz_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'bowling_game_clock_div_60hz_0_0' declared at '/home/user/Documents/VHDL_Bowling/Final_Project.runs/synth_1/.Xil/Vivado-1361291-ece55/realtime/bowling_game_clock_div_60hz_0_0_stub.vhdl:5' bound to instance 'clock_div_60hz_0' of component 'bowling_game_clock_div_60hz_0_0' [/home/user/Documents/VHDL_Bowling/Final_Project.gen/sources_1/bd/bowling_game/synth/bowling_game.vhd:143]
INFO: [Synth 8-638] synthesizing module 'bowling_game_clock_div_60hz_0_0' [/home/user/Documents/VHDL_Bowling/Final_Project.runs/synth_1/.Xil/Vivado-1361291-ece55/realtime/bowling_game_clock_div_60hz_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'bowling_game_controller_0_0' declared at '/home/user/Documents/VHDL_Bowling/Final_Project.runs/synth_1/.Xil/Vivado-1361291-ece55/realtime/bowling_game_controller_0_0_stub.vhdl:5' bound to instance 'controller_0' of component 'bowling_game_controller_0_0' [/home/user/Documents/VHDL_Bowling/Final_Project.gen/sources_1/bd/bowling_game/synth/bowling_game.vhd:148]
INFO: [Synth 8-638] synthesizing module 'bowling_game_controller_0_0' [/home/user/Documents/VHDL_Bowling/Final_Project.runs/synth_1/.Xil/Vivado-1361291-ece55/realtime/bowling_game_controller_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'bowling_game_framebuffer_0_0' declared at '/home/user/Documents/VHDL_Bowling/Final_Project.runs/synth_1/.Xil/Vivado-1361291-ece55/realtime/bowling_game_framebuffer_0_0_stub.vhdl:5' bound to instance 'framebuffer_0' of component 'bowling_game_framebuffer_0_0' [/home/user/Documents/VHDL_Bowling/Final_Project.gen/sources_1/bd/bowling_game/synth/bowling_game.vhd:163]
INFO: [Synth 8-638] synthesizing module 'bowling_game_framebuffer_0_0' [/home/user/Documents/VHDL_Bowling/Final_Project.runs/synth_1/.Xil/Vivado-1361291-ece55/realtime/bowling_game_framebuffer_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'bowling_game_pixel_pusher_0_0' declared at '/home/user/Documents/VHDL_Bowling/Final_Project.runs/synth_1/.Xil/Vivado-1361291-ece55/realtime/bowling_game_pixel_pusher_0_0_stub.vhdl:5' bound to instance 'pixel_pusher_0' of component 'bowling_game_pixel_pusher_0_0' [/home/user/Documents/VHDL_Bowling/Final_Project.gen/sources_1/bd/bowling_game/synth/bowling_game.vhd:176]
INFO: [Synth 8-638] synthesizing module 'bowling_game_pixel_pusher_0_0' [/home/user/Documents/VHDL_Bowling/Final_Project.runs/synth_1/.Xil/Vivado-1361291-ece55/realtime/bowling_game_pixel_pusher_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'bowling_game_vga_ctrl_0_0' declared at '/home/user/Documents/VHDL_Bowling/Final_Project.runs/synth_1/.Xil/Vivado-1361291-ece55/realtime/bowling_game_vga_ctrl_0_0_stub.vhdl:5' bound to instance 'vga_ctrl_0' of component 'bowling_game_vga_ctrl_0_0' [/home/user/Documents/VHDL_Bowling/Final_Project.gen/sources_1/bd/bowling_game/synth/bowling_game.vhd:191]
INFO: [Synth 8-638] synthesizing module 'bowling_game_vga_ctrl_0_0' [/home/user/Documents/VHDL_Bowling/Final_Project.runs/synth_1/.Xil/Vivado-1361291-ece55/realtime/bowling_game_vga_ctrl_0_0_stub.vhdl:19]
INFO: [Synth 8-256] done synthesizing module 'bowling_game' (1#1) [/home/user/Documents/VHDL_Bowling/Final_Project.gen/sources_1/bd/bowling_game/synth/bowling_game.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'bowling_game_wrapper' (2#1) [/home/user/Documents/VHDL_Bowling/Final_Project.gen/sources_1/bd/bowling_game/hdl/bowling_game_wrapper.vhd:29]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2615.988 ; gain = 0.000 ; free physical = 2518 ; free virtual = 20588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2615.988 ; gain = 0.000 ; free physical = 2355 ; free virtual = 20426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2615.988 ; gain = 0.000 ; free physical = 2355 ; free virtual = 20426
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2615.988 ; gain = 0.000 ; free physical = 2351 ; free virtual = 20421
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/user/Documents/VHDL_Bowling/Final_Project.gen/sources_1/bd/bowling_game/ip/bowling_game_clock_div_25Mhz_0_0_2/bowling_game_clock_div_25Mhz_0_0/bowling_game_clock_div_25Mhz_0_0_in_context.xdc] for cell 'bowling_game_i/clock_div_25Mhz_0'
Finished Parsing XDC File [/home/user/Documents/VHDL_Bowling/Final_Project.gen/sources_1/bd/bowling_game/ip/bowling_game_clock_div_25Mhz_0_0_2/bowling_game_clock_div_25Mhz_0_0/bowling_game_clock_div_25Mhz_0_0_in_context.xdc] for cell 'bowling_game_i/clock_div_25Mhz_0'
Parsing XDC File [/home/user/Documents/VHDL_Bowling/Final_Project.gen/sources_1/bd/bowling_game/ip/bowling_game_pixel_pusher_0_0_2/bowling_game_pixel_pusher_0_0/bowling_game_pixel_pusher_0_0_in_context.xdc] for cell 'bowling_game_i/pixel_pusher_0'
Finished Parsing XDC File [/home/user/Documents/VHDL_Bowling/Final_Project.gen/sources_1/bd/bowling_game/ip/bowling_game_pixel_pusher_0_0_2/bowling_game_pixel_pusher_0_0/bowling_game_pixel_pusher_0_0_in_context.xdc] for cell 'bowling_game_i/pixel_pusher_0'
Parsing XDC File [/home/user/Documents/VHDL_Bowling/Final_Project.gen/sources_1/bd/bowling_game/ip/bowling_game_framebuffer_0_0_2/bowling_game_framebuffer_0_0/bowling_game_framebuffer_0_0_in_context.xdc] for cell 'bowling_game_i/framebuffer_0'
Finished Parsing XDC File [/home/user/Documents/VHDL_Bowling/Final_Project.gen/sources_1/bd/bowling_game/ip/bowling_game_framebuffer_0_0_2/bowling_game_framebuffer_0_0/bowling_game_framebuffer_0_0_in_context.xdc] for cell 'bowling_game_i/framebuffer_0'
Parsing XDC File [/home/user/Documents/VHDL_Bowling/Final_Project.gen/sources_1/bd/bowling_game/ip/bowling_game_vga_ctrl_0_0_2/bowling_game_vga_ctrl_0_0/bowling_game_vga_ctrl_0_0_in_context.xdc] for cell 'bowling_game_i/vga_ctrl_0'
Finished Parsing XDC File [/home/user/Documents/VHDL_Bowling/Final_Project.gen/sources_1/bd/bowling_game/ip/bowling_game_vga_ctrl_0_0_2/bowling_game_vga_ctrl_0_0/bowling_game_vga_ctrl_0_0_in_context.xdc] for cell 'bowling_game_i/vga_ctrl_0'
Parsing XDC File [/home/user/Documents/VHDL_Bowling/Final_Project.gen/sources_1/bd/bowling_game/ip/bowling_game_clock_div_60hz_0_0/bowling_game_clock_div_60hz_0_0/bowling_game_clock_div_60hz_0_0_in_context.xdc] for cell 'bowling_game_i/clock_div_60hz_0'
Finished Parsing XDC File [/home/user/Documents/VHDL_Bowling/Final_Project.gen/sources_1/bd/bowling_game/ip/bowling_game_clock_div_60hz_0_0/bowling_game_clock_div_60hz_0_0/bowling_game_clock_div_60hz_0_0_in_context.xdc] for cell 'bowling_game_i/clock_div_60hz_0'
Parsing XDC File [/home/user/Documents/VHDL_Bowling/Final_Project.gen/sources_1/bd/bowling_game/ip/bowling_game_controller_0_0_1/bowling_game_controller_0_0/bowling_game_controller_0_0_in_context.xdc] for cell 'bowling_game_i/controller_0'
Finished Parsing XDC File [/home/user/Documents/VHDL_Bowling/Final_Project.gen/sources_1/bd/bowling_game/ip/bowling_game_controller_0_0_1/bowling_game_controller_0_0/bowling_game_controller_0_0_in_context.xdc] for cell 'bowling_game_i/controller_0'
Parsing XDC File [/home/user/Documents/VHDL_Bowling/Final_Project.srcs/constrs_1/new/zybo_old_board.xdc]
Finished Parsing XDC File [/home/user/Documents/VHDL_Bowling/Final_Project.srcs/constrs_1/new/zybo_old_board.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/user/Documents/VHDL_Bowling/Final_Project.srcs/constrs_1/new/zybo_old_board.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bowling_game_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bowling_game_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/user/Documents/VHDL_Bowling/Final_Project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/user/Documents/VHDL_Bowling/Final_Project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2615.988 ; gain = 0.000 ; free physical = 3098 ; free virtual = 21168
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2615.988 ; gain = 0.000 ; free physical = 3098 ; free virtual = 21168
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2615.988 ; gain = 0.000 ; free physical = 3162 ; free virtual = 21232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2615.988 ; gain = 0.000 ; free physical = 3162 ; free virtual = 21232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bowling_game_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bowling_game_i/clock_div_25Mhz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bowling_game_i/pixel_pusher_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bowling_game_i/framebuffer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bowling_game_i/vga_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bowling_game_i/clock_div_60hz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bowling_game_i/controller_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2615.988 ; gain = 0.000 ; free physical = 3162 ; free virtual = 21232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2615.988 ; gain = 0.000 ; free physical = 3162 ; free virtual = 21232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2615.988 ; gain = 0.000 ; free physical = 3161 ; free virtual = 21231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2615.988 ; gain = 0.000 ; free physical = 3039 ; free virtual = 21110
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2615.988 ; gain = 0.000 ; free physical = 3039 ; free virtual = 21110
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2615.988 ; gain = 0.000 ; free physical = 3031 ; free virtual = 21101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2615.988 ; gain = 0.000 ; free physical = 3030 ; free virtual = 21100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2615.988 ; gain = 0.000 ; free physical = 3030 ; free virtual = 21100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2615.988 ; gain = 0.000 ; free physical = 3030 ; free virtual = 21100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2615.988 ; gain = 0.000 ; free physical = 3030 ; free virtual = 21100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2615.988 ; gain = 0.000 ; free physical = 3030 ; free virtual = 21100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2615.988 ; gain = 0.000 ; free physical = 3030 ; free virtual = 21100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |bowling_game_clock_div_25Mhz_0_0 |         1|
|2     |bowling_game_clock_div_60hz_0_0  |         1|
|3     |bowling_game_controller_0_0      |         1|
|4     |bowling_game_framebuffer_0_0     |         1|
|5     |bowling_game_pixel_pusher_0_0    |         1|
|6     |bowling_game_vga_ctrl_0_0        |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |bowling_game_clock_div_25Mhz_0_0_bbox |     1|
|2     |bowling_game_clock_div_60hz_0_0_bbox  |     1|
|3     |bowling_game_controller_0_0_bbox      |     1|
|4     |bowling_game_framebuffer_0_0_bbox     |     1|
|5     |bowling_game_pixel_pusher_0_0_bbox    |     1|
|6     |bowling_game_vga_ctrl_0_0_bbox        |     1|
|7     |IBUF                                  |     5|
|8     |OBUF                                  |    18|
+------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2615.988 ; gain = 0.000 ; free physical = 3030 ; free virtual = 21100
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2615.988 ; gain = 0.000 ; free physical = 3092 ; free virtual = 21163
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2615.988 ; gain = 0.000 ; free physical = 3092 ; free virtual = 21163
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2615.988 ; gain = 0.000 ; free physical = 3082 ; free virtual = 21152
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2615.988 ; gain = 0.000 ; free physical = 3112 ; free virtual = 21182
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 235a1f7a
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2615.988 ; gain = 0.000 ; free physical = 3249 ; free virtual = 21319
INFO: [Common 17-1381] The checkpoint '/home/user/Documents/VHDL_Bowling/Final_Project.runs/synth_1/bowling_game_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bowling_game_wrapper_utilization_synth.rpt -pb bowling_game_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 25 17:41:22 2023...
