//2:1 Mux Data Flow Code <Verilog HDL>

module mux_2_1_df(Y,I,S);
input [1:0]I;
input S;
output Y;

assign Y=s?I[1]:Y[0];

endmodule;