INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_vga_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_vga_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ipshared/e147/xlconstant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlconstant
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_xlconstant_0_0/sim/hdmi_vga_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_vga_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/hdl/hdmi_vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_vga
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/multiplexer/src/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/multiplexer/sim/multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/binarisation_0/src/binarisation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binarisation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/binarisation_0/sim/binarisation_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binarisation_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/delay_5_3/src/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/delay_5_3/sim/delay_5_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_5_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/delay_3_8/sim/delay_3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/cb_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_row
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/sim/rgb2ycbcr_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/divider_32_20_0/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/divider_32_20_0/sim/divider_32_20_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ipshared/8d21/src/core_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ipshared/8d21/src/center_seeker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module center_seeker
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ipshared/8d21/src/draw_shape.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw_shape
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ipshared/8d21/src/vb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/sim/hdmi_vga_vb_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_vga_vb_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/hdl/hdmi_vga_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_vga_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
