// Seed: 2183089360
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  final $unsigned(21);
  ;
endmodule
module module_1 #(
    parameter id_25 = 32'd90,
    parameter id_3  = 32'd63
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    _id_25,
    id_26,
    id_27,
    id_28,
    id_29
);
  inout wire id_29;
  inout wire id_28;
  input wire id_27;
  input wire id_26;
  input wire _id_25;
  inout wire id_24;
  input wire id_23;
  input wire id_22;
  input wire id_21;
  output wire id_20;
  input wire id_19;
  input wire id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  output tri id_9;
  or primCall (
      id_6,
      id_13,
      id_2,
      id_19,
      id_12,
      id_22,
      id_21,
      id_14,
      id_1,
      id_26,
      id_28,
      id_23,
      id_29,
      id_7,
      id_24,
      id_18,
      id_10,
      id_17
  );
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  module_0 modCall_1 (
      id_1,
      id_12,
      id_11,
      id_12,
      id_28,
      id_2,
      id_12,
      id_26,
      id_29,
      id_7,
      id_29,
      id_28,
      id_4,
      id_7,
      id_28,
      id_6,
      id_27
  );
  output wire id_4;
  inout wire _id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_30;
  assign id_9 = -1;
  wire id_31;
  assign id_20 = id_1;
  wire [id_25 : 1 'd0] id_32;
  wire [ id_3 : 1 'b0] id_33;
endmodule
