Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/LampCtrl138/LampCtrl138_LampCtrl138_sch_tb_isim_beh.exe -prj D:/LampCtrl138/LampCtrl138_LampCtrl138_sch_tb_beh.prj work.LampCtrl138_LampCtrl138_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/LampCtrl138/D_74LS138.vf" into library work
Analyzing Verilog file "D:/LampCtrl138/LampCtrl138.vf" into library work
Analyzing Verilog file "D:/LampCtrl138/LampCtrl138_sim.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module NAND3
Compiling module AND2
Compiling module INV
Compiling module NOR3
Compiling module D_74LS138
Compiling module NAND4
Compiling module VCC
Compiling module GND
Compiling module LampCtrl138
Compiling module LampCtrl138_LampCtrl138_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 Verilog Units
Built simulation executable D:/LampCtrl138/LampCtrl138_LampCtrl138_sch_tb_isim_beh.exe
Fuse Memory Usage: 27832 KB
Fuse CPU Usage: 452 ms
