(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2023-08-19T16:30:46Z")
 (DESIGN "lesgo_g6")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.4")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "lesgo_g6")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\motor_l_quaddec\:isr\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\motor_l_quaddec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\motor_r_quaddec\:isr\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\motor_r_quaddec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb p_controller_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\color_sensor_pwm\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\color_sensor_counter\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\color_sensor_creg\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb color_sensor_ready.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb us_b_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_b_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb us_f_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_f_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb us_r_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_r_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb us_l_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_l_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ir_l_posedge_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ir_l_negedge_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ir_r_posedge_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ir_r_negedge_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ir_side_posedge_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ir_side_negedge_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN9_0.main_7 (2.788:2.788:2.788))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN9_1.main_7 (2.809:2.809:2.809))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\us_f_timer\:TimerUDB\:capt_int_temp\\.main_7 (3.728:3.728:3.728))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN9_0.main_6 (2.946:2.946:2.946))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN9_1.main_6 (2.957:2.957:2.957))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\us_f_timer\:TimerUDB\:capt_int_temp\\.main_6 (3.561:3.561:3.561))
    (INTERCONNECT MODIN12_0.q MODIN12_0.main_5 (3.073:3.073:3.073))
    (INTERCONNECT MODIN12_0.q MODIN12_1.main_5 (2.935:2.935:2.935))
    (INTERCONNECT MODIN12_0.q \\us_r_timer\:TimerUDB\:capt_int_temp\\.main_5 (3.075:3.075:3.075))
    (INTERCONNECT MODIN12_1.q MODIN12_0.main_4 (5.499:5.499:5.499))
    (INTERCONNECT MODIN12_1.q MODIN12_1.main_4 (5.526:5.526:5.526))
    (INTERCONNECT MODIN12_1.q \\us_r_timer\:TimerUDB\:capt_int_temp\\.main_4 (4.969:4.969:4.969))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN12_0.main_7 (2.985:2.985:2.985))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN12_1.main_7 (3.105:3.105:3.105))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\us_r_timer\:TimerUDB\:capt_int_temp\\.main_7 (3.119:3.119:3.119))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN12_0.main_6 (3.304:3.304:3.304))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN12_1.main_6 (3.277:3.277:3.277))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\us_r_timer\:TimerUDB\:capt_int_temp\\.main_6 (3.271:3.271:3.271))
    (INTERCONNECT MODIN6_0.q MODIN6_0.main_5 (2.610:2.610:2.610))
    (INTERCONNECT MODIN6_0.q MODIN6_1.main_5 (3.537:3.537:3.537))
    (INTERCONNECT MODIN6_0.q \\us_b_timer\:TimerUDB\:capt_int_temp\\.main_5 (2.608:2.608:2.608))
    (INTERCONNECT MODIN6_1.q MODIN6_0.main_4 (4.148:4.148:4.148))
    (INTERCONNECT MODIN6_1.q MODIN6_1.main_4 (2.306:2.306:2.306))
    (INTERCONNECT MODIN6_1.q \\us_b_timer\:TimerUDB\:capt_int_temp\\.main_4 (4.702:4.702:4.702))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN6_0.main_7 (4.318:4.318:4.318))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN6_1.main_7 (2.662:2.662:2.662))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\us_b_timer\:TimerUDB\:capt_int_temp\\.main_7 (4.893:4.893:4.893))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN6_0.main_6 (4.656:4.656:4.656))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN6_1.main_6 (2.321:2.321:2.321))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\us_b_timer\:TimerUDB\:capt_int_temp\\.main_6 (4.099:4.099:4.099))
    (INTERCONNECT MODIN9_0.q MODIN9_0.main_5 (2.777:2.777:2.777))
    (INTERCONNECT MODIN9_0.q MODIN9_1.main_5 (2.778:2.778:2.778))
    (INTERCONNECT MODIN9_0.q \\us_f_timer\:TimerUDB\:capt_int_temp\\.main_5 (3.689:3.689:3.689))
    (INTERCONNECT MODIN9_1.q MODIN9_0.main_4 (2.605:2.605:2.605))
    (INTERCONNECT MODIN9_1.q MODIN9_1.main_4 (2.597:2.597:2.597))
    (INTERCONNECT MODIN9_1.q \\us_f_timer\:TimerUDB\:capt_int_temp\\.main_4 (3.509:3.509:3.509))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:rstSts\:stsreg\\.interrupt us_f_isr.interrupt (5.582:5.582:5.582))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp MODIN12_0.main_0 (12.961:12.961:12.961))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp MODIN12_1.main_0 (13.013:13.013:13.013))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp MODIN6_0.main_3 (19.506:19.506:19.506))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp MODIN6_1.main_3 (19.493:19.493:19.493))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp MODIN9_0.main_0 (9.684:9.684:9.684))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp MODIN9_1.main_0 (10.248:10.248:10.248))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_b_timer\:TimerUDB\:capt_int_temp\\.main_3 (18.931:18.931:18.931))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_b_timer\:TimerUDB\:rstSts\:stsreg\\.reset (18.510:18.510:18.510))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (18.928:18.928:18.928))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (19.463:19.463:19.463))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_b_timer\:TimerUDB\:timer_enable\\.main_5 (19.506:19.506:19.506))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_b_timer\:TimerUDB\:trig_disable\\.main_3 (18.931:18.931:18.931))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_f_timer\:TimerUDB\:capt_int_temp\\.main_0 (11.008:11.008:11.008))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_f_timer\:TimerUDB\:rstSts\:stsreg\\.reset (11.751:11.751:11.751))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (8.633:8.633:8.633))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (9.206:9.206:9.206))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_f_timer\:TimerUDB\:timer_enable\\.main_0 (11.008:11.008:11.008))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_f_timer\:TimerUDB\:trig_disable\\.main_0 (9.684:9.684:9.684))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_l_timer\:TimerUDB\:capt_int_temp\\.main_0 (7.739:7.739:7.739))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_l_timer\:TimerUDB\:int_capt_count_0\\.main_0 (12.647:12.647:12.647))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_l_timer\:TimerUDB\:int_capt_count_1\\.main_0 (13.534:13.534:13.534))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_l_timer\:TimerUDB\:rstSts\:stsreg\\.reset (11.747:11.747:11.747))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (10.470:10.470:10.470))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (6.816:6.816:6.816))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_l_timer\:TimerUDB\:timer_enable\\.main_0 (12.647:12.647:12.647))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_l_timer\:TimerUDB\:trig_disable\\.main_0 (7.739:7.739:7.739))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_r_timer\:TimerUDB\:capt_int_temp\\.main_0 (14.018:14.018:14.018))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_r_timer\:TimerUDB\:rstSts\:stsreg\\.reset (14.441:14.441:14.441))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (13.458:13.458:13.458))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (14.433:14.433:14.433))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_r_timer\:TimerUDB\:timer_enable\\.main_0 (14.018:14.018:14.018))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp \\us_r_timer\:TimerUDB\:trig_disable\\.main_0 (13.013:13.013:13.013))
    (INTERCONNECT \\us_trigger_pwm\:PWMHW\\.cmp us_trigger\(0\).pin_input (15.704:15.704:15.704))
    (INTERCONNECT us_f_echo\(0\).fb MODIN9_0.main_1 (5.095:5.095:5.095))
    (INTERCONNECT us_f_echo\(0\).fb MODIN9_1.main_1 (5.107:5.107:5.107))
    (INTERCONNECT us_f_echo\(0\).fb \\us_f_timer\:TimerUDB\:capt_fifo_load\\.main_0 (5.095:5.095:5.095))
    (INTERCONNECT us_f_echo\(0\).fb \\us_f_timer\:TimerUDB\:capt_int_temp\\.main_1 (6.023:6.023:6.023))
    (INTERCONNECT us_f_echo\(0\).fb \\us_f_timer\:TimerUDB\:capture_last\\.main_0 (5.107:5.107:5.107))
    (INTERCONNECT us_f_echo\(0\).fb \\us_f_timer\:TimerUDB\:run_mode\\.main_0 (5.107:5.107:5.107))
    (INTERCONNECT us_f_echo\(0\).fb \\us_f_timer\:TimerUDB\:timer_enable\\.main_1 (6.023:6.023:6.023))
    (INTERCONNECT us_r_echo\(0\).fb MODIN12_0.main_1 (7.586:7.586:7.586))
    (INTERCONNECT us_r_echo\(0\).fb MODIN12_1.main_1 (8.165:8.165:8.165))
    (INTERCONNECT us_r_echo\(0\).fb \\us_r_timer\:TimerUDB\:capt_fifo_load\\.main_0 (7.586:7.586:7.586))
    (INTERCONNECT us_r_echo\(0\).fb \\us_r_timer\:TimerUDB\:capt_int_temp\\.main_1 (8.139:8.139:8.139))
    (INTERCONNECT us_r_echo\(0\).fb \\us_r_timer\:TimerUDB\:capture_last\\.main_0 (7.586:7.586:7.586))
    (INTERCONNECT us_r_echo\(0\).fb \\us_r_timer\:TimerUDB\:run_mode\\.main_0 (8.139:8.139:8.139))
    (INTERCONNECT us_r_echo\(0\).fb \\us_r_timer\:TimerUDB\:timer_enable\\.main_1 (8.139:8.139:8.139))
    (INTERCONNECT ClockBlock.dclk_glb_3 Net_35.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:disable_run_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:prevCapture\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_pwm\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_pwm\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_pwm\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_pwm\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_pwm\:PWMUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT us_b_echo\(0\).fb MODIN6_0.main_0 (7.861:7.861:7.861))
    (INTERCONNECT us_b_echo\(0\).fb MODIN6_1.main_0 (6.777:6.777:6.777))
    (INTERCONNECT us_b_echo\(0\).fb \\us_b_timer\:TimerUDB\:capt_fifo_load\\.main_0 (6.777:6.777:6.777))
    (INTERCONNECT us_b_echo\(0\).fb \\us_b_timer\:TimerUDB\:capt_int_temp\\.main_0 (7.850:7.850:7.850))
    (INTERCONNECT us_b_echo\(0\).fb \\us_b_timer\:TimerUDB\:capture_last\\.main_0 (6.777:6.777:6.777))
    (INTERCONNECT us_b_echo\(0\).fb \\us_b_timer\:TimerUDB\:run_mode\\.main_0 (7.850:7.850:7.850))
    (INTERCONNECT us_b_echo\(0\).fb \\us_b_timer\:TimerUDB\:timer_enable\\.main_0 (7.861:7.861:7.861))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:rstSts\:stsreg\\.interrupt us_b_isr.interrupt (6.608:6.608:6.608))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN12_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN12_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN6_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN6_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN9_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN9_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_b_timer\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_b_timer\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_b_timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_b_timer\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_b_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_b_timer\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_b_timer\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_f_timer\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_f_timer\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_f_timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_f_timer\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_f_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_f_timer\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_f_timer\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_l_timer\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_l_timer\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_l_timer\:TimerUDB\:int_capt_count_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_l_timer\:TimerUDB\:int_capt_count_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_l_timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_l_timer\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_l_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_l_timer\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_l_timer\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_r_timer\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_r_timer\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_r_timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_r_timer\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_r_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_r_timer\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_r_timer\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:rstSts\:stsreg\\.interrupt us_l_isr.interrupt (5.488:5.488:5.488))
    (INTERCONNECT motor_l_phaseB\(0\).fb \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_0\\.main_0 (6.641:6.641:6.641))
    (INTERCONNECT motor_l_phaseA\(0\).fb \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_0\\.main_0 (5.286:5.286:5.286))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:genblk8\:stsreg\\.interrupt color_sensor_ready.interrupt (8.457:8.457:8.457))
    (INTERCONNECT motor_r_phaseA\(0\).fb \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_0\\.main_0 (7.440:7.440:7.440))
    (INTERCONNECT motor_r_phaseB\(0\).fb \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_0\\.main_0 (6.049:6.049:6.049))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:Stsreg\\.interrupt \\motor_r_quaddec\:isr\\.interrupt (9.565:9.565:9.565))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:Stsreg\\.interrupt \\motor_l_quaddec\:isr\\.interrupt (5.080:5.080:5.080))
    (INTERCONNECT \\motor_r_pwm\:PWMHW\\.cmp motor_r_en\(0\).pin_input (8.697:8.697:8.697))
    (INTERCONNECT \\motor_l_pwm\:PWMHW\\.cmp motor_l_en\(0\).pin_input (7.405:7.405:7.405))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_creg\:Sync\:ctrl_reg\\.control_0 \\color_sensor_counter\:CounterUDB\:disable_run_i\\.main_0 (6.718:6.718:6.718))
    (INTERCONNECT \\color_sensor_creg\:Sync\:ctrl_reg\\.control_0 \\color_sensor_counter\:CounterUDB\:reload\\.main_0 (4.660:4.660:4.660))
    (INTERCONNECT \\color_sensor_creg\:Sync\:ctrl_reg\\.control_0 \\color_sensor_counter\:CounterUDB\:sSTSReg\:stsreg\\.reset (4.526:4.526:4.526))
    (INTERCONNECT \\color_sensor_creg\:Sync\:ctrl_reg\\.control_0 \\color_sensor_pwm\:PWMUDB\:genblk8\:stsreg\\.reset (3.599:3.599:3.599))
    (INTERCONNECT \\color_sensor_creg\:Sync\:ctrl_reg\\.control_0 \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.ar_0 (3.599:3.599:3.599))
    (INTERCONNECT \\color_sensor_creg\:Sync\:ctrl_reg\\.control_0 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_0 (7.731:7.731:7.731))
    (INTERCONNECT \\color_sensor_creg\:Sync\:ctrl_reg\\.control_0 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_0 (7.730:7.730:7.730))
    (INTERCONNECT \\color_sensor_creg\:Sync\:ctrl_reg\\.control_0 \\color_sensor_pwm\:PWMUDB\:status_0\\.ar_0 (3.599:3.599:3.599))
    (INTERCONNECT \\color_sensor_creg\:Sync\:ctrl_reg\\.control_0 \\color_sensor_pwm\:PWMUDB\:trig_disable\\.ar_0 (3.599:3.599:3.599))
    (INTERCONNECT Net_35.q \\color_sensor_counter\:CounterUDB\:hwCapture\\.main_0 (6.384:6.384:6.384))
    (INTERCONNECT Net_35.q \\color_sensor_counter\:CounterUDB\:prevCapture\\.main_0 (6.375:6.375:6.375))
    (INTERCONNECT Net_35.q \\color_sensor_counter\:CounterUDB\:reload\\.main_1 (6.384:6.384:6.384))
    (INTERCONNECT \\p_controller_timer\:TimerHW\\.irq p_controller_isr.interrupt (1.000:1.000:1.000))
    (INTERCONNECT color_sensor_out\(0\).fb \\color_sensor_counter\:CounterUDB\:count_enable\\.main_3 (6.076:6.076:6.076))
    (INTERCONNECT color_sensor_out\(0\).fb \\color_sensor_counter\:CounterUDB\:count_stored_i\\.main_0 (6.076:6.076:6.076))
    (INTERCONNECT Net_544.q Tx_1\(0\).pin_input (6.207:6.207:6.207))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:pollcount_0\\.main_2 (5.219:5.219:5.219))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:pollcount_1\\.main_3 (5.219:5.219:5.219))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_last\\.main_0 (5.219:5.219:5.219))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_postpoll\\.main_1 (5.219:5.219:5.219))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_state_0\\.main_9 (6.276:6.276:6.276))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_state_2\\.main_8 (6.294:6.294:6.294))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_status_3\\.main_6 (6.276:6.276:6.276))
    (INTERCONNECT ir_l_out\(0\).fb \\ir_l_debouncer\:DEBOUNCER\[0\]\:d_sync_0\\.main_0 (6.013:6.013:6.013))
    (INTERCONNECT Net_6464.q ir_l_posedge_isr.interrupt (7.122:7.122:7.122))
    (INTERCONNECT ClockBlock.dclk_glb_4 Net_6464.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 Net_6467.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 Net_6472.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 Net_6475.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 Net_6478.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 Net_6481.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\ir_l_debouncer\:DEBOUNCER\[0\]\:d_sync_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\ir_l_debouncer\:DEBOUNCER\[0\]\:d_sync_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\ir_r_debouncer\:DEBOUNCER\[0\]\:d_sync_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\ir_r_debouncer\:DEBOUNCER\[0\]\:d_sync_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\ir_side_debouncer\:DEBOUNCER\[0\]\:d_sync_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\ir_side_debouncer\:DEBOUNCER\[0\]\:d_sync_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Net_6467.q ir_l_negedge_isr.interrupt (7.141:7.141:7.141))
    (INTERCONNECT ir_r_out\(0\).fb \\ir_r_debouncer\:DEBOUNCER\[0\]\:d_sync_0\\.main_0 (4.697:4.697:4.697))
    (INTERCONNECT Net_6472.q ir_r_posedge_isr.interrupt (7.812:7.812:7.812))
    (INTERCONNECT Net_6475.q ir_r_negedge_isr.interrupt (7.756:7.756:7.756))
    (INTERCONNECT ir_side_out\(0\).fb \\ir_side_debouncer\:DEBOUNCER\[0\]\:d_sync_0\\.main_0 (7.298:7.298:7.298))
    (INTERCONNECT Net_6478.q ir_side_posedge_isr.interrupt (7.208:7.208:7.208))
    (INTERCONNECT Net_6481.q ir_side_negedge_isr.interrupt (7.852:7.852:7.852))
    (INTERCONNECT us_l_echo\(0\).fb \\us_l_timer\:TimerUDB\:capt_fifo_load\\.main_0 (7.333:7.333:7.333))
    (INTERCONNECT us_l_echo\(0\).fb \\us_l_timer\:TimerUDB\:capt_int_temp\\.main_1 (7.333:7.333:7.333))
    (INTERCONNECT us_l_echo\(0\).fb \\us_l_timer\:TimerUDB\:capture_last\\.main_0 (7.814:7.814:7.814))
    (INTERCONNECT us_l_echo\(0\).fb \\us_l_timer\:TimerUDB\:int_capt_count_0\\.main_1 (7.901:7.901:7.901))
    (INTERCONNECT us_l_echo\(0\).fb \\us_l_timer\:TimerUDB\:int_capt_count_1\\.main_1 (7.814:7.814:7.814))
    (INTERCONNECT us_l_echo\(0\).fb \\us_l_timer\:TimerUDB\:run_mode\\.main_0 (7.814:7.814:7.814))
    (INTERCONNECT us_l_echo\(0\).fb \\us_l_timer\:TimerUDB\:timer_enable\\.main_1 (7.901:7.901:7.901))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:rstSts\:stsreg\\.interrupt us_r_isr.interrupt (6.300:6.300:6.300))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\UART_1\:BUART\:counter_load_not\\.q \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.312:2.312:2.312))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:pollcount_0\\.main_3 (3.787:3.787:3.787))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:pollcount_1\\.main_4 (3.787:3.787:3.787))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_postpoll\\.main_2 (3.787:3.787:3.787))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_state_0\\.main_10 (6.820:6.820:6.820))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_status_3\\.main_7 (6.820:6.820:6.820))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:pollcount_1\\.main_2 (2.310:2.310:2.310))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_postpoll\\.main_0 (2.310:2.310:2.310))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_state_0\\.main_8 (3.209:3.209:3.209))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_status_3\\.main_5 (3.209:3.209:3.209))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_2 (3.277:3.277:3.277))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_0\\.main_2 (3.277:3.277:3.277))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_2\\.main_2 (3.266:3.266:3.266))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_3\\.main_2 (3.277:3.277:3.277))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_status_3\\.main_2 (3.277:3.277:3.277))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (3.258:3.258:3.258))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_1\:BUART\:rx_bitclk_enable\\.main_2 (2.907:2.907:2.907))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:pollcount_0\\.main_1 (2.925:2.925:2.925))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:pollcount_1\\.main_1 (2.925:2.925:2.925))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:rx_bitclk_enable\\.main_1 (2.907:2.907:2.907))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:pollcount_0\\.main_0 (3.247:3.247:3.247))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:pollcount_1\\.main_0 (3.247:3.247:3.247))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:rx_bitclk_enable\\.main_0 (3.242:3.242:3.242))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_load_fifo\\.main_7 (2.803:2.803:2.803))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_0\\.main_7 (2.803:2.803:2.803))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_2\\.main_7 (2.805:2.805:2.805))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_3\\.main_7 (2.803:2.803:2.803))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_load_fifo\\.main_6 (2.649:2.649:2.649))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_0\\.main_6 (2.649:2.649:2.649))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_2\\.main_6 (2.637:2.637:2.637))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_3\\.main_6 (2.649:2.649:2.649))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_load_fifo\\.main_5 (3.716:3.716:3.716))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_0\\.main_5 (3.716:3.716:3.716))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_2\\.main_5 (4.277:4.277:4.277))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_3\\.main_5 (3.716:3.716:3.716))
    (INTERCONNECT \\UART_1\:BUART\:rx_counter_load\\.q \\UART_1\:BUART\:sRX\:RxBitCounter\\.load (2.329:2.329:2.329))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:rx_status_4\\.main_1 (2.313:2.313:2.313))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:rx_status_5\\.main_0 (2.940:2.940:2.940))
    (INTERCONNECT \\UART_1\:BUART\:rx_last\\.q \\UART_1\:BUART\:rx_state_2\\.main_9 (2.920:2.920:2.920))
    (INTERCONNECT \\UART_1\:BUART\:rx_load_fifo\\.q \\UART_1\:BUART\:rx_status_4\\.main_0 (3.644:3.644:3.644))
    (INTERCONNECT \\UART_1\:BUART\:rx_load_fifo\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_load (4.234:4.234:4.234))
    (INTERCONNECT \\UART_1\:BUART\:rx_postpoll\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.920:2.920:2.920))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_counter_load\\.main_1 (4.104:4.104:4.104))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_1 (3.278:3.278:3.278))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_0\\.main_1 (3.278:3.278:3.278))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_2\\.main_1 (4.104:4.104:4.104))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_3\\.main_1 (3.278:3.278:3.278))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_1 (4.104:4.104:4.104))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_status_3\\.main_1 (3.278:3.278:3.278))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (4.656:4.656:4.656))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_counter_load\\.main_3 (2.586:2.586:2.586))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_4 (2.587:2.587:2.587))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_0\\.main_4 (2.587:2.587:2.587))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_2\\.main_4 (2.586:2.586:2.586))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_3\\.main_4 (2.587:2.587:2.587))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_3 (2.586:2.586:2.586))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_status_3\\.main_4 (2.587:2.587:2.587))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_counter_load\\.main_2 (2.806:2.806:2.806))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_3 (2.809:2.809:2.809))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_0\\.main_3 (2.809:2.809:2.809))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_2\\.main_3 (2.806:2.806:2.806))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_3\\.main_3 (2.809:2.809:2.809))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_2 (2.806:2.806:2.806))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_status_3\\.main_3 (2.809:2.809:2.809))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_stop1_reg\\.q \\UART_1\:BUART\:rx_status_5\\.main_1 (2.925:2.925:2.925))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_3\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_3 (2.894:2.894:2.894))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_4\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_4 (4.493:4.493:4.493))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_5\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_5 (2.304:2.304:2.304))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_0\\.main_5 (4.504:4.504:4.504))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_1\\.main_5 (3.514:3.514:3.514))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_2\\.main_5 (3.514:3.514:3.514))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:txn\\.main_6 (3.943:3.943:3.943))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:counter_load_not\\.main_2 (4.029:4.029:4.029))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (4.720:4.720:4.720))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_bitclk\\.main_2 (4.723:4.723:4.723))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_0\\.main_2 (4.723:4.723:4.723))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_1\\.main_2 (4.029:4.029:4.029))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_2\\.main_2 (4.029:4.029:4.029))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_status_0\\.main_2 (4.723:4.723:4.723))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_1\\.main_4 (2.783:2.783:2.783))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_2\\.main_4 (2.783:2.783:2.783))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:txn\\.main_5 (2.798:2.798:2.798))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_counter_load\\.main_0 (2.899:2.899:2.899))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_0 (2.894:2.894:2.894))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_0\\.main_0 (2.894:2.894:2.894))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_2\\.main_0 (2.899:2.899:2.899))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_3\\.main_0 (2.894:2.894:2.894))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_0 (2.899:2.899:2.899))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_status_3\\.main_0 (2.894:2.894:2.894))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (2.904:2.904:2.904))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:sTX\:TxSts\\.status_1 (4.510:4.510:4.510))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:tx_state_0\\.main_3 (3.497:3.497:3.497))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:tx_status_0\\.main_3 (3.497:3.497:3.497))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:sTX\:TxSts\\.status_3 (4.175:4.175:4.175))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:tx_status_2\\.main_0 (3.616:3.616:3.616))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_1\:BUART\:txn\\.main_3 (2.324:2.324:2.324))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:counter_load_not\\.main_1 (4.560:4.560:4.560))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (5.258:5.258:5.258))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_bitclk\\.main_1 (5.253:5.253:5.253))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_0\\.main_1 (5.253:5.253:5.253))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_1\\.main_1 (4.560:4.560:4.560))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_2\\.main_1 (4.560:4.560:4.560))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_status_0\\.main_1 (5.253:5.253:5.253))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:txn\\.main_2 (3.460:3.460:3.460))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:counter_load_not\\.main_0 (3.262:3.262:3.262))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (3.255:3.255:3.255))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_bitclk\\.main_0 (3.249:3.249:3.249))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_0\\.main_0 (3.249:3.249:3.249))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_1\\.main_0 (3.262:3.262:3.262))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_2\\.main_0 (3.262:3.262:3.262))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_status_0\\.main_0 (3.249:3.249:3.249))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:txn\\.main_1 (3.259:3.259:3.259))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:counter_load_not\\.main_3 (3.901:3.901:3.901))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_bitclk\\.main_3 (4.463:4.463:4.463))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_0\\.main_4 (4.463:4.463:4.463))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_1\\.main_3 (3.901:3.901:3.901))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_2\\.main_3 (3.901:3.901:3.901))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_status_0\\.main_4 (4.463:4.463:4.463))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:txn\\.main_4 (3.482:3.482:3.482))
    (INTERCONNECT \\UART_1\:BUART\:tx_status_0\\.q \\UART_1\:BUART\:sTX\:TxSts\\.status_0 (2.325:2.325:2.325))
    (INTERCONNECT \\UART_1\:BUART\:tx_status_2\\.q \\UART_1\:BUART\:sTX\:TxSts\\.status_2 (2.303:2.303:2.303))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q Net_544.main_0 (5.963:5.963:5.963))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q \\UART_1\:BUART\:txn\\.main_0 (3.164:3.164:3.164))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cl1_comb \\color_sensor_counter\:CounterUDB\:prevCompare\\.main_0 (2.302:2.302:2.302))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cl1_comb \\color_sensor_counter\:CounterUDB\:status_0\\.main_0 (2.302:2.302:2.302))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\color_sensor_counter\:CounterUDB\:count_enable\\.main_0 (2.920:2.920:2.920))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:count_enable\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_1 (5.367:5.367:5.367))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:count_enable\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_1 (5.927:5.927:5.927))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:count_enable\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_1 (7.018:7.018:7.018))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:count_enable\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_1 (7.022:7.022:7.022))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:count_stored_i\\.q \\color_sensor_counter\:CounterUDB\:count_enable\\.main_2 (2.297:2.297:2.297))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:disable_run_i\\.q \\color_sensor_counter\:CounterUDB\:count_enable\\.main_1 (2.302:2.302:2.302))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:disable_run_i\\.q \\color_sensor_counter\:CounterUDB\:disable_run_i\\.main_1 (2.302:2.302:2.302))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:hwCapture\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.f0_load (6.109:6.109:6.109))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:hwCapture\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.f0_load (6.094:6.094:6.094))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:hwCapture\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.f0_load (8.025:8.025:8.025))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:hwCapture\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.f0_load (8.022:8.022:8.022))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:hwCapture\\.q \\color_sensor_counter\:CounterUDB\:sSTSReg\:stsreg\\.status_4 (4.762:4.762:4.762))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:overflow_reg_i\\.q \\color_sensor_counter\:CounterUDB\:disable_run_i\\.main_3 (3.608:3.608:3.608))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:overflow_reg_i\\.q \\color_sensor_counter\:CounterUDB\:overflow_status\\.main_1 (3.608:3.608:3.608))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:overflow_status\\.q \\color_sensor_counter\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.905:2.905:2.905))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\color_sensor_counter\:CounterUDB\:disable_run_i\\.main_2 (7.066:7.066:7.066))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\color_sensor_counter\:CounterUDB\:overflow_reg_i\\.main_0 (7.036:7.036:7.036))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\color_sensor_counter\:CounterUDB\:overflow_status\\.main_0 (7.066:7.066:7.066))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\color_sensor_counter\:CounterUDB\:reload\\.main_3 (7.036:7.036:7.036))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:prevCapture\\.q \\color_sensor_counter\:CounterUDB\:hwCapture\\.main_1 (2.236:2.236:2.236))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:prevCapture\\.q \\color_sensor_counter\:CounterUDB\:reload\\.main_2 (2.236:2.236:2.236))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:prevCompare\\.q \\color_sensor_counter\:CounterUDB\:status_0\\.main_1 (2.288:2.288:2.288))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:reload\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_0 (4.108:4.108:4.108))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:reload\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_0 (4.708:4.708:4.708))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:reload\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_0 (7.163:7.163:7.163))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:reload\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_0 (7.428:7.428:7.428))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ce0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ce0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:status_0\\.q \\color_sensor_counter\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (6.255:6.255:6.255))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.z0_comb \\color_sensor_counter\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (6.103:6.103:6.103))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.f0_blk_stat_comb \\color_sensor_counter\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (6.218:6.218:6.218))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.f0_bus_stat_comb \\color_sensor_counter\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (6.273:6.273:6.273))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_35.main_1 (3.707:3.707:3.707))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\color_sensor_pwm\:PWMUDB\:prevCompare1\\.main_0 (3.707:3.707:3.707))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\color_sensor_pwm\:PWMUDB\:status_0\\.main_1 (6.438:6.438:6.438))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.main_0 (2.245:2.245:2.245))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\color_sensor_pwm\:PWMUDB\:trig_disable\\.main_0 (2.245:2.245:2.245))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:prevCompare1\\.q \\color_sensor_pwm\:PWMUDB\:status_0\\.main_0 (6.002:6.002:6.002))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.q Net_35.main_0 (7.060:7.060:7.060))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.q \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.main_1 (3.715:3.715:3.715))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.q \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (7.237:7.237:7.237))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.q \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (7.241:7.241:7.241))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.q \\color_sensor_pwm\:PWMUDB\:status_2\\.main_0 (3.715:3.715:3.715))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.q \\color_sensor_pwm\:PWMUDB\:trig_disable\\.main_1 (3.715:3.715:3.715))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.ce0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:status_0\\.q \\color_sensor_pwm\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.252:2.252:2.252))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:status_2\\.q \\color_sensor_pwm\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.255:2.255:2.255))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\color_sensor_pwm\:PWMUDB\:genblk8\:stsreg\\.status_3 (5.946:5.946:5.946))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.main_2 (7.766:7.766:7.766))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (6.378:6.378:6.378))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (6.382:6.382:6.382))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\color_sensor_pwm\:PWMUDB\:status_2\\.main_1 (7.766:7.766:7.766))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\color_sensor_pwm\:PWMUDB\:trig_disable\\.main_2 (7.766:7.766:7.766))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:trig_disable\\.q \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.main_3 (2.229:2.229:2.229))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:trig_disable\\.q \\color_sensor_pwm\:PWMUDB\:trig_disable\\.main_3 (2.229:2.229:2.229))
    (INTERCONNECT \\ir_l_debouncer\:DEBOUNCER\[0\]\:d_sync_0\\.q Net_6464.main_0 (2.302:2.302:2.302))
    (INTERCONNECT \\ir_l_debouncer\:DEBOUNCER\[0\]\:d_sync_0\\.q Net_6467.main_0 (2.302:2.302:2.302))
    (INTERCONNECT \\ir_l_debouncer\:DEBOUNCER\[0\]\:d_sync_0\\.q \\ir_l_debouncer\:DEBOUNCER\[0\]\:d_sync_1\\.main_0 (2.302:2.302:2.302))
    (INTERCONNECT \\ir_l_debouncer\:DEBOUNCER\[0\]\:d_sync_1\\.q Net_6464.main_1 (2.299:2.299:2.299))
    (INTERCONNECT \\ir_l_debouncer\:DEBOUNCER\[0\]\:d_sync_1\\.q Net_6467.main_1 (2.299:2.299:2.299))
    (INTERCONNECT \\ir_r_debouncer\:DEBOUNCER\[0\]\:d_sync_0\\.q Net_6472.main_0 (2.318:2.318:2.318))
    (INTERCONNECT \\ir_r_debouncer\:DEBOUNCER\[0\]\:d_sync_0\\.q Net_6475.main_0 (2.318:2.318:2.318))
    (INTERCONNECT \\ir_r_debouncer\:DEBOUNCER\[0\]\:d_sync_0\\.q \\ir_r_debouncer\:DEBOUNCER\[0\]\:d_sync_1\\.main_0 (2.318:2.318:2.318))
    (INTERCONNECT \\ir_r_debouncer\:DEBOUNCER\[0\]\:d_sync_1\\.q Net_6472.main_1 (2.301:2.301:2.301))
    (INTERCONNECT \\ir_r_debouncer\:DEBOUNCER\[0\]\:d_sync_1\\.q Net_6475.main_1 (2.301:2.301:2.301))
    (INTERCONNECT \\ir_side_debouncer\:DEBOUNCER\[0\]\:d_sync_0\\.q Net_6478.main_0 (2.231:2.231:2.231))
    (INTERCONNECT \\ir_side_debouncer\:DEBOUNCER\[0\]\:d_sync_0\\.q Net_6481.main_0 (2.231:2.231:2.231))
    (INTERCONNECT \\ir_side_debouncer\:DEBOUNCER\[0\]\:d_sync_0\\.q \\ir_side_debouncer\:DEBOUNCER\[0\]\:d_sync_1\\.main_0 (2.231:2.231:2.231))
    (INTERCONNECT \\ir_side_debouncer\:DEBOUNCER\[0\]\:d_sync_1\\.q Net_6478.main_1 (2.227:2.227:2.227))
    (INTERCONNECT \\ir_side_debouncer\:DEBOUNCER\[0\]\:d_sync_1\\.q Net_6481.main_1 (2.227:2.227:2.227))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (7.455:7.455:7.455))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:status_0\\.main_0 (7.455:7.455:7.455))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\motor_l_quaddec\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.314:2.314:2.314))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:count_enable\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (6.587:6.587:6.587))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:count_enable\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (6.583:6.583:6.583))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:count_stored_i\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.302:2.302:2.302))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (2.292:2.292:2.292))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:reload\\.main_2 (2.292:2.292:2.292))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:status_2\\.main_0 (2.292:2.292:2.292))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\motor_l_quaddec\:Net_1275\\.main_1 (2.292:2.292:2.292))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.300:2.300:2.300))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:prevCompare\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:status_0\\.main_1 (2.299:2.299:2.299))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:prevCompare\\.q \\motor_l_quaddec\:Net_530\\.main_2 (3.963:3.963:3.963))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:prevCompare\\.q \\motor_l_quaddec\:Net_611\\.main_2 (3.963:3.963:3.963))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:reload\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (2.812:2.812:2.812))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:reload\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (2.808:2.808:2.808))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:status_0\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (6.589:6.589:6.589))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:reload\\.main_1 (3.476:3.476:3.476))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (6.998:6.998:6.998))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:status_3\\.main_0 (6.971:6.971:6.971))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (6.971:6.971:6.971))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\motor_l_quaddec\:Net_1275\\.main_0 (3.476:3.476:3.476))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:status_2\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (6.339:6.339:6.339))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:status_3\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (2.328:2.328:2.328))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (6.176:6.176:6.176))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (6.051:6.051:6.051))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.319:2.319:2.319))
    (INTERCONNECT \\motor_l_quaddec\:Net_1203\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:count_enable\\.main_2 (2.583:2.583:2.583))
    (INTERCONNECT \\motor_l_quaddec\:Net_1203\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (2.583:2.583:2.583))
    (INTERCONNECT \\motor_l_quaddec\:Net_1203\\.q \\motor_l_quaddec\:Net_1203_split\\.main_1 (2.595:2.595:2.595))
    (INTERCONNECT \\motor_l_quaddec\:Net_1203_split\\.q \\motor_l_quaddec\:Net_1203\\.main_5 (2.295:2.295:2.295))
    (INTERCONNECT \\motor_l_quaddec\:Net_1251\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (8.692:8.692:8.692))
    (INTERCONNECT \\motor_l_quaddec\:Net_1251\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (9.243:9.243:9.243))
    (INTERCONNECT \\motor_l_quaddec\:Net_1251\\.q \\motor_l_quaddec\:Net_1251\\.main_0 (3.567:3.567:3.567))
    (INTERCONNECT \\motor_l_quaddec\:Net_1251\\.q \\motor_l_quaddec\:Net_1251_split\\.main_0 (8.300:8.300:8.300))
    (INTERCONNECT \\motor_l_quaddec\:Net_1251\\.q \\motor_l_quaddec\:Net_530\\.main_1 (4.260:4.260:4.260))
    (INTERCONNECT \\motor_l_quaddec\:Net_1251\\.q \\motor_l_quaddec\:Net_611\\.main_1 (4.260:4.260:4.260))
    (INTERCONNECT \\motor_l_quaddec\:Net_1251_split\\.q \\motor_l_quaddec\:Net_1251\\.main_7 (6.022:6.022:6.022))
    (INTERCONNECT \\motor_l_quaddec\:Net_1260\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:reload\\.main_0 (4.922:4.922:4.922))
    (INTERCONNECT \\motor_l_quaddec\:Net_1260\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (8.856:8.856:8.856))
    (INTERCONNECT \\motor_l_quaddec\:Net_1260\\.q \\motor_l_quaddec\:Net_1203_split\\.main_0 (9.357:9.357:9.357))
    (INTERCONNECT \\motor_l_quaddec\:Net_1260\\.q \\motor_l_quaddec\:Net_1251\\.main_1 (8.769:8.769:8.769))
    (INTERCONNECT \\motor_l_quaddec\:Net_1260\\.q \\motor_l_quaddec\:Net_1251_split\\.main_1 (5.478:5.478:5.478))
    (INTERCONNECT \\motor_l_quaddec\:Net_1260\\.q \\motor_l_quaddec\:Net_1260\\.main_0 (2.295:2.295:2.295))
    (INTERCONNECT \\motor_l_quaddec\:Net_1260\\.q \\motor_l_quaddec\:bQuadDec\:Stsreg\\.status_2 (10.338:10.338:10.338))
    (INTERCONNECT \\motor_l_quaddec\:Net_1260\\.q \\motor_l_quaddec\:bQuadDec\:error\\.main_0 (9.762:9.762:9.762))
    (INTERCONNECT \\motor_l_quaddec\:Net_1260\\.q \\motor_l_quaddec\:bQuadDec\:state_0\\.main_0 (9.762:9.762:9.762))
    (INTERCONNECT \\motor_l_quaddec\:Net_1260\\.q \\motor_l_quaddec\:bQuadDec\:state_1\\.main_0 (2.295:2.295:2.295))
    (INTERCONNECT \\motor_l_quaddec\:Net_1275\\.q \\motor_l_quaddec\:Net_530\\.main_0 (6.248:6.248:6.248))
    (INTERCONNECT \\motor_l_quaddec\:Net_1275\\.q \\motor_l_quaddec\:Net_611\\.main_0 (6.248:6.248:6.248))
    (INTERCONNECT \\motor_l_quaddec\:Net_530\\.q \\motor_l_quaddec\:bQuadDec\:Stsreg\\.status_0 (5.557:5.557:5.557))
    (INTERCONNECT \\motor_l_quaddec\:Net_611\\.q \\motor_l_quaddec\:bQuadDec\:Stsreg\\.status_1 (2.326:2.326:2.326))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:error\\.q \\motor_l_quaddec\:Net_1203\\.main_2 (5.317:5.317:5.317))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:error\\.q \\motor_l_quaddec\:Net_1203_split\\.main_4 (4.346:4.346:4.346))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:error\\.q \\motor_l_quaddec\:Net_1251\\.main_4 (5.317:5.317:5.317))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:error\\.q \\motor_l_quaddec\:Net_1251_split\\.main_4 (8.495:8.495:8.495))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:error\\.q \\motor_l_quaddec\:Net_1260\\.main_1 (9.392:9.392:9.392))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:error\\.q \\motor_l_quaddec\:bQuadDec\:Stsreg\\.status_3 (6.904:6.904:6.904))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:error\\.q \\motor_l_quaddec\:bQuadDec\:error\\.main_3 (4.341:4.341:4.341))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:error\\.q \\motor_l_quaddec\:bQuadDec\:state_0\\.main_3 (4.341:4.341:4.341))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:error\\.q \\motor_l_quaddec\:bQuadDec\:state_1\\.main_3 (9.392:9.392:9.392))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_0\\.q \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_1\\.main_0 (6.792:6.792:6.792))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_0\\.q \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.main_0 (6.792:6.792:6.792))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_1\\.q \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_1\\.q \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.main_1 (2.306:2.306:2.306))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_2\\.q \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.main_2 (2.311:2.311:2.311))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_l_quaddec\:Net_1203\\.main_0 (13.869:13.869:13.869))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_l_quaddec\:Net_1203_split\\.main_2 (13.848:13.848:13.848))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_l_quaddec\:Net_1251\\.main_2 (13.869:13.869:13.869))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_l_quaddec\:Net_1251_split\\.main_2 (10.357:10.357:10.357))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_l_quaddec\:bQuadDec\:error\\.main_1 (13.868:13.868:13.868))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.main_3 (3.782:3.782:3.782))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_l_quaddec\:bQuadDec\:state_0\\.main_1 (13.868:13.868:13.868))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_l_quaddec\:bQuadDec\:state_1\\.main_1 (8.639:8.639:8.639))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_0\\.q \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_1\\.main_0 (8.394:8.394:8.394))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_0\\.q \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.main_0 (7.826:7.826:7.826))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_1\\.q \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.302:2.302:2.302))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_1\\.q \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.main_1 (2.302:2.302:2.302))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_2\\.q \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.main_2 (2.296:2.296:2.296))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_l_quaddec\:Net_1203\\.main_1 (5.835:5.835:5.835))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_l_quaddec\:Net_1203_split\\.main_3 (5.261:5.261:5.261))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_l_quaddec\:Net_1251\\.main_3 (5.835:5.835:5.835))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_l_quaddec\:Net_1251_split\\.main_3 (7.816:7.816:7.816))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_l_quaddec\:bQuadDec\:error\\.main_2 (4.810:4.810:4.810))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.main_3 (2.640:2.640:2.640))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_l_quaddec\:bQuadDec\:state_0\\.main_2 (4.810:4.810:4.810))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_l_quaddec\:bQuadDec\:state_1\\.main_2 (6.916:6.916:6.916))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_0\\.q \\motor_l_quaddec\:Net_1203\\.main_4 (5.878:5.878:5.878))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_0\\.q \\motor_l_quaddec\:Net_1203_split\\.main_6 (5.165:5.165:5.165))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_0\\.q \\motor_l_quaddec\:Net_1251\\.main_6 (5.878:5.878:5.878))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_0\\.q \\motor_l_quaddec\:Net_1251_split\\.main_6 (7.333:7.333:7.333))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_0\\.q \\motor_l_quaddec\:Net_1260\\.main_3 (8.240:8.240:8.240))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_0\\.q \\motor_l_quaddec\:bQuadDec\:error\\.main_5 (5.881:5.881:5.881))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_0\\.q \\motor_l_quaddec\:bQuadDec\:state_0\\.main_5 (5.881:5.881:5.881))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_0\\.q \\motor_l_quaddec\:bQuadDec\:state_1\\.main_5 (8.240:8.240:8.240))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_1\\.q \\motor_l_quaddec\:Net_1203\\.main_3 (7.842:7.842:7.842))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_1\\.q \\motor_l_quaddec\:Net_1203_split\\.main_5 (8.300:8.300:8.300))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_1\\.q \\motor_l_quaddec\:Net_1251\\.main_5 (7.842:7.842:7.842))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_1\\.q \\motor_l_quaddec\:Net_1251_split\\.main_5 (4.675:4.675:4.675))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_1\\.q \\motor_l_quaddec\:Net_1260\\.main_2 (3.285:3.285:3.285))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_1\\.q \\motor_l_quaddec\:bQuadDec\:error\\.main_4 (8.851:8.851:8.851))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_1\\.q \\motor_l_quaddec\:bQuadDec\:state_0\\.main_4 (8.851:8.851:8.851))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_1\\.q \\motor_l_quaddec\:bQuadDec\:state_1\\.main_4 (3.285:3.285:3.285))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (6.161:6.161:6.161))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:status_0\\.main_0 (6.161:6.161:6.161))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\motor_r_quaddec\:Cnt16\:CounterUDB\:count_enable\\.main_0 (5.306:5.306:5.306))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:count_enable\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (7.010:7.010:7.010))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:count_enable\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (7.010:7.010:7.010))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:count_stored_i\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:count_enable\\.main_1 (4.181:4.181:4.181))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (6.159:6.159:6.159))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:reload\\.main_2 (6.159:6.159:6.159))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:status_2\\.main_0 (6.159:6.159:6.159))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\motor_r_quaddec\:Net_1275\\.main_1 (6.159:6.159:6.159))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.245:2.245:2.245))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:prevCompare\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:status_0\\.main_1 (2.690:2.690:2.690))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:prevCompare\\.q \\motor_r_quaddec\:Net_530\\.main_2 (2.697:2.697:2.697))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:prevCompare\\.q \\motor_r_quaddec\:Net_611\\.main_2 (2.697:2.697:2.697))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:reload\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (6.457:6.457:6.457))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:reload\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (6.457:6.457:6.457))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:status_0\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.261:2.261:2.261))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:reload\\.main_1 (6.821:6.821:6.821))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (6.814:6.814:6.814))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:status_3\\.main_0 (5.254:5.254:5.254))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (5.254:5.254:5.254))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\motor_r_quaddec\:Net_1275\\.main_0 (6.821:6.821:6.821))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:status_2\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.251:2.251:2.251))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:status_3\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (8.344:8.344:8.344))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (6.100:6.100:6.100))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (5.947:5.947:5.947))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.301:2.301:2.301))
    (INTERCONNECT \\motor_r_quaddec\:Net_1203\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:count_enable\\.main_2 (2.781:2.781:2.781))
    (INTERCONNECT \\motor_r_quaddec\:Net_1203\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (2.781:2.781:2.781))
    (INTERCONNECT \\motor_r_quaddec\:Net_1203\\.q \\motor_r_quaddec\:Net_1203_split\\.main_1 (2.807:2.807:2.807))
    (INTERCONNECT \\motor_r_quaddec\:Net_1203_split\\.q \\motor_r_quaddec\:Net_1203\\.main_5 (2.289:2.289:2.289))
    (INTERCONNECT \\motor_r_quaddec\:Net_1251\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (10.615:10.615:10.615))
    (INTERCONNECT \\motor_r_quaddec\:Net_1251\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (10.618:10.618:10.618))
    (INTERCONNECT \\motor_r_quaddec\:Net_1251\\.q \\motor_r_quaddec\:Net_1251\\.main_0 (6.149:6.149:6.149))
    (INTERCONNECT \\motor_r_quaddec\:Net_1251\\.q \\motor_r_quaddec\:Net_1251_split\\.main_0 (5.343:5.343:5.343))
    (INTERCONNECT \\motor_r_quaddec\:Net_1251\\.q \\motor_r_quaddec\:Net_530\\.main_1 (12.951:12.951:12.951))
    (INTERCONNECT \\motor_r_quaddec\:Net_1251\\.q \\motor_r_quaddec\:Net_611\\.main_1 (12.951:12.951:12.951))
    (INTERCONNECT \\motor_r_quaddec\:Net_1251_split\\.q \\motor_r_quaddec\:Net_1251\\.main_7 (2.897:2.897:2.897))
    (INTERCONNECT \\motor_r_quaddec\:Net_1260\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:reload\\.main_0 (5.884:5.884:5.884))
    (INTERCONNECT \\motor_r_quaddec\:Net_1260\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (9.582:9.582:9.582))
    (INTERCONNECT \\motor_r_quaddec\:Net_1260\\.q \\motor_r_quaddec\:Net_1203_split\\.main_0 (6.130:6.130:6.130))
    (INTERCONNECT \\motor_r_quaddec\:Net_1260\\.q \\motor_r_quaddec\:Net_1251\\.main_1 (7.176:7.176:7.176))
    (INTERCONNECT \\motor_r_quaddec\:Net_1260\\.q \\motor_r_quaddec\:Net_1251_split\\.main_1 (6.552:6.552:6.552))
    (INTERCONNECT \\motor_r_quaddec\:Net_1260\\.q \\motor_r_quaddec\:Net_1260\\.main_0 (4.996:4.996:4.996))
    (INTERCONNECT \\motor_r_quaddec\:Net_1260\\.q \\motor_r_quaddec\:bQuadDec\:Stsreg\\.status_2 (9.596:9.596:9.596))
    (INTERCONNECT \\motor_r_quaddec\:Net_1260\\.q \\motor_r_quaddec\:bQuadDec\:error\\.main_0 (8.615:8.615:8.615))
    (INTERCONNECT \\motor_r_quaddec\:Net_1260\\.q \\motor_r_quaddec\:bQuadDec\:state_0\\.main_0 (7.176:7.176:7.176))
    (INTERCONNECT \\motor_r_quaddec\:Net_1260\\.q \\motor_r_quaddec\:bQuadDec\:state_1\\.main_0 (8.615:8.615:8.615))
    (INTERCONNECT \\motor_r_quaddec\:Net_1275\\.q \\motor_r_quaddec\:Net_530\\.main_0 (2.244:2.244:2.244))
    (INTERCONNECT \\motor_r_quaddec\:Net_1275\\.q \\motor_r_quaddec\:Net_611\\.main_0 (2.244:2.244:2.244))
    (INTERCONNECT \\motor_r_quaddec\:Net_530\\.q \\motor_r_quaddec\:bQuadDec\:Stsreg\\.status_0 (5.446:5.446:5.446))
    (INTERCONNECT \\motor_r_quaddec\:Net_611\\.q \\motor_r_quaddec\:bQuadDec\:Stsreg\\.status_1 (2.240:2.240:2.240))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:error\\.q \\motor_r_quaddec\:Net_1203\\.main_2 (6.510:6.510:6.510))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:error\\.q \\motor_r_quaddec\:Net_1203_split\\.main_4 (6.448:6.448:6.448))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:error\\.q \\motor_r_quaddec\:Net_1251\\.main_4 (3.413:3.413:3.413))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:error\\.q \\motor_r_quaddec\:Net_1251_split\\.main_4 (4.325:4.325:4.325))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:error\\.q \\motor_r_quaddec\:Net_1260\\.main_1 (6.510:6.510:6.510))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:error\\.q \\motor_r_quaddec\:bQuadDec\:Stsreg\\.status_3 (8.483:8.483:8.483))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:error\\.q \\motor_r_quaddec\:bQuadDec\:error\\.main_3 (2.645:2.645:2.645))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:error\\.q \\motor_r_quaddec\:bQuadDec\:state_0\\.main_3 (3.413:3.413:3.413))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:error\\.q \\motor_r_quaddec\:bQuadDec\:state_1\\.main_3 (2.645:2.645:2.645))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_0\\.q \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_1\\.main_0 (2.226:2.226:2.226))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_0\\.q \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.main_0 (2.226:2.226:2.226))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_1\\.q \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.255:2.255:2.255))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_1\\.q \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.main_1 (2.255:2.255:2.255))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_2\\.q \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.main_2 (2.232:2.232:2.232))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_r_quaddec\:Net_1203\\.main_0 (3.451:3.451:3.451))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_r_quaddec\:Net_1203_split\\.main_2 (3.467:3.467:3.467))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_r_quaddec\:Net_1251\\.main_2 (5.279:5.279:5.279))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_r_quaddec\:Net_1251_split\\.main_2 (4.381:4.381:4.381))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_r_quaddec\:bQuadDec\:error\\.main_1 (6.187:6.187:6.187))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.main_3 (2.530:2.530:2.530))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_r_quaddec\:bQuadDec\:state_0\\.main_1 (5.279:5.279:5.279))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_r_quaddec\:bQuadDec\:state_1\\.main_1 (6.187:6.187:6.187))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_0\\.q \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_1\\.main_0 (2.302:2.302:2.302))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_0\\.q \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.main_0 (2.302:2.302:2.302))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_1\\.q \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.307:2.307:2.307))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_1\\.q \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.main_1 (2.307:2.307:2.307))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_2\\.q \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.main_2 (2.301:2.301:2.301))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_r_quaddec\:Net_1203\\.main_1 (9.829:9.829:9.829))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_r_quaddec\:Net_1203_split\\.main_3 (9.250:9.250:9.250))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_r_quaddec\:Net_1251\\.main_3 (9.045:9.045:9.045))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_r_quaddec\:Net_1251_split\\.main_3 (7.711:7.711:7.711))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_r_quaddec\:bQuadDec\:error\\.main_2 (8.669:8.669:8.669))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.main_3 (3.795:3.795:3.795))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_r_quaddec\:bQuadDec\:state_0\\.main_2 (9.045:9.045:9.045))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_r_quaddec\:bQuadDec\:state_1\\.main_2 (8.669:8.669:8.669))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_0\\.q \\motor_r_quaddec\:Net_1203\\.main_4 (4.511:4.511:4.511))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_0\\.q \\motor_r_quaddec\:Net_1203_split\\.main_6 (4.498:4.498:4.498))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_0\\.q \\motor_r_quaddec\:Net_1251\\.main_6 (2.620:2.620:2.620))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_0\\.q \\motor_r_quaddec\:Net_1251_split\\.main_6 (3.406:3.406:3.406))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_0\\.q \\motor_r_quaddec\:Net_1260\\.main_3 (4.511:4.511:4.511))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_0\\.q \\motor_r_quaddec\:bQuadDec\:error\\.main_5 (3.521:3.521:3.521))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_0\\.q \\motor_r_quaddec\:bQuadDec\:state_0\\.main_5 (2.620:2.620:2.620))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_0\\.q \\motor_r_quaddec\:bQuadDec\:state_1\\.main_5 (3.521:3.521:3.521))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_1\\.q \\motor_r_quaddec\:Net_1203\\.main_3 (5.433:5.433:5.433))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_1\\.q \\motor_r_quaddec\:Net_1203_split\\.main_5 (5.419:5.419:5.419))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_1\\.q \\motor_r_quaddec\:Net_1251\\.main_5 (3.416:3.416:3.416))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_1\\.q \\motor_r_quaddec\:Net_1251_split\\.main_5 (4.333:4.333:4.333))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_1\\.q \\motor_r_quaddec\:Net_1260\\.main_2 (5.433:5.433:5.433))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_1\\.q \\motor_r_quaddec\:bQuadDec\:error\\.main_4 (2.649:2.649:2.649))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_1\\.q \\motor_r_quaddec\:bQuadDec\:state_0\\.main_4 (3.416:3.416:3.416))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_1\\.q \\motor_r_quaddec\:bQuadDec\:state_1\\.main_4 (2.649:2.649:2.649))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:capt_fifo_load\\.q \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (3.666:3.666:3.666))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:capt_fifo_load\\.q \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (4.221:4.221:4.221))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:capt_int_temp\\.q \\us_b_timer\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.899:2.899:2.899))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:capture_last\\.q MODIN6_0.main_1 (4.674:4.674:4.674))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:capture_last\\.q MODIN6_1.main_1 (3.165:3.165:3.165))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:capture_last\\.q \\us_b_timer\:TimerUDB\:capt_fifo_load\\.main_1 (3.165:3.165:3.165))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:capture_last\\.q \\us_b_timer\:TimerUDB\:capt_int_temp\\.main_1 (4.652:4.652:4.652))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\us_b_timer\:TimerUDB\:run_mode\\.main_1 (3.047:3.047:3.047))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\us_b_timer\:TimerUDB\:timer_enable\\.main_1 (3.059:3.059:3.059))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (2.799:2.799:2.799))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (2.811:2.811:2.811))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_b_timer\:TimerUDB\:status_tc\\.main_1 (3.846:3.846:3.846))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_b_timer\:TimerUDB\:timer_enable\\.main_4 (3.863:3.863:3.863))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_b_timer\:TimerUDB\:trig_disable\\.main_2 (3.846:3.846:3.846))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:run_mode\\.q \\us_b_timer\:TimerUDB\:status_tc\\.main_0 (2.791:2.791:2.791))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:run_mode\\.q \\us_b_timer\:TimerUDB\:timer_enable\\.main_3 (2.810:2.810:2.810))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:run_mode\\.q \\us_b_timer\:TimerUDB\:trig_disable\\.main_1 (2.791:2.791:2.791))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\us_b_timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.294:2.294:2.294))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\us_b_timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.292:2.292:2.292))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:status_tc\\.q \\us_b_timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.908:2.908:2.908))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:timer_enable\\.q MODIN6_0.main_2 (2.780:2.780:2.780))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:timer_enable\\.q MODIN6_1.main_2 (4.969:4.969:4.969))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:timer_enable\\.q \\us_b_timer\:TimerUDB\:capt_fifo_load\\.main_2 (4.969:4.969:4.969))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:timer_enable\\.q \\us_b_timer\:TimerUDB\:capt_int_temp\\.main_2 (2.772:2.772:2.772))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:timer_enable\\.q \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (6.603:6.603:6.603))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:timer_enable\\.q \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (6.603:6.603:6.603))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:timer_enable\\.q \\us_b_timer\:TimerUDB\:timer_enable\\.main_2 (2.780:2.780:2.780))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:timer_enable\\.q \\us_b_timer\:TimerUDB\:trig_disable\\.main_0 (2.772:2.772:2.772))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:trig_disable\\.q \\us_b_timer\:TimerUDB\:timer_enable\\.main_6 (4.196:4.196:4.196))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:trig_disable\\.q \\us_b_timer\:TimerUDB\:trig_disable\\.main_4 (3.624:3.624:3.624))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:capt_fifo_load\\.q \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (2.599:2.599:2.599))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:capt_fifo_load\\.q \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (2.596:2.596:2.596))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:capt_int_temp\\.q \\us_f_timer\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.299:2.299:2.299))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:capture_last\\.q MODIN9_0.main_2 (2.598:2.598:2.598))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:capture_last\\.q MODIN9_1.main_2 (2.593:2.593:2.593))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:capture_last\\.q \\us_f_timer\:TimerUDB\:capt_fifo_load\\.main_1 (2.598:2.598:2.598))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:capture_last\\.q \\us_f_timer\:TimerUDB\:capt_int_temp\\.main_2 (3.508:3.508:3.508))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\us_f_timer\:TimerUDB\:run_mode\\.main_1 (2.342:2.342:2.342))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\us_f_timer\:TimerUDB\:timer_enable\\.main_2 (3.259:3.259:3.259))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (2.602:2.602:2.602))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (2.602:2.602:2.602))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_f_timer\:TimerUDB\:status_tc\\.main_1 (3.214:3.214:3.214))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_f_timer\:TimerUDB\:timer_enable\\.main_5 (3.214:3.214:3.214))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_f_timer\:TimerUDB\:trig_disable\\.main_3 (2.293:2.293:2.293))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:run_mode\\.q \\us_f_timer\:TimerUDB\:status_tc\\.main_0 (3.221:3.221:3.221))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:run_mode\\.q \\us_f_timer\:TimerUDB\:timer_enable\\.main_4 (3.221:3.221:3.221))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:run_mode\\.q \\us_f_timer\:TimerUDB\:trig_disable\\.main_2 (2.319:2.319:2.319))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\us_f_timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.900:2.900:2.900))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\us_f_timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.914:2.914:2.914))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:status_tc\\.q \\us_f_timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.307:2.307:2.307))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:timer_enable\\.q MODIN9_0.main_3 (8.402:8.402:8.402))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:timer_enable\\.q MODIN9_1.main_3 (9.844:9.844:9.844))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:timer_enable\\.q \\us_f_timer\:TimerUDB\:capt_fifo_load\\.main_2 (8.402:8.402:8.402))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:timer_enable\\.q \\us_f_timer\:TimerUDB\:capt_int_temp\\.main_3 (6.463:6.463:6.463))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:timer_enable\\.q \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (9.280:9.280:9.280))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:timer_enable\\.q \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (9.807:9.807:9.807))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:timer_enable\\.q \\us_f_timer\:TimerUDB\:timer_enable\\.main_3 (6.463:6.463:6.463))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:timer_enable\\.q \\us_f_timer\:TimerUDB\:trig_disable\\.main_1 (8.402:8.402:8.402))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:trig_disable\\.q \\us_f_timer\:TimerUDB\:timer_enable\\.main_6 (3.216:3.216:3.216))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:trig_disable\\.q \\us_f_timer\:TimerUDB\:trig_disable\\.main_4 (2.311:2.311:2.311))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:capt_fifo_load\\.q \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (3.094:3.094:3.094))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:capt_fifo_load\\.q \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (3.094:3.094:3.094))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:capt_int_temp\\.q \\us_l_timer\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.923:2.923:2.923))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:capture_last\\.q \\us_l_timer\:TimerUDB\:capt_fifo_load\\.main_1 (3.321:3.321:3.321))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:capture_last\\.q \\us_l_timer\:TimerUDB\:capt_int_temp\\.main_4 (3.321:3.321:3.321))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:capture_last\\.q \\us_l_timer\:TimerUDB\:int_capt_count_0\\.main_4 (3.300:3.300:3.300))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:capture_last\\.q \\us_l_timer\:TimerUDB\:int_capt_count_1\\.main_4 (2.243:2.243:2.243))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\us_l_timer\:TimerUDB\:capt_int_temp\\.main_3 (2.941:2.941:2.941))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\us_l_timer\:TimerUDB\:int_capt_count_0\\.main_3 (2.950:2.950:2.950))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\us_l_timer\:TimerUDB\:int_capt_count_1\\.main_3 (3.538:3.538:3.538))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\us_l_timer\:TimerUDB\:capt_int_temp\\.main_2 (2.791:2.791:2.791))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\us_l_timer\:TimerUDB\:int_capt_count_0\\.main_2 (2.798:2.798:2.798))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\us_l_timer\:TimerUDB\:int_capt_count_1\\.main_2 (3.687:3.687:3.687))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\us_l_timer\:TimerUDB\:run_mode\\.main_1 (3.214:3.214:3.214))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\us_l_timer\:TimerUDB\:timer_enable\\.main_2 (2.324:2.324:2.324))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:int_capt_count_0\\.q \\us_l_timer\:TimerUDB\:capt_int_temp\\.main_7 (2.601:2.601:2.601))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:int_capt_count_0\\.q \\us_l_timer\:TimerUDB\:int_capt_count_0\\.main_7 (2.596:2.596:2.596))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:int_capt_count_0\\.q \\us_l_timer\:TimerUDB\:int_capt_count_1\\.main_7 (3.483:3.483:3.483))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:int_capt_count_1\\.q \\us_l_timer\:TimerUDB\:capt_int_temp\\.main_6 (4.951:4.951:4.951))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:int_capt_count_1\\.q \\us_l_timer\:TimerUDB\:int_capt_count_0\\.main_6 (5.509:5.509:5.509))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:int_capt_count_1\\.q \\us_l_timer\:TimerUDB\:int_capt_count_1\\.main_6 (4.029:4.029:4.029))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (2.933:2.933:2.933))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (2.934:2.934:2.934))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_l_timer\:TimerUDB\:status_tc\\.main_1 (4.526:4.526:4.526))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_l_timer\:TimerUDB\:timer_enable\\.main_5 (5.093:5.093:5.093))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_l_timer\:TimerUDB\:trig_disable\\.main_3 (4.526:4.526:4.526))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:run_mode\\.q \\us_l_timer\:TimerUDB\:status_tc\\.main_0 (3.814:3.814:3.814))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:run_mode\\.q \\us_l_timer\:TimerUDB\:timer_enable\\.main_4 (4.371:4.371:4.371))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:run_mode\\.q \\us_l_timer\:TimerUDB\:trig_disable\\.main_2 (3.814:3.814:3.814))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\us_l_timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.294:2.294:2.294))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\us_l_timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.292:2.292:2.292))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:status_tc\\.q \\us_l_timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (5.907:5.907:5.907))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:timer_enable\\.q \\us_l_timer\:TimerUDB\:capt_fifo_load\\.main_2 (2.921:2.921:2.921))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:timer_enable\\.q \\us_l_timer\:TimerUDB\:capt_int_temp\\.main_5 (2.921:2.921:2.921))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:timer_enable\\.q \\us_l_timer\:TimerUDB\:int_capt_count_0\\.main_5 (2.916:2.916:2.916))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:timer_enable\\.q \\us_l_timer\:TimerUDB\:int_capt_count_1\\.main_5 (3.804:3.804:3.804))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:timer_enable\\.q \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (3.748:3.748:3.748))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:timer_enable\\.q \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (3.747:3.747:3.747))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:timer_enable\\.q \\us_l_timer\:TimerUDB\:timer_enable\\.main_3 (2.916:2.916:2.916))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:timer_enable\\.q \\us_l_timer\:TimerUDB\:trig_disable\\.main_1 (2.921:2.921:2.921))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:trig_disable\\.q \\us_l_timer\:TimerUDB\:timer_enable\\.main_6 (2.581:2.581:2.581))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:trig_disable\\.q \\us_l_timer\:TimerUDB\:trig_disable\\.main_4 (2.575:2.575:2.575))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:capt_fifo_load\\.q \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (4.234:4.234:4.234))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:capt_fifo_load\\.q \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (3.665:3.665:3.665))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:capt_int_temp\\.q \\us_r_timer\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.315:2.315:2.315))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:capture_last\\.q MODIN12_0.main_2 (3.913:3.913:3.913))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:capture_last\\.q MODIN12_1.main_2 (4.474:4.474:4.474))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:capture_last\\.q \\us_r_timer\:TimerUDB\:capt_fifo_load\\.main_1 (3.913:3.913:3.913))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:capture_last\\.q \\us_r_timer\:TimerUDB\:capt_int_temp\\.main_2 (3.499:3.499:3.499))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\us_r_timer\:TimerUDB\:run_mode\\.main_1 (2.346:2.346:2.346))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\us_r_timer\:TimerUDB\:timer_enable\\.main_2 (2.346:2.346:2.346))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (4.206:4.206:4.206))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (3.797:3.797:3.797))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_r_timer\:TimerUDB\:status_tc\\.main_1 (3.802:3.802:3.802))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_r_timer\:TimerUDB\:timer_enable\\.main_5 (4.770:4.770:4.770))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_r_timer\:TimerUDB\:trig_disable\\.main_3 (3.802:3.802:3.802))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:run_mode\\.q \\us_r_timer\:TimerUDB\:status_tc\\.main_0 (2.806:2.806:2.806))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:run_mode\\.q \\us_r_timer\:TimerUDB\:timer_enable\\.main_4 (2.809:2.809:2.809))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:run_mode\\.q \\us_r_timer\:TimerUDB\:trig_disable\\.main_2 (2.806:2.806:2.806))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\us_r_timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.294:2.294:2.294))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\us_r_timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.293:2.293:2.293))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:status_tc\\.q \\us_r_timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (5.556:5.556:5.556))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:timer_enable\\.q MODIN12_0.main_3 (4.056:4.056:4.056))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:timer_enable\\.q MODIN12_1.main_3 (3.883:3.883:3.883))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:timer_enable\\.q \\us_r_timer\:TimerUDB\:capt_fifo_load\\.main_2 (4.056:4.056:4.056))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:timer_enable\\.q \\us_r_timer\:TimerUDB\:capt_int_temp\\.main_3 (3.942:3.942:3.942))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:timer_enable\\.q \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (3.934:3.934:3.934))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:timer_enable\\.q \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (4.065:4.065:4.065))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:timer_enable\\.q \\us_r_timer\:TimerUDB\:timer_enable\\.main_3 (3.942:3.942:3.942))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:timer_enable\\.q \\us_r_timer\:TimerUDB\:trig_disable\\.main_1 (3.883:3.883:3.883))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:trig_disable\\.q \\us_r_timer\:TimerUDB\:timer_enable\\.main_6 (2.792:2.792:2.792))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:trig_disable\\.q \\us_r_timer\:TimerUDB\:trig_disable\\.main_4 (2.769:2.769:2.769))
    (INTERCONNECT __ONE__.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\motor_l_pwm\:PWMHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\motor_r_pwm\:PWMHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\p_controller_timer\:TimerHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\us_trigger_pwm\:PWMHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT motor_l_en\(0\).pad_out motor_l_en\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT motor_r_en\(0\).pad_out motor_r_en\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT us_trigger\(0\).pad_out us_trigger\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_0 \\motor_l_pwm\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_0 \\motor_r_pwm\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_0 \\p_controller_timer\:TimerHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_1 \\us_trigger_pwm\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.cl0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.z0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.ff0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.ce1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.cl1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.z1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.ff1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.co_msb \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.sol_msb \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.cfbo \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.sor \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cmsbo \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cl0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.z0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ff0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ce1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cl1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.z1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ff1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.co_msb \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.sol_msb \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cfbo \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.sor \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cmsbo \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cl0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.z0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ff0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ce1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cl1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.z1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ff1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.co_msb \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.sol_msb \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cfbo \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.sor \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cmsbo \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT motor_l_en\(0\).pad_out motor_l_en\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT motor_l_en\(0\)_PAD motor_l_en\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT motor_r_en\(0\).pad_out motor_r_en\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT motor_r_en\(0\)_PAD motor_r_en\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT motor_l_in1\(0\)_PAD motor_l_in1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT motor_l_in2\(0\)_PAD motor_l_in2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT motor_r_in1\(0\)_PAD motor_r_in1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT motor_r_in2\(0\)_PAD motor_r_in2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT motor_l_phaseA\(0\)_PAD motor_l_phaseA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT motor_l_phaseB\(0\)_PAD motor_l_phaseB\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT motor_r_phaseA\(0\)_PAD motor_r_phaseA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT motor_r_phaseB\(0\)_PAD motor_r_phaseB\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_1\(0\)_PAD Rx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\)_PAD Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT color_sensor_out\(0\)_PAD color_sensor_out\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT color_sensor_led\(0\)_PAD color_sensor_led\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT color_sensor_s3\(0\)_PAD color_sensor_s3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT color_sensor_s2\(0\)_PAD color_sensor_s2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT color_sensor_s1\(0\)_PAD color_sensor_s1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT color_sensor_s0\(0\)_PAD color_sensor_s0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT us_b_echo\(0\)_PAD us_b_echo\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT us_f_echo\(0\)_PAD us_f_echo\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT us_r_echo\(0\)_PAD us_r_echo\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT us_l_echo\(0\)_PAD us_l_echo\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT us_trigger\(0\).pad_out us_trigger\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT us_trigger\(0\)_PAD us_trigger\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ir_l_out\(0\)_PAD ir_l_out\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ir_r_out\(0\)_PAD ir_r_out\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ir_side_out\(0\)_PAD ir_side_out\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
