Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> 
Reading design: vga_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vga_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vga_top"
Output Format                      : NGC
Target Device                      : xc3s50a-5-tq144

---- Source Options
Top Module Name                    : vga_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/media/omar/Documentos/Archivos v/Cursos/ElbertV2/VGA_controlador/vga_clk_25.vhd" in Library work.
Architecture behavioral of Entity vga_clk_25 is up to date.
Compiling vhdl file "/media/omar/Documentos/Archivos v/Cursos/ElbertV2/VGA_controlador/vga_sync.vhd" in Library work.
Architecture behavioral of Entity vga_sync is up to date.
Compiling vhdl file "/media/omar/Documentos/Archivos v/Cursos/ElbertV2/VGA_controlador/Generador_magen.vhd" in Library work.
Architecture behavioral of Entity generador_magen is up to date.
Compiling vhdl file "/media/omar/Documentos/Archivos v/Cursos/ElbertV2/VGA_controlador/rom_2.vhd" in Library work.
Entity <rom_2> compiled.
Entity <rom_2> (Architecture <behavioral>) compiled.
Compiling vhdl file "/media/omar/Documentos/Archivos v/Cursos/ElbertV2/VGA_controlador/Desplegador.vhd" in Library work.
Architecture behavioral of Entity desplegador is up to date.
Compiling vhdl file "/media/omar/Documentos/Archivos v/Cursos/ElbertV2/VGA_controlador/vga_top.vhd" in Library work.
Architecture behavioral of Entity vga_top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <vga_top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <vga_clk_25> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <VGA_sync> in library <work> (architecture <behavioral>) with generics.
	Ha = 96
	Hb = 264
	Hc = 664
	Hd = 800
	Va = 2
	Vb = 75
	Vc = 475
	Vd = 525

Analyzing hierarchy for entity <Generador_magen> in library <work> (architecture <behavioral>) with generics.
	mult = "1111"
	sum = "0001"

Analyzing hierarchy for entity <rom_2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Desplegador> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <vga_top> in library <work> (Architecture <behavioral>).
Entity <vga_top> analyzed. Unit <vga_top> generated.

Analyzing Entity <vga_clk_25> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <vga_clk_25>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <vga_clk_25>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <vga_clk_25>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <vga_clk_25>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <vga_clk_25>.
    Set user-defined property "CLKFX_DIVIDE =  12" for instance <DCM_SP_INST> in unit <vga_clk_25>.
    Set user-defined property "CLKFX_MULTIPLY =  25" for instance <DCM_SP_INST> in unit <vga_clk_25>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <vga_clk_25>.
    Set user-defined property "CLKIN_PERIOD =  83.3329999999999984" for instance <DCM_SP_INST> in unit <vga_clk_25>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <vga_clk_25>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <vga_clk_25>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <vga_clk_25>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <vga_clk_25>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <vga_clk_25>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <vga_clk_25>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <vga_clk_25>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <vga_clk_25>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <vga_clk_25>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <vga_clk_25>.
Entity <vga_clk_25> analyzed. Unit <vga_clk_25> generated.

Analyzing generic Entity <VGA_sync> in library <work> (Architecture <behavioral>).
	Ha = 96
	Hb = 264
	Hc = 664
	Hd = 800
	Va = 2
	Vb = 75
	Vc = 475
	Vd = 525
Entity <VGA_sync> analyzed. Unit <VGA_sync> generated.

Analyzing generic Entity <Generador_magen> in library <work> (Architecture <behavioral>).
	mult = "1111"
	sum = "0001"
Entity <Generador_magen> analyzed. Unit <Generador_magen> generated.

Analyzing Entity <rom_2> in library <work> (Architecture <behavioral>).
Entity <rom_2> analyzed. Unit <rom_2> generated.

Analyzing Entity <Desplegador> in library <work> (Architecture <behavioral>).
Entity <Desplegador> analyzed. Unit <Desplegador> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <VGA_sync>.
    Related source file is "/media/omar/Documentos/Archivos v/Cursos/ElbertV2/VGA_controlador/vga_sync.vhd".
    Register <hsync> equivalent to <h_sync> has been removed
    Found 1-bit register for signal <vsync>.
    Found 1-bit register for signal <clk_2>.
    Found 5-bit register for signal <clk_2_cnt>.
    Found 5-bit adder for signal <clk_2_cnt$addsub0000> created at line 112.
    Found 1-bit register for signal <clk_3>.
    Found 5-bit register for signal <clk_3_cnt>.
    Found 5-bit adder for signal <clk_3_cnt$addsub0000> created at line 126.
    Found 4-bit up counter for signal <columna_cnt>.
    Found 1-bit register for signal <ENABLE_H>.
    Found 1-bit register for signal <ENABLE_V>.
    Found 4-bit up counter for signal <fila_cnt>.
    Found 10-bit register for signal <h_count>.
    Found 10-bit adder for signal <h_count$addsub0000> created at line 73.
    Found 1-bit register for signal <h_sync>.
    Found 10-bit register for signal <v_count>.
    Found 10-bit adder for signal <v_count$addsub0000> created at line 93.
    Summary:
	inferred   2 Counter(s).
	inferred  36 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <VGA_sync> synthesized.


Synthesizing Unit <Generador_magen>.
    Related source file is "/media/omar/Documentos/Archivos v/Cursos/ElbertV2/VGA_controlador/Generador_magen.vhd".
    Found 8-bit adder for signal <addr_out>.
    Found 8-bit adder for signal <addr_out$addsub0000> created at line 48.
    Found 4x4-bit multiplier for signal <addr_out$mult0000> created at line 48.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
Unit <Generador_magen> synthesized.


Synthesizing Unit <rom_2>.
    Related source file is "/media/omar/Documentos/Archivos v/Cursos/ElbertV2/VGA_controlador/rom_2.vhd".
    Found 256x8-bit ROM for signal <rdata$rom0000> created at line 56.
    Found 8-bit register for signal <DATA>.
    Summary:
	inferred   1 ROM(s).
	inferred   8 D-type flip-flop(s).
Unit <rom_2> synthesized.


Synthesizing Unit <Desplegador>.
    Related source file is "/media/omar/Documentos/Archivos v/Cursos/ElbertV2/VGA_controlador/Desplegador.vhd".
Unit <Desplegador> synthesized.


Synthesizing Unit <vga_clk_25>.
    Related source file is "/media/omar/Documentos/Archivos v/Cursos/ElbertV2/VGA_controlador/vga_clk_25.vhd".
Unit <vga_clk_25> synthesized.


Synthesizing Unit <vga_top>.
    Related source file is "/media/omar/Documentos/Archivos v/Cursos/ElbertV2/VGA_controlador/vga_top.vhd".
Unit <vga_top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 256x8-bit ROM                                         : 1
# Multipliers                                          : 1
 4x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 6
 10-bit adder                                          : 2
 5-bit adder                                           : 2
 8-bit adder                                           : 2
# Counters                                             : 2
 4-bit up counter                                      : 2
# Registers                                            : 11
 1-bit register                                        : 6
 10-bit register                                       : 2
 5-bit register                                        : 2
 8-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <rom_2>.
INFO:Xst:3044 - The ROM <Mrom_rdata_rom0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <DATA>.
INFO:Xst:3225 - The RAM <Mrom_rdata_rom0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     enA            | connected to signal <EN>            | high     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <ADDR>          |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <DATA>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <rom_2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x8-bit single-port block RAM                       : 1
# Multipliers                                          : 1
 4x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 6
 10-bit adder                                          : 2
 5-bit adder                                           : 2
 8-bit adder                                           : 2
# Counters                                             : 2
 4-bit up counter                                      : 2
# Registers                                            : 36
 Flip-Flops                                            : 36

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <vga_top> ...

Optimizing unit <VGA_sync> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vga_top, actual ratio is 10.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 44
 Flip-Flops                                            : 44

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : vga_top.ngr
Top Level Output File Name         : vga_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 195
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 20
#      LUT2                        : 30
#      LUT3                        : 26
#      LUT4                        : 38
#      LUT4_D                      : 2
#      LUT4_L                      : 3
#      MULT_AND                    : 1
#      MUXCY                       : 31
#      MUXF5                       : 3
#      VCC                         : 1
#      XORCY                       : 35
# FlipFlops/Latches                : 44
#      FD                          : 12
#      FD_1                        : 13
#      FDE                         : 1
#      FDE_1                       : 1
#      FDR                         : 1
#      FDR_1                       : 1
#      FDRE                        : 8
#      FDS                         : 4
#      FDS_1                       : 3
# RAMS                             : 1
#      RAMB16BWE                   : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 14
#      IBUFG                       : 1
#      OBUF                        : 13
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-5 

 Number of Slices:                       67  out of    704     9%  
 Number of Slice Flip Flops:             44  out of   1408     3%  
 Number of 4 input LUTs:                123  out of   1408     8%  
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    108    12%  
 Number of BRAMs:                         1  out of      3    33%  
 Number of GCLKs:                         2  out of     24     8%  
 Number of DCMs:                          1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)            | Load  |
-----------------------------------+----------------------------------+-------+
Inst_VGA_sync/clk_2                | NONE(Inst_VGA_sync/columna_cnt_3)| 4     |
Inst_VGA_sync/clk_3                | NONE(Inst_VGA_sync/fila_cnt_3)   | 4     |
Inst_VGA_sync/h_sync               | NONE(Inst_VGA_sync/clk_3_cnt_3)  | 18    |
clk_12                             | Inst_vga_clk_25/DCM_SP_INST:CLKFX| 19    |
-----------------------------------+----------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.931ns (Maximum Frequency: 100.690MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.801ns
   Maximum combinational path delay: 5.721ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_VGA_sync/clk_2'
  Clock period: 3.587ns (frequency: 278.816MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               3.587ns (Levels of Logic = 2)
  Source:            Inst_VGA_sync/columna_cnt_0 (FF)
  Destination:       Inst_VGA_sync/columna_cnt_3 (FF)
  Source Clock:      Inst_VGA_sync/clk_2 rising
  Destination Clock: Inst_VGA_sync/clk_2 rising

  Data Path: Inst_VGA_sync/columna_cnt_0 to Inst_VGA_sync/columna_cnt_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.495   0.677  Inst_VGA_sync/columna_cnt_0 (Inst_VGA_sync/columna_cnt_0)
     LUT3:I0->O            1   0.561   0.359  Inst_VGA_sync/columna_cnt_and0000_SW0 (N2)
     LUT4:I3->O            4   0.561   0.499  Inst_VGA_sync/columna_cnt_and0000 (Inst_VGA_sync/columna_cnt_and0000)
     FDRE:R                    0.435          Inst_VGA_sync/columna_cnt_0
    ----------------------------------------
    Total                      3.587ns (2.052ns logic, 1.535ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_VGA_sync/clk_3'
  Clock period: 3.114ns (frequency: 321.099MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               3.114ns (Levels of Logic = 2)
  Source:            Inst_VGA_sync/fila_cnt_1 (FF)
  Destination:       Inst_VGA_sync/fila_cnt_3 (FF)
  Source Clock:      Inst_VGA_sync/clk_3 rising
  Destination Clock: Inst_VGA_sync/clk_3 rising

  Data Path: Inst_VGA_sync/fila_cnt_1 to Inst_VGA_sync/fila_cnt_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            17   0.495   0.895  Inst_VGA_sync/fila_cnt_1 (Inst_VGA_sync/fila_cnt_1)
     LUT4:I3->O            1   0.561   0.000  Inst_VGA_sync/fila_cnt_and00001 (Inst_VGA_sync/fila_cnt_and00001)
     MUXF5:I1->O           4   0.229   0.499  Inst_VGA_sync/fila_cnt_and0000_f5 (Inst_VGA_sync/fila_cnt_and0000)
     FDRE:R                    0.435          Inst_VGA_sync/fila_cnt_0
    ----------------------------------------
    Total                      3.114ns (1.720ns logic, 1.394ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_VGA_sync/h_sync'
  Clock period: 4.557ns (frequency: 219.440MHz)
  Total number of paths / destination ports: 236 / 23
-------------------------------------------------------------------------
Delay:               4.557ns (Levels of Logic = 11)
  Source:            Inst_VGA_sync/v_count_1 (FF)
  Destination:       Inst_VGA_sync/v_count_9 (FF)
  Source Clock:      Inst_VGA_sync/h_sync falling
  Destination Clock: Inst_VGA_sync/h_sync falling

  Data Path: Inst_VGA_sync/v_count_1 to Inst_VGA_sync/v_count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS_1:C->Q            5   0.495   0.646  Inst_VGA_sync/v_count_1 (Inst_VGA_sync/v_count_1)
     LUT1:I0->O            1   0.561   0.000  Inst_VGA_sync/Madd_v_count_addsub0000_cy<1>_rt (Inst_VGA_sync/Madd_v_count_addsub0000_cy<1>_rt)
     MUXCY:S->O            1   0.523   0.000  Inst_VGA_sync/Madd_v_count_addsub0000_cy<1> (Inst_VGA_sync/Madd_v_count_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Inst_VGA_sync/Madd_v_count_addsub0000_cy<2> (Inst_VGA_sync/Madd_v_count_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Inst_VGA_sync/Madd_v_count_addsub0000_cy<3> (Inst_VGA_sync/Madd_v_count_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Inst_VGA_sync/Madd_v_count_addsub0000_cy<4> (Inst_VGA_sync/Madd_v_count_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Inst_VGA_sync/Madd_v_count_addsub0000_cy<5> (Inst_VGA_sync/Madd_v_count_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Inst_VGA_sync/Madd_v_count_addsub0000_cy<6> (Inst_VGA_sync/Madd_v_count_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  Inst_VGA_sync/Madd_v_count_addsub0000_cy<7> (Inst_VGA_sync/Madd_v_count_addsub0000_cy<7>)
     MUXCY:CI->O           0   0.065   0.000  Inst_VGA_sync/Madd_v_count_addsub0000_cy<8> (Inst_VGA_sync/Madd_v_count_addsub0000_cy<8>)
     XORCY:CI->O           1   0.654   0.465  Inst_VGA_sync/Madd_v_count_addsub0000_xor<9> (Inst_VGA_sync/v_count_addsub0000<9>)
     LUT2:I0->O            1   0.561   0.000  Inst_VGA_sync/v_count_mux0002<0>1 (Inst_VGA_sync/v_count_mux0002<0>)
     FD_1:D                    0.197          Inst_VGA_sync/v_count_9
    ----------------------------------------
    Total                      4.557ns (3.446ns logic, 1.111ns route)
                                       (75.6% logic, 24.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_12'
  Clock period: 9.931ns (frequency: 100.690MHz)
  Total number of paths / destination ports: 248 / 25
-------------------------------------------------------------------------
Delay:               4.767ns (Levels of Logic = 4)
  Source:            Inst_VGA_sync/h_count_3 (FF)
  Destination:       Inst_VGA_sync/h_count_9 (FF)
  Source Clock:      clk_12 rising 2.1X
  Destination Clock: clk_12 rising 2.1X

  Data Path: Inst_VGA_sync/h_count_3 to Inst_VGA_sync/h_count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.495   0.607  Inst_VGA_sync/h_count_3 (Inst_VGA_sync/h_count_3)
     LUT4_L:I0->LO         1   0.561   0.102  Inst_VGA_sync/h_sync_and0000_SW0 (N18)
     LUT4:I3->O            3   0.561   0.453  Inst_VGA_sync/h_sync_and0000 (Inst_VGA_sync/h_sync_and0000)
     LUT4_D:I3->O          7   0.561   0.668  Inst_VGA_sync/h_count_mux0002<0>11 (Inst_VGA_sync/N11)
     LUT2:I1->O            1   0.562   0.000  Inst_VGA_sync/h_count_mux0002<8>1 (Inst_VGA_sync/h_count_mux0002<8>)
     FD:D                      0.197          Inst_VGA_sync/h_count_1
    ----------------------------------------
    Total                      4.767ns (2.937ns logic, 1.830ns route)
                                       (61.6% logic, 38.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_VGA_sync/h_sync'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              6.967ns (Levels of Logic = 2)
  Source:            Inst_VGA_sync/ENABLE_V (FF)
  Destination:       enable (PAD)
  Source Clock:      Inst_VGA_sync/h_sync falling

  Data Path: Inst_VGA_sync/ENABLE_V to enable
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS_1:C->Q           16   0.495   0.945  Inst_VGA_sync/ENABLE_V (Inst_VGA_sync/ENABLE_V)
     LUT2:I1->O            6   0.562   0.569  Inst_VGA_sync/enable_HV1 (enable_OBUF)
     OBUF:I->O                 4.396          enable_OBUF (enable)
    ----------------------------------------
    Total                      6.967ns (5.453ns logic, 1.514ns route)
                                       (78.3% logic, 21.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_12'
  Total number of paths / destination ports: 18 / 10
-------------------------------------------------------------------------
Offset:              7.801ns (Levels of Logic = 2)
  Source:            Inst_rom_2/Mrom_rdata_rom0000 (RAM)
  Destination:       Blue<2> (PAD)
  Source Clock:      clk_12 rising 2.1X

  Data Path: Inst_rom_2/Mrom_rdata_rom0000 to Blue<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWE:CLKA->DOA1    1   2.107   0.380  Inst_rom_2/Mrom_rdata_rom0000 (addr_dato<1>)
     LUT3:I2->O            1   0.561   0.357  Inst_Desplegador/blue_2_mux00001 (Blue_2_OBUF)
     OBUF:I->O                 4.396          Blue_2_OBUF (Blue<2>)
    ----------------------------------------
    Total                      7.801ns (7.064ns logic, 0.737ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.721ns (Levels of Logic = 2)
  Source:            clk_12 (PAD)
  Destination:       CLKIN_IBUFG_OUT (PAD)

  Data Path: clk_12 to CLKIN_IBUFG_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFG:I->O            1   0.968   0.357  Inst_vga_clk_25/CLKIN_IBUFG_INST (CLKIN_IBUFG_OUT_OBUF)
     OBUF:I->O                 4.396          CLKIN_IBUFG_OUT_OBUF (CLKIN_IBUFG_OUT)
    ----------------------------------------
    Total                      5.721ns (5.364ns logic, 0.357ns route)
                                       (93.8% logic, 6.2% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 4.80 secs
 
--> 


Total memory usage is 541580 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    3 (   0 filtered)

