###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx06.ecn.purdue.edu)
#  Generated on:      Tue Dec 15 23:35:21 2015
#  Command:           optDesign -preCTS -drv
###############################################################
Path 1: MET Setup Check with Pin I0/receiveTOP/TIM/CLKS/\cur_count_reg[3] /CLK 
Endpoint:   I0/receiveTOP/TIM/CLKS/\cur_count_reg[3] /D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q      (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.181
+ Phase Shift                   6.000
= Required Time                 5.819
- Arrival Time                  5.323
= Slack Time                    0.495
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^          |         | 0.000 |       |   0.000 |    0.495 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.495 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5]      | CLK ^ -> Q v   | DFFSR   | 0.533 | 0.839 |   0.839 |    1.334 | 
     | I0/receiveTOP/RCU/U33                    | A v -> Y ^     | INVX1   | 0.322 | 0.331 |   1.171 |    1.666 | 
     | I0/receiveTOP/RCU/U75                    | B ^ -> Y ^     | AND2X2  | 0.191 | 0.240 |   1.410 |    1.906 | 
     | I0/receiveTOP/RCU/U180                   | C ^ -> Y v     | NAND3X1 | 0.195 | 0.090 |   1.500 |    1.995 | 
     | I0/receiveTOP/RCU/U45                    | A v -> Y ^     | INVX2   | 0.190 | 0.186 |   1.686 |    2.181 | 
     | I0/receiveTOP/RCU/U181                   | A ^ -> Y v     | NAND2X1 | 0.493 | 0.355 |   2.041 |    2.536 | 
     | I0/receiveTOP/RCU/U226                   | A v -> Y ^     | NAND3X1 | 0.251 | 0.329 |   2.370 |    2.866 | 
     | I0/receiveTOP/RCU/U227                   | B ^ -> Y v     | NOR2X1  | 0.250 | 0.245 |   2.615 |    3.110 | 
     | I0/receiveTOP/RCU/U232                   | A v -> Y ^     | NAND3X1 | 0.525 | 0.449 |   3.064 |    3.559 | 
     | I0/receiveTOP/RCU/U43                    | A ^ -> Y v     | INVX1   | 0.223 | 0.207 |   3.271 |    3.766 | 
     | I0/receiveTOP/RCU/U254                   | C v -> Y ^     | NAND3X1 | 0.863 | 0.618 |   3.890 |    4.385 | 
     | I0/receiveTOP/TIM/CLKS/U22               | A ^ -> Y v     | INVX1   | 0.504 | 0.493 |   4.383 |    4.878 | 
     | I0/receiveTOP/TIM/CLKS/U17               | B v -> Y ^     | NOR3X1  | 0.394 | 0.307 |   4.690 |    5.185 | 
     | I0/receiveTOP/TIM/CLKS/U11               | B ^ -> Y ^     | AND2X2  | 0.132 | 0.188 |   4.878 |    5.373 | 
     | I0/receiveTOP/TIM/CLKS/U56               | B ^ -> Y v     | NAND2X1 | 0.199 | 0.136 |   5.014 |    5.509 | 
     | I0/receiveTOP/TIM/CLKS/U7                | A v -> Y v     | XOR2X1  | 0.129 | 0.191 |   5.205 |    5.700 | 
     | I0/receiveTOP/TIM/CLKS/U58               | B v -> Y ^     | NAND2X1 | 0.128 | 0.118 |   5.323 |    5.818 | 
     | I0/receiveTOP/TIM/CLKS/\cur_count_reg[3] | D ^            | DFFSR   | 0.128 | 0.000 |   5.323 |    5.819 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.000 |       |   0.000 |   -0.495 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.495 | 
     | I0/receiveTOP/TIM/CLKS/\cur_count_reg[3] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.495 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin I0/receiveTOP/TIM/CLKS/\cur_count_reg[2] /CLK 
Endpoint:   I0/receiveTOP/TIM/CLKS/\cur_count_reg[2] /D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q      (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.189
+ Phase Shift                   6.000
= Required Time                 5.811
- Arrival Time                  5.307
= Slack Time                    0.504
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^          |         | 0.000 |       |   0.000 |    0.504 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.504 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5]      | CLK ^ -> Q v   | DFFSR   | 0.533 | 0.839 |   0.839 |    1.343 | 
     | I0/receiveTOP/RCU/U33                    | A v -> Y ^     | INVX1   | 0.322 | 0.331 |   1.171 |    1.674 | 
     | I0/receiveTOP/RCU/U75                    | B ^ -> Y ^     | AND2X2  | 0.191 | 0.240 |   1.410 |    1.914 | 
     | I0/receiveTOP/RCU/U180                   | C ^ -> Y v     | NAND3X1 | 0.195 | 0.090 |   1.500 |    2.004 | 
     | I0/receiveTOP/RCU/U45                    | A v -> Y ^     | INVX2   | 0.190 | 0.186 |   1.686 |    2.190 | 
     | I0/receiveTOP/RCU/U181                   | A ^ -> Y v     | NAND2X1 | 0.493 | 0.355 |   2.041 |    2.545 | 
     | I0/receiveTOP/RCU/U226                   | A v -> Y ^     | NAND3X1 | 0.251 | 0.329 |   2.370 |    2.874 | 
     | I0/receiveTOP/RCU/U227                   | B ^ -> Y v     | NOR2X1  | 0.250 | 0.245 |   2.615 |    3.119 | 
     | I0/receiveTOP/RCU/U232                   | A v -> Y ^     | NAND3X1 | 0.525 | 0.449 |   3.064 |    3.567 | 
     | I0/receiveTOP/RCU/U43                    | A ^ -> Y v     | INVX1   | 0.223 | 0.207 |   3.271 |    3.775 | 
     | I0/receiveTOP/RCU/U254                   | C v -> Y ^     | NAND3X1 | 0.863 | 0.618 |   3.890 |    4.393 | 
     | I0/receiveTOP/TIM/CLKS/U22               | A ^ -> Y v     | INVX1   | 0.504 | 0.493 |   4.383 |    4.886 | 
     | I0/receiveTOP/TIM/CLKS/U17               | B v -> Y ^     | NOR3X1  | 0.394 | 0.307 |   4.690 |    5.194 | 
     | I0/receiveTOP/TIM/CLKS/U11               | B ^ -> Y ^     | AND2X2  | 0.132 | 0.188 |   4.878 |    5.382 | 
     | I0/receiveTOP/TIM/CLKS/U9                | A ^ -> Y v     | INVX2   | 0.108 | 0.110 |   4.988 |    5.492 | 
     | I0/receiveTOP/TIM/CLKS/U54               | A v -> Y v     | XOR2X1  | 0.145 | 0.174 |   5.162 |    5.666 | 
     | I0/receiveTOP/TIM/CLKS/U55               | C v -> Y ^     | OAI21X1 | 0.167 | 0.144 |   5.306 |    5.810 | 
     | I0/receiveTOP/TIM/CLKS/\cur_count_reg[2] | D ^            | DFFSR   | 0.167 | 0.001 |   5.307 |    5.811 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.000 |       |   0.000 |   -0.504 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.504 | 
     | I0/receiveTOP/TIM/CLKS/\cur_count_reg[2] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.504 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin I0/SD/SDController/Countstates/\cur_count_
reg[14] /CLK 
Endpoint:   I0/SD/SDController/Countstates/\cur_count_reg[14] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[3] /Q                  (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.109
+ Phase Shift                   6.000
= Required Time                 5.891
- Arrival Time                  5.355
= Slack Time                    0.535
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                   | clk ^          |         | 0.000 |       |   0.000 |    0.535 | 
     | U7                                                | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.535 | 
     | I0/SD/SDController/\state_reg[3]                  | CLK ^ -> Q v   | DFFSR   | 0.090 | 0.499 |   0.499 |    1.034 | 
     | I0/SD/SDController/U68                            | A v -> Y ^     | INVX1   | 0.444 | 0.334 |   0.833 |    1.369 | 
     | I0/SD/SDController/U39                            | A ^ -> Y v     | INVX1   | 0.426 | 0.416 |   1.250 |    1.785 | 
     | I0/SD/SDController/U27                            | A v -> Y ^     | NAND2X1 | 0.166 | 0.213 |   1.462 |    1.998 | 
     | I0/SD/SDController/U21                            | A ^ -> Y v     | INVX1   | 0.714 | 0.591 |   2.054 |    2.589 | 
     | I0/SD/SDController/U19                            | A v -> Y ^     | NAND2X1 | 0.229 | 0.303 |   2.357 |    2.892 | 
     | I0/SD/SDController/U20                            | A ^ -> Y v     | NAND2X1 | 0.148 | 0.105 |   2.462 |    2.997 | 
     | I0/SD/SDController/U153                           | A v -> Y ^     | NOR2X1  | 0.116 | 0.099 |   2.561 |    3.096 | 
     | I0/SD/SDController/U126                           | A ^ -> Y v     | NAND2X1 | 0.258 | 0.176 |   2.736 |    3.272 | 
     | I0/SD/SDController/Countstates/U46                | A v -> Y v     | AND2X2  | 0.096 | 0.256 |   2.992 |    3.527 | 
     | I0/SD/SDController/Countstates/U43                | A v -> Y ^     | NAND2X1 | 0.528 | 0.398 |   3.390 |    3.926 | 
     | I0/SD/SDController/Countstates/U18                | A ^ -> Y v     | NOR2X1  | 0.282 | 0.331 |   3.722 |    4.257 | 
     | I0/SD/SDController/Countstates/add_35_aco/U103    | A v -> Y ^     | NAND2X1 | 0.285 | 0.287 |   4.009 |    4.544 | 
     | I0/SD/SDController/Countstates/add_35_aco/U47     | B ^ -> Y v     | NOR2X1  | 0.219 | 0.228 |   4.238 |    4.773 | 
     | I0/SD/SDController/Countstates/add_35_aco/U128    | B v -> Y ^     | NAND2X1 | 0.276 | 0.234 |   4.472 |    5.007 | 
     | I0/SD/SDController/Countstates/add_35_aco/U95     | B ^ -> Y ^     | OR2X2   | 0.108 | 0.318 |   4.790 |    5.325 | 
     | I0/SD/SDController/Countstates/add_35_aco/U93     | A ^ -> Y v     | INVX1   | 0.089 | 0.097 |   4.887 |    5.423 | 
     | I0/SD/SDController/Countstates/add_35_aco/U91     | A v -> Y ^     | NAND2X1 | 0.119 | 0.119 |   5.006 |    5.542 | 
     | I0/SD/SDController/Countstates/add_35_aco/U92     | B ^ -> Y v     | NAND2X1 | 0.107 | 0.092 |   5.099 |    5.634 | 
     | I0/SD/SDController/Countstates/U31                | A v -> Y ^     | MUX2X1  | 0.284 | 0.139 |   5.238 |    5.773 | 
     | I0/SD/SDController/Countstates/U74                | A ^ -> Y v     | INVX1   | 0.120 | 0.117 |   5.355 |    5.890 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[14] | D v            | DFFSR   | 0.120 | 0.000 |   5.355 |    5.891 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                   |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                   | clk ^          |        | 0.000 |       |   0.000 |   -0.535 | 
     | U7                                                | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.535 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[14] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.535 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin I0/SD/SDController/Countstates/\cur_count_
reg[13] /CLK 
Endpoint:   I0/SD/SDController/Countstates/\cur_count_reg[13] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[3] /Q                  (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.178
+ Phase Shift                   6.000
= Required Time                 5.822
- Arrival Time                  5.253
= Slack Time                    0.569
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                   | clk ^          |         | 0.000 |       |   0.000 |    0.569 | 
     | U7                                                | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.569 | 
     | I0/SD/SDController/\state_reg[3]                  | CLK ^ -> Q v   | DFFSR   | 0.090 | 0.499 |   0.499 |    1.068 | 
     | I0/SD/SDController/U68                            | A v -> Y ^     | INVX1   | 0.444 | 0.334 |   0.833 |    1.403 | 
     | I0/SD/SDController/U39                            | A ^ -> Y v     | INVX1   | 0.426 | 0.416 |   1.250 |    1.819 | 
     | I0/SD/SDController/U27                            | A v -> Y ^     | NAND2X1 | 0.166 | 0.213 |   1.462 |    2.032 | 
     | I0/SD/SDController/U21                            | A ^ -> Y v     | INVX1   | 0.714 | 0.591 |   2.054 |    2.623 | 
     | I0/SD/SDController/U19                            | A v -> Y ^     | NAND2X1 | 0.229 | 0.303 |   2.357 |    2.926 | 
     | I0/SD/SDController/U20                            | A ^ -> Y v     | NAND2X1 | 0.148 | 0.105 |   2.462 |    3.031 | 
     | I0/SD/SDController/U153                           | A v -> Y ^     | NOR2X1  | 0.116 | 0.099 |   2.561 |    3.130 | 
     | I0/SD/SDController/U126                           | A ^ -> Y v     | NAND2X1 | 0.258 | 0.176 |   2.736 |    3.306 | 
     | I0/SD/SDController/Countstates/U46                | A v -> Y v     | AND2X2  | 0.096 | 0.256 |   2.992 |    3.561 | 
     | I0/SD/SDController/Countstates/U43                | A v -> Y ^     | NAND2X1 | 0.528 | 0.398 |   3.390 |    3.960 | 
     | I0/SD/SDController/Countstates/U169               | B ^ -> Y v     | NOR2X1  | 0.233 | 0.278 |   3.668 |    4.238 | 
     | I0/SD/SDController/Countstates/add_35_aco/U71     | A v -> Y ^     | NAND2X1 | 0.145 | 0.170 |   3.838 |    4.408 | 
     | I0/SD/SDController/Countstates/add_35_aco/U70     | B ^ -> Y v     | NOR2X1  | 0.363 | 0.302 |   4.141 |    4.710 | 
     | I0/SD/SDController/Countstates/add_35_aco/U100    | B v -> Y ^     | NAND2X1 | 0.383 | 0.376 |   4.517 |    5.086 | 
     | I0/SD/SDController/Countstates/add_35_aco/U17     | A ^ -> Y v     | NOR2X1  | 0.273 | 0.312 |   4.829 |    5.398 | 
     | I0/SD/SDController/Countstates/add_35_aco/U140    | A v -> Y ^     | XOR2X1  | 0.165 | 0.204 |   5.033 |    5.602 | 
     | I0/SD/SDController/Countstates/U24                | A ^ -> Y v     | MUX2X1  | 0.148 | 0.107 |   5.140 |    5.709 | 
     | I0/SD/SDController/Countstates/U67                | A v -> Y ^     | INVX1   | 0.112 | 0.112 |   5.252 |    5.822 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[13] | D ^            | DFFSR   | 0.112 | 0.001 |   5.253 |    5.822 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                   |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                   | clk ^          |        | 0.000 |       |   0.000 |   -0.569 | 
     | U7                                                | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.569 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[13] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.569 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin I0/SD/SDController/Countstates/\cur_count_
reg[10] /CLK 
Endpoint:   I0/SD/SDController/Countstates/\cur_count_reg[10] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[3] /Q                  (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.179
+ Phase Shift                   6.000
= Required Time                 5.821
- Arrival Time                  5.222
= Slack Time                    0.598
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                   | clk ^          |         | 0.000 |       |   0.000 |    0.598 | 
     | U7                                                | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.598 | 
     | I0/SD/SDController/\state_reg[3]                  | CLK ^ -> Q v   | DFFSR   | 0.090 | 0.499 |   0.499 |    1.097 | 
     | I0/SD/SDController/U68                            | A v -> Y ^     | INVX1   | 0.444 | 0.334 |   0.833 |    1.432 | 
     | I0/SD/SDController/U39                            | A ^ -> Y v     | INVX1   | 0.426 | 0.416 |   1.250 |    1.848 | 
     | I0/SD/SDController/U27                            | A v -> Y ^     | NAND2X1 | 0.166 | 0.213 |   1.462 |    2.061 | 
     | I0/SD/SDController/U21                            | A ^ -> Y v     | INVX1   | 0.714 | 0.591 |   2.054 |    2.652 | 
     | I0/SD/SDController/U19                            | A v -> Y ^     | NAND2X1 | 0.229 | 0.303 |   2.357 |    2.955 | 
     | I0/SD/SDController/U20                            | A ^ -> Y v     | NAND2X1 | 0.148 | 0.105 |   2.462 |    3.060 | 
     | I0/SD/SDController/U153                           | A v -> Y ^     | NOR2X1  | 0.116 | 0.099 |   2.561 |    3.159 | 
     | I0/SD/SDController/U126                           | A ^ -> Y v     | NAND2X1 | 0.258 | 0.176 |   2.736 |    3.335 | 
     | I0/SD/SDController/Countstates/U46                | A v -> Y v     | AND2X2  | 0.096 | 0.256 |   2.992 |    3.590 | 
     | I0/SD/SDController/Countstates/U43                | A v -> Y ^     | NAND2X1 | 0.528 | 0.398 |   3.390 |    3.989 | 
     | I0/SD/SDController/Countstates/U169               | B ^ -> Y v     | NOR2X1  | 0.233 | 0.278 |   3.668 |    4.266 | 
     | I0/SD/SDController/Countstates/add_35_aco/U71     | A v -> Y ^     | NAND2X1 | 0.145 | 0.170 |   3.838 |    4.437 | 
     | I0/SD/SDController/Countstates/add_35_aco/U70     | B ^ -> Y v     | NOR2X1  | 0.363 | 0.302 |   4.141 |    4.739 | 
     | I0/SD/SDController/Countstates/add_35_aco/U100    | B v -> Y ^     | NAND2X1 | 0.383 | 0.376 |   4.517 |    5.115 | 
     | I0/SD/SDController/Countstates/add_35_aco/U34     | B ^ -> Y v     | NOR2X1  | 0.259 | 0.270 |   4.787 |    5.385 | 
     | I0/SD/SDController/Countstates/add_35_aco/U114    | A v -> Y ^     | XNOR2X1 | 0.174 | 0.207 |   4.994 |    5.592 | 
     | I0/SD/SDController/Countstates/U184               | B ^ -> Y v     | MUX2X1  | 0.232 | 0.109 |   5.103 |    5.702 | 
     | I0/SD/SDController/Countstates/U41                | A v -> Y ^     | INVX1   | 0.119 | 0.119 |   5.222 |    5.820 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[10] | D ^            | DFFSR   | 0.119 | 0.000 |   5.222 |    5.821 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                   |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                   | clk ^          |        | 0.000 |       |   0.000 |   -0.598 | 
     | U7                                                | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.598 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[10] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.598 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin I0/SD/SDController/Countstates/\cur_count_
reg[11] /CLK 
Endpoint:   I0/SD/SDController/Countstates/\cur_count_reg[11] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[3] /Q                  (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.180
+ Phase Shift                   6.000
= Required Time                 5.820
- Arrival Time                  5.221
= Slack Time                    0.599
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                   | clk ^          |         | 0.000 |       |   0.000 |    0.599 | 
     | U7                                                | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.599 | 
     | I0/SD/SDController/\state_reg[3]                  | CLK ^ -> Q v   | DFFSR   | 0.090 | 0.499 |   0.499 |    1.098 | 
     | I0/SD/SDController/U68                            | A v -> Y ^     | INVX1   | 0.444 | 0.334 |   0.833 |    1.432 | 
     | I0/SD/SDController/U39                            | A ^ -> Y v     | INVX1   | 0.426 | 0.416 |   1.250 |    1.849 | 
     | I0/SD/SDController/U27                            | A v -> Y ^     | NAND2X1 | 0.166 | 0.213 |   1.462 |    2.061 | 
     | I0/SD/SDController/U21                            | A ^ -> Y v     | INVX1   | 0.714 | 0.591 |   2.054 |    2.653 | 
     | I0/SD/SDController/U19                            | A v -> Y ^     | NAND2X1 | 0.229 | 0.303 |   2.357 |    2.956 | 
     | I0/SD/SDController/U20                            | A ^ -> Y v     | NAND2X1 | 0.148 | 0.105 |   2.462 |    3.061 | 
     | I0/SD/SDController/U153                           | A v -> Y ^     | NOR2X1  | 0.116 | 0.099 |   2.561 |    3.160 | 
     | I0/SD/SDController/U126                           | A ^ -> Y v     | NAND2X1 | 0.258 | 0.176 |   2.736 |    3.335 | 
     | I0/SD/SDController/Countstates/U46                | A v -> Y v     | AND2X2  | 0.096 | 0.256 |   2.992 |    3.591 | 
     | I0/SD/SDController/Countstates/U43                | A v -> Y ^     | NAND2X1 | 0.528 | 0.398 |   3.390 |    3.989 | 
     | I0/SD/SDController/Countstates/U169               | B ^ -> Y v     | NOR2X1  | 0.233 | 0.278 |   3.668 |    4.267 | 
     | I0/SD/SDController/Countstates/add_35_aco/U71     | A v -> Y ^     | NAND2X1 | 0.145 | 0.170 |   3.838 |    4.437 | 
     | I0/SD/SDController/Countstates/add_35_aco/U70     | B ^ -> Y v     | NOR2X1  | 0.363 | 0.302 |   4.141 |    4.740 | 
     | I0/SD/SDController/Countstates/add_35_aco/U100    | B v -> Y ^     | NAND2X1 | 0.383 | 0.376 |   4.517 |    5.116 | 
     | I0/SD/SDController/Countstates/add_35_aco/U29     | B ^ -> Y v     | NOR2X1  | 0.234 | 0.264 |   4.781 |    5.380 | 
     | I0/SD/SDController/Countstates/add_35_aco/U112    | A v -> Y ^     | XNOR2X1 | 0.173 | 0.204 |   4.985 |    5.584 | 
     | I0/SD/SDController/Countstates/U185               | B ^ -> Y v     | MUX2X1  | 0.164 | 0.111 |   5.095 |    5.694 | 
     | I0/SD/SDController/Countstates/U21                | A v -> Y ^     | INVX1   | 0.124 | 0.125 |   5.220 |    5.819 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[11] | D ^            | DFFSR   | 0.124 | 0.001 |   5.221 |    5.820 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                   |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                   | clk ^          |        | 0.000 |       |   0.000 |   -0.599 | 
     | U7                                                | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.599 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[11] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.599 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin I0/receiveTOP/TIM/CLKS/\cur_count_reg[1] /CLK 
Endpoint:   I0/receiveTOP/TIM/CLKS/\cur_count_reg[1] /D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q      (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.177
+ Phase Shift                   6.000
= Required Time                 5.823
- Arrival Time                  5.214
= Slack Time                    0.609
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^          |         | 0.000 |       |   0.000 |    0.609 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.609 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5]      | CLK ^ -> Q v   | DFFSR   | 0.533 | 0.839 |   0.839 |    1.448 | 
     | I0/receiveTOP/RCU/U33                    | A v -> Y ^     | INVX1   | 0.322 | 0.331 |   1.171 |    1.779 | 
     | I0/receiveTOP/RCU/U75                    | B ^ -> Y ^     | AND2X2  | 0.191 | 0.240 |   1.410 |    2.019 | 
     | I0/receiveTOP/RCU/U180                   | C ^ -> Y v     | NAND3X1 | 0.195 | 0.090 |   1.500 |    2.109 | 
     | I0/receiveTOP/RCU/U45                    | A v -> Y ^     | INVX2   | 0.190 | 0.186 |   1.686 |    2.295 | 
     | I0/receiveTOP/RCU/U181                   | A ^ -> Y v     | NAND2X1 | 0.493 | 0.355 |   2.041 |    2.650 | 
     | I0/receiveTOP/RCU/U226                   | A v -> Y ^     | NAND3X1 | 0.251 | 0.329 |   2.370 |    2.979 | 
     | I0/receiveTOP/RCU/U227                   | B ^ -> Y v     | NOR2X1  | 0.250 | 0.245 |   2.615 |    3.224 | 
     | I0/receiveTOP/RCU/U232                   | A v -> Y ^     | NAND3X1 | 0.525 | 0.449 |   3.064 |    3.672 | 
     | I0/receiveTOP/RCU/U43                    | A ^ -> Y v     | INVX1   | 0.223 | 0.207 |   3.271 |    3.880 | 
     | I0/receiveTOP/RCU/U254                   | C v -> Y ^     | NAND3X1 | 0.863 | 0.618 |   3.890 |    4.498 | 
     | I0/receiveTOP/TIM/CLKS/U22               | A ^ -> Y v     | INVX1   | 0.504 | 0.493 |   4.383 |    4.991 | 
     | I0/receiveTOP/TIM/CLKS/U17               | B v -> Y ^     | NOR3X1  | 0.394 | 0.307 |   4.690 |    5.299 | 
     | I0/receiveTOP/TIM/CLKS/U19               | A ^ -> Y ^     | AND2X2  | 0.149 | 0.230 |   4.920 |    5.529 | 
     | I0/receiveTOP/TIM/CLKS/U51               | A ^ -> Y v     | XOR2X1  | 0.139 | 0.184 |   5.104 |    5.713 | 
     | I0/receiveTOP/TIM/CLKS/U15               | B v -> Y ^     | NAND2X1 | 0.107 | 0.110 |   5.214 |    5.823 | 
     | I0/receiveTOP/TIM/CLKS/\cur_count_reg[1] | D ^            | DFFSR   | 0.107 | 0.000 |   5.214 |    5.823 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.000 |       |   0.000 |   -0.609 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.609 | 
     | I0/receiveTOP/TIM/CLKS/\cur_count_reg[1] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.609 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin I0/SD/SDController/Countstates/\cur_count_
reg[12] /CLK 
Endpoint:   I0/SD/SDController/Countstates/\cur_count_reg[12] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[3] /Q                  (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.177
+ Phase Shift                   6.000
= Required Time                 5.823
- Arrival Time                  5.203
= Slack Time                    0.621
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                   | clk ^          |         | 0.000 |       |   0.000 |    0.621 | 
     | U7                                                | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.621 | 
     | I0/SD/SDController/\state_reg[3]                  | CLK ^ -> Q v   | DFFSR   | 0.090 | 0.499 |   0.499 |    1.120 | 
     | I0/SD/SDController/U68                            | A v -> Y ^     | INVX1   | 0.444 | 0.334 |   0.834 |    1.454 | 
     | I0/SD/SDController/U39                            | A ^ -> Y v     | INVX1   | 0.426 | 0.416 |   1.250 |    1.871 | 
     | I0/SD/SDController/U27                            | A v -> Y ^     | NAND2X1 | 0.166 | 0.213 |   1.463 |    2.083 | 
     | I0/SD/SDController/U21                            | A ^ -> Y v     | INVX1   | 0.714 | 0.591 |   2.054 |    2.675 | 
     | I0/SD/SDController/U19                            | A v -> Y ^     | NAND2X1 | 0.229 | 0.303 |   2.357 |    2.978 | 
     | I0/SD/SDController/U20                            | A ^ -> Y v     | NAND2X1 | 0.148 | 0.105 |   2.462 |    3.083 | 
     | I0/SD/SDController/U153                           | A v -> Y ^     | NOR2X1  | 0.116 | 0.099 |   2.561 |    3.182 | 
     | I0/SD/SDController/U126                           | A ^ -> Y v     | NAND2X1 | 0.258 | 0.176 |   2.737 |    3.357 | 
     | I0/SD/SDController/Countstates/U46                | A v -> Y v     | AND2X2  | 0.096 | 0.256 |   2.992 |    3.613 | 
     | I0/SD/SDController/Countstates/U43                | A v -> Y ^     | NAND2X1 | 0.528 | 0.398 |   3.390 |    4.011 | 
     | I0/SD/SDController/Countstates/U18                | A ^ -> Y v     | NOR2X1  | 0.282 | 0.331 |   3.722 |    4.343 | 
     | I0/SD/SDController/Countstates/add_35_aco/U103    | A v -> Y ^     | NAND2X1 | 0.285 | 0.287 |   4.009 |    4.630 | 
     | I0/SD/SDController/Countstates/add_35_aco/U47     | B ^ -> Y v     | NOR2X1  | 0.219 | 0.228 |   4.238 |    4.858 | 
     | I0/SD/SDController/Countstates/add_35_aco/U128    | B v -> Y ^     | NAND2X1 | 0.276 | 0.234 |   4.472 |    5.093 | 
     | I0/SD/SDController/Countstates/add_35_aco/U22     | A ^ -> Y v     | NOR2X1  | 0.290 | 0.309 |   4.781 |    5.401 | 
     | I0/SD/SDController/Countstates/add_35_aco/U115    | A v -> Y ^     | XNOR2X1 | 0.160 | 0.203 |   4.984 |    5.605 | 
     | I0/SD/SDController/Countstates/U23                | A ^ -> Y v     | MUX2X1  | 0.139 | 0.112 |   5.096 |    5.717 | 
     | I0/SD/SDController/Countstates/U64                | A v -> Y ^     | INVX1   | 0.105 | 0.106 |   5.202 |    5.823 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[12] | D ^            | DFFSR   | 0.105 | 0.001 |   5.203 |    5.823 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                   |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                   | clk ^          |        | 0.000 |       |   0.000 |   -0.621 | 
     | U7                                                | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.621 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[12] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.621 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin I0/SD/SDController/Countstates/\cur_count_
reg[7] /CLK 
Endpoint:   I0/SD/SDController/Countstates/\cur_count_reg[7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[3] /Q                 (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.184
+ Phase Shift                   6.000
= Required Time                 5.816
- Arrival Time                  5.191
= Slack Time                    0.626
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                  | clk ^          |         | 0.000 |       |   0.000 |    0.626 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.626 | 
     | I0/SD/SDController/\state_reg[3]                 | CLK ^ -> Q v   | DFFSR   | 0.090 | 0.499 |   0.499 |    1.125 | 
     | I0/SD/SDController/U68                           | A v -> Y ^     | INVX1   | 0.444 | 0.334 |   0.833 |    1.459 | 
     | I0/SD/SDController/U39                           | A ^ -> Y v     | INVX1   | 0.426 | 0.416 |   1.250 |    1.876 | 
     | I0/SD/SDController/U27                           | A v -> Y ^     | NAND2X1 | 0.166 | 0.213 |   1.462 |    2.088 | 
     | I0/SD/SDController/U21                           | A ^ -> Y v     | INVX1   | 0.714 | 0.591 |   2.054 |    2.679 | 
     | I0/SD/SDController/U19                           | A v -> Y ^     | NAND2X1 | 0.229 | 0.303 |   2.357 |    2.983 | 
     | I0/SD/SDController/U20                           | A ^ -> Y v     | NAND2X1 | 0.148 | 0.105 |   2.462 |    3.088 | 
     | I0/SD/SDController/U153                          | A v -> Y ^     | NOR2X1  | 0.116 | 0.099 |   2.561 |    3.187 | 
     | I0/SD/SDController/U126                          | A ^ -> Y v     | NAND2X1 | 0.258 | 0.176 |   2.736 |    3.362 | 
     | I0/SD/SDController/Countstates/U46               | A v -> Y v     | AND2X2  | 0.096 | 0.256 |   2.992 |    3.618 | 
     | I0/SD/SDController/Countstates/U43               | A v -> Y ^     | NAND2X1 | 0.528 | 0.398 |   3.390 |    4.016 | 
     | I0/SD/SDController/Countstates/U169              | B ^ -> Y v     | NOR2X1  | 0.233 | 0.278 |   3.668 |    4.294 | 
     | I0/SD/SDController/Countstates/add_35_aco/U71    | A v -> Y ^     | NAND2X1 | 0.145 | 0.170 |   3.838 |    4.464 | 
     | I0/SD/SDController/Countstates/add_35_aco/U70    | B ^ -> Y v     | NOR2X1  | 0.363 | 0.302 |   4.141 |    4.767 | 
     | I0/SD/SDController/Countstates/add_35_aco/U144   | A v -> Y ^     | INVX1   | 0.361 | 0.342 |   4.483 |    5.108 | 
     | I0/SD/SDController/Countstates/add_35_aco/U52    | B ^ -> Y v     | NOR2X1  | 0.244 | 0.266 |   4.748 |    5.374 | 
     | I0/SD/SDController/Countstates/add_35_aco/U45    | A v -> Y ^     | XNOR2X1 | 0.164 | 0.199 |   4.947 |    5.573 | 
     | I0/SD/SDController/Countstates/U8                | A ^ -> Y v     | MUX2X1  | 0.267 | 0.104 |   5.051 |    5.677 | 
     | I0/SD/SDController/Countstates/U69               | A v -> Y ^     | INVX1   | 0.139 | 0.139 |   5.190 |    5.816 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[7] | D ^            | DFFSR   | 0.139 | 0.001 |   5.191 |    5.816 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                  |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                  | clk ^          |        | 0.000 |       |   0.000 |   -0.626 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.626 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[7] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.626 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin I0/SD/SDController/Countstates/\cur_count_
reg[15] /CLK 
Endpoint:   I0/SD/SDController/Countstates/\cur_count_reg[15] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[3] /Q                  (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.179
+ Phase Shift                   6.000
= Required Time                 5.821
- Arrival Time                  5.193
= Slack Time                    0.629
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                   | clk ^          |         | 0.000 |       |   0.000 |    0.629 | 
     | U7                                                | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.629 | 
     | I0/SD/SDController/\state_reg[3]                  | CLK ^ -> Q v   | DFFSR   | 0.090 | 0.499 |   0.499 |    1.128 | 
     | I0/SD/SDController/U68                            | A v -> Y ^     | INVX1   | 0.444 | 0.334 |   0.834 |    1.462 | 
     | I0/SD/SDController/U39                            | A ^ -> Y v     | INVX1   | 0.426 | 0.416 |   1.250 |    1.878 | 
     | I0/SD/SDController/U27                            | A v -> Y ^     | NAND2X1 | 0.166 | 0.213 |   1.463 |    2.091 | 
     | I0/SD/SDController/U21                            | A ^ -> Y v     | INVX1   | 0.714 | 0.591 |   2.054 |    2.682 | 
     | I0/SD/SDController/U19                            | A v -> Y ^     | NAND2X1 | 0.229 | 0.303 |   2.357 |    2.985 | 
     | I0/SD/SDController/U20                            | A ^ -> Y v     | NAND2X1 | 0.148 | 0.105 |   2.462 |    3.090 | 
     | I0/SD/SDController/U153                           | A v -> Y ^     | NOR2X1  | 0.116 | 0.099 |   2.561 |    3.189 | 
     | I0/SD/SDController/U126                           | A ^ -> Y v     | NAND2X1 | 0.258 | 0.176 |   2.737 |    3.365 | 
     | I0/SD/SDController/Countstates/U46                | A v -> Y v     | AND2X2  | 0.096 | 0.256 |   2.992 |    3.621 | 
     | I0/SD/SDController/Countstates/U43                | A v -> Y ^     | NAND2X1 | 0.528 | 0.398 |   3.390 |    4.019 | 
     | I0/SD/SDController/Countstates/U18                | A ^ -> Y v     | NOR2X1  | 0.282 | 0.331 |   3.722 |    4.350 | 
     | I0/SD/SDController/Countstates/add_35_aco/U103    | A v -> Y ^     | NAND2X1 | 0.285 | 0.287 |   4.009 |    4.638 | 
     | I0/SD/SDController/Countstates/add_35_aco/U47     | B ^ -> Y v     | NOR2X1  | 0.219 | 0.228 |   4.238 |    4.866 | 
     | I0/SD/SDController/Countstates/add_35_aco/U96     | A v -> Y ^     | NAND2X1 | 0.256 | 0.250 |   4.488 |    5.116 | 
     | I0/SD/SDController/Countstates/add_35_aco/U5      | A ^ -> Y v     | NOR2X1  | 0.252 | 0.275 |   4.763 |    5.391 | 
     | I0/SD/SDController/Countstates/add_35_aco/U120    | A v -> Y ^     | XNOR2X1 | 0.172 | 0.206 |   4.969 |    5.598 | 
     | I0/SD/SDController/Countstates/U29                | A ^ -> Y v     | MUX2X1  | 0.258 | 0.109 |   5.078 |    5.706 | 
     | I0/SD/SDController/Countstates/U75                | A v -> Y ^     | INVX1   | 0.116 | 0.115 |   5.192 |    5.821 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[15] | D ^            | DFFSR   | 0.116 | 0.000 |   5.193 |    5.821 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                   |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                   | clk ^          |        | 0.000 |       |   0.000 |   -0.629 | 
     | U7                                                | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.629 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[15] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.629 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin I0/receiveTOP/RCU/\cur_state_reg[2] /CLK 
Endpoint:   I0/receiveTOP/RCU/\cur_state_reg[2] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.122
+ Phase Shift                   6.000
= Required Time                 5.878
- Arrival Time                  5.245
= Slack Time                    0.632
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.000 |       |   0.000 |    0.632 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.632 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.533 | 0.839 |   0.839 |    1.471 | 
     | I0/receiveTOP/RCU/U33               | A v -> Y ^     | INVX1   | 0.322 | 0.331 |   1.170 |    1.803 | 
     | I0/receiveTOP/RCU/U75               | B ^ -> Y ^     | AND2X2  | 0.191 | 0.240 |   1.410 |    2.042 | 
     | I0/receiveTOP/RCU/U180              | C ^ -> Y v     | NAND3X1 | 0.195 | 0.090 |   1.500 |    2.132 | 
     | I0/receiveTOP/RCU/U45               | A v -> Y ^     | INVX2   | 0.190 | 0.186 |   1.686 |    2.318 | 
     | I0/receiveTOP/RCU/U181              | A ^ -> Y v     | NAND2X1 | 0.493 | 0.355 |   2.041 |    2.673 | 
     | I0/receiveTOP/RCU/U226              | A v -> Y ^     | NAND3X1 | 0.251 | 0.329 |   2.370 |    3.003 | 
     | I0/receiveTOP/RCU/U227              | B ^ -> Y v     | NOR2X1  | 0.250 | 0.245 |   2.615 |    3.247 | 
     | I0/receiveTOP/RCU/U232              | A v -> Y ^     | NAND3X1 | 0.525 | 0.449 |   3.064 |    3.696 | 
     | I0/receiveTOP/RCU/U43               | A ^ -> Y v     | INVX1   | 0.223 | 0.207 |   3.271 |    3.903 | 
     | I0/receiveTOP/RCU/U254              | C v -> Y ^     | NAND3X1 | 0.863 | 0.618 |   3.890 |    4.522 | 
     | I0/receiveTOP/RCU/U159              | A ^ -> Y v     | INVX1   | 0.287 | 0.234 |   4.124 |    4.756 | 
     | I0/receiveTOP/RCU/U289              | B v -> Y ^     | NAND3X1 | 0.197 | 0.226 |   4.350 |    4.982 | 
     | I0/receiveTOP/RCU/U290              | D ^ -> Y v     | OAI22X1 | 0.422 | 0.238 |   4.588 |    5.220 | 
     | I0/receiveTOP/RCU/U4                | A v -> Y ^     | INVX1   | 0.156 | 0.147 |   4.735 |    5.368 | 
     | I0/receiveTOP/RCU/U323              | A ^ -> Y v     | NAND2X1 | 0.340 | 0.153 |   4.889 |    5.521 | 
     | I0/receiveTOP/RCU/U11               | A v -> Y ^     | INVX1   | 0.257 | 0.255 |   5.144 |    5.776 | 
     | I0/receiveTOP/RCU/U384              | B ^ -> Y v     | OAI21X1 | 0.183 | 0.101 |   5.245 |    5.877 | 
     | I0/receiveTOP/RCU/\cur_state_reg[2] | D v            | DFFSR   | 0.183 | 0.001 |   5.245 |    5.878 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.000 |       |   0.000 |   -0.632 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.632 | 
     | I0/receiveTOP/RCU/\cur_state_reg[2] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.632 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin I0/receiveTOP/RCU/\cur_state_reg[1] /CLK 
Endpoint:   I0/receiveTOP/RCU/\cur_state_reg[1] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.116
+ Phase Shift                   6.000
= Required Time                 5.884
- Arrival Time                  5.241
= Slack Time                    0.643
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.000 |       |   0.000 |    0.643 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.643 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.533 | 0.839 |   0.839 |    1.483 | 
     | I0/receiveTOP/RCU/U33               | A v -> Y ^     | INVX1   | 0.322 | 0.331 |   1.171 |    1.814 | 
     | I0/receiveTOP/RCU/U75               | B ^ -> Y ^     | AND2X2  | 0.191 | 0.240 |   1.410 |    2.054 | 
     | I0/receiveTOP/RCU/U180              | C ^ -> Y v     | NAND3X1 | 0.195 | 0.090 |   1.500 |    2.143 | 
     | I0/receiveTOP/RCU/U45               | A v -> Y ^     | INVX2   | 0.190 | 0.186 |   1.686 |    2.329 | 
     | I0/receiveTOP/RCU/U181              | A ^ -> Y v     | NAND2X1 | 0.493 | 0.355 |   2.041 |    2.684 | 
     | I0/receiveTOP/RCU/U226              | A v -> Y ^     | NAND3X1 | 0.251 | 0.329 |   2.370 |    3.014 | 
     | I0/receiveTOP/RCU/U227              | B ^ -> Y v     | NOR2X1  | 0.250 | 0.245 |   2.615 |    3.258 | 
     | I0/receiveTOP/RCU/U232              | A v -> Y ^     | NAND3X1 | 0.525 | 0.449 |   3.064 |    3.707 | 
     | I0/receiveTOP/RCU/U43               | A ^ -> Y v     | INVX1   | 0.223 | 0.207 |   3.271 |    3.915 | 
     | I0/receiveTOP/RCU/U254              | C v -> Y ^     | NAND3X1 | 0.863 | 0.618 |   3.890 |    4.533 | 
     | I0/receiveTOP/RCU/U159              | A ^ -> Y v     | INVX1   | 0.287 | 0.234 |   4.124 |    4.767 | 
     | I0/receiveTOP/RCU/U289              | B v -> Y ^     | NAND3X1 | 0.197 | 0.226 |   4.350 |    4.993 | 
     | I0/receiveTOP/RCU/U290              | D ^ -> Y v     | OAI22X1 | 0.422 | 0.238 |   4.588 |    5.231 | 
     | I0/receiveTOP/RCU/U4                | A v -> Y ^     | INVX1   | 0.156 | 0.147 |   4.735 |    5.379 | 
     | I0/receiveTOP/RCU/U323              | A ^ -> Y v     | NAND2X1 | 0.340 | 0.153 |   4.889 |    5.532 | 
     | I0/receiveTOP/RCU/U11               | A v -> Y ^     | INVX1   | 0.257 | 0.255 |   5.144 |    5.787 | 
     | I0/receiveTOP/RCU/U359              | B ^ -> Y v     | OAI21X1 | 0.152 | 0.096 |   5.240 |    5.884 | 
     | I0/receiveTOP/RCU/\cur_state_reg[1] | D v            | DFFSR   | 0.152 | 0.000 |   5.241 |    5.884 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.000 |       |   0.000 |   -0.643 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.643 | 
     | I0/receiveTOP/RCU/\cur_state_reg[1] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.643 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin I0/SD/SDController/Countstates/\cur_count_
reg[6] /CLK 
Endpoint:   I0/SD/SDController/Countstates/\cur_count_reg[6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[3] /Q                 (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.178
+ Phase Shift                   6.000
= Required Time                 5.822
- Arrival Time                  5.178
= Slack Time                    0.644
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                  | clk ^          |         | 0.000 |       |   0.000 |    0.644 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.644 | 
     | I0/SD/SDController/\state_reg[3]                 | CLK ^ -> Q v   | DFFSR   | 0.090 | 0.499 |   0.499 |    1.143 | 
     | I0/SD/SDController/U68                           | A v -> Y ^     | INVX1   | 0.444 | 0.334 |   0.833 |    1.478 | 
     | I0/SD/SDController/U39                           | A ^ -> Y v     | INVX1   | 0.426 | 0.416 |   1.250 |    1.894 | 
     | I0/SD/SDController/U27                           | A v -> Y ^     | NAND2X1 | 0.166 | 0.213 |   1.462 |    2.107 | 
     | I0/SD/SDController/U21                           | A ^ -> Y v     | INVX1   | 0.714 | 0.591 |   2.054 |    2.698 | 
     | I0/SD/SDController/U19                           | A v -> Y ^     | NAND2X1 | 0.229 | 0.303 |   2.357 |    3.001 | 
     | I0/SD/SDController/U20                           | A ^ -> Y v     | NAND2X1 | 0.148 | 0.105 |   2.462 |    3.106 | 
     | I0/SD/SDController/U153                          | A v -> Y ^     | NOR2X1  | 0.116 | 0.099 |   2.561 |    3.205 | 
     | I0/SD/SDController/U126                          | A ^ -> Y v     | NAND2X1 | 0.258 | 0.176 |   2.736 |    3.381 | 
     | I0/SD/SDController/Countstates/U46               | A v -> Y v     | AND2X2  | 0.096 | 0.256 |   2.992 |    3.636 | 
     | I0/SD/SDController/Countstates/U43               | A v -> Y ^     | NAND2X1 | 0.528 | 0.398 |   3.390 |    4.035 | 
     | I0/SD/SDController/Countstates/U169              | B ^ -> Y v     | NOR2X1  | 0.233 | 0.278 |   3.668 |    4.312 | 
     | I0/SD/SDController/Countstates/add_35_aco/U71    | A v -> Y ^     | NAND2X1 | 0.145 | 0.170 |   3.838 |    4.483 | 
     | I0/SD/SDController/Countstates/add_35_aco/U70    | B ^ -> Y v     | NOR2X1  | 0.363 | 0.302 |   4.141 |    4.785 | 
     | I0/SD/SDController/Countstates/add_35_aco/U144   | A v -> Y ^     | INVX1   | 0.361 | 0.342 |   4.483 |    5.127 | 
     | I0/SD/SDController/Countstates/add_35_aco/U57    | B ^ -> Y v     | NOR2X1  | 0.240 | 0.263 |   4.746 |    5.390 | 
     | I0/SD/SDController/Countstates/add_35_aco/U110   | A v -> Y ^     | XNOR2X1 | 0.169 | 0.201 |   4.947 |    5.591 | 
     | I0/SD/SDController/Countstates/U4                | A ^ -> Y v     | MUX2X1  | 0.203 | 0.119 |   5.066 |    5.710 | 
     | I0/SD/SDController/Countstates/U71               | A v -> Y ^     | INVX1   | 0.110 | 0.112 |   5.178 |    5.822 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[6] | D ^            | DFFSR   | 0.110 | 0.000 |   5.178 |    5.822 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                  |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                  | clk ^          |        | 0.000 |       |   0.000 |   -0.644 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.644 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[6] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.644 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin I0/SD/SDController/Countstates/\cur_count_
reg[8] /CLK 
Endpoint:   I0/SD/SDController/Countstates/\cur_count_reg[8] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[3] /Q                 (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.179
+ Phase Shift                   6.000
= Required Time                 5.821
- Arrival Time                  5.168
= Slack Time                    0.653
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                  | clk ^          |         | 0.000 |       |   0.000 |    0.653 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.653 | 
     | I0/SD/SDController/\state_reg[3]                 | CLK ^ -> Q v   | DFFSR   | 0.090 | 0.499 |   0.499 |    1.152 | 
     | I0/SD/SDController/U68                           | A v -> Y ^     | INVX1   | 0.444 | 0.334 |   0.833 |    1.487 | 
     | I0/SD/SDController/U39                           | A ^ -> Y v     | INVX1   | 0.426 | 0.416 |   1.250 |    1.903 | 
     | I0/SD/SDController/U27                           | A v -> Y ^     | NAND2X1 | 0.166 | 0.213 |   1.462 |    2.116 | 
     | I0/SD/SDController/U21                           | A ^ -> Y v     | INVX1   | 0.714 | 0.591 |   2.054 |    2.707 | 
     | I0/SD/SDController/U19                           | A v -> Y ^     | NAND2X1 | 0.229 | 0.303 |   2.357 |    3.010 | 
     | I0/SD/SDController/U20                           | A ^ -> Y v     | NAND2X1 | 0.148 | 0.105 |   2.462 |    3.115 | 
     | I0/SD/SDController/U153                          | A v -> Y ^     | NOR2X1  | 0.116 | 0.099 |   2.561 |    3.214 | 
     | I0/SD/SDController/U126                          | A ^ -> Y v     | NAND2X1 | 0.258 | 0.176 |   2.736 |    3.390 | 
     | I0/SD/SDController/Countstates/U46               | A v -> Y v     | AND2X2  | 0.096 | 0.256 |   2.992 |    3.645 | 
     | I0/SD/SDController/Countstates/U43               | A v -> Y ^     | NAND2X1 | 0.528 | 0.398 |   3.390 |    4.044 | 
     | I0/SD/SDController/Countstates/U169              | B ^ -> Y v     | NOR2X1  | 0.233 | 0.278 |   3.668 |    4.322 | 
     | I0/SD/SDController/Countstates/add_35_aco/U71    | A v -> Y ^     | NAND2X1 | 0.145 | 0.170 |   3.838 |    4.492 | 
     | I0/SD/SDController/Countstates/add_35_aco/U70    | B ^ -> Y v     | NOR2X1  | 0.363 | 0.302 |   4.141 |    4.794 | 
     | I0/SD/SDController/Countstates/add_35_aco/U100   | B v -> Y ^     | NAND2X1 | 0.383 | 0.376 |   4.517 |    5.170 | 
     | I0/SD/SDController/Countstates/add_35_aco/U138   | A ^ -> Y v     | INVX1   | 0.223 | 0.223 |   4.740 |    5.393 | 
     | I0/SD/SDController/Countstates/add_35_aco/U137   | A v -> Y ^     | XNOR2X1 | 0.172 | 0.200 |   4.940 |    5.593 | 
     | I0/SD/SDController/Countstates/U183              | B ^ -> Y v     | MUX2X1  | 0.238 | 0.111 |   5.051 |    5.705 | 
     | I0/SD/SDController/Countstates/U20               | A v -> Y ^     | INVX1   | 0.117 | 0.116 |   5.168 |    5.821 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[8] | D ^            | DFFSR   | 0.117 | 0.000 |   5.168 |    5.821 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                  |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                  | clk ^          |        | 0.000 |       |   0.000 |   -0.653 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.653 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[8] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.653 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[14] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[14] /D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[4] /Q               (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.176
+ Phase Shift                   6.000
= Required Time                 5.824
- Arrival Time                  5.163
= Slack Time                    0.661
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                | clk ^          |         | 0.000 |       |   0.000 |    0.661 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.661 | 
     | I0/SD/SDController/\state_reg[4]               | CLK ^ -> Q v   | DFFSR   | 0.072 | 0.485 |   0.485 |    1.146 | 
     | I0/SD/SDController/FE_OFC19_state_4_           | A v -> Y v     | BUFX2   | 0.558 | 0.538 |   1.024 |    1.684 | 
     | I0/SD/SDController/U114                        | A v -> Y ^     | INVX2   | 0.405 | 0.417 |   1.441 |    2.102 | 
     | I0/SD/SDController/U121                        | A ^ -> Y ^     | AND2X2  | 0.154 | 0.233 |   1.674 |    2.335 | 
     | I0/SD/SDController/U185                        | A ^ -> Y v     | NAND3X1 | 0.269 | 0.117 |   1.791 |    2.452 | 
     | I0/SD/SDController/U208                        | A v -> Y ^     | INVX2   | 0.272 | 0.258 |   2.049 |    2.710 | 
     | I0/SD/SDController/U209                        | C ^ -> Y v     | AOI21X1 | 0.277 | 0.167 |   2.216 |    2.876 | 
     | I0/SD/SDController/U210                        | C v -> Y ^     | OAI21X1 | 0.296 | 0.283 |   2.498 |    3.159 | 
     | I0/SD/SDController/LoadFIFO/U25                | A ^ -> Y v     | INVX2   | 0.237 | 0.231 |   2.730 |    3.390 | 
     | I0/SD/SDController/LoadFIFO/U55                | A v -> Y ^     | NAND2X1 | 0.419 | 0.368 |   3.098 |    3.758 | 
     | I0/SD/SDController/LoadFIFO/U14                | A ^ -> Y v     | NOR2X1  | 0.262 | 0.307 |   3.405 |    4.065 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U71     | A v -> Y ^     | NAND2X1 | 0.160 | 0.187 |   3.592 |    4.252 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U70     | B ^ -> Y v     | NOR2X1  | 0.265 | 0.228 |   3.820 |    4.480 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U127    | A v -> Y v     | AND2X2  | 0.079 | 0.242 |   4.061 |    4.722 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U123    | A v -> Y ^     | INVX2   | 0.464 | 0.340 |   4.401 |    5.062 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U10     | A ^ -> Y v     | NOR2X1  | 0.291 | 0.341 |   4.742 |    5.403 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U4      | A v -> Y ^     | XNOR2X1 | 0.156 | 0.200 |   4.942 |    5.603 | 
     | I0/SD/SDController/LoadFIFO/U50                | A ^ -> Y v     | MUX2X1  | 0.198 | 0.115 |   5.057 |    5.718 | 
     | I0/SD/SDController/LoadFIFO/U63                | A v -> Y ^     | INVX1   | 0.104 | 0.106 |   5.163 |    5.824 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[14] | D ^            | DFFSR   | 0.104 | 0.000 |   5.163 |    5.824 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | clk ^          |        | 0.000 |       |   0.000 |   -0.661 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.661 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[14] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.661 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[15] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[15] /D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[4] /Q               (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.179
+ Phase Shift                   6.000
= Required Time                 5.821
- Arrival Time                  5.157
= Slack Time                    0.664
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                | clk ^          |         | 0.000 |       |   0.000 |    0.664 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.664 | 
     | I0/SD/SDController/\state_reg[4]               | CLK ^ -> Q v   | DFFSR   | 0.072 | 0.485 |   0.485 |    1.149 | 
     | I0/SD/SDController/FE_OFC19_state_4_           | A v -> Y v     | BUFX2   | 0.558 | 0.538 |   1.024 |    1.688 | 
     | I0/SD/SDController/U114                        | A v -> Y ^     | INVX2   | 0.405 | 0.417 |   1.441 |    2.105 | 
     | I0/SD/SDController/U121                        | A ^ -> Y ^     | AND2X2  | 0.154 | 0.233 |   1.674 |    2.338 | 
     | I0/SD/SDController/U185                        | A ^ -> Y v     | NAND3X1 | 0.269 | 0.117 |   1.791 |    2.455 | 
     | I0/SD/SDController/U208                        | A v -> Y ^     | INVX2   | 0.272 | 0.258 |   2.049 |    2.713 | 
     | I0/SD/SDController/U209                        | C ^ -> Y v     | AOI21X1 | 0.277 | 0.167 |   2.216 |    2.879 | 
     | I0/SD/SDController/U210                        | C v -> Y ^     | OAI21X1 | 0.296 | 0.283 |   2.498 |    3.162 | 
     | I0/SD/SDController/LoadFIFO/U25                | A ^ -> Y v     | INVX2   | 0.237 | 0.231 |   2.730 |    3.394 | 
     | I0/SD/SDController/LoadFIFO/U55                | A v -> Y ^     | NAND2X1 | 0.419 | 0.368 |   3.098 |    3.762 | 
     | I0/SD/SDController/LoadFIFO/U14                | A ^ -> Y v     | NOR2X1  | 0.262 | 0.307 |   3.405 |    4.069 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U71     | A v -> Y ^     | NAND2X1 | 0.160 | 0.187 |   3.592 |    4.255 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U70     | B ^ -> Y v     | NOR2X1  | 0.265 | 0.228 |   3.820 |    4.483 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U127    | A v -> Y v     | AND2X2  | 0.079 | 0.242 |   4.061 |    4.725 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U123    | A v -> Y ^     | INVX2   | 0.464 | 0.340 |   4.401 |    5.065 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U5      | A ^ -> Y v     | NOR2X1  | 0.285 | 0.335 |   4.736 |    5.400 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U103    | A v -> Y ^     | XNOR2X1 | 0.153 | 0.197 |   4.933 |    5.597 | 
     | I0/SD/SDController/LoadFIFO/U44                | A ^ -> Y v     | MUX2X1  | 0.214 | 0.105 |   5.038 |    5.702 | 
     | I0/SD/SDController/LoadFIFO/U61                | A v -> Y ^     | INVX1   | 0.117 | 0.118 |   5.157 |    5.820 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[15] | D ^            | DFFSR   | 0.117 | 0.000 |   5.157 |    5.821 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | clk ^          |        | 0.000 |       |   0.000 |   -0.664 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.664 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[15] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.664 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin I0/SD/SDController/Countstates/\cur_count_
reg[5] /CLK 
Endpoint:   I0/SD/SDController/Countstates/\cur_count_reg[5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[3] /Q                 (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.174
+ Phase Shift                   6.000
= Required Time                 5.826
- Arrival Time                  5.142
= Slack Time                    0.683
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                  | clk ^          |         | 0.000 |       |   0.000 |    0.683 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.683 | 
     | I0/SD/SDController/\state_reg[3]                 | CLK ^ -> Q v   | DFFSR   | 0.090 | 0.499 |   0.499 |    1.182 | 
     | I0/SD/SDController/U68                           | A v -> Y ^     | INVX1   | 0.444 | 0.334 |   0.833 |    1.517 | 
     | I0/SD/SDController/U39                           | A ^ -> Y v     | INVX1   | 0.426 | 0.416 |   1.250 |    1.933 | 
     | I0/SD/SDController/U27                           | A v -> Y ^     | NAND2X1 | 0.166 | 0.213 |   1.462 |    2.146 | 
     | I0/SD/SDController/U21                           | A ^ -> Y v     | INVX1   | 0.714 | 0.591 |   2.054 |    2.737 | 
     | I0/SD/SDController/U19                           | A v -> Y ^     | NAND2X1 | 0.229 | 0.303 |   2.357 |    3.040 | 
     | I0/SD/SDController/U20                           | A ^ -> Y v     | NAND2X1 | 0.148 | 0.105 |   2.462 |    3.145 | 
     | I0/SD/SDController/U153                          | A v -> Y ^     | NOR2X1  | 0.116 | 0.099 |   2.561 |    3.244 | 
     | I0/SD/SDController/U126                          | A ^ -> Y v     | NAND2X1 | 0.258 | 0.176 |   2.736 |    3.420 | 
     | I0/SD/SDController/Countstates/U46               | A v -> Y v     | AND2X2  | 0.096 | 0.256 |   2.992 |    3.675 | 
     | I0/SD/SDController/Countstates/U43               | A v -> Y ^     | NAND2X1 | 0.528 | 0.398 |   3.390 |    4.074 | 
     | I0/SD/SDController/Countstates/U169              | B ^ -> Y v     | NOR2X1  | 0.233 | 0.278 |   3.668 |    4.351 | 
     | I0/SD/SDController/Countstates/add_35_aco/U71    | A v -> Y ^     | NAND2X1 | 0.145 | 0.170 |   3.838 |    4.522 | 
     | I0/SD/SDController/Countstates/add_35_aco/U70    | B ^ -> Y v     | NOR2X1  | 0.363 | 0.302 |   4.141 |    4.824 | 
     | I0/SD/SDController/Countstates/add_35_aco/U144   | A v -> Y ^     | INVX1   | 0.361 | 0.342 |   4.483 |    5.166 | 
     | I0/SD/SDController/Countstates/add_35_aco/U64    | B ^ -> Y v     | NOR2X1  | 0.254 | 0.261 |   4.744 |    5.427 | 
     | I0/SD/SDController/Countstates/add_35_aco/U108   | A v -> Y ^     | XNOR2X1 | 0.160 | 0.197 |   4.941 |    5.624 | 
     | I0/SD/SDController/Countstates/U5                | A ^ -> Y v     | MUX2X1  | 0.154 | 0.104 |   5.045 |    5.728 | 
     | I0/SD/SDController/Countstates/U70               | A v -> Y ^     | INVX1   | 0.095 | 0.097 |   5.142 |    5.825 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[5] | D ^            | DFFSR   | 0.095 | 0.000 |   5.142 |    5.826 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                  |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                  | clk ^          |        | 0.000 |       |   0.000 |   -0.683 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.683 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[5] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.683 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[11] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[11] /D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[4] /Q               (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.182
+ Phase Shift                   6.000
= Required Time                 5.818
- Arrival Time                  5.134
= Slack Time                    0.685
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                | clk ^          |         | 0.000 |       |   0.000 |    0.685 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.685 | 
     | I0/SD/SDController/\state_reg[4]               | CLK ^ -> Q v   | DFFSR   | 0.072 | 0.485 |   0.485 |    1.170 | 
     | I0/SD/SDController/FE_OFC19_state_4_           | A v -> Y v     | BUFX2   | 0.558 | 0.538 |   1.024 |    1.708 | 
     | I0/SD/SDController/U114                        | A v -> Y ^     | INVX2   | 0.405 | 0.417 |   1.441 |    2.126 | 
     | I0/SD/SDController/U121                        | A ^ -> Y ^     | AND2X2  | 0.154 | 0.233 |   1.674 |    2.359 | 
     | I0/SD/SDController/U185                        | A ^ -> Y v     | NAND3X1 | 0.269 | 0.117 |   1.791 |    2.476 | 
     | I0/SD/SDController/U208                        | A v -> Y ^     | INVX2   | 0.272 | 0.258 |   2.049 |    2.734 | 
     | I0/SD/SDController/U209                        | C ^ -> Y v     | AOI21X1 | 0.277 | 0.167 |   2.216 |    2.900 | 
     | I0/SD/SDController/U210                        | C v -> Y ^     | OAI21X1 | 0.296 | 0.283 |   2.498 |    3.183 | 
     | I0/SD/SDController/LoadFIFO/U25                | A ^ -> Y v     | INVX2   | 0.237 | 0.231 |   2.730 |    3.414 | 
     | I0/SD/SDController/LoadFIFO/U55                | A v -> Y ^     | NAND2X1 | 0.419 | 0.368 |   3.098 |    3.782 | 
     | I0/SD/SDController/LoadFIFO/U14                | A ^ -> Y v     | NOR2X1  | 0.262 | 0.307 |   3.405 |    4.089 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U71     | A v -> Y ^     | NAND2X1 | 0.160 | 0.187 |   3.592 |    4.276 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U70     | B ^ -> Y v     | NOR2X1  | 0.265 | 0.228 |   3.820 |    4.504 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U127    | A v -> Y v     | AND2X2  | 0.079 | 0.242 |   4.061 |    4.746 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U123    | A v -> Y ^     | INVX2   | 0.464 | 0.340 |   4.401 |    5.086 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U29     | B ^ -> Y v     | NOR2X1  | 0.248 | 0.298 |   4.699 |    5.383 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U89     | A v -> Y ^     | XNOR2X1 | 0.154 | 0.193 |   4.892 |    5.577 | 
     | I0/SD/SDController/LoadFIFO/U169               | B ^ -> Y v     | MUX2X1  | 0.211 | 0.109 |   5.001 |    5.686 | 
     | I0/SD/SDController/LoadFIFO/U22                | A v -> Y ^     | INVX1   | 0.131 | 0.132 |   5.133 |    5.818 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[11] | D ^            | DFFSR   | 0.131 | 0.001 |   5.134 |    5.818 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | clk ^          |        | 0.000 |       |   0.000 |   -0.685 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.685 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[11] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.685 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin I0/SD/SDController/Countstates/\cur_count_
reg[9] /CLK 
Endpoint:   I0/SD/SDController/Countstates/\cur_count_reg[9] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[3] /Q                 (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.175
+ Phase Shift                   6.000
= Required Time                 5.825
- Arrival Time                  5.129
= Slack Time                    0.697
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                  | clk ^          |         | 0.000 |       |   0.000 |    0.697 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.697 | 
     | I0/SD/SDController/\state_reg[3]                 | CLK ^ -> Q v   | DFFSR   | 0.090 | 0.499 |   0.499 |    1.196 | 
     | I0/SD/SDController/U68                           | A v -> Y ^     | INVX1   | 0.444 | 0.334 |   0.834 |    1.530 | 
     | I0/SD/SDController/U39                           | A ^ -> Y v     | INVX1   | 0.426 | 0.416 |   1.250 |    1.946 | 
     | I0/SD/SDController/U27                           | A v -> Y ^     | NAND2X1 | 0.166 | 0.213 |   1.463 |    2.159 | 
     | I0/SD/SDController/U21                           | A ^ -> Y v     | INVX1   | 0.714 | 0.591 |   2.054 |    2.750 | 
     | I0/SD/SDController/U19                           | A v -> Y ^     | NAND2X1 | 0.229 | 0.303 |   2.357 |    3.053 | 
     | I0/SD/SDController/U20                           | A ^ -> Y v     | NAND2X1 | 0.148 | 0.105 |   2.462 |    3.158 | 
     | I0/SD/SDController/U153                          | A v -> Y ^     | NOR2X1  | 0.116 | 0.099 |   2.561 |    3.257 | 
     | I0/SD/SDController/U126                          | A ^ -> Y v     | NAND2X1 | 0.258 | 0.176 |   2.737 |    3.433 | 
     | I0/SD/SDController/Countstates/U46               | A v -> Y v     | AND2X2  | 0.096 | 0.256 |   2.992 |    3.689 | 
     | I0/SD/SDController/Countstates/U43               | A v -> Y ^     | NAND2X1 | 0.528 | 0.398 |   3.390 |    4.087 | 
     | I0/SD/SDController/Countstates/U18               | A ^ -> Y v     | NOR2X1  | 0.282 | 0.331 |   3.722 |    4.418 | 
     | I0/SD/SDController/Countstates/add_35_aco/U103   | A v -> Y ^     | NAND2X1 | 0.285 | 0.287 |   4.009 |    4.706 | 
     | I0/SD/SDController/Countstates/add_35_aco/U47    | B ^ -> Y v     | NOR2X1  | 0.219 | 0.228 |   4.238 |    4.934 | 
     | I0/SD/SDController/Countstates/add_35_aco/U96    | A v -> Y ^     | NAND2X1 | 0.256 | 0.250 |   4.488 |    5.184 | 
     | I0/SD/SDController/Countstates/add_35_aco/U41    | B ^ -> Y v     | NOR2X1  | 0.252 | 0.227 |   4.715 |    5.412 | 
     | I0/SD/SDController/Countstates/add_35_aco/U139   | A v -> Y ^     | XOR2X1  | 0.160 | 0.198 |   4.913 |    5.610 | 
     | I0/SD/SDController/Countstates/U22               | A ^ -> Y v     | MUX2X1  | 0.145 | 0.116 |   5.030 |    5.726 | 
     | I0/SD/SDController/Countstates/U28               | A v -> Y ^     | INVX1   | 0.096 | 0.099 |   5.128 |    5.825 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[9] | D ^            | DFFSR   | 0.096 | 0.000 |   5.129 |    5.825 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                  |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                  | clk ^          |        | 0.000 |       |   0.000 |   -0.697 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.697 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[9] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.697 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[13] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[13] /D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[4] /Q               (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.174
+ Phase Shift                   6.000
= Required Time                 5.826
- Arrival Time                  5.129
= Slack Time                    0.697
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                | clk ^          |         | 0.000 |       |   0.000 |    0.697 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.697 | 
     | I0/SD/SDController/\state_reg[4]               | CLK ^ -> Q v   | DFFSR   | 0.072 | 0.485 |   0.485 |    1.182 | 
     | I0/SD/SDController/FE_OFC19_state_4_           | A v -> Y v     | BUFX2   | 0.558 | 0.538 |   1.024 |    1.721 | 
     | I0/SD/SDController/U114                        | A v -> Y ^     | INVX2   | 0.405 | 0.417 |   1.441 |    2.138 | 
     | I0/SD/SDController/U121                        | A ^ -> Y ^     | AND2X2  | 0.154 | 0.233 |   1.674 |    2.371 | 
     | I0/SD/SDController/U185                        | A ^ -> Y v     | NAND3X1 | 0.269 | 0.117 |   1.791 |    2.488 | 
     | I0/SD/SDController/U208                        | A v -> Y ^     | INVX2   | 0.272 | 0.258 |   2.049 |    2.746 | 
     | I0/SD/SDController/U209                        | C ^ -> Y v     | AOI21X1 | 0.277 | 0.167 |   2.216 |    2.913 | 
     | I0/SD/SDController/U210                        | C v -> Y ^     | OAI21X1 | 0.296 | 0.283 |   2.498 |    3.195 | 
     | I0/SD/SDController/LoadFIFO/U25                | A ^ -> Y v     | INVX2   | 0.237 | 0.231 |   2.730 |    3.427 | 
     | I0/SD/SDController/LoadFIFO/U55                | A v -> Y ^     | NAND2X1 | 0.419 | 0.368 |   3.098 |    3.795 | 
     | I0/SD/SDController/LoadFIFO/U14                | A ^ -> Y v     | NOR2X1  | 0.262 | 0.307 |   3.405 |    4.102 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U71     | A v -> Y ^     | NAND2X1 | 0.160 | 0.187 |   3.592 |    4.289 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U70     | B ^ -> Y v     | NOR2X1  | 0.265 | 0.228 |   3.820 |    4.517 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U127    | A v -> Y v     | AND2X2  | 0.079 | 0.242 |   4.061 |    4.758 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U123    | A v -> Y ^     | INVX2   | 0.464 | 0.340 |   4.401 |    5.098 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U17     | A ^ -> Y v     | NOR2X1  | 0.277 | 0.328 |   4.730 |    5.427 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U115    | A v -> Y ^     | XOR2X1  | 0.161 | 0.200 |   4.929 |    5.626 | 
     | I0/SD/SDController/LoadFIFO/U45                | A ^ -> Y v     | MUX2X1  | 0.145 | 0.102 |   5.031 |    5.728 | 
     | I0/SD/SDController/LoadFIFO/U59                | A v -> Y ^     | INVX1   | 0.095 | 0.097 |   5.128 |    5.825 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[13] | D ^            | DFFSR   | 0.095 | 0.000 |   5.129 |    5.826 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | clk ^          |        | 0.000 |       |   0.000 |   -0.697 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.697 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[13] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.697 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin I0/receiveTOP/RCU/\cur_state_reg[3] /CLK 
Endpoint:   I0/receiveTOP/RCU/\cur_state_reg[3] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.113
+ Phase Shift                   6.000
= Required Time                 5.887
- Arrival Time                  5.175
= Slack Time                    0.712
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.000 |       |   0.000 |    0.712 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.712 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.533 | 0.839 |   0.839 |    1.552 | 
     | I0/receiveTOP/RCU/U33               | A v -> Y ^     | INVX1   | 0.322 | 0.331 |   1.171 |    1.883 | 
     | I0/receiveTOP/RCU/U75               | B ^ -> Y ^     | AND2X2  | 0.191 | 0.240 |   1.410 |    2.123 | 
     | I0/receiveTOP/RCU/U180              | C ^ -> Y v     | NAND3X1 | 0.195 | 0.090 |   1.500 |    2.213 | 
     | I0/receiveTOP/RCU/U45               | A v -> Y ^     | INVX2   | 0.190 | 0.186 |   1.686 |    2.398 | 
     | I0/receiveTOP/RCU/U181              | A ^ -> Y v     | NAND2X1 | 0.493 | 0.355 |   2.041 |    2.754 | 
     | I0/receiveTOP/RCU/U226              | A v -> Y ^     | NAND3X1 | 0.251 | 0.329 |   2.370 |    3.083 | 
     | I0/receiveTOP/RCU/U227              | B ^ -> Y v     | NOR2X1  | 0.250 | 0.245 |   2.615 |    3.327 | 
     | I0/receiveTOP/RCU/U232              | A v -> Y ^     | NAND3X1 | 0.525 | 0.449 |   3.064 |    3.776 | 
     | I0/receiveTOP/RCU/U43               | A ^ -> Y v     | INVX1   | 0.223 | 0.207 |   3.271 |    3.984 | 
     | I0/receiveTOP/RCU/U254              | C v -> Y ^     | NAND3X1 | 0.863 | 0.618 |   3.890 |    4.602 | 
     | I0/receiveTOP/RCU/U159              | A ^ -> Y v     | INVX1   | 0.287 | 0.234 |   4.124 |    4.836 | 
     | I0/receiveTOP/RCU/U289              | B v -> Y ^     | NAND3X1 | 0.197 | 0.226 |   4.350 |    5.062 | 
     | I0/receiveTOP/RCU/U290              | D ^ -> Y v     | OAI22X1 | 0.422 | 0.238 |   4.588 |    5.300 | 
     | I0/receiveTOP/RCU/U4                | A v -> Y ^     | INVX1   | 0.156 | 0.147 |   4.735 |    5.448 | 
     | I0/receiveTOP/RCU/U323              | A ^ -> Y v     | NAND2X1 | 0.340 | 0.153 |   4.889 |    5.601 | 
     | I0/receiveTOP/RCU/U391              | A v -> Y ^     | NAND2X1 | 0.157 | 0.195 |   5.084 |    5.796 | 
     | I0/receiveTOP/RCU/U392              | B ^ -> Y v     | NAND2X1 | 0.138 | 0.090 |   5.174 |    5.886 | 
     | I0/receiveTOP/RCU/\cur_state_reg[3] | D v            | DFFSR   | 0.138 | 0.001 |   5.175 |    5.887 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.000 |       |   0.000 |   -0.712 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.712 | 
     | I0/receiveTOP/RCU/\cur_state_reg[3] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.712 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[10] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[10] /D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[4] /Q               (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.177
+ Phase Shift                   6.000
= Required Time                 5.823
- Arrival Time                  5.108
= Slack Time                    0.715
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                | clk ^          |         | 0.000 |       |   0.000 |    0.715 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.715 | 
     | I0/SD/SDController/\state_reg[4]               | CLK ^ -> Q v   | DFFSR   | 0.072 | 0.485 |   0.485 |    1.201 | 
     | I0/SD/SDController/FE_OFC19_state_4_           | A v -> Y v     | BUFX2   | 0.558 | 0.538 |   1.024 |    1.739 | 
     | I0/SD/SDController/U114                        | A v -> Y ^     | INVX2   | 0.405 | 0.417 |   1.441 |    2.156 | 
     | I0/SD/SDController/U121                        | A ^ -> Y ^     | AND2X2  | 0.154 | 0.233 |   1.674 |    2.389 | 
     | I0/SD/SDController/U185                        | A ^ -> Y v     | NAND3X1 | 0.269 | 0.117 |   1.791 |    2.506 | 
     | I0/SD/SDController/U208                        | A v -> Y ^     | INVX2   | 0.272 | 0.258 |   2.049 |    2.764 | 
     | I0/SD/SDController/U209                        | C ^ -> Y v     | AOI21X1 | 0.277 | 0.167 |   2.216 |    2.931 | 
     | I0/SD/SDController/U210                        | C v -> Y ^     | OAI21X1 | 0.296 | 0.283 |   2.498 |    3.214 | 
     | I0/SD/SDController/LoadFIFO/U25                | A ^ -> Y v     | INVX2   | 0.237 | 0.231 |   2.730 |    3.445 | 
     | I0/SD/SDController/LoadFIFO/U55                | A v -> Y ^     | NAND2X1 | 0.419 | 0.368 |   3.098 |    3.813 | 
     | I0/SD/SDController/LoadFIFO/U14                | A ^ -> Y v     | NOR2X1  | 0.262 | 0.307 |   3.405 |    4.120 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U71     | A v -> Y ^     | NAND2X1 | 0.160 | 0.187 |   3.592 |    4.307 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U70     | B ^ -> Y v     | NOR2X1  | 0.265 | 0.228 |   3.820 |    4.535 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U127    | A v -> Y v     | AND2X2  | 0.079 | 0.242 |   4.061 |    4.776 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U123    | A v -> Y ^     | INVX2   | 0.464 | 0.340 |   4.401 |    5.116 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U34     | B ^ -> Y v     | NOR2X1  | 0.262 | 0.284 |   4.685 |    5.400 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U99     | A v -> Y ^     | XNOR2X1 | 0.163 | 0.201 |   4.886 |    5.601 | 
     | I0/SD/SDController/LoadFIFO/U168               | B ^ -> Y v     | MUX2X1  | 0.204 | 0.111 |   4.997 |    5.712 | 
     | I0/SD/SDController/LoadFIFO/U21                | A v -> Y ^     | INVX1   | 0.109 | 0.110 |   5.107 |    5.822 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[10] | D ^            | DFFSR   | 0.109 | 0.000 |   5.108 |    5.823 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | clk ^          |        | 0.000 |       |   0.000 |   -0.715 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.715 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[10] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.715 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_reg[9] 
/CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[9] /D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[4] /Q              (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.176
+ Phase Shift                   6.000
= Required Time                 5.824
- Arrival Time                  5.099
= Slack Time                    0.725
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                               | clk ^          |         | 0.000 |       |   0.000 |    0.725 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.725 | 
     | I0/SD/SDController/\state_reg[4]              | CLK ^ -> Q v   | DFFSR   | 0.072 | 0.485 |   0.485 |    1.210 | 
     | I0/SD/SDController/FE_OFC19_state_4_          | A v -> Y v     | BUFX2   | 0.558 | 0.538 |   1.024 |    1.749 | 
     | I0/SD/SDController/U114                       | A v -> Y ^     | INVX2   | 0.405 | 0.417 |   1.441 |    2.166 | 
     | I0/SD/SDController/U121                       | A ^ -> Y ^     | AND2X2  | 0.154 | 0.233 |   1.674 |    2.399 | 
     | I0/SD/SDController/U185                       | A ^ -> Y v     | NAND3X1 | 0.269 | 0.117 |   1.791 |    2.516 | 
     | I0/SD/SDController/U208                       | A v -> Y ^     | INVX2   | 0.272 | 0.258 |   2.049 |    2.774 | 
     | I0/SD/SDController/U209                       | C ^ -> Y v     | AOI21X1 | 0.277 | 0.167 |   2.216 |    2.941 | 
     | I0/SD/SDController/U210                       | C v -> Y ^     | OAI21X1 | 0.296 | 0.283 |   2.498 |    3.223 | 
     | I0/SD/SDController/LoadFIFO/U25               | A ^ -> Y v     | INVX2   | 0.237 | 0.231 |   2.730 |    3.455 | 
     | I0/SD/SDController/LoadFIFO/U55               | A v -> Y ^     | NAND2X1 | 0.419 | 0.368 |   3.098 |    3.823 | 
     | I0/SD/SDController/LoadFIFO/U14               | A ^ -> Y v     | NOR2X1  | 0.262 | 0.307 |   3.405 |    4.130 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U71    | A v -> Y ^     | NAND2X1 | 0.160 | 0.187 |   3.592 |    4.316 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U70    | B ^ -> Y v     | NOR2X1  | 0.265 | 0.228 |   3.820 |    4.545 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U127   | A v -> Y v     | AND2X2  | 0.079 | 0.242 |   4.061 |    4.786 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U123   | A v -> Y ^     | INVX2   | 0.464 | 0.340 |   4.401 |    5.126 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U41    | B ^ -> Y v     | NOR2X1  | 0.243 | 0.279 |   4.681 |    5.405 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U97    | A v -> Y ^     | XNOR2X1 | 0.170 | 0.203 |   4.883 |    5.608 | 
     | I0/SD/SDController/LoadFIFO/U167              | B ^ -> Y v     | MUX2X1  | 0.204 | 0.109 |   4.992 |    5.717 | 
     | I0/SD/SDController/LoadFIFO/U23               | A v -> Y ^     | INVX1   | 0.105 | 0.106 |   5.098 |    5.823 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[9] | D ^            | DFFSR   | 0.105 | 0.000 |   5.099 |    5.824 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.000 |       |   0.000 |   -0.725 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.725 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[9] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.725 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin I0/SD/SDController/Countstates/\cur_count_
reg[4] /CLK 
Endpoint:   I0/SD/SDController/Countstates/\cur_count_reg[4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[3] /Q                 (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.175
+ Phase Shift                   6.000
= Required Time                 5.825
- Arrival Time                  5.099
= Slack Time                    0.726
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                  | clk ^          |         | 0.000 |       |   0.000 |    0.726 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.726 | 
     | I0/SD/SDController/\state_reg[3]                 | CLK ^ -> Q v   | DFFSR   | 0.090 | 0.499 |   0.499 |    1.225 | 
     | I0/SD/SDController/U68                           | A v -> Y ^     | INVX1   | 0.444 | 0.334 |   0.833 |    1.560 | 
     | I0/SD/SDController/U39                           | A ^ -> Y v     | INVX1   | 0.426 | 0.416 |   1.250 |    1.976 | 
     | I0/SD/SDController/U27                           | A v -> Y ^     | NAND2X1 | 0.166 | 0.213 |   1.462 |    2.189 | 
     | I0/SD/SDController/U21                           | A ^ -> Y v     | INVX1   | 0.714 | 0.591 |   2.054 |    2.780 | 
     | I0/SD/SDController/U19                           | A v -> Y ^     | NAND2X1 | 0.229 | 0.303 |   2.357 |    3.083 | 
     | I0/SD/SDController/U20                           | A ^ -> Y v     | NAND2X1 | 0.148 | 0.105 |   2.462 |    3.188 | 
     | I0/SD/SDController/U153                          | A v -> Y ^     | NOR2X1  | 0.116 | 0.099 |   2.561 |    3.287 | 
     | I0/SD/SDController/U126                          | A ^ -> Y v     | NAND2X1 | 0.258 | 0.176 |   2.736 |    3.463 | 
     | I0/SD/SDController/Countstates/U46               | A v -> Y v     | AND2X2  | 0.096 | 0.256 |   2.992 |    3.718 | 
     | I0/SD/SDController/Countstates/U43               | A v -> Y ^     | NAND2X1 | 0.528 | 0.398 |   3.390 |    4.117 | 
     | I0/SD/SDController/Countstates/U169              | B ^ -> Y v     | NOR2X1  | 0.233 | 0.278 |   3.668 |    4.394 | 
     | I0/SD/SDController/Countstates/add_35_aco/U71    | A v -> Y ^     | NAND2X1 | 0.145 | 0.170 |   3.838 |    4.565 | 
     | I0/SD/SDController/Countstates/add_35_aco/U70    | B ^ -> Y v     | NOR2X1  | 0.363 | 0.302 |   4.141 |    4.867 | 
     | I0/SD/SDController/Countstates/add_35_aco/U144   | A v -> Y ^     | INVX1   | 0.361 | 0.342 |   4.483 |    5.209 | 
     | I0/SD/SDController/Countstates/add_35_aco/U107   | A ^ -> Y v     | INVX1   | 0.218 | 0.219 |   4.702 |    5.428 | 
     | I0/SD/SDController/Countstates/add_35_aco/U106   | A v -> Y ^     | XNOR2X1 | 0.154 | 0.188 |   4.889 |    5.616 | 
     | I0/SD/SDController/Countstates/U182              | B ^ -> Y v     | MUX2X1  | 0.173 | 0.109 |   4.998 |    5.724 | 
     | I0/SD/SDController/Countstates/U19               | A v -> Y ^     | INVX1   | 0.098 | 0.100 |   5.099 |    5.825 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[4] | D ^            | DFFSR   | 0.098 | 0.000 |   5.099 |    5.825 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                  |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                  | clk ^          |        | 0.000 |       |   0.000 |   -0.726 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.726 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[4] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.726 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[12] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[12] /D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[4] /Q               (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.177
+ Phase Shift                   6.000
= Required Time                 5.823
- Arrival Time                  5.092
= Slack Time                    0.731
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                | clk ^          |         | 0.000 |       |   0.000 |    0.731 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.731 | 
     | I0/SD/SDController/\state_reg[4]               | CLK ^ -> Q v   | DFFSR   | 0.072 | 0.485 |   0.485 |    1.217 | 
     | I0/SD/SDController/FE_OFC19_state_4_           | A v -> Y v     | BUFX2   | 0.558 | 0.538 |   1.024 |    1.755 | 
     | I0/SD/SDController/U114                        | A v -> Y ^     | INVX2   | 0.405 | 0.417 |   1.441 |    2.172 | 
     | I0/SD/SDController/U121                        | A ^ -> Y ^     | AND2X2  | 0.154 | 0.233 |   1.674 |    2.406 | 
     | I0/SD/SDController/U185                        | A ^ -> Y v     | NAND3X1 | 0.269 | 0.117 |   1.791 |    2.522 | 
     | I0/SD/SDController/U208                        | A v -> Y ^     | INVX2   | 0.272 | 0.258 |   2.049 |    2.780 | 
     | I0/SD/SDController/U209                        | C ^ -> Y v     | AOI21X1 | 0.277 | 0.167 |   2.216 |    2.947 | 
     | I0/SD/SDController/U210                        | C v -> Y ^     | OAI21X1 | 0.296 | 0.283 |   2.498 |    3.230 | 
     | I0/SD/SDController/LoadFIFO/U25                | A ^ -> Y v     | INVX2   | 0.237 | 0.231 |   2.730 |    3.461 | 
     | I0/SD/SDController/LoadFIFO/U55                | A v -> Y ^     | NAND2X1 | 0.419 | 0.368 |   3.098 |    3.829 | 
     | I0/SD/SDController/LoadFIFO/U14                | A ^ -> Y v     | NOR2X1  | 0.262 | 0.307 |   3.405 |    4.136 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U71     | A v -> Y ^     | NAND2X1 | 0.160 | 0.187 |   3.592 |    4.323 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U70     | B ^ -> Y v     | NOR2X1  | 0.265 | 0.228 |   3.820 |    4.551 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U127    | A v -> Y v     | AND2X2  | 0.079 | 0.242 |   4.061 |    4.793 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U123    | A v -> Y ^     | INVX2   | 0.464 | 0.340 |   4.401 |    5.132 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U22     | B ^ -> Y v     | NOR2X1  | 0.237 | 0.287 |   4.688 |    5.419 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U95     | A v -> Y ^     | XNOR2X1 | 0.155 | 0.192 |   4.880 |    5.611 | 
     | I0/SD/SDController/LoadFIFO/U20                | A ^ -> Y v     | MUX2X1  | 0.192 | 0.101 |   4.981 |    5.713 | 
     | I0/SD/SDController/LoadFIFO/U51                | A v -> Y ^     | INVX1   | 0.108 | 0.110 |   5.091 |    5.822 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[12] | D ^            | DFFSR   | 0.108 | 0.000 |   5.092 |    5.823 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | clk ^          |        | 0.000 |       |   0.000 |   -0.731 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.731 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[12] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.731 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin I0/receiveTOP/TIM/BITS/\cur_count_reg[3] /CLK 
Endpoint:   I0/receiveTOP/TIM/BITS/\cur_count_reg[3] /D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q      (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.183
+ Phase Shift                   6.000
= Required Time                 5.817
- Arrival Time                  5.080
= Slack Time                    0.737
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^          |         | 0.000 |       |   0.000 |    0.737 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.737 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5]      | CLK ^ -> Q v   | DFFSR   | 0.533 | 0.839 |   0.839 |    1.576 | 
     | I0/receiveTOP/RCU/U33                    | A v -> Y ^     | INVX1   | 0.322 | 0.331 |   1.171 |    1.908 | 
     | I0/receiveTOP/RCU/U75                    | B ^ -> Y ^     | AND2X2  | 0.191 | 0.240 |   1.410 |    2.148 | 
     | I0/receiveTOP/RCU/U180                   | C ^ -> Y v     | NAND3X1 | 0.195 | 0.090 |   1.500 |    2.237 | 
     | I0/receiveTOP/RCU/U45                    | A v -> Y ^     | INVX2   | 0.190 | 0.186 |   1.686 |    2.423 | 
     | I0/receiveTOP/RCU/U181                   | A ^ -> Y v     | NAND2X1 | 0.493 | 0.355 |   2.041 |    2.778 | 
     | I0/receiveTOP/RCU/U226                   | A v -> Y ^     | NAND3X1 | 0.251 | 0.329 |   2.370 |    3.108 | 
     | I0/receiveTOP/RCU/U227                   | B ^ -> Y v     | NOR2X1  | 0.250 | 0.245 |   2.615 |    3.352 | 
     | I0/receiveTOP/RCU/U232                   | A v -> Y ^     | NAND3X1 | 0.525 | 0.449 |   3.064 |    3.801 | 
     | I0/receiveTOP/RCU/U43                    | A ^ -> Y v     | INVX1   | 0.223 | 0.207 |   3.271 |    4.009 | 
     | I0/receiveTOP/RCU/U254                   | C v -> Y ^     | NAND3X1 | 0.863 | 0.618 |   3.890 |    4.627 | 
     | I0/receiveTOP/TIM/BITS/U39               | A ^ -> Y ^     | AND2X2  | 0.169 | 0.250 |   4.140 |    4.877 | 
     | I0/receiveTOP/TIM/BITS/U64               | B ^ -> Y v     | NAND3X1 | 0.194 | 0.090 |   4.230 |    4.967 | 
     | I0/receiveTOP/TIM/BITS/U40               | A v -> Y ^     | INVX2   | 0.193 | 0.188 |   4.418 |    5.155 | 
     | I0/receiveTOP/TIM/BITS/U34               | B ^ -> Y v     | NAND2X1 | 0.214 | 0.185 |   4.603 |    5.340 | 
     | I0/receiveTOP/TIM/BITS/U69               | B v -> Y ^     | NOR2X1  | 0.194 | 0.174 |   4.777 |    5.515 | 
     | I0/receiveTOP/TIM/BITS/U25               | A ^ -> Y v     | XOR2X1  | 0.125 | 0.187 |   4.964 |    5.702 | 
     | I0/receiveTOP/TIM/BITS/U71               | B v -> Y ^     | NAND2X1 | 0.134 | 0.115 |   5.080 |    5.817 | 
     | I0/receiveTOP/TIM/BITS/\cur_count_reg[3] | D ^            | DFFSR   | 0.134 | 0.000 |   5.080 |    5.817 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.000 |       |   0.000 |   -0.737 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.737 | 
     | I0/receiveTOP/TIM/BITS/\cur_count_reg[3] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.737 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin I0/receiveTOP/RCU/\cur_state_reg[4] /CLK 
Endpoint:   I0/receiveTOP/RCU/\cur_state_reg[4] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.110
+ Phase Shift                   6.000
= Required Time                 5.890
- Arrival Time                  5.149
= Slack Time                    0.741
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.000 |       |   0.000 |    0.741 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.741 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.533 | 0.839 |   0.839 |    1.580 | 
     | I0/receiveTOP/RCU/U33               | A v -> Y ^     | INVX1   | 0.322 | 0.331 |   1.171 |    1.912 | 
     | I0/receiveTOP/RCU/U75               | B ^ -> Y ^     | AND2X2  | 0.191 | 0.240 |   1.410 |    2.151 | 
     | I0/receiveTOP/RCU/U180              | C ^ -> Y v     | NAND3X1 | 0.195 | 0.090 |   1.500 |    2.241 | 
     | I0/receiveTOP/RCU/U45               | A v -> Y ^     | INVX2   | 0.190 | 0.186 |   1.686 |    2.427 | 
     | I0/receiveTOP/RCU/U181              | A ^ -> Y v     | NAND2X1 | 0.493 | 0.355 |   2.041 |    2.782 | 
     | I0/receiveTOP/RCU/U226              | A v -> Y ^     | NAND3X1 | 0.251 | 0.329 |   2.370 |    3.112 | 
     | I0/receiveTOP/RCU/U227              | B ^ -> Y v     | NOR2X1  | 0.250 | 0.245 |   2.615 |    3.356 | 
     | I0/receiveTOP/RCU/U232              | A v -> Y ^     | NAND3X1 | 0.525 | 0.449 |   3.064 |    3.805 | 
     | I0/receiveTOP/RCU/U43               | A ^ -> Y v     | INVX1   | 0.223 | 0.207 |   3.271 |    4.012 | 
     | I0/receiveTOP/RCU/U254              | C v -> Y ^     | NAND3X1 | 0.863 | 0.618 |   3.890 |    4.631 | 
     | I0/receiveTOP/RCU/U159              | A ^ -> Y v     | INVX1   | 0.287 | 0.234 |   4.124 |    4.865 | 
     | I0/receiveTOP/RCU/U289              | B v -> Y ^     | NAND3X1 | 0.197 | 0.226 |   4.350 |    5.091 | 
     | I0/receiveTOP/RCU/U290              | D ^ -> Y v     | OAI22X1 | 0.422 | 0.238 |   4.588 |    5.329 | 
     | I0/receiveTOP/RCU/U4                | A v -> Y ^     | INVX1   | 0.156 | 0.147 |   4.735 |    5.477 | 
     | I0/receiveTOP/RCU/U323              | A ^ -> Y v     | NAND2X1 | 0.340 | 0.153 |   4.889 |    5.630 | 
     | I0/receiveTOP/RCU/U371              | B v -> Y ^     | NAND2X1 | 0.190 | 0.180 |   5.069 |    5.810 | 
     | I0/receiveTOP/RCU/U372              | B ^ -> Y v     | NAND2X1 | 0.124 | 0.080 |   5.148 |    5.889 | 
     | I0/receiveTOP/RCU/\cur_state_reg[4] | D v            | DFFSR   | 0.124 | 0.000 |   5.149 |    5.890 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.000 |       |   0.000 |   -0.741 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.741 | 
     | I0/receiveTOP/RCU/\cur_state_reg[4] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.741 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin I0/receiveTOP/TIM/CLKS/\cur_count_reg[0] /CLK 
Endpoint:   I0/receiveTOP/TIM/CLKS/\cur_count_reg[0] /D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q      (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.185
+ Phase Shift                   6.000
= Required Time                 5.815
- Arrival Time                  5.049
= Slack Time                    0.765
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^          |         | 0.000 |       |   0.000 |    0.765 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.765 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5]      | CLK ^ -> Q v   | DFFSR   | 0.533 | 0.839 |   0.839 |    1.605 | 
     | I0/receiveTOP/RCU/U33                    | A v -> Y ^     | INVX1   | 0.322 | 0.331 |   1.170 |    1.936 | 
     | I0/receiveTOP/RCU/U75                    | B ^ -> Y ^     | AND2X2  | 0.191 | 0.240 |   1.410 |    2.176 | 
     | I0/receiveTOP/RCU/U180                   | C ^ -> Y v     | NAND3X1 | 0.195 | 0.090 |   1.500 |    2.266 | 
     | I0/receiveTOP/RCU/U45                    | A v -> Y ^     | INVX2   | 0.190 | 0.186 |   1.686 |    2.451 | 
     | I0/receiveTOP/RCU/U181                   | A ^ -> Y v     | NAND2X1 | 0.493 | 0.355 |   2.041 |    2.807 | 
     | I0/receiveTOP/RCU/U226                   | A v -> Y ^     | NAND3X1 | 0.251 | 0.329 |   2.370 |    3.136 | 
     | I0/receiveTOP/RCU/U227                   | B ^ -> Y v     | NOR2X1  | 0.250 | 0.245 |   2.615 |    3.380 | 
     | I0/receiveTOP/RCU/U232                   | A v -> Y ^     | NAND3X1 | 0.525 | 0.449 |   3.064 |    3.829 | 
     | I0/receiveTOP/RCU/U43                    | A ^ -> Y v     | INVX1   | 0.223 | 0.207 |   3.271 |    4.037 | 
     | I0/receiveTOP/RCU/U254                   | C v -> Y ^     | NAND3X1 | 0.863 | 0.618 |   3.890 |    4.655 | 
     | I0/receiveTOP/TIM/CLKS/U22               | A ^ -> Y v     | INVX1   | 0.504 | 0.493 |   4.383 |    5.148 | 
     | I0/receiveTOP/TIM/CLKS/U4                | A v -> Y v     | AND2X2  | 0.215 | 0.431 |   4.814 |    5.579 | 
     | I0/receiveTOP/TIM/CLKS/U6                | S v -> Y ^     | MUX2X1  | 0.147 | 0.235 |   5.049 |    5.815 | 
     | I0/receiveTOP/TIM/CLKS/\cur_count_reg[0] | D ^            | DFFSR   | 0.147 | 0.000 |   5.049 |    5.815 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.000 |       |   0.000 |   -0.765 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.765 | 
     | I0/receiveTOP/TIM/CLKS/\cur_count_reg[0] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.765 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[7] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[7] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.205
+ Phase Shift                   6.000
= Required Time                 5.795
- Arrival Time                  5.018
= Slack Time                    0.777
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.000 |       |   0.000 |    0.777 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.777 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.533 | 0.839 |   0.839 |    1.617 | 
     | I0/receiveTOP/RCU/U33               | A v -> Y ^     | INVX1   | 0.322 | 0.331 |   1.171 |    1.948 | 
     | I0/receiveTOP/RCU/U75               | B ^ -> Y ^     | AND2X2  | 0.191 | 0.240 |   1.410 |    2.188 | 
     | I0/receiveTOP/RCU/U180              | C ^ -> Y v     | NAND3X1 | 0.195 | 0.090 |   1.500 |    2.278 | 
     | I0/receiveTOP/RCU/U45               | A v -> Y ^     | INVX2   | 0.190 | 0.186 |   1.686 |    2.463 | 
     | I0/receiveTOP/RCU/U181              | A ^ -> Y v     | NAND2X1 | 0.493 | 0.355 |   2.041 |    2.819 | 
     | I0/receiveTOP/RCU/U226              | A v -> Y ^     | NAND3X1 | 0.251 | 0.329 |   2.370 |    3.148 | 
     | I0/receiveTOP/RCU/U227              | B ^ -> Y v     | NOR2X1  | 0.250 | 0.245 |   2.615 |    3.392 | 
     | I0/receiveTOP/RCU/U232              | A v -> Y ^     | NAND3X1 | 0.525 | 0.449 |   3.064 |    3.841 | 
     | I0/receiveTOP/CRC16/U28             | B ^ -> Y v     | OAI21X1 | 0.221 | 0.096 |   3.160 |    3.937 | 
     | I0/receiveTOP/CRC16/U21             | A v -> Y v     | OR2X2   | 0.085 | 0.207 |   3.367 |    4.145 | 
     | I0/receiveTOP/CRC16/U19             | A v -> Y ^     | INVX2   | 1.016 | 0.645 |   4.012 |    4.790 | 
     | I0/receiveTOP/CRC16/U23             | A ^ -> Y ^     | AND2X2  | 0.108 | 0.184 |   4.196 |    4.974 | 
     | I0/receiveTOP/CRC16/U26             | A ^ -> Y v     | INVX2   | 0.623 | 0.505 |   4.701 |    5.478 | 
     | I0/receiveTOP/CRC16/U47             | A v -> Y ^     | NAND2X1 | 0.242 | 0.316 |   5.017 |    5.794 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[7] | D ^            | DFFSR   | 0.242 | 0.001 |   5.018 |    5.795 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.000 |       |   0.000 |   -0.777 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.777 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[7] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.777 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[8] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[8] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.205
+ Phase Shift                   6.000
= Required Time                 5.795
- Arrival Time                  5.015
= Slack Time                    0.780
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.000 |       |   0.000 |    0.780 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.780 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.533 | 0.839 |   0.839 |    1.619 | 
     | I0/receiveTOP/RCU/U33               | A v -> Y ^     | INVX1   | 0.322 | 0.331 |   1.171 |    1.951 | 
     | I0/receiveTOP/RCU/U75               | B ^ -> Y ^     | AND2X2  | 0.191 | 0.240 |   1.410 |    2.190 | 
     | I0/receiveTOP/RCU/U180              | C ^ -> Y v     | NAND3X1 | 0.195 | 0.090 |   1.500 |    2.280 | 
     | I0/receiveTOP/RCU/U45               | A v -> Y ^     | INVX2   | 0.190 | 0.186 |   1.686 |    2.466 | 
     | I0/receiveTOP/RCU/U181              | A ^ -> Y v     | NAND2X1 | 0.493 | 0.355 |   2.041 |    2.821 | 
     | I0/receiveTOP/RCU/U226              | A v -> Y ^     | NAND3X1 | 0.251 | 0.329 |   2.370 |    3.151 | 
     | I0/receiveTOP/RCU/U227              | B ^ -> Y v     | NOR2X1  | 0.250 | 0.245 |   2.615 |    3.395 | 
     | I0/receiveTOP/RCU/U232              | A v -> Y ^     | NAND3X1 | 0.525 | 0.449 |   3.064 |    3.844 | 
     | I0/receiveTOP/CRC16/U28             | B ^ -> Y v     | OAI21X1 | 0.221 | 0.096 |   3.160 |    3.940 | 
     | I0/receiveTOP/CRC16/U21             | A v -> Y v     | OR2X2   | 0.085 | 0.207 |   3.367 |    4.147 | 
     | I0/receiveTOP/CRC16/U19             | A v -> Y ^     | INVX2   | 1.016 | 0.645 |   4.012 |    4.793 | 
     | I0/receiveTOP/CRC16/U23             | A ^ -> Y ^     | AND2X2  | 0.108 | 0.184 |   4.196 |    4.976 | 
     | I0/receiveTOP/CRC16/U26             | A ^ -> Y v     | INVX2   | 0.623 | 0.505 |   4.701 |    5.481 | 
     | I0/receiveTOP/CRC16/U45             | A v -> Y ^     | NAND2X1 | 0.240 | 0.314 |   5.015 |    5.795 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[8] | D ^            | DFFSR   | 0.240 | 0.001 |   5.015 |    5.795 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.000 |       |   0.000 |   -0.780 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.780 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[8] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.780 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[2] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[2] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.205
+ Phase Shift                   6.000
= Required Time                 5.795
- Arrival Time                  5.013
= Slack Time                    0.782
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.000 |       |   0.000 |    0.782 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.782 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.533 | 0.839 |   0.839 |    1.621 | 
     | I0/receiveTOP/RCU/U33               | A v -> Y ^     | INVX1   | 0.322 | 0.331 |   1.171 |    1.953 | 
     | I0/receiveTOP/RCU/U75               | B ^ -> Y ^     | AND2X2  | 0.191 | 0.240 |   1.410 |    2.192 | 
     | I0/receiveTOP/RCU/U180              | C ^ -> Y v     | NAND3X1 | 0.195 | 0.090 |   1.500 |    2.282 | 
     | I0/receiveTOP/RCU/U45               | A v -> Y ^     | INVX2   | 0.190 | 0.186 |   1.686 |    2.468 | 
     | I0/receiveTOP/RCU/U181              | A ^ -> Y v     | NAND2X1 | 0.493 | 0.355 |   2.041 |    2.823 | 
     | I0/receiveTOP/RCU/U226              | A v -> Y ^     | NAND3X1 | 0.251 | 0.329 |   2.370 |    3.152 | 
     | I0/receiveTOP/RCU/U227              | B ^ -> Y v     | NOR2X1  | 0.250 | 0.245 |   2.615 |    3.397 | 
     | I0/receiveTOP/RCU/U232              | A v -> Y ^     | NAND3X1 | 0.525 | 0.449 |   3.064 |    3.846 | 
     | I0/receiveTOP/CRC16/U28             | B ^ -> Y v     | OAI21X1 | 0.221 | 0.096 |   3.160 |    3.942 | 
     | I0/receiveTOP/CRC16/U21             | A v -> Y v     | OR2X2   | 0.085 | 0.207 |   3.367 |    4.149 | 
     | I0/receiveTOP/CRC16/U19             | A v -> Y ^     | INVX2   | 1.016 | 0.645 |   4.012 |    4.795 | 
     | I0/receiveTOP/CRC16/U23             | A ^ -> Y ^     | AND2X2  | 0.108 | 0.184 |   4.196 |    4.978 | 
     | I0/receiveTOP/CRC16/U26             | A ^ -> Y v     | INVX2   | 0.623 | 0.505 |   4.701 |    5.483 | 
     | I0/receiveTOP/CRC16/U58             | A v -> Y ^     | NAND2X1 | 0.241 | 0.312 |   5.013 |    5.795 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[2] | D ^            | DFFSR   | 0.241 | 0.001 |   5.013 |    5.795 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.000 |       |   0.000 |   -0.782 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.782 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[2] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.782 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[5] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[5] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.203
+ Phase Shift                   6.000
= Required Time                 5.797
- Arrival Time                  5.009
= Slack Time                    0.787
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.000 |       |   0.000 |    0.787 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.787 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.533 | 0.839 |   0.839 |    1.626 | 
     | I0/receiveTOP/RCU/U33               | A v -> Y ^     | INVX1   | 0.322 | 0.331 |   1.171 |    1.958 | 
     | I0/receiveTOP/RCU/U75               | B ^ -> Y ^     | AND2X2  | 0.191 | 0.240 |   1.410 |    2.197 | 
     | I0/receiveTOP/RCU/U180              | C ^ -> Y v     | NAND3X1 | 0.195 | 0.090 |   1.500 |    2.287 | 
     | I0/receiveTOP/RCU/U45               | A v -> Y ^     | INVX2   | 0.190 | 0.186 |   1.686 |    2.473 | 
     | I0/receiveTOP/RCU/U181              | A ^ -> Y v     | NAND2X1 | 0.493 | 0.355 |   2.041 |    2.828 | 
     | I0/receiveTOP/RCU/U226              | A v -> Y ^     | NAND3X1 | 0.251 | 0.329 |   2.370 |    3.158 | 
     | I0/receiveTOP/RCU/U227              | B ^ -> Y v     | NOR2X1  | 0.250 | 0.245 |   2.615 |    3.402 | 
     | I0/receiveTOP/RCU/U232              | A v -> Y ^     | NAND3X1 | 0.525 | 0.449 |   3.064 |    3.851 | 
     | I0/receiveTOP/CRC16/U28             | B ^ -> Y v     | OAI21X1 | 0.221 | 0.096 |   3.160 |    3.947 | 
     | I0/receiveTOP/CRC16/U21             | A v -> Y v     | OR2X2   | 0.085 | 0.207 |   3.367 |    4.154 | 
     | I0/receiveTOP/CRC16/U19             | A v -> Y ^     | INVX2   | 1.016 | 0.645 |   4.012 |    4.800 | 
     | I0/receiveTOP/CRC16/U23             | A ^ -> Y ^     | AND2X2  | 0.108 | 0.184 |   4.196 |    4.983 | 
     | I0/receiveTOP/CRC16/U26             | A ^ -> Y v     | INVX2   | 0.623 | 0.505 |   4.701 |    5.488 | 
     | I0/receiveTOP/CRC16/U51             | A v -> Y ^     | NAND2X1 | 0.234 | 0.308 |   5.009 |    5.796 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[5] | D ^            | DFFSR   | 0.234 | 0.001 |   5.009 |    5.797 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.000 |       |   0.000 |   -0.787 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.787 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[5] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.787 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[15] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[15] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q  (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.202
+ Phase Shift                   6.000
= Required Time                 5.798
- Arrival Time                  4.999
= Slack Time                    0.798
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                      | clk ^          |         | 0.000 |       |   0.000 |    0.798 | 
     | U7                                   | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.798 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5]  | CLK ^ -> Q v   | DFFSR   | 0.533 | 0.839 |   0.839 |    1.638 | 
     | I0/receiveTOP/RCU/U33                | A v -> Y ^     | INVX1   | 0.322 | 0.331 |   1.171 |    1.969 | 
     | I0/receiveTOP/RCU/U75                | B ^ -> Y ^     | AND2X2  | 0.191 | 0.240 |   1.410 |    2.209 | 
     | I0/receiveTOP/RCU/U180               | C ^ -> Y v     | NAND3X1 | 0.195 | 0.090 |   1.500 |    2.299 | 
     | I0/receiveTOP/RCU/U45                | A v -> Y ^     | INVX2   | 0.190 | 0.186 |   1.686 |    2.484 | 
     | I0/receiveTOP/RCU/U181               | A ^ -> Y v     | NAND2X1 | 0.493 | 0.355 |   2.041 |    2.840 | 
     | I0/receiveTOP/RCU/U226               | A v -> Y ^     | NAND3X1 | 0.251 | 0.329 |   2.370 |    3.169 | 
     | I0/receiveTOP/RCU/U227               | B ^ -> Y v     | NOR2X1  | 0.250 | 0.245 |   2.615 |    3.413 | 
     | I0/receiveTOP/RCU/U232               | A v -> Y ^     | NAND3X1 | 0.525 | 0.449 |   3.064 |    3.862 | 
     | I0/receiveTOP/CRC16/U28              | B ^ -> Y v     | OAI21X1 | 0.221 | 0.096 |   3.160 |    3.958 | 
     | I0/receiveTOP/CRC16/U21              | A v -> Y v     | OR2X2   | 0.085 | 0.207 |   3.367 |    4.166 | 
     | I0/receiveTOP/CRC16/U19              | A v -> Y ^     | INVX2   | 1.016 | 0.645 |   4.012 |    4.811 | 
     | I0/receiveTOP/CRC16/U23              | A ^ -> Y ^     | AND2X2  | 0.108 | 0.184 |   4.196 |    4.995 | 
     | I0/receiveTOP/CRC16/U26              | A ^ -> Y v     | INVX2   | 0.623 | 0.505 |   4.701 |    5.499 | 
     | I0/receiveTOP/CRC16/U31              | A v -> Y ^     | NAND2X1 | 0.228 | 0.298 |   4.999 |    5.797 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[15] | D ^            | DFFSR   | 0.228 | 0.001 |   4.999 |    5.798 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                      |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                      | clk ^          |        | 0.000 |       |   0.000 |   -0.798 | 
     | U7                                   | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.798 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[15] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.798 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[4] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[4] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.201
+ Phase Shift                   6.000
= Required Time                 5.799
- Arrival Time                  4.999
= Slack Time                    0.800
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.000 |       |   0.000 |    0.800 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.800 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.533 | 0.839 |   0.839 |    1.639 | 
     | I0/receiveTOP/RCU/U33               | A v -> Y ^     | INVX1   | 0.322 | 0.331 |   1.171 |    1.971 | 
     | I0/receiveTOP/RCU/U75               | B ^ -> Y ^     | AND2X2  | 0.191 | 0.240 |   1.410 |    2.210 | 
     | I0/receiveTOP/RCU/U180              | C ^ -> Y v     | NAND3X1 | 0.195 | 0.090 |   1.500 |    2.300 | 
     | I0/receiveTOP/RCU/U45               | A v -> Y ^     | INVX2   | 0.190 | 0.186 |   1.686 |    2.486 | 
     | I0/receiveTOP/RCU/U181              | A ^ -> Y v     | NAND2X1 | 0.493 | 0.355 |   2.041 |    2.841 | 
     | I0/receiveTOP/RCU/U226              | A v -> Y ^     | NAND3X1 | 0.251 | 0.329 |   2.370 |    3.170 | 
     | I0/receiveTOP/RCU/U227              | B ^ -> Y v     | NOR2X1  | 0.250 | 0.245 |   2.615 |    3.415 | 
     | I0/receiveTOP/RCU/U232              | A v -> Y ^     | NAND3X1 | 0.525 | 0.449 |   3.064 |    3.864 | 
     | I0/receiveTOP/CRC16/U28             | B ^ -> Y v     | OAI21X1 | 0.221 | 0.096 |   3.160 |    3.960 | 
     | I0/receiveTOP/CRC16/U21             | A v -> Y v     | OR2X2   | 0.085 | 0.207 |   3.367 |    4.167 | 
     | I0/receiveTOP/CRC16/U19             | A v -> Y ^     | INVX2   | 1.016 | 0.645 |   4.012 |    4.812 | 
     | I0/receiveTOP/CRC16/U23             | A ^ -> Y ^     | AND2X2  | 0.108 | 0.184 |   4.196 |    4.996 | 
     | I0/receiveTOP/CRC16/U26             | A ^ -> Y v     | INVX2   | 0.623 | 0.505 |   4.701 |    5.501 | 
     | I0/receiveTOP/CRC16/U53             | A v -> Y ^     | NAND2X1 | 0.223 | 0.297 |   4.998 |    5.798 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[4] | D ^            | DFFSR   | 0.223 | 0.000 |   4.999 |    5.799 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.000 |       |   0.000 |   -0.800 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.800 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[4] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.800 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[0] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[0] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.201
+ Phase Shift                   6.000
= Required Time                 5.799
- Arrival Time                  4.995
= Slack Time                    0.804
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.000 |       |   0.000 |    0.804 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.804 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.533 | 0.839 |   0.839 |    1.643 | 
     | I0/receiveTOP/RCU/U33               | A v -> Y ^     | INVX1   | 0.322 | 0.331 |   1.171 |    1.974 | 
     | I0/receiveTOP/RCU/U75               | B ^ -> Y ^     | AND2X2  | 0.191 | 0.240 |   1.410 |    2.214 | 
     | I0/receiveTOP/RCU/U180              | C ^ -> Y v     | NAND3X1 | 0.195 | 0.090 |   1.500 |    2.304 | 
     | I0/receiveTOP/RCU/U45               | A v -> Y ^     | INVX2   | 0.190 | 0.186 |   1.686 |    2.490 | 
     | I0/receiveTOP/RCU/U181              | A ^ -> Y v     | NAND2X1 | 0.493 | 0.355 |   2.041 |    2.845 | 
     | I0/receiveTOP/RCU/U226              | A v -> Y ^     | NAND3X1 | 0.251 | 0.329 |   2.370 |    3.174 | 
     | I0/receiveTOP/RCU/U227              | B ^ -> Y v     | NOR2X1  | 0.250 | 0.245 |   2.615 |    3.419 | 
     | I0/receiveTOP/RCU/U232              | A v -> Y ^     | NAND3X1 | 0.525 | 0.449 |   3.064 |    3.868 | 
     | I0/receiveTOP/CRC16/U28             | B ^ -> Y v     | OAI21X1 | 0.221 | 0.096 |   3.160 |    3.964 | 
     | I0/receiveTOP/CRC16/U21             | A v -> Y v     | OR2X2   | 0.085 | 0.207 |   3.367 |    4.171 | 
     | I0/receiveTOP/CRC16/U19             | A v -> Y ^     | INVX2   | 1.016 | 0.645 |   4.012 |    4.816 | 
     | I0/receiveTOP/CRC16/U23             | A ^ -> Y ^     | AND2X2  | 0.108 | 0.184 |   4.196 |    5.000 | 
     | I0/receiveTOP/CRC16/U26             | A ^ -> Y v     | INVX2   | 0.623 | 0.505 |   4.701 |    5.505 | 
     | I0/receiveTOP/CRC16/U63             | A v -> Y ^     | NAND2X1 | 0.223 | 0.293 |   4.995 |    5.798 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[0] | D ^            | DFFSR   | 0.223 | 0.001 |   4.995 |    5.799 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.000 |       |   0.000 |   -0.804 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.804 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[0] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.804 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[6] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[6] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.200
+ Phase Shift                   6.000
= Required Time                 5.800
- Arrival Time                  4.994
= Slack Time                    0.806
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.000 |       |   0.000 |    0.806 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.806 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.533 | 0.839 |   0.839 |    1.645 | 
     | I0/receiveTOP/RCU/U33               | A v -> Y ^     | INVX1   | 0.322 | 0.331 |   1.171 |    1.977 | 
     | I0/receiveTOP/RCU/U75               | B ^ -> Y ^     | AND2X2  | 0.191 | 0.240 |   1.410 |    2.216 | 
     | I0/receiveTOP/RCU/U180              | C ^ -> Y v     | NAND3X1 | 0.195 | 0.090 |   1.500 |    2.306 | 
     | I0/receiveTOP/RCU/U45               | A v -> Y ^     | INVX2   | 0.190 | 0.186 |   1.686 |    2.492 | 
     | I0/receiveTOP/RCU/U181              | A ^ -> Y v     | NAND2X1 | 0.493 | 0.355 |   2.041 |    2.847 | 
     | I0/receiveTOP/RCU/U226              | A v -> Y ^     | NAND3X1 | 0.251 | 0.329 |   2.370 |    3.176 | 
     | I0/receiveTOP/RCU/U227              | B ^ -> Y v     | NOR2X1  | 0.250 | 0.245 |   2.615 |    3.421 | 
     | I0/receiveTOP/RCU/U232              | A v -> Y ^     | NAND3X1 | 0.525 | 0.449 |   3.064 |    3.870 | 
     | I0/receiveTOP/CRC16/U28             | B ^ -> Y v     | OAI21X1 | 0.221 | 0.096 |   3.160 |    3.966 | 
     | I0/receiveTOP/CRC16/U21             | A v -> Y v     | OR2X2   | 0.085 | 0.207 |   3.367 |    4.173 | 
     | I0/receiveTOP/CRC16/U19             | A v -> Y ^     | INVX2   | 1.016 | 0.645 |   4.012 |    4.819 | 
     | I0/receiveTOP/CRC16/U23             | A ^ -> Y ^     | AND2X2  | 0.108 | 0.184 |   4.196 |    5.002 | 
     | I0/receiveTOP/CRC16/U26             | A ^ -> Y v     | INVX2   | 0.623 | 0.505 |   4.701 |    5.507 | 
     | I0/receiveTOP/CRC16/U49             | A v -> Y ^     | NAND2X1 | 0.219 | 0.292 |   4.993 |    5.799 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[6] | D ^            | DFFSR   | 0.219 | 0.000 |   4.994 |    5.800 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.000 |       |   0.000 |   -0.806 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.806 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[6] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.806 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[12] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[12] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q  (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.200
+ Phase Shift                   6.000
= Required Time                 5.800
- Arrival Time                  4.993
= Slack Time                    0.806
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                      | clk ^          |         | 0.000 |       |   0.000 |    0.806 | 
     | U7                                   | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.806 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5]  | CLK ^ -> Q v   | DFFSR   | 0.533 | 0.839 |   0.839 |    1.646 | 
     | I0/receiveTOP/RCU/U33                | A v -> Y ^     | INVX1   | 0.322 | 0.331 |   1.171 |    1.977 | 
     | I0/receiveTOP/RCU/U75                | B ^ -> Y ^     | AND2X2  | 0.191 | 0.240 |   1.410 |    2.217 | 
     | I0/receiveTOP/RCU/U180               | C ^ -> Y v     | NAND3X1 | 0.195 | 0.090 |   1.500 |    2.306 | 
     | I0/receiveTOP/RCU/U45                | A v -> Y ^     | INVX2   | 0.190 | 0.186 |   1.686 |    2.492 | 
     | I0/receiveTOP/RCU/U181               | A ^ -> Y v     | NAND2X1 | 0.493 | 0.355 |   2.041 |    2.847 | 
     | I0/receiveTOP/RCU/U226               | A v -> Y ^     | NAND3X1 | 0.251 | 0.329 |   2.370 |    3.177 | 
     | I0/receiveTOP/RCU/U227               | B ^ -> Y v     | NOR2X1  | 0.250 | 0.245 |   2.615 |    3.421 | 
     | I0/receiveTOP/RCU/U232               | A v -> Y ^     | NAND3X1 | 0.525 | 0.449 |   3.064 |    3.870 | 
     | I0/receiveTOP/CRC16/U28              | B ^ -> Y v     | OAI21X1 | 0.221 | 0.096 |   3.160 |    3.966 | 
     | I0/receiveTOP/CRC16/U21              | A v -> Y v     | OR2X2   | 0.085 | 0.207 |   3.367 |    4.173 | 
     | I0/receiveTOP/CRC16/U19              | A v -> Y ^     | INVX2   | 1.016 | 0.645 |   4.012 |    4.819 | 
     | I0/receiveTOP/CRC16/U23              | A ^ -> Y ^     | AND2X2  | 0.108 | 0.184 |   4.196 |    5.003 | 
     | I0/receiveTOP/CRC16/U26              | A ^ -> Y v     | INVX2   | 0.623 | 0.505 |   4.701 |    5.507 | 
     | I0/receiveTOP/CRC16/U37              | A v -> Y ^     | NAND2X1 | 0.219 | 0.292 |   4.993 |    5.799 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[12] | D ^            | DFFSR   | 0.219 | 0.000 |   4.993 |    5.800 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                      |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                      | clk ^          |        | 0.000 |       |   0.000 |   -0.806 | 
     | U7                                   | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.806 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[12] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.806 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[1] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[1] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.201
+ Phase Shift                   6.000
= Required Time                 5.799
- Arrival Time                  4.991
= Slack Time                    0.808
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.000 |       |   0.000 |    0.808 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.808 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.533 | 0.839 |   0.839 |    1.647 | 
     | I0/receiveTOP/RCU/U33               | A v -> Y ^     | INVX1   | 0.322 | 0.331 |   1.171 |    1.979 | 
     | I0/receiveTOP/RCU/U75               | B ^ -> Y ^     | AND2X2  | 0.191 | 0.240 |   1.410 |    2.218 | 
     | I0/receiveTOP/RCU/U180              | C ^ -> Y v     | NAND3X1 | 0.195 | 0.090 |   1.500 |    2.308 | 
     | I0/receiveTOP/RCU/U45               | A v -> Y ^     | INVX2   | 0.190 | 0.186 |   1.686 |    2.494 | 
     | I0/receiveTOP/RCU/U181              | A ^ -> Y v     | NAND2X1 | 0.493 | 0.355 |   2.041 |    2.849 | 
     | I0/receiveTOP/RCU/U226              | A v -> Y ^     | NAND3X1 | 0.251 | 0.329 |   2.370 |    3.179 | 
     | I0/receiveTOP/RCU/U227              | B ^ -> Y v     | NOR2X1  | 0.250 | 0.245 |   2.615 |    3.423 | 
     | I0/receiveTOP/RCU/U232              | A v -> Y ^     | NAND3X1 | 0.525 | 0.449 |   3.064 |    3.872 | 
     | I0/receiveTOP/CRC16/U28             | B ^ -> Y v     | OAI21X1 | 0.221 | 0.096 |   3.160 |    3.968 | 
     | I0/receiveTOP/CRC16/U21             | A v -> Y v     | OR2X2   | 0.085 | 0.207 |   3.367 |    4.175 | 
     | I0/receiveTOP/CRC16/U19             | A v -> Y ^     | INVX2   | 1.016 | 0.645 |   4.012 |    4.821 | 
     | I0/receiveTOP/CRC16/U23             | A ^ -> Y ^     | AND2X2  | 0.108 | 0.184 |   4.196 |    5.004 | 
     | I0/receiveTOP/CRC16/U26             | A ^ -> Y v     | INVX2   | 0.623 | 0.505 |   4.701 |    5.509 | 
     | I0/receiveTOP/CRC16/U60             | A v -> Y ^     | NAND2X1 | 0.220 | 0.290 |   4.991 |    5.799 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[1] | D ^            | DFFSR   | 0.220 | 0.000 |   4.991 |    5.799 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.000 |       |   0.000 |   -0.808 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.808 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[1] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.808 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[11] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[11] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q  (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.200
+ Phase Shift                   6.000
= Required Time                 5.800
- Arrival Time                  4.991
= Slack Time                    0.810
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                      | clk ^          |         | 0.000 |       |   0.000 |    0.810 | 
     | U7                                   | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.810 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5]  | CLK ^ -> Q v   | DFFSR   | 0.533 | 0.839 |   0.839 |    1.649 | 
     | I0/receiveTOP/RCU/U33                | A v -> Y ^     | INVX1   | 0.322 | 0.331 |   1.171 |    1.980 | 
     | I0/receiveTOP/RCU/U75                | B ^ -> Y ^     | AND2X2  | 0.191 | 0.240 |   1.410 |    2.220 | 
     | I0/receiveTOP/RCU/U180               | C ^ -> Y v     | NAND3X1 | 0.195 | 0.090 |   1.500 |    2.310 | 
     | I0/receiveTOP/RCU/U45                | A v -> Y ^     | INVX2   | 0.190 | 0.186 |   1.686 |    2.496 | 
     | I0/receiveTOP/RCU/U181               | A ^ -> Y v     | NAND2X1 | 0.493 | 0.355 |   2.041 |    2.851 | 
     | I0/receiveTOP/RCU/U226               | A v -> Y ^     | NAND3X1 | 0.251 | 0.329 |   2.370 |    3.180 | 
     | I0/receiveTOP/RCU/U227               | B ^ -> Y v     | NOR2X1  | 0.250 | 0.245 |   2.615 |    3.425 | 
     | I0/receiveTOP/RCU/U232               | A v -> Y ^     | NAND3X1 | 0.525 | 0.449 |   3.064 |    3.874 | 
     | I0/receiveTOP/CRC16/U28              | B ^ -> Y v     | OAI21X1 | 0.221 | 0.096 |   3.160 |    3.970 | 
     | I0/receiveTOP/CRC16/U21              | A v -> Y v     | OR2X2   | 0.085 | 0.207 |   3.367 |    4.177 | 
     | I0/receiveTOP/CRC16/U19              | A v -> Y ^     | INVX2   | 1.016 | 0.645 |   4.012 |    4.822 | 
     | I0/receiveTOP/CRC16/U23              | A ^ -> Y ^     | AND2X2  | 0.108 | 0.184 |   4.196 |    5.006 | 
     | I0/receiveTOP/CRC16/U26              | A ^ -> Y v     | INVX2   | 0.623 | 0.505 |   4.701 |    5.511 | 
     | I0/receiveTOP/CRC16/U39              | A v -> Y ^     | NAND2X1 | 0.216 | 0.289 |   4.990 |    5.800 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[11] | D ^            | DFFSR   | 0.216 | 0.000 |   4.991 |    5.800 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                      |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                      | clk ^          |        | 0.000 |       |   0.000 |   -0.810 | 
     | U7                                   | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.810 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[11] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.810 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[9] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[9] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.199
+ Phase Shift                   6.000
= Required Time                 5.801
- Arrival Time                  4.988
= Slack Time                    0.813
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.000 |       |   0.000 |    0.813 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.813 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.533 | 0.839 |   0.839 |    1.652 | 
     | I0/receiveTOP/RCU/U33               | A v -> Y ^     | INVX1   | 0.322 | 0.331 |   1.171 |    1.984 | 
     | I0/receiveTOP/RCU/U75               | B ^ -> Y ^     | AND2X2  | 0.191 | 0.240 |   1.410 |    2.223 | 
     | I0/receiveTOP/RCU/U180              | C ^ -> Y v     | NAND3X1 | 0.195 | 0.090 |   1.500 |    2.313 | 
     | I0/receiveTOP/RCU/U45               | A v -> Y ^     | INVX2   | 0.190 | 0.186 |   1.686 |    2.499 | 
     | I0/receiveTOP/RCU/U181              | A ^ -> Y v     | NAND2X1 | 0.493 | 0.355 |   2.041 |    2.854 | 
     | I0/receiveTOP/RCU/U226              | A v -> Y ^     | NAND3X1 | 0.251 | 0.329 |   2.370 |    3.183 | 
     | I0/receiveTOP/RCU/U227              | B ^ -> Y v     | NOR2X1  | 0.250 | 0.245 |   2.615 |    3.428 | 
     | I0/receiveTOP/RCU/U232              | A v -> Y ^     | NAND3X1 | 0.525 | 0.449 |   3.064 |    3.877 | 
     | I0/receiveTOP/CRC16/U28             | B ^ -> Y v     | OAI21X1 | 0.221 | 0.096 |   3.160 |    3.973 | 
     | I0/receiveTOP/CRC16/U21             | A v -> Y v     | OR2X2   | 0.085 | 0.207 |   3.367 |    4.180 | 
     | I0/receiveTOP/CRC16/U19             | A v -> Y ^     | INVX2   | 1.016 | 0.645 |   4.012 |    4.826 | 
     | I0/receiveTOP/CRC16/U23             | A ^ -> Y ^     | AND2X2  | 0.108 | 0.184 |   4.196 |    5.009 | 
     | I0/receiveTOP/CRC16/U26             | A ^ -> Y v     | INVX2   | 0.623 | 0.505 |   4.701 |    5.514 | 
     | I0/receiveTOP/CRC16/U43             | A v -> Y ^     | NAND2X1 | 0.213 | 0.286 |   4.988 |    5.801 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[9] | D ^            | DFFSR   | 0.213 | 0.000 |   4.988 |    5.801 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.000 |       |   0.000 |   -0.813 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.813 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[9] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.813 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[3] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[3] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.199
+ Phase Shift                   6.000
= Required Time                 5.801
- Arrival Time                  4.987
= Slack Time                    0.814
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.000 |       |   0.000 |    0.814 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.814 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.533 | 0.839 |   0.839 |    1.653 | 
     | I0/receiveTOP/RCU/U33               | A v -> Y ^     | INVX1   | 0.322 | 0.331 |   1.171 |    1.984 | 
     | I0/receiveTOP/RCU/U75               | B ^ -> Y ^     | AND2X2  | 0.191 | 0.240 |   1.410 |    2.224 | 
     | I0/receiveTOP/RCU/U180              | C ^ -> Y v     | NAND3X1 | 0.195 | 0.090 |   1.500 |    2.314 | 
     | I0/receiveTOP/RCU/U45               | A v -> Y ^     | INVX2   | 0.190 | 0.186 |   1.686 |    2.500 | 
     | I0/receiveTOP/RCU/U181              | A ^ -> Y v     | NAND2X1 | 0.493 | 0.355 |   2.041 |    2.855 | 
     | I0/receiveTOP/RCU/U226              | A v -> Y ^     | NAND3X1 | 0.251 | 0.329 |   2.370 |    3.184 | 
     | I0/receiveTOP/RCU/U227              | B ^ -> Y v     | NOR2X1  | 0.250 | 0.245 |   2.615 |    3.429 | 
     | I0/receiveTOP/RCU/U232              | A v -> Y ^     | NAND3X1 | 0.525 | 0.449 |   3.064 |    3.878 | 
     | I0/receiveTOP/CRC16/U28             | B ^ -> Y v     | OAI21X1 | 0.221 | 0.096 |   3.160 |    3.974 | 
     | I0/receiveTOP/CRC16/U21             | A v -> Y v     | OR2X2   | 0.085 | 0.207 |   3.367 |    4.181 | 
     | I0/receiveTOP/CRC16/U19             | A v -> Y ^     | INVX2   | 1.016 | 0.645 |   4.012 |    4.826 | 
     | I0/receiveTOP/CRC16/U23             | A ^ -> Y ^     | AND2X2  | 0.108 | 0.184 |   4.196 |    5.010 | 
     | I0/receiveTOP/CRC16/U26             | A ^ -> Y v     | INVX2   | 0.623 | 0.505 |   4.701 |    5.515 | 
     | I0/receiveTOP/CRC16/U55             | A v -> Y ^     | NAND2X1 | 0.213 | 0.286 |   4.987 |    5.801 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[3] | D ^            | DFFSR   | 0.213 | 0.000 |   4.987 |    5.801 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.000 |       |   0.000 |   -0.814 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.814 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[3] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.814 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[10] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[10] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q  (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.199
+ Phase Shift                   6.000
= Required Time                 5.801
- Arrival Time                  4.987
= Slack Time                    0.814
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                      | clk ^          |         | 0.000 |       |   0.000 |    0.814 | 
     | U7                                   | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.814 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5]  | CLK ^ -> Q v   | DFFSR   | 0.533 | 0.839 |   0.839 |    1.653 | 
     | I0/receiveTOP/RCU/U33                | A v -> Y ^     | INVX1   | 0.322 | 0.331 |   1.171 |    1.984 | 
     | I0/receiveTOP/RCU/U75                | B ^ -> Y ^     | AND2X2  | 0.191 | 0.240 |   1.410 |    2.224 | 
     | I0/receiveTOP/RCU/U180               | C ^ -> Y v     | NAND3X1 | 0.195 | 0.090 |   1.500 |    2.314 | 
     | I0/receiveTOP/RCU/U45                | A v -> Y ^     | INVX2   | 0.190 | 0.186 |   1.686 |    2.500 | 
     | I0/receiveTOP/RCU/U181               | A ^ -> Y v     | NAND2X1 | 0.493 | 0.355 |   2.041 |    2.855 | 
     | I0/receiveTOP/RCU/U226               | A v -> Y ^     | NAND3X1 | 0.251 | 0.329 |   2.370 |    3.184 | 
     | I0/receiveTOP/RCU/U227               | B ^ -> Y v     | NOR2X1  | 0.250 | 0.245 |   2.615 |    3.429 | 
     | I0/receiveTOP/RCU/U232               | A v -> Y ^     | NAND3X1 | 0.525 | 0.449 |   3.064 |    3.878 | 
     | I0/receiveTOP/CRC16/U28              | B ^ -> Y v     | OAI21X1 | 0.221 | 0.096 |   3.160 |    3.974 | 
     | I0/receiveTOP/CRC16/U21              | A v -> Y v     | OR2X2   | 0.085 | 0.207 |   3.367 |    4.181 | 
     | I0/receiveTOP/CRC16/U19              | A v -> Y ^     | INVX2   | 1.016 | 0.645 |   4.012 |    4.826 | 
     | I0/receiveTOP/CRC16/U23              | A ^ -> Y ^     | AND2X2  | 0.108 | 0.184 |   4.196 |    5.010 | 
     | I0/receiveTOP/CRC16/U26              | A ^ -> Y v     | INVX2   | 0.623 | 0.505 |   4.701 |    5.515 | 
     | I0/receiveTOP/CRC16/U41              | A v -> Y ^     | NAND2X1 | 0.213 | 0.286 |   4.987 |    5.801 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[10] | D ^            | DFFSR   | 0.213 | 0.000 |   4.987 |    5.801 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                      |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                      | clk ^          |        | 0.000 |       |   0.000 |   -0.814 | 
     | U7                                   | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.814 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[10] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.814 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[14] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[14] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q  (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.199
+ Phase Shift                   6.000
= Required Time                 5.801
- Arrival Time                  4.984
= Slack Time                    0.817
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                      | clk ^          |         | 0.000 |       |   0.000 |    0.817 | 
     | U7                                   | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.817 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5]  | CLK ^ -> Q v   | DFFSR   | 0.533 | 0.839 |   0.839 |    1.656 | 
     | I0/receiveTOP/RCU/U33                | A v -> Y ^     | INVX1   | 0.322 | 0.331 |   1.171 |    1.987 | 
     | I0/receiveTOP/RCU/U75                | B ^ -> Y ^     | AND2X2  | 0.191 | 0.240 |   1.410 |    2.227 | 
     | I0/receiveTOP/RCU/U180               | C ^ -> Y v     | NAND3X1 | 0.195 | 0.090 |   1.500 |    2.317 | 
     | I0/receiveTOP/RCU/U45                | A v -> Y ^     | INVX2   | 0.190 | 0.186 |   1.686 |    2.503 | 
     | I0/receiveTOP/RCU/U181               | A ^ -> Y v     | NAND2X1 | 0.493 | 0.355 |   2.041 |    2.858 | 
     | I0/receiveTOP/RCU/U226               | A v -> Y ^     | NAND3X1 | 0.251 | 0.329 |   2.370 |    3.187 | 
     | I0/receiveTOP/RCU/U227               | B ^ -> Y v     | NOR2X1  | 0.250 | 0.245 |   2.615 |    3.432 | 
     | I0/receiveTOP/RCU/U232               | A v -> Y ^     | NAND3X1 | 0.525 | 0.449 |   3.064 |    3.881 | 
     | I0/receiveTOP/CRC16/U28              | B ^ -> Y v     | OAI21X1 | 0.221 | 0.096 |   3.160 |    3.977 | 
     | I0/receiveTOP/CRC16/U21              | A v -> Y v     | OR2X2   | 0.085 | 0.207 |   3.367 |    4.184 | 
     | I0/receiveTOP/CRC16/U19              | A v -> Y ^     | INVX2   | 1.016 | 0.645 |   4.012 |    4.829 | 
     | I0/receiveTOP/CRC16/U23              | A ^ -> Y ^     | AND2X2  | 0.108 | 0.184 |   4.196 |    5.013 | 
     | I0/receiveTOP/CRC16/U26              | A ^ -> Y v     | INVX2   | 0.623 | 0.505 |   4.701 |    5.518 | 
     | I0/receiveTOP/CRC16/U33              | A v -> Y ^     | NAND2X1 | 0.213 | 0.283 |   4.984 |    5.801 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[14] | D ^            | DFFSR   | 0.213 | 0.000 |   4.984 |    5.801 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                      |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                      | clk ^          |        | 0.000 |       |   0.000 |   -0.817 | 
     | U7                                   | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.817 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[14] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.817 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[13] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[13] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q  (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.198
+ Phase Shift                   6.000
= Required Time                 5.802
- Arrival Time                  4.983
= Slack Time                    0.819
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                      | clk ^          |         | 0.000 |       |   0.000 |    0.819 | 
     | U7                                   | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.819 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5]  | CLK ^ -> Q v   | DFFSR   | 0.533 | 0.839 |   0.839 |    1.658 | 
     | I0/receiveTOP/RCU/U33                | A v -> Y ^     | INVX1   | 0.322 | 0.331 |   1.171 |    1.989 | 
     | I0/receiveTOP/RCU/U75                | B ^ -> Y ^     | AND2X2  | 0.191 | 0.240 |   1.410 |    2.229 | 
     | I0/receiveTOP/RCU/U180               | C ^ -> Y v     | NAND3X1 | 0.195 | 0.090 |   1.500 |    2.319 | 
     | I0/receiveTOP/RCU/U45                | A v -> Y ^     | INVX2   | 0.190 | 0.186 |   1.686 |    2.505 | 
     | I0/receiveTOP/RCU/U181               | A ^ -> Y v     | NAND2X1 | 0.493 | 0.355 |   2.041 |    2.860 | 
     | I0/receiveTOP/RCU/U226               | A v -> Y ^     | NAND3X1 | 0.251 | 0.329 |   2.370 |    3.189 | 
     | I0/receiveTOP/RCU/U227               | B ^ -> Y v     | NOR2X1  | 0.250 | 0.245 |   2.615 |    3.434 | 
     | I0/receiveTOP/RCU/U232               | A v -> Y ^     | NAND3X1 | 0.525 | 0.449 |   3.064 |    3.882 | 
     | I0/receiveTOP/CRC16/U28              | B ^ -> Y v     | OAI21X1 | 0.221 | 0.096 |   3.160 |    3.978 | 
     | I0/receiveTOP/CRC16/U21              | A v -> Y v     | OR2X2   | 0.085 | 0.207 |   3.367 |    4.186 | 
     | I0/receiveTOP/CRC16/U19              | A v -> Y ^     | INVX2   | 1.016 | 0.645 |   4.012 |    4.831 | 
     | I0/receiveTOP/CRC16/U23              | A ^ -> Y ^     | AND2X2  | 0.108 | 0.184 |   4.196 |    5.015 | 
     | I0/receiveTOP/CRC16/U26              | A ^ -> Y v     | INVX2   | 0.623 | 0.505 |   4.701 |    5.520 | 
     | I0/receiveTOP/CRC16/U35              | A v -> Y ^     | NAND2X1 | 0.208 | 0.282 |   4.983 |    5.802 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[13] | D ^            | DFFSR   | 0.208 | 0.000 |   4.983 |    5.802 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                      |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                      | clk ^          |        | 0.000 |       |   0.000 |   -0.819 | 
     | U7                                   | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.819 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[13] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.819 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin I0/receiveTOP/TIM/BITS/\cur_count_reg[2] /CLK 
Endpoint:   I0/receiveTOP/TIM/BITS/\cur_count_reg[2] /D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q      (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.203
+ Phase Shift                   6.000
= Required Time                 5.797
- Arrival Time                  4.920
= Slack Time                    0.876
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^          |         | 0.000 |       |   0.000 |    0.876 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.876 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5]      | CLK ^ -> Q v   | DFFSR   | 0.533 | 0.839 |   0.839 |    1.715 | 
     | I0/receiveTOP/RCU/U33                    | A v -> Y ^     | INVX1   | 0.322 | 0.331 |   1.171 |    2.047 | 
     | I0/receiveTOP/RCU/U75                    | B ^ -> Y ^     | AND2X2  | 0.191 | 0.240 |   1.410 |    2.286 | 
     | I0/receiveTOP/RCU/U180                   | C ^ -> Y v     | NAND3X1 | 0.195 | 0.090 |   1.500 |    2.376 | 
     | I0/receiveTOP/RCU/U45                    | A v -> Y ^     | INVX2   | 0.190 | 0.186 |   1.686 |    2.562 | 
     | I0/receiveTOP/RCU/U181                   | A ^ -> Y v     | NAND2X1 | 0.493 | 0.355 |   2.041 |    2.917 | 
     | I0/receiveTOP/RCU/U226                   | A v -> Y ^     | NAND3X1 | 0.251 | 0.329 |   2.370 |    3.246 | 
     | I0/receiveTOP/RCU/U227                   | B ^ -> Y v     | NOR2X1  | 0.250 | 0.245 |   2.615 |    3.491 | 
     | I0/receiveTOP/RCU/U232                   | A v -> Y ^     | NAND3X1 | 0.525 | 0.449 |   3.064 |    3.940 | 
     | I0/receiveTOP/RCU/U43                    | A ^ -> Y v     | INVX1   | 0.223 | 0.207 |   3.271 |    4.147 | 
     | I0/receiveTOP/RCU/U254                   | C v -> Y ^     | NAND3X1 | 0.863 | 0.618 |   3.890 |    4.766 | 
     | I0/receiveTOP/TIM/BITS/U39               | A ^ -> Y ^     | AND2X2  | 0.169 | 0.250 |   4.140 |    5.016 | 
     | I0/receiveTOP/TIM/BITS/U64               | B ^ -> Y v     | NAND3X1 | 0.194 | 0.090 |   4.230 |    5.106 | 
     | I0/receiveTOP/TIM/BITS/U40               | A v -> Y ^     | INVX2   | 0.193 | 0.188 |   4.418 |    5.294 | 
     | I0/receiveTOP/TIM/BITS/U34               | B ^ -> Y v     | NAND2X1 | 0.214 | 0.185 |   4.603 |    5.479 | 
     | I0/receiveTOP/TIM/BITS/U38               | A v -> Y v     | XNOR2X1 | 0.127 | 0.190 |   4.794 |    5.670 | 
     | I0/receiveTOP/TIM/BITS/U68               | C v -> Y ^     | OAI21X1 | 0.234 | 0.126 |   4.920 |    5.796 | 
     | I0/receiveTOP/TIM/BITS/\cur_count_reg[2] | D ^            | DFFSR   | 0.234 | 0.000 |   4.920 |    5.797 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.000 |       |   0.000 |   -0.876 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.876 | 
     | I0/receiveTOP/TIM/BITS/\cur_count_reg[2] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.876 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_reg[5] 
/CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[5] /D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[4] /Q              (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.177
+ Phase Shift                   6.000
= Required Time                 5.823
- Arrival Time                  4.927
= Slack Time                    0.896
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                               | clk ^          |         | 0.000 |       |   0.000 |    0.896 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.896 | 
     | I0/SD/SDController/\state_reg[4]              | CLK ^ -> Q v   | DFFSR   | 0.072 | 0.485 |   0.485 |    1.381 | 
     | I0/SD/SDController/FE_OFC19_state_4_          | A v -> Y v     | BUFX2   | 0.558 | 0.538 |   1.024 |    1.919 | 
     | I0/SD/SDController/U114                       | A v -> Y ^     | INVX2   | 0.405 | 0.417 |   1.441 |    2.337 | 
     | I0/SD/SDController/U121                       | A ^ -> Y ^     | AND2X2  | 0.154 | 0.233 |   1.674 |    2.570 | 
     | I0/SD/SDController/U185                       | A ^ -> Y v     | NAND3X1 | 0.269 | 0.117 |   1.791 |    2.687 | 
     | I0/SD/SDController/U208                       | A v -> Y ^     | INVX2   | 0.272 | 0.258 |   2.049 |    2.945 | 
     | I0/SD/SDController/U209                       | C ^ -> Y v     | AOI21X1 | 0.277 | 0.167 |   2.216 |    3.111 | 
     | I0/SD/SDController/U210                       | C v -> Y ^     | OAI21X1 | 0.296 | 0.283 |   2.498 |    3.394 | 
     | I0/SD/SDController/LoadFIFO/U25               | A ^ -> Y v     | INVX2   | 0.237 | 0.231 |   2.730 |    3.626 | 
     | I0/SD/SDController/LoadFIFO/U55               | A v -> Y ^     | NAND2X1 | 0.419 | 0.368 |   3.098 |    3.994 | 
     | I0/SD/SDController/LoadFIFO/U14               | A ^ -> Y v     | NOR2X1  | 0.262 | 0.307 |   3.405 |    4.300 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U71    | A v -> Y ^     | NAND2X1 | 0.160 | 0.187 |   3.592 |    4.487 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U70    | B ^ -> Y v     | NOR2X1  | 0.265 | 0.228 |   3.820 |    4.715 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U125   | A v -> Y ^     | INVX1   | 0.428 | 0.367 |   4.186 |    5.082 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U64    | B ^ -> Y v     | NOR2X1  | 0.293 | 0.312 |   4.498 |    5.394 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U87    | A v -> Y ^     | XNOR2X1 | 0.162 | 0.204 |   4.702 |    5.598 | 
     | I0/SD/SDController/LoadFIFO/U163              | B ^ -> Y v     | MUX2X1  | 0.197 | 0.115 |   4.818 |    5.713 | 
     | I0/SD/SDController/LoadFIFO/U17               | A v -> Y ^     | INVX1   | 0.107 | 0.109 |   4.927 |    5.823 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[5] | D ^            | DFFSR   | 0.107 | 0.000 |   4.927 |    5.823 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.000 |       |   0.000 |   -0.896 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.896 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[5] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.896 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_reg[7] 
/CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[7] /D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[4] /Q              (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.178
+ Phase Shift                   6.000
= Required Time                 5.822
- Arrival Time                  4.921
= Slack Time                    0.901
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                               | clk ^          |         | 0.000 |       |   0.000 |    0.901 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.901 | 
     | I0/SD/SDController/\state_reg[4]              | CLK ^ -> Q v   | DFFSR   | 0.072 | 0.485 |   0.485 |    1.387 | 
     | I0/SD/SDController/FE_OFC19_state_4_          | A v -> Y v     | BUFX2   | 0.558 | 0.538 |   1.024 |    1.925 | 
     | I0/SD/SDController/U114                       | A v -> Y ^     | INVX2   | 0.405 | 0.417 |   1.441 |    2.342 | 
     | I0/SD/SDController/U121                       | A ^ -> Y ^     | AND2X2  | 0.154 | 0.233 |   1.674 |    2.576 | 
     | I0/SD/SDController/U185                       | A ^ -> Y v     | NAND3X1 | 0.269 | 0.117 |   1.791 |    2.692 | 
     | I0/SD/SDController/U208                       | A v -> Y ^     | INVX2   | 0.272 | 0.258 |   2.049 |    2.950 | 
     | I0/SD/SDController/U209                       | C ^ -> Y v     | AOI21X1 | 0.277 | 0.167 |   2.216 |    3.117 | 
     | I0/SD/SDController/U210                       | C v -> Y ^     | OAI21X1 | 0.296 | 0.283 |   2.498 |    3.400 | 
     | I0/SD/SDController/LoadFIFO/U25               | A ^ -> Y v     | INVX2   | 0.237 | 0.231 |   2.730 |    3.631 | 
     | I0/SD/SDController/LoadFIFO/U55               | A v -> Y ^     | NAND2X1 | 0.419 | 0.368 |   3.098 |    3.999 | 
     | I0/SD/SDController/LoadFIFO/U14               | A ^ -> Y v     | NOR2X1  | 0.262 | 0.307 |   3.405 |    4.306 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U71    | A v -> Y ^     | NAND2X1 | 0.160 | 0.187 |   3.592 |    4.493 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U70    | B ^ -> Y v     | NOR2X1  | 0.265 | 0.228 |   3.820 |    4.721 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U125   | A v -> Y ^     | INVX1   | 0.428 | 0.367 |   4.186 |    5.088 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U52    | B ^ -> Y v     | NOR2X1  | 0.282 | 0.313 |   4.499 |    5.401 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U45    | A v -> Y ^     | XNOR2X1 | 0.152 | 0.196 |   4.696 |    5.597 | 
     | I0/SD/SDController/LoadFIFO/U165              | B ^ -> Y v     | MUX2X1  | 0.211 | 0.113 |   4.808 |    5.709 | 
     | I0/SD/SDController/LoadFIFO/U16               | A v -> Y ^     | INVX1   | 0.111 | 0.112 |   4.921 |    5.822 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[7] | D ^            | DFFSR   | 0.111 | 0.000 |   4.921 |    5.822 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.000 |       |   0.000 |   -0.901 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.901 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[7] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.901 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin I0/receiveTOP/RCU/\cur_state_reg[5] /CLK 
Endpoint:   I0/receiveTOP/RCU/\cur_state_reg[5] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.116
+ Phase Shift                   6.000
= Required Time                 5.884
- Arrival Time                  4.938
= Slack Time                    0.945
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.000 |       |   0.000 |    0.945 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.945 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.533 | 0.839 |   0.839 |    1.784 | 
     | I0/receiveTOP/RCU/U33               | A v -> Y ^     | INVX1   | 0.322 | 0.331 |   1.170 |    2.116 | 
     | I0/receiveTOP/RCU/U75               | B ^ -> Y ^     | AND2X2  | 0.191 | 0.240 |   1.410 |    2.355 | 
     | I0/receiveTOP/RCU/U180              | C ^ -> Y v     | NAND3X1 | 0.195 | 0.090 |   1.500 |    2.445 | 
     | I0/receiveTOP/RCU/U45               | A v -> Y ^     | INVX2   | 0.190 | 0.186 |   1.686 |    2.631 | 
     | I0/receiveTOP/RCU/U181              | A ^ -> Y v     | NAND2X1 | 0.493 | 0.355 |   2.041 |    2.986 | 
     | I0/receiveTOP/RCU/U226              | A v -> Y ^     | NAND3X1 | 0.251 | 0.329 |   2.370 |    3.315 | 
     | I0/receiveTOP/RCU/U227              | B ^ -> Y v     | NOR2X1  | 0.250 | 0.245 |   2.615 |    3.560 | 
     | I0/receiveTOP/RCU/U232              | A v -> Y ^     | NAND3X1 | 0.525 | 0.449 |   3.064 |    4.009 | 
     | I0/receiveTOP/RCU/U43               | A ^ -> Y v     | INVX1   | 0.223 | 0.207 |   3.271 |    4.216 | 
     | I0/receiveTOP/RCU/U254              | C v -> Y ^     | NAND3X1 | 0.863 | 0.618 |   3.890 |    4.835 | 
     | I0/receiveTOP/RCU/U159              | A ^ -> Y v     | INVX1   | 0.287 | 0.234 |   4.124 |    5.069 | 
     | I0/receiveTOP/RCU/U289              | B v -> Y ^     | NAND3X1 | 0.197 | 0.226 |   4.350 |    5.295 | 
     | I0/receiveTOP/RCU/U290              | D ^ -> Y v     | OAI22X1 | 0.422 | 0.238 |   4.588 |    5.533 | 
     | I0/receiveTOP/RCU/U393              | B v -> Y ^     | NAND2X1 | 0.230 | 0.227 |   4.815 |    5.760 | 
     | I0/receiveTOP/RCU/U404              | A ^ -> Y v     | AOI21X1 | 0.155 | 0.123 |   4.938 |    5.883 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | D v            | DFFSR   | 0.155 | 0.000 |   4.938 |    5.884 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.000 |       |   0.000 |   -0.945 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.945 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.945 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_reg[6] 
/CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[6] /D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/SD/SDController/\state_reg[4] /Q              (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.176
+ Phase Shift                   6.000
= Required Time                 5.824
- Arrival Time                  4.870
= Slack Time                    0.954
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                               | clk ^          |         | 0.000 |       |   0.000 |    0.954 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.954 | 
     | I0/SD/SDController/\state_reg[4]              | CLK ^ -> Q v   | DFFSR   | 0.072 | 0.485 |   0.485 |    1.439 | 
     | I0/SD/SDController/FE_OFC19_state_4_          | A v -> Y v     | BUFX2   | 0.558 | 0.538 |   1.024 |    1.977 | 
     | I0/SD/SDController/U114                       | A v -> Y ^     | INVX2   | 0.405 | 0.417 |   1.441 |    2.395 | 
     | I0/SD/SDController/U121                       | A ^ -> Y ^     | AND2X2  | 0.154 | 0.233 |   1.674 |    2.628 | 
     | I0/SD/SDController/U185                       | A ^ -> Y v     | NAND3X1 | 0.269 | 0.117 |   1.791 |    2.745 | 
     | I0/SD/SDController/U208                       | A v -> Y ^     | INVX2   | 0.272 | 0.258 |   2.049 |    3.003 | 
     | I0/SD/SDController/U209                       | C ^ -> Y v     | AOI21X1 | 0.277 | 0.167 |   2.216 |    3.169 | 
     | I0/SD/SDController/U210                       | C v -> Y ^     | OAI21X1 | 0.296 | 0.283 |   2.498 |    3.452 | 
     | I0/SD/SDController/LoadFIFO/U25               | A ^ -> Y v     | INVX2   | 0.237 | 0.231 |   2.730 |    3.684 | 
     | I0/SD/SDController/LoadFIFO/U55               | A v -> Y ^     | NAND2X1 | 0.419 | 0.368 |   3.098 |    4.052 | 
     | I0/SD/SDController/LoadFIFO/U14               | A ^ -> Y v     | NOR2X1  | 0.262 | 0.307 |   3.405 |    4.358 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U71    | A v -> Y ^     | NAND2X1 | 0.160 | 0.187 |   3.592 |    4.545 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U70    | B ^ -> Y v     | NOR2X1  | 0.265 | 0.228 |   3.820 |    4.773 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U125   | A v -> Y ^     | INVX1   | 0.428 | 0.367 |   4.186 |    5.140 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U57    | B ^ -> Y v     | NOR2X1  | 0.245 | 0.271 |   4.458 |    5.411 | 
     | I0/SD/SDController/LoadFIFO/add_35_aco/U116   | A v -> Y ^     | XOR2X1  | 0.156 | 0.194 |   4.652 |    5.606 | 
     | I0/SD/SDController/LoadFIFO/U164              | B ^ -> Y v     | MUX2X1  | 0.137 | 0.113 |   4.765 |    5.719 | 
     | I0/SD/SDController/LoadFIFO/U29               | A v -> Y ^     | INVX1   | 0.104 | 0.105 |   4.870 |    5.823 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[6] | D ^            | DFFSR   | 0.104 | 0.001 |   4.870 |    5.824 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.000 |       |   0.000 |   -0.954 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.954 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[6] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.954 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin I0/receiveTOP/TIM/BITS/\cur_count_reg[0] /CLK 
Endpoint:   I0/receiveTOP/TIM/BITS/\cur_count_reg[0] /D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/receiveTOP/RCU/\cur_state_reg[5] /Q      (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.186
+ Phase Shift                   6.000
= Required Time                 5.814
- Arrival Time                  4.839
= Slack Time                    0.974
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^          |         | 0.000 |       |   0.000 |    0.974 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.974 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5]      | CLK ^ -> Q v   | DFFSR   | 0.533 | 0.839 |   0.839 |    1.814 | 
     | I0/receiveTOP/RCU/U33                    | A v -> Y ^     | INVX1   | 0.322 | 0.331 |   1.170 |    2.145 | 
     | I0/receiveTOP/RCU/U75                    | B ^ -> Y ^     | AND2X2  | 0.191 | 0.240 |   1.410 |    2.385 | 
     | I0/receiveTOP/RCU/U180                   | C ^ -> Y v     | NAND3X1 | 0.195 | 0.090 |   1.500 |    2.474 | 
     | I0/receiveTOP/RCU/U45                    | A v -> Y ^     | INVX2   | 0.190 | 0.186 |   1.686 |    2.660 | 
     | I0/receiveTOP/RCU/U181                   | A ^ -> Y v     | NAND2X1 | 0.493 | 0.355 |   2.041 |    3.015 | 
     | I0/receiveTOP/RCU/U226                   | A v -> Y ^     | NAND3X1 | 0.251 | 0.329 |   2.370 |    3.345 | 
     | I0/receiveTOP/RCU/U227                   | B ^ -> Y v     | NOR2X1  | 0.250 | 0.245 |   2.615 |    3.589 | 
     | I0/receiveTOP/RCU/U232                   | A v -> Y ^     | NAND3X1 | 0.525 | 0.449 |   3.064 |    4.038 | 
     | I0/receiveTOP/RCU/U43                    | A ^ -> Y v     | INVX1   | 0.223 | 0.207 |   3.271 |    4.246 | 
     | I0/receiveTOP/RCU/U254                   | C v -> Y ^     | NAND3X1 | 0.863 | 0.618 |   3.890 |    4.864 | 
     | I0/receiveTOP/TIM/BITS/U57               | B ^ -> Y v     | NAND2X1 | 0.511 | 0.382 |   4.271 |    5.246 | 
     | I0/receiveTOP/TIM/BITS/U10               | A v -> Y ^     | INVX1   | 0.308 | 0.317 |   4.588 |    5.563 | 
     | I0/receiveTOP/TIM/BITS/U9                | S ^ -> Y ^     | MUX2X1  | 0.152 | 0.251 |   4.839 |    5.813 | 
     | I0/receiveTOP/TIM/BITS/\cur_count_reg[0] | D ^            | DFFSR   | 0.152 | 0.000 |   4.839 |    5.814 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.000 |       |   0.000 |   -0.974 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.974 | 
     | I0/receiveTOP/TIM/BITS/\cur_count_reg[0] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.974 | 
     +---------------------------------------------------------------------------------------------------------+ 

