// Seed: 2608589997
module module_0 (
    input logic id_0,
    input wand  id_1
);
  assign id_3 = 1;
  always {1, 1'd0} <= id_0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    input wire id_2,
    input logic id_3,
    input wor id_4,
    input wire id_5,
    output tri0 id_6
);
  logic id_8;
  assign id_6 = 1;
  assign id_6 = 1'b0;
  always begin
    id_8 <= 1;
  end
  module_0(
      id_8, id_5
  );
  assign id_8 = 1;
  assign id_8 = id_3;
endmodule
