v {xschem version=3.1.0 file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
N -430 -550 -430 -470 {
lab=Vop}
N -430 -590 -420 -590 {
lab=Vop}
N -250 -540 -250 -470 {
lab=Von}
N -250 -470 -230 -470 {
lab=Von}
N -340 -410 -230 -410 {
lab=#net1}
N -580 -220 -340 -220 {
lab=GND}
N -530 -440 -480 -440 {
lab=Vin}
N -440 -470 -430 -470 {
lab=Vop}
N -100 -480 -100 -440 {
lab=Vip}
N -530 -490 -530 -440 {
lab=Vin}
N -1380 -700 -1300 -700 {
lab=Vidiff}
N -1460 -690 -1420 -690 {
lab=Vip}
N -1450 -640 -1420 -640 {
lab=Vin}
N -1420 -650 -1420 -640 {
lab=Vin}
N -1300 -640 -1300 -630 {
lab=#net2}
N -1380 -640 -1380 -630 {
lab=#net2}
N -340 -250 -340 -220 {
lab=GND}
N -340 -280 -280 -280 {
lab=GND}
N -290 -560 -290 -540 {
lab=Von}
N -440 -550 -430 -550 {
lab=Vop}
N -290 -540 -250 -540 {
lab=Von}
N -280 -280 -280 -220 {
lab=GND}
N -420 -600 -420 -590 {
lab=Vop}
N -330 -630 -250 -630 {
lab=Vdd}
N -330 -660 -330 -630 {
lab=Vdd}
N -340 -410 -340 -310 {
lab=#net1}
N -340 -440 -230 -440 {
lab=GND}
N -190 -440 -100 -440 {
lab=Vip}
N -280 -220 -210 -220 {
lab=GND}
N -1380 -630 -1300 -630 {
lab=#net2}
N -430 -590 -430 -550 {
lab=Vop}
N -250 -600 -250 -540 {
lab=Von}
N -340 -220 -280 -220 {
lab=GND}
N -420 -630 -330 -630 {
lab=Vdd}
N -440 -410 -340 -410 {
lab=#net1}
N -440 -440 -340 -440 {
lab=GND}
N -340 -660 -250 -660 {
lab=Vdd}
N -1320 -720 -1320 -700 {
lab=Vidiff}
N -1370 -540 -1290 -540 {
lab=Vodiff}
N -1450 -530 -1410 -530 {
lab=Vop}
N -1440 -480 -1410 -480 {
lab=Von}
N -1410 -490 -1410 -480 {
lab=Von}
N -1290 -480 -1290 -470 {
lab=GND}
N -1370 -480 -1370 -470 {
lab=GND}
N -1370 -470 -1290 -470 {
lab=GND}
N -1310 -560 -1310 -540 {
lab=Vodiff}
N -1290 -470 -1280 -470 {
lab=GND}
N -280 -700 -280 -660 {
lab=Vdd}
N -420 -660 -340 -660 {
lab=Vdd}
N -1780 -530 -1780 -500 {
lab=#net3}
N -1880 -540 -1820 -540 {
lab=GND}
N -1880 -540 -1880 -430 {
lab=GND}
N -1820 -450 -1820 -430 {
lab=GND}
N -1780 -440 -1780 -430 {
lab=GND}
N -1660 -470 -1660 -430 {
lab=GND}
N -1660 -590 -1660 -530 {
lab=Vicommon}
N -1660 -620 -1660 -590 {
lab=Vicommon}
N -1690 -540 -1660 -540 {
lab=Vicommon}
N -1780 -600 -1690 -600 {
lab=#net4}
N -1780 -600 -1780 -590 {
lab=#net4}
N -1820 -500 -1820 -490 {
lab=Vin}
N -1860 -580 -1820 -580 {
lab=Vip}
N -1860 -600 -1860 -580 {
lab=Vip}
N -1670 -260 -1670 -230 {
lab=#net5}
N -1770 -270 -1710 -270 {
lab=GND}
N -1770 -270 -1770 -160 {
lab=GND}
N -1710 -180 -1710 -160 {
lab=GND}
N -1670 -170 -1670 -160 {
lab=GND}
N -1550 -200 -1550 -160 {
lab=GND}
N -1550 -320 -1550 -260 {
lab=Vocommon}
N -1550 -350 -1550 -320 {
lab=Vocommon}
N -1580 -270 -1550 -270 {
lab=Vocommon}
N -1670 -330 -1580 -330 {
lab=#net6}
N -1670 -330 -1670 -320 {
lab=#net6}
N -1710 -230 -1710 -220 {
lab=Von}
N -1750 -310 -1710 -310 {
lab=Vop}
N -1750 -330 -1750 -310 {
lab=Vop}
N -1770 -160 -1550 -160 {
lab=GND}
N -1010 -460 -1010 -430 {
lab=GND}
N -1010 -540 -1010 -520 {
lab=Vdd}
N -1000 -460 -910 -460 {
lab=GND}
N -910 -540 -910 -520 {
lab=clk}
N -400 -280 -380 -280 {
lab=clk}
N -490 -630 -460 -630 {
lab=clk}
N -210 -630 -170 -630 {
lab=clk}
N -170 -640 -170 -630 {
lab=clk}
N -310 -470 -310 -440 {
lab=GND}
N -350 -470 -330 -470 {
lab=GND}
N -330 -470 -310 -470 {
lab=GND}
N -600 -220 -580 -220 {
lab=GND}
N -1880 -430 -1660 -430 {
lab=GND}
N -1010 -460 -1000 -460 {
lab=GND}
N -100 -440 -100 -350 {
lab=Vip}
N -530 -290 -530 -160 {
lab=#net7}
N -530 -160 -90 -160 {
lab=#net7}
N -90 -160 -20 -160 {
lab=#net7}
N -20 -280 -20 -160 {
lab=#net7}
N -100 -280 -20 -280 {
lab=#net7}
N -100 -290 -100 -280 {
lab=#net7}
N -180 -280 -100 -280 {
lab=#net7}
N -210 -220 -180 -220 {
lab=GND}
N -500 -440 -500 -370 {
lab=Vin}
N -500 -310 -500 -280 {
lab=#net7}
N -530 -280 -500 -280 {
lab=#net7}
C {nfet_03v3.sym} -210 -440 0 1 {name=M26
L=0.28u
W=0.22u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {nfet_03v3.sym} -460 -440 0 0 {name=M27
L=0.28u
W=0.22u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {devices/lab_wire.sym} -440 -550 0 0 {name=p23 sig_type=std_logic lab="Vop"}
C {devices/lab_wire.sym} -290 -560 0 0 {name=p24 sig_type=std_logic lab="Von"}
C {devices/lab_wire.sym} -530 -490 0 0 {name=p25 sig_type=std_logic lab="Vin"}
C {devices/lab_wire.sym} -100 -480 0 0 {name=p26 sig_type=std_logic lab="Vip"}
C {devices/res.sym} -1300 -670 0 0 {name=R4
value=1k
footprint=1206
device=resistor
m=1}
C {devices/vcvs.sym} -1380 -670 0 0 {name=E4 value=1}
C {devices/lab_wire.sym} -1460 -690 0 0 {name=p27 sig_type=std_logic lab="Vip"}
C {devices/lab_wire.sym} -1450 -640 0 0 {name=p28 sig_type=std_logic lab="Vin"}
C {devices/lab_wire.sym} -1320 -720 0 0 {name=p29 sig_type=std_logic lab="Vidiff"}
C {nfet_03v3.sym} -360 -280 0 0 {name=M28
L=0.28u
W=0.22u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {pfet_03v3.sym} -440 -630 0 0 {name=M24
L=0.28u
W=0.50u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {pfet_03v3.sym} -230 -630 0 1 {name=M25
L=0.28u
W=0.50u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {devices/code.sym} -1200 -610 0 0 {name=TT_MODELS 
only_toplevel=true 
format="tcleval(  @value  )"
value="
.include /foss/pdks/gf180mcuC/libs.tech/ngspice/design.ngspice
.lib /foss/pdks/gf180mcuC/libs.tech/ngspice/sm141064.ngspice typical
"
spice_ignore=false}
C {devices/code_shown.sym} -1260 -390 0 0 {name=SPICE only_toplevel=false value="
.control
save all
tran 100p 15u 30n 
plot Vin Vip vidiff vodiff
plot vicommon vidiff vodiff
.endc"
}
C {devices/gnd.sym} -600 -220 0 0 {name=l1 lab=GND}
C {devices/res.sym} -1290 -510 0 0 {name=R1
value=1k
footprint=1206
device=resistor
m=1}
C {devices/vcvs.sym} -1370 -510 0 0 {name=E1 value=1}
C {devices/lab_wire.sym} -1450 -530 0 0 {name=p1 sig_type=std_logic lab="Vop"}
C {devices/lab_wire.sym} -1440 -480 0 0 {name=p2 sig_type=std_logic lab="Von"}
C {devices/lab_wire.sym} -1310 -560 0 0 {name=p3 sig_type=std_logic lab="Vodiff"}
C {devices/vsource.sym} -910 -490 0 0 {name=V6 value="PULSE(0 3 0 200p 200p 5n 10n"}
C {devices/vsource.sym} -100 -320 0 0 {name=V2 value="sin(0 1 0.5meg)"
}
C {devices/vcvs.sym} -1780 -560 0 0 {name=E2 value=1}
C {devices/vcvs.sym} -1780 -470 0 0 {name=E3 value=1}
C {devices/res.sym} -1660 -500 0 0 {name=R2
value=1k
footprint=1206
device=resistor
m=1}
C {devices/lab_wire.sym} -1660 -620 0 0 {name=p4 sig_type=std_logic lab="Vicommon"}
C {devices/res.sym} -1690 -570 0 0 {name=R3
value=1k
footprint=1206
device=resistor
m=1}
C {devices/lab_wire.sym} -1860 -600 0 0 {name=p5 sig_type=std_logic lab="Vip"}
C {devices/lab_wire.sym} -1820 -500 0 0 {name=p6 sig_type=std_logic lab="Vin"}
C {devices/vcvs.sym} -1670 -290 0 0 {name=E5 value=1}
C {devices/vcvs.sym} -1670 -200 0 0 {name=E6 value=1}
C {devices/res.sym} -1550 -230 0 0 {name=R5
value=1k
footprint=1206
device=resistor
m=1}
C {devices/lab_wire.sym} -1550 -350 0 0 {name=p7 sig_type=std_logic lab="Vocommon"}
C {devices/res.sym} -1580 -300 0 0 {name=R6
value=1k
footprint=1206
device=resistor
m=1}
C {devices/lab_wire.sym} -1750 -330 0 0 {name=p8 sig_type=std_logic lab="Vop"}
C {devices/lab_wire.sym} -1710 -230 0 0 {name=p9 sig_type=std_logic lab="Von"}
C {devices/vsource.sym} -1010 -490 0 0 {name=V1 value=3.3}
C {devices/lab_wire.sym} -1010 -540 0 0 {name=p10 sig_type=std_logic lab="Vdd"}
C {devices/gnd.sym} -1010 -440 0 0 {name=l2 lab=GND}
C {devices/lab_wire.sym} -280 -700 0 0 {name=p11 sig_type=std_logic lab="Vdd"}
C {devices/lab_wire.sym} -910 -540 0 0 {name=p12 sig_type=std_logic lab="clk"
"}
C {devices/lab_wire.sym} -490 -630 0 0 {name=p13 sig_type=std_logic lab="clk"
"}
C {devices/lab_wire.sym} -170 -640 0 0 {name=p14 sig_type=std_logic lab="clk"
"}
C {devices/lab_wire.sym} -400 -280 0 0 {name=p15 sig_type=std_logic lab="clk"
"}
C {devices/gnd.sym} -350 -470 0 0 {name=l3 lab=GND}
C {devices/gnd.sym} -1750 -430 0 0 {name=l4 lab=GND}
C {devices/gnd.sym} -1340 -470 0 0 {name=l5 lab=GND}
C {devices/gnd.sym} -1590 -160 0 0 {name=l6 lab=GND}
C {devices/vsource.sym} -180 -250 0 0 {name=V4 value="sin(2 1 100k)"
}
C {devices/vsource.sym} -500 -340 2 0 {name=V3 value="sin(0 1 0.5meg)"
}
