#define x 0xaaaae59b2000
#define y 0xaaaae59b3000
(MEM-WRITE (id 0) (tid 0) (src "/home/vscode/rems/casemate/examples/tests/simple.c:22") (mem-order plain) (address 0xaaaae59b3000) (value 0x0))
(BARRIER (id 1) (tid 0) (src "/home/vscode/rems/casemate/examples/tests/simple.c:23") DSB (kind ish))
(MEM-WRITE (id 2) (tid 0) (src "/home/vscode/rems/casemate/examples/tests/simple.c:24") (mem-order plain) (address 0xaaaae59b2000) (value 0x0))
(BARRIER (id 3) (tid 0) (src "/home/vscode/rems/casemate/examples/tests/simple.c:25") DSB (kind ish))
(TLBI (id 4) (tid 0) (src "/home/vscode/rems/casemate/examples/tests/simple.c:26") VMALLE1IS)
(BARRIER (id 5) (tid 0) (src "/home/vscode/rems/casemate/examples/tests/simple.c:27") DSB (kind nsh))
(BARRIER (id 6) (tid 0) (src "/home/vscode/rems/casemate/examples/tests/simple.c:28") ISB)
