#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat May 29 18:08:27 2021
# Process ID: 8852
# Current directory: C:/Users/Xandr/OneDrive - Universidade de Aveiro/adi/hdl/projects/daq2/zc706
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4304 C:\Users\Xandr\OneDrive - Universidade de Aveiro\adi\hdl\projects\daq2\zc706\daq2_zc706.xpr
# Log file: C:/Users/Xandr/OneDrive - Universidade de Aveiro/adi/hdl/projects/daq2/zc706/vivado.log
# Journal file: C:/Users/Xandr/OneDrive - Universidade de Aveiro/adi/hdl/projects/daq2/zc706\vivado.jou
#-----------------------------------------------------------
start_gui
open_project -read_only {C:/Users/Xandr/OneDrive - Universidade de Aveiro/adi/hdl/projects/daq2/zc706/daq2_zc706.xpr}
INFO: [Project 1-313] Project file moved from 'C:/adi/hdl/projects/daq2/zc706' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Xandr/OneDrive - Universidade de Aveiro/adi/hdl/projects/daq2/ip_repo/Measurements_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Xandr/OneDrive - Universidade de Aveiro/VivadoProjects/xfer_req_signal_projection/xfer_req_signal_projection.srcs/sources_1/new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Xandr/OneDrive - Universidade de Aveiro/VivadoProjects/TDC_vhdl/TDC_vhdl.srcs/sources_1/new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Xandr/OneDrive - Universidade de Aveiro/adi/hdl/projects/daq2/ip_repo/UserMemoryAccess_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Xandr/OneDrive - Universidade de Aveiro/adi/hdl/projects/daq2/ip_repo/Singleshot_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Xandr/OneDrive - Universidade de Aveiro/adi/hdl/projects/daq2/ip_repo/USER_PIN_CONTROL_1.0'.
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Xandr/OneDrive - Universidade de Aveiro/MEMORY_Buffer/MEMORY_Buffer.srcs/sources_1/new/component.xml. This IP will not be included in the IP Catalog.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Xandr/OneDrive - Universidade de Aveiro/MEMORY_Buffer/MEMORY_Buffer.srcs/sources_1/new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Xandr/OneDrive - Universidade de Aveiro/adi/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [BD 41-1663] The design 'system.bd' cannot be modified due to following reason(s):
* Project is read-only. Please run 'save_project_as' before making any change to the bd-design. 

WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_axi_cpu_interconnect_0
system_sys_ps7_0
system_sys_concat_intc_0
system_tx_axi_0
system_axi_hp3_interconnect_0
system_sys_rstgen_0
system_GND_1_0
system_axi_ad9144_fifo_0
system_xbar_0
system_axi_ad9144_xcvr_0
system_tx_0
system_VCC_0
system_axi_ad9144_core_0
system_axi_ad9144_upack_0
system_axi_ad9144_dma_0
system_axi_ad9680_xcvr_0
system_blk_mem_gen_0_0
system_axi_ad9680_core_0
system_rx_axi_0
system_rx_0
system_axi_ad9680_cpack_0
system_auto_pc_8
system_UserMemoryAccess_BRAM_0
system_util_daq2_xcvr_0
system_xlconcat_0_0
system_axi_ad9144_jesd_rstgen_0
system_axi_ad9680_jesd_rstgen_0
system_axi_hp1_interconnect_0
system_xlconstant_0_0
system_Mem_Buffer_0_1
system_Singleshot_0_0
system_xlconstant_1_0
system_axi_bram_ctrl_0_1
system_clk_wiz_0_0
system_xlconstant_1_1
system_auto_ds_0
system_BRAM_CONTROLLER_0
system_xlconstant_1_2
system_auto_pc_0
system_auto_pc_1
system_tdc_0_1
system_auto_pc_2
system_auto_pc_3
system_auto_pc_4
system_auto_pc_5
system_auto_pc_6
system_auto_pc_7
system_auto_pc_9
system_auto_us_0

WARNING: [Project 1-229] Project 'daq2_zc706.xpr' is read-only and therefore could not be upgraded for this version of Vivado.  Use 'File | Save Project As...' if you wish to save an upgraded copy.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1024.254 ; gain = 0.000
open_bd_design {C:/Users/Xandr/OneDrive - Universidade de Aveiro/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/system.bd}
ERROR: [Project 1-228] Project 'daq2_zc706' is read-only. To save your work, please use the 'File | Save Project As...' command first.
ERROR: [Ip 78-90] Error in initialization of Rule object 'xilinx.com:bd_rule:oran_radio_if:1.0'
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - sys_ps7
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'S_AXI_HP1.HAS_BRESP' value '1' for IP 'sys_ps7'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'S_AXI_HP3.HAS_BRESP' value '1' for IP 'sys_ps7'.
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - sys_concat_intc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - sys_rstgen
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - GND_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_cpu_interconnect
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- analog.com:user:util_dacfifo:1.0 - axi_ad9144_fifo
Adding component instance block -- analog.com:user:axi_adxcvr:1.0 - axi_ad9144_xcvr
Adding component instance block -- analog.com:user:axi_jesd204_tx:1.0 - tx_axi
Adding component instance block -- analog.com:user:jesd204_tx:1.0 - tx
Adding component instance block -- analog.com:user:axi_ad9144:1.0 - axi_ad9144_core
Adding component instance block -- analog.com:user:util_upack:1.0 - axi_ad9144_upack
Adding component instance block -- analog.com:user:axi_dmac:1.0 - axi_ad9144_dma
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'm_src_axi.HAS_BURST' value '1' for IP 'axi_ad9144_dma'.
Adding component instance block -- analog.com:user:axi_adxcvr:1.0 - axi_ad9680_xcvr
Adding component instance block -- analog.com:user:axi_jesd204_rx:1.0 - rx_axi
Adding component instance block -- analog.com:user:jesd204_rx:1.0 - rx
Adding component instance block -- analog.com:user:axi_ad9680:1.0 - axi_ad9680_core
Adding component instance block -- analog.com:user:util_cpack:1.0 - axi_ad9680_cpack
Adding component instance block -- analog.com:user:util_adxcvr:1.0 - util_daq2_xcvr
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - axi_ad9144_jesd_rstgen
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - axi_ad9680_jesd_rstgen
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_hp3_interconnect
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_hp1_interconnect
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:user:Singleshot:1.0 - Singleshot_0
Adding component instance block -- xilinx.com:user:Mem_Buffer:1.0 - Mem_Buffer_0
Adding component instance block -- xilinx.com:module_ref:DFlipFlop:1.0 - DFlipFlop_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - GND
Adding component instance block -- xilinx.com:module_ref:Counter_Xbits:1.0 - Counter_XBits
Adding component instance block -- xilinx.com:module_ref:StateMachine:1.0 - State_Machine
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - UserMemoryAccess_BRAM
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - BRAM_CONTROLLER
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - VCC
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - BRAM_CTRL_MEASURE
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Measurements
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - ExtendBus
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - GND1
Adding component instance block -- xilinx.com:module_ref:Counter_Xbits:1.0 - Counter_XBits1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - GND2
Adding component instance block -- xilinx.com:user:tdc:1.0 - tdc_0
Adding component instance block -- xilinx.com:module_ref:COUNTER_1CLK_CYCLE_ENABLER:1.0 - COUNTER_1CLK_CYCLE_E_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_ad9144_xcvr/up_pll_rst(rst) and /util_daq2_xcvr/up_qpll_rst_0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_ad9680_xcvr/up_pll_rst(rst) and /util_daq2_xcvr/up_cpll_rst_0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_ad9680_xcvr/up_pll_rst(rst) and /util_daq2_xcvr/up_cpll_rst_1(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_ad9680_xcvr/up_pll_rst(rst) and /util_daq2_xcvr/up_cpll_rst_2(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_ad9680_xcvr/up_pll_rst(rst) and /util_daq2_xcvr/up_cpll_rst_3(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /util_daq2_xcvr/tx_out_clk_0(clk) and /Mem_Buffer_0/clk_in(undef)
Successfully read diagram <system> from BD file <C:/Users/Xandr/OneDrive - Universidade de Aveiro/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1052.727 ; gain = 28.473
ERROR: [Common 17-39] 'open_bd_design' failed due to earlier errors.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 29 18:10:08 2021...
