Analysis & Synthesis report for DE1_SOC
Thu May 27 15:57:43 2021
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for display_test1:display_test1|fontrom:fontrom|altsyncram:altsyncram_component|altsyncram_1ke1:auto_generated
 18. Parameter Settings for User Entity Instance: display_test1:display_test1
 19. Parameter Settings for User Entity Instance: display_test1:display_test1|PLL108MHz:u1|PLL108MHz_0002:pll108mhz_inst|altera_pll:altera_pll_i
 20. Parameter Settings for User Entity Instance: display_test1:display_test1|vga_controller:vga
 21. Parameter Settings for User Entity Instance: display_test1:display_test1|ps2_keyboard:ps2_keyboard
 22. Parameter Settings for User Entity Instance: display_test1:display_test1|random_grind:rg
 23. Parameter Settings for User Entity Instance: display_test1:display_test1|fontrom:fontrom|altsyncram:altsyncram_component
 24. altsyncram Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "display_test1:display_test1|ps2_keyboard:ps2_keyboard"
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu May 27 15:57:42 2021       ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                   ; DE1_SOC                                     ;
; Top-level Entity Name           ; DE1_SOC                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3174                                        ;
; Total pins                      ; 168                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 32,768                                      ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SOC            ; DE1_SOC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library   ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+-----------+
; keyboard_input.v                 ; yes             ; User Verilog HDL File                  ; D:/Coding/SOCLAB/snake-fpga-kopie/keyboard_input.v                           ;           ;
; vga_controller.v                 ; yes             ; User Verilog HDL File                  ; D:/Coding/SOCLAB/snake-fpga-kopie/vga_controller.v                           ;           ;
; display_test.v                   ; yes             ; User Verilog HDL File                  ; D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v                             ;           ;
; PLL108MHz.v                      ; yes             ; User Wizard-Generated File             ; D:/Coding/SOCLAB/snake-fpga-kopie/PLL108MHz.v                                ; PLL108MHz ;
; PLL108MHz/PLL108MHz_0002.v       ; yes             ; User Verilog HDL File                  ; D:/Coding/SOCLAB/snake-fpga-kopie/PLL108MHz/PLL108MHz_0002.v                 ; PLL108MHz ;
; random_grid.v                    ; yes             ; User Verilog HDL File                  ; D:/Coding/SOCLAB/snake-fpga-kopie/random_grid.v                              ;           ;
; de1_soc.v                        ; yes             ; Auto-Found Verilog HDL File            ; D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v                                  ;           ;
; altera_pll.v                     ; yes             ; Megafunction                           ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_pll.v          ;           ;
; fontrom.v                        ; yes             ; Auto-Found Wizard-Generated File       ; D:/Coding/SOCLAB/snake-fpga-kopie/fontrom.v                                  ;           ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf        ;           ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;           ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc           ;           ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc        ;           ;
; aglobal161.inc                   ; yes             ; Megafunction                           ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc        ;           ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;           ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc            ;           ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc            ;           ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc          ;           ;
; db/altsyncram_1ke1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Coding/SOCLAB/snake-fpga-kopie/db/altsyncram_1ke1.tdf                     ;           ;
; asciifont.mif                    ; yes             ; Auto-Found Memory Initialization File  ; D:/Coding/SOCLAB/snake-fpga-kopie/asciifont.mif                              ;           ;
; db/decode_11a.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/Coding/SOCLAB/snake-fpga-kopie/db/decode_11a.tdf                          ;           ;
; db/mux_hfb.tdf                   ; yes             ; Auto-Generated Megafunction            ; D:/Coding/SOCLAB/snake-fpga-kopie/db/mux_hfb.tdf                             ;           ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+-----------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimate of Logic utilization (ALMs needed) ; 5783         ;
;                                             ;              ;
; Combinational ALUT usage for logic          ; 10366        ;
;     -- 7 input functions                    ; 9            ;
;     -- 6 input functions                    ; 1187         ;
;     -- 5 input functions                    ; 1811         ;
;     -- 4 input functions                    ; 756          ;
;     -- <=3 input functions                  ; 6603         ;
;                                             ;              ;
; Dedicated logic registers                   ; 3174         ;
;                                             ;              ;
; I/O pins                                    ; 168          ;
; Total MLAB memory bits                      ; 0            ;
; Total block memory bits                     ; 32768        ;
;                                             ;              ;
; Total DSP Blocks                            ; 2            ;
;                                             ;              ;
; Total PLLs                                  ; 1            ;
;     -- PLLs                                 ; 1            ;
;                                             ;              ;
; Maximum fan-out node                        ; KEY[1]~input ;
; Maximum fan-out                             ; 3063         ;
; Total fan-out                               ; 42221        ;
; Average fan-out                             ; 3.04         ;
+---------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                        ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |DE1_SOC                                     ; 10366 (1)           ; 3174 (0)                  ; 32768             ; 2          ; 168  ; 0            ; |DE1_SOC                                                                                                                                   ; DE1_SOC         ; work         ;
;    |display_test1:display_test1|             ; 10365 (10223)       ; 3174 (3056)               ; 32768             ; 2          ; 0    ; 0            ; |DE1_SOC|display_test1:display_test1                                                                                                       ; display_test1   ; work         ;
;       |PLL108MHz:u1|                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|display_test1:display_test1|PLL108MHz:u1                                                                                          ; PLL108MHz       ; PLL108MHz    ;
;          |PLL108MHz_0002:pll108mhz_inst|     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|display_test1:display_test1|PLL108MHz:u1|PLL108MHz_0002:pll108mhz_inst                                                            ; PLL108MHz_0002  ; PLL108MHz    ;
;             |altera_pll:altera_pll_i|        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|display_test1:display_test1|PLL108MHz:u1|PLL108MHz_0002:pll108mhz_inst|altera_pll:altera_pll_i                                    ; altera_pll      ; work         ;
;       |fontrom:fontrom|                      ; 4 (0)               ; 2 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SOC|display_test1:display_test1|fontrom:fontrom                                                                                       ; fontrom         ; work         ;
;          |altsyncram:altsyncram_component|   ; 4 (0)               ; 2 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SOC|display_test1:display_test1|fontrom:fontrom|altsyncram:altsyncram_component                                                       ; altsyncram      ; work         ;
;             |altsyncram_1ke1:auto_generated| ; 4 (0)               ; 2 (2)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SOC|display_test1:display_test1|fontrom:fontrom|altsyncram:altsyncram_component|altsyncram_1ke1:auto_generated                        ; altsyncram_1ke1 ; work         ;
;                |decode_11a:rden_decode|      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|display_test1:display_test1|fontrom:fontrom|altsyncram:altsyncram_component|altsyncram_1ke1:auto_generated|decode_11a:rden_decode ; decode_11a      ; work         ;
;                |mux_hfb:mux2|                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|display_test1:display_test1|fontrom:fontrom|altsyncram:altsyncram_component|altsyncram_1ke1:auto_generated|mux_hfb:mux2           ; mux_hfb         ; work         ;
;       |ps2_keyboard:ps2_keyboard|            ; 55 (55)             ; 57 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|display_test1:display_test1|ps2_keyboard:ps2_keyboard                                                                             ; ps2_keyboard    ; work         ;
;       |random_grind:rg|                      ; 41 (41)             ; 33 (33)                   ; 0                 ; 2          ; 0    ; 0            ; |DE1_SOC|display_test1:display_test1|random_grind:rg                                                                                       ; random_grind    ; work         ;
;       |vga_controller:vga|                   ; 42 (42)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|display_test1:display_test1|vga_controller:vga                                                                                    ; vga_controller  ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+---------------+
; Name                                                                                                                  ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF           ;
+-----------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+---------------+
; display_test1:display_test1|fontrom:fontrom|altsyncram:altsyncram_component|altsyncram_1ke1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 32768        ; 1            ; --           ; --           ; 32768 ; asciifont.mif ;
+-----------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+---------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 2           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 2           ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                               ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+-----------------+
; Altera ; altera_pll   ; 16.1    ; N/A          ; N/A          ; |DE1_SOC|display_test1:display_test1|PLL108MHz:u1 ; PLL108MHz.v     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                               ;
+----------------------------------------------------+-------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                 ; Free of Timing Hazards ;
+----------------------------------------------------+-------------------------------------+------------------------+
; display_test1:display_test1|direction.RIGHT_38813  ; display_test1:display_test1|WideOr1 ; yes                    ;
; display_test1:display_test1|direction.UP_38837     ; display_test1:display_test1|WideOr1 ; yes                    ;
; display_test1:display_test1|direction.DOWN_38829   ; display_test1:display_test1|WideOr1 ; yes                    ;
; display_test1:display_test1|direction.LEFT_38821   ; display_test1:display_test1|WideOr1 ; yes                    ;
; Number of user-specified and inferred latches = 4  ;                                     ;                        ;
+----------------------------------------------------+-------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                          ;
+--------------------------------------------------------+--------------------------------------------------------------------+
; Register name                                          ; Reason for Removal                                                 ;
+--------------------------------------------------------+--------------------------------------------------------------------+
; display_test1:display_test1|LEDR[0..7]                 ; Stuck at GND due to stuck port data_in                             ;
; display_test1:display_test1|random_grind:rg|rand_x[11] ; Stuck at GND due to stuck port data_in                             ;
; display_test1:display_test1|random_grind:rg|point_y[0] ; Merged with display_test1:display_test1|random_grind:rg|point_x[0] ;
; display_test1:display_test1|apple_x[11]                ; Stuck at GND due to stuck port data_in                             ;
; display_test1:display_test1|snake_x[127][11]           ; Lost fanout                                                        ;
; display_test1:display_test1|snake_x[127][10]           ; Lost fanout                                                        ;
; display_test1:display_test1|snake_x[127][9]            ; Lost fanout                                                        ;
; display_test1:display_test1|snake_x[127][8]            ; Lost fanout                                                        ;
; display_test1:display_test1|snake_x[127][7]            ; Lost fanout                                                        ;
; display_test1:display_test1|snake_x[127][6]            ; Lost fanout                                                        ;
; display_test1:display_test1|snake_x[127][5]            ; Lost fanout                                                        ;
; display_test1:display_test1|snake_x[127][4]            ; Lost fanout                                                        ;
; display_test1:display_test1|snake_x[127][3]            ; Lost fanout                                                        ;
; display_test1:display_test1|snake_x[127][2]            ; Lost fanout                                                        ;
; display_test1:display_test1|snake_x[127][1]            ; Lost fanout                                                        ;
; display_test1:display_test1|snake_x[127][0]            ; Lost fanout                                                        ;
; display_test1:display_test1|snake_y[127][10]           ; Lost fanout                                                        ;
; display_test1:display_test1|snake_y[127][9]            ; Lost fanout                                                        ;
; display_test1:display_test1|snake_y[127][8]            ; Lost fanout                                                        ;
; display_test1:display_test1|snake_y[127][7]            ; Lost fanout                                                        ;
; display_test1:display_test1|snake_y[127][6]            ; Lost fanout                                                        ;
; display_test1:display_test1|snake_y[127][5]            ; Lost fanout                                                        ;
; display_test1:display_test1|snake_y[127][4]            ; Lost fanout                                                        ;
; display_test1:display_test1|snake_y[127][3]            ; Lost fanout                                                        ;
; display_test1:display_test1|snake_y[127][2]            ; Lost fanout                                                        ;
; display_test1:display_test1|snake_y[127][1]            ; Lost fanout                                                        ;
; display_test1:display_test1|snake_y[127][0]            ; Lost fanout                                                        ;
; display_test1:display_test1|apple_y[10]                ; Stuck at GND due to stuck port data_in                             ;
; Total Number of Removed Registers = 35                 ;                                                                    ;
+--------------------------------------------------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                           ;
+--------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------+
; Register name                                          ; Reason for Removal        ; Registers Removed due to This Register                                           ;
+--------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------+
; display_test1:display_test1|random_grind:rg|rand_x[11] ; Stuck at GND              ; display_test1:display_test1|apple_x[11], display_test1:display_test1|apple_y[10] ;
;                                                        ; due to stuck port data_in ;                                                                                  ;
+--------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3174  ;
; Number of registers using Synchronous Clear  ; 148   ;
; Number of registers using Synchronous Load   ; 22    ;
; Number of registers using Asynchronous Clear ; 54    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3007  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------+
; Inverted Register Statistics                                                   ;
+----------------------------------------------------------------------+---------+
; Inverted Register                                                    ; Fan out ;
+----------------------------------------------------------------------+---------+
; display_test1:display_test1|random_grind:rg|point_y[3]               ; 5       ;
; display_test1:display_test1|random_grind:rg|point_y[1]               ; 7       ;
; display_test1:display_test1|ps2_keyboard:ps2_keyboard|PREVIOUS_STATE ; 10      ;
; Total number of inverted registers = 3                               ;         ;
+----------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SOC|display_test1:display_test1|blue                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SOC|display_test1:display_test1|points_counter_ht[3]                          ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[64][0]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[32][0]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[16][11]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[8][11]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[4][2]                                 ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[2][9]                                 ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[1][8]                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|ps2_keyboard:ps2_keyboard|key_pressed_code[0] ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|ps2_keyboard:ps2_keyboard|scan_code[0]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|ps2_keyboard:ps2_keyboard|DOWNCOUNTER[7]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE1_SOC|display_test1:display_test1|size[4]                                       ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[126][4]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[125][5]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[124][2]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[123][6]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[122][8]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[121][10]                              ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[120][11]                              ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[119][11]                              ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[118][9]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[117][7]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[116][2]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[115][1]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[114][2]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[113][1]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[112][1]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[111][8]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[110][9]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[109][2]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[108][4]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[107][2]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[106][10]                              ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[105][0]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[104][0]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[103][6]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[102][4]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[101][1]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[100][11]                              ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[99][2]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[98][0]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[97][2]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[96][0]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[95][10]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[94][0]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[93][10]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[92][6]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[91][11]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[90][10]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[89][5]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[88][9]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[87][1]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[86][1]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[85][0]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[84][1]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[83][11]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[82][11]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[81][0]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[80][11]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[79][11]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[78][7]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[77][0]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[76][11]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[75][11]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[74][5]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[73][8]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[72][3]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[71][10]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[70][5]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[69][2]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[68][1]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[67][3]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[66][6]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[65][11]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[63][1]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[62][8]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[61][0]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[60][10]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[59][11]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[58][1]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[57][1]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[56][8]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[55][0]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[54][2]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[53][0]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[52][0]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[51][1]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[50][0]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[49][1]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[48][4]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[47][0]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[46][11]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[45][11]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[44][11]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[43][11]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[42][11]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[41][11]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[40][10]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[39][0]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[38][10]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[37][9]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[36][11]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[35][0]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[34][3]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[33][0]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[31][2]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[30][11]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[29][3]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[28][0]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[27][10]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[26][1]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[25][4]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[24][7]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[23][0]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[22][0]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[21][10]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[20][11]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[19][10]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[18][9]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[17][5]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[15][11]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[14][10]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[13][1]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[12][10]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[11][11]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[10][1]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[9][11]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[7][1]                                 ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[6][6]                                 ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[5][0]                                 ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[3][11]                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC|display_test1:display_test1|random_grind:rg|rand_y[7]                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC|display_test1:display_test1|random_grind:rg|rand_y[5]                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC|display_test1:display_test1|random_grind:rg|rand_x[8]                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SOC|display_test1:display_test1|random_grind:rg|rand_x[4]                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SOC|display_test1:display_test1|apple_x[1]                                    ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|apple_x[7]                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|ps2_keyboard:ps2_keyboard|key_code[0]         ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|ps2_keyboard:ps2_keyboard|count_reading[11]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE1_SOC|display_test1:display_test1|points_counter_tt[2]                          ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[0][1]                                 ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[0][6]                                 ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SOC|display_test1:display_test1|apple_x[5]                                    ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|apple_y[8]                                    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_SOC|display_test1:display_test1|points_counter_eh[1]                          ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_SOC|display_test1:display_test1|ps2_keyboard:ps2_keyboard|COUNT[1]            ;
; 120:1              ; 4 bits    ; 320 LEs       ; 148 LEs              ; 172 LEs                ; No         ; |DE1_SOC|display_test1:display_test1|Mux6                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for display_test1:display_test1|fontrom:fontrom|altsyncram:altsyncram_component|altsyncram_1ke1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display_test1:display_test1 ;
+----------------+----------+----------------------------------------------+
; Parameter Name ; Value    ; Type                                         ;
+----------------+----------+----------------------------------------------+
; UP             ; 00       ; Unsigned Binary                              ;
; DOWN           ; 01       ; Unsigned Binary                              ;
; LEFT           ; 10       ; Unsigned Binary                              ;
; RIGHT          ; 11       ; Unsigned Binary                              ;
; KEY_UP         ; 00011101 ; Unsigned Binary                              ;
; KEY_DOWN       ; 00011011 ; Unsigned Binary                              ;
; KEY_LEFT       ; 00011100 ; Unsigned Binary                              ;
; KEY_RIGHT      ; 00100011 ; Unsigned Binary                              ;
; KEY_ESC        ; 01110110 ; Unsigned Binary                              ;
; HOR_FIELD      ; 1919     ; Signed Integer                               ;
; HOR_STR_SYNC   ; 2007     ; Signed Integer                               ;
; HOR_STP_SYNC   ; 2051     ; Signed Integer                               ;
; HOR_TOTAL      ; 2199     ; Signed Integer                               ;
; VER_FIELD      ; 1079     ; Signed Integer                               ;
; VER_STR_SYNC   ; 1083     ; Signed Integer                               ;
; VER_STP_SYNC   ; 1088     ; Signed Integer                               ;
; VER_TOTAL      ; 1124     ; Signed Integer                               ;
; maxcount       ; 4777777  ; Signed Integer                               ;
; contents       ; text.hex ; String                                       ;
+----------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display_test1:display_test1|PLL108MHz:u1|PLL108MHz_0002:pll108mhz_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                        ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                      ;
; fractional_vco_multiplier            ; false                  ; String                                                                      ;
; pll_type                             ; General                ; String                                                                      ;
; pll_subtype                          ; General                ; String                                                                      ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                              ;
; operation_mode                       ; direct                 ; String                                                                      ;
; deserialization_factor               ; 4                      ; Signed Integer                                                              ;
; data_rate                            ; 0                      ; Signed Integer                                                              ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                              ;
; output_clock_frequency0              ; 108.000000 MHz         ; String                                                                      ;
; phase_shift0                         ; 0 ps                   ; String                                                                      ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                      ;
; phase_shift1                         ; 0 ps                   ; String                                                                      ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                      ;
; phase_shift2                         ; 0 ps                   ; String                                                                      ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                      ;
; phase_shift3                         ; 0 ps                   ; String                                                                      ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                      ;
; phase_shift4                         ; 0 ps                   ; String                                                                      ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                      ;
; phase_shift5                         ; 0 ps                   ; String                                                                      ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                      ;
; phase_shift6                         ; 0 ps                   ; String                                                                      ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                      ;
; phase_shift7                         ; 0 ps                   ; String                                                                      ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                      ;
; phase_shift8                         ; 0 ps                   ; String                                                                      ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                      ;
; phase_shift9                         ; 0 ps                   ; String                                                                      ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                      ;
; phase_shift10                        ; 0 ps                   ; String                                                                      ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                      ;
; phase_shift11                        ; 0 ps                   ; String                                                                      ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                      ;
; phase_shift12                        ; 0 ps                   ; String                                                                      ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                      ;
; phase_shift13                        ; 0 ps                   ; String                                                                      ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                      ;
; phase_shift14                        ; 0 ps                   ; String                                                                      ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                      ;
; phase_shift15                        ; 0 ps                   ; String                                                                      ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                      ;
; phase_shift16                        ; 0 ps                   ; String                                                                      ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                      ;
; phase_shift17                        ; 0 ps                   ; String                                                                      ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                              ;
; clock_name_0                         ;                        ; String                                                                      ;
; clock_name_1                         ;                        ; String                                                                      ;
; clock_name_2                         ;                        ; String                                                                      ;
; clock_name_3                         ;                        ; String                                                                      ;
; clock_name_4                         ;                        ; String                                                                      ;
; clock_name_5                         ;                        ; String                                                                      ;
; clock_name_6                         ;                        ; String                                                                      ;
; clock_name_7                         ;                        ; String                                                                      ;
; clock_name_8                         ;                        ; String                                                                      ;
; clock_name_global_0                  ; false                  ; String                                                                      ;
; clock_name_global_1                  ; false                  ; String                                                                      ;
; clock_name_global_2                  ; false                  ; String                                                                      ;
; clock_name_global_3                  ; false                  ; String                                                                      ;
; clock_name_global_4                  ; false                  ; String                                                                      ;
; clock_name_global_5                  ; false                  ; String                                                                      ;
; clock_name_global_6                  ; false                  ; String                                                                      ;
; clock_name_global_7                  ; false                  ; String                                                                      ;
; clock_name_global_8                  ; false                  ; String                                                                      ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                              ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                              ;
; m_cnt_bypass_en                      ; false                  ; String                                                                      ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                      ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                              ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                              ;
; n_cnt_bypass_en                      ; false                  ; String                                                                      ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                      ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                      ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                      ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                      ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                      ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                      ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                      ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                      ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                      ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                      ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                      ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                      ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                      ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                      ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                      ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                      ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                      ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                      ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                      ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                      ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                      ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                      ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                      ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                      ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                      ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                      ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                      ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                      ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                      ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                      ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                      ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                      ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                      ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                      ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                      ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                      ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                      ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                              ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                              ;
; pll_slf_rst                          ; false                  ; String                                                                      ;
; pll_bw_sel                           ; low                    ; String                                                                      ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                      ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                              ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                              ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                              ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                              ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                      ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                      ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                      ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                      ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                      ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                              ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                      ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                      ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                      ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                      ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                      ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                      ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                              ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                      ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                      ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display_test1:display_test1|vga_controller:vga ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; HOR_FIELD      ; 1919  ; Signed Integer                                                     ;
; HOR_STR_SYNC   ; 2007  ; Signed Integer                                                     ;
; HOR_STP_SYNC   ; 2051  ; Signed Integer                                                     ;
; HOR_TOTAL      ; 2199  ; Signed Integer                                                     ;
; VER_FIELD      ; 1079  ; Signed Integer                                                     ;
; VER_STR_SYNC   ; 1083  ; Signed Integer                                                     ;
; VER_STP_SYNC   ; 1088  ; Signed Integer                                                     ;
; VER_TOTAL      ; 1124  ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display_test1:display_test1|ps2_keyboard:ps2_keyboard ;
+------------------+-------+-------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                    ;
+------------------+-------+-------------------------------------------------------------------------+
; WAIT_KEY_PRESS   ; 0     ; Signed Integer                                                          ;
; WAIT_KEY_RELEASE ; 1     ; Signed Integer                                                          ;
+------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display_test1:display_test1|random_grind:rg ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; GAME_SIZE      ; 25    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display_test1:display_test1|fontrom:fontrom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                      ;
; WIDTH_A                            ; 1                    ; Signed Integer                                               ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                               ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; asciifont.mif        ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_1ke1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                        ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Name                                      ; Value                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                           ;
; Entity Instance                           ; display_test1:display_test1|fontrom:fontrom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                         ;
;     -- WIDTH_A                            ; 1                                                                           ;
;     -- NUMWORDS_A                         ; 32768                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display_test1:display_test1|ps2_keyboard:ps2_keyboard"                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; key_pressed ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 3174                        ;
;     CLR               ; 4                           ;
;     CLR SCLR          ; 50                          ;
;     ENA               ; 2913                        ;
;     ENA SCLR          ; 74                          ;
;     ENA SLD           ; 20                          ;
;     SCLR              ; 24                          ;
;     SLD               ; 2                           ;
;     plain             ; 87                          ;
; arriav_io_obuf        ; 24                          ;
; arriav_lcell_comb     ; 10369                       ;
;     arith             ; 3107                        ;
;         0 data inputs ; 257                         ;
;         1 data inputs ; 2596                        ;
;         2 data inputs ; 254                         ;
;     extend            ; 9                           ;
;         7 data inputs ; 9                           ;
;     normal            ; 7246                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 3350                        ;
;         3 data inputs ; 136                         ;
;         4 data inputs ; 756                         ;
;         5 data inputs ; 1811                        ;
;         6 data inputs ; 1187                        ;
;     shared            ; 7                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 5                           ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 168                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 4                           ;
;                       ;                             ;
; Max LUT depth         ; 28.10                       ;
; Average LUT depth     ; 15.42                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:35     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Thu May 27 15:56:51 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC -c DE1_SOC
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file synchronizer.v
    Info (12023): Found entity 1: synchronizer File: D:/Coding/SOCLAB/snake-fpga-kopie/synchronizer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keyboard_input.v
    Info (12023): Found entity 1: ps2_keyboard File: D:/Coding/SOCLAB/snake-fpga-kopie/keyboard_input.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file colormemory.v
    Info (12023): Found entity 1: ColorMemory File: D:/Coding/SOCLAB/snake-fpga-kopie/ColorMemory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: D:/Coding/SOCLAB/snake-fpga-kopie/vga_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display_test.v
    Info (12023): Found entity 1: display_test1 File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll108mhz.v
    Info (12023): Found entity 1: PLL108MHz File: D:/Coding/SOCLAB/snake-fpga-kopie/PLL108MHz.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll108mhz/pll108mhz_0002.v
    Info (12023): Found entity 1: PLL108MHz_0002 File: D:/Coding/SOCLAB/snake-fpga-kopie/PLL108MHz/PLL108MHz_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file apple_location.v
    Info (12023): Found entity 1: appleLocation File: D:/Coding/SOCLAB/snake-fpga-kopie/apple_location.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file random_grid.v
    Info (12023): Found entity 1: random_grind File: D:/Coding/SOCLAB/snake-fpga-kopie/random_grid.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at display_test.v(21): created implicit net for "start" File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at display_test.v(137): created implicit net for "pixelout" File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 137
Warning (12125): Using design file de1_soc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE1_SOC File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 6
Info (12127): Elaborating entity "DE1_SOC" for the top level hierarchy
Warning (10034): Output port "DRAM_ADDR" at de1_soc.v(29) has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 29
Warning (10034): Output port "DRAM_BA" at de1_soc.v(30) has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 30
Warning (10034): Output port "HEX0" at de1_soc.v(46) has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 46
Warning (10034): Output port "HEX1" at de1_soc.v(47) has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 47
Warning (10034): Output port "HEX2" at de1_soc.v(48) has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 48
Warning (10034): Output port "HEX3" at de1_soc.v(49) has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 49
Warning (10034): Output port "HEX4" at de1_soc.v(50) has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 50
Warning (10034): Output port "HEX5" at de1_soc.v(51) has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 51
Warning (10034): Output port "ADC_CONVST" at de1_soc.v(9) has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 9
Warning (10034): Output port "ADC_DIN" at de1_soc.v(10) has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 10
Warning (10034): Output port "ADC_SCLK" at de1_soc.v(12) has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 12
Warning (10034): Output port "AUD_DACDAT" at de1_soc.v(18) has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 18
Warning (10034): Output port "AUD_XCK" at de1_soc.v(20) has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 20
Warning (10034): Output port "DRAM_CAS_N" at de1_soc.v(31) has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 31
Warning (10034): Output port "DRAM_CKE" at de1_soc.v(32) has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 32
Warning (10034): Output port "DRAM_CLK" at de1_soc.v(33) has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 33
Warning (10034): Output port "DRAM_CS_N" at de1_soc.v(34) has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 34
Warning (10034): Output port "DRAM_LDQM" at de1_soc.v(36) has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 36
Warning (10034): Output port "DRAM_RAS_N" at de1_soc.v(37) has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 37
Warning (10034): Output port "DRAM_UDQM" at de1_soc.v(38) has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 38
Warning (10034): Output port "DRAM_WE_N" at de1_soc.v(39) has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 39
Warning (10034): Output port "FPGA_I2C_SCLK" at de1_soc.v(42) has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 42
Warning (10034): Output port "IRDA_TXD" at de1_soc.v(55) has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 55
Warning (10034): Output port "TD_RESET_N" at de1_soc.v(76) has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 76
Info (12128): Elaborating entity "display_test1" for hierarchy "display_test1:display_test1" File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 96
Warning (10036): Verilog HDL or VHDL warning at display_test.v(26): object "key_code" assigned a value but never read File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 26
Warning (10858): Verilog HDL warning at display_test.v(67): object points_counter used but never assigned File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 67
Warning (10850): Verilog HDL warning at display_test.v(149): number of words (121) in memory file does not match the number of elements in the address range [0:119] File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 149
Warning (10230): Verilog HDL assignment warning at text.hex(1): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 1
Warning (10230): Verilog HDL assignment warning at text.hex(2): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 2
Warning (10230): Verilog HDL assignment warning at text.hex(3): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 3
Warning (10230): Verilog HDL assignment warning at text.hex(4): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 4
Warning (10230): Verilog HDL assignment warning at text.hex(5): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 5
Warning (10230): Verilog HDL assignment warning at text.hex(6): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 6
Warning (10230): Verilog HDL assignment warning at text.hex(7): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 7
Warning (10230): Verilog HDL assignment warning at text.hex(8): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 8
Warning (10230): Verilog HDL assignment warning at text.hex(9): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 9
Warning (10230): Verilog HDL assignment warning at text.hex(10): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 10
Warning (10230): Verilog HDL assignment warning at text.hex(11): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 11
Warning (10230): Verilog HDL assignment warning at text.hex(12): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 12
Warning (10230): Verilog HDL assignment warning at text.hex(13): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 13
Warning (10230): Verilog HDL assignment warning at text.hex(14): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 14
Warning (10230): Verilog HDL assignment warning at text.hex(15): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 15
Warning (10230): Verilog HDL assignment warning at text.hex(16): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 16
Warning (10230): Verilog HDL assignment warning at text.hex(17): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 17
Warning (10230): Verilog HDL assignment warning at text.hex(18): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 18
Warning (10230): Verilog HDL assignment warning at text.hex(19): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 19
Warning (10230): Verilog HDL assignment warning at text.hex(20): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 20
Warning (10230): Verilog HDL assignment warning at text.hex(21): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 21
Warning (10230): Verilog HDL assignment warning at text.hex(22): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 22
Warning (10230): Verilog HDL assignment warning at text.hex(23): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 23
Warning (10230): Verilog HDL assignment warning at text.hex(24): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 24
Warning (10230): Verilog HDL assignment warning at text.hex(25): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 25
Warning (10230): Verilog HDL assignment warning at text.hex(26): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 26
Warning (10230): Verilog HDL assignment warning at text.hex(27): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 27
Warning (10230): Verilog HDL assignment warning at text.hex(28): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 28
Warning (10230): Verilog HDL assignment warning at text.hex(29): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 29
Warning (10230): Verilog HDL assignment warning at text.hex(30): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 30
Warning (10230): Verilog HDL assignment warning at text.hex(31): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 31
Warning (10230): Verilog HDL assignment warning at text.hex(32): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 32
Warning (10230): Verilog HDL assignment warning at text.hex(33): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 33
Warning (10230): Verilog HDL assignment warning at text.hex(34): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 34
Warning (10230): Verilog HDL assignment warning at text.hex(35): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 35
Warning (10230): Verilog HDL assignment warning at text.hex(36): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 36
Warning (10230): Verilog HDL assignment warning at text.hex(37): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 37
Warning (10230): Verilog HDL assignment warning at text.hex(38): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 38
Warning (10230): Verilog HDL assignment warning at text.hex(39): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 39
Warning (10230): Verilog HDL assignment warning at text.hex(40): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 40
Warning (10230): Verilog HDL assignment warning at text.hex(41): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 41
Warning (10230): Verilog HDL assignment warning at text.hex(42): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 42
Warning (10230): Verilog HDL assignment warning at text.hex(43): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 43
Warning (10230): Verilog HDL assignment warning at text.hex(44): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 44
Warning (10230): Verilog HDL assignment warning at text.hex(45): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 45
Warning (10230): Verilog HDL assignment warning at text.hex(46): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 46
Warning (10230): Verilog HDL assignment warning at text.hex(47): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 47
Warning (10230): Verilog HDL assignment warning at text.hex(48): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 48
Warning (10230): Verilog HDL assignment warning at text.hex(49): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 49
Warning (10230): Verilog HDL assignment warning at text.hex(50): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 50
Warning (10230): Verilog HDL assignment warning at text.hex(51): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 51
Warning (10230): Verilog HDL assignment warning at text.hex(52): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 52
Warning (10230): Verilog HDL assignment warning at text.hex(53): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 53
Warning (10230): Verilog HDL assignment warning at text.hex(54): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 54
Warning (10230): Verilog HDL assignment warning at text.hex(55): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 55
Warning (10230): Verilog HDL assignment warning at text.hex(56): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 56
Warning (10230): Verilog HDL assignment warning at text.hex(57): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 57
Warning (10230): Verilog HDL assignment warning at text.hex(58): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 58
Warning (10230): Verilog HDL assignment warning at text.hex(59): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 59
Warning (10230): Verilog HDL assignment warning at text.hex(60): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 60
Warning (10230): Verilog HDL assignment warning at text.hex(61): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 61
Warning (10230): Verilog HDL assignment warning at text.hex(62): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 62
Warning (10230): Verilog HDL assignment warning at text.hex(63): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 63
Warning (10230): Verilog HDL assignment warning at text.hex(64): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 64
Warning (10230): Verilog HDL assignment warning at text.hex(65): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 65
Warning (10230): Verilog HDL assignment warning at text.hex(66): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 66
Warning (10230): Verilog HDL assignment warning at text.hex(67): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 67
Warning (10230): Verilog HDL assignment warning at text.hex(68): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 68
Warning (10230): Verilog HDL assignment warning at text.hex(69): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 69
Warning (10230): Verilog HDL assignment warning at text.hex(70): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 70
Warning (10230): Verilog HDL assignment warning at text.hex(71): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 71
Warning (10230): Verilog HDL assignment warning at text.hex(72): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 72
Warning (10230): Verilog HDL assignment warning at text.hex(73): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 73
Warning (10230): Verilog HDL assignment warning at text.hex(74): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 74
Warning (10230): Verilog HDL assignment warning at text.hex(75): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 75
Warning (10230): Verilog HDL assignment warning at text.hex(76): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 76
Warning (10230): Verilog HDL assignment warning at text.hex(77): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 77
Warning (10230): Verilog HDL assignment warning at text.hex(78): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 78
Warning (10230): Verilog HDL assignment warning at text.hex(79): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 79
Warning (10230): Verilog HDL assignment warning at text.hex(80): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 80
Warning (10230): Verilog HDL assignment warning at text.hex(81): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 81
Warning (10230): Verilog HDL assignment warning at text.hex(82): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 82
Warning (10230): Verilog HDL assignment warning at text.hex(83): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 83
Warning (10230): Verilog HDL assignment warning at text.hex(84): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 84
Warning (10230): Verilog HDL assignment warning at text.hex(85): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 85
Warning (10230): Verilog HDL assignment warning at text.hex(86): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 86
Warning (10230): Verilog HDL assignment warning at text.hex(87): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 87
Warning (10230): Verilog HDL assignment warning at text.hex(88): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 88
Warning (10230): Verilog HDL assignment warning at text.hex(89): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 89
Warning (10230): Verilog HDL assignment warning at text.hex(90): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 90
Warning (10230): Verilog HDL assignment warning at text.hex(91): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 91
Warning (10230): Verilog HDL assignment warning at text.hex(92): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 92
Warning (10230): Verilog HDL assignment warning at text.hex(93): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 93
Warning (10230): Verilog HDL assignment warning at text.hex(94): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 94
Warning (10230): Verilog HDL assignment warning at text.hex(95): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 95
Warning (10230): Verilog HDL assignment warning at text.hex(96): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 96
Warning (10230): Verilog HDL assignment warning at text.hex(97): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 97
Warning (10230): Verilog HDL assignment warning at text.hex(98): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 98
Warning (10230): Verilog HDL assignment warning at text.hex(99): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 99
Warning (10230): Verilog HDL assignment warning at text.hex(100): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 100
Warning (10230): Verilog HDL assignment warning at text.hex(101): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 101
Warning (10230): Verilog HDL assignment warning at text.hex(102): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 102
Warning (10230): Verilog HDL assignment warning at text.hex(103): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 103
Warning (10230): Verilog HDL assignment warning at text.hex(104): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 104
Warning (10230): Verilog HDL assignment warning at text.hex(105): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 105
Warning (10230): Verilog HDL assignment warning at text.hex(106): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 106
Warning (10230): Verilog HDL assignment warning at text.hex(107): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 107
Warning (10230): Verilog HDL assignment warning at text.hex(108): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 108
Warning (10230): Verilog HDL assignment warning at text.hex(109): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 109
Warning (10230): Verilog HDL assignment warning at text.hex(110): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 110
Warning (10230): Verilog HDL assignment warning at text.hex(111): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 111
Warning (10230): Verilog HDL assignment warning at text.hex(112): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 112
Warning (10230): Verilog HDL assignment warning at text.hex(113): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 113
Warning (10230): Verilog HDL assignment warning at text.hex(114): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 114
Warning (10230): Verilog HDL assignment warning at text.hex(115): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 115
Warning (10230): Verilog HDL assignment warning at text.hex(116): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 116
Warning (10230): Verilog HDL assignment warning at text.hex(117): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 117
Warning (10230): Verilog HDL assignment warning at text.hex(118): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 118
Warning (10230): Verilog HDL assignment warning at text.hex(119): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 119
Warning (10230): Verilog HDL assignment warning at text.hex(120): truncated value with size 8 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/text.hex Line: 120
Warning (10230): Verilog HDL assignment warning at display_test.v(154): truncated value with size 32 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 154
Warning (10230): Verilog HDL assignment warning at display_test.v(155): truncated value with size 32 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 155
Warning (10230): Verilog HDL assignment warning at display_test.v(156): truncated value with size 32 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 156
Warning (10230): Verilog HDL assignment warning at display_test.v(216): truncated value with size 32 to match size of target (11) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 216
Warning (10230): Verilog HDL assignment warning at display_test.v(217): truncated value with size 32 to match size of target (12) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 217
Warning (10230): Verilog HDL assignment warning at display_test.v(218): truncated value with size 32 to match size of target (11) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 218
Warning (10230): Verilog HDL assignment warning at display_test.v(219): truncated value with size 32 to match size of target (12) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 219
Warning (10230): Verilog HDL assignment warning at display_test.v(257): truncated value with size 32 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 257
Warning (10230): Verilog HDL assignment warning at display_test.v(259): truncated value with size 32 to match size of target (4) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 259
Warning (10230): Verilog HDL assignment warning at display_test.v(263): truncated value with size 32 to match size of target (4) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 263
Warning (10230): Verilog HDL assignment warning at display_test.v(268): truncated value with size 32 to match size of target (4) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 268
Warning (10850): Verilog HDL warning at display_test.v(309): number of words (121) in memory file does not match the number of elements in the address range [0:119] File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 309
Warning (10240): Verilog HDL Always Construct warning at display_test.v(355): inferring latch(es) for variable "LEDR", which holds its previous value in one or more paths through the always construct File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 355
Warning (10240): Verilog HDL Always Construct warning at display_test.v(355): inferring latch(es) for variable "direction", which holds its previous value in one or more paths through the always construct File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 355
Warning (10030): Net "points_counter" at display_test.v(67) has no driver or initial value, using a default initial value '0' File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 67
Info (10041): Inferred latch for "direction.RIGHT" at display_test.v(355) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 355
Info (10041): Inferred latch for "direction.LEFT" at display_test.v(355) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 355
Info (10041): Inferred latch for "direction.DOWN" at display_test.v(355) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 355
Info (10041): Inferred latch for "direction.UP" at display_test.v(355) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 355
Info (10041): Inferred latch for "LEDR[8]" at display_test.v(355) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 355
Info (10041): Inferred latch for "LEDR[9]" at display_test.v(355) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 355
Info (10041): Inferred latch for "memory[0][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[0][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[0][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[0][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[0][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[0][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[0][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[1][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[1][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[1][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[1][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[1][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[1][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[1][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[2][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[2][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[2][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[2][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[2][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[2][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[2][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[3][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[3][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[3][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[3][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[3][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[3][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[3][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[4][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[4][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[4][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[4][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[4][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[4][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[4][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[5][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[5][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[5][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[5][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[5][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[5][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[5][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[6][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[6][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[6][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[6][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[6][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[6][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[6][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[7][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[7][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[7][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[7][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[7][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[7][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[7][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[8][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[8][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[8][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[8][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[8][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[8][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[8][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[9][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[9][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[9][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[9][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[9][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[9][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[9][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[10][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[10][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[10][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[10][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[10][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[10][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[10][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[11][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[11][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[11][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[11][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[11][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[11][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[11][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[12][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[12][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[12][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[12][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[12][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[12][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[12][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[13][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[13][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[13][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[13][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[13][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[13][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[13][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[14][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[14][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[14][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[14][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[14][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[14][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[14][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[15][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[15][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[15][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[15][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[15][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[15][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[15][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[16][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[16][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[16][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[16][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[16][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[16][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[16][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[17][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[17][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[17][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[17][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[17][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[17][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[17][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[18][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[18][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[18][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[18][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[18][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[18][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[18][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[19][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[19][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[19][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[19][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[19][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[19][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[19][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[20][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[20][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[20][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[20][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[20][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[20][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[20][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[21][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[21][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[21][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[21][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[21][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[21][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[21][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[22][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[22][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[22][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[22][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[22][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[22][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[22][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[23][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[23][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[23][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[23][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[23][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[23][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[23][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[24][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[24][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[24][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[24][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[24][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[24][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[24][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[25][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[25][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[25][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[25][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[25][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[25][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[25][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[26][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[26][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[26][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[26][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[26][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[26][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[26][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[27][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[27][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[27][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[27][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[27][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[27][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[27][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[28][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[28][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[28][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[28][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[28][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[28][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[28][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[29][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[29][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[29][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[29][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[29][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[29][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[29][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[30][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[30][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[30][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[30][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[30][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[30][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[30][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[31][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[31][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[31][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[31][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[31][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[31][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[31][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[32][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[32][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[32][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[32][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[32][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[32][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[32][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[33][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[33][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[33][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[33][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[33][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[33][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[33][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[34][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[34][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[34][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[34][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[34][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[34][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[34][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[35][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[35][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[35][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[35][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[35][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[35][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[35][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[36][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[36][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[36][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[36][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[36][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[36][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[36][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[37][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[37][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[37][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[37][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[37][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[37][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[37][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[38][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[38][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[38][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[38][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[38][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[38][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[38][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[39][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[39][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[39][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[39][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[39][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[39][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[39][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[40][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[40][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[40][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[40][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[40][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[40][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[40][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[41][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[41][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[41][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[41][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[41][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[41][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[41][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[42][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[42][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[42][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[42][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[42][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[42][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[42][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[43][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[43][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[43][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[43][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[43][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[43][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[43][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[44][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[44][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[44][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[44][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[44][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[44][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[44][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[45][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[45][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[45][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[45][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[45][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[45][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[45][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[46][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[46][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[46][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[46][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[46][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[46][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[46][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[47][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[47][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[47][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[47][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[47][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[47][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[47][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[48][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[48][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[48][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[48][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[48][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[48][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[48][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[49][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[49][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[49][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[49][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[49][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[49][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[49][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[50][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[50][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[50][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[50][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[50][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[50][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[50][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[51][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[51][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[51][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[51][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[51][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[51][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[51][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[52][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[52][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[52][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[52][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[52][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[52][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[52][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[53][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[53][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[53][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[53][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[53][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[53][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[53][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[54][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[54][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[54][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[54][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[54][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[54][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[54][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[55][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[55][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[55][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[55][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[55][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[55][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[55][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[56][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[56][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[56][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[56][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[56][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[56][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[56][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[57][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[57][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[57][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[57][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[57][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[57][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[57][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[58][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[58][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[58][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[58][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[58][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[58][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[58][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[59][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[59][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[59][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[59][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[59][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[59][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[59][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[60][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[60][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[60][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[60][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[60][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[60][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[60][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[61][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[61][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[61][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[61][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[61][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[61][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[61][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[62][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[62][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[62][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[62][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[62][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[62][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[62][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[63][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[63][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[63][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[63][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[63][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[63][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[63][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[64][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[64][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[64][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[64][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[64][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[64][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[64][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[65][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[65][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[65][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[65][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[65][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[65][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[65][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[66][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[66][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[66][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[66][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[66][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[66][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[66][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[67][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[67][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[67][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[67][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[67][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[67][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[67][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[68][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[68][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[68][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[68][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[68][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[68][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[68][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[72][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[72][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[72][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[72][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[72][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[72][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[72][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[73][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[73][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[73][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[73][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[73][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[73][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[73][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[74][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[74][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[74][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[74][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[74][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[74][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[74][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[75][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[75][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[75][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[75][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[75][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[75][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[75][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[76][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[76][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[76][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[76][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[76][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[76][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[76][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[77][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[77][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[77][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[77][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[77][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[77][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[77][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[78][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[78][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[78][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[78][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[78][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[78][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[78][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[79][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[79][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[79][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[79][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[79][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[79][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[79][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[80][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[80][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[80][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[80][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[80][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[80][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[80][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[81][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[81][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[81][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[81][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[81][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[81][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[81][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[82][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[82][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[82][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[82][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[82][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[82][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[82][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[83][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[83][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[83][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[83][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[83][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[83][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[83][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[84][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[84][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[84][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[84][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[84][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[84][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[84][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[85][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[85][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[85][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[85][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[85][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[85][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[85][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[86][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[86][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[86][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[86][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[86][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[86][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[86][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[87][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[87][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[87][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[87][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[87][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[87][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[87][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[88][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[88][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[88][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[88][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[88][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[88][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[88][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[89][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[89][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[89][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[89][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[89][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[89][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[89][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[90][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[90][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[90][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[90][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[90][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[90][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[90][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[91][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[91][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[91][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[91][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[91][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[91][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[91][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[92][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[92][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[92][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[92][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[92][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[92][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[92][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[93][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[93][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[93][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[93][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[93][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[93][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[93][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[94][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[94][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[94][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[94][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[94][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[94][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[94][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[95][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[95][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[95][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[95][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[95][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[95][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[95][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[96][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[96][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[96][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[96][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[96][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[96][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[96][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[97][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[97][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[97][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[97][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[97][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[97][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[97][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[98][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[98][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[98][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[98][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[98][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[98][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[98][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[99][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[99][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[99][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[99][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[99][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[99][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[99][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[100][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[100][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[100][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[100][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[100][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[100][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[100][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[101][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[101][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[101][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[101][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[101][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[101][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[101][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[102][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[102][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[102][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[102][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[102][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[102][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[102][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[103][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[103][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[103][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[103][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[103][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[103][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[103][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[104][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[104][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[104][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[104][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[104][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[104][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[104][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[105][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[105][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[105][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[105][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[105][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[105][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[105][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[106][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[106][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[106][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[106][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[106][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[106][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[106][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[107][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[107][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[107][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[107][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[107][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[107][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[107][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[108][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[108][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[108][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[108][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[108][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[108][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[108][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[109][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[109][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[109][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[109][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[109][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[109][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[109][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[110][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[110][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[110][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[110][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[110][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[110][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[110][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[111][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[111][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[111][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[111][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[111][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[111][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[111][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[112][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[112][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[112][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[112][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[112][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[112][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[112][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[113][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[113][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[113][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[113][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[113][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[113][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[113][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[114][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[114][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[114][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[114][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[114][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[114][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[114][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[115][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[115][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[115][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[115][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[115][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[115][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[115][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[116][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[116][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[116][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[116][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[116][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[116][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[116][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[117][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[117][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[117][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[117][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[117][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[117][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[117][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[118][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[118][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[118][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[118][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[118][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[118][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[118][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[119][0]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[119][1]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[119][2]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[119][3]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[119][4]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[119][5]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (10041): Inferred latch for "memory[119][6]" at display_test.v(304) File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 304
Info (12128): Elaborating entity "PLL108MHz" for hierarchy "display_test1:display_test1|PLL108MHz:u1" File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 103
Info (12128): Elaborating entity "PLL108MHz_0002" for hierarchy "display_test1:display_test1|PLL108MHz:u1|PLL108MHz_0002:pll108mhz_inst" File: D:/Coding/SOCLAB/snake-fpga-kopie/PLL108MHz.v Line: 19
Info (12128): Elaborating entity "altera_pll" for hierarchy "display_test1:display_test1|PLL108MHz:u1|PLL108MHz_0002:pll108mhz_inst|altera_pll:altera_pll_i" File: D:/Coding/SOCLAB/snake-fpga-kopie/PLL108MHz/PLL108MHz_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "display_test1:display_test1|PLL108MHz:u1|PLL108MHz_0002:pll108mhz_inst|altera_pll:altera_pll_i" File: D:/Coding/SOCLAB/snake-fpga-kopie/PLL108MHz/PLL108MHz_0002.v Line: 85
Info (12133): Instantiated megafunction "display_test1:display_test1|PLL108MHz:u1|PLL108MHz_0002:pll108mhz_inst|altera_pll:altera_pll_i" with the following parameter: File: D:/Coding/SOCLAB/snake-fpga-kopie/PLL108MHz/PLL108MHz_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "108.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "vga_controller" for hierarchy "display_test1:display_test1|vga_controller:vga" File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 120
Warning (10230): Verilog HDL assignment warning at vga_controller.v(27): truncated value with size 32 to match size of target (12) File: D:/Coding/SOCLAB/snake-fpga-kopie/vga_controller.v Line: 27
Warning (10230): Verilog HDL assignment warning at vga_controller.v(34): truncated value with size 32 to match size of target (11) File: D:/Coding/SOCLAB/snake-fpga-kopie/vga_controller.v Line: 34
Info (12128): Elaborating entity "ps2_keyboard" for hierarchy "display_test1:display_test1|ps2_keyboard:ps2_keyboard" File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 127
Warning (10036): Verilog HDL or VHDL warning at keyboard_input.v(38): object "ARROW_UP" assigned a value but never read File: D:/Coding/SOCLAB/snake-fpga-kopie/keyboard_input.v Line: 38
Warning (10036): Verilog HDL or VHDL warning at keyboard_input.v(39): object "ARROW_DOWN" assigned a value but never read File: D:/Coding/SOCLAB/snake-fpga-kopie/keyboard_input.v Line: 39
Warning (10036): Verilog HDL or VHDL warning at keyboard_input.v(50): object "CODEWORD" assigned a value but never read File: D:/Coding/SOCLAB/snake-fpga-kopie/keyboard_input.v Line: 50
Warning (10230): Verilog HDL assignment warning at keyboard_input.v(75): truncated value with size 32 to match size of target (8) File: D:/Coding/SOCLAB/snake-fpga-kopie/keyboard_input.v Line: 75
Warning (10230): Verilog HDL assignment warning at keyboard_input.v(90): truncated value with size 32 to match size of target (12) File: D:/Coding/SOCLAB/snake-fpga-kopie/keyboard_input.v Line: 90
Warning (10230): Verilog HDL assignment warning at keyboard_input.v(112): truncated value with size 32 to match size of target (4) File: D:/Coding/SOCLAB/snake-fpga-kopie/keyboard_input.v Line: 112
Warning (10230): Verilog HDL assignment warning at keyboard_input.v(198): truncated value with size 32 to match size of target (1) File: D:/Coding/SOCLAB/snake-fpga-kopie/keyboard_input.v Line: 198
Warning (10230): Verilog HDL assignment warning at keyboard_input.v(203): truncated value with size 32 to match size of target (1) File: D:/Coding/SOCLAB/snake-fpga-kopie/keyboard_input.v Line: 203
Info (12128): Elaborating entity "random_grind" for hierarchy "display_test1:display_test1|random_grind:rg" File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 131
Warning (10230): Verilog HDL assignment warning at random_grid.v(10): truncated value with size 32 to match size of target (6) File: D:/Coding/SOCLAB/snake-fpga-kopie/random_grid.v Line: 10
Warning (10230): Verilog HDL assignment warning at random_grid.v(12): truncated value with size 32 to match size of target (6) File: D:/Coding/SOCLAB/snake-fpga-kopie/random_grid.v Line: 12
Warning (10230): Verilog HDL assignment warning at random_grid.v(18): truncated value with size 32 to match size of target (12) File: D:/Coding/SOCLAB/snake-fpga-kopie/random_grid.v Line: 18
Warning (10230): Verilog HDL assignment warning at random_grid.v(20): truncated value with size 32 to match size of target (12) File: D:/Coding/SOCLAB/snake-fpga-kopie/random_grid.v Line: 20
Warning (10230): Verilog HDL assignment warning at random_grid.v(27): truncated value with size 32 to match size of target (11) File: D:/Coding/SOCLAB/snake-fpga-kopie/random_grid.v Line: 27
Warning (10230): Verilog HDL assignment warning at random_grid.v(29): truncated value with size 32 to match size of target (11) File: D:/Coding/SOCLAB/snake-fpga-kopie/random_grid.v Line: 29
Warning (12125): Using design file fontrom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: fontrom File: D:/Coding/SOCLAB/snake-fpga-kopie/fontrom.v Line: 40
Info (12128): Elaborating entity "fontrom" for hierarchy "display_test1:display_test1|fontrom:fontrom" File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 137
Info (12128): Elaborating entity "altsyncram" for hierarchy "display_test1:display_test1|fontrom:fontrom|altsyncram:altsyncram_component" File: D:/Coding/SOCLAB/snake-fpga-kopie/fontrom.v Line: 82
Info (12130): Elaborated megafunction instantiation "display_test1:display_test1|fontrom:fontrom|altsyncram:altsyncram_component" File: D:/Coding/SOCLAB/snake-fpga-kopie/fontrom.v Line: 82
Info (12133): Instantiated megafunction "display_test1:display_test1|fontrom:fontrom|altsyncram:altsyncram_component" with the following parameter: File: D:/Coding/SOCLAB/snake-fpga-kopie/fontrom.v Line: 82
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "asciifont.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1ke1.tdf
    Info (12023): Found entity 1: altsyncram_1ke1 File: D:/Coding/SOCLAB/snake-fpga-kopie/db/altsyncram_1ke1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_1ke1" for hierarchy "display_test1:display_test1|fontrom:fontrom|altsyncram:altsyncram_component|altsyncram_1ke1:auto_generated" File: d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_11a.tdf
    Info (12023): Found entity 1: decode_11a File: D:/Coding/SOCLAB/snake-fpga-kopie/db/decode_11a.tdf Line: 23
Info (12128): Elaborating entity "decode_11a" for hierarchy "display_test1:display_test1|fontrom:fontrom|altsyncram:altsyncram_component|altsyncram_1ke1:auto_generated|decode_11a:rden_decode" File: D:/Coding/SOCLAB/snake-fpga-kopie/db/altsyncram_1ke1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hfb.tdf
    Info (12023): Found entity 1: mux_hfb File: D:/Coding/SOCLAB/snake-fpga-kopie/db/mux_hfb.tdf Line: 23
Info (12128): Elaborating entity "mux_hfb" for hierarchy "display_test1:display_test1|fontrom:fontrom|altsyncram:altsyncram_component|altsyncram_1ke1:auto_generated|mux_hfb:mux2" File: D:/Coding/SOCLAB/snake-fpga-kopie/db/altsyncram_1ke1.tdf Line: 41
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 64
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 66
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 16
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 17
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 19
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 35
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 43
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 65
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 67
Warning (13012): Latch display_test1:display_test1|direction.RIGHT_38813 has unsafe behavior File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 355
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display_test1:display_test1|ps2_keyboard:ps2_keyboard|key_pressed_code[4] File: D:/Coding/SOCLAB/snake-fpga-kopie/keyboard_input.v Line: 171
Warning (13012): Latch display_test1:display_test1|direction.UP_38837 has unsafe behavior File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 355
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display_test1:display_test1|ps2_keyboard:ps2_keyboard|key_pressed_code[0] File: D:/Coding/SOCLAB/snake-fpga-kopie/keyboard_input.v Line: 171
Warning (13012): Latch display_test1:display_test1|direction.DOWN_38829 has unsafe behavior File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 355
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display_test1:display_test1|ps2_keyboard:ps2_keyboard|key_pressed_code[0] File: D:/Coding/SOCLAB/snake-fpga-kopie/keyboard_input.v Line: 171
Warning (13012): Latch display_test1:display_test1|direction.LEFT_38821 has unsafe behavior File: D:/Coding/SOCLAB/snake-fpga-kopie/display_test.v Line: 355
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display_test1:display_test1|ps2_keyboard:ps2_keyboard|key_pressed_code[0] File: D:/Coding/SOCLAB/snake-fpga-kopie/keyboard_input.v Line: 171
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 9
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 10
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 12
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 18
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 20
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 29
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 30
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 30
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 31
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 32
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 33
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 34
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 36
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 37
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 38
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 39
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 42
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 46
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 46
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 46
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 46
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 46
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 46
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 46
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 47
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 47
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 47
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 47
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 47
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 47
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 47
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 48
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 48
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 48
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 48
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 48
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 48
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 48
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 49
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 49
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 49
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 49
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 49
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 49
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 49
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 50
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 50
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 50
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 50
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 50
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 50
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 50
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 51
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 51
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 51
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 51
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 51
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 51
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 51
    Warning (13410): Pin "IRDA_TXD" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 55
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 61
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 61
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 61
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 61
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 61
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 61
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 61
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 61
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 61
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 61
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 76
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 86
Info (286030): Timing-Driven Synthesis is running
Info (17049): 23 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Coding/SOCLAB/snake-fpga-kopie/DE1_SOC.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 29 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 11
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 15
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 23
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 24
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 25
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 54
    Warning (15610): No output dependent on input pin "KEY[2]" File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 58
    Warning (15610): No output dependent on input pin "KEY[3]" File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 58
    Warning (15610): No output dependent on input pin "SW[0]" File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 70
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 70
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 70
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 70
    Warning (15610): No output dependent on input pin "SW[4]" File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 70
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 70
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 70
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 70
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 70
    Warning (15610): No output dependent on input pin "SW[9]" File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 70
    Warning (15610): No output dependent on input pin "TD_CLK27" File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 73
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 74
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 74
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 74
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 74
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 74
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 74
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 74
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 74
    Warning (15610): No output dependent on input pin "TD_HS" File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 75
    Warning (15610): No output dependent on input pin "TD_VS" File: D:/Coding/SOCLAB/snake-fpga-kopie/de1_soc.v Line: 77
Info (21057): Implemented 10601 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 32 input pins
    Info (21059): Implemented 112 output pins
    Info (21060): Implemented 24 bidirectional pins
    Info (21061): Implemented 10426 logic cells
    Info (21064): Implemented 4 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 331 warnings
    Info: Peak virtual memory: 4941 megabytes
    Info: Processing ended: Thu May 27 15:57:43 2021
    Info: Elapsed time: 00:00:52
    Info: Total CPU time (on all processors): 00:01:06


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Coding/SOCLAB/snake-fpga-kopie/DE1_SOC.map.smsg.


