Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\x4seg7.v" into library work
Parsing module <x4seg7>.
Parsing module <digit_to_sign>.
WARNING:HDLCompiler:568 - "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\x4seg7.v" Line 56: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\x4seg7.v" Line 57: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\x4seg7.v" Line 58: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\x4seg7.v" Line 59: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\x4seg7.v" Line 60: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\x4seg7.v" Line 61: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\x4seg7.v" Line 62: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\x4seg7.v" Line 63: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\x4seg7.v" Line 64: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\x4seg7.v" Line 65: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\x4seg7.v" Line 66: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\x4seg7.v" Line 67: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\x4seg7.v" Line 68: Constant value is truncated to fit in <8> bits.
Analyzing Verilog file "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\seg7clk.v" into library work
Parsing module <seg7clk_s>.
Analyzing Verilog file "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <seg7clk_s>.
WARNING:HDLCompiler:413 - "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\seg7clk.v" Line 19: Result of 20-bit expression is truncated to fit in 19-bit target.

Elaborating module <x4seg7>.
WARNING:HDLCompiler:413 - "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\x4seg7.v" Line 14: Result of 32-bit expression is truncated to fit in 4-bit target.

Elaborating module <digit_to_sign>.
WARNING:HDLCompiler:413 - "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\x4seg7.v" Line 37: Result of 3-bit expression is truncated to fit in 2-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\top.v".
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <seg7clk_s>.
    Related source file is "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\seg7clk.v".
    Found 1-bit register for signal <sclk>.
    Found 19-bit register for signal <counter>.
    Found 19-bit adder for signal <counter[18]_GND_2_o_add_2_OUT> created at line 19.
    Found 19-bit comparator greater for signal <counter[18]_PWR_2_o_LessThan_2_o> created at line 18
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <seg7clk_s> synthesized.

Synthesizing Unit <x4seg7>.
    Related source file is "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\x4seg7.v".
    Found 2-bit register for signal <counter>.
    Found 2-bit adder for signal <counter[1]_GND_3_o_add_3_OUT> created at line 37.
    Found 32-bit shifter logical left for signal <n0005> created at line 14
    Found 4x4-bit Read Only RAM for signal <digit>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Combinational logic shifter(s).
Unit <x4seg7> synthesized.

Synthesizing Unit <digit_to_sign>.
    Related source file is "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\x4seg7.v".
    Found 16x8-bit Read Only RAM for signal <seg_out>
    Summary:
	inferred   1 RAM(s).
Unit <digit_to_sign> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 2
 19-bit adder                                          : 1
 2-bit adder                                           : 1
# Registers                                            : 3
 1-bit register                                        : 1
 19-bit register                                       : 1
 2-bit register                                        : 1
# Comparators                                          : 1
 19-bit comparator greater                             : 1
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <digit_to_sign>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_seg_out> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <digit>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <seg_out>       |          |
    -----------------------------------------------------------------------
Unit <digit_to_sign> synthesized (advanced).

Synthesizing (advanced) Unit <seg7clk_s>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <seg7clk_s> synthesized (advanced).

Synthesizing (advanced) Unit <x4seg7>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_digit> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <counter>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <digit>         |          |
    -----------------------------------------------------------------------
Unit <x4seg7> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 2
 19-bit up counter                                     : 1
 2-bit up counter                                      : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 1
 19-bit comparator greater                             : 1
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 22
 Flip-Flops                                            : 22

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 89
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 18
#      LUT2                        : 26
#      LUT4                        : 1
#      LUT6                        : 3
#      MUXCY                       : 18
#      VCC                         : 1
#      XORCY                       : 19
# FlipFlops/Latches                : 22
#      FD                          : 22
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              22  out of  18224     0%  
 Number of Slice LUTs:                   50  out of   9112     0%  
    Number used as Logic:                50  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     50
   Number with an unused Flip Flop:      28  out of     50    56%  
   Number with an unused LUT:             0  out of     50     0%  
   Number of fully used LUT-FF pairs:    22  out of     50    44%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    232     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
sclk/sclk                          | NONE(drv/counter_0)    | 2     |
clk                                | BUFGP                  | 20    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.832ns (Maximum Frequency: 260.926MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.778ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sclk/sclk'
  Clock period: 2.106ns (frequency: 474.721MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.106ns (Levels of Logic = 1)
  Source:            drv/counter_0 (FF)
  Destination:       drv/counter_0 (FF)
  Source Clock:      sclk/sclk rising
  Destination Clock: sclk/sclk rising

  Data Path: drv/counter_0 to drv/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.447   0.773  drv/counter_0 (drv/counter_0)
     INV:I->O              1   0.206   0.579  drv/Mcount_counter_xor<0>11_INV_0 (Result<0>)
     FD:D                      0.102          drv/counter_0
    ----------------------------------------
    Total                      2.106ns (0.755ns logic, 1.352ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.832ns (frequency: 260.926MHz)
  Total number of paths / destination ports: 432 / 20
-------------------------------------------------------------------------
Delay:               3.832ns (Levels of Logic = 3)
  Source:            sclk/counter_11 (FF)
  Destination:       sclk/counter_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: sclk/counter_11 to sclk/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.981  sclk/counter_11 (sclk/counter_11)
     LUT6:I0->O            2   0.203   0.617  sclk/counter[18]_PWR_2_o_LessThan_2_o_inv2 (sclk/counter[18]_PWR_2_o_LessThan_2_o_inv2)
     LUT6:I5->O           19   0.205   1.072  sclk/counter[18]_PWR_2_o_LessThan_2_o_inv3 (sclk/counter[18]_PWR_2_o_LessThan_2_o_inv)
     LUT2:I1->O            1   0.205   0.000  sclk/counter_0_rstpot (sclk/counter_0_rstpot)
     FD:D                      0.102          sclk/counter_0
    ----------------------------------------
    Total                      3.832ns (1.162ns logic, 2.671ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sclk/sclk'
  Total number of paths / destination ports: 16 / 9
-------------------------------------------------------------------------
Offset:              4.778ns (Levels of Logic = 2)
  Source:            drv/counter_1 (FF)
  Destination:       an<2> (PAD)
  Source Clock:      sclk/sclk rising

  Data Path: drv/counter_1 to an<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.447   0.907  drv/counter_1 (drv/counter_1)
     LUT2:I0->O            3   0.203   0.650  cat<3>1 (cat_3_OBUF)
     OBUF:I->O                 2.571          an_2_OBUF (an<2>)
    ----------------------------------------
    Total                      4.778ns (3.221ns logic, 1.557ns route)
                                       (67.4% logic, 32.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.832|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sclk/sclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sclk/sclk      |    2.106|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.56 secs
 
--> 

Total memory usage is 261268 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    3 (   0 filtered)

