// Seed: 1629062180
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input uwire id_2,
    output tri id_3
);
  logic id_5;
  ;
  assign module_1.id_25 = 0;
endmodule
module module_1 #(
    parameter id_22 = 32'd90
) (
    input tri id_0,
    output tri id_1,
    input supply1 id_2,
    output uwire id_3,
    input wire id_4,
    input wire id_5,
    input supply1 id_6,
    input uwire id_7,
    input wand id_8,
    output tri1 id_9,
    output uwire id_10,
    input tri id_11,
    input tri0 id_12,
    input tri1 id_13,
    output uwire id_14,
    input uwire id_15,
    input wire id_16,
    input supply1 id_17,
    input uwire id_18,
    output logic id_19
    , id_34,
    output uwire id_20,
    output tri id_21,
    input wire _id_22,
    input tri1 id_23,
    input tri1 id_24,
    input wire id_25,
    output uwire id_26,
    output uwire id_27,
    input wor id_28,
    input supply1 id_29,
    inout wor id_30,
    input tri0 id_31,
    input wand id_32
);
  wire id_35;
  always @(posedge id_24) begin : LABEL_0
    if (-1) begin : LABEL_1
      id_19 <= -1'b0 == id_25 - id_23;
    end
  end
  logic [id_22 : 1] id_36;
  ;
  module_0 modCall_1 (
      id_4,
      id_28,
      id_2,
      id_9
  );
  assign #id_37 id_3 = id_4;
endmodule
