<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p667" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_667{left:629px;bottom:933px;letter-spacing:0.11px;word-spacing:-1.16px;}
#t2_667{left:95px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t3_667{left:215px;bottom:51px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t4_667{left:712px;bottom:51px;letter-spacing:0.1px;}
#t5_667{left:160px;bottom:878px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t6_667{left:160px;bottom:850px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t7_667{left:160px;bottom:834px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8_667{left:160px;bottom:814px;}
#t9_667{left:197px;bottom:814px;letter-spacing:-0.11px;word-spacing:0.05px;}
#ta_667{left:160px;bottom:794px;}
#tb_667{left:197px;bottom:794px;letter-spacing:-0.12px;word-spacing:0.06px;}
#tc_667{left:160px;bottom:774px;}
#td_667{left:197px;bottom:774px;letter-spacing:-0.11px;}
#te_667{left:160px;bottom:746px;letter-spacing:-0.11px;}
#tf_667{left:160px;bottom:730px;letter-spacing:-0.11px;word-spacing:-0.41px;}
#tg_667{left:160px;bottom:713px;letter-spacing:-0.11px;word-spacing:-0.77px;}
#th_667{left:160px;bottom:696px;letter-spacing:-0.11px;word-spacing:0.02px;}
#ti_667{left:160px;bottom:669px;letter-spacing:-0.12px;word-spacing:-0.58px;}
#tj_667{left:160px;bottom:652px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tk_667{left:445px;bottom:653px;letter-spacing:-0.01px;}
#tl_667{left:539px;bottom:652px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#tm_667{left:95px;bottom:609px;letter-spacing:0.13px;}
#tn_667{left:160px;bottom:609px;letter-spacing:0.11px;word-spacing:0.08px;}
#to_667{left:160px;bottom:581px;letter-spacing:-0.11px;word-spacing:-0.82px;}
#tp_667{left:160px;bottom:565px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tq_667{left:160px;bottom:548px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tr_667{left:160px;bottom:531px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#ts_667{left:160px;bottom:504px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tt_667{left:160px;bottom:487px;letter-spacing:-0.11px;word-spacing:-0.97px;}
#tu_667{left:160px;bottom:470px;letter-spacing:-0.11px;word-spacing:-0.07px;}
#tv_667{left:160px;bottom:453px;letter-spacing:-0.1px;word-spacing:0.01px;}
#tw_667{left:399px;bottom:453px;letter-spacing:-0.15px;}
#tx_667{left:459px;bottom:453px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ty_667{left:160px;bottom:436px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tz_667{left:160px;bottom:420px;letter-spacing:-0.12px;}
#t10_667{left:160px;bottom:403px;letter-spacing:-0.15px;}
#t11_667{left:160px;bottom:375px;letter-spacing:-0.12px;word-spacing:-0.44px;}
#t12_667{left:160px;bottom:358px;letter-spacing:-0.12px;}
#t13_667{left:160px;bottom:342px;letter-spacing:-0.11px;}
#t14_667{left:160px;bottom:325px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t15_667{left:160px;bottom:297px;letter-spacing:-0.12px;word-spacing:-0.77px;}
#t16_667{left:160px;bottom:280px;letter-spacing:-0.12px;word-spacing:-0.75px;}
#t17_667{left:160px;bottom:264px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t18_667{left:160px;bottom:236px;letter-spacing:-0.12px;word-spacing:-0.86px;}
#t19_667{left:160px;bottom:219px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#t1a_667{left:230px;bottom:219px;letter-spacing:-0.16px;word-spacing:0.1px;}
#t1b_667{left:477px;bottom:219px;letter-spacing:-0.12px;word-spacing:-0.01px;}

.s1_667{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_667{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_667{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_667{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_667{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.s6_667{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts667" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg667Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg667" style="-webkit-user-select: none;"><object width="825" height="990" data="667/667.svg" type="image/svg+xml" id="pdf667" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_667" class="t s1_667">Memory Order Model </span>
<span id="t2_667" class="t s2_667">ARM DDI 0100I </span><span id="t3_667" class="t s1_667">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_667" class="t s2_667">B2-11 </span>
<span id="t5_667" class="t s3_667">Cacheable write-through, cacheable write-back and non-cacheable memory </span>
<span id="t6_667" class="t s4_667">In addition to marking a region of normal memory as being Shared or Non-Shared, each page of memory </span>
<span id="t7_667" class="t s4_667">marked in an MMU as Normal can also be marked as being one of: </span>
<span id="t8_667" class="t s4_667">• </span><span id="t9_667" class="t s4_667">cacheable write-through </span>
<span id="ta_667" class="t s4_667">• </span><span id="tb_667" class="t s4_667">cacheable write-back </span>
<span id="tc_667" class="t s4_667">• </span><span id="td_667" class="t s4_667">non-cacheable. </span>
<span id="te_667" class="t s4_667">This marking is independent of the marking of a region of memory as being Shared or Non-Shared. It </span>
<span id="tf_667" class="t s4_667">indicates the required handling of the data region for reasons other than those to handle the requirements of </span>
<span id="tg_667" class="t s4_667">shared data. As a result, it is acceptable for a region of memory that is marked as being cacheable and shared </span>
<span id="th_667" class="t s4_667">not to be held in the cache in an implementation which handles shared regions as not caching the data. </span>
<span id="ti_667" class="t s4_667">If the same memory locations are marked as having different cacheable attributes, for example by the use of </span>
<span id="tj_667" class="t s4_667">synonyms in a virtual to physical address mapping, </span><span id="tk_667" class="t s5_667">UNPREDICTABLE </span><span id="tl_667" class="t s4_667">behavior results. </span>
<span id="tm_667" class="t s3_667">B2.4.2 </span><span id="tn_667" class="t s3_667">Device memory attribute </span>
<span id="to_667" class="t s4_667">The Device memory attribute is defined for memory locations where an access to the location can cause side </span>
<span id="tp_667" class="t s4_667">effects, or where the value returned for a load can vary depending on the number of loads performed. </span>
<span id="tq_667" class="t s4_667">Memory mapped peripherals and I/O locations are typical examples of areas of memory that should be </span>
<span id="tr_667" class="t s4_667">marked as being Device. The Device attribute is defined for each page in an MMU. </span>
<span id="ts_667" class="t s4_667">Explicit accesses from the processor to regions of memory marked as Device occur at the size and order </span>
<span id="tt_667" class="t s4_667">defined by the instruction. The number of accesses that occur to such locations is the number that is specified </span>
<span id="tu_667" class="t s4_667">by the program. Implementations must not repeat accesses to such locations when there is only one access </span>
<span id="tv_667" class="t s4_667">in the program, that is, the accesses are not </span><span id="tw_667" class="t s6_667">restartable</span><span id="tx_667" class="t s4_667">. An example where an implementation might want </span>
<span id="ty_667" class="t s4_667">to repeat an access is before and after an interrupt, in order to allow the interrupt to cause a slow access to </span>
<span id="tz_667" class="t s4_667">be abandoned. Such implementation optimizations must not be performed for regions of memory marked </span>
<span id="t10_667" class="t s4_667">as Device. </span>
<span id="t11_667" class="t s4_667">In addition, address locations marked as Device are non-cacheable. While writes to device memory may be </span>
<span id="t12_667" class="t s4_667">buffered, writes shall only be merged where the correct number of accesses, order, and their size is </span>
<span id="t13_667" class="t s4_667">maintained. Multiple accesses to the same address cannot change the number of accesses to that address. </span>
<span id="t14_667" class="t s4_667">Coalescing of accesses is not permitted in this case. </span>
<span id="t15_667" class="t s4_667">Accesses to memory mapped locations that have side effects that apply to Normal memory locations require </span>
<span id="t16_667" class="t s4_667">Memory Barriers to ensure correct execution. An example is the programming of the configuration registers </span>
<span id="t17_667" class="t s4_667">of a memory controller with respect to the memory accesses it controls. </span>
<span id="t18_667" class="t s4_667">All explicit accesses to memory marked as Device must correspond to the ordering requirements of accesses </span>
<span id="t19_667" class="t s4_667">described in </span><span id="t1a_667" class="t s6_667">Ordering requirements for memory accesses </span><span id="t1b_667" class="t s4_667">on page B2-16. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
