
IO_Tile_2_33

 (16 0)  (76 528)  (76 528)  IOB_0 IO Functioning bit
 (17 3)  (77 530)  (77 530)  IOB_0 IO Functioning bit
 (12 4)  (106 532)  (106 532)  routing T_2_33.lc_trk_g1_1 <X> T_2_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (76 532)  (76 532)  IOB_0 IO Functioning bit
 (13 5)  (107 533)  (107 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0

 (5 8)  (89 536)  (89 536)  routing T_2_33.span4_horz_r_1 <X> T_2_33.lc_trk_g1_1
 (7 8)  (91 536)  (91 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_1 lc_trk_g1_1
 (8 9)  (92 537)  (92 537)  routing T_2_33.span4_horz_r_1 <X> T_2_33.lc_trk_g1_1


IO_Tile_3_33

 (16 0)  (130 528)  (130 528)  IOB_0 IO Functioning bit
 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (4 1)  (142 529)  (142 529)  routing T_3_33.span4_vert_24 <X> T_3_33.lc_trk_g0_0
 (5 1)  (143 529)  (143 529)  routing T_3_33.span4_vert_24 <X> T_3_33.lc_trk_g0_0
 (6 1)  (144 529)  (144 529)  routing T_3_33.span4_vert_24 <X> T_3_33.lc_trk_g0_0
 (7 1)  (145 529)  (145 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_24 lc_trk_g0_0
 (17 3)  (131 530)  (131 530)  IOB_0 IO Functioning bit
 (16 4)  (130 532)  (130 532)  IOB_0 IO Functioning bit
 (13 5)  (161 533)  (161 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (12 10)  (160 539)  (160 539)  routing T_3_33.lc_trk_g1_6 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (161 539)  (161 539)  routing T_3_33.lc_trk_g1_6 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (12 11)  (160 538)  (160 538)  routing T_3_33.lc_trk_g1_6 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (16 14)  (130 543)  (130 543)  IOB_1 IO Functioning bit
 (4 15)  (142 542)  (142 542)  routing T_3_33.span4_horz_r_6 <X> T_3_33.lc_trk_g1_6
 (5 15)  (143 542)  (143 542)  routing T_3_33.span4_horz_r_6 <X> T_3_33.lc_trk_g1_6
 (7 15)  (145 542)  (145 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (12 4)  (268 532)  (268 532)  routing T_5_33.lc_trk_g1_3 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g1_3 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (6 10)  (252 539)  (252 539)  routing T_5_33.span12_vert_19 <X> T_5_33.lc_trk_g1_3
 (7 10)  (253 539)  (253 539)  Enable bit of Mux _local_links/g1_mux_3 => span12_vert_19 lc_trk_g1_3
 (8 11)  (254 538)  (254 538)  routing T_5_33.span12_vert_19 <X> T_5_33.lc_trk_g1_3


IO_Tile_6_33

 (12 2)  (322 531)  (322 531)  routing T_6_33.span4_vert_31 <X> T_6_33.span4_horz_l_13
 (11 6)  (321 535)  (321 535)  routing T_6_33.span4_vert_13 <X> T_6_33.span4_horz_l_14
 (12 6)  (322 535)  (322 535)  routing T_6_33.span4_vert_13 <X> T_6_33.span4_horz_l_14


IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (3 6)  (681 535)  (681 535)  IO control bit: BIOUP_IE_1

 (16 8)  (658 536)  (658 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 9)  (659 537)  (659 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (659 541)  (659 541)  IOB_1 IO Functioning bit


IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (3 6)  (735 535)  (735 535)  IO control bit: BIOUP_IE_1

 (17 9)  (713 537)  (713 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (713 541)  (713 541)  IOB_1 IO Functioning bit


IO_Tile_16_33

 (14 4)  (852 532)  (852 532)  routing T_16_33.lc_trk_g1_2 <X> T_16_33.wire_gbuf/in
 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_2 wire_gbuf/in
 (14 5)  (852 533)  (852 533)  routing T_16_33.lc_trk_g1_2 <X> T_16_33.wire_gbuf/in
 (4 10)  (832 539)  (832 539)  routing T_16_33.span4_vert_10 <X> T_16_33.lc_trk_g1_2
 (4 11)  (832 538)  (832 538)  routing T_16_33.span4_vert_10 <X> T_16_33.lc_trk_g1_2
 (6 11)  (834 538)  (834 538)  routing T_16_33.span4_vert_10 <X> T_16_33.lc_trk_g1_2
 (7 11)  (835 538)  (835 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_10 lc_trk_g1_2


IO_Tile_17_33

 (0 2)  (897 531)  (897 531)  Enable bit of Mux _out_links/OutMux7_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_4
 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (3 9)  (901 537)  (901 537)  IO control bit: GIOUP0_IE_0



IO_Tile_20_33

 (14 0)  (1072 528)  (1072 528)  routing T_20_33.span4_horz_l_12 <X> T_20_33.span4_vert_1


IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (3 6)  (1171 535)  (1171 535)  IO control bit: BIOUP_IE_1

 (16 8)  (1148 536)  (1148 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (1149 541)  (1149 541)  IOB_1 IO Functioning bit


IO_Tile_26_33

 (17 1)  (1353 529)  (1353 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (17 5)  (1353 533)  (1353 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (3 9)  (1375 537)  (1375 537)  IO control bit: IOUP_IE_0



IO_Tile_27_33

 (17 2)  (1407 531)  (1407 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (3 9)  (1429 537)  (1429 537)  IO control bit: IOUP_IE_0



IO_Tile_29_33

 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (3 6)  (1537 535)  (1537 535)  IO control bit: IOUP_IE_1

 (1 8)  (1535 536)  (1535 536)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_28
 (17 9)  (1515 537)  (1515 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit


RAM_Tile_25_32

 (7 0)  (1313 512)  (1313 512)  Ram config bit: MEMT_bram_cbit_1

 (26 0)  (1332 512)  (1332 512)  routing T_25_32.lc_trk_g2_4 <X> T_25_32.input0_0
 (7 1)  (1313 513)  (1313 513)  Ram config bit: MEMT_bram_cbit_0

 (28 1)  (1334 513)  (1334 513)  routing T_25_32.lc_trk_g2_4 <X> T_25_32.input0_0
 (29 1)  (1335 513)  (1335 513)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_4 input0_0
 (0 2)  (1306 514)  (1306 514)  routing T_25_32.glb_netwk_6 <X> T_25_32.wire_bram/ram/WCLK
 (1 2)  (1307 514)  (1307 514)  routing T_25_32.glb_netwk_6 <X> T_25_32.wire_bram/ram/WCLK
 (2 2)  (1308 514)  (1308 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 514)  (1313 514)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (1320 514)  (1320 514)  routing T_25_32.sp4_v_t_1 <X> T_25_32.lc_trk_g0_4
 (26 2)  (1332 514)  (1332 514)  routing T_25_32.lc_trk_g2_5 <X> T_25_32.input0_1
 (7 3)  (1313 515)  (1313 515)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1320 515)  (1320 515)  routing T_25_32.sp4_v_t_1 <X> T_25_32.lc_trk_g0_4
 (16 3)  (1322 515)  (1322 515)  routing T_25_32.sp4_v_t_1 <X> T_25_32.lc_trk_g0_4
 (17 3)  (1323 515)  (1323 515)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (28 3)  (1334 515)  (1334 515)  routing T_25_32.lc_trk_g2_5 <X> T_25_32.input0_1
 (29 3)  (1335 515)  (1335 515)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_5 input0_1
 (0 4)  (1306 516)  (1306 516)  routing T_25_32.lc_trk_g2_2 <X> T_25_32.wire_bram/ram/WCLKE
 (1 4)  (1307 516)  (1307 516)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (1313 516)  (1313 516)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (14 4)  (1320 516)  (1320 516)  routing T_25_32.sp4_v_b_0 <X> T_25_32.lc_trk_g1_0
 (1 5)  (1307 517)  (1307 517)  routing T_25_32.lc_trk_g2_2 <X> T_25_32.wire_bram/ram/WCLKE
 (16 5)  (1322 517)  (1322 517)  routing T_25_32.sp4_v_b_0 <X> T_25_32.lc_trk_g1_0
 (17 5)  (1323 517)  (1323 517)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (28 5)  (1334 517)  (1334 517)  routing T_25_32.lc_trk_g2_0 <X> T_25_32.input0_2
 (29 5)  (1335 517)  (1335 517)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_0 input0_2
 (7 6)  (1313 518)  (1313 518)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (14 6)  (1320 518)  (1320 518)  routing T_25_32.sp4_v_b_4 <X> T_25_32.lc_trk_g1_4
 (26 6)  (1332 518)  (1332 518)  routing T_25_32.lc_trk_g2_7 <X> T_25_32.input0_3
 (16 7)  (1322 519)  (1322 519)  routing T_25_32.sp4_v_b_4 <X> T_25_32.lc_trk_g1_4
 (17 7)  (1323 519)  (1323 519)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (26 7)  (1332 519)  (1332 519)  routing T_25_32.lc_trk_g2_7 <X> T_25_32.input0_3
 (28 7)  (1334 519)  (1334 519)  routing T_25_32.lc_trk_g2_7 <X> T_25_32.input0_3
 (29 7)  (1335 519)  (1335 519)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_7 input0_3
 (15 8)  (1321 520)  (1321 520)  routing T_25_32.sp4_v_b_41 <X> T_25_32.lc_trk_g2_1
 (16 8)  (1322 520)  (1322 520)  routing T_25_32.sp4_v_b_41 <X> T_25_32.lc_trk_g2_1
 (17 8)  (1323 520)  (1323 520)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_41 lc_trk_g2_1
 (25 8)  (1331 520)  (1331 520)  routing T_25_32.sp4_v_t_23 <X> T_25_32.lc_trk_g2_2
 (26 8)  (1332 520)  (1332 520)  routing T_25_32.lc_trk_g0_4 <X> T_25_32.input0_4
 (27 8)  (1333 520)  (1333 520)  routing T_25_32.lc_trk_g1_4 <X> T_25_32.wire_bram/ram/WDATA_3
 (29 8)  (1335 520)  (1335 520)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_3
 (30 8)  (1336 520)  (1336 520)  routing T_25_32.lc_trk_g1_4 <X> T_25_32.wire_bram/ram/WDATA_3
 (15 9)  (1321 521)  (1321 521)  routing T_25_32.sp4_v_b_40 <X> T_25_32.lc_trk_g2_0
 (16 9)  (1322 521)  (1322 521)  routing T_25_32.sp4_v_b_40 <X> T_25_32.lc_trk_g2_0
 (17 9)  (1323 521)  (1323 521)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_40 lc_trk_g2_0
 (22 9)  (1328 521)  (1328 521)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1329 521)  (1329 521)  routing T_25_32.sp4_v_t_23 <X> T_25_32.lc_trk_g2_2
 (25 9)  (1331 521)  (1331 521)  routing T_25_32.sp4_v_t_23 <X> T_25_32.lc_trk_g2_2
 (29 9)  (1335 521)  (1335 521)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_4 input0_4
 (40 9)  (1346 521)  (1346 521)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (14 10)  (1320 522)  (1320 522)  routing T_25_32.sp4_v_t_25 <X> T_25_32.lc_trk_g2_4
 (16 10)  (1322 522)  (1322 522)  routing T_25_32.sp12_v_b_21 <X> T_25_32.lc_trk_g2_5
 (17 10)  (1323 522)  (1323 522)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (21 10)  (1327 522)  (1327 522)  routing T_25_32.sp4_v_t_18 <X> T_25_32.lc_trk_g2_7
 (22 10)  (1328 522)  (1328 522)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (1329 522)  (1329 522)  routing T_25_32.sp4_v_t_18 <X> T_25_32.lc_trk_g2_7
 (25 10)  (1331 522)  (1331 522)  routing T_25_32.sp4_v_b_38 <X> T_25_32.lc_trk_g2_6
 (14 11)  (1320 523)  (1320 523)  routing T_25_32.sp4_v_t_25 <X> T_25_32.lc_trk_g2_4
 (16 11)  (1322 523)  (1322 523)  routing T_25_32.sp4_v_t_25 <X> T_25_32.lc_trk_g2_4
 (17 11)  (1323 523)  (1323 523)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_25 lc_trk_g2_4
 (18 11)  (1324 523)  (1324 523)  routing T_25_32.sp12_v_b_21 <X> T_25_32.lc_trk_g2_5
 (22 11)  (1328 523)  (1328 523)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1329 523)  (1329 523)  routing T_25_32.sp4_v_b_38 <X> T_25_32.lc_trk_g2_6
 (25 11)  (1331 523)  (1331 523)  routing T_25_32.sp4_v_b_38 <X> T_25_32.lc_trk_g2_6
 (26 11)  (1332 523)  (1332 523)  routing T_25_32.lc_trk_g3_2 <X> T_25_32.input0_5
 (27 11)  (1333 523)  (1333 523)  routing T_25_32.lc_trk_g3_2 <X> T_25_32.input0_5
 (28 11)  (1334 523)  (1334 523)  routing T_25_32.lc_trk_g3_2 <X> T_25_32.input0_5
 (29 11)  (1335 523)  (1335 523)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_2 input0_5
 (32 11)  (1338 523)  (1338 523)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_1 input2_5
 (33 11)  (1339 523)  (1339 523)  routing T_25_32.lc_trk_g2_1 <X> T_25_32.input2_5
 (21 12)  (1327 524)  (1327 524)  routing T_25_32.sp4_v_t_14 <X> T_25_32.lc_trk_g3_3
 (22 12)  (1328 524)  (1328 524)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1329 524)  (1329 524)  routing T_25_32.sp4_v_t_14 <X> T_25_32.lc_trk_g3_3
 (35 12)  (1341 524)  (1341 524)  routing T_25_32.lc_trk_g2_6 <X> T_25_32.input2_6
 (22 13)  (1328 525)  (1328 525)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_31 lc_trk_g3_2
 (23 13)  (1329 525)  (1329 525)  routing T_25_32.sp4_v_t_31 <X> T_25_32.lc_trk_g3_2
 (24 13)  (1330 525)  (1330 525)  routing T_25_32.sp4_v_t_31 <X> T_25_32.lc_trk_g3_2
 (26 13)  (1332 525)  (1332 525)  routing T_25_32.lc_trk_g3_3 <X> T_25_32.input0_6
 (27 13)  (1333 525)  (1333 525)  routing T_25_32.lc_trk_g3_3 <X> T_25_32.input0_6
 (28 13)  (1334 525)  (1334 525)  routing T_25_32.lc_trk_g3_3 <X> T_25_32.input0_6
 (29 13)  (1335 525)  (1335 525)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_3 input0_6
 (32 13)  (1338 525)  (1338 525)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_6 input2_6
 (33 13)  (1339 525)  (1339 525)  routing T_25_32.lc_trk_g2_6 <X> T_25_32.input2_6
 (35 13)  (1341 525)  (1341 525)  routing T_25_32.lc_trk_g2_6 <X> T_25_32.input2_6
 (0 14)  (1306 526)  (1306 526)  routing T_25_32.lc_trk_g3_5 <X> T_25_32.wire_bram/ram/WE
 (1 14)  (1307 526)  (1307 526)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (17 14)  (1323 526)  (1323 526)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (1332 526)  (1332 526)  routing T_25_32.lc_trk_g3_6 <X> T_25_32.input0_7
 (0 15)  (1306 527)  (1306 527)  routing T_25_32.lc_trk_g3_5 <X> T_25_32.wire_bram/ram/WE
 (1 15)  (1307 527)  (1307 527)  routing T_25_32.lc_trk_g3_5 <X> T_25_32.wire_bram/ram/WE
 (22 15)  (1328 527)  (1328 527)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1331 527)  (1331 527)  routing T_25_32.sp4_r_v_b_46 <X> T_25_32.lc_trk_g3_6
 (26 15)  (1332 527)  (1332 527)  routing T_25_32.lc_trk_g3_6 <X> T_25_32.input0_7
 (27 15)  (1333 527)  (1333 527)  routing T_25_32.lc_trk_g3_6 <X> T_25_32.input0_7
 (28 15)  (1334 527)  (1334 527)  routing T_25_32.lc_trk_g3_6 <X> T_25_32.input0_7
 (29 15)  (1335 527)  (1335 527)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_6 input0_7
 (32 15)  (1338 527)  (1338 527)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_0 input2_7
 (34 15)  (1340 527)  (1340 527)  routing T_25_32.lc_trk_g1_0 <X> T_25_32.input2_7


LogicTile_3_31

 (4 2)  (130 498)  (130 498)  routing T_3_31.sp4_v_b_4 <X> T_3_31.sp4_v_t_37
 (6 2)  (132 498)  (132 498)  routing T_3_31.sp4_v_b_4 <X> T_3_31.sp4_v_t_37


LogicTile_6_31

 (9 11)  (297 507)  (297 507)  routing T_6_31.sp4_v_b_7 <X> T_6_31.sp4_v_t_42


LogicTile_13_31

 (3 4)  (657 500)  (657 500)  routing T_13_31.sp12_v_t_23 <X> T_13_31.sp12_h_r_0


LogicTile_17_31

 (3 4)  (877 500)  (877 500)  routing T_17_31.sp12_v_b_0 <X> T_17_31.sp12_h_r_0
 (3 5)  (877 501)  (877 501)  routing T_17_31.sp12_v_b_0 <X> T_17_31.sp12_h_r_0


LogicTile_19_31

 (26 2)  (1008 498)  (1008 498)  routing T_19_31.lc_trk_g3_4 <X> T_19_31.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 498)  (1009 498)  routing T_19_31.lc_trk_g1_3 <X> T_19_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 498)  (1011 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 498)  (1014 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 498)  (1015 498)  routing T_19_31.lc_trk_g2_0 <X> T_19_31.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 498)  (1018 498)  LC_1 Logic Functioning bit
 (40 2)  (1022 498)  (1022 498)  LC_1 Logic Functioning bit
 (41 2)  (1023 498)  (1023 498)  LC_1 Logic Functioning bit
 (43 2)  (1025 498)  (1025 498)  LC_1 Logic Functioning bit
 (47 2)  (1029 498)  (1029 498)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (27 3)  (1009 499)  (1009 499)  routing T_19_31.lc_trk_g3_4 <X> T_19_31.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 499)  (1010 499)  routing T_19_31.lc_trk_g3_4 <X> T_19_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 499)  (1011 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 499)  (1012 499)  routing T_19_31.lc_trk_g1_3 <X> T_19_31.wire_logic_cluster/lc_1/in_1
 (32 3)  (1014 499)  (1014 499)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (1016 499)  (1016 499)  routing T_19_31.lc_trk_g1_0 <X> T_19_31.input_2_1
 (36 3)  (1018 499)  (1018 499)  LC_1 Logic Functioning bit
 (40 3)  (1022 499)  (1022 499)  LC_1 Logic Functioning bit
 (41 3)  (1023 499)  (1023 499)  LC_1 Logic Functioning bit
 (42 3)  (1024 499)  (1024 499)  LC_1 Logic Functioning bit
 (2 4)  (984 500)  (984 500)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (21 4)  (1003 500)  (1003 500)  routing T_19_31.sp4_v_b_3 <X> T_19_31.lc_trk_g1_3
 (22 4)  (1004 500)  (1004 500)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (1005 500)  (1005 500)  routing T_19_31.sp4_v_b_3 <X> T_19_31.lc_trk_g1_3
 (14 5)  (996 501)  (996 501)  routing T_19_31.sp12_h_r_16 <X> T_19_31.lc_trk_g1_0
 (16 5)  (998 501)  (998 501)  routing T_19_31.sp12_h_r_16 <X> T_19_31.lc_trk_g1_0
 (17 5)  (999 501)  (999 501)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (8 8)  (990 504)  (990 504)  routing T_19_31.sp4_v_b_1 <X> T_19_31.sp4_h_r_7
 (9 8)  (991 504)  (991 504)  routing T_19_31.sp4_v_b_1 <X> T_19_31.sp4_h_r_7
 (10 8)  (992 504)  (992 504)  routing T_19_31.sp4_v_b_1 <X> T_19_31.sp4_h_r_7
 (14 9)  (996 505)  (996 505)  routing T_19_31.sp12_v_b_16 <X> T_19_31.lc_trk_g2_0
 (16 9)  (998 505)  (998 505)  routing T_19_31.sp12_v_b_16 <X> T_19_31.lc_trk_g2_0
 (17 9)  (999 505)  (999 505)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (3 12)  (985 508)  (985 508)  routing T_19_31.sp12_v_b_1 <X> T_19_31.sp12_h_r_1
 (3 13)  (985 509)  (985 509)  routing T_19_31.sp12_v_b_1 <X> T_19_31.sp12_h_r_1
 (14 15)  (996 511)  (996 511)  routing T_19_31.sp12_v_b_20 <X> T_19_31.lc_trk_g3_4
 (16 15)  (998 511)  (998 511)  routing T_19_31.sp12_v_b_20 <X> T_19_31.lc_trk_g3_4
 (17 15)  (999 511)  (999 511)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_20_31

 (16 0)  (1052 496)  (1052 496)  routing T_20_31.sp4_v_b_1 <X> T_20_31.lc_trk_g0_1
 (17 0)  (1053 496)  (1053 496)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (1054 496)  (1054 496)  routing T_20_31.sp4_v_b_1 <X> T_20_31.lc_trk_g0_1
 (26 2)  (1062 498)  (1062 498)  routing T_20_31.lc_trk_g3_6 <X> T_20_31.wire_logic_cluster/lc_1/in_0
 (28 2)  (1064 498)  (1064 498)  routing T_20_31.lc_trk_g2_4 <X> T_20_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 498)  (1065 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 498)  (1066 498)  routing T_20_31.lc_trk_g2_4 <X> T_20_31.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 498)  (1068 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 498)  (1069 498)  routing T_20_31.lc_trk_g3_3 <X> T_20_31.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 498)  (1070 498)  routing T_20_31.lc_trk_g3_3 <X> T_20_31.wire_logic_cluster/lc_1/in_3
 (38 2)  (1074 498)  (1074 498)  LC_1 Logic Functioning bit
 (39 2)  (1075 498)  (1075 498)  LC_1 Logic Functioning bit
 (42 2)  (1078 498)  (1078 498)  LC_1 Logic Functioning bit
 (43 2)  (1079 498)  (1079 498)  LC_1 Logic Functioning bit
 (47 2)  (1083 498)  (1083 498)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (26 3)  (1062 499)  (1062 499)  routing T_20_31.lc_trk_g3_6 <X> T_20_31.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 499)  (1063 499)  routing T_20_31.lc_trk_g3_6 <X> T_20_31.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 499)  (1064 499)  routing T_20_31.lc_trk_g3_6 <X> T_20_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 499)  (1065 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 499)  (1067 499)  routing T_20_31.lc_trk_g3_3 <X> T_20_31.wire_logic_cluster/lc_1/in_3
 (32 3)  (1068 499)  (1068 499)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (37 3)  (1073 499)  (1073 499)  LC_1 Logic Functioning bit
 (39 3)  (1075 499)  (1075 499)  LC_1 Logic Functioning bit
 (41 3)  (1077 499)  (1077 499)  LC_1 Logic Functioning bit
 (43 3)  (1079 499)  (1079 499)  LC_1 Logic Functioning bit
 (14 10)  (1050 506)  (1050 506)  routing T_20_31.sp12_v_t_3 <X> T_20_31.lc_trk_g2_4
 (14 11)  (1050 507)  (1050 507)  routing T_20_31.sp12_v_t_3 <X> T_20_31.lc_trk_g2_4
 (15 11)  (1051 507)  (1051 507)  routing T_20_31.sp12_v_t_3 <X> T_20_31.lc_trk_g2_4
 (17 11)  (1053 507)  (1053 507)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (22 12)  (1058 508)  (1058 508)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1059 508)  (1059 508)  routing T_20_31.sp12_v_b_11 <X> T_20_31.lc_trk_g3_3
 (22 15)  (1058 511)  (1058 511)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1061 511)  (1061 511)  routing T_20_31.sp4_r_v_b_46 <X> T_20_31.lc_trk_g3_6


LogicTile_21_31

 (2 8)  (1092 504)  (1092 504)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_22_31

 (3 0)  (1147 496)  (1147 496)  routing T_22_31.sp12_v_t_23 <X> T_22_31.sp12_v_b_0
 (8 9)  (1152 505)  (1152 505)  routing T_22_31.sp4_h_l_42 <X> T_22_31.sp4_v_b_7
 (9 9)  (1153 505)  (1153 505)  routing T_22_31.sp4_h_l_42 <X> T_22_31.sp4_v_b_7


LogicTile_23_31

 (3 3)  (1201 499)  (1201 499)  routing T_23_31.sp12_v_b_0 <X> T_23_31.sp12_h_l_23
 (8 8)  (1206 504)  (1206 504)  routing T_23_31.sp4_h_l_42 <X> T_23_31.sp4_h_r_7


LogicTile_24_31

 (1 3)  (1253 499)  (1253 499)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (4 4)  (1256 500)  (1256 500)  routing T_24_31.sp4_h_l_44 <X> T_24_31.sp4_v_b_3
 (6 4)  (1258 500)  (1258 500)  routing T_24_31.sp4_h_l_44 <X> T_24_31.sp4_v_b_3
 (17 4)  (1269 500)  (1269 500)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (5 5)  (1257 501)  (1257 501)  routing T_24_31.sp4_h_l_44 <X> T_24_31.sp4_v_b_3
 (14 8)  (1266 504)  (1266 504)  routing T_24_31.sp4_v_t_21 <X> T_24_31.lc_trk_g2_0
 (14 9)  (1266 505)  (1266 505)  routing T_24_31.sp4_v_t_21 <X> T_24_31.lc_trk_g2_0
 (16 9)  (1268 505)  (1268 505)  routing T_24_31.sp4_v_t_21 <X> T_24_31.lc_trk_g2_0
 (17 9)  (1269 505)  (1269 505)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (27 10)  (1279 506)  (1279 506)  routing T_24_31.lc_trk_g1_1 <X> T_24_31.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 506)  (1281 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (1284 506)  (1284 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 506)  (1285 506)  routing T_24_31.lc_trk_g2_0 <X> T_24_31.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 506)  (1288 506)  LC_5 Logic Functioning bit
 (38 10)  (1290 506)  (1290 506)  LC_5 Logic Functioning bit
 (40 10)  (1292 506)  (1292 506)  LC_5 Logic Functioning bit
 (42 10)  (1294 506)  (1294 506)  LC_5 Logic Functioning bit
 (36 11)  (1288 507)  (1288 507)  LC_5 Logic Functioning bit
 (38 11)  (1290 507)  (1290 507)  LC_5 Logic Functioning bit
 (40 11)  (1292 507)  (1292 507)  LC_5 Logic Functioning bit
 (42 11)  (1294 507)  (1294 507)  LC_5 Logic Functioning bit


RAM_Tile_25_31

 (26 0)  (1332 496)  (1332 496)  routing T_25_31.lc_trk_g0_6 <X> T_25_31.input0_0
 (7 1)  (1313 497)  (1313 497)  Ram config bit: MEMB_Power_Up_Control

 (26 1)  (1332 497)  (1332 497)  routing T_25_31.lc_trk_g0_6 <X> T_25_31.input0_0
 (29 1)  (1335 497)  (1335 497)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_6 input0_0
 (0 2)  (1306 498)  (1306 498)  routing T_25_31.glb_netwk_6 <X> T_25_31.wire_bram/ram/RCLK
 (1 2)  (1307 498)  (1307 498)  routing T_25_31.glb_netwk_6 <X> T_25_31.wire_bram/ram/RCLK
 (2 2)  (1308 498)  (1308 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (15 2)  (1321 498)  (1321 498)  routing T_25_31.lft_op_5 <X> T_25_31.lc_trk_g0_5
 (17 2)  (1323 498)  (1323 498)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1324 498)  (1324 498)  routing T_25_31.lft_op_5 <X> T_25_31.lc_trk_g0_5
 (21 2)  (1327 498)  (1327 498)  routing T_25_31.sp4_v_b_7 <X> T_25_31.lc_trk_g0_7
 (22 2)  (1328 498)  (1328 498)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (1329 498)  (1329 498)  routing T_25_31.sp4_v_b_7 <X> T_25_31.lc_trk_g0_7
 (25 2)  (1331 498)  (1331 498)  routing T_25_31.sp4_v_b_6 <X> T_25_31.lc_trk_g0_6
 (26 2)  (1332 498)  (1332 498)  routing T_25_31.lc_trk_g1_4 <X> T_25_31.input0_1
 (8 3)  (1314 499)  (1314 499)  routing T_25_31.sp4_v_b_10 <X> T_25_31.sp4_v_t_36
 (10 3)  (1316 499)  (1316 499)  routing T_25_31.sp4_v_b_10 <X> T_25_31.sp4_v_t_36
 (14 3)  (1320 499)  (1320 499)  routing T_25_31.sp4_r_v_b_28 <X> T_25_31.lc_trk_g0_4
 (17 3)  (1323 499)  (1323 499)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (1328 499)  (1328 499)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (1329 499)  (1329 499)  routing T_25_31.sp4_v_b_6 <X> T_25_31.lc_trk_g0_6
 (27 3)  (1333 499)  (1333 499)  routing T_25_31.lc_trk_g1_4 <X> T_25_31.input0_1
 (29 3)  (1335 499)  (1335 499)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_4 input0_1
 (26 4)  (1332 500)  (1332 500)  routing T_25_31.lc_trk_g1_7 <X> T_25_31.input0_2
 (8 5)  (1314 501)  (1314 501)  routing T_25_31.sp4_h_r_4 <X> T_25_31.sp4_v_b_4
 (14 5)  (1320 501)  (1320 501)  routing T_25_31.sp12_h_l_15 <X> T_25_31.lc_trk_g1_0
 (16 5)  (1322 501)  (1322 501)  routing T_25_31.sp12_h_l_15 <X> T_25_31.lc_trk_g1_0
 (17 5)  (1323 501)  (1323 501)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_l_15 lc_trk_g1_0
 (26 5)  (1332 501)  (1332 501)  routing T_25_31.lc_trk_g1_7 <X> T_25_31.input0_2
 (27 5)  (1333 501)  (1333 501)  routing T_25_31.lc_trk_g1_7 <X> T_25_31.input0_2
 (29 5)  (1335 501)  (1335 501)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_7 input0_2
 (6 6)  (1312 502)  (1312 502)  routing T_25_31.sp4_v_b_0 <X> T_25_31.sp4_v_t_38
 (13 6)  (1319 502)  (1319 502)  routing T_25_31.sp4_v_b_5 <X> T_25_31.sp4_v_t_40
 (16 6)  (1322 502)  (1322 502)  routing T_25_31.sp12_h_r_21 <X> T_25_31.lc_trk_g1_5
 (17 6)  (1323 502)  (1323 502)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_21 lc_trk_g1_5
 (22 6)  (1328 502)  (1328 502)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1329 502)  (1329 502)  routing T_25_31.sp4_v_b_23 <X> T_25_31.lc_trk_g1_7
 (24 6)  (1330 502)  (1330 502)  routing T_25_31.sp4_v_b_23 <X> T_25_31.lc_trk_g1_7
 (26 6)  (1332 502)  (1332 502)  routing T_25_31.lc_trk_g2_7 <X> T_25_31.input0_3
 (5 7)  (1311 503)  (1311 503)  routing T_25_31.sp4_v_b_0 <X> T_25_31.sp4_v_t_38
 (9 7)  (1315 503)  (1315 503)  routing T_25_31.sp4_v_b_8 <X> T_25_31.sp4_v_t_41
 (10 7)  (1316 503)  (1316 503)  routing T_25_31.sp4_v_b_8 <X> T_25_31.sp4_v_t_41
 (15 7)  (1321 503)  (1321 503)  routing T_25_31.sp4_v_b_20 <X> T_25_31.lc_trk_g1_4
 (16 7)  (1322 503)  (1322 503)  routing T_25_31.sp4_v_b_20 <X> T_25_31.lc_trk_g1_4
 (17 7)  (1323 503)  (1323 503)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_20 lc_trk_g1_4
 (18 7)  (1324 503)  (1324 503)  routing T_25_31.sp12_h_r_21 <X> T_25_31.lc_trk_g1_5
 (22 7)  (1328 503)  (1328 503)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_22 lc_trk_g1_6
 (23 7)  (1329 503)  (1329 503)  routing T_25_31.sp12_h_r_22 <X> T_25_31.lc_trk_g1_6
 (25 7)  (1331 503)  (1331 503)  routing T_25_31.sp12_h_r_22 <X> T_25_31.lc_trk_g1_6
 (26 7)  (1332 503)  (1332 503)  routing T_25_31.lc_trk_g2_7 <X> T_25_31.input0_3
 (28 7)  (1334 503)  (1334 503)  routing T_25_31.lc_trk_g2_7 <X> T_25_31.input0_3
 (29 7)  (1335 503)  (1335 503)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_7 input0_3
 (25 8)  (1331 504)  (1331 504)  routing T_25_31.bnl_op_2 <X> T_25_31.lc_trk_g2_2
 (26 8)  (1332 504)  (1332 504)  routing T_25_31.lc_trk_g2_4 <X> T_25_31.input0_4
 (27 8)  (1333 504)  (1333 504)  routing T_25_31.lc_trk_g3_4 <X> T_25_31.wire_bram/ram/WDATA_11
 (28 8)  (1334 504)  (1334 504)  routing T_25_31.lc_trk_g3_4 <X> T_25_31.wire_bram/ram/WDATA_11
 (29 8)  (1335 504)  (1335 504)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 504)  (1336 504)  routing T_25_31.lc_trk_g3_4 <X> T_25_31.wire_bram/ram/WDATA_11
 (22 9)  (1328 505)  (1328 505)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (1331 505)  (1331 505)  routing T_25_31.bnl_op_2 <X> T_25_31.lc_trk_g2_2
 (28 9)  (1334 505)  (1334 505)  routing T_25_31.lc_trk_g2_4 <X> T_25_31.input0_4
 (29 9)  (1335 505)  (1335 505)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_4 input0_4
 (40 9)  (1346 505)  (1346 505)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (22 10)  (1328 506)  (1328 506)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1329 506)  (1329 506)  routing T_25_31.sp4_h_r_31 <X> T_25_31.lc_trk_g2_7
 (24 10)  (1330 506)  (1330 506)  routing T_25_31.sp4_h_r_31 <X> T_25_31.lc_trk_g2_7
 (26 10)  (1332 506)  (1332 506)  routing T_25_31.lc_trk_g0_5 <X> T_25_31.input0_5
 (35 10)  (1341 506)  (1341 506)  routing T_25_31.lc_trk_g0_7 <X> T_25_31.input2_5
 (9 11)  (1315 507)  (1315 507)  routing T_25_31.sp4_v_b_11 <X> T_25_31.sp4_v_t_42
 (10 11)  (1316 507)  (1316 507)  routing T_25_31.sp4_v_b_11 <X> T_25_31.sp4_v_t_42
 (14 11)  (1320 507)  (1320 507)  routing T_25_31.sp4_h_r_28 <X> T_25_31.lc_trk_g2_4
 (15 11)  (1321 507)  (1321 507)  routing T_25_31.sp4_h_r_28 <X> T_25_31.lc_trk_g2_4
 (16 11)  (1322 507)  (1322 507)  routing T_25_31.sp4_h_r_28 <X> T_25_31.lc_trk_g2_4
 (17 11)  (1323 507)  (1323 507)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_28 lc_trk_g2_4
 (21 11)  (1327 507)  (1327 507)  routing T_25_31.sp4_h_r_31 <X> T_25_31.lc_trk_g2_7
 (29 11)  (1335 507)  (1335 507)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_5 input0_5
 (32 11)  (1338 507)  (1338 507)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_7 input2_5
 (35 11)  (1341 507)  (1341 507)  routing T_25_31.lc_trk_g0_7 <X> T_25_31.input2_5
 (26 12)  (1332 508)  (1332 508)  routing T_25_31.lc_trk_g1_5 <X> T_25_31.input0_6
 (27 13)  (1333 509)  (1333 509)  routing T_25_31.lc_trk_g1_5 <X> T_25_31.input0_6
 (29 13)  (1335 509)  (1335 509)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_5 input0_6
 (32 13)  (1338 509)  (1338 509)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_2 input2_6
 (33 13)  (1339 509)  (1339 509)  routing T_25_31.lc_trk_g2_2 <X> T_25_31.input2_6
 (35 13)  (1341 509)  (1341 509)  routing T_25_31.lc_trk_g2_2 <X> T_25_31.input2_6
 (1 14)  (1307 510)  (1307 510)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (35 14)  (1341 510)  (1341 510)  routing T_25_31.lc_trk_g1_6 <X> T_25_31.input2_7
 (1 15)  (1307 511)  (1307 511)  routing T_25_31.lc_trk_g0_4 <X> T_25_31.wire_bram/ram/RE
 (14 15)  (1320 511)  (1320 511)  routing T_25_31.sp4_r_v_b_44 <X> T_25_31.lc_trk_g3_4
 (17 15)  (1323 511)  (1323 511)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (27 15)  (1333 511)  (1333 511)  routing T_25_31.lc_trk_g1_0 <X> T_25_31.input0_7
 (29 15)  (1335 511)  (1335 511)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_0 input0_7
 (32 15)  (1338 511)  (1338 511)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_6 input2_7
 (34 15)  (1340 511)  (1340 511)  routing T_25_31.lc_trk_g1_6 <X> T_25_31.input2_7
 (35 15)  (1341 511)  (1341 511)  routing T_25_31.lc_trk_g1_6 <X> T_25_31.input2_7


LogicTile_26_31

 (11 14)  (1359 510)  (1359 510)  routing T_26_31.sp4_v_b_3 <X> T_26_31.sp4_v_t_46
 (13 14)  (1361 510)  (1361 510)  routing T_26_31.sp4_v_b_3 <X> T_26_31.sp4_v_t_46


LogicTile_29_31

 (8 6)  (1518 502)  (1518 502)  routing T_29_31.sp4_v_t_41 <X> T_29_31.sp4_h_l_41
 (9 6)  (1519 502)  (1519 502)  routing T_29_31.sp4_v_t_41 <X> T_29_31.sp4_h_l_41


IO_Tile_0_30

 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (13 4)  (4 484)  (4 484)  routing T_0_30.lc_trk_g0_6 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 484)  (1 484)  IOB_0 IO Functioning bit
 (12 5)  (5 485)  (5 485)  routing T_0_30.lc_trk_g0_6 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (4 6)  (13 486)  (13 486)  routing T_0_30.span12_horz_6 <X> T_0_30.lc_trk_g0_6
 (4 7)  (13 487)  (13 487)  routing T_0_30.span12_horz_6 <X> T_0_30.lc_trk_g0_6
 (5 7)  (12 487)  (12 487)  routing T_0_30.span12_horz_6 <X> T_0_30.lc_trk_g0_6
 (7 7)  (10 487)  (10 487)  Enable bit of Mux _local_links/g0_mux_6 => span12_horz_6 lc_trk_g0_6


LogicTile_3_30

 (19 12)  (145 492)  (145 492)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13


LogicTile_5_30

 (3 6)  (237 486)  (237 486)  routing T_5_30.sp12_v_b_0 <X> T_5_30.sp12_v_t_23


LogicTile_6_30

 (5 3)  (293 483)  (293 483)  routing T_6_30.sp4_h_l_37 <X> T_6_30.sp4_v_t_37


LogicTile_9_30

 (3 11)  (441 491)  (441 491)  routing T_9_30.sp12_v_b_1 <X> T_9_30.sp12_h_l_22


LogicTile_14_30

 (3 11)  (711 491)  (711 491)  routing T_14_30.sp12_v_b_1 <X> T_14_30.sp12_h_l_22


LogicTile_19_30

 (19 1)  (1001 481)  (1001 481)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (8 8)  (990 488)  (990 488)  routing T_19_30.sp4_v_b_1 <X> T_19_30.sp4_h_r_7
 (9 8)  (991 488)  (991 488)  routing T_19_30.sp4_v_b_1 <X> T_19_30.sp4_h_r_7
 (10 8)  (992 488)  (992 488)  routing T_19_30.sp4_v_b_1 <X> T_19_30.sp4_h_r_7


LogicTile_21_30

 (11 14)  (1101 494)  (1101 494)  routing T_21_30.sp4_v_b_8 <X> T_21_30.sp4_v_t_46
 (12 15)  (1102 495)  (1102 495)  routing T_21_30.sp4_v_b_8 <X> T_21_30.sp4_v_t_46


LogicTile_23_30

 (8 4)  (1206 484)  (1206 484)  routing T_23_30.sp4_v_b_4 <X> T_23_30.sp4_h_r_4
 (9 4)  (1207 484)  (1207 484)  routing T_23_30.sp4_v_b_4 <X> T_23_30.sp4_h_r_4
 (9 12)  (1207 492)  (1207 492)  routing T_23_30.sp4_h_l_42 <X> T_23_30.sp4_h_r_10
 (10 12)  (1208 492)  (1208 492)  routing T_23_30.sp4_h_l_42 <X> T_23_30.sp4_h_r_10


LogicTile_24_30

 (21 2)  (1273 482)  (1273 482)  routing T_24_30.sp4_h_l_10 <X> T_24_30.lc_trk_g0_7
 (22 2)  (1274 482)  (1274 482)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1275 482)  (1275 482)  routing T_24_30.sp4_h_l_10 <X> T_24_30.lc_trk_g0_7
 (24 2)  (1276 482)  (1276 482)  routing T_24_30.sp4_h_l_10 <X> T_24_30.lc_trk_g0_7
 (21 3)  (1273 483)  (1273 483)  routing T_24_30.sp4_h_l_10 <X> T_24_30.lc_trk_g0_7
 (15 4)  (1267 484)  (1267 484)  routing T_24_30.sp4_h_l_4 <X> T_24_30.lc_trk_g1_1
 (16 4)  (1268 484)  (1268 484)  routing T_24_30.sp4_h_l_4 <X> T_24_30.lc_trk_g1_1
 (17 4)  (1269 484)  (1269 484)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1270 484)  (1270 484)  routing T_24_30.sp4_h_l_4 <X> T_24_30.lc_trk_g1_1
 (27 4)  (1279 484)  (1279 484)  routing T_24_30.lc_trk_g1_2 <X> T_24_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 484)  (1281 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1283 484)  (1283 484)  routing T_24_30.lc_trk_g0_7 <X> T_24_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 484)  (1284 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 484)  (1288 484)  LC_2 Logic Functioning bit
 (37 4)  (1289 484)  (1289 484)  LC_2 Logic Functioning bit
 (38 4)  (1290 484)  (1290 484)  LC_2 Logic Functioning bit
 (39 4)  (1291 484)  (1291 484)  LC_2 Logic Functioning bit
 (18 5)  (1270 485)  (1270 485)  routing T_24_30.sp4_h_l_4 <X> T_24_30.lc_trk_g1_1
 (22 5)  (1274 485)  (1274 485)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1275 485)  (1275 485)  routing T_24_30.sp4_v_b_18 <X> T_24_30.lc_trk_g1_2
 (24 5)  (1276 485)  (1276 485)  routing T_24_30.sp4_v_b_18 <X> T_24_30.lc_trk_g1_2
 (27 5)  (1279 485)  (1279 485)  routing T_24_30.lc_trk_g1_1 <X> T_24_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 485)  (1281 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1282 485)  (1282 485)  routing T_24_30.lc_trk_g1_2 <X> T_24_30.wire_logic_cluster/lc_2/in_1
 (31 5)  (1283 485)  (1283 485)  routing T_24_30.lc_trk_g0_7 <X> T_24_30.wire_logic_cluster/lc_2/in_3
 (40 5)  (1292 485)  (1292 485)  LC_2 Logic Functioning bit
 (41 5)  (1293 485)  (1293 485)  LC_2 Logic Functioning bit
 (42 5)  (1294 485)  (1294 485)  LC_2 Logic Functioning bit
 (43 5)  (1295 485)  (1295 485)  LC_2 Logic Functioning bit


RAM_Tile_25_30

 (7 0)  (1313 480)  (1313 480)  Ram config bit: MEMT_bram_cbit_1

 (25 0)  (1331 480)  (1331 480)  routing T_25_30.sp4_v_b_10 <X> T_25_30.lc_trk_g0_2
 (7 1)  (1313 481)  (1313 481)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 481)  (1328 481)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1329 481)  (1329 481)  routing T_25_30.sp4_v_b_10 <X> T_25_30.lc_trk_g0_2
 (25 1)  (1331 481)  (1331 481)  routing T_25_30.sp4_v_b_10 <X> T_25_30.lc_trk_g0_2
 (0 2)  (1306 482)  (1306 482)  routing T_25_30.glb_netwk_6 <X> T_25_30.wire_bram/ram/WCLK
 (1 2)  (1307 482)  (1307 482)  routing T_25_30.glb_netwk_6 <X> T_25_30.wire_bram/ram/WCLK
 (2 2)  (1308 482)  (1308 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 482)  (1313 482)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 483)  (1313 483)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (1307 484)  (1307 484)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (7 4)  (1313 484)  (1313 484)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (1 5)  (1307 485)  (1307 485)  routing T_25_30.lc_trk_g0_2 <X> T_25_30.wire_bram/ram/WCLKE
 (7 5)  (1313 485)  (1313 485)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (6 6)  (1312 486)  (1312 486)  routing T_25_30.sp4_v_b_0 <X> T_25_30.sp4_v_t_38
 (7 6)  (1313 486)  (1313 486)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (5 7)  (1311 487)  (1311 487)  routing T_25_30.sp4_v_b_0 <X> T_25_30.sp4_v_t_38
 (7 7)  (1313 487)  (1313 487)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (27 8)  (1333 488)  (1333 488)  routing T_25_30.lc_trk_g3_2 <X> T_25_30.wire_bram/ram/WDATA_3
 (28 8)  (1334 488)  (1334 488)  routing T_25_30.lc_trk_g3_2 <X> T_25_30.wire_bram/ram/WDATA_3
 (29 8)  (1335 488)  (1335 488)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_3
 (30 9)  (1336 489)  (1336 489)  routing T_25_30.lc_trk_g3_2 <X> T_25_30.wire_bram/ram/WDATA_3
 (40 9)  (1346 489)  (1346 489)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (8 11)  (1314 491)  (1314 491)  routing T_25_30.sp4_v_b_4 <X> T_25_30.sp4_v_t_42
 (10 11)  (1316 491)  (1316 491)  routing T_25_30.sp4_v_b_4 <X> T_25_30.sp4_v_t_42
 (14 11)  (1320 491)  (1320 491)  routing T_25_30.sp4_r_v_b_36 <X> T_25_30.lc_trk_g2_4
 (17 11)  (1323 491)  (1323 491)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 13)  (1328 493)  (1328 493)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_31 lc_trk_g3_2
 (23 13)  (1329 493)  (1329 493)  routing T_25_30.sp4_v_t_31 <X> T_25_30.lc_trk_g3_2
 (24 13)  (1330 493)  (1330 493)  routing T_25_30.sp4_v_t_31 <X> T_25_30.lc_trk_g3_2
 (0 14)  (1306 494)  (1306 494)  routing T_25_30.lc_trk_g2_4 <X> T_25_30.wire_bram/ram/WE
 (1 14)  (1307 494)  (1307 494)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (3 14)  (1309 494)  (1309 494)  routing T_25_30.sp12_v_b_1 <X> T_25_30.sp12_v_t_22
 (1 15)  (1307 495)  (1307 495)  routing T_25_30.lc_trk_g2_4 <X> T_25_30.wire_bram/ram/WE
 (9 15)  (1315 495)  (1315 495)  routing T_25_30.sp4_v_b_10 <X> T_25_30.sp4_v_t_47


LogicTile_26_30

 (4 14)  (1352 494)  (1352 494)  routing T_26_30.sp4_v_b_9 <X> T_26_30.sp4_v_t_44


LogicTile_3_29

 (36 2)  (162 466)  (162 466)  LC_1 Logic Functioning bit
 (37 2)  (163 466)  (163 466)  LC_1 Logic Functioning bit
 (38 2)  (164 466)  (164 466)  LC_1 Logic Functioning bit
 (39 2)  (165 466)  (165 466)  LC_1 Logic Functioning bit
 (40 2)  (166 466)  (166 466)  LC_1 Logic Functioning bit
 (41 2)  (167 466)  (167 466)  LC_1 Logic Functioning bit
 (42 2)  (168 466)  (168 466)  LC_1 Logic Functioning bit
 (43 2)  (169 466)  (169 466)  LC_1 Logic Functioning bit
 (47 2)  (173 466)  (173 466)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (51 2)  (177 466)  (177 466)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (178 466)  (178 466)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (36 3)  (162 467)  (162 467)  LC_1 Logic Functioning bit
 (37 3)  (163 467)  (163 467)  LC_1 Logic Functioning bit
 (38 3)  (164 467)  (164 467)  LC_1 Logic Functioning bit
 (39 3)  (165 467)  (165 467)  LC_1 Logic Functioning bit
 (40 3)  (166 467)  (166 467)  LC_1 Logic Functioning bit
 (41 3)  (167 467)  (167 467)  LC_1 Logic Functioning bit
 (42 3)  (168 467)  (168 467)  LC_1 Logic Functioning bit
 (43 3)  (169 467)  (169 467)  LC_1 Logic Functioning bit


LogicTile_10_29

 (3 13)  (495 477)  (495 477)  routing T_10_29.sp12_h_l_22 <X> T_10_29.sp12_h_r_1


LogicTile_16_29

 (8 15)  (824 479)  (824 479)  routing T_16_29.sp4_v_b_7 <X> T_16_29.sp4_v_t_47
 (10 15)  (826 479)  (826 479)  routing T_16_29.sp4_v_b_7 <X> T_16_29.sp4_v_t_47


LogicTile_19_29

 (19 1)  (1001 465)  (1001 465)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (3 6)  (985 470)  (985 470)  routing T_19_29.sp12_v_b_0 <X> T_19_29.sp12_v_t_23
 (2 10)  (984 474)  (984 474)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_20_29

 (5 4)  (1041 468)  (1041 468)  routing T_20_29.sp4_v_b_3 <X> T_20_29.sp4_h_r_3
 (6 5)  (1042 469)  (1042 469)  routing T_20_29.sp4_v_b_3 <X> T_20_29.sp4_h_r_3
 (4 12)  (1040 476)  (1040 476)  routing T_20_29.sp4_v_t_36 <X> T_20_29.sp4_v_b_9
 (6 12)  (1042 476)  (1042 476)  routing T_20_29.sp4_v_t_36 <X> T_20_29.sp4_v_b_9


LogicTile_21_29

 (19 8)  (1109 472)  (1109 472)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_22_29

 (12 4)  (1156 468)  (1156 468)  routing T_22_29.sp4_v_b_11 <X> T_22_29.sp4_h_r_5
 (11 5)  (1155 469)  (1155 469)  routing T_22_29.sp4_v_b_11 <X> T_22_29.sp4_h_r_5
 (13 5)  (1157 469)  (1157 469)  routing T_22_29.sp4_v_b_11 <X> T_22_29.sp4_h_r_5
 (13 8)  (1157 472)  (1157 472)  routing T_22_29.sp4_h_l_45 <X> T_22_29.sp4_v_b_8
 (11 9)  (1155 473)  (1155 473)  routing T_22_29.sp4_h_l_45 <X> T_22_29.sp4_h_r_8
 (12 9)  (1156 473)  (1156 473)  routing T_22_29.sp4_h_l_45 <X> T_22_29.sp4_v_b_8
 (12 12)  (1156 476)  (1156 476)  routing T_22_29.sp4_h_l_45 <X> T_22_29.sp4_h_r_11
 (13 13)  (1157 477)  (1157 477)  routing T_22_29.sp4_h_l_45 <X> T_22_29.sp4_h_r_11


LogicTile_23_29

 (19 4)  (1217 468)  (1217 468)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_24_29

 (0 2)  (1252 466)  (1252 466)  routing T_24_29.glb_netwk_6 <X> T_24_29.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 466)  (1253 466)  routing T_24_29.glb_netwk_6 <X> T_24_29.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 466)  (1254 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (1252 468)  (1252 468)  routing T_24_29.lc_trk_g2_2 <X> T_24_29.wire_logic_cluster/lc_7/cen
 (1 4)  (1253 468)  (1253 468)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (36 4)  (1288 468)  (1288 468)  LC_2 Logic Functioning bit
 (38 4)  (1290 468)  (1290 468)  LC_2 Logic Functioning bit
 (41 4)  (1293 468)  (1293 468)  LC_2 Logic Functioning bit
 (43 4)  (1295 468)  (1295 468)  LC_2 Logic Functioning bit
 (45 4)  (1297 468)  (1297 468)  LC_2 Logic Functioning bit
 (1 5)  (1253 469)  (1253 469)  routing T_24_29.lc_trk_g2_2 <X> T_24_29.wire_logic_cluster/lc_7/cen
 (26 5)  (1278 469)  (1278 469)  routing T_24_29.lc_trk_g3_3 <X> T_24_29.wire_logic_cluster/lc_2/in_0
 (27 5)  (1279 469)  (1279 469)  routing T_24_29.lc_trk_g3_3 <X> T_24_29.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 469)  (1280 469)  routing T_24_29.lc_trk_g3_3 <X> T_24_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 469)  (1281 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (37 5)  (1289 469)  (1289 469)  LC_2 Logic Functioning bit
 (39 5)  (1291 469)  (1291 469)  LC_2 Logic Functioning bit
 (40 5)  (1292 469)  (1292 469)  LC_2 Logic Functioning bit
 (42 5)  (1294 469)  (1294 469)  LC_2 Logic Functioning bit
 (53 5)  (1305 469)  (1305 469)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (25 8)  (1277 472)  (1277 472)  routing T_24_29.sp4_v_b_26 <X> T_24_29.lc_trk_g2_2
 (22 9)  (1274 473)  (1274 473)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1275 473)  (1275 473)  routing T_24_29.sp4_v_b_26 <X> T_24_29.lc_trk_g2_2
 (11 10)  (1263 474)  (1263 474)  routing T_24_29.sp4_h_l_38 <X> T_24_29.sp4_v_t_45
 (21 12)  (1273 476)  (1273 476)  routing T_24_29.sp4_v_t_14 <X> T_24_29.lc_trk_g3_3
 (22 12)  (1274 476)  (1274 476)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1275 476)  (1275 476)  routing T_24_29.sp4_v_t_14 <X> T_24_29.lc_trk_g3_3
 (0 14)  (1252 478)  (1252 478)  routing T_24_29.glb_netwk_4 <X> T_24_29.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 478)  (1253 478)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


RAM_Tile_25_29

 (7 1)  (1313 465)  (1313 465)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 466)  (1306 466)  routing T_25_29.glb_netwk_6 <X> T_25_29.wire_bram/ram/RCLK
 (1 2)  (1307 466)  (1307 466)  routing T_25_29.glb_netwk_6 <X> T_25_29.wire_bram/ram/RCLK
 (2 2)  (1308 466)  (1308 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (9 3)  (1315 467)  (1315 467)  routing T_25_29.sp4_v_b_1 <X> T_25_29.sp4_v_t_36
 (27 8)  (1333 472)  (1333 472)  routing T_25_29.lc_trk_g3_0 <X> T_25_29.wire_bram/ram/WDATA_11
 (28 8)  (1334 472)  (1334 472)  routing T_25_29.lc_trk_g3_0 <X> T_25_29.wire_bram/ram/WDATA_11
 (29 8)  (1335 472)  (1335 472)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_11
 (40 9)  (1346 473)  (1346 473)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (8 11)  (1314 475)  (1314 475)  routing T_25_29.sp4_v_b_4 <X> T_25_29.sp4_v_t_42
 (10 11)  (1316 475)  (1316 475)  routing T_25_29.sp4_v_b_4 <X> T_25_29.sp4_v_t_42
 (14 12)  (1320 476)  (1320 476)  routing T_25_29.sp4_h_r_40 <X> T_25_29.lc_trk_g3_0
 (14 13)  (1320 477)  (1320 477)  routing T_25_29.sp4_h_r_40 <X> T_25_29.lc_trk_g3_0
 (15 13)  (1321 477)  (1321 477)  routing T_25_29.sp4_h_r_40 <X> T_25_29.lc_trk_g3_0
 (16 13)  (1322 477)  (1322 477)  routing T_25_29.sp4_h_r_40 <X> T_25_29.lc_trk_g3_0
 (17 13)  (1323 477)  (1323 477)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (0 14)  (1306 478)  (1306 478)  routing T_25_29.lc_trk_g3_5 <X> T_25_29.wire_bram/ram/RE
 (1 14)  (1307 478)  (1307 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (15 14)  (1321 478)  (1321 478)  routing T_25_29.sp4_h_r_45 <X> T_25_29.lc_trk_g3_5
 (16 14)  (1322 478)  (1322 478)  routing T_25_29.sp4_h_r_45 <X> T_25_29.lc_trk_g3_5
 (17 14)  (1323 478)  (1323 478)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1324 478)  (1324 478)  routing T_25_29.sp4_h_r_45 <X> T_25_29.lc_trk_g3_5
 (0 15)  (1306 479)  (1306 479)  routing T_25_29.lc_trk_g3_5 <X> T_25_29.wire_bram/ram/RE
 (1 15)  (1307 479)  (1307 479)  routing T_25_29.lc_trk_g3_5 <X> T_25_29.wire_bram/ram/RE
 (18 15)  (1324 479)  (1324 479)  routing T_25_29.sp4_h_r_45 <X> T_25_29.lc_trk_g3_5


LogicTile_26_29

 (3 0)  (1351 464)  (1351 464)  routing T_26_29.sp12_v_t_23 <X> T_26_29.sp12_v_b_0
 (10 3)  (1358 467)  (1358 467)  routing T_26_29.sp4_h_l_45 <X> T_26_29.sp4_v_t_36
 (8 5)  (1356 469)  (1356 469)  routing T_26_29.sp4_v_t_36 <X> T_26_29.sp4_v_b_4
 (10 5)  (1358 469)  (1358 469)  routing T_26_29.sp4_v_t_36 <X> T_26_29.sp4_v_b_4
 (10 7)  (1358 471)  (1358 471)  routing T_26_29.sp4_h_l_46 <X> T_26_29.sp4_v_t_41
 (13 8)  (1361 472)  (1361 472)  routing T_26_29.sp4_h_l_45 <X> T_26_29.sp4_v_b_8
 (12 9)  (1360 473)  (1360 473)  routing T_26_29.sp4_h_l_45 <X> T_26_29.sp4_v_b_8
 (12 11)  (1360 475)  (1360 475)  routing T_26_29.sp4_h_l_45 <X> T_26_29.sp4_v_t_45


LogicTile_22_28

 (21 0)  (1165 448)  (1165 448)  routing T_22_28.wire_logic_cluster/lc_3/out <X> T_22_28.lc_trk_g0_3
 (22 0)  (1166 448)  (1166 448)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (22 1)  (1166 449)  (1166 449)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1167 449)  (1167 449)  routing T_22_28.sp4_v_b_18 <X> T_22_28.lc_trk_g0_2
 (24 1)  (1168 449)  (1168 449)  routing T_22_28.sp4_v_b_18 <X> T_22_28.lc_trk_g0_2
 (0 2)  (1144 450)  (1144 450)  routing T_22_28.glb_netwk_6 <X> T_22_28.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 450)  (1145 450)  routing T_22_28.glb_netwk_6 <X> T_22_28.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 450)  (1146 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 6)  (1172 454)  (1172 454)  routing T_22_28.lc_trk_g2_6 <X> T_22_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 454)  (1173 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 454)  (1174 454)  routing T_22_28.lc_trk_g2_6 <X> T_22_28.wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 454)  (1176 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (43 6)  (1187 454)  (1187 454)  LC_3 Logic Functioning bit
 (45 6)  (1189 454)  (1189 454)  LC_3 Logic Functioning bit
 (26 7)  (1170 455)  (1170 455)  routing T_22_28.lc_trk_g0_3 <X> T_22_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 455)  (1173 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (1174 455)  (1174 455)  routing T_22_28.lc_trk_g2_6 <X> T_22_28.wire_logic_cluster/lc_3/in_1
 (31 7)  (1175 455)  (1175 455)  routing T_22_28.lc_trk_g0_2 <X> T_22_28.wire_logic_cluster/lc_3/in_3
 (32 7)  (1176 455)  (1176 455)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (1177 455)  (1177 455)  routing T_22_28.lc_trk_g3_2 <X> T_22_28.input_2_3
 (34 7)  (1178 455)  (1178 455)  routing T_22_28.lc_trk_g3_2 <X> T_22_28.input_2_3
 (35 7)  (1179 455)  (1179 455)  routing T_22_28.lc_trk_g3_2 <X> T_22_28.input_2_3
 (40 7)  (1184 455)  (1184 455)  LC_3 Logic Functioning bit
 (42 7)  (1186 455)  (1186 455)  LC_3 Logic Functioning bit
 (43 7)  (1187 455)  (1187 455)  LC_3 Logic Functioning bit
 (48 7)  (1192 455)  (1192 455)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (22 11)  (1166 459)  (1166 459)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (1167 459)  (1167 459)  routing T_22_28.sp12_v_t_21 <X> T_22_28.lc_trk_g2_6
 (25 11)  (1169 459)  (1169 459)  routing T_22_28.sp12_v_t_21 <X> T_22_28.lc_trk_g2_6
 (22 13)  (1166 461)  (1166 461)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1167 461)  (1167 461)  routing T_22_28.sp4_v_b_42 <X> T_22_28.lc_trk_g3_2
 (24 13)  (1168 461)  (1168 461)  routing T_22_28.sp4_v_b_42 <X> T_22_28.lc_trk_g3_2


LogicTile_24_28

 (0 2)  (1252 450)  (1252 450)  routing T_24_28.glb_netwk_6 <X> T_24_28.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 450)  (1253 450)  routing T_24_28.glb_netwk_6 <X> T_24_28.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 450)  (1254 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (1252 452)  (1252 452)  routing T_24_28.lc_trk_g3_3 <X> T_24_28.wire_logic_cluster/lc_7/cen
 (1 4)  (1253 452)  (1253 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1252 453)  (1252 453)  routing T_24_28.lc_trk_g3_3 <X> T_24_28.wire_logic_cluster/lc_7/cen
 (1 5)  (1253 453)  (1253 453)  routing T_24_28.lc_trk_g3_3 <X> T_24_28.wire_logic_cluster/lc_7/cen
 (17 12)  (1269 460)  (1269 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (1273 460)  (1273 460)  routing T_24_28.sp12_v_t_0 <X> T_24_28.lc_trk_g3_3
 (22 12)  (1274 460)  (1274 460)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (1276 460)  (1276 460)  routing T_24_28.sp12_v_t_0 <X> T_24_28.lc_trk_g3_3
 (36 12)  (1288 460)  (1288 460)  LC_6 Logic Functioning bit
 (38 12)  (1290 460)  (1290 460)  LC_6 Logic Functioning bit
 (41 12)  (1293 460)  (1293 460)  LC_6 Logic Functioning bit
 (43 12)  (1295 460)  (1295 460)  LC_6 Logic Functioning bit
 (45 12)  (1297 460)  (1297 460)  LC_6 Logic Functioning bit
 (18 13)  (1270 461)  (1270 461)  routing T_24_28.sp4_r_v_b_41 <X> T_24_28.lc_trk_g3_1
 (21 13)  (1273 461)  (1273 461)  routing T_24_28.sp12_v_t_0 <X> T_24_28.lc_trk_g3_3
 (27 13)  (1279 461)  (1279 461)  routing T_24_28.lc_trk_g3_1 <X> T_24_28.wire_logic_cluster/lc_6/in_0
 (28 13)  (1280 461)  (1280 461)  routing T_24_28.lc_trk_g3_1 <X> T_24_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 461)  (1281 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (37 13)  (1289 461)  (1289 461)  LC_6 Logic Functioning bit
 (39 13)  (1291 461)  (1291 461)  LC_6 Logic Functioning bit
 (40 13)  (1292 461)  (1292 461)  LC_6 Logic Functioning bit
 (42 13)  (1294 461)  (1294 461)  LC_6 Logic Functioning bit
 (53 13)  (1305 461)  (1305 461)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (1252 462)  (1252 462)  routing T_24_28.glb_netwk_4 <X> T_24_28.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 462)  (1253 462)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (1278 462)  (1278 462)  routing T_24_28.lc_trk_g3_4 <X> T_24_28.wire_logic_cluster/lc_7/in_0
 (36 14)  (1288 462)  (1288 462)  LC_7 Logic Functioning bit
 (38 14)  (1290 462)  (1290 462)  LC_7 Logic Functioning bit
 (41 14)  (1293 462)  (1293 462)  LC_7 Logic Functioning bit
 (43 14)  (1295 462)  (1295 462)  LC_7 Logic Functioning bit
 (45 14)  (1297 462)  (1297 462)  LC_7 Logic Functioning bit
 (14 15)  (1266 463)  (1266 463)  routing T_24_28.sp4_r_v_b_44 <X> T_24_28.lc_trk_g3_4
 (17 15)  (1269 463)  (1269 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (27 15)  (1279 463)  (1279 463)  routing T_24_28.lc_trk_g3_4 <X> T_24_28.wire_logic_cluster/lc_7/in_0
 (28 15)  (1280 463)  (1280 463)  routing T_24_28.lc_trk_g3_4 <X> T_24_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 463)  (1281 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (37 15)  (1289 463)  (1289 463)  LC_7 Logic Functioning bit
 (39 15)  (1291 463)  (1291 463)  LC_7 Logic Functioning bit
 (40 15)  (1292 463)  (1292 463)  LC_7 Logic Functioning bit
 (42 15)  (1294 463)  (1294 463)  LC_7 Logic Functioning bit
 (53 15)  (1305 463)  (1305 463)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


RAM_Tile_25_28

 (3 0)  (1309 448)  (1309 448)  routing T_25_28.sp12_h_r_0 <X> T_25_28.sp12_v_b_0
 (7 0)  (1313 448)  (1313 448)  Ram config bit: MEMT_bram_cbit_1

 (16 0)  (1322 448)  (1322 448)  routing T_25_28.sp4_v_b_1 <X> T_25_28.lc_trk_g0_1
 (17 0)  (1323 448)  (1323 448)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (1324 448)  (1324 448)  routing T_25_28.sp4_v_b_1 <X> T_25_28.lc_trk_g0_1
 (3 1)  (1309 449)  (1309 449)  routing T_25_28.sp12_h_r_0 <X> T_25_28.sp12_v_b_0
 (7 1)  (1313 449)  (1313 449)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 450)  (1306 450)  routing T_25_28.glb_netwk_6 <X> T_25_28.wire_bram/ram/WCLK
 (1 2)  (1307 450)  (1307 450)  routing T_25_28.glb_netwk_6 <X> T_25_28.wire_bram/ram/WCLK
 (2 2)  (1308 450)  (1308 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 450)  (1313 450)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 451)  (1313 451)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (1306 452)  (1306 452)  routing T_25_28.lc_trk_g2_2 <X> T_25_28.wire_bram/ram/WCLKE
 (1 4)  (1307 452)  (1307 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (1313 452)  (1313 452)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (1 5)  (1307 453)  (1307 453)  routing T_25_28.lc_trk_g2_2 <X> T_25_28.wire_bram/ram/WCLKE
 (7 5)  (1313 453)  (1313 453)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (7 6)  (1313 454)  (1313 454)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (7 7)  (1313 455)  (1313 455)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (8 7)  (1314 455)  (1314 455)  routing T_25_28.sp4_v_b_1 <X> T_25_28.sp4_v_t_41
 (10 7)  (1316 455)  (1316 455)  routing T_25_28.sp4_v_b_1 <X> T_25_28.sp4_v_t_41
 (25 8)  (1331 456)  (1331 456)  routing T_25_28.sp4_v_b_26 <X> T_25_28.lc_trk_g2_2
 (29 8)  (1335 456)  (1335 456)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_3
 (37 8)  (1343 456)  (1343 456)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (22 9)  (1328 457)  (1328 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1329 457)  (1329 457)  routing T_25_28.sp4_v_b_26 <X> T_25_28.lc_trk_g2_2
 (0 14)  (1306 462)  (1306 462)  routing T_25_28.lc_trk_g3_5 <X> T_25_28.wire_bram/ram/WE
 (1 14)  (1307 462)  (1307 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (6 14)  (1312 462)  (1312 462)  routing T_25_28.sp4_v_b_6 <X> T_25_28.sp4_v_t_44
 (17 14)  (1323 462)  (1323 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (1306 463)  (1306 463)  routing T_25_28.lc_trk_g3_5 <X> T_25_28.wire_bram/ram/WE
 (1 15)  (1307 463)  (1307 463)  routing T_25_28.lc_trk_g3_5 <X> T_25_28.wire_bram/ram/WE
 (5 15)  (1311 463)  (1311 463)  routing T_25_28.sp4_v_b_6 <X> T_25_28.sp4_v_t_44
 (9 15)  (1315 463)  (1315 463)  routing T_25_28.sp4_v_b_10 <X> T_25_28.sp4_v_t_47


LogicTile_32_28

 (3 0)  (1675 448)  (1675 448)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_v_b_0
 (3 1)  (1675 449)  (1675 449)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_v_b_0


IO_Tile_33_28

 (17 1)  (1743 449)  (1743 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0



IO_Tile_0_27

 (16 0)  (1 432)  (1 432)  IOB_0 IO Functioning bit
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (12 4)  (5 436)  (5 436)  routing T_0_27.lc_trk_g1_7 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 436)  (4 436)  routing T_0_27.lc_trk_g1_7 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 436)  (1 436)  IOB_0 IO Functioning bit
 (12 5)  (5 437)  (5 437)  routing T_0_27.lc_trk_g1_7 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 437)  (4 437)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (6 14)  (11 446)  (11 446)  routing T_0_27.span4_horz_15 <X> T_0_27.lc_trk_g1_7
 (7 14)  (10 446)  (10 446)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_15 lc_trk_g1_7
 (8 14)  (9 446)  (9 446)  routing T_0_27.span4_horz_15 <X> T_0_27.lc_trk_g1_7
 (8 15)  (9 447)  (9 447)  routing T_0_27.span4_horz_15 <X> T_0_27.lc_trk_g1_7


LogicTile_3_27

 (11 3)  (137 435)  (137 435)  routing T_3_27.sp4_h_r_2 <X> T_3_27.sp4_h_l_39
 (9 7)  (135 439)  (135 439)  routing T_3_27.sp4_v_b_8 <X> T_3_27.sp4_v_t_41
 (10 7)  (136 439)  (136 439)  routing T_3_27.sp4_v_b_8 <X> T_3_27.sp4_v_t_41


LogicTile_6_27

 (8 11)  (296 443)  (296 443)  routing T_6_27.sp4_h_r_1 <X> T_6_27.sp4_v_t_42
 (9 11)  (297 443)  (297 443)  routing T_6_27.sp4_h_r_1 <X> T_6_27.sp4_v_t_42
 (10 11)  (298 443)  (298 443)  routing T_6_27.sp4_h_r_1 <X> T_6_27.sp4_v_t_42


LogicTile_7_27

 (13 3)  (355 435)  (355 435)  routing T_7_27.sp4_v_b_9 <X> T_7_27.sp4_h_l_39
 (22 7)  (364 439)  (364 439)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (31 12)  (373 444)  (373 444)  routing T_7_27.lc_trk_g1_6 <X> T_7_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 444)  (374 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 444)  (376 444)  routing T_7_27.lc_trk_g1_6 <X> T_7_27.wire_logic_cluster/lc_6/in_3
 (40 12)  (382 444)  (382 444)  LC_6 Logic Functioning bit
 (41 12)  (383 444)  (383 444)  LC_6 Logic Functioning bit
 (42 12)  (384 444)  (384 444)  LC_6 Logic Functioning bit
 (43 12)  (385 444)  (385 444)  LC_6 Logic Functioning bit
 (31 13)  (373 445)  (373 445)  routing T_7_27.lc_trk_g1_6 <X> T_7_27.wire_logic_cluster/lc_6/in_3
 (40 13)  (382 445)  (382 445)  LC_6 Logic Functioning bit
 (41 13)  (383 445)  (383 445)  LC_6 Logic Functioning bit
 (42 13)  (384 445)  (384 445)  LC_6 Logic Functioning bit
 (43 13)  (385 445)  (385 445)  LC_6 Logic Functioning bit
 (46 13)  (388 445)  (388 445)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1


LogicTile_13_27

 (3 4)  (657 436)  (657 436)  routing T_13_27.sp12_v_t_23 <X> T_13_27.sp12_h_r_0


LogicTile_14_27

 (3 4)  (711 436)  (711 436)  routing T_14_27.sp12_v_t_23 <X> T_14_27.sp12_h_r_0


LogicTile_17_27

 (5 8)  (879 440)  (879 440)  routing T_17_27.sp4_v_b_6 <X> T_17_27.sp4_h_r_6
 (6 9)  (880 441)  (880 441)  routing T_17_27.sp4_v_b_6 <X> T_17_27.sp4_h_r_6


LogicTile_18_27

 (3 12)  (931 444)  (931 444)  routing T_18_27.sp12_v_b_1 <X> T_18_27.sp12_h_r_1
 (3 13)  (931 445)  (931 445)  routing T_18_27.sp12_v_b_1 <X> T_18_27.sp12_h_r_1


LogicTile_19_27

 (3 6)  (985 438)  (985 438)  routing T_19_27.sp12_v_b_0 <X> T_19_27.sp12_v_t_23
 (4 6)  (986 438)  (986 438)  routing T_19_27.sp4_v_b_3 <X> T_19_27.sp4_v_t_38


LogicTile_20_27

 (9 3)  (1045 435)  (1045 435)  routing T_20_27.sp4_v_b_5 <X> T_20_27.sp4_v_t_36
 (10 3)  (1046 435)  (1046 435)  routing T_20_27.sp4_v_b_5 <X> T_20_27.sp4_v_t_36


LogicTile_21_27

 (8 8)  (1098 440)  (1098 440)  routing T_21_27.sp4_v_b_1 <X> T_21_27.sp4_h_r_7
 (9 8)  (1099 440)  (1099 440)  routing T_21_27.sp4_v_b_1 <X> T_21_27.sp4_h_r_7
 (10 8)  (1100 440)  (1100 440)  routing T_21_27.sp4_v_b_1 <X> T_21_27.sp4_h_r_7
 (6 9)  (1096 441)  (1096 441)  routing T_21_27.sp4_h_l_43 <X> T_21_27.sp4_h_r_6
 (19 14)  (1109 446)  (1109 446)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_22_27

 (2 8)  (1146 440)  (1146 440)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (3 12)  (1147 444)  (1147 444)  routing T_22_27.sp12_v_b_1 <X> T_22_27.sp12_h_r_1
 (3 13)  (1147 445)  (1147 445)  routing T_22_27.sp12_v_b_1 <X> T_22_27.sp12_h_r_1
 (3 14)  (1147 446)  (1147 446)  routing T_22_27.sp12_v_b_1 <X> T_22_27.sp12_v_t_22


LogicTile_23_27

 (0 2)  (1198 434)  (1198 434)  routing T_23_27.glb_netwk_6 <X> T_23_27.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 434)  (1199 434)  routing T_23_27.glb_netwk_6 <X> T_23_27.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 434)  (1200 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (1198 436)  (1198 436)  routing T_23_27.lc_trk_g3_3 <X> T_23_27.wire_logic_cluster/lc_7/cen
 (1 4)  (1199 436)  (1199 436)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (22 4)  (1220 436)  (1220 436)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (1221 436)  (1221 436)  routing T_23_27.sp12_h_l_16 <X> T_23_27.lc_trk_g1_3
 (0 5)  (1198 437)  (1198 437)  routing T_23_27.lc_trk_g3_3 <X> T_23_27.wire_logic_cluster/lc_7/cen
 (1 5)  (1199 437)  (1199 437)  routing T_23_27.lc_trk_g3_3 <X> T_23_27.wire_logic_cluster/lc_7/cen
 (21 5)  (1219 437)  (1219 437)  routing T_23_27.sp12_h_l_16 <X> T_23_27.lc_trk_g1_3
 (22 12)  (1220 444)  (1220 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (0 14)  (1198 446)  (1198 446)  routing T_23_27.glb_netwk_4 <X> T_23_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 446)  (1199 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (32 14)  (1230 446)  (1230 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1232 446)  (1232 446)  routing T_23_27.lc_trk_g1_3 <X> T_23_27.wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 446)  (1234 446)  LC_7 Logic Functioning bit
 (37 14)  (1235 446)  (1235 446)  LC_7 Logic Functioning bit
 (38 14)  (1236 446)  (1236 446)  LC_7 Logic Functioning bit
 (39 14)  (1237 446)  (1237 446)  LC_7 Logic Functioning bit
 (45 14)  (1243 446)  (1243 446)  LC_7 Logic Functioning bit
 (31 15)  (1229 447)  (1229 447)  routing T_23_27.lc_trk_g1_3 <X> T_23_27.wire_logic_cluster/lc_7/in_3
 (36 15)  (1234 447)  (1234 447)  LC_7 Logic Functioning bit
 (37 15)  (1235 447)  (1235 447)  LC_7 Logic Functioning bit
 (38 15)  (1236 447)  (1236 447)  LC_7 Logic Functioning bit
 (39 15)  (1237 447)  (1237 447)  LC_7 Logic Functioning bit
 (46 15)  (1244 447)  (1244 447)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_24_27

 (0 2)  (1252 434)  (1252 434)  routing T_24_27.glb_netwk_6 <X> T_24_27.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 434)  (1253 434)  routing T_24_27.glb_netwk_6 <X> T_24_27.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 434)  (1254 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (13 2)  (1265 434)  (1265 434)  routing T_24_27.sp4_v_b_2 <X> T_24_27.sp4_v_t_39
 (22 2)  (1274 434)  (1274 434)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (1275 434)  (1275 434)  routing T_24_27.sp12_h_r_23 <X> T_24_27.lc_trk_g0_7
 (21 3)  (1273 435)  (1273 435)  routing T_24_27.sp12_h_r_23 <X> T_24_27.lc_trk_g0_7
 (1 4)  (1253 436)  (1253 436)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (1274 436)  (1274 436)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1275 436)  (1275 436)  routing T_24_27.sp4_v_b_19 <X> T_24_27.lc_trk_g1_3
 (24 4)  (1276 436)  (1276 436)  routing T_24_27.sp4_v_b_19 <X> T_24_27.lc_trk_g1_3
 (31 4)  (1283 436)  (1283 436)  routing T_24_27.lc_trk_g0_7 <X> T_24_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 436)  (1284 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 436)  (1288 436)  LC_2 Logic Functioning bit
 (37 4)  (1289 436)  (1289 436)  LC_2 Logic Functioning bit
 (38 4)  (1290 436)  (1290 436)  LC_2 Logic Functioning bit
 (39 4)  (1291 436)  (1291 436)  LC_2 Logic Functioning bit
 (45 4)  (1297 436)  (1297 436)  LC_2 Logic Functioning bit
 (0 5)  (1252 437)  (1252 437)  routing T_24_27.lc_trk_g1_3 <X> T_24_27.wire_logic_cluster/lc_7/cen
 (1 5)  (1253 437)  (1253 437)  routing T_24_27.lc_trk_g1_3 <X> T_24_27.wire_logic_cluster/lc_7/cen
 (31 5)  (1283 437)  (1283 437)  routing T_24_27.lc_trk_g0_7 <X> T_24_27.wire_logic_cluster/lc_2/in_3
 (36 5)  (1288 437)  (1288 437)  LC_2 Logic Functioning bit
 (37 5)  (1289 437)  (1289 437)  LC_2 Logic Functioning bit
 (38 5)  (1290 437)  (1290 437)  LC_2 Logic Functioning bit
 (39 5)  (1291 437)  (1291 437)  LC_2 Logic Functioning bit
 (53 5)  (1305 437)  (1305 437)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (22 6)  (1274 438)  (1274 438)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (1275 438)  (1275 438)  routing T_24_27.sp12_h_l_12 <X> T_24_27.lc_trk_g1_7
 (26 8)  (1278 440)  (1278 440)  routing T_24_27.lc_trk_g1_7 <X> T_24_27.wire_logic_cluster/lc_4/in_0
 (36 8)  (1288 440)  (1288 440)  LC_4 Logic Functioning bit
 (38 8)  (1290 440)  (1290 440)  LC_4 Logic Functioning bit
 (41 8)  (1293 440)  (1293 440)  LC_4 Logic Functioning bit
 (43 8)  (1295 440)  (1295 440)  LC_4 Logic Functioning bit
 (45 8)  (1297 440)  (1297 440)  LC_4 Logic Functioning bit
 (53 8)  (1305 440)  (1305 440)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (26 9)  (1278 441)  (1278 441)  routing T_24_27.lc_trk_g1_7 <X> T_24_27.wire_logic_cluster/lc_4/in_0
 (27 9)  (1279 441)  (1279 441)  routing T_24_27.lc_trk_g1_7 <X> T_24_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 441)  (1281 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (1289 441)  (1289 441)  LC_4 Logic Functioning bit
 (39 9)  (1291 441)  (1291 441)  LC_4 Logic Functioning bit
 (40 9)  (1292 441)  (1292 441)  LC_4 Logic Functioning bit
 (42 9)  (1294 441)  (1294 441)  LC_4 Logic Functioning bit
 (10 11)  (1262 443)  (1262 443)  routing T_24_27.sp4_h_l_39 <X> T_24_27.sp4_v_t_42
 (0 14)  (1252 446)  (1252 446)  routing T_24_27.glb_netwk_4 <X> T_24_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 446)  (1253 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


RAM_Tile_25_27

 (3 0)  (1309 432)  (1309 432)  routing T_25_27.sp12_h_r_0 <X> T_25_27.sp12_v_b_0
 (3 1)  (1309 433)  (1309 433)  routing T_25_27.sp12_h_r_0 <X> T_25_27.sp12_v_b_0
 (7 1)  (1313 433)  (1313 433)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 434)  (1306 434)  routing T_25_27.glb_netwk_6 <X> T_25_27.wire_bram/ram/RCLK
 (1 2)  (1307 434)  (1307 434)  routing T_25_27.glb_netwk_6 <X> T_25_27.wire_bram/ram/RCLK
 (2 2)  (1308 434)  (1308 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (6 2)  (1312 434)  (1312 434)  routing T_25_27.sp4_v_b_9 <X> T_25_27.sp4_v_t_37
 (5 3)  (1311 435)  (1311 435)  routing T_25_27.sp4_v_b_9 <X> T_25_27.sp4_v_t_37
 (9 3)  (1315 435)  (1315 435)  routing T_25_27.sp4_v_b_1 <X> T_25_27.sp4_v_t_36
 (14 3)  (1320 435)  (1320 435)  routing T_25_27.sp4_r_v_b_28 <X> T_25_27.lc_trk_g0_4
 (17 3)  (1323 435)  (1323 435)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (4 4)  (1310 436)  (1310 436)  routing T_25_27.sp4_h_l_44 <X> T_25_27.sp4_v_b_3
 (6 4)  (1312 436)  (1312 436)  routing T_25_27.sp4_h_l_44 <X> T_25_27.sp4_v_b_3
 (5 5)  (1311 437)  (1311 437)  routing T_25_27.sp4_h_l_44 <X> T_25_27.sp4_v_b_3
 (13 6)  (1319 438)  (1319 438)  routing T_25_27.sp4_v_b_5 <X> T_25_27.sp4_v_t_40
 (27 8)  (1333 440)  (1333 440)  routing T_25_27.lc_trk_g3_6 <X> T_25_27.wire_bram/ram/WDATA_11
 (28 8)  (1334 440)  (1334 440)  routing T_25_27.lc_trk_g3_6 <X> T_25_27.wire_bram/ram/WDATA_11
 (29 8)  (1335 440)  (1335 440)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_6 wire_bram/ram/WDATA_11
 (30 8)  (1336 440)  (1336 440)  routing T_25_27.lc_trk_g3_6 <X> T_25_27.wire_bram/ram/WDATA_11
 (37 8)  (1343 440)  (1343 440)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (30 9)  (1336 441)  (1336 441)  routing T_25_27.lc_trk_g3_6 <X> T_25_27.wire_bram/ram/WDATA_11
 (5 11)  (1311 443)  (1311 443)  routing T_25_27.sp4_h_l_43 <X> T_25_27.sp4_v_t_43
 (8 11)  (1314 443)  (1314 443)  routing T_25_27.sp4_h_l_42 <X> T_25_27.sp4_v_t_42
 (1 14)  (1307 446)  (1307 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (11 14)  (1317 446)  (1317 446)  routing T_25_27.sp4_v_b_8 <X> T_25_27.sp4_v_t_46
 (25 14)  (1331 446)  (1331 446)  routing T_25_27.rgt_op_6 <X> T_25_27.lc_trk_g3_6
 (1 15)  (1307 447)  (1307 447)  routing T_25_27.lc_trk_g0_4 <X> T_25_27.wire_bram/ram/RE
 (5 15)  (1311 447)  (1311 447)  routing T_25_27.sp4_h_l_44 <X> T_25_27.sp4_v_t_44
 (12 15)  (1318 447)  (1318 447)  routing T_25_27.sp4_v_b_8 <X> T_25_27.sp4_v_t_46
 (22 15)  (1328 447)  (1328 447)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (1330 447)  (1330 447)  routing T_25_27.rgt_op_6 <X> T_25_27.lc_trk_g3_6


LogicTile_26_27

 (16 0)  (1364 432)  (1364 432)  routing T_26_27.sp12_h_r_9 <X> T_26_27.lc_trk_g0_1
 (17 0)  (1365 432)  (1365 432)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (0 2)  (1348 434)  (1348 434)  routing T_26_27.glb_netwk_6 <X> T_26_27.wire_logic_cluster/lc_7/clk
 (1 2)  (1349 434)  (1349 434)  routing T_26_27.glb_netwk_6 <X> T_26_27.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 434)  (1350 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 4)  (1370 436)  (1370 436)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (1371 436)  (1371 436)  routing T_26_27.sp12_h_l_16 <X> T_26_27.lc_trk_g1_3
 (21 5)  (1369 437)  (1369 437)  routing T_26_27.sp12_h_l_16 <X> T_26_27.lc_trk_g1_3
 (5 7)  (1353 439)  (1353 439)  routing T_26_27.sp4_h_l_38 <X> T_26_27.sp4_v_t_38
 (21 10)  (1369 442)  (1369 442)  routing T_26_27.sp4_v_t_18 <X> T_26_27.lc_trk_g2_7
 (22 10)  (1370 442)  (1370 442)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (1371 442)  (1371 442)  routing T_26_27.sp4_v_t_18 <X> T_26_27.lc_trk_g2_7
 (25 10)  (1373 442)  (1373 442)  routing T_26_27.wire_logic_cluster/lc_6/out <X> T_26_27.lc_trk_g2_6
 (22 11)  (1370 443)  (1370 443)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 12)  (1374 444)  (1374 444)  routing T_26_27.lc_trk_g2_6 <X> T_26_27.wire_logic_cluster/lc_6/in_0
 (29 12)  (1377 444)  (1377 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1379 444)  (1379 444)  routing T_26_27.lc_trk_g2_7 <X> T_26_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (1380 444)  (1380 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1381 444)  (1381 444)  routing T_26_27.lc_trk_g2_7 <X> T_26_27.wire_logic_cluster/lc_6/in_3
 (43 12)  (1391 444)  (1391 444)  LC_6 Logic Functioning bit
 (45 12)  (1393 444)  (1393 444)  LC_6 Logic Functioning bit
 (51 12)  (1399 444)  (1399 444)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (1374 445)  (1374 445)  routing T_26_27.lc_trk_g2_6 <X> T_26_27.wire_logic_cluster/lc_6/in_0
 (28 13)  (1376 445)  (1376 445)  routing T_26_27.lc_trk_g2_6 <X> T_26_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (1377 445)  (1377 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1379 445)  (1379 445)  routing T_26_27.lc_trk_g2_7 <X> T_26_27.wire_logic_cluster/lc_6/in_3
 (32 13)  (1380 445)  (1380 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (1382 445)  (1382 445)  routing T_26_27.lc_trk_g1_3 <X> T_26_27.input_2_6
 (35 13)  (1383 445)  (1383 445)  routing T_26_27.lc_trk_g1_3 <X> T_26_27.input_2_6
 (40 13)  (1388 445)  (1388 445)  LC_6 Logic Functioning bit
 (42 13)  (1390 445)  (1390 445)  LC_6 Logic Functioning bit
 (43 13)  (1391 445)  (1391 445)  LC_6 Logic Functioning bit


LogicTile_28_27

 (6 0)  (1462 432)  (1462 432)  routing T_28_27.sp4_h_r_7 <X> T_28_27.sp4_v_b_0


LogicTile_29_27

 (3 2)  (1513 434)  (1513 434)  routing T_29_27.sp12_v_t_23 <X> T_29_27.sp12_h_l_23


LogicTile_32_27

 (9 10)  (1681 442)  (1681 442)  routing T_32_27.sp4_h_r_4 <X> T_32_27.sp4_h_l_42
 (10 10)  (1682 442)  (1682 442)  routing T_32_27.sp4_h_r_4 <X> T_32_27.sp4_h_l_42


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (0 9)  (1726 441)  (1726 441)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


LogicTile_3_26

 (3 8)  (129 424)  (129 424)  routing T_3_26.sp12_v_t_22 <X> T_3_26.sp12_v_b_1


LogicTile_17_26

 (19 6)  (893 422)  (893 422)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_21_26

 (19 1)  (1109 417)  (1109 417)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (3 6)  (1093 422)  (1093 422)  routing T_21_26.sp12_v_b_0 <X> T_21_26.sp12_v_t_23


LogicTile_22_26

 (5 12)  (1149 428)  (1149 428)  routing T_22_26.sp4_v_b_3 <X> T_22_26.sp4_h_r_9
 (4 13)  (1148 429)  (1148 429)  routing T_22_26.sp4_v_b_3 <X> T_22_26.sp4_h_r_9
 (6 13)  (1150 429)  (1150 429)  routing T_22_26.sp4_v_b_3 <X> T_22_26.sp4_h_r_9


LogicTile_24_26

 (0 2)  (1252 418)  (1252 418)  routing T_24_26.glb_netwk_6 <X> T_24_26.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 418)  (1253 418)  routing T_24_26.glb_netwk_6 <X> T_24_26.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 418)  (1254 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1266 418)  (1266 418)  routing T_24_26.wire_logic_cluster/lc_4/out <X> T_24_26.lc_trk_g0_4
 (19 2)  (1271 418)  (1271 418)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (17 3)  (1269 419)  (1269 419)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (15 8)  (1267 424)  (1267 424)  routing T_24_26.sp4_h_r_33 <X> T_24_26.lc_trk_g2_1
 (16 8)  (1268 424)  (1268 424)  routing T_24_26.sp4_h_r_33 <X> T_24_26.lc_trk_g2_1
 (17 8)  (1269 424)  (1269 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1270 424)  (1270 424)  routing T_24_26.sp4_h_r_33 <X> T_24_26.lc_trk_g2_1
 (26 8)  (1278 424)  (1278 424)  routing T_24_26.lc_trk_g0_4 <X> T_24_26.wire_logic_cluster/lc_4/in_0
 (28 8)  (1280 424)  (1280 424)  routing T_24_26.lc_trk_g2_1 <X> T_24_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 424)  (1281 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1284 424)  (1284 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1285 424)  (1285 424)  routing T_24_26.lc_trk_g3_2 <X> T_24_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 424)  (1286 424)  routing T_24_26.lc_trk_g3_2 <X> T_24_26.wire_logic_cluster/lc_4/in_3
 (35 8)  (1287 424)  (1287 424)  routing T_24_26.lc_trk_g2_6 <X> T_24_26.input_2_4
 (43 8)  (1295 424)  (1295 424)  LC_4 Logic Functioning bit
 (45 8)  (1297 424)  (1297 424)  LC_4 Logic Functioning bit
 (29 9)  (1281 425)  (1281 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1283 425)  (1283 425)  routing T_24_26.lc_trk_g3_2 <X> T_24_26.wire_logic_cluster/lc_4/in_3
 (32 9)  (1284 425)  (1284 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (1285 425)  (1285 425)  routing T_24_26.lc_trk_g2_6 <X> T_24_26.input_2_4
 (35 9)  (1287 425)  (1287 425)  routing T_24_26.lc_trk_g2_6 <X> T_24_26.input_2_4
 (40 9)  (1292 425)  (1292 425)  LC_4 Logic Functioning bit
 (42 9)  (1294 425)  (1294 425)  LC_4 Logic Functioning bit
 (43 9)  (1295 425)  (1295 425)  LC_4 Logic Functioning bit
 (53 9)  (1305 425)  (1305 425)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (22 11)  (1274 427)  (1274 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (22 13)  (1274 429)  (1274 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1275 429)  (1275 429)  routing T_24_26.sp4_v_b_42 <X> T_24_26.lc_trk_g3_2
 (24 13)  (1276 429)  (1276 429)  routing T_24_26.sp4_v_b_42 <X> T_24_26.lc_trk_g3_2


RAM_Tile_25_26

 (7 0)  (1313 416)  (1313 416)  Ram config bit: MEMT_bram_cbit_1

 (25 0)  (1331 416)  (1331 416)  routing T_25_26.sp4_v_b_2 <X> T_25_26.lc_trk_g0_2
 (7 1)  (1313 417)  (1313 417)  Ram config bit: MEMT_bram_cbit_0

 (19 1)  (1325 417)  (1325 417)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (22 1)  (1328 417)  (1328 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (1329 417)  (1329 417)  routing T_25_26.sp4_v_b_2 <X> T_25_26.lc_trk_g0_2
 (0 2)  (1306 418)  (1306 418)  routing T_25_26.glb_netwk_6 <X> T_25_26.wire_bram/ram/WCLK
 (1 2)  (1307 418)  (1307 418)  routing T_25_26.glb_netwk_6 <X> T_25_26.wire_bram/ram/WCLK
 (2 2)  (1308 418)  (1308 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 418)  (1313 418)  Ram config bit: MEMT_bram_cbit_3

 (13 2)  (1319 418)  (1319 418)  routing T_25_26.sp4_v_b_2 <X> T_25_26.sp4_v_t_39
 (7 3)  (1313 419)  (1313 419)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (1307 420)  (1307 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (7 4)  (1313 420)  (1313 420)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (1 5)  (1307 421)  (1307 421)  routing T_25_26.lc_trk_g0_2 <X> T_25_26.wire_bram/ram/WCLKE
 (7 5)  (1313 421)  (1313 421)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (7 6)  (1313 422)  (1313 422)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (14 6)  (1320 422)  (1320 422)  routing T_25_26.lft_op_4 <X> T_25_26.lc_trk_g1_4
 (7 7)  (1313 423)  (1313 423)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (9 7)  (1315 423)  (1315 423)  routing T_25_26.sp4_v_b_8 <X> T_25_26.sp4_v_t_41
 (10 7)  (1316 423)  (1316 423)  routing T_25_26.sp4_v_b_8 <X> T_25_26.sp4_v_t_41
 (15 7)  (1321 423)  (1321 423)  routing T_25_26.lft_op_4 <X> T_25_26.lc_trk_g1_4
 (17 7)  (1323 423)  (1323 423)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (27 8)  (1333 424)  (1333 424)  routing T_25_26.lc_trk_g1_4 <X> T_25_26.wire_bram/ram/WDATA_3
 (29 8)  (1335 424)  (1335 424)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_3
 (30 8)  (1336 424)  (1336 424)  routing T_25_26.lc_trk_g1_4 <X> T_25_26.wire_bram/ram/WDATA_3
 (40 9)  (1346 425)  (1346 425)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (0 14)  (1306 430)  (1306 430)  routing T_25_26.lc_trk_g3_5 <X> T_25_26.wire_bram/ram/WE
 (1 14)  (1307 430)  (1307 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (17 14)  (1323 430)  (1323 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (1306 431)  (1306 431)  routing T_25_26.lc_trk_g3_5 <X> T_25_26.wire_bram/ram/WE
 (1 15)  (1307 431)  (1307 431)  routing T_25_26.lc_trk_g3_5 <X> T_25_26.wire_bram/ram/WE
 (8 15)  (1314 431)  (1314 431)  routing T_25_26.sp4_v_b_7 <X> T_25_26.sp4_v_t_47
 (10 15)  (1316 431)  (1316 431)  routing T_25_26.sp4_v_b_7 <X> T_25_26.sp4_v_t_47
 (18 15)  (1324 431)  (1324 431)  routing T_25_26.sp4_r_v_b_45 <X> T_25_26.lc_trk_g3_5


LogicTile_26_26

 (11 4)  (1359 420)  (1359 420)  routing T_26_26.sp4_v_t_44 <X> T_26_26.sp4_v_b_5
 (13 4)  (1361 420)  (1361 420)  routing T_26_26.sp4_v_t_44 <X> T_26_26.sp4_v_b_5
 (4 12)  (1352 428)  (1352 428)  routing T_26_26.sp4_h_l_44 <X> T_26_26.sp4_v_b_9
 (5 13)  (1353 429)  (1353 429)  routing T_26_26.sp4_h_l_44 <X> T_26_26.sp4_v_b_9


LogicTile_27_26

 (19 10)  (1421 426)  (1421 426)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


IO_Tile_0_25

 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (12 4)  (5 404)  (5 404)  routing T_0_25.lc_trk_g1_1 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 404)  (1 404)  IOB_0 IO Functioning bit
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (5 8)  (12 408)  (12 408)  routing T_0_25.span4_vert_b_1 <X> T_0_25.lc_trk_g1_1
 (7 8)  (10 408)  (10 408)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_1 lc_trk_g1_1
 (8 9)  (9 409)  (9 409)  routing T_0_25.span4_vert_b_1 <X> T_0_25.lc_trk_g1_1


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25

 (8 11)  (824 411)  (824 411)  routing T_16_25.sp4_h_r_1 <X> T_16_25.sp4_v_t_42
 (9 11)  (825 411)  (825 411)  routing T_16_25.sp4_h_r_1 <X> T_16_25.sp4_v_t_42
 (10 11)  (826 411)  (826 411)  routing T_16_25.sp4_h_r_1 <X> T_16_25.sp4_v_t_42


LogicTile_17_25

 (3 4)  (877 404)  (877 404)  routing T_17_25.sp12_v_b_0 <X> T_17_25.sp12_h_r_0
 (3 5)  (877 405)  (877 405)  routing T_17_25.sp12_v_b_0 <X> T_17_25.sp12_h_r_0
 (19 13)  (893 413)  (893 413)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_18_25



LogicTile_19_25



LogicTile_20_25

 (3 0)  (1039 400)  (1039 400)  routing T_20_25.sp12_h_r_0 <X> T_20_25.sp12_v_b_0
 (3 1)  (1039 401)  (1039 401)  routing T_20_25.sp12_h_r_0 <X> T_20_25.sp12_v_b_0
 (11 4)  (1047 404)  (1047 404)  routing T_20_25.sp4_v_t_44 <X> T_20_25.sp4_v_b_5
 (13 4)  (1049 404)  (1049 404)  routing T_20_25.sp4_v_t_44 <X> T_20_25.sp4_v_b_5
 (6 6)  (1042 406)  (1042 406)  routing T_20_25.sp4_v_b_0 <X> T_20_25.sp4_v_t_38
 (5 7)  (1041 407)  (1041 407)  routing T_20_25.sp4_v_b_0 <X> T_20_25.sp4_v_t_38
 (8 8)  (1044 408)  (1044 408)  routing T_20_25.sp4_v_b_7 <X> T_20_25.sp4_h_r_7
 (9 8)  (1045 408)  (1045 408)  routing T_20_25.sp4_v_b_7 <X> T_20_25.sp4_h_r_7
 (8 9)  (1044 409)  (1044 409)  routing T_20_25.sp4_h_l_36 <X> T_20_25.sp4_v_b_7
 (9 9)  (1045 409)  (1045 409)  routing T_20_25.sp4_h_l_36 <X> T_20_25.sp4_v_b_7
 (10 9)  (1046 409)  (1046 409)  routing T_20_25.sp4_h_l_36 <X> T_20_25.sp4_v_b_7


LogicTile_21_25



LogicTile_22_25

 (10 0)  (1154 400)  (1154 400)  routing T_22_25.sp4_v_t_45 <X> T_22_25.sp4_h_r_1
 (19 3)  (1163 403)  (1163 403)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (10 4)  (1154 404)  (1154 404)  routing T_22_25.sp4_v_t_46 <X> T_22_25.sp4_h_r_4
 (8 11)  (1152 411)  (1152 411)  routing T_22_25.sp4_h_r_7 <X> T_22_25.sp4_v_t_42
 (9 11)  (1153 411)  (1153 411)  routing T_22_25.sp4_h_r_7 <X> T_22_25.sp4_v_t_42
 (13 12)  (1157 412)  (1157 412)  routing T_22_25.sp4_v_t_46 <X> T_22_25.sp4_v_b_11
 (7 15)  (1151 415)  (1151 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_23_25

 (2 4)  (1200 404)  (1200 404)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (7 13)  (1205 413)  (1205 413)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (1205 415)  (1205 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_24_25

 (36 0)  (1288 400)  (1288 400)  LC_0 Logic Functioning bit
 (38 0)  (1290 400)  (1290 400)  LC_0 Logic Functioning bit
 (41 0)  (1293 400)  (1293 400)  LC_0 Logic Functioning bit
 (43 0)  (1295 400)  (1295 400)  LC_0 Logic Functioning bit
 (45 0)  (1297 400)  (1297 400)  LC_0 Logic Functioning bit
 (26 1)  (1278 401)  (1278 401)  routing T_24_25.lc_trk_g1_3 <X> T_24_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (1279 401)  (1279 401)  routing T_24_25.lc_trk_g1_3 <X> T_24_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 401)  (1281 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (37 1)  (1289 401)  (1289 401)  LC_0 Logic Functioning bit
 (39 1)  (1291 401)  (1291 401)  LC_0 Logic Functioning bit
 (40 1)  (1292 401)  (1292 401)  LC_0 Logic Functioning bit
 (42 1)  (1294 401)  (1294 401)  LC_0 Logic Functioning bit
 (53 1)  (1305 401)  (1305 401)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1252 402)  (1252 402)  routing T_24_25.glb_netwk_6 <X> T_24_25.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 402)  (1253 402)  routing T_24_25.glb_netwk_6 <X> T_24_25.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 402)  (1254 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (1252 404)  (1252 404)  routing T_24_25.lc_trk_g2_2 <X> T_24_25.wire_logic_cluster/lc_7/cen
 (1 4)  (1253 404)  (1253 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (22 4)  (1274 404)  (1274 404)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (1275 404)  (1275 404)  routing T_24_25.sp12_h_l_16 <X> T_24_25.lc_trk_g1_3
 (1 5)  (1253 405)  (1253 405)  routing T_24_25.lc_trk_g2_2 <X> T_24_25.wire_logic_cluster/lc_7/cen
 (21 5)  (1273 405)  (1273 405)  routing T_24_25.sp12_h_l_16 <X> T_24_25.lc_trk_g1_3
 (25 8)  (1277 408)  (1277 408)  routing T_24_25.sp4_v_b_26 <X> T_24_25.lc_trk_g2_2
 (22 9)  (1274 409)  (1274 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1275 409)  (1275 409)  routing T_24_25.sp4_v_b_26 <X> T_24_25.lc_trk_g2_2
 (8 11)  (1260 411)  (1260 411)  routing T_24_25.sp4_h_l_42 <X> T_24_25.sp4_v_t_42
 (7 13)  (1259 413)  (1259 413)  Column buffer control bit: LH_colbuf_cntl_4

 (12 13)  (1264 413)  (1264 413)  routing T_24_25.sp4_h_r_11 <X> T_24_25.sp4_v_b_11
 (0 14)  (1252 414)  (1252 414)  routing T_24_25.glb_netwk_4 <X> T_24_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 414)  (1253 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 15)  (1259 415)  (1259 415)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_25_25

 (7 1)  (1313 401)  (1313 401)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 402)  (1306 402)  routing T_25_25.glb_netwk_6 <X> T_25_25.wire_bram/ram/RCLK
 (1 2)  (1307 402)  (1307 402)  routing T_25_25.glb_netwk_6 <X> T_25_25.wire_bram/ram/RCLK
 (2 2)  (1308 402)  (1308 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (9 5)  (1315 405)  (1315 405)  routing T_25_25.sp4_v_t_41 <X> T_25_25.sp4_v_b_4
 (15 8)  (1321 408)  (1321 408)  routing T_25_25.sp4_h_l_28 <X> T_25_25.lc_trk_g2_1
 (16 8)  (1322 408)  (1322 408)  routing T_25_25.sp4_h_l_28 <X> T_25_25.lc_trk_g2_1
 (17 8)  (1323 408)  (1323 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_28 lc_trk_g2_1
 (18 8)  (1324 408)  (1324 408)  routing T_25_25.sp4_h_l_28 <X> T_25_25.lc_trk_g2_1
 (28 8)  (1334 408)  (1334 408)  routing T_25_25.lc_trk_g2_1 <X> T_25_25.wire_bram/ram/WDATA_11
 (29 8)  (1335 408)  (1335 408)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (18 9)  (1324 409)  (1324 409)  routing T_25_25.sp4_h_l_28 <X> T_25_25.lc_trk_g2_1
 (40 9)  (1346 409)  (1346 409)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (14 10)  (1320 410)  (1320 410)  routing T_25_25.sp4_h_r_36 <X> T_25_25.lc_trk_g2_4
 (19 10)  (1325 410)  (1325 410)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_t_20 sp4_v_b_23
 (15 11)  (1321 411)  (1321 411)  routing T_25_25.sp4_h_r_36 <X> T_25_25.lc_trk_g2_4
 (16 11)  (1322 411)  (1322 411)  routing T_25_25.sp4_h_r_36 <X> T_25_25.lc_trk_g2_4
 (17 11)  (1323 411)  (1323 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (2 12)  (1308 412)  (1308 412)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (0 14)  (1306 414)  (1306 414)  routing T_25_25.lc_trk_g2_4 <X> T_25_25.wire_bram/ram/RE
 (1 14)  (1307 414)  (1307 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 415)  (1307 415)  routing T_25_25.lc_trk_g2_4 <X> T_25_25.wire_bram/ram/RE
 (7 15)  (1313 415)  (1313 415)  Column buffer control bit: MEMB_colbuf_cntl_6



LogicTile_26_25

 (8 1)  (1356 401)  (1356 401)  routing T_26_25.sp4_h_l_36 <X> T_26_25.sp4_v_b_1
 (9 1)  (1357 401)  (1357 401)  routing T_26_25.sp4_h_l_36 <X> T_26_25.sp4_v_b_1
 (9 5)  (1357 405)  (1357 405)  routing T_26_25.sp4_v_t_45 <X> T_26_25.sp4_v_b_4
 (10 5)  (1358 405)  (1358 405)  routing T_26_25.sp4_v_t_45 <X> T_26_25.sp4_v_b_4
 (8 9)  (1356 409)  (1356 409)  routing T_26_25.sp4_h_l_42 <X> T_26_25.sp4_v_b_7
 (9 9)  (1357 409)  (1357 409)  routing T_26_25.sp4_h_l_42 <X> T_26_25.sp4_v_b_7
 (8 11)  (1356 411)  (1356 411)  routing T_26_25.sp4_h_l_42 <X> T_26_25.sp4_v_t_42
 (7 15)  (1355 415)  (1355 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_27_25

 (3 2)  (1405 402)  (1405 402)  routing T_27_25.sp12_v_t_23 <X> T_27_25.sp12_h_l_23


LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25

 (3 3)  (1675 403)  (1675 403)  routing T_32_25.sp12_v_b_0 <X> T_32_25.sp12_h_l_23


IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24

 (17 8)  (251 392)  (251 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (32 12)  (266 396)  (266 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 396)  (267 396)  routing T_5_24.lc_trk_g2_1 <X> T_5_24.wire_logic_cluster/lc_6/in_3
 (40 12)  (274 396)  (274 396)  LC_6 Logic Functioning bit
 (41 12)  (275 396)  (275 396)  LC_6 Logic Functioning bit
 (42 12)  (276 396)  (276 396)  LC_6 Logic Functioning bit
 (43 12)  (277 396)  (277 396)  LC_6 Logic Functioning bit
 (52 12)  (286 396)  (286 396)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (40 13)  (274 397)  (274 397)  LC_6 Logic Functioning bit
 (41 13)  (275 397)  (275 397)  LC_6 Logic Functioning bit
 (42 13)  (276 397)  (276 397)  LC_6 Logic Functioning bit
 (43 13)  (277 397)  (277 397)  LC_6 Logic Functioning bit


LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24



LogicTile_13_24

 (7 13)  (661 397)  (661 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (7 13)  (715 397)  (715 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24

 (7 13)  (823 397)  (823 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_24

 (7 13)  (881 397)  (881 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_24

 (3 4)  (931 388)  (931 388)  routing T_18_24.sp12_v_b_0 <X> T_18_24.sp12_h_r_0
 (3 5)  (931 389)  (931 389)  routing T_18_24.sp12_v_b_0 <X> T_18_24.sp12_h_r_0
 (7 15)  (935 399)  (935 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_24

 (7 15)  (989 399)  (989 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_24

 (3 6)  (1039 390)  (1039 390)  routing T_20_24.sp12_v_b_0 <X> T_20_24.sp12_v_t_23
 (7 15)  (1043 399)  (1043 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_24



LogicTile_22_24

 (2 0)  (1146 384)  (1146 384)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (7 13)  (1151 397)  (1151 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_23_24

 (7 13)  (1205 397)  (1205 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_24_24

 (25 0)  (1277 384)  (1277 384)  routing T_24_24.sp4_v_b_10 <X> T_24_24.lc_trk_g0_2
 (22 1)  (1274 385)  (1274 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1275 385)  (1275 385)  routing T_24_24.sp4_v_b_10 <X> T_24_24.lc_trk_g0_2
 (25 1)  (1277 385)  (1277 385)  routing T_24_24.sp4_v_b_10 <X> T_24_24.lc_trk_g0_2
 (0 2)  (1252 386)  (1252 386)  routing T_24_24.glb_netwk_6 <X> T_24_24.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 386)  (1253 386)  routing T_24_24.glb_netwk_6 <X> T_24_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 386)  (1254 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 3)  (1274 387)  (1274 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1275 387)  (1275 387)  routing T_24_24.sp4_v_b_22 <X> T_24_24.lc_trk_g0_6
 (24 3)  (1276 387)  (1276 387)  routing T_24_24.sp4_v_b_22 <X> T_24_24.lc_trk_g0_6
 (1 4)  (1253 388)  (1253 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (1253 389)  (1253 389)  routing T_24_24.lc_trk_g0_2 <X> T_24_24.wire_logic_cluster/lc_7/cen
 (4 10)  (1256 394)  (1256 394)  routing T_24_24.sp4_v_b_10 <X> T_24_24.sp4_v_t_43
 (6 10)  (1258 394)  (1258 394)  routing T_24_24.sp4_v_b_10 <X> T_24_24.sp4_v_t_43
 (26 12)  (1278 396)  (1278 396)  routing T_24_24.lc_trk_g0_6 <X> T_24_24.wire_logic_cluster/lc_6/in_0
 (36 12)  (1288 396)  (1288 396)  LC_6 Logic Functioning bit
 (38 12)  (1290 396)  (1290 396)  LC_6 Logic Functioning bit
 (41 12)  (1293 396)  (1293 396)  LC_6 Logic Functioning bit
 (43 12)  (1295 396)  (1295 396)  LC_6 Logic Functioning bit
 (45 12)  (1297 396)  (1297 396)  LC_6 Logic Functioning bit
 (7 13)  (1259 397)  (1259 397)  Column buffer control bit: LH_colbuf_cntl_4

 (26 13)  (1278 397)  (1278 397)  routing T_24_24.lc_trk_g0_6 <X> T_24_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 397)  (1281 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (1289 397)  (1289 397)  LC_6 Logic Functioning bit
 (39 13)  (1291 397)  (1291 397)  LC_6 Logic Functioning bit
 (40 13)  (1292 397)  (1292 397)  LC_6 Logic Functioning bit
 (42 13)  (1294 397)  (1294 397)  LC_6 Logic Functioning bit
 (53 13)  (1305 397)  (1305 397)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (1252 398)  (1252 398)  routing T_24_24.glb_netwk_4 <X> T_24_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 398)  (1253 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 15)  (1259 399)  (1259 399)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_25_24

 (3 0)  (1309 384)  (1309 384)  routing T_25_24.sp12_h_r_0 <X> T_25_24.sp12_v_b_0
 (7 0)  (1313 384)  (1313 384)  Ram config bit: MEMT_bram_cbit_1

 (3 1)  (1309 385)  (1309 385)  routing T_25_24.sp12_h_r_0 <X> T_25_24.sp12_v_b_0
 (7 1)  (1313 385)  (1313 385)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 386)  (1306 386)  routing T_25_24.glb_netwk_6 <X> T_25_24.wire_bram/ram/WCLK
 (1 2)  (1307 386)  (1307 386)  routing T_25_24.glb_netwk_6 <X> T_25_24.wire_bram/ram/WCLK
 (2 2)  (1308 386)  (1308 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 386)  (1313 386)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 387)  (1313 387)  Ram config bit: MEMT_bram_cbit_2

 (8 3)  (1314 387)  (1314 387)  routing T_25_24.sp4_h_r_7 <X> T_25_24.sp4_v_t_36
 (9 3)  (1315 387)  (1315 387)  routing T_25_24.sp4_h_r_7 <X> T_25_24.sp4_v_t_36
 (10 3)  (1316 387)  (1316 387)  routing T_25_24.sp4_h_r_7 <X> T_25_24.sp4_v_t_36
 (0 4)  (1306 388)  (1306 388)  routing T_25_24.lc_trk_g3_3 <X> T_25_24.wire_bram/ram/WCLKE
 (1 4)  (1307 388)  (1307 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (1313 388)  (1313 388)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (0 5)  (1306 389)  (1306 389)  routing T_25_24.lc_trk_g3_3 <X> T_25_24.wire_bram/ram/WCLKE
 (1 5)  (1307 389)  (1307 389)  routing T_25_24.lc_trk_g3_3 <X> T_25_24.wire_bram/ram/WCLKE
 (7 5)  (1313 389)  (1313 389)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (7 6)  (1313 390)  (1313 390)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (7 7)  (1313 391)  (1313 391)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (15 8)  (1321 392)  (1321 392)  routing T_25_24.rgt_op_1 <X> T_25_24.lc_trk_g2_1
 (17 8)  (1323 392)  (1323 392)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1324 392)  (1324 392)  routing T_25_24.rgt_op_1 <X> T_25_24.lc_trk_g2_1
 (28 8)  (1334 392)  (1334 392)  routing T_25_24.lc_trk_g2_1 <X> T_25_24.wire_bram/ram/WDATA_3
 (29 8)  (1335 392)  (1335 392)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_3
 (37 8)  (1343 392)  (1343 392)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (4 10)  (1310 394)  (1310 394)  routing T_25_24.sp4_v_b_10 <X> T_25_24.sp4_v_t_43
 (6 10)  (1312 394)  (1312 394)  routing T_25_24.sp4_v_b_10 <X> T_25_24.sp4_v_t_43
 (19 10)  (1325 394)  (1325 394)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_t_10
 (17 11)  (1323 395)  (1323 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 12)  (1328 396)  (1328 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1329 396)  (1329 396)  routing T_25_24.sp4_v_t_30 <X> T_25_24.lc_trk_g3_3
 (24 12)  (1330 396)  (1330 396)  routing T_25_24.sp4_v_t_30 <X> T_25_24.lc_trk_g3_3
 (0 14)  (1306 398)  (1306 398)  routing T_25_24.lc_trk_g2_4 <X> T_25_24.wire_bram/ram/WE
 (1 14)  (1307 398)  (1307 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 399)  (1307 399)  routing T_25_24.lc_trk_g2_4 <X> T_25_24.wire_bram/ram/WE
 (7 15)  (1313 399)  (1313 399)  Column buffer control bit: MEMT_colbuf_cntl_6

 (10 15)  (1316 399)  (1316 399)  routing T_25_24.sp4_h_l_40 <X> T_25_24.sp4_v_t_47


LogicTile_26_24

 (17 0)  (1365 384)  (1365 384)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1366 384)  (1366 384)  routing T_26_24.wire_logic_cluster/lc_1/out <X> T_26_24.lc_trk_g0_1
 (0 2)  (1348 386)  (1348 386)  routing T_26_24.glb_netwk_6 <X> T_26_24.wire_logic_cluster/lc_7/clk
 (1 2)  (1349 386)  (1349 386)  routing T_26_24.glb_netwk_6 <X> T_26_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 386)  (1350 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (1375 386)  (1375 386)  routing T_26_24.lc_trk_g3_1 <X> T_26_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (1376 386)  (1376 386)  routing T_26_24.lc_trk_g3_1 <X> T_26_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (1377 386)  (1377 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1379 386)  (1379 386)  routing T_26_24.lc_trk_g3_7 <X> T_26_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (1380 386)  (1380 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1381 386)  (1381 386)  routing T_26_24.lc_trk_g3_7 <X> T_26_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (1382 386)  (1382 386)  routing T_26_24.lc_trk_g3_7 <X> T_26_24.wire_logic_cluster/lc_1/in_3
 (38 2)  (1386 386)  (1386 386)  LC_1 Logic Functioning bit
 (45 2)  (1393 386)  (1393 386)  LC_1 Logic Functioning bit
 (46 2)  (1394 386)  (1394 386)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (48 2)  (1396 386)  (1396 386)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (51 2)  (1399 386)  (1399 386)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (29 3)  (1377 387)  (1377 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (1379 387)  (1379 387)  routing T_26_24.lc_trk_g3_7 <X> T_26_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (1380 387)  (1380 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (1382 387)  (1382 387)  routing T_26_24.lc_trk_g1_2 <X> T_26_24.input_2_1
 (35 3)  (1383 387)  (1383 387)  routing T_26_24.lc_trk_g1_2 <X> T_26_24.input_2_1
 (38 3)  (1386 387)  (1386 387)  LC_1 Logic Functioning bit
 (39 3)  (1387 387)  (1387 387)  LC_1 Logic Functioning bit
 (40 3)  (1388 387)  (1388 387)  LC_1 Logic Functioning bit
 (22 5)  (1370 389)  (1370 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1371 389)  (1371 389)  routing T_26_24.sp4_v_b_18 <X> T_26_24.lc_trk_g1_2
 (24 5)  (1372 389)  (1372 389)  routing T_26_24.sp4_v_b_18 <X> T_26_24.lc_trk_g1_2
 (16 12)  (1364 396)  (1364 396)  routing T_26_24.sp4_v_b_33 <X> T_26_24.lc_trk_g3_1
 (17 12)  (1365 396)  (1365 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1366 396)  (1366 396)  routing T_26_24.sp4_v_b_33 <X> T_26_24.lc_trk_g3_1
 (18 13)  (1366 397)  (1366 397)  routing T_26_24.sp4_v_b_33 <X> T_26_24.lc_trk_g3_1
 (22 14)  (1370 398)  (1370 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (7 15)  (1355 399)  (1355 399)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (1369 399)  (1369 399)  routing T_26_24.sp4_r_v_b_47 <X> T_26_24.lc_trk_g3_7


LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



LogicTile_3_23

 (11 10)  (137 378)  (137 378)  routing T_3_23.sp4_h_r_2 <X> T_3_23.sp4_v_t_45
 (13 10)  (139 378)  (139 378)  routing T_3_23.sp4_h_r_2 <X> T_3_23.sp4_v_t_45
 (12 11)  (138 379)  (138 379)  routing T_3_23.sp4_h_r_2 <X> T_3_23.sp4_v_t_45


LogicTile_5_23

 (32 10)  (266 378)  (266 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 378)  (267 378)  routing T_5_23.lc_trk_g3_1 <X> T_5_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 378)  (268 378)  routing T_5_23.lc_trk_g3_1 <X> T_5_23.wire_logic_cluster/lc_5/in_3
 (40 10)  (274 378)  (274 378)  LC_5 Logic Functioning bit
 (41 10)  (275 378)  (275 378)  LC_5 Logic Functioning bit
 (42 10)  (276 378)  (276 378)  LC_5 Logic Functioning bit
 (43 10)  (277 378)  (277 378)  LC_5 Logic Functioning bit
 (46 10)  (280 378)  (280 378)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (40 11)  (274 379)  (274 379)  LC_5 Logic Functioning bit
 (41 11)  (275 379)  (275 379)  LC_5 Logic Functioning bit
 (42 11)  (276 379)  (276 379)  LC_5 Logic Functioning bit
 (43 11)  (277 379)  (277 379)  LC_5 Logic Functioning bit
 (17 12)  (251 380)  (251 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1


LogicTile_6_23

 (19 4)  (307 372)  (307 372)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (19 9)  (307 377)  (307 377)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_7_23

 (4 14)  (346 382)  (346 382)  routing T_7_23.sp4_v_b_9 <X> T_7_23.sp4_v_t_44


RAM_Tile_8_23

 (4 10)  (400 378)  (400 378)  routing T_8_23.sp4_h_r_6 <X> T_8_23.sp4_v_t_43
 (5 11)  (401 379)  (401 379)  routing T_8_23.sp4_h_r_6 <X> T_8_23.sp4_v_t_43


LogicTile_12_23

 (4 11)  (604 379)  (604 379)  routing T_12_23.sp4_v_b_1 <X> T_12_23.sp4_h_l_43


LogicTile_19_23

 (4 6)  (986 374)  (986 374)  routing T_19_23.sp4_v_b_7 <X> T_19_23.sp4_v_t_38
 (6 6)  (988 374)  (988 374)  routing T_19_23.sp4_v_b_7 <X> T_19_23.sp4_v_t_38


LogicTile_20_23

 (13 6)  (1049 374)  (1049 374)  routing T_20_23.sp4_v_b_5 <X> T_20_23.sp4_v_t_40


LogicTile_24_23

 (5 1)  (1257 369)  (1257 369)  routing T_24_23.sp4_h_r_0 <X> T_24_23.sp4_v_b_0
 (0 2)  (1252 370)  (1252 370)  routing T_24_23.glb_netwk_6 <X> T_24_23.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 370)  (1253 370)  routing T_24_23.glb_netwk_6 <X> T_24_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 370)  (1254 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (1253 372)  (1253 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (1274 372)  (1274 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1275 372)  (1275 372)  routing T_24_23.sp4_v_b_19 <X> T_24_23.lc_trk_g1_3
 (24 4)  (1276 372)  (1276 372)  routing T_24_23.sp4_v_b_19 <X> T_24_23.lc_trk_g1_3
 (0 5)  (1252 373)  (1252 373)  routing T_24_23.lc_trk_g1_3 <X> T_24_23.wire_logic_cluster/lc_7/cen
 (1 5)  (1253 373)  (1253 373)  routing T_24_23.lc_trk_g1_3 <X> T_24_23.wire_logic_cluster/lc_7/cen
 (14 5)  (1266 373)  (1266 373)  routing T_24_23.sp4_h_r_0 <X> T_24_23.lc_trk_g1_0
 (15 5)  (1267 373)  (1267 373)  routing T_24_23.sp4_h_r_0 <X> T_24_23.lc_trk_g1_0
 (16 5)  (1268 373)  (1268 373)  routing T_24_23.sp4_h_r_0 <X> T_24_23.lc_trk_g1_0
 (17 5)  (1269 373)  (1269 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (32 12)  (1284 380)  (1284 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 380)  (1286 380)  routing T_24_23.lc_trk_g1_0 <X> T_24_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 380)  (1288 380)  LC_6 Logic Functioning bit
 (37 12)  (1289 380)  (1289 380)  LC_6 Logic Functioning bit
 (38 12)  (1290 380)  (1290 380)  LC_6 Logic Functioning bit
 (39 12)  (1291 380)  (1291 380)  LC_6 Logic Functioning bit
 (45 12)  (1297 380)  (1297 380)  LC_6 Logic Functioning bit
 (36 13)  (1288 381)  (1288 381)  LC_6 Logic Functioning bit
 (37 13)  (1289 381)  (1289 381)  LC_6 Logic Functioning bit
 (38 13)  (1290 381)  (1290 381)  LC_6 Logic Functioning bit
 (39 13)  (1291 381)  (1291 381)  LC_6 Logic Functioning bit
 (53 13)  (1305 381)  (1305 381)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (1252 382)  (1252 382)  routing T_24_23.glb_netwk_4 <X> T_24_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 382)  (1253 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


RAM_Tile_25_23

 (3 0)  (1309 368)  (1309 368)  routing T_25_23.sp12_h_r_0 <X> T_25_23.sp12_v_b_0
 (3 1)  (1309 369)  (1309 369)  routing T_25_23.sp12_h_r_0 <X> T_25_23.sp12_v_b_0
 (7 1)  (1313 369)  (1313 369)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 370)  (1306 370)  routing T_25_23.glb_netwk_6 <X> T_25_23.wire_bram/ram/RCLK
 (1 2)  (1307 370)  (1307 370)  routing T_25_23.glb_netwk_6 <X> T_25_23.wire_bram/ram/RCLK
 (2 2)  (1308 370)  (1308 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 3)  (1320 371)  (1320 371)  routing T_25_23.sp4_r_v_b_28 <X> T_25_23.lc_trk_g0_4
 (17 3)  (1323 371)  (1323 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (11 6)  (1317 374)  (1317 374)  routing T_25_23.sp4_v_b_9 <X> T_25_23.sp4_v_t_40
 (13 6)  (1319 374)  (1319 374)  routing T_25_23.sp4_v_b_9 <X> T_25_23.sp4_v_t_40
 (27 8)  (1333 376)  (1333 376)  routing T_25_23.lc_trk_g3_0 <X> T_25_23.wire_bram/ram/WDATA_11
 (28 8)  (1334 376)  (1334 376)  routing T_25_23.lc_trk_g3_0 <X> T_25_23.wire_bram/ram/WDATA_11
 (29 8)  (1335 376)  (1335 376)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_11
 (37 8)  (1343 376)  (1343 376)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (4 10)  (1310 378)  (1310 378)  routing T_25_23.sp4_v_b_6 <X> T_25_23.sp4_v_t_43
 (14 13)  (1320 381)  (1320 381)  routing T_25_23.sp4_r_v_b_40 <X> T_25_23.lc_trk_g3_0
 (17 13)  (1323 381)  (1323 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (1 14)  (1307 382)  (1307 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (1307 383)  (1307 383)  routing T_25_23.lc_trk_g0_4 <X> T_25_23.wire_bram/ram/RE


LogicTile_28_23

 (5 2)  (1461 370)  (1461 370)  routing T_28_23.sp4_v_t_37 <X> T_28_23.sp4_h_l_37
 (6 3)  (1462 371)  (1462 371)  routing T_28_23.sp4_v_t_37 <X> T_28_23.sp4_h_l_37


LogicTile_32_23

 (8 5)  (1680 373)  (1680 373)  routing T_32_23.sp4_h_r_4 <X> T_32_23.sp4_v_b_4


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (0 9)  (1726 377)  (1726 377)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (12 10)  (5 362)  (5 362)  routing T_0_22.lc_trk_g1_4 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 362)  (4 362)  routing T_0_22.lc_trk_g1_4 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 364)  (13 364)  routing T_0_22.logic_op_rgt_4 <X> T_0_22.lc_trk_g1_4
 (4 13)  (13 365)  (13 365)  routing T_0_22.logic_op_rgt_4 <X> T_0_22.lc_trk_g1_4
 (7 13)  (10 365)  (10 365)  Enable bit of Mux _local_links/g1_mux_4 => logic_op_rgt_4 lc_trk_g1_4
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (16 14)  (1 366)  (1 366)  IOB_1 IO Functioning bit


LogicTile_1_22

 (31 8)  (49 360)  (49 360)  routing T_1_22.lc_trk_g3_6 <X> T_1_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 360)  (50 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 360)  (51 360)  routing T_1_22.lc_trk_g3_6 <X> T_1_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (52 360)  (52 360)  routing T_1_22.lc_trk_g3_6 <X> T_1_22.wire_logic_cluster/lc_4/in_3
 (40 8)  (58 360)  (58 360)  LC_4 Logic Functioning bit
 (41 8)  (59 360)  (59 360)  LC_4 Logic Functioning bit
 (42 8)  (60 360)  (60 360)  LC_4 Logic Functioning bit
 (43 8)  (61 360)  (61 360)  LC_4 Logic Functioning bit
 (31 9)  (49 361)  (49 361)  routing T_1_22.lc_trk_g3_6 <X> T_1_22.wire_logic_cluster/lc_4/in_3
 (40 9)  (58 361)  (58 361)  LC_4 Logic Functioning bit
 (41 9)  (59 361)  (59 361)  LC_4 Logic Functioning bit
 (42 9)  (60 361)  (60 361)  LC_4 Logic Functioning bit
 (43 9)  (61 361)  (61 361)  LC_4 Logic Functioning bit
 (25 14)  (43 366)  (43 366)  routing T_1_22.bnl_op_6 <X> T_1_22.lc_trk_g3_6
 (22 15)  (40 367)  (40 367)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (43 367)  (43 367)  routing T_1_22.bnl_op_6 <X> T_1_22.lc_trk_g3_6


LogicTile_13_22

 (12 1)  (666 353)  (666 353)  routing T_13_22.sp4_h_r_2 <X> T_13_22.sp4_v_b_2


LogicTile_14_22

 (19 14)  (727 366)  (727 366)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_22_22

 (8 12)  (1152 364)  (1152 364)  routing T_22_22.sp4_v_b_4 <X> T_22_22.sp4_h_r_10
 (9 12)  (1153 364)  (1153 364)  routing T_22_22.sp4_v_b_4 <X> T_22_22.sp4_h_r_10
 (10 12)  (1154 364)  (1154 364)  routing T_22_22.sp4_v_b_4 <X> T_22_22.sp4_h_r_10


LogicTile_23_22

 (3 6)  (1201 358)  (1201 358)  routing T_23_22.sp12_v_b_0 <X> T_23_22.sp12_v_t_23
 (3 11)  (1201 363)  (1201 363)  routing T_23_22.sp12_v_b_1 <X> T_23_22.sp12_h_l_22


LogicTile_24_22

 (0 2)  (1252 354)  (1252 354)  routing T_24_22.glb_netwk_6 <X> T_24_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 354)  (1253 354)  routing T_24_22.glb_netwk_6 <X> T_24_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 354)  (1254 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (1252 356)  (1252 356)  routing T_24_22.lc_trk_g2_2 <X> T_24_22.wire_logic_cluster/lc_7/cen
 (1 4)  (1253 356)  (1253 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (1253 357)  (1253 357)  routing T_24_22.lc_trk_g2_2 <X> T_24_22.wire_logic_cluster/lc_7/cen
 (16 6)  (1268 358)  (1268 358)  routing T_24_22.sp4_v_b_13 <X> T_24_22.lc_trk_g1_5
 (17 6)  (1269 358)  (1269 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1270 358)  (1270 358)  routing T_24_22.sp4_v_b_13 <X> T_24_22.lc_trk_g1_5
 (31 6)  (1283 358)  (1283 358)  routing T_24_22.lc_trk_g1_5 <X> T_24_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 358)  (1284 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 358)  (1286 358)  routing T_24_22.lc_trk_g1_5 <X> T_24_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 358)  (1288 358)  LC_3 Logic Functioning bit
 (37 6)  (1289 358)  (1289 358)  LC_3 Logic Functioning bit
 (38 6)  (1290 358)  (1290 358)  LC_3 Logic Functioning bit
 (39 6)  (1291 358)  (1291 358)  LC_3 Logic Functioning bit
 (45 6)  (1297 358)  (1297 358)  LC_3 Logic Functioning bit
 (48 6)  (1300 358)  (1300 358)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (51 6)  (1303 358)  (1303 358)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (18 7)  (1270 359)  (1270 359)  routing T_24_22.sp4_v_b_13 <X> T_24_22.lc_trk_g1_5
 (36 7)  (1288 359)  (1288 359)  LC_3 Logic Functioning bit
 (37 7)  (1289 359)  (1289 359)  LC_3 Logic Functioning bit
 (38 7)  (1290 359)  (1290 359)  LC_3 Logic Functioning bit
 (39 7)  (1291 359)  (1291 359)  LC_3 Logic Functioning bit
 (48 7)  (1300 359)  (1300 359)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (25 8)  (1277 360)  (1277 360)  routing T_24_22.sp4_h_r_34 <X> T_24_22.lc_trk_g2_2
 (22 9)  (1274 361)  (1274 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1275 361)  (1275 361)  routing T_24_22.sp4_h_r_34 <X> T_24_22.lc_trk_g2_2
 (24 9)  (1276 361)  (1276 361)  routing T_24_22.sp4_h_r_34 <X> T_24_22.lc_trk_g2_2
 (0 14)  (1252 366)  (1252 366)  routing T_24_22.glb_netwk_4 <X> T_24_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 366)  (1253 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


RAM_Tile_25_22

 (3 0)  (1309 352)  (1309 352)  routing T_25_22.sp12_v_t_23 <X> T_25_22.sp12_v_b_0
 (7 0)  (1313 352)  (1313 352)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 353)  (1313 353)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 354)  (1306 354)  routing T_25_22.glb_netwk_6 <X> T_25_22.wire_bram/ram/WCLK
 (1 2)  (1307 354)  (1307 354)  routing T_25_22.glb_netwk_6 <X> T_25_22.wire_bram/ram/WCLK
 (2 2)  (1308 354)  (1308 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 354)  (1313 354)  Ram config bit: MEMT_bram_cbit_3

 (13 2)  (1319 354)  (1319 354)  routing T_25_22.sp4_v_b_2 <X> T_25_22.sp4_v_t_39
 (7 3)  (1313 355)  (1313 355)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (1307 356)  (1307 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (1313 356)  (1313 356)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (22 4)  (1328 356)  (1328 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1329 356)  (1329 356)  routing T_25_22.sp4_v_b_19 <X> T_25_22.lc_trk_g1_3
 (24 4)  (1330 356)  (1330 356)  routing T_25_22.sp4_v_b_19 <X> T_25_22.lc_trk_g1_3
 (0 5)  (1306 357)  (1306 357)  routing T_25_22.lc_trk_g1_3 <X> T_25_22.wire_bram/ram/WCLKE
 (1 5)  (1307 357)  (1307 357)  routing T_25_22.lc_trk_g1_3 <X> T_25_22.wire_bram/ram/WCLKE
 (7 5)  (1313 357)  (1313 357)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (7 6)  (1313 358)  (1313 358)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (7 7)  (1313 359)  (1313 359)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (4 8)  (1310 360)  (1310 360)  routing T_25_22.sp4_v_t_47 <X> T_25_22.sp4_v_b_6
 (6 8)  (1312 360)  (1312 360)  routing T_25_22.sp4_v_t_47 <X> T_25_22.sp4_v_b_6
 (15 8)  (1321 360)  (1321 360)  routing T_25_22.sp4_v_b_41 <X> T_25_22.lc_trk_g2_1
 (16 8)  (1322 360)  (1322 360)  routing T_25_22.sp4_v_b_41 <X> T_25_22.lc_trk_g2_1
 (17 8)  (1323 360)  (1323 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_41 lc_trk_g2_1
 (28 8)  (1334 360)  (1334 360)  routing T_25_22.lc_trk_g2_1 <X> T_25_22.wire_bram/ram/WDATA_3
 (29 8)  (1335 360)  (1335 360)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_3
 (39 9)  (1345 361)  (1345 361)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (19 10)  (1325 362)  (1325 362)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_t_10
 (9 11)  (1315 363)  (1315 363)  routing T_25_22.sp4_v_b_7 <X> T_25_22.sp4_v_t_42
 (14 11)  (1320 363)  (1320 363)  routing T_25_22.sp4_r_v_b_36 <X> T_25_22.lc_trk_g2_4
 (17 11)  (1323 363)  (1323 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (1306 366)  (1306 366)  routing T_25_22.lc_trk_g2_4 <X> T_25_22.wire_bram/ram/WE
 (1 14)  (1307 366)  (1307 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 367)  (1307 367)  routing T_25_22.lc_trk_g2_4 <X> T_25_22.wire_bram/ram/WE


LogicTile_26_22

 (13 4)  (1361 356)  (1361 356)  routing T_26_22.sp4_v_t_40 <X> T_26_22.sp4_v_b_5


IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (11 2)  (6 338)  (6 338)  routing T_0_21.span4_horz_7 <X> T_0_21.span4_vert_t_13
 (12 2)  (5 338)  (5 338)  routing T_0_21.span4_horz_7 <X> T_0_21.span4_vert_t_13
 (3 6)  (14 342)  (14 342)  IO control bit: IOLEFT_IE_1

 (16 9)  (1 345)  (1 345)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 349)  (0 349)  IOB_1 IO Functioning bit


LogicTile_1_21

 (2 4)  (20 340)  (20 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_7_21

 (3 2)  (345 338)  (345 338)  routing T_7_21.sp12_h_r_0 <X> T_7_21.sp12_h_l_23
 (3 3)  (345 339)  (345 339)  routing T_7_21.sp12_h_r_0 <X> T_7_21.sp12_h_l_23


LogicTile_9_21

 (26 2)  (464 338)  (464 338)  routing T_9_21.lc_trk_g2_5 <X> T_9_21.wire_logic_cluster/lc_1/in_0
 (31 2)  (469 338)  (469 338)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 338)  (470 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 338)  (471 338)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (37 2)  (475 338)  (475 338)  LC_1 Logic Functioning bit
 (39 2)  (477 338)  (477 338)  LC_1 Logic Functioning bit
 (52 2)  (490 338)  (490 338)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (28 3)  (466 339)  (466 339)  routing T_9_21.lc_trk_g2_5 <X> T_9_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 339)  (467 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 339)  (469 339)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 339)  (474 339)  LC_1 Logic Functioning bit
 (38 3)  (476 339)  (476 339)  LC_1 Logic Functioning bit
 (16 10)  (454 346)  (454 346)  routing T_9_21.sp4_v_b_37 <X> T_9_21.lc_trk_g2_5
 (17 10)  (455 346)  (455 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (456 346)  (456 346)  routing T_9_21.sp4_v_b_37 <X> T_9_21.lc_trk_g2_5
 (25 10)  (463 346)  (463 346)  routing T_9_21.sp4_v_b_30 <X> T_9_21.lc_trk_g2_6
 (18 11)  (456 347)  (456 347)  routing T_9_21.sp4_v_b_37 <X> T_9_21.lc_trk_g2_5
 (22 11)  (460 347)  (460 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (461 347)  (461 347)  routing T_9_21.sp4_v_b_30 <X> T_9_21.lc_trk_g2_6


LogicTile_10_21

 (3 5)  (495 341)  (495 341)  routing T_10_21.sp12_h_l_23 <X> T_10_21.sp12_h_r_0


LogicTile_11_21

 (17 0)  (563 336)  (563 336)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (564 336)  (564 336)  routing T_11_21.bnr_op_1 <X> T_11_21.lc_trk_g0_1
 (26 0)  (572 336)  (572 336)  routing T_11_21.lc_trk_g0_6 <X> T_11_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (575 336)  (575 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (47 0)  (593 336)  (593 336)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (18 1)  (564 337)  (564 337)  routing T_11_21.bnr_op_1 <X> T_11_21.lc_trk_g0_1
 (26 1)  (572 337)  (572 337)  routing T_11_21.lc_trk_g0_6 <X> T_11_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 337)  (575 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (37 1)  (583 337)  (583 337)  LC_0 Logic Functioning bit
 (39 1)  (585 337)  (585 337)  LC_0 Logic Functioning bit
 (40 1)  (586 337)  (586 337)  LC_0 Logic Functioning bit
 (42 1)  (588 337)  (588 337)  LC_0 Logic Functioning bit
 (22 3)  (568 339)  (568 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (569 339)  (569 339)  routing T_11_21.sp4_v_b_22 <X> T_11_21.lc_trk_g0_6
 (24 3)  (570 339)  (570 339)  routing T_11_21.sp4_v_b_22 <X> T_11_21.lc_trk_g0_6


LogicTile_17_21

 (3 6)  (877 342)  (877 342)  routing T_17_21.sp12_v_b_0 <X> T_17_21.sp12_v_t_23


LogicTile_20_21

 (6 2)  (1042 338)  (1042 338)  routing T_20_21.sp4_v_b_9 <X> T_20_21.sp4_v_t_37
 (5 3)  (1041 339)  (1041 339)  routing T_20_21.sp4_v_b_9 <X> T_20_21.sp4_v_t_37
 (13 4)  (1049 340)  (1049 340)  routing T_20_21.sp4_v_t_40 <X> T_20_21.sp4_v_b_5
 (3 6)  (1039 342)  (1039 342)  routing T_20_21.sp12_v_b_0 <X> T_20_21.sp12_v_t_23
 (10 9)  (1046 345)  (1046 345)  routing T_20_21.sp4_h_r_2 <X> T_20_21.sp4_v_b_7
 (8 13)  (1044 349)  (1044 349)  routing T_20_21.sp4_v_t_42 <X> T_20_21.sp4_v_b_10
 (10 13)  (1046 349)  (1046 349)  routing T_20_21.sp4_v_t_42 <X> T_20_21.sp4_v_b_10


LogicTile_21_21

 (5 13)  (1095 349)  (1095 349)  routing T_21_21.sp4_h_r_9 <X> T_21_21.sp4_v_b_9


LogicTile_22_21

 (11 0)  (1155 336)  (1155 336)  routing T_22_21.sp4_v_t_46 <X> T_22_21.sp4_v_b_2
 (12 1)  (1156 337)  (1156 337)  routing T_22_21.sp4_v_t_46 <X> T_22_21.sp4_v_b_2
 (10 4)  (1154 340)  (1154 340)  routing T_22_21.sp4_v_t_46 <X> T_22_21.sp4_h_r_4
 (3 5)  (1147 341)  (1147 341)  routing T_22_21.sp12_h_l_23 <X> T_22_21.sp12_h_r_0
 (14 6)  (1158 342)  (1158 342)  routing T_22_21.sp12_h_l_3 <X> T_22_21.lc_trk_g1_4
 (22 6)  (1166 342)  (1166 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (14 7)  (1158 343)  (1158 343)  routing T_22_21.sp12_h_l_3 <X> T_22_21.lc_trk_g1_4
 (15 7)  (1159 343)  (1159 343)  routing T_22_21.sp12_h_l_3 <X> T_22_21.lc_trk_g1_4
 (17 7)  (1161 343)  (1161 343)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (2 8)  (1146 344)  (1146 344)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (26 10)  (1170 346)  (1170 346)  routing T_22_21.lc_trk_g1_4 <X> T_22_21.wire_logic_cluster/lc_5/in_0
 (28 10)  (1172 346)  (1172 346)  routing T_22_21.lc_trk_g2_4 <X> T_22_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 346)  (1173 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 346)  (1174 346)  routing T_22_21.lc_trk_g2_4 <X> T_22_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 346)  (1175 346)  routing T_22_21.lc_trk_g1_7 <X> T_22_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 346)  (1176 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 346)  (1178 346)  routing T_22_21.lc_trk_g1_7 <X> T_22_21.wire_logic_cluster/lc_5/in_3
 (40 10)  (1184 346)  (1184 346)  LC_5 Logic Functioning bit
 (42 10)  (1186 346)  (1186 346)  LC_5 Logic Functioning bit
 (46 10)  (1190 346)  (1190 346)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (1158 347)  (1158 347)  routing T_22_21.sp12_v_b_20 <X> T_22_21.lc_trk_g2_4
 (16 11)  (1160 347)  (1160 347)  routing T_22_21.sp12_v_b_20 <X> T_22_21.lc_trk_g2_4
 (17 11)  (1161 347)  (1161 347)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (27 11)  (1171 347)  (1171 347)  routing T_22_21.lc_trk_g1_4 <X> T_22_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 347)  (1173 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (1175 347)  (1175 347)  routing T_22_21.lc_trk_g1_7 <X> T_22_21.wire_logic_cluster/lc_5/in_3


LogicTile_24_21

 (32 0)  (1284 336)  (1284 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 336)  (1286 336)  routing T_24_21.lc_trk_g1_0 <X> T_24_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 336)  (1288 336)  LC_0 Logic Functioning bit
 (37 0)  (1289 336)  (1289 336)  LC_0 Logic Functioning bit
 (38 0)  (1290 336)  (1290 336)  LC_0 Logic Functioning bit
 (39 0)  (1291 336)  (1291 336)  LC_0 Logic Functioning bit
 (45 0)  (1297 336)  (1297 336)  LC_0 Logic Functioning bit
 (36 1)  (1288 337)  (1288 337)  LC_0 Logic Functioning bit
 (37 1)  (1289 337)  (1289 337)  LC_0 Logic Functioning bit
 (38 1)  (1290 337)  (1290 337)  LC_0 Logic Functioning bit
 (39 1)  (1291 337)  (1291 337)  LC_0 Logic Functioning bit
 (53 1)  (1305 337)  (1305 337)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1252 338)  (1252 338)  routing T_24_21.glb_netwk_6 <X> T_24_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 338)  (1253 338)  routing T_24_21.glb_netwk_6 <X> T_24_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 338)  (1254 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (1252 340)  (1252 340)  routing T_24_21.lc_trk_g3_3 <X> T_24_21.wire_logic_cluster/lc_7/cen
 (1 4)  (1253 340)  (1253 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1252 341)  (1252 341)  routing T_24_21.lc_trk_g3_3 <X> T_24_21.wire_logic_cluster/lc_7/cen
 (1 5)  (1253 341)  (1253 341)  routing T_24_21.lc_trk_g3_3 <X> T_24_21.wire_logic_cluster/lc_7/cen
 (14 5)  (1266 341)  (1266 341)  routing T_24_21.sp4_r_v_b_24 <X> T_24_21.lc_trk_g1_0
 (17 5)  (1269 341)  (1269 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (22 12)  (1274 348)  (1274 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1275 348)  (1275 348)  routing T_24_21.sp4_v_t_30 <X> T_24_21.lc_trk_g3_3
 (24 12)  (1276 348)  (1276 348)  routing T_24_21.sp4_v_t_30 <X> T_24_21.lc_trk_g3_3
 (0 14)  (1252 350)  (1252 350)  routing T_24_21.glb_netwk_4 <X> T_24_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 350)  (1253 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


RAM_Tile_25_21

 (3 0)  (1309 336)  (1309 336)  routing T_25_21.sp12_h_r_0 <X> T_25_21.sp12_v_b_0
 (3 1)  (1309 337)  (1309 337)  routing T_25_21.sp12_h_r_0 <X> T_25_21.sp12_v_b_0
 (7 1)  (1313 337)  (1313 337)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 338)  (1306 338)  routing T_25_21.glb_netwk_6 <X> T_25_21.wire_bram/ram/RCLK
 (1 2)  (1307 338)  (1307 338)  routing T_25_21.glb_netwk_6 <X> T_25_21.wire_bram/ram/RCLK
 (2 2)  (1308 338)  (1308 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (15 8)  (1321 344)  (1321 344)  routing T_25_21.sp4_h_l_28 <X> T_25_21.lc_trk_g2_1
 (16 8)  (1322 344)  (1322 344)  routing T_25_21.sp4_h_l_28 <X> T_25_21.lc_trk_g2_1
 (17 8)  (1323 344)  (1323 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_28 lc_trk_g2_1
 (18 8)  (1324 344)  (1324 344)  routing T_25_21.sp4_h_l_28 <X> T_25_21.lc_trk_g2_1
 (28 8)  (1334 344)  (1334 344)  routing T_25_21.lc_trk_g2_1 <X> T_25_21.wire_bram/ram/WDATA_11
 (29 8)  (1335 344)  (1335 344)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (37 8)  (1343 344)  (1343 344)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (8 9)  (1314 345)  (1314 345)  routing T_25_21.sp4_v_t_41 <X> T_25_21.sp4_v_b_7
 (10 9)  (1316 345)  (1316 345)  routing T_25_21.sp4_v_t_41 <X> T_25_21.sp4_v_b_7
 (18 9)  (1324 345)  (1324 345)  routing T_25_21.sp4_h_l_28 <X> T_25_21.lc_trk_g2_1
 (14 10)  (1320 346)  (1320 346)  routing T_25_21.sp4_h_r_36 <X> T_25_21.lc_trk_g2_4
 (15 11)  (1321 347)  (1321 347)  routing T_25_21.sp4_h_r_36 <X> T_25_21.lc_trk_g2_4
 (16 11)  (1322 347)  (1322 347)  routing T_25_21.sp4_h_r_36 <X> T_25_21.lc_trk_g2_4
 (17 11)  (1323 347)  (1323 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (9 13)  (1315 349)  (1315 349)  routing T_25_21.sp4_v_t_47 <X> T_25_21.sp4_v_b_10
 (0 14)  (1306 350)  (1306 350)  routing T_25_21.lc_trk_g2_4 <X> T_25_21.wire_bram/ram/RE
 (1 14)  (1307 350)  (1307 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 351)  (1307 351)  routing T_25_21.lc_trk_g2_4 <X> T_25_21.wire_bram/ram/RE


LogicTile_26_21

 (8 1)  (1356 337)  (1356 337)  routing T_26_21.sp4_h_l_36 <X> T_26_21.sp4_v_b_1
 (9 1)  (1357 337)  (1357 337)  routing T_26_21.sp4_h_l_36 <X> T_26_21.sp4_v_b_1
 (3 2)  (1351 338)  (1351 338)  routing T_26_21.sp12_v_t_23 <X> T_26_21.sp12_h_l_23
 (8 2)  (1356 338)  (1356 338)  routing T_26_21.sp4_v_t_36 <X> T_26_21.sp4_h_l_36
 (9 2)  (1357 338)  (1357 338)  routing T_26_21.sp4_v_t_36 <X> T_26_21.sp4_h_l_36
 (9 5)  (1357 341)  (1357 341)  routing T_26_21.sp4_v_t_41 <X> T_26_21.sp4_v_b_4


LogicTile_32_21

 (21 0)  (1693 336)  (1693 336)  routing T_32_21.sp4_v_b_11 <X> T_32_21.lc_trk_g0_3
 (22 0)  (1694 336)  (1694 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (1695 336)  (1695 336)  routing T_32_21.sp4_v_b_11 <X> T_32_21.lc_trk_g0_3
 (21 1)  (1693 337)  (1693 337)  routing T_32_21.sp4_v_b_11 <X> T_32_21.lc_trk_g0_3
 (3 2)  (1675 338)  (1675 338)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23
 (3 3)  (1675 339)  (1675 339)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23
 (14 7)  (1686 343)  (1686 343)  routing T_32_21.sp12_h_r_20 <X> T_32_21.lc_trk_g1_4
 (16 7)  (1688 343)  (1688 343)  routing T_32_21.sp12_h_r_20 <X> T_32_21.lc_trk_g1_4
 (17 7)  (1689 343)  (1689 343)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (26 8)  (1698 344)  (1698 344)  routing T_32_21.lc_trk_g2_4 <X> T_32_21.wire_logic_cluster/lc_4/in_0
 (29 8)  (1701 344)  (1701 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1703 344)  (1703 344)  routing T_32_21.lc_trk_g1_4 <X> T_32_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1704 344)  (1704 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1706 344)  (1706 344)  routing T_32_21.lc_trk_g1_4 <X> T_32_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (1707 344)  (1707 344)  routing T_32_21.lc_trk_g3_7 <X> T_32_21.input_2_4
 (40 8)  (1712 344)  (1712 344)  LC_4 Logic Functioning bit
 (52 8)  (1724 344)  (1724 344)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (28 9)  (1700 345)  (1700 345)  routing T_32_21.lc_trk_g2_4 <X> T_32_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1701 345)  (1701 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1702 345)  (1702 345)  routing T_32_21.lc_trk_g0_3 <X> T_32_21.wire_logic_cluster/lc_4/in_1
 (32 9)  (1704 345)  (1704 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (1705 345)  (1705 345)  routing T_32_21.lc_trk_g3_7 <X> T_32_21.input_2_4
 (34 9)  (1706 345)  (1706 345)  routing T_32_21.lc_trk_g3_7 <X> T_32_21.input_2_4
 (35 9)  (1707 345)  (1707 345)  routing T_32_21.lc_trk_g3_7 <X> T_32_21.input_2_4
 (14 10)  (1686 346)  (1686 346)  routing T_32_21.sp4_v_t_17 <X> T_32_21.lc_trk_g2_4
 (16 11)  (1688 347)  (1688 347)  routing T_32_21.sp4_v_t_17 <X> T_32_21.lc_trk_g2_4
 (17 11)  (1689 347)  (1689 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 14)  (1694 350)  (1694 350)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (1695 350)  (1695 350)  routing T_32_21.sp12_v_t_12 <X> T_32_21.lc_trk_g3_7


IO_Tile_33_21

 (17 1)  (1743 337)  (1743 337)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0



IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 328)  (1 328)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_2_20

 (3 5)  (75 325)  (75 325)  routing T_2_20.sp12_h_l_23 <X> T_2_20.sp12_h_r_0


LogicTile_7_20

 (26 12)  (368 332)  (368 332)  routing T_7_20.lc_trk_g3_5 <X> T_7_20.wire_logic_cluster/lc_6/in_0
 (31 12)  (373 332)  (373 332)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 332)  (374 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 332)  (375 332)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 332)  (376 332)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_6/in_3
 (37 12)  (379 332)  (379 332)  LC_6 Logic Functioning bit
 (39 12)  (381 332)  (381 332)  LC_6 Logic Functioning bit
 (51 12)  (393 332)  (393 332)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (27 13)  (369 333)  (369 333)  routing T_7_20.lc_trk_g3_5 <X> T_7_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 333)  (370 333)  routing T_7_20.lc_trk_g3_5 <X> T_7_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 333)  (371 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 333)  (373 333)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (378 333)  (378 333)  LC_6 Logic Functioning bit
 (38 13)  (380 333)  (380 333)  LC_6 Logic Functioning bit
 (17 14)  (359 334)  (359 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (360 335)  (360 335)  routing T_7_20.sp4_r_v_b_45 <X> T_7_20.lc_trk_g3_5
 (22 15)  (364 335)  (364 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (367 335)  (367 335)  routing T_7_20.sp4_r_v_b_46 <X> T_7_20.lc_trk_g3_6


LogicTile_9_20

 (4 2)  (442 322)  (442 322)  routing T_9_20.sp4_h_r_0 <X> T_9_20.sp4_v_t_37
 (5 3)  (443 323)  (443 323)  routing T_9_20.sp4_h_r_0 <X> T_9_20.sp4_v_t_37


LogicTile_10_20

 (2 8)  (494 328)  (494 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_11_20

 (14 0)  (560 320)  (560 320)  routing T_11_20.sp4_v_b_0 <X> T_11_20.lc_trk_g0_0
 (16 1)  (562 321)  (562 321)  routing T_11_20.sp4_v_b_0 <X> T_11_20.lc_trk_g0_0
 (17 1)  (563 321)  (563 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (8 4)  (554 324)  (554 324)  routing T_11_20.sp4_v_b_4 <X> T_11_20.sp4_h_r_4
 (9 4)  (555 324)  (555 324)  routing T_11_20.sp4_v_b_4 <X> T_11_20.sp4_h_r_4
 (25 4)  (571 324)  (571 324)  routing T_11_20.sp4_v_b_2 <X> T_11_20.lc_trk_g1_2
 (22 5)  (568 325)  (568 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (569 325)  (569 325)  routing T_11_20.sp4_v_b_2 <X> T_11_20.lc_trk_g1_2
 (14 6)  (560 326)  (560 326)  routing T_11_20.sp4_v_b_4 <X> T_11_20.lc_trk_g1_4
 (16 7)  (562 327)  (562 327)  routing T_11_20.sp4_v_b_4 <X> T_11_20.lc_trk_g1_4
 (17 7)  (563 327)  (563 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (12 8)  (558 328)  (558 328)  routing T_11_20.sp4_v_b_2 <X> T_11_20.sp4_h_r_8
 (27 8)  (573 328)  (573 328)  routing T_11_20.lc_trk_g1_2 <X> T_11_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 328)  (575 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 328)  (577 328)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 328)  (578 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 328)  (580 328)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 328)  (581 328)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.input_2_4
 (37 8)  (583 328)  (583 328)  LC_4 Logic Functioning bit
 (38 8)  (584 328)  (584 328)  LC_4 Logic Functioning bit
 (40 8)  (586 328)  (586 328)  LC_4 Logic Functioning bit
 (41 8)  (587 328)  (587 328)  LC_4 Logic Functioning bit
 (42 8)  (588 328)  (588 328)  LC_4 Logic Functioning bit
 (46 8)  (592 328)  (592 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (11 9)  (557 329)  (557 329)  routing T_11_20.sp4_v_b_2 <X> T_11_20.sp4_h_r_8
 (13 9)  (559 329)  (559 329)  routing T_11_20.sp4_v_b_2 <X> T_11_20.sp4_h_r_8
 (29 9)  (575 329)  (575 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 329)  (576 329)  routing T_11_20.lc_trk_g1_2 <X> T_11_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (578 329)  (578 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (579 329)  (579 329)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.input_2_4
 (34 9)  (580 329)  (580 329)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.input_2_4
 (37 9)  (583 329)  (583 329)  LC_4 Logic Functioning bit
 (40 9)  (586 329)  (586 329)  LC_4 Logic Functioning bit
 (43 9)  (589 329)  (589 329)  LC_4 Logic Functioning bit
 (15 14)  (561 334)  (561 334)  routing T_11_20.sp12_v_t_2 <X> T_11_20.lc_trk_g3_5
 (17 14)  (563 334)  (563 334)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (564 334)  (564 334)  routing T_11_20.sp12_v_t_2 <X> T_11_20.lc_trk_g3_5
 (18 15)  (564 335)  (564 335)  routing T_11_20.sp12_v_t_2 <X> T_11_20.lc_trk_g3_5


LogicTile_12_20

 (22 1)  (622 321)  (622 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (15 2)  (615 322)  (615 322)  routing T_12_20.sp4_h_r_21 <X> T_12_20.lc_trk_g0_5
 (16 2)  (616 322)  (616 322)  routing T_12_20.sp4_h_r_21 <X> T_12_20.lc_trk_g0_5
 (17 2)  (617 322)  (617 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (618 322)  (618 322)  routing T_12_20.sp4_h_r_21 <X> T_12_20.lc_trk_g0_5
 (26 2)  (626 322)  (626 322)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_1/in_0
 (29 2)  (629 322)  (629 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 322)  (632 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 322)  (634 322)  routing T_12_20.lc_trk_g1_1 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 322)  (635 322)  routing T_12_20.lc_trk_g0_5 <X> T_12_20.input_2_1
 (38 2)  (638 322)  (638 322)  LC_1 Logic Functioning bit
 (39 2)  (639 322)  (639 322)  LC_1 Logic Functioning bit
 (40 2)  (640 322)  (640 322)  LC_1 Logic Functioning bit
 (41 2)  (641 322)  (641 322)  LC_1 Logic Functioning bit
 (42 2)  (642 322)  (642 322)  LC_1 Logic Functioning bit
 (18 3)  (618 323)  (618 323)  routing T_12_20.sp4_h_r_21 <X> T_12_20.lc_trk_g0_5
 (26 3)  (626 323)  (626 323)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 323)  (627 323)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 323)  (628 323)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 323)  (629 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 323)  (630 323)  routing T_12_20.lc_trk_g0_2 <X> T_12_20.wire_logic_cluster/lc_1/in_1
 (32 3)  (632 323)  (632 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (636 323)  (636 323)  LC_1 Logic Functioning bit
 (40 3)  (640 323)  (640 323)  LC_1 Logic Functioning bit
 (41 3)  (641 323)  (641 323)  LC_1 Logic Functioning bit
 (15 4)  (615 324)  (615 324)  routing T_12_20.sp4_h_l_4 <X> T_12_20.lc_trk_g1_1
 (16 4)  (616 324)  (616 324)  routing T_12_20.sp4_h_l_4 <X> T_12_20.lc_trk_g1_1
 (17 4)  (617 324)  (617 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (618 324)  (618 324)  routing T_12_20.sp4_h_l_4 <X> T_12_20.lc_trk_g1_1
 (18 5)  (618 325)  (618 325)  routing T_12_20.sp4_h_l_4 <X> T_12_20.lc_trk_g1_1
 (25 14)  (625 334)  (625 334)  routing T_12_20.sp12_v_b_6 <X> T_12_20.lc_trk_g3_6
 (22 15)  (622 335)  (622 335)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (624 335)  (624 335)  routing T_12_20.sp12_v_b_6 <X> T_12_20.lc_trk_g3_6
 (25 15)  (625 335)  (625 335)  routing T_12_20.sp12_v_b_6 <X> T_12_20.lc_trk_g3_6


LogicTile_13_20

 (26 0)  (680 320)  (680 320)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_0/in_0
 (28 0)  (682 320)  (682 320)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 320)  (683 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 320)  (684 320)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 320)  (685 320)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 320)  (686 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 320)  (687 320)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 320)  (690 320)  LC_0 Logic Functioning bit
 (38 0)  (692 320)  (692 320)  LC_0 Logic Functioning bit
 (41 0)  (695 320)  (695 320)  LC_0 Logic Functioning bit
 (43 0)  (697 320)  (697 320)  LC_0 Logic Functioning bit
 (45 0)  (699 320)  (699 320)  LC_0 Logic Functioning bit
 (22 1)  (676 321)  (676 321)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (678 321)  (678 321)  routing T_13_20.bot_op_2 <X> T_13_20.lc_trk_g0_2
 (26 1)  (680 321)  (680 321)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 321)  (681 321)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 321)  (682 321)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 321)  (683 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 321)  (684 321)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 321)  (686 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (688 321)  (688 321)  routing T_13_20.lc_trk_g1_1 <X> T_13_20.input_2_0
 (37 1)  (691 321)  (691 321)  LC_0 Logic Functioning bit
 (38 1)  (692 321)  (692 321)  LC_0 Logic Functioning bit
 (39 1)  (693 321)  (693 321)  LC_0 Logic Functioning bit
 (40 1)  (694 321)  (694 321)  LC_0 Logic Functioning bit
 (42 1)  (696 321)  (696 321)  LC_0 Logic Functioning bit
 (0 2)  (654 322)  (654 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (1 2)  (655 322)  (655 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (2 2)  (656 322)  (656 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (676 322)  (676 322)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (678 322)  (678 322)  routing T_13_20.bot_op_7 <X> T_13_20.lc_trk_g0_7
 (4 4)  (658 324)  (658 324)  routing T_13_20.sp4_h_l_44 <X> T_13_20.sp4_v_b_3
 (6 4)  (660 324)  (660 324)  routing T_13_20.sp4_h_l_44 <X> T_13_20.sp4_v_b_3
 (17 4)  (671 324)  (671 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 4)  (676 324)  (676 324)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (678 324)  (678 324)  routing T_13_20.bot_op_3 <X> T_13_20.lc_trk_g1_3
 (5 5)  (659 325)  (659 325)  routing T_13_20.sp4_h_l_44 <X> T_13_20.sp4_v_b_3
 (15 5)  (669 325)  (669 325)  routing T_13_20.sp4_v_t_5 <X> T_13_20.lc_trk_g1_0
 (16 5)  (670 325)  (670 325)  routing T_13_20.sp4_v_t_5 <X> T_13_20.lc_trk_g1_0
 (17 5)  (671 325)  (671 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (676 325)  (676 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (677 325)  (677 325)  routing T_13_20.sp4_h_r_2 <X> T_13_20.lc_trk_g1_2
 (24 5)  (678 325)  (678 325)  routing T_13_20.sp4_h_r_2 <X> T_13_20.lc_trk_g1_2
 (25 5)  (679 325)  (679 325)  routing T_13_20.sp4_h_r_2 <X> T_13_20.lc_trk_g1_2
 (16 6)  (670 326)  (670 326)  routing T_13_20.sp4_v_b_5 <X> T_13_20.lc_trk_g1_5
 (17 6)  (671 326)  (671 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (672 326)  (672 326)  routing T_13_20.sp4_v_b_5 <X> T_13_20.lc_trk_g1_5
 (25 6)  (679 326)  (679 326)  routing T_13_20.sp4_v_t_3 <X> T_13_20.lc_trk_g1_6
 (22 7)  (676 327)  (676 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (677 327)  (677 327)  routing T_13_20.sp4_v_t_3 <X> T_13_20.lc_trk_g1_6
 (25 7)  (679 327)  (679 327)  routing T_13_20.sp4_v_t_3 <X> T_13_20.lc_trk_g1_6
 (27 8)  (681 328)  (681 328)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 328)  (683 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 328)  (684 328)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 328)  (686 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 328)  (688 328)  routing T_13_20.lc_trk_g1_0 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (40 8)  (694 328)  (694 328)  LC_4 Logic Functioning bit
 (42 8)  (696 328)  (696 328)  LC_4 Logic Functioning bit
 (30 9)  (684 329)  (684 329)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (40 9)  (694 329)  (694 329)  LC_4 Logic Functioning bit
 (42 9)  (696 329)  (696 329)  LC_4 Logic Functioning bit
 (17 10)  (671 330)  (671 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 330)  (672 330)  routing T_13_20.wire_logic_cluster/lc_5/out <X> T_13_20.lc_trk_g2_5
 (21 10)  (675 330)  (675 330)  routing T_13_20.wire_logic_cluster/lc_7/out <X> T_13_20.lc_trk_g2_7
 (22 10)  (676 330)  (676 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (680 330)  (680 330)  routing T_13_20.lc_trk_g0_7 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 330)  (681 330)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 330)  (683 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 330)  (684 330)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 330)  (686 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 330)  (687 330)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 330)  (688 330)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (50 10)  (704 330)  (704 330)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (680 331)  (680 331)  routing T_13_20.lc_trk_g0_7 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 331)  (683 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 331)  (685 331)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (42 11)  (696 331)  (696 331)  LC_5 Logic Functioning bit
 (22 12)  (676 332)  (676 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (28 12)  (682 332)  (682 332)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 332)  (683 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 332)  (684 332)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 332)  (686 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 332)  (688 332)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (41 12)  (695 332)  (695 332)  LC_6 Logic Functioning bit
 (50 12)  (704 332)  (704 332)  Cascade bit: LH_LC06_inmux02_5

 (30 13)  (684 333)  (684 333)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 333)  (685 333)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (41 13)  (695 333)  (695 333)  LC_6 Logic Functioning bit
 (21 14)  (675 334)  (675 334)  routing T_13_20.rgt_op_7 <X> T_13_20.lc_trk_g3_7
 (22 14)  (676 334)  (676 334)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (678 334)  (678 334)  routing T_13_20.rgt_op_7 <X> T_13_20.lc_trk_g3_7
 (27 14)  (681 334)  (681 334)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 334)  (683 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 334)  (686 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (690 334)  (690 334)  LC_7 Logic Functioning bit
 (37 14)  (691 334)  (691 334)  LC_7 Logic Functioning bit
 (42 14)  (696 334)  (696 334)  LC_7 Logic Functioning bit
 (43 14)  (697 334)  (697 334)  LC_7 Logic Functioning bit
 (45 14)  (699 334)  (699 334)  LC_7 Logic Functioning bit
 (50 14)  (704 334)  (704 334)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (680 335)  (680 335)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 335)  (681 335)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 335)  (683 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 335)  (684 335)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 335)  (685 335)  routing T_13_20.lc_trk_g0_2 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 335)  (690 335)  LC_7 Logic Functioning bit
 (37 15)  (691 335)  (691 335)  LC_7 Logic Functioning bit
 (38 15)  (692 335)  (692 335)  LC_7 Logic Functioning bit
 (42 15)  (696 335)  (696 335)  LC_7 Logic Functioning bit
 (43 15)  (697 335)  (697 335)  LC_7 Logic Functioning bit


LogicTile_14_20

 (15 0)  (723 320)  (723 320)  routing T_14_20.sp4_v_b_17 <X> T_14_20.lc_trk_g0_1
 (16 0)  (724 320)  (724 320)  routing T_14_20.sp4_v_b_17 <X> T_14_20.lc_trk_g0_1
 (17 0)  (725 320)  (725 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (14 2)  (722 322)  (722 322)  routing T_14_20.sp4_v_b_4 <X> T_14_20.lc_trk_g0_4
 (21 2)  (729 322)  (729 322)  routing T_14_20.sp4_v_b_15 <X> T_14_20.lc_trk_g0_7
 (22 2)  (730 322)  (730 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (731 322)  (731 322)  routing T_14_20.sp4_v_b_15 <X> T_14_20.lc_trk_g0_7
 (16 3)  (724 323)  (724 323)  routing T_14_20.sp4_v_b_4 <X> T_14_20.lc_trk_g0_4
 (17 3)  (725 323)  (725 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (21 3)  (729 323)  (729 323)  routing T_14_20.sp4_v_b_15 <X> T_14_20.lc_trk_g0_7
 (14 4)  (722 324)  (722 324)  routing T_14_20.lft_op_0 <X> T_14_20.lc_trk_g1_0
 (22 4)  (730 324)  (730 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (731 324)  (731 324)  routing T_14_20.sp4_v_b_19 <X> T_14_20.lc_trk_g1_3
 (24 4)  (732 324)  (732 324)  routing T_14_20.sp4_v_b_19 <X> T_14_20.lc_trk_g1_3
 (29 4)  (737 324)  (737 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 324)  (739 324)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 324)  (740 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (743 324)  (743 324)  routing T_14_20.lc_trk_g0_4 <X> T_14_20.input_2_2
 (15 5)  (723 325)  (723 325)  routing T_14_20.lft_op_0 <X> T_14_20.lc_trk_g1_0
 (17 5)  (725 325)  (725 325)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (734 325)  (734 325)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 325)  (735 325)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 325)  (737 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 325)  (739 325)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 325)  (740 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (39 5)  (747 325)  (747 325)  LC_2 Logic Functioning bit
 (21 6)  (729 326)  (729 326)  routing T_14_20.sp4_h_l_2 <X> T_14_20.lc_trk_g1_7
 (22 6)  (730 326)  (730 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (731 326)  (731 326)  routing T_14_20.sp4_h_l_2 <X> T_14_20.lc_trk_g1_7
 (24 6)  (732 326)  (732 326)  routing T_14_20.sp4_h_l_2 <X> T_14_20.lc_trk_g1_7
 (27 6)  (735 326)  (735 326)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 326)  (737 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 326)  (738 326)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 326)  (739 326)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 326)  (740 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 326)  (741 326)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 326)  (742 326)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (50 6)  (758 326)  (758 326)  Cascade bit: LH_LC03_inmux02_5

 (27 7)  (735 327)  (735 327)  routing T_14_20.lc_trk_g1_0 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 327)  (737 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 327)  (738 327)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 327)  (739 327)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (37 7)  (745 327)  (745 327)  LC_3 Logic Functioning bit
 (48 7)  (756 327)  (756 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (25 12)  (733 332)  (733 332)  routing T_14_20.wire_logic_cluster/lc_2/out <X> T_14_20.lc_trk_g3_2
 (22 13)  (730 333)  (730 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (21 14)  (729 334)  (729 334)  routing T_14_20.bnl_op_7 <X> T_14_20.lc_trk_g3_7
 (22 14)  (730 334)  (730 334)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (27 14)  (735 334)  (735 334)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 334)  (737 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 334)  (738 334)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 334)  (739 334)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 334)  (740 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 334)  (741 334)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 334)  (742 334)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (37 14)  (745 334)  (745 334)  LC_7 Logic Functioning bit
 (42 14)  (750 334)  (750 334)  LC_7 Logic Functioning bit
 (21 15)  (729 335)  (729 335)  routing T_14_20.bnl_op_7 <X> T_14_20.lc_trk_g3_7
 (26 15)  (734 335)  (734 335)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 335)  (735 335)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 335)  (736 335)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 335)  (737 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 335)  (738 335)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 335)  (739 335)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 335)  (740 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (742 335)  (742 335)  routing T_14_20.lc_trk_g1_0 <X> T_14_20.input_2_7
 (42 15)  (750 335)  (750 335)  LC_7 Logic Functioning bit


LogicTile_17_20

 (13 3)  (887 323)  (887 323)  routing T_17_20.sp4_v_b_9 <X> T_17_20.sp4_h_l_39


LogicTile_19_20

 (5 0)  (987 320)  (987 320)  routing T_19_20.sp4_v_b_0 <X> T_19_20.sp4_h_r_0
 (6 1)  (988 321)  (988 321)  routing T_19_20.sp4_v_b_0 <X> T_19_20.sp4_h_r_0


LogicTile_23_20

 (11 9)  (1209 329)  (1209 329)  routing T_23_20.sp4_h_l_37 <X> T_23_20.sp4_h_r_8
 (13 9)  (1211 329)  (1211 329)  routing T_23_20.sp4_h_l_37 <X> T_23_20.sp4_h_r_8


LogicTile_24_20

 (22 2)  (1274 322)  (1274 322)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1276 322)  (1276 322)  routing T_24_20.bot_op_7 <X> T_24_20.lc_trk_g0_7
 (15 6)  (1267 326)  (1267 326)  routing T_24_20.sp4_h_r_21 <X> T_24_20.lc_trk_g1_5
 (16 6)  (1268 326)  (1268 326)  routing T_24_20.sp4_h_r_21 <X> T_24_20.lc_trk_g1_5
 (17 6)  (1269 326)  (1269 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1270 326)  (1270 326)  routing T_24_20.sp4_h_r_21 <X> T_24_20.lc_trk_g1_5
 (18 7)  (1270 327)  (1270 327)  routing T_24_20.sp4_h_r_21 <X> T_24_20.lc_trk_g1_5
 (4 10)  (1256 330)  (1256 330)  routing T_24_20.sp4_v_b_10 <X> T_24_20.sp4_v_t_43
 (6 10)  (1258 330)  (1258 330)  routing T_24_20.sp4_v_b_10 <X> T_24_20.sp4_v_t_43
 (26 10)  (1278 330)  (1278 330)  routing T_24_20.lc_trk_g0_7 <X> T_24_20.wire_logic_cluster/lc_5/in_0
 (28 10)  (1280 330)  (1280 330)  routing T_24_20.lc_trk_g2_6 <X> T_24_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 330)  (1281 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1282 330)  (1282 330)  routing T_24_20.lc_trk_g2_6 <X> T_24_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (1283 330)  (1283 330)  routing T_24_20.lc_trk_g1_5 <X> T_24_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 330)  (1284 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 330)  (1286 330)  routing T_24_20.lc_trk_g1_5 <X> T_24_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (1287 330)  (1287 330)  routing T_24_20.lc_trk_g3_6 <X> T_24_20.input_2_5
 (22 11)  (1274 331)  (1274 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1275 331)  (1275 331)  routing T_24_20.sp4_v_b_46 <X> T_24_20.lc_trk_g2_6
 (24 11)  (1276 331)  (1276 331)  routing T_24_20.sp4_v_b_46 <X> T_24_20.lc_trk_g2_6
 (26 11)  (1278 331)  (1278 331)  routing T_24_20.lc_trk_g0_7 <X> T_24_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 331)  (1281 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (1282 331)  (1282 331)  routing T_24_20.lc_trk_g2_6 <X> T_24_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (1284 331)  (1284 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (1285 331)  (1285 331)  routing T_24_20.lc_trk_g3_6 <X> T_24_20.input_2_5
 (34 11)  (1286 331)  (1286 331)  routing T_24_20.lc_trk_g3_6 <X> T_24_20.input_2_5
 (35 11)  (1287 331)  (1287 331)  routing T_24_20.lc_trk_g3_6 <X> T_24_20.input_2_5
 (36 11)  (1288 331)  (1288 331)  LC_5 Logic Functioning bit
 (53 11)  (1305 331)  (1305 331)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (25 14)  (1277 334)  (1277 334)  routing T_24_20.sp12_v_b_6 <X> T_24_20.lc_trk_g3_6
 (26 14)  (1278 334)  (1278 334)  routing T_24_20.lc_trk_g0_7 <X> T_24_20.wire_logic_cluster/lc_7/in_0
 (28 14)  (1280 334)  (1280 334)  routing T_24_20.lc_trk_g2_6 <X> T_24_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 334)  (1281 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1282 334)  (1282 334)  routing T_24_20.lc_trk_g2_6 <X> T_24_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (1283 334)  (1283 334)  routing T_24_20.lc_trk_g1_5 <X> T_24_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 334)  (1284 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 334)  (1286 334)  routing T_24_20.lc_trk_g1_5 <X> T_24_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (1287 334)  (1287 334)  routing T_24_20.lc_trk_g3_6 <X> T_24_20.input_2_7
 (36 14)  (1288 334)  (1288 334)  LC_7 Logic Functioning bit
 (53 14)  (1305 334)  (1305 334)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (9 15)  (1261 335)  (1261 335)  routing T_24_20.sp4_v_b_10 <X> T_24_20.sp4_v_t_47
 (22 15)  (1274 335)  (1274 335)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (1276 335)  (1276 335)  routing T_24_20.sp12_v_b_6 <X> T_24_20.lc_trk_g3_6
 (25 15)  (1277 335)  (1277 335)  routing T_24_20.sp12_v_b_6 <X> T_24_20.lc_trk_g3_6
 (26 15)  (1278 335)  (1278 335)  routing T_24_20.lc_trk_g0_7 <X> T_24_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 335)  (1281 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1282 335)  (1282 335)  routing T_24_20.lc_trk_g2_6 <X> T_24_20.wire_logic_cluster/lc_7/in_1
 (32 15)  (1284 335)  (1284 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (1285 335)  (1285 335)  routing T_24_20.lc_trk_g3_6 <X> T_24_20.input_2_7
 (34 15)  (1286 335)  (1286 335)  routing T_24_20.lc_trk_g3_6 <X> T_24_20.input_2_7
 (35 15)  (1287 335)  (1287 335)  routing T_24_20.lc_trk_g3_6 <X> T_24_20.input_2_7


RAM_Tile_25_20

 (3 0)  (1309 320)  (1309 320)  routing T_25_20.sp12_h_r_0 <X> T_25_20.sp12_v_b_0
 (7 0)  (1313 320)  (1313 320)  Ram config bit: MEMT_bram_cbit_1

 (3 1)  (1309 321)  (1309 321)  routing T_25_20.sp12_h_r_0 <X> T_25_20.sp12_v_b_0
 (7 1)  (1313 321)  (1313 321)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 322)  (1306 322)  routing T_25_20.glb_netwk_6 <X> T_25_20.wire_bram/ram/WCLK
 (1 2)  (1307 322)  (1307 322)  routing T_25_20.glb_netwk_6 <X> T_25_20.wire_bram/ram/WCLK
 (2 2)  (1308 322)  (1308 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 322)  (1313 322)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 323)  (1313 323)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (1307 324)  (1307 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (1313 324)  (1313 324)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (22 4)  (1328 324)  (1328 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1329 324)  (1329 324)  routing T_25_20.sp4_v_b_19 <X> T_25_20.lc_trk_g1_3
 (24 4)  (1330 324)  (1330 324)  routing T_25_20.sp4_v_b_19 <X> T_25_20.lc_trk_g1_3
 (0 5)  (1306 325)  (1306 325)  routing T_25_20.lc_trk_g1_3 <X> T_25_20.wire_bram/ram/WCLKE
 (1 5)  (1307 325)  (1307 325)  routing T_25_20.lc_trk_g1_3 <X> T_25_20.wire_bram/ram/WCLKE
 (7 5)  (1313 325)  (1313 325)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (7 6)  (1313 326)  (1313 326)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (7 7)  (1313 327)  (1313 327)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (28 8)  (1334 328)  (1334 328)  routing T_25_20.lc_trk_g2_7 <X> T_25_20.wire_bram/ram/WDATA_3
 (29 8)  (1335 328)  (1335 328)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_3
 (30 8)  (1336 328)  (1336 328)  routing T_25_20.lc_trk_g2_7 <X> T_25_20.wire_bram/ram/WDATA_3
 (37 8)  (1343 328)  (1343 328)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (30 9)  (1336 329)  (1336 329)  routing T_25_20.lc_trk_g2_7 <X> T_25_20.wire_bram/ram/WDATA_3
 (21 10)  (1327 330)  (1327 330)  routing T_25_20.sp4_h_l_26 <X> T_25_20.lc_trk_g2_7
 (22 10)  (1328 330)  (1328 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_26 lc_trk_g2_7
 (23 10)  (1329 330)  (1329 330)  routing T_25_20.sp4_h_l_26 <X> T_25_20.lc_trk_g2_7
 (24 10)  (1330 330)  (1330 330)  routing T_25_20.sp4_h_l_26 <X> T_25_20.lc_trk_g2_7
 (17 11)  (1323 331)  (1323 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (0 14)  (1306 334)  (1306 334)  routing T_25_20.lc_trk_g2_4 <X> T_25_20.wire_bram/ram/WE
 (1 14)  (1307 334)  (1307 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 335)  (1307 335)  routing T_25_20.lc_trk_g2_4 <X> T_25_20.wire_bram/ram/WE
 (8 15)  (1314 335)  (1314 335)  routing T_25_20.sp4_v_b_7 <X> T_25_20.sp4_v_t_47
 (10 15)  (1316 335)  (1316 335)  routing T_25_20.sp4_v_b_7 <X> T_25_20.sp4_v_t_47


LogicTile_26_20

 (12 2)  (1360 322)  (1360 322)  routing T_26_20.sp4_v_t_39 <X> T_26_20.sp4_h_l_39
 (11 3)  (1359 323)  (1359 323)  routing T_26_20.sp4_v_t_39 <X> T_26_20.sp4_h_l_39


LogicTile_6_19

 (3 14)  (291 318)  (291 318)  routing T_6_19.sp12_h_r_1 <X> T_6_19.sp12_v_t_22
 (3 15)  (291 319)  (291 319)  routing T_6_19.sp12_h_r_1 <X> T_6_19.sp12_v_t_22


RAM_Tile_8_19

 (10 5)  (406 309)  (406 309)  routing T_8_19.sp4_h_r_11 <X> T_8_19.sp4_v_b_4
 (11 10)  (407 314)  (407 314)  routing T_8_19.sp4_h_r_2 <X> T_8_19.sp4_v_t_45
 (13 10)  (409 314)  (409 314)  routing T_8_19.sp4_h_r_2 <X> T_8_19.sp4_v_t_45
 (12 11)  (408 315)  (408 315)  routing T_8_19.sp4_h_r_2 <X> T_8_19.sp4_v_t_45
 (13 14)  (409 318)  (409 318)  routing T_8_19.sp4_h_r_11 <X> T_8_19.sp4_v_t_46
 (12 15)  (408 319)  (408 319)  routing T_8_19.sp4_h_r_11 <X> T_8_19.sp4_v_t_46


LogicTile_9_19

 (4 10)  (442 314)  (442 314)  routing T_9_19.sp4_h_r_6 <X> T_9_19.sp4_v_t_43
 (5 11)  (443 315)  (443 315)  routing T_9_19.sp4_h_r_6 <X> T_9_19.sp4_v_t_43


LogicTile_10_19

 (17 0)  (509 304)  (509 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (18 1)  (510 305)  (510 305)  routing T_10_19.sp4_r_v_b_34 <X> T_10_19.lc_trk_g0_1
 (15 10)  (507 314)  (507 314)  routing T_10_19.sp12_v_t_2 <X> T_10_19.lc_trk_g2_5
 (17 10)  (509 314)  (509 314)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (510 314)  (510 314)  routing T_10_19.sp12_v_t_2 <X> T_10_19.lc_trk_g2_5
 (26 10)  (518 314)  (518 314)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (520 314)  (520 314)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 314)  (521 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 314)  (522 314)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 314)  (524 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 314)  (525 314)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 314)  (526 314)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (37 10)  (529 314)  (529 314)  LC_5 Logic Functioning bit
 (38 10)  (530 314)  (530 314)  LC_5 Logic Functioning bit
 (40 10)  (532 314)  (532 314)  LC_5 Logic Functioning bit
 (41 10)  (533 314)  (533 314)  LC_5 Logic Functioning bit
 (46 10)  (538 314)  (538 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (18 11)  (510 315)  (510 315)  routing T_10_19.sp12_v_t_2 <X> T_10_19.lc_trk_g2_5
 (22 11)  (514 315)  (514 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (28 11)  (520 315)  (520 315)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 315)  (521 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 315)  (522 315)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (524 315)  (524 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (40 11)  (532 315)  (532 315)  LC_5 Logic Functioning bit
 (41 11)  (533 315)  (533 315)  LC_5 Logic Functioning bit
 (43 11)  (535 315)  (535 315)  LC_5 Logic Functioning bit
 (17 12)  (509 316)  (509 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1


LogicTile_11_19

 (25 2)  (571 306)  (571 306)  routing T_11_19.sp4_h_r_14 <X> T_11_19.lc_trk_g0_6
 (22 3)  (568 307)  (568 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (569 307)  (569 307)  routing T_11_19.sp4_h_r_14 <X> T_11_19.lc_trk_g0_6
 (24 3)  (570 307)  (570 307)  routing T_11_19.sp4_h_r_14 <X> T_11_19.lc_trk_g0_6
 (17 8)  (563 312)  (563 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (31 14)  (577 318)  (577 318)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 318)  (578 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (582 318)  (582 318)  LC_7 Logic Functioning bit
 (38 14)  (584 318)  (584 318)  LC_7 Logic Functioning bit
 (46 14)  (592 318)  (592 318)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (51 14)  (597 318)  (597 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (28 15)  (574 319)  (574 319)  routing T_11_19.lc_trk_g2_1 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 319)  (575 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 319)  (577 319)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (37 15)  (583 319)  (583 319)  LC_7 Logic Functioning bit
 (39 15)  (585 319)  (585 319)  LC_7 Logic Functioning bit
 (47 15)  (593 319)  (593 319)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_12_19

 (8 3)  (608 307)  (608 307)  routing T_12_19.sp4_h_r_1 <X> T_12_19.sp4_v_t_36
 (9 3)  (609 307)  (609 307)  routing T_12_19.sp4_h_r_1 <X> T_12_19.sp4_v_t_36


LogicTile_13_19

 (21 0)  (675 304)  (675 304)  routing T_13_19.wire_logic_cluster/lc_3/out <X> T_13_19.lc_trk_g0_3
 (22 0)  (676 304)  (676 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (683 304)  (683 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 304)  (684 304)  routing T_13_19.lc_trk_g0_5 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 304)  (685 304)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 304)  (688 304)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 304)  (689 304)  routing T_13_19.lc_trk_g0_4 <X> T_13_19.input_2_0
 (15 1)  (669 305)  (669 305)  routing T_13_19.sp4_v_t_5 <X> T_13_19.lc_trk_g0_0
 (16 1)  (670 305)  (670 305)  routing T_13_19.sp4_v_t_5 <X> T_13_19.lc_trk_g0_0
 (17 1)  (671 305)  (671 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (29 1)  (683 305)  (683 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 305)  (686 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (39 1)  (693 305)  (693 305)  LC_0 Logic Functioning bit
 (0 2)  (654 306)  (654 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (1 2)  (655 306)  (655 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (669 306)  (669 306)  routing T_13_19.bot_op_5 <X> T_13_19.lc_trk_g0_5
 (17 2)  (671 306)  (671 306)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (15 3)  (669 307)  (669 307)  routing T_13_19.sp4_v_t_9 <X> T_13_19.lc_trk_g0_4
 (16 3)  (670 307)  (670 307)  routing T_13_19.sp4_v_t_9 <X> T_13_19.lc_trk_g0_4
 (17 3)  (671 307)  (671 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (676 307)  (676 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (677 307)  (677 307)  routing T_13_19.sp4_v_b_22 <X> T_13_19.lc_trk_g0_6
 (24 3)  (678 307)  (678 307)  routing T_13_19.sp4_v_b_22 <X> T_13_19.lc_trk_g0_6
 (15 4)  (669 308)  (669 308)  routing T_13_19.bot_op_1 <X> T_13_19.lc_trk_g1_1
 (17 4)  (671 308)  (671 308)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (675 308)  (675 308)  routing T_13_19.sp4_h_r_11 <X> T_13_19.lc_trk_g1_3
 (22 4)  (676 308)  (676 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (677 308)  (677 308)  routing T_13_19.sp4_h_r_11 <X> T_13_19.lc_trk_g1_3
 (24 4)  (678 308)  (678 308)  routing T_13_19.sp4_h_r_11 <X> T_13_19.lc_trk_g1_3
 (27 4)  (681 308)  (681 308)  routing T_13_19.lc_trk_g1_0 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 308)  (683 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 308)  (685 308)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 308)  (686 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 308)  (688 308)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 308)  (689 308)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.input_2_2
 (36 4)  (690 308)  (690 308)  LC_2 Logic Functioning bit
 (15 5)  (669 309)  (669 309)  routing T_13_19.bot_op_0 <X> T_13_19.lc_trk_g1_0
 (17 5)  (671 309)  (671 309)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (676 309)  (676 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (677 309)  (677 309)  routing T_13_19.sp4_v_b_18 <X> T_13_19.lc_trk_g1_2
 (24 5)  (678 309)  (678 309)  routing T_13_19.sp4_v_b_18 <X> T_13_19.lc_trk_g1_2
 (28 5)  (682 309)  (682 309)  routing T_13_19.lc_trk_g2_0 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 309)  (683 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 309)  (685 309)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 309)  (686 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (687 309)  (687 309)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.input_2_2
 (27 6)  (681 310)  (681 310)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 310)  (683 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 310)  (685 310)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 310)  (687 310)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (691 310)  (691 310)  LC_3 Logic Functioning bit
 (39 6)  (693 310)  (693 310)  LC_3 Logic Functioning bit
 (45 6)  (699 310)  (699 310)  LC_3 Logic Functioning bit
 (47 6)  (701 310)  (701 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (704 310)  (704 310)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (706 310)  (706 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (668 311)  (668 311)  routing T_13_19.top_op_4 <X> T_13_19.lc_trk_g1_4
 (15 7)  (669 311)  (669 311)  routing T_13_19.top_op_4 <X> T_13_19.lc_trk_g1_4
 (17 7)  (671 311)  (671 311)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (676 311)  (676 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (677 311)  (677 311)  routing T_13_19.sp4_v_b_22 <X> T_13_19.lc_trk_g1_6
 (24 7)  (678 311)  (678 311)  routing T_13_19.sp4_v_b_22 <X> T_13_19.lc_trk_g1_6
 (26 7)  (680 311)  (680 311)  routing T_13_19.lc_trk_g0_3 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 311)  (683 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 311)  (684 311)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 311)  (685 311)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (37 7)  (691 311)  (691 311)  LC_3 Logic Functioning bit
 (39 7)  (693 311)  (693 311)  LC_3 Logic Functioning bit
 (40 7)  (694 311)  (694 311)  LC_3 Logic Functioning bit
 (47 7)  (701 311)  (701 311)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (668 312)  (668 312)  routing T_13_19.wire_logic_cluster/lc_0/out <X> T_13_19.lc_trk_g2_0
 (27 8)  (681 312)  (681 312)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 312)  (683 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 312)  (685 312)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 312)  (686 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 312)  (687 312)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 312)  (688 312)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (17 9)  (671 313)  (671 313)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (27 9)  (681 313)  (681 313)  routing T_13_19.lc_trk_g1_1 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 313)  (683 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 313)  (684 313)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 313)  (685 313)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (41 9)  (695 313)  (695 313)  LC_4 Logic Functioning bit
 (43 9)  (697 313)  (697 313)  LC_4 Logic Functioning bit
 (14 10)  (668 314)  (668 314)  routing T_13_19.wire_logic_cluster/lc_4/out <X> T_13_19.lc_trk_g2_4
 (17 10)  (671 314)  (671 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (25 10)  (679 314)  (679 314)  routing T_13_19.wire_logic_cluster/lc_6/out <X> T_13_19.lc_trk_g2_6
 (29 10)  (683 314)  (683 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 314)  (684 314)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 314)  (686 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 314)  (687 314)  routing T_13_19.lc_trk_g2_0 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (37 10)  (691 314)  (691 314)  LC_5 Logic Functioning bit
 (50 10)  (704 314)  (704 314)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (671 315)  (671 315)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (676 315)  (676 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (681 315)  (681 315)  routing T_13_19.lc_trk_g1_0 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 315)  (683 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 315)  (684 315)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (52 11)  (706 315)  (706 315)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (31 12)  (685 316)  (685 316)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 316)  (686 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 316)  (687 316)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 316)  (690 316)  LC_6 Logic Functioning bit
 (37 12)  (691 316)  (691 316)  LC_6 Logic Functioning bit
 (50 12)  (704 316)  (704 316)  Cascade bit: LH_LC06_inmux02_5

 (36 13)  (690 317)  (690 317)  LC_6 Logic Functioning bit
 (37 13)  (691 317)  (691 317)  LC_6 Logic Functioning bit
 (26 14)  (680 318)  (680 318)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (28 14)  (682 318)  (682 318)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 318)  (683 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 318)  (684 318)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 318)  (685 318)  routing T_13_19.lc_trk_g0_4 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 318)  (686 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (690 318)  (690 318)  LC_7 Logic Functioning bit
 (22 15)  (676 319)  (676 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (680 319)  (680 319)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 319)  (681 319)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 319)  (683 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (32 15)  (686 319)  (686 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (688 319)  (688 319)  routing T_13_19.lc_trk_g1_0 <X> T_13_19.input_2_7


LogicTile_14_19

 (22 0)  (730 304)  (730 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (731 304)  (731 304)  routing T_14_19.sp4_v_b_19 <X> T_14_19.lc_trk_g0_3
 (24 0)  (732 304)  (732 304)  routing T_14_19.sp4_v_b_19 <X> T_14_19.lc_trk_g0_3
 (26 0)  (734 304)  (734 304)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (31 0)  (739 304)  (739 304)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 304)  (740 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 304)  (741 304)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 304)  (742 304)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (745 304)  (745 304)  LC_0 Logic Functioning bit
 (39 0)  (747 304)  (747 304)  LC_0 Logic Functioning bit
 (26 1)  (734 305)  (734 305)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 305)  (737 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 305)  (739 305)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 305)  (744 305)  LC_0 Logic Functioning bit
 (38 1)  (746 305)  (746 305)  LC_0 Logic Functioning bit
 (0 2)  (708 306)  (708 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (1 2)  (709 306)  (709 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (2 2)  (710 306)  (710 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (730 306)  (730 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (731 306)  (731 306)  routing T_14_19.sp4_v_b_23 <X> T_14_19.lc_trk_g0_7
 (24 2)  (732 306)  (732 306)  routing T_14_19.sp4_v_b_23 <X> T_14_19.lc_trk_g0_7
 (25 2)  (733 306)  (733 306)  routing T_14_19.sp4_h_l_11 <X> T_14_19.lc_trk_g0_6
 (28 2)  (736 306)  (736 306)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 306)  (737 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 306)  (738 306)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 306)  (739 306)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 306)  (740 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 306)  (742 306)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 306)  (744 306)  LC_1 Logic Functioning bit
 (38 2)  (746 306)  (746 306)  LC_1 Logic Functioning bit
 (41 2)  (749 306)  (749 306)  LC_1 Logic Functioning bit
 (43 2)  (751 306)  (751 306)  LC_1 Logic Functioning bit
 (45 2)  (753 306)  (753 306)  LC_1 Logic Functioning bit
 (50 2)  (758 306)  (758 306)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (730 307)  (730 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (731 307)  (731 307)  routing T_14_19.sp4_h_l_11 <X> T_14_19.lc_trk_g0_6
 (24 3)  (732 307)  (732 307)  routing T_14_19.sp4_h_l_11 <X> T_14_19.lc_trk_g0_6
 (25 3)  (733 307)  (733 307)  routing T_14_19.sp4_h_l_11 <X> T_14_19.lc_trk_g0_6
 (26 3)  (734 307)  (734 307)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 307)  (735 307)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 307)  (736 307)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 307)  (737 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 307)  (738 307)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 307)  (739 307)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 307)  (744 307)  LC_1 Logic Functioning bit
 (37 3)  (745 307)  (745 307)  LC_1 Logic Functioning bit
 (38 3)  (746 307)  (746 307)  LC_1 Logic Functioning bit
 (41 3)  (749 307)  (749 307)  LC_1 Logic Functioning bit
 (43 3)  (751 307)  (751 307)  LC_1 Logic Functioning bit
 (51 3)  (759 307)  (759 307)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (52 3)  (760 307)  (760 307)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (14 4)  (722 308)  (722 308)  routing T_14_19.wire_logic_cluster/lc_0/out <X> T_14_19.lc_trk_g1_0
 (15 4)  (723 308)  (723 308)  routing T_14_19.sp4_v_b_17 <X> T_14_19.lc_trk_g1_1
 (16 4)  (724 308)  (724 308)  routing T_14_19.sp4_v_b_17 <X> T_14_19.lc_trk_g1_1
 (17 4)  (725 308)  (725 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (26 4)  (734 308)  (734 308)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (736 308)  (736 308)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 308)  (737 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 308)  (739 308)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 308)  (740 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 308)  (741 308)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 308)  (742 308)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (17 5)  (725 309)  (725 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 5)  (735 309)  (735 309)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 309)  (736 309)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 309)  (737 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 309)  (738 309)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 309)  (740 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (742 309)  (742 309)  routing T_14_19.lc_trk_g1_1 <X> T_14_19.input_2_2
 (38 5)  (746 309)  (746 309)  LC_2 Logic Functioning bit
 (15 6)  (723 310)  (723 310)  routing T_14_19.sp4_v_b_21 <X> T_14_19.lc_trk_g1_5
 (16 6)  (724 310)  (724 310)  routing T_14_19.sp4_v_b_21 <X> T_14_19.lc_trk_g1_5
 (17 6)  (725 310)  (725 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (729 310)  (729 310)  routing T_14_19.lft_op_7 <X> T_14_19.lc_trk_g1_7
 (22 6)  (730 310)  (730 310)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (732 310)  (732 310)  routing T_14_19.lft_op_7 <X> T_14_19.lc_trk_g1_7
 (27 6)  (735 310)  (735 310)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 310)  (736 310)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 310)  (737 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 310)  (739 310)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 310)  (740 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 310)  (742 310)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 310)  (744 310)  LC_3 Logic Functioning bit
 (38 6)  (746 310)  (746 310)  LC_3 Logic Functioning bit
 (41 6)  (749 310)  (749 310)  LC_3 Logic Functioning bit
 (43 6)  (751 310)  (751 310)  LC_3 Logic Functioning bit
 (45 6)  (753 310)  (753 310)  LC_3 Logic Functioning bit
 (50 6)  (758 310)  (758 310)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (760 310)  (760 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (22 7)  (730 311)  (730 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (731 311)  (731 311)  routing T_14_19.sp4_v_b_22 <X> T_14_19.lc_trk_g1_6
 (24 7)  (732 311)  (732 311)  routing T_14_19.sp4_v_b_22 <X> T_14_19.lc_trk_g1_6
 (27 7)  (735 311)  (735 311)  routing T_14_19.lc_trk_g1_0 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 311)  (737 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 311)  (738 311)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 311)  (739 311)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 311)  (744 311)  LC_3 Logic Functioning bit
 (38 7)  (746 311)  (746 311)  LC_3 Logic Functioning bit
 (39 7)  (747 311)  (747 311)  LC_3 Logic Functioning bit
 (40 7)  (748 311)  (748 311)  LC_3 Logic Functioning bit
 (41 7)  (749 311)  (749 311)  LC_3 Logic Functioning bit
 (42 7)  (750 311)  (750 311)  LC_3 Logic Functioning bit
 (43 7)  (751 311)  (751 311)  LC_3 Logic Functioning bit
 (51 7)  (759 311)  (759 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (722 312)  (722 312)  routing T_14_19.bnl_op_0 <X> T_14_19.lc_trk_g2_0
 (17 8)  (725 312)  (725 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 312)  (726 312)  routing T_14_19.wire_logic_cluster/lc_1/out <X> T_14_19.lc_trk_g2_1
 (21 8)  (729 312)  (729 312)  routing T_14_19.bnl_op_3 <X> T_14_19.lc_trk_g2_3
 (22 8)  (730 312)  (730 312)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (733 312)  (733 312)  routing T_14_19.wire_logic_cluster/lc_2/out <X> T_14_19.lc_trk_g2_2
 (29 8)  (737 312)  (737 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 312)  (739 312)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 312)  (740 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 312)  (742 312)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 312)  (743 312)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.input_2_4
 (14 9)  (722 313)  (722 313)  routing T_14_19.bnl_op_0 <X> T_14_19.lc_trk_g2_0
 (17 9)  (725 313)  (725 313)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (21 9)  (729 313)  (729 313)  routing T_14_19.bnl_op_3 <X> T_14_19.lc_trk_g2_3
 (22 9)  (730 313)  (730 313)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (735 313)  (735 313)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 313)  (736 313)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 313)  (737 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 313)  (738 313)  routing T_14_19.lc_trk_g0_3 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 313)  (739 313)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 313)  (740 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (742 313)  (742 313)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.input_2_4
 (39 9)  (747 313)  (747 313)  LC_4 Logic Functioning bit
 (25 10)  (733 314)  (733 314)  routing T_14_19.wire_logic_cluster/lc_6/out <X> T_14_19.lc_trk_g2_6
 (26 10)  (734 314)  (734 314)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (736 314)  (736 314)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 314)  (737 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 314)  (740 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 314)  (741 314)  routing T_14_19.lc_trk_g2_0 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (50 10)  (758 314)  (758 314)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (730 315)  (730 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (734 315)  (734 315)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 315)  (737 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 315)  (738 315)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (43 11)  (751 315)  (751 315)  LC_5 Logic Functioning bit
 (48 11)  (756 315)  (756 315)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 12)  (725 316)  (725 316)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (726 316)  (726 316)  routing T_14_19.bnl_op_1 <X> T_14_19.lc_trk_g3_1
 (21 12)  (729 316)  (729 316)  routing T_14_19.sp4_v_t_22 <X> T_14_19.lc_trk_g3_3
 (22 12)  (730 316)  (730 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (731 316)  (731 316)  routing T_14_19.sp4_v_t_22 <X> T_14_19.lc_trk_g3_3
 (25 12)  (733 316)  (733 316)  routing T_14_19.wire_logic_cluster/lc_2/out <X> T_14_19.lc_trk_g3_2
 (26 12)  (734 316)  (734 316)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (32 12)  (740 316)  (740 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 316)  (741 316)  routing T_14_19.lc_trk_g2_1 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (39 12)  (747 316)  (747 316)  LC_6 Logic Functioning bit
 (50 12)  (758 316)  (758 316)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (726 317)  (726 317)  routing T_14_19.bnl_op_1 <X> T_14_19.lc_trk_g3_1
 (21 13)  (729 317)  (729 317)  routing T_14_19.sp4_v_t_22 <X> T_14_19.lc_trk_g3_3
 (22 13)  (730 317)  (730 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (734 317)  (734 317)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 317)  (737 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (38 13)  (746 317)  (746 317)  LC_6 Logic Functioning bit
 (14 14)  (722 318)  (722 318)  routing T_14_19.bnl_op_4 <X> T_14_19.lc_trk_g3_4
 (17 14)  (725 318)  (725 318)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (726 318)  (726 318)  routing T_14_19.bnl_op_5 <X> T_14_19.lc_trk_g3_5
 (25 14)  (733 318)  (733 318)  routing T_14_19.sp4_v_b_38 <X> T_14_19.lc_trk_g3_6
 (14 15)  (722 319)  (722 319)  routing T_14_19.bnl_op_4 <X> T_14_19.lc_trk_g3_4
 (17 15)  (725 319)  (725 319)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (726 319)  (726 319)  routing T_14_19.bnl_op_5 <X> T_14_19.lc_trk_g3_5
 (22 15)  (730 319)  (730 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (731 319)  (731 319)  routing T_14_19.sp4_v_b_38 <X> T_14_19.lc_trk_g3_6
 (25 15)  (733 319)  (733 319)  routing T_14_19.sp4_v_b_38 <X> T_14_19.lc_trk_g3_6


LogicTile_15_19

 (15 0)  (777 304)  (777 304)  routing T_15_19.bot_op_1 <X> T_15_19.lc_trk_g0_1
 (17 0)  (779 304)  (779 304)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (0 2)  (762 306)  (762 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (1 2)  (763 306)  (763 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (790 306)  (790 306)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 306)  (791 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 306)  (794 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 306)  (795 306)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 306)  (796 306)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (41 2)  (803 306)  (803 306)  LC_1 Logic Functioning bit
 (43 2)  (805 306)  (805 306)  LC_1 Logic Functioning bit
 (48 2)  (810 306)  (810 306)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (30 3)  (792 307)  (792 307)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 307)  (793 307)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (41 3)  (803 307)  (803 307)  LC_1 Logic Functioning bit
 (43 3)  (805 307)  (805 307)  LC_1 Logic Functioning bit
 (26 4)  (788 308)  (788 308)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (791 308)  (791 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 308)  (794 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 308)  (795 308)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 308)  (796 308)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 308)  (798 308)  LC_2 Logic Functioning bit
 (37 4)  (799 308)  (799 308)  LC_2 Logic Functioning bit
 (38 4)  (800 308)  (800 308)  LC_2 Logic Functioning bit
 (41 4)  (803 308)  (803 308)  LC_2 Logic Functioning bit
 (42 4)  (804 308)  (804 308)  LC_2 Logic Functioning bit
 (43 4)  (805 308)  (805 308)  LC_2 Logic Functioning bit
 (45 4)  (807 308)  (807 308)  LC_2 Logic Functioning bit
 (50 4)  (812 308)  (812 308)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (788 309)  (788 309)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 309)  (790 309)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 309)  (791 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (798 309)  (798 309)  LC_2 Logic Functioning bit
 (38 5)  (800 309)  (800 309)  LC_2 Logic Functioning bit
 (41 5)  (803 309)  (803 309)  LC_2 Logic Functioning bit
 (42 5)  (804 309)  (804 309)  LC_2 Logic Functioning bit
 (43 5)  (805 309)  (805 309)  LC_2 Logic Functioning bit
 (47 5)  (809 309)  (809 309)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (25 8)  (787 312)  (787 312)  routing T_15_19.wire_logic_cluster/lc_2/out <X> T_15_19.lc_trk_g2_2
 (22 9)  (784 313)  (784 313)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (22 11)  (784 315)  (784 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (21 12)  (783 316)  (783 316)  routing T_15_19.sp4_h_r_35 <X> T_15_19.lc_trk_g3_3
 (22 12)  (784 316)  (784 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (785 316)  (785 316)  routing T_15_19.sp4_h_r_35 <X> T_15_19.lc_trk_g3_3
 (24 12)  (786 316)  (786 316)  routing T_15_19.sp4_h_r_35 <X> T_15_19.lc_trk_g3_3
 (17 13)  (779 317)  (779 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0


LogicTile_17_19

 (3 6)  (877 310)  (877 310)  routing T_17_19.sp12_v_b_0 <X> T_17_19.sp12_v_t_23
 (13 15)  (887 319)  (887 319)  routing T_17_19.sp4_v_b_6 <X> T_17_19.sp4_h_l_46


LogicTile_18_19

 (14 8)  (942 312)  (942 312)  routing T_18_19.sp12_v_b_0 <X> T_18_19.lc_trk_g2_0
 (14 9)  (942 313)  (942 313)  routing T_18_19.sp12_v_b_0 <X> T_18_19.lc_trk_g2_0
 (15 9)  (943 313)  (943 313)  routing T_18_19.sp12_v_b_0 <X> T_18_19.lc_trk_g2_0
 (17 9)  (945 313)  (945 313)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (22 9)  (950 313)  (950 313)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (951 313)  (951 313)  routing T_18_19.sp12_v_t_9 <X> T_18_19.lc_trk_g2_2
 (28 14)  (956 318)  (956 318)  routing T_18_19.lc_trk_g2_0 <X> T_18_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 318)  (957 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 318)  (960 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 318)  (961 318)  routing T_18_19.lc_trk_g2_2 <X> T_18_19.wire_logic_cluster/lc_7/in_3
 (37 14)  (965 318)  (965 318)  LC_7 Logic Functioning bit
 (39 14)  (967 318)  (967 318)  LC_7 Logic Functioning bit
 (41 14)  (969 318)  (969 318)  LC_7 Logic Functioning bit
 (43 14)  (971 318)  (971 318)  LC_7 Logic Functioning bit
 (48 14)  (976 318)  (976 318)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (31 15)  (959 319)  (959 319)  routing T_18_19.lc_trk_g2_2 <X> T_18_19.wire_logic_cluster/lc_7/in_3
 (37 15)  (965 319)  (965 319)  LC_7 Logic Functioning bit
 (39 15)  (967 319)  (967 319)  LC_7 Logic Functioning bit
 (41 15)  (969 319)  (969 319)  LC_7 Logic Functioning bit
 (43 15)  (971 319)  (971 319)  LC_7 Logic Functioning bit


LogicTile_19_19

 (9 11)  (991 315)  (991 315)  routing T_19_19.sp4_v_b_7 <X> T_19_19.sp4_v_t_42
 (3 15)  (985 319)  (985 319)  routing T_19_19.sp12_h_l_22 <X> T_19_19.sp12_v_t_22


LogicTile_20_19

 (13 6)  (1049 310)  (1049 310)  routing T_20_19.sp4_v_b_5 <X> T_20_19.sp4_v_t_40
 (3 12)  (1039 316)  (1039 316)  routing T_20_19.sp12_v_b_1 <X> T_20_19.sp12_h_r_1
 (3 13)  (1039 317)  (1039 317)  routing T_20_19.sp12_v_b_1 <X> T_20_19.sp12_h_r_1


LogicTile_21_19

 (16 2)  (1106 306)  (1106 306)  routing T_21_19.sp4_v_b_13 <X> T_21_19.lc_trk_g0_5
 (17 2)  (1107 306)  (1107 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (1108 306)  (1108 306)  routing T_21_19.sp4_v_b_13 <X> T_21_19.lc_trk_g0_5
 (18 3)  (1108 307)  (1108 307)  routing T_21_19.sp4_v_b_13 <X> T_21_19.lc_trk_g0_5
 (22 4)  (1112 308)  (1112 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (25 4)  (1115 308)  (1115 308)  routing T_21_19.sp12_h_r_2 <X> T_21_19.lc_trk_g1_2
 (22 5)  (1112 309)  (1112 309)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (1114 309)  (1114 309)  routing T_21_19.sp12_h_r_2 <X> T_21_19.lc_trk_g1_2
 (25 5)  (1115 309)  (1115 309)  routing T_21_19.sp12_h_r_2 <X> T_21_19.lc_trk_g1_2
 (17 6)  (1107 310)  (1107 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (27 14)  (1117 318)  (1117 318)  routing T_21_19.lc_trk_g1_5 <X> T_21_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 318)  (1119 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 318)  (1120 318)  routing T_21_19.lc_trk_g1_5 <X> T_21_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 318)  (1122 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 318)  (1124 318)  routing T_21_19.lc_trk_g1_3 <X> T_21_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (1125 318)  (1125 318)  routing T_21_19.lc_trk_g0_5 <X> T_21_19.input_2_7
 (36 14)  (1126 318)  (1126 318)  LC_7 Logic Functioning bit
 (39 14)  (1129 318)  (1129 318)  LC_7 Logic Functioning bit
 (42 14)  (1132 318)  (1132 318)  LC_7 Logic Functioning bit
 (43 14)  (1133 318)  (1133 318)  LC_7 Logic Functioning bit
 (52 14)  (1142 318)  (1142 318)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (26 15)  (1116 319)  (1116 319)  routing T_21_19.lc_trk_g1_2 <X> T_21_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (1117 319)  (1117 319)  routing T_21_19.lc_trk_g1_2 <X> T_21_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 319)  (1119 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (1121 319)  (1121 319)  routing T_21_19.lc_trk_g1_3 <X> T_21_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (1122 319)  (1122 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (1126 319)  (1126 319)  LC_7 Logic Functioning bit
 (39 15)  (1129 319)  (1129 319)  LC_7 Logic Functioning bit
 (40 15)  (1130 319)  (1130 319)  LC_7 Logic Functioning bit
 (41 15)  (1131 319)  (1131 319)  LC_7 Logic Functioning bit


LogicTile_22_19

 (8 12)  (1152 316)  (1152 316)  routing T_22_19.sp4_v_b_4 <X> T_22_19.sp4_h_r_10
 (9 12)  (1153 316)  (1153 316)  routing T_22_19.sp4_v_b_4 <X> T_22_19.sp4_h_r_10
 (10 12)  (1154 316)  (1154 316)  routing T_22_19.sp4_v_b_4 <X> T_22_19.sp4_h_r_10


LogicTile_23_19

 (3 6)  (1201 310)  (1201 310)  routing T_23_19.sp12_v_b_0 <X> T_23_19.sp12_v_t_23


LogicTile_24_19

 (11 0)  (1263 304)  (1263 304)  routing T_24_19.sp4_v_t_46 <X> T_24_19.sp4_v_b_2
 (12 1)  (1264 305)  (1264 305)  routing T_24_19.sp4_v_t_46 <X> T_24_19.sp4_v_b_2
 (0 2)  (1252 306)  (1252 306)  routing T_24_19.glb_netwk_6 <X> T_24_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 306)  (1253 306)  routing T_24_19.glb_netwk_6 <X> T_24_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 306)  (1254 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1266 306)  (1266 306)  routing T_24_19.sp12_h_l_3 <X> T_24_19.lc_trk_g0_4
 (14 3)  (1266 307)  (1266 307)  routing T_24_19.sp12_h_l_3 <X> T_24_19.lc_trk_g0_4
 (15 3)  (1267 307)  (1267 307)  routing T_24_19.sp12_h_l_3 <X> T_24_19.lc_trk_g0_4
 (17 3)  (1269 307)  (1269 307)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (0 4)  (1252 308)  (1252 308)  routing T_24_19.lc_trk_g2_2 <X> T_24_19.wire_logic_cluster/lc_7/cen
 (1 4)  (1253 308)  (1253 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (1253 309)  (1253 309)  routing T_24_19.lc_trk_g2_2 <X> T_24_19.wire_logic_cluster/lc_7/cen
 (25 8)  (1277 312)  (1277 312)  routing T_24_19.sp4_h_r_34 <X> T_24_19.lc_trk_g2_2
 (22 9)  (1274 313)  (1274 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1275 313)  (1275 313)  routing T_24_19.sp4_h_r_34 <X> T_24_19.lc_trk_g2_2
 (24 9)  (1276 313)  (1276 313)  routing T_24_19.sp4_h_r_34 <X> T_24_19.lc_trk_g2_2
 (0 14)  (1252 318)  (1252 318)  routing T_24_19.glb_netwk_4 <X> T_24_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 318)  (1253 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (31 14)  (1283 318)  (1283 318)  routing T_24_19.lc_trk_g0_4 <X> T_24_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 318)  (1284 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 318)  (1288 318)  LC_7 Logic Functioning bit
 (37 14)  (1289 318)  (1289 318)  LC_7 Logic Functioning bit
 (38 14)  (1290 318)  (1290 318)  LC_7 Logic Functioning bit
 (39 14)  (1291 318)  (1291 318)  LC_7 Logic Functioning bit
 (45 14)  (1297 318)  (1297 318)  LC_7 Logic Functioning bit
 (51 14)  (1303 318)  (1303 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (36 15)  (1288 319)  (1288 319)  LC_7 Logic Functioning bit
 (37 15)  (1289 319)  (1289 319)  LC_7 Logic Functioning bit
 (38 15)  (1290 319)  (1290 319)  LC_7 Logic Functioning bit
 (39 15)  (1291 319)  (1291 319)  LC_7 Logic Functioning bit
 (48 15)  (1300 319)  (1300 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


RAM_Tile_25_19

 (7 1)  (1313 305)  (1313 305)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 306)  (1306 306)  routing T_25_19.glb_netwk_6 <X> T_25_19.wire_bram/ram/RCLK
 (1 2)  (1307 306)  (1307 306)  routing T_25_19.glb_netwk_6 <X> T_25_19.wire_bram/ram/RCLK
 (2 2)  (1308 306)  (1308 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (4 2)  (1310 306)  (1310 306)  routing T_25_19.sp4_h_r_0 <X> T_25_19.sp4_v_t_37
 (5 3)  (1311 307)  (1311 307)  routing T_25_19.sp4_h_r_0 <X> T_25_19.sp4_v_t_37
 (14 3)  (1320 307)  (1320 307)  routing T_25_19.sp4_r_v_b_28 <X> T_25_19.lc_trk_g0_4
 (17 3)  (1323 307)  (1323 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (4 8)  (1310 312)  (1310 312)  routing T_25_19.sp4_v_t_47 <X> T_25_19.sp4_v_b_6
 (6 8)  (1312 312)  (1312 312)  routing T_25_19.sp4_v_t_47 <X> T_25_19.sp4_v_b_6
 (27 8)  (1333 312)  (1333 312)  routing T_25_19.lc_trk_g3_0 <X> T_25_19.wire_bram/ram/WDATA_11
 (28 8)  (1334 312)  (1334 312)  routing T_25_19.lc_trk_g3_0 <X> T_25_19.wire_bram/ram/WDATA_11
 (29 8)  (1335 312)  (1335 312)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_11
 (39 9)  (1345 313)  (1345 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (19 10)  (1325 314)  (1325 314)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_t_20 sp4_v_b_23
 (14 13)  (1320 317)  (1320 317)  routing T_25_19.sp4_r_v_b_40 <X> T_25_19.lc_trk_g3_0
 (17 13)  (1323 317)  (1323 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (1 14)  (1307 318)  (1307 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (1307 319)  (1307 319)  routing T_25_19.lc_trk_g0_4 <X> T_25_19.wire_bram/ram/RE


LogicTile_29_19

 (5 2)  (1515 306)  (1515 306)  routing T_29_19.sp4_h_r_9 <X> T_29_19.sp4_h_l_37
 (4 3)  (1514 307)  (1514 307)  routing T_29_19.sp4_h_r_9 <X> T_29_19.sp4_h_l_37


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 312)  (1742 312)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (0 11)  (1726 315)  (1726 315)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_44
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (4 4)  (13 292)  (13 292)  routing T_0_18.span12_horz_4 <X> T_0_18.lc_trk_g0_4
 (13 4)  (4 292)  (4 292)  routing T_0_18.lc_trk_g0_4 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 292)  (1 292)  IOB_0 IO Functioning bit
 (4 5)  (13 293)  (13 293)  routing T_0_18.span12_horz_4 <X> T_0_18.lc_trk_g0_4
 (5 5)  (12 293)  (12 293)  routing T_0_18.span12_horz_4 <X> T_0_18.lc_trk_g0_4
 (7 5)  (10 293)  (10 293)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_4 lc_trk_g0_4
 (13 5)  (4 293)  (4 293)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0



LogicTile_1_18

 (3 8)  (21 296)  (21 296)  routing T_1_18.sp12_h_r_1 <X> T_1_18.sp12_v_b_1
 (3 9)  (21 297)  (21 297)  routing T_1_18.sp12_h_r_1 <X> T_1_18.sp12_v_b_1


LogicTile_3_18

 (3 8)  (129 296)  (129 296)  routing T_3_18.sp12_v_t_22 <X> T_3_18.sp12_v_b_1
 (3 12)  (129 300)  (129 300)  routing T_3_18.sp12_v_t_22 <X> T_3_18.sp12_h_r_1


LogicTile_10_18

 (3 2)  (495 290)  (495 290)  routing T_10_18.sp12_h_r_0 <X> T_10_18.sp12_h_l_23
 (3 3)  (495 291)  (495 291)  routing T_10_18.sp12_h_r_0 <X> T_10_18.sp12_h_l_23
 (14 3)  (506 291)  (506 291)  routing T_10_18.sp4_r_v_b_28 <X> T_10_18.lc_trk_g0_4
 (17 3)  (509 291)  (509 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (14 4)  (506 292)  (506 292)  routing T_10_18.sp4_v_b_8 <X> T_10_18.lc_trk_g1_0
 (14 5)  (506 293)  (506 293)  routing T_10_18.sp4_v_b_8 <X> T_10_18.lc_trk_g1_0
 (16 5)  (508 293)  (508 293)  routing T_10_18.sp4_v_b_8 <X> T_10_18.lc_trk_g1_0
 (17 5)  (509 293)  (509 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (26 8)  (518 296)  (518 296)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 296)  (519 296)  routing T_10_18.lc_trk_g1_0 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 296)  (521 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 296)  (523 296)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 296)  (524 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 296)  (525 296)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 296)  (527 296)  routing T_10_18.lc_trk_g0_4 <X> T_10_18.input_2_4
 (36 8)  (528 296)  (528 296)  LC_4 Logic Functioning bit
 (38 8)  (530 296)  (530 296)  LC_4 Logic Functioning bit
 (47 8)  (539 296)  (539 296)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (518 297)  (518 297)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 297)  (519 297)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 297)  (520 297)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 297)  (521 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 297)  (523 297)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 297)  (524 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (529 297)  (529 297)  LC_4 Logic Functioning bit
 (38 9)  (530 297)  (530 297)  LC_4 Logic Functioning bit
 (22 10)  (514 298)  (514 298)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (516 298)  (516 298)  routing T_10_18.tnr_op_7 <X> T_10_18.lc_trk_g2_7
 (22 14)  (514 302)  (514 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (513 303)  (513 303)  routing T_10_18.sp4_r_v_b_47 <X> T_10_18.lc_trk_g3_7


LogicTile_11_18

 (11 0)  (557 288)  (557 288)  routing T_11_18.sp4_v_t_46 <X> T_11_18.sp4_v_b_2
 (12 1)  (558 289)  (558 289)  routing T_11_18.sp4_v_t_46 <X> T_11_18.sp4_v_b_2


LogicTile_13_18

 (27 0)  (681 288)  (681 288)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 288)  (682 288)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 288)  (683 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 288)  (686 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 288)  (690 288)  LC_0 Logic Functioning bit
 (37 0)  (691 288)  (691 288)  LC_0 Logic Functioning bit
 (38 0)  (692 288)  (692 288)  LC_0 Logic Functioning bit
 (39 0)  (693 288)  (693 288)  LC_0 Logic Functioning bit
 (44 0)  (698 288)  (698 288)  LC_0 Logic Functioning bit
 (45 0)  (699 288)  (699 288)  LC_0 Logic Functioning bit
 (40 1)  (694 289)  (694 289)  LC_0 Logic Functioning bit
 (41 1)  (695 289)  (695 289)  LC_0 Logic Functioning bit
 (42 1)  (696 289)  (696 289)  LC_0 Logic Functioning bit
 (43 1)  (697 289)  (697 289)  LC_0 Logic Functioning bit
 (49 1)  (703 289)  (703 289)  Carry_In_Mux bit 

 (0 2)  (654 290)  (654 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (1 2)  (655 290)  (655 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 290)  (668 290)  routing T_13_18.wire_logic_cluster/lc_4/out <X> T_13_18.lc_trk_g0_4
 (26 2)  (680 290)  (680 290)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 290)  (681 290)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 290)  (682 290)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (691 290)  (691 290)  LC_1 Logic Functioning bit
 (39 2)  (693 290)  (693 290)  LC_1 Logic Functioning bit
 (41 2)  (695 290)  (695 290)  LC_1 Logic Functioning bit
 (45 2)  (699 290)  (699 290)  LC_1 Logic Functioning bit
 (17 3)  (671 291)  (671 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (28 3)  (682 291)  (682 291)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 291)  (683 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (686 291)  (686 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (687 291)  (687 291)  routing T_13_18.lc_trk_g2_1 <X> T_13_18.input_2_1
 (39 3)  (693 291)  (693 291)  LC_1 Logic Functioning bit
 (41 3)  (695 291)  (695 291)  LC_1 Logic Functioning bit
 (43 3)  (697 291)  (697 291)  LC_1 Logic Functioning bit
 (15 4)  (669 292)  (669 292)  routing T_13_18.bot_op_1 <X> T_13_18.lc_trk_g1_1
 (17 4)  (671 292)  (671 292)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (676 292)  (676 292)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (678 292)  (678 292)  routing T_13_18.bot_op_3 <X> T_13_18.lc_trk_g1_3
 (22 5)  (676 293)  (676 293)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (678 293)  (678 293)  routing T_13_18.bot_op_2 <X> T_13_18.lc_trk_g1_2
 (26 6)  (680 294)  (680 294)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 294)  (681 294)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 294)  (682 294)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 294)  (683 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 294)  (688 294)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (691 294)  (691 294)  LC_3 Logic Functioning bit
 (39 6)  (693 294)  (693 294)  LC_3 Logic Functioning bit
 (41 6)  (695 294)  (695 294)  LC_3 Logic Functioning bit
 (45 6)  (699 294)  (699 294)  LC_3 Logic Functioning bit
 (28 7)  (682 295)  (682 295)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 295)  (683 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 295)  (684 295)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 295)  (685 295)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 295)  (686 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (687 295)  (687 295)  routing T_13_18.lc_trk_g2_1 <X> T_13_18.input_2_3
 (39 7)  (693 295)  (693 295)  LC_3 Logic Functioning bit
 (41 7)  (695 295)  (695 295)  LC_3 Logic Functioning bit
 (43 7)  (697 295)  (697 295)  LC_3 Logic Functioning bit
 (51 7)  (705 295)  (705 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (707 295)  (707 295)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (669 296)  (669 296)  routing T_13_18.tnr_op_1 <X> T_13_18.lc_trk_g2_1
 (17 8)  (671 296)  (671 296)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (26 8)  (680 296)  (680 296)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 296)  (682 296)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 296)  (683 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 296)  (684 296)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 296)  (688 296)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 296)  (689 296)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.input_2_4
 (39 8)  (693 296)  (693 296)  LC_4 Logic Functioning bit
 (42 8)  (696 296)  (696 296)  LC_4 Logic Functioning bit
 (45 8)  (699 296)  (699 296)  LC_4 Logic Functioning bit
 (51 8)  (705 296)  (705 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (680 297)  (680 297)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 297)  (681 297)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 297)  (682 297)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 297)  (683 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 297)  (685 297)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 297)  (686 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (38 9)  (692 297)  (692 297)  LC_4 Logic Functioning bit
 (39 9)  (693 297)  (693 297)  LC_4 Logic Functioning bit
 (42 9)  (696 297)  (696 297)  LC_4 Logic Functioning bit
 (43 9)  (697 297)  (697 297)  LC_4 Logic Functioning bit
 (53 9)  (707 297)  (707 297)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (3 10)  (657 298)  (657 298)  routing T_13_18.sp12_v_t_22 <X> T_13_18.sp12_h_l_22
 (15 10)  (669 298)  (669 298)  routing T_13_18.tnr_op_5 <X> T_13_18.lc_trk_g2_5
 (17 10)  (671 298)  (671 298)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (26 10)  (680 298)  (680 298)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 298)  (681 298)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 298)  (682 298)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 298)  (683 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 298)  (684 298)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 298)  (688 298)  routing T_13_18.lc_trk_g1_1 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (37 10)  (691 298)  (691 298)  LC_5 Logic Functioning bit
 (39 10)  (693 298)  (693 298)  LC_5 Logic Functioning bit
 (41 10)  (695 298)  (695 298)  LC_5 Logic Functioning bit
 (45 10)  (699 298)  (699 298)  LC_5 Logic Functioning bit
 (28 11)  (682 299)  (682 299)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 299)  (683 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 299)  (686 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (687 299)  (687 299)  routing T_13_18.lc_trk_g2_1 <X> T_13_18.input_2_5
 (39 11)  (693 299)  (693 299)  LC_5 Logic Functioning bit
 (41 11)  (695 299)  (695 299)  LC_5 Logic Functioning bit
 (43 11)  (697 299)  (697 299)  LC_5 Logic Functioning bit
 (53 11)  (707 299)  (707 299)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (668 300)  (668 300)  routing T_13_18.wire_logic_cluster/lc_0/out <X> T_13_18.lc_trk_g3_0
 (17 12)  (671 300)  (671 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 300)  (672 300)  routing T_13_18.wire_logic_cluster/lc_1/out <X> T_13_18.lc_trk_g3_1
 (21 12)  (675 300)  (675 300)  routing T_13_18.wire_logic_cluster/lc_3/out <X> T_13_18.lc_trk_g3_3
 (22 12)  (676 300)  (676 300)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (17 13)  (671 301)  (671 301)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (654 302)  (654 302)  routing T_13_18.glb_netwk_4 <X> T_13_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 302)  (655 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (671 302)  (671 302)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (672 302)  (672 302)  routing T_13_18.wire_logic_cluster/lc_5/out <X> T_13_18.lc_trk_g3_5
 (22 14)  (676 302)  (676 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (675 303)  (675 303)  routing T_13_18.sp4_r_v_b_47 <X> T_13_18.lc_trk_g3_7


LogicTile_14_18

 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 4)  (723 292)  (723 292)  routing T_14_18.top_op_1 <X> T_14_18.lc_trk_g1_1
 (17 4)  (725 292)  (725 292)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (18 5)  (726 293)  (726 293)  routing T_14_18.top_op_1 <X> T_14_18.lc_trk_g1_1
 (15 6)  (723 294)  (723 294)  routing T_14_18.top_op_5 <X> T_14_18.lc_trk_g1_5
 (17 6)  (725 294)  (725 294)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (27 6)  (735 294)  (735 294)  routing T_14_18.lc_trk_g1_1 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 294)  (737 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 294)  (739 294)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 294)  (740 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 294)  (742 294)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 294)  (744 294)  LC_3 Logic Functioning bit
 (38 6)  (746 294)  (746 294)  LC_3 Logic Functioning bit
 (18 7)  (726 295)  (726 295)  routing T_14_18.top_op_5 <X> T_14_18.lc_trk_g1_5
 (36 7)  (744 295)  (744 295)  LC_3 Logic Functioning bit
 (38 7)  (746 295)  (746 295)  LC_3 Logic Functioning bit
 (27 8)  (735 296)  (735 296)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 296)  (736 296)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 296)  (737 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 296)  (738 296)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 296)  (739 296)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 296)  (741 296)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 296)  (744 296)  LC_4 Logic Functioning bit
 (37 8)  (745 296)  (745 296)  LC_4 Logic Functioning bit
 (38 8)  (746 296)  (746 296)  LC_4 Logic Functioning bit
 (41 8)  (749 296)  (749 296)  LC_4 Logic Functioning bit
 (42 8)  (750 296)  (750 296)  LC_4 Logic Functioning bit
 (43 8)  (751 296)  (751 296)  LC_4 Logic Functioning bit
 (45 8)  (753 296)  (753 296)  LC_4 Logic Functioning bit
 (50 8)  (758 296)  (758 296)  Cascade bit: LH_LC04_inmux02_5

 (27 9)  (735 297)  (735 297)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 297)  (736 297)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 297)  (737 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (744 297)  (744 297)  LC_4 Logic Functioning bit
 (37 9)  (745 297)  (745 297)  LC_4 Logic Functioning bit
 (39 9)  (747 297)  (747 297)  LC_4 Logic Functioning bit
 (40 9)  (748 297)  (748 297)  LC_4 Logic Functioning bit
 (41 9)  (749 297)  (749 297)  LC_4 Logic Functioning bit
 (42 9)  (750 297)  (750 297)  LC_4 Logic Functioning bit
 (43 9)  (751 297)  (751 297)  LC_4 Logic Functioning bit
 (51 9)  (759 297)  (759 297)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (15 10)  (723 298)  (723 298)  routing T_14_18.tnl_op_5 <X> T_14_18.lc_trk_g2_5
 (17 10)  (725 298)  (725 298)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (18 11)  (726 299)  (726 299)  routing T_14_18.tnl_op_5 <X> T_14_18.lc_trk_g2_5
 (16 12)  (724 300)  (724 300)  routing T_14_18.sp4_v_t_12 <X> T_14_18.lc_trk_g3_1
 (17 12)  (725 300)  (725 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (726 300)  (726 300)  routing T_14_18.sp4_v_t_12 <X> T_14_18.lc_trk_g3_1
 (14 14)  (722 302)  (722 302)  routing T_14_18.wire_logic_cluster/lc_4/out <X> T_14_18.lc_trk_g3_4
 (17 15)  (725 303)  (725 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_15_18

 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (788 290)  (788 290)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 290)  (789 290)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 290)  (790 290)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 290)  (791 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 290)  (792 290)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 290)  (794 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 290)  (796 290)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 290)  (797 290)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.input_2_1
 (26 3)  (788 291)  (788 291)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 291)  (789 291)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 291)  (791 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 291)  (792 291)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 291)  (793 291)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 291)  (794 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (795 291)  (795 291)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.input_2_1
 (34 3)  (796 291)  (796 291)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.input_2_1
 (37 3)  (799 291)  (799 291)  LC_1 Logic Functioning bit
 (5 4)  (767 292)  (767 292)  routing T_15_18.sp4_v_b_9 <X> T_15_18.sp4_h_r_3
 (21 4)  (783 292)  (783 292)  routing T_15_18.bnr_op_3 <X> T_15_18.lc_trk_g1_3
 (22 4)  (784 292)  (784 292)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (4 5)  (766 293)  (766 293)  routing T_15_18.sp4_v_b_9 <X> T_15_18.sp4_h_r_3
 (6 5)  (768 293)  (768 293)  routing T_15_18.sp4_v_b_9 <X> T_15_18.sp4_h_r_3
 (15 5)  (777 293)  (777 293)  routing T_15_18.bot_op_0 <X> T_15_18.lc_trk_g1_0
 (17 5)  (779 293)  (779 293)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 5)  (783 293)  (783 293)  routing T_15_18.bnr_op_3 <X> T_15_18.lc_trk_g1_3
 (26 6)  (788 294)  (788 294)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 294)  (789 294)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 294)  (790 294)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 294)  (791 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 294)  (792 294)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 294)  (794 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 294)  (796 294)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 294)  (797 294)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.input_2_3
 (37 6)  (799 294)  (799 294)  LC_3 Logic Functioning bit
 (42 6)  (804 294)  (804 294)  LC_3 Logic Functioning bit
 (15 7)  (777 295)  (777 295)  routing T_15_18.bot_op_4 <X> T_15_18.lc_trk_g1_4
 (17 7)  (779 295)  (779 295)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (784 295)  (784 295)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (786 295)  (786 295)  routing T_15_18.bot_op_6 <X> T_15_18.lc_trk_g1_6
 (26 7)  (788 295)  (788 295)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 295)  (789 295)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 295)  (791 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 295)  (792 295)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 295)  (793 295)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 295)  (794 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (795 295)  (795 295)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.input_2_3
 (34 7)  (796 295)  (796 295)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.input_2_3
 (42 7)  (804 295)  (804 295)  LC_3 Logic Functioning bit
 (26 8)  (788 296)  (788 296)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 296)  (789 296)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 296)  (791 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 296)  (792 296)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 296)  (794 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 296)  (796 296)  routing T_15_18.lc_trk_g1_0 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 296)  (798 296)  LC_4 Logic Functioning bit
 (37 8)  (799 296)  (799 296)  LC_4 Logic Functioning bit
 (42 8)  (804 296)  (804 296)  LC_4 Logic Functioning bit
 (43 8)  (805 296)  (805 296)  LC_4 Logic Functioning bit
 (45 8)  (807 296)  (807 296)  LC_4 Logic Functioning bit
 (50 8)  (812 296)  (812 296)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (788 297)  (788 297)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 297)  (789 297)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 297)  (790 297)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 297)  (791 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (798 297)  (798 297)  LC_4 Logic Functioning bit
 (37 9)  (799 297)  (799 297)  LC_4 Logic Functioning bit
 (38 9)  (800 297)  (800 297)  LC_4 Logic Functioning bit
 (42 9)  (804 297)  (804 297)  LC_4 Logic Functioning bit
 (43 9)  (805 297)  (805 297)  LC_4 Logic Functioning bit
 (3 13)  (765 301)  (765 301)  routing T_15_18.sp12_h_l_22 <X> T_15_18.sp12_h_r_1
 (14 14)  (776 302)  (776 302)  routing T_15_18.wire_logic_cluster/lc_4/out <X> T_15_18.lc_trk_g3_4
 (22 14)  (784 302)  (784 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (17 15)  (779 303)  (779 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (783 303)  (783 303)  routing T_15_18.sp4_r_v_b_47 <X> T_15_18.lc_trk_g3_7


LogicTile_16_18

 (6 0)  (822 288)  (822 288)  routing T_16_18.sp4_h_r_7 <X> T_16_18.sp4_v_b_0
 (0 2)  (816 290)  (816 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (1 2)  (817 290)  (817 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 2)  (848 290)  (848 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 290)  (849 290)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 290)  (850 290)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (40 2)  (856 290)  (856 290)  LC_1 Logic Functioning bit
 (41 2)  (857 290)  (857 290)  LC_1 Logic Functioning bit
 (42 2)  (858 290)  (858 290)  LC_1 Logic Functioning bit
 (43 2)  (859 290)  (859 290)  LC_1 Logic Functioning bit
 (45 2)  (861 290)  (861 290)  LC_1 Logic Functioning bit
 (40 3)  (856 291)  (856 291)  LC_1 Logic Functioning bit
 (41 3)  (857 291)  (857 291)  LC_1 Logic Functioning bit
 (42 3)  (858 291)  (858 291)  LC_1 Logic Functioning bit
 (43 3)  (859 291)  (859 291)  LC_1 Logic Functioning bit
 (32 4)  (848 292)  (848 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 292)  (849 292)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 292)  (850 292)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 292)  (852 292)  LC_2 Logic Functioning bit
 (39 4)  (855 292)  (855 292)  LC_2 Logic Functioning bit
 (41 4)  (857 292)  (857 292)  LC_2 Logic Functioning bit
 (42 4)  (858 292)  (858 292)  LC_2 Logic Functioning bit
 (45 4)  (861 292)  (861 292)  LC_2 Logic Functioning bit
 (53 4)  (869 292)  (869 292)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (27 5)  (843 293)  (843 293)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 293)  (844 293)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 293)  (845 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 293)  (847 293)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (37 5)  (853 293)  (853 293)  LC_2 Logic Functioning bit
 (38 5)  (854 293)  (854 293)  LC_2 Logic Functioning bit
 (40 5)  (856 293)  (856 293)  LC_2 Logic Functioning bit
 (43 5)  (859 293)  (859 293)  LC_2 Logic Functioning bit
 (17 12)  (833 300)  (833 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 300)  (834 300)  routing T_16_18.wire_logic_cluster/lc_1/out <X> T_16_18.lc_trk_g3_1
 (25 12)  (841 300)  (841 300)  routing T_16_18.wire_logic_cluster/lc_2/out <X> T_16_18.lc_trk_g3_2
 (22 13)  (838 301)  (838 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (816 302)  (816 302)  routing T_16_18.glb_netwk_4 <X> T_16_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 302)  (817 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_18

 (27 0)  (901 288)  (901 288)  routing T_17_18.lc_trk_g3_0 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 288)  (902 288)  routing T_17_18.lc_trk_g3_0 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 288)  (903 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 288)  (906 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (910 288)  (910 288)  LC_0 Logic Functioning bit
 (37 0)  (911 288)  (911 288)  LC_0 Logic Functioning bit
 (38 0)  (912 288)  (912 288)  LC_0 Logic Functioning bit
 (39 0)  (913 288)  (913 288)  LC_0 Logic Functioning bit
 (44 0)  (918 288)  (918 288)  LC_0 Logic Functioning bit
 (45 0)  (919 288)  (919 288)  LC_0 Logic Functioning bit
 (40 1)  (914 289)  (914 289)  LC_0 Logic Functioning bit
 (41 1)  (915 289)  (915 289)  LC_0 Logic Functioning bit
 (42 1)  (916 289)  (916 289)  LC_0 Logic Functioning bit
 (43 1)  (917 289)  (917 289)  LC_0 Logic Functioning bit
 (49 1)  (923 289)  (923 289)  Carry_In_Mux bit 

 (0 2)  (874 290)  (874 290)  routing T_17_18.glb_netwk_6 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (1 2)  (875 290)  (875 290)  routing T_17_18.glb_netwk_6 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (2 2)  (876 290)  (876 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (890 290)  (890 290)  routing T_17_18.sp4_v_b_13 <X> T_17_18.lc_trk_g0_5
 (17 2)  (891 290)  (891 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (892 290)  (892 290)  routing T_17_18.sp4_v_b_13 <X> T_17_18.lc_trk_g0_5
 (26 2)  (900 290)  (900 290)  routing T_17_18.lc_trk_g0_5 <X> T_17_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 290)  (901 290)  routing T_17_18.lc_trk_g3_1 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 290)  (902 290)  routing T_17_18.lc_trk_g3_1 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 290)  (903 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 290)  (906 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (911 290)  (911 290)  LC_1 Logic Functioning bit
 (39 2)  (913 290)  (913 290)  LC_1 Logic Functioning bit
 (44 2)  (918 290)  (918 290)  LC_1 Logic Functioning bit
 (45 2)  (919 290)  (919 290)  LC_1 Logic Functioning bit
 (46 2)  (920 290)  (920 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (18 3)  (892 291)  (892 291)  routing T_17_18.sp4_v_b_13 <X> T_17_18.lc_trk_g0_5
 (29 3)  (903 291)  (903 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (41 3)  (915 291)  (915 291)  LC_1 Logic Functioning bit
 (43 3)  (917 291)  (917 291)  LC_1 Logic Functioning bit
 (29 4)  (903 292)  (903 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 292)  (904 292)  routing T_17_18.lc_trk_g0_5 <X> T_17_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 292)  (906 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (911 292)  (911 292)  LC_2 Logic Functioning bit
 (39 4)  (913 292)  (913 292)  LC_2 Logic Functioning bit
 (45 4)  (919 292)  (919 292)  LC_2 Logic Functioning bit
 (26 5)  (900 293)  (900 293)  routing T_17_18.lc_trk_g2_2 <X> T_17_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 293)  (902 293)  routing T_17_18.lc_trk_g2_2 <X> T_17_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 293)  (903 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (40 5)  (914 293)  (914 293)  LC_2 Logic Functioning bit
 (42 5)  (916 293)  (916 293)  LC_2 Logic Functioning bit
 (19 6)  (893 294)  (893 294)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (25 8)  (899 296)  (899 296)  routing T_17_18.wire_logic_cluster/lc_2/out <X> T_17_18.lc_trk_g2_2
 (22 9)  (896 297)  (896 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (14 12)  (888 300)  (888 300)  routing T_17_18.wire_logic_cluster/lc_0/out <X> T_17_18.lc_trk_g3_0
 (17 12)  (891 300)  (891 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 300)  (892 300)  routing T_17_18.wire_logic_cluster/lc_1/out <X> T_17_18.lc_trk_g3_1
 (17 13)  (891 301)  (891 301)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (874 302)  (874 302)  routing T_17_18.glb_netwk_4 <X> T_17_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 302)  (875 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_18

 (0 2)  (928 290)  (928 290)  routing T_18_18.glb_netwk_6 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (1 2)  (929 290)  (929 290)  routing T_18_18.glb_netwk_6 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (2 2)  (930 290)  (930 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 6)  (942 294)  (942 294)  routing T_18_18.wire_logic_cluster/lc_4/out <X> T_18_18.lc_trk_g1_4
 (17 7)  (945 295)  (945 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (31 8)  (959 296)  (959 296)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 296)  (960 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 296)  (961 296)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 296)  (962 296)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 296)  (964 296)  LC_4 Logic Functioning bit
 (37 8)  (965 296)  (965 296)  LC_4 Logic Functioning bit
 (38 8)  (966 296)  (966 296)  LC_4 Logic Functioning bit
 (39 8)  (967 296)  (967 296)  LC_4 Logic Functioning bit
 (45 8)  (973 296)  (973 296)  LC_4 Logic Functioning bit
 (31 9)  (959 297)  (959 297)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 297)  (964 297)  LC_4 Logic Functioning bit
 (37 9)  (965 297)  (965 297)  LC_4 Logic Functioning bit
 (38 9)  (966 297)  (966 297)  LC_4 Logic Functioning bit
 (39 9)  (967 297)  (967 297)  LC_4 Logic Functioning bit
 (31 12)  (959 300)  (959 300)  routing T_18_18.lc_trk_g1_4 <X> T_18_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 300)  (960 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 300)  (962 300)  routing T_18_18.lc_trk_g1_4 <X> T_18_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 300)  (964 300)  LC_6 Logic Functioning bit
 (37 12)  (965 300)  (965 300)  LC_6 Logic Functioning bit
 (38 12)  (966 300)  (966 300)  LC_6 Logic Functioning bit
 (39 12)  (967 300)  (967 300)  LC_6 Logic Functioning bit
 (45 12)  (973 300)  (973 300)  LC_6 Logic Functioning bit
 (36 13)  (964 301)  (964 301)  LC_6 Logic Functioning bit
 (37 13)  (965 301)  (965 301)  LC_6 Logic Functioning bit
 (38 13)  (966 301)  (966 301)  LC_6 Logic Functioning bit
 (39 13)  (967 301)  (967 301)  LC_6 Logic Functioning bit
 (25 14)  (953 302)  (953 302)  routing T_18_18.sp4_h_r_38 <X> T_18_18.lc_trk_g3_6
 (22 15)  (950 303)  (950 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (951 303)  (951 303)  routing T_18_18.sp4_h_r_38 <X> T_18_18.lc_trk_g3_6
 (24 15)  (952 303)  (952 303)  routing T_18_18.sp4_h_r_38 <X> T_18_18.lc_trk_g3_6


LogicTile_19_18

 (15 0)  (997 288)  (997 288)  routing T_19_18.sp4_h_r_1 <X> T_19_18.lc_trk_g0_1
 (16 0)  (998 288)  (998 288)  routing T_19_18.sp4_h_r_1 <X> T_19_18.lc_trk_g0_1
 (17 0)  (999 288)  (999 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (18 1)  (1000 289)  (1000 289)  routing T_19_18.sp4_h_r_1 <X> T_19_18.lc_trk_g0_1
 (0 2)  (982 290)  (982 290)  routing T_19_18.glb_netwk_6 <X> T_19_18.wire_logic_cluster/lc_7/clk
 (1 2)  (983 290)  (983 290)  routing T_19_18.glb_netwk_6 <X> T_19_18.wire_logic_cluster/lc_7/clk
 (2 2)  (984 290)  (984 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (1007 290)  (1007 290)  routing T_19_18.lft_op_6 <X> T_19_18.lc_trk_g0_6
 (31 2)  (1013 290)  (1013 290)  routing T_19_18.lc_trk_g0_6 <X> T_19_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 290)  (1014 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 290)  (1018 290)  LC_1 Logic Functioning bit
 (37 2)  (1019 290)  (1019 290)  LC_1 Logic Functioning bit
 (38 2)  (1020 290)  (1020 290)  LC_1 Logic Functioning bit
 (39 2)  (1021 290)  (1021 290)  LC_1 Logic Functioning bit
 (45 2)  (1027 290)  (1027 290)  LC_1 Logic Functioning bit
 (22 3)  (1004 291)  (1004 291)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1006 291)  (1006 291)  routing T_19_18.lft_op_6 <X> T_19_18.lc_trk_g0_6
 (31 3)  (1013 291)  (1013 291)  routing T_19_18.lc_trk_g0_6 <X> T_19_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (1018 291)  (1018 291)  LC_1 Logic Functioning bit
 (37 3)  (1019 291)  (1019 291)  LC_1 Logic Functioning bit
 (38 3)  (1020 291)  (1020 291)  LC_1 Logic Functioning bit
 (39 3)  (1021 291)  (1021 291)  LC_1 Logic Functioning bit
 (14 6)  (996 294)  (996 294)  routing T_19_18.sp4_v_b_4 <X> T_19_18.lc_trk_g1_4
 (26 6)  (1008 294)  (1008 294)  routing T_19_18.lc_trk_g3_4 <X> T_19_18.wire_logic_cluster/lc_3/in_0
 (31 6)  (1013 294)  (1013 294)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 294)  (1014 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 294)  (1015 294)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 294)  (1016 294)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_3/in_3
 (40 6)  (1022 294)  (1022 294)  LC_3 Logic Functioning bit
 (42 6)  (1024 294)  (1024 294)  LC_3 Logic Functioning bit
 (16 7)  (998 295)  (998 295)  routing T_19_18.sp4_v_b_4 <X> T_19_18.lc_trk_g1_4
 (17 7)  (999 295)  (999 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (27 7)  (1009 295)  (1009 295)  routing T_19_18.lc_trk_g3_4 <X> T_19_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 295)  (1010 295)  routing T_19_18.lc_trk_g3_4 <X> T_19_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 295)  (1011 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 295)  (1013 295)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_3/in_3
 (41 7)  (1023 295)  (1023 295)  LC_3 Logic Functioning bit
 (43 7)  (1025 295)  (1025 295)  LC_3 Logic Functioning bit
 (29 8)  (1011 296)  (1011 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 296)  (1013 296)  routing T_19_18.lc_trk_g1_4 <X> T_19_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 296)  (1014 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 296)  (1016 296)  routing T_19_18.lc_trk_g1_4 <X> T_19_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 296)  (1018 296)  LC_4 Logic Functioning bit
 (45 8)  (1027 296)  (1027 296)  LC_4 Logic Functioning bit
 (50 8)  (1032 296)  (1032 296)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (1034 296)  (1034 296)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (53 8)  (1035 296)  (1035 296)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (36 9)  (1018 297)  (1018 297)  LC_4 Logic Functioning bit
 (46 9)  (1028 297)  (1028 297)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (51 9)  (1033 297)  (1033 297)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (8 12)  (990 300)  (990 300)  routing T_19_18.sp4_v_b_4 <X> T_19_18.sp4_h_r_10
 (9 12)  (991 300)  (991 300)  routing T_19_18.sp4_v_b_4 <X> T_19_18.sp4_h_r_10
 (10 12)  (992 300)  (992 300)  routing T_19_18.sp4_v_b_4 <X> T_19_18.sp4_h_r_10
 (3 14)  (985 302)  (985 302)  routing T_19_18.sp12_v_b_1 <X> T_19_18.sp12_v_t_22
 (14 14)  (996 302)  (996 302)  routing T_19_18.sp4_v_t_17 <X> T_19_18.lc_trk_g3_4
 (22 14)  (1004 302)  (1004 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (16 15)  (998 303)  (998 303)  routing T_19_18.sp4_v_t_17 <X> T_19_18.lc_trk_g3_4
 (17 15)  (999 303)  (999 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (21 15)  (1003 303)  (1003 303)  routing T_19_18.sp4_r_v_b_47 <X> T_19_18.lc_trk_g3_7


LogicTile_20_18

 (0 2)  (1036 290)  (1036 290)  routing T_20_18.glb_netwk_6 <X> T_20_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 290)  (1037 290)  routing T_20_18.glb_netwk_6 <X> T_20_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 290)  (1038 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (1051 290)  (1051 290)  routing T_20_18.sp4_v_b_21 <X> T_20_18.lc_trk_g0_5
 (16 2)  (1052 290)  (1052 290)  routing T_20_18.sp4_v_b_21 <X> T_20_18.lc_trk_g0_5
 (17 2)  (1053 290)  (1053 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 2)  (1058 290)  (1058 290)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1060 290)  (1060 290)  routing T_20_18.bot_op_7 <X> T_20_18.lc_trk_g0_7
 (27 2)  (1063 290)  (1063 290)  routing T_20_18.lc_trk_g1_1 <X> T_20_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 290)  (1065 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 290)  (1068 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 290)  (1070 290)  routing T_20_18.lc_trk_g1_3 <X> T_20_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (1071 290)  (1071 290)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.input_2_1
 (36 2)  (1072 290)  (1072 290)  LC_1 Logic Functioning bit
 (26 3)  (1062 291)  (1062 291)  routing T_20_18.lc_trk_g3_2 <X> T_20_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 291)  (1063 291)  routing T_20_18.lc_trk_g3_2 <X> T_20_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 291)  (1064 291)  routing T_20_18.lc_trk_g3_2 <X> T_20_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 291)  (1065 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 291)  (1067 291)  routing T_20_18.lc_trk_g1_3 <X> T_20_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (1068 291)  (1068 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (1069 291)  (1069 291)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.input_2_1
 (35 3)  (1071 291)  (1071 291)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.input_2_1
 (15 4)  (1051 292)  (1051 292)  routing T_20_18.lft_op_1 <X> T_20_18.lc_trk_g1_1
 (17 4)  (1053 292)  (1053 292)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1054 292)  (1054 292)  routing T_20_18.lft_op_1 <X> T_20_18.lc_trk_g1_1
 (21 4)  (1057 292)  (1057 292)  routing T_20_18.lft_op_3 <X> T_20_18.lc_trk_g1_3
 (22 4)  (1058 292)  (1058 292)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1060 292)  (1060 292)  routing T_20_18.lft_op_3 <X> T_20_18.lc_trk_g1_3
 (27 4)  (1063 292)  (1063 292)  routing T_20_18.lc_trk_g3_4 <X> T_20_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 292)  (1064 292)  routing T_20_18.lc_trk_g3_4 <X> T_20_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 292)  (1065 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 292)  (1066 292)  routing T_20_18.lc_trk_g3_4 <X> T_20_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 292)  (1067 292)  routing T_20_18.lc_trk_g0_7 <X> T_20_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 292)  (1068 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (37 4)  (1073 292)  (1073 292)  LC_2 Logic Functioning bit
 (50 4)  (1086 292)  (1086 292)  Cascade bit: LH_LC02_inmux02_5

 (28 5)  (1064 293)  (1064 293)  routing T_20_18.lc_trk_g2_0 <X> T_20_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 293)  (1065 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 293)  (1067 293)  routing T_20_18.lc_trk_g0_7 <X> T_20_18.wire_logic_cluster/lc_2/in_3
 (25 6)  (1061 294)  (1061 294)  routing T_20_18.wire_logic_cluster/lc_6/out <X> T_20_18.lc_trk_g1_6
 (26 6)  (1062 294)  (1062 294)  routing T_20_18.lc_trk_g0_5 <X> T_20_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (1063 294)  (1063 294)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 294)  (1064 294)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 294)  (1065 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 294)  (1067 294)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 294)  (1068 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 294)  (1069 294)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 294)  (1070 294)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 294)  (1072 294)  LC_3 Logic Functioning bit
 (37 6)  (1073 294)  (1073 294)  LC_3 Logic Functioning bit
 (42 6)  (1078 294)  (1078 294)  LC_3 Logic Functioning bit
 (43 6)  (1079 294)  (1079 294)  LC_3 Logic Functioning bit
 (45 6)  (1081 294)  (1081 294)  LC_3 Logic Functioning bit
 (50 6)  (1086 294)  (1086 294)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (1058 295)  (1058 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (29 7)  (1065 295)  (1065 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 295)  (1066 295)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (1067 295)  (1067 295)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (1072 295)  (1072 295)  LC_3 Logic Functioning bit
 (37 7)  (1073 295)  (1073 295)  LC_3 Logic Functioning bit
 (41 7)  (1077 295)  (1077 295)  LC_3 Logic Functioning bit
 (42 7)  (1078 295)  (1078 295)  LC_3 Logic Functioning bit
 (43 7)  (1079 295)  (1079 295)  LC_3 Logic Functioning bit
 (51 7)  (1087 295)  (1087 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 9)  (1051 297)  (1051 297)  routing T_20_18.sp4_v_t_29 <X> T_20_18.lc_trk_g2_0
 (16 9)  (1052 297)  (1052 297)  routing T_20_18.sp4_v_t_29 <X> T_20_18.lc_trk_g2_0
 (17 9)  (1053 297)  (1053 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 10)  (1058 298)  (1058 298)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (1059 298)  (1059 298)  routing T_20_18.sp12_v_t_12 <X> T_20_18.lc_trk_g2_7
 (26 10)  (1062 298)  (1062 298)  routing T_20_18.lc_trk_g0_7 <X> T_20_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (1064 298)  (1064 298)  routing T_20_18.lc_trk_g2_0 <X> T_20_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 298)  (1065 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 298)  (1068 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 298)  (1069 298)  routing T_20_18.lc_trk_g3_1 <X> T_20_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 298)  (1070 298)  routing T_20_18.lc_trk_g3_1 <X> T_20_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (1071 298)  (1071 298)  routing T_20_18.lc_trk_g3_4 <X> T_20_18.input_2_5
 (26 11)  (1062 299)  (1062 299)  routing T_20_18.lc_trk_g0_7 <X> T_20_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 299)  (1065 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (1068 299)  (1068 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (1069 299)  (1069 299)  routing T_20_18.lc_trk_g3_4 <X> T_20_18.input_2_5
 (34 11)  (1070 299)  (1070 299)  routing T_20_18.lc_trk_g3_4 <X> T_20_18.input_2_5
 (37 11)  (1073 299)  (1073 299)  LC_5 Logic Functioning bit
 (17 12)  (1053 300)  (1053 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1054 300)  (1054 300)  routing T_20_18.wire_logic_cluster/lc_1/out <X> T_20_18.lc_trk_g3_1
 (21 12)  (1057 300)  (1057 300)  routing T_20_18.wire_logic_cluster/lc_3/out <X> T_20_18.lc_trk_g3_3
 (22 12)  (1058 300)  (1058 300)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (26 12)  (1062 300)  (1062 300)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (1063 300)  (1063 300)  routing T_20_18.lc_trk_g1_6 <X> T_20_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 300)  (1065 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 300)  (1066 300)  routing T_20_18.lc_trk_g1_6 <X> T_20_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 300)  (1067 300)  routing T_20_18.lc_trk_g0_5 <X> T_20_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 300)  (1068 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 300)  (1072 300)  LC_6 Logic Functioning bit
 (37 12)  (1073 300)  (1073 300)  LC_6 Logic Functioning bit
 (42 12)  (1078 300)  (1078 300)  LC_6 Logic Functioning bit
 (43 12)  (1079 300)  (1079 300)  LC_6 Logic Functioning bit
 (45 12)  (1081 300)  (1081 300)  LC_6 Logic Functioning bit
 (50 12)  (1086 300)  (1086 300)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (1058 301)  (1058 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1059 301)  (1059 301)  routing T_20_18.sp4_v_b_42 <X> T_20_18.lc_trk_g3_2
 (24 13)  (1060 301)  (1060 301)  routing T_20_18.sp4_v_b_42 <X> T_20_18.lc_trk_g3_2
 (26 13)  (1062 301)  (1062 301)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 301)  (1063 301)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 301)  (1064 301)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 301)  (1065 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 301)  (1066 301)  routing T_20_18.lc_trk_g1_6 <X> T_20_18.wire_logic_cluster/lc_6/in_1
 (36 13)  (1072 301)  (1072 301)  LC_6 Logic Functioning bit
 (37 13)  (1073 301)  (1073 301)  LC_6 Logic Functioning bit
 (41 13)  (1077 301)  (1077 301)  LC_6 Logic Functioning bit
 (42 13)  (1078 301)  (1078 301)  LC_6 Logic Functioning bit
 (43 13)  (1079 301)  (1079 301)  LC_6 Logic Functioning bit
 (46 13)  (1082 301)  (1082 301)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (22 14)  (1058 302)  (1058 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1059 302)  (1059 302)  routing T_20_18.sp4_v_b_47 <X> T_20_18.lc_trk_g3_7
 (24 14)  (1060 302)  (1060 302)  routing T_20_18.sp4_v_b_47 <X> T_20_18.lc_trk_g3_7
 (14 15)  (1050 303)  (1050 303)  routing T_20_18.sp4_r_v_b_44 <X> T_20_18.lc_trk_g3_4
 (17 15)  (1053 303)  (1053 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_22_18

 (26 2)  (1170 290)  (1170 290)  routing T_22_18.lc_trk_g3_4 <X> T_22_18.wire_logic_cluster/lc_1/in_0
 (28 2)  (1172 290)  (1172 290)  routing T_22_18.lc_trk_g2_4 <X> T_22_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 290)  (1173 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 290)  (1174 290)  routing T_22_18.lc_trk_g2_4 <X> T_22_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 290)  (1175 290)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 290)  (1176 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 290)  (1177 290)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 290)  (1178 290)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_1/in_3
 (52 2)  (1196 290)  (1196 290)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (27 3)  (1171 291)  (1171 291)  routing T_22_18.lc_trk_g3_4 <X> T_22_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (1172 291)  (1172 291)  routing T_22_18.lc_trk_g3_4 <X> T_22_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 291)  (1173 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (1175 291)  (1175 291)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (1180 291)  (1180 291)  LC_1 Logic Functioning bit
 (38 3)  (1182 291)  (1182 291)  LC_1 Logic Functioning bit
 (27 4)  (1171 292)  (1171 292)  routing T_22_18.lc_trk_g3_0 <X> T_22_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (1172 292)  (1172 292)  routing T_22_18.lc_trk_g3_0 <X> T_22_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 292)  (1173 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 292)  (1175 292)  routing T_22_18.lc_trk_g2_5 <X> T_22_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 292)  (1176 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 292)  (1177 292)  routing T_22_18.lc_trk_g2_5 <X> T_22_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (1179 292)  (1179 292)  routing T_22_18.lc_trk_g2_6 <X> T_22_18.input_2_2
 (46 4)  (1190 292)  (1190 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (19 5)  (1163 293)  (1163 293)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (26 5)  (1170 293)  (1170 293)  routing T_22_18.lc_trk_g3_3 <X> T_22_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (1171 293)  (1171 293)  routing T_22_18.lc_trk_g3_3 <X> T_22_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (1172 293)  (1172 293)  routing T_22_18.lc_trk_g3_3 <X> T_22_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 293)  (1173 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (1176 293)  (1176 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (1177 293)  (1177 293)  routing T_22_18.lc_trk_g2_6 <X> T_22_18.input_2_2
 (35 5)  (1179 293)  (1179 293)  routing T_22_18.lc_trk_g2_6 <X> T_22_18.input_2_2
 (37 5)  (1181 293)  (1181 293)  LC_2 Logic Functioning bit
 (2 6)  (1146 294)  (1146 294)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (8 7)  (1152 295)  (1152 295)  routing T_22_18.sp4_v_b_1 <X> T_22_18.sp4_v_t_41
 (10 7)  (1154 295)  (1154 295)  routing T_22_18.sp4_v_b_1 <X> T_22_18.sp4_v_t_41
 (14 10)  (1158 298)  (1158 298)  routing T_22_18.sp4_h_r_36 <X> T_22_18.lc_trk_g2_4
 (15 10)  (1159 298)  (1159 298)  routing T_22_18.sp4_h_r_45 <X> T_22_18.lc_trk_g2_5
 (16 10)  (1160 298)  (1160 298)  routing T_22_18.sp4_h_r_45 <X> T_22_18.lc_trk_g2_5
 (17 10)  (1161 298)  (1161 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1162 298)  (1162 298)  routing T_22_18.sp4_h_r_45 <X> T_22_18.lc_trk_g2_5
 (15 11)  (1159 299)  (1159 299)  routing T_22_18.sp4_h_r_36 <X> T_22_18.lc_trk_g2_4
 (16 11)  (1160 299)  (1160 299)  routing T_22_18.sp4_h_r_36 <X> T_22_18.lc_trk_g2_4
 (17 11)  (1161 299)  (1161 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (1162 299)  (1162 299)  routing T_22_18.sp4_h_r_45 <X> T_22_18.lc_trk_g2_5
 (22 11)  (1166 299)  (1166 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1167 299)  (1167 299)  routing T_22_18.sp4_h_r_30 <X> T_22_18.lc_trk_g2_6
 (24 11)  (1168 299)  (1168 299)  routing T_22_18.sp4_h_r_30 <X> T_22_18.lc_trk_g2_6
 (25 11)  (1169 299)  (1169 299)  routing T_22_18.sp4_h_r_30 <X> T_22_18.lc_trk_g2_6
 (21 12)  (1165 300)  (1165 300)  routing T_22_18.sp4_h_r_35 <X> T_22_18.lc_trk_g3_3
 (22 12)  (1166 300)  (1166 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1167 300)  (1167 300)  routing T_22_18.sp4_h_r_35 <X> T_22_18.lc_trk_g3_3
 (24 12)  (1168 300)  (1168 300)  routing T_22_18.sp4_h_r_35 <X> T_22_18.lc_trk_g3_3
 (14 13)  (1158 301)  (1158 301)  routing T_22_18.sp4_h_r_24 <X> T_22_18.lc_trk_g3_0
 (15 13)  (1159 301)  (1159 301)  routing T_22_18.sp4_h_r_24 <X> T_22_18.lc_trk_g3_0
 (16 13)  (1160 301)  (1160 301)  routing T_22_18.sp4_h_r_24 <X> T_22_18.lc_trk_g3_0
 (17 13)  (1161 301)  (1161 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 14)  (1165 302)  (1165 302)  routing T_22_18.sp4_h_l_34 <X> T_22_18.lc_trk_g3_7
 (22 14)  (1166 302)  (1166 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1167 302)  (1167 302)  routing T_22_18.sp4_h_l_34 <X> T_22_18.lc_trk_g3_7
 (24 14)  (1168 302)  (1168 302)  routing T_22_18.sp4_h_l_34 <X> T_22_18.lc_trk_g3_7
 (14 15)  (1158 303)  (1158 303)  routing T_22_18.sp12_v_b_20 <X> T_22_18.lc_trk_g3_4
 (16 15)  (1160 303)  (1160 303)  routing T_22_18.sp12_v_b_20 <X> T_22_18.lc_trk_g3_4
 (17 15)  (1161 303)  (1161 303)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (21 15)  (1165 303)  (1165 303)  routing T_22_18.sp4_h_l_34 <X> T_22_18.lc_trk_g3_7


LogicTile_23_18

 (11 0)  (1209 288)  (1209 288)  routing T_23_18.sp4_h_l_45 <X> T_23_18.sp4_v_b_2
 (13 0)  (1211 288)  (1211 288)  routing T_23_18.sp4_h_l_45 <X> T_23_18.sp4_v_b_2
 (12 1)  (1210 289)  (1210 289)  routing T_23_18.sp4_h_l_45 <X> T_23_18.sp4_v_b_2


LogicTile_24_18

 (0 2)  (1252 290)  (1252 290)  routing T_24_18.glb_netwk_6 <X> T_24_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 290)  (1253 290)  routing T_24_18.glb_netwk_6 <X> T_24_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 290)  (1254 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (1257 290)  (1257 290)  routing T_24_18.sp4_v_t_43 <X> T_24_18.sp4_h_l_37
 (4 3)  (1256 291)  (1256 291)  routing T_24_18.sp4_v_t_43 <X> T_24_18.sp4_h_l_37
 (6 3)  (1258 291)  (1258 291)  routing T_24_18.sp4_v_t_43 <X> T_24_18.sp4_h_l_37
 (0 4)  (1252 292)  (1252 292)  routing T_24_18.lc_trk_g2_2 <X> T_24_18.wire_logic_cluster/lc_7/cen
 (1 4)  (1253 292)  (1253 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (1253 293)  (1253 293)  routing T_24_18.lc_trk_g2_2 <X> T_24_18.wire_logic_cluster/lc_7/cen
 (25 8)  (1277 296)  (1277 296)  routing T_24_18.sp4_v_t_23 <X> T_24_18.lc_trk_g2_2
 (22 9)  (1274 297)  (1274 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1275 297)  (1275 297)  routing T_24_18.sp4_v_t_23 <X> T_24_18.lc_trk_g2_2
 (25 9)  (1277 297)  (1277 297)  routing T_24_18.sp4_v_t_23 <X> T_24_18.lc_trk_g2_2
 (5 10)  (1257 298)  (1257 298)  routing T_24_18.sp4_v_b_6 <X> T_24_18.sp4_h_l_43
 (22 12)  (1274 300)  (1274 300)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1275 300)  (1275 300)  routing T_24_18.sp12_v_b_11 <X> T_24_18.lc_trk_g3_3
 (0 14)  (1252 302)  (1252 302)  routing T_24_18.glb_netwk_4 <X> T_24_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 302)  (1253 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (1264 302)  (1264 302)  routing T_24_18.sp4_v_t_46 <X> T_24_18.sp4_h_l_46
 (32 14)  (1284 302)  (1284 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 302)  (1285 302)  routing T_24_18.lc_trk_g3_3 <X> T_24_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 302)  (1286 302)  routing T_24_18.lc_trk_g3_3 <X> T_24_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 302)  (1288 302)  LC_7 Logic Functioning bit
 (37 14)  (1289 302)  (1289 302)  LC_7 Logic Functioning bit
 (38 14)  (1290 302)  (1290 302)  LC_7 Logic Functioning bit
 (39 14)  (1291 302)  (1291 302)  LC_7 Logic Functioning bit
 (45 14)  (1297 302)  (1297 302)  LC_7 Logic Functioning bit
 (48 14)  (1300 302)  (1300 302)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (11 15)  (1263 303)  (1263 303)  routing T_24_18.sp4_v_t_46 <X> T_24_18.sp4_h_l_46
 (31 15)  (1283 303)  (1283 303)  routing T_24_18.lc_trk_g3_3 <X> T_24_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (1288 303)  (1288 303)  LC_7 Logic Functioning bit
 (37 15)  (1289 303)  (1289 303)  LC_7 Logic Functioning bit
 (38 15)  (1290 303)  (1290 303)  LC_7 Logic Functioning bit
 (39 15)  (1291 303)  (1291 303)  LC_7 Logic Functioning bit


RAM_Tile_25_18

 (3 0)  (1309 288)  (1309 288)  routing T_25_18.sp12_h_r_0 <X> T_25_18.sp12_v_b_0
 (4 0)  (1310 288)  (1310 288)  routing T_25_18.sp4_h_l_43 <X> T_25_18.sp4_v_b_0
 (6 0)  (1312 288)  (1312 288)  routing T_25_18.sp4_h_l_43 <X> T_25_18.sp4_v_b_0
 (7 0)  (1313 288)  (1313 288)  Ram config bit: MEMT_bram_cbit_1

 (11 0)  (1317 288)  (1317 288)  routing T_25_18.sp4_v_t_43 <X> T_25_18.sp4_v_b_2
 (13 0)  (1319 288)  (1319 288)  routing T_25_18.sp4_v_t_43 <X> T_25_18.sp4_v_b_2
 (3 1)  (1309 289)  (1309 289)  routing T_25_18.sp12_h_r_0 <X> T_25_18.sp12_v_b_0
 (5 1)  (1311 289)  (1311 289)  routing T_25_18.sp4_h_l_43 <X> T_25_18.sp4_v_b_0
 (7 1)  (1313 289)  (1313 289)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 290)  (1306 290)  routing T_25_18.glb_netwk_6 <X> T_25_18.wire_bram/ram/WCLK
 (1 2)  (1307 290)  (1307 290)  routing T_25_18.glb_netwk_6 <X> T_25_18.wire_bram/ram/WCLK
 (2 2)  (1308 290)  (1308 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 290)  (1313 290)  Ram config bit: MEMT_bram_cbit_3

 (11 2)  (1317 290)  (1317 290)  routing T_25_18.sp4_h_l_44 <X> T_25_18.sp4_v_t_39
 (7 3)  (1313 291)  (1313 291)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (1306 292)  (1306 292)  routing T_25_18.lc_trk_g3_3 <X> T_25_18.wire_bram/ram/WCLKE
 (1 4)  (1307 292)  (1307 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (1313 292)  (1313 292)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (0 5)  (1306 293)  (1306 293)  routing T_25_18.lc_trk_g3_3 <X> T_25_18.wire_bram/ram/WCLKE
 (1 5)  (1307 293)  (1307 293)  routing T_25_18.lc_trk_g3_3 <X> T_25_18.wire_bram/ram/WCLKE
 (7 5)  (1313 293)  (1313 293)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (7 6)  (1313 294)  (1313 294)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (16 6)  (1322 294)  (1322 294)  routing T_25_18.sp12_h_l_18 <X> T_25_18.lc_trk_g1_5
 (17 6)  (1323 294)  (1323 294)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (7 7)  (1313 295)  (1313 295)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (18 7)  (1324 295)  (1324 295)  routing T_25_18.sp12_h_l_18 <X> T_25_18.lc_trk_g1_5
 (27 8)  (1333 296)  (1333 296)  routing T_25_18.lc_trk_g3_2 <X> T_25_18.wire_bram/ram/WDATA_3
 (28 8)  (1334 296)  (1334 296)  routing T_25_18.lc_trk_g3_2 <X> T_25_18.wire_bram/ram/WDATA_3
 (29 8)  (1335 296)  (1335 296)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_3
 (37 8)  (1343 296)  (1343 296)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (30 9)  (1336 297)  (1336 297)  routing T_25_18.lc_trk_g3_2 <X> T_25_18.wire_bram/ram/WDATA_3
 (11 12)  (1317 300)  (1317 300)  routing T_25_18.sp4_v_t_45 <X> T_25_18.sp4_v_b_11
 (22 12)  (1328 300)  (1328 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1329 300)  (1329 300)  routing T_25_18.sp4_v_t_30 <X> T_25_18.lc_trk_g3_3
 (24 12)  (1330 300)  (1330 300)  routing T_25_18.sp4_v_t_30 <X> T_25_18.lc_trk_g3_3
 (12 13)  (1318 301)  (1318 301)  routing T_25_18.sp4_v_t_45 <X> T_25_18.sp4_v_b_11
 (22 13)  (1328 301)  (1328 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_31 lc_trk_g3_2
 (23 13)  (1329 301)  (1329 301)  routing T_25_18.sp4_v_t_31 <X> T_25_18.lc_trk_g3_2
 (24 13)  (1330 301)  (1330 301)  routing T_25_18.sp4_v_t_31 <X> T_25_18.lc_trk_g3_2
 (1 14)  (1307 302)  (1307 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 303)  (1306 303)  routing T_25_18.lc_trk_g1_5 <X> T_25_18.wire_bram/ram/WE
 (1 15)  (1307 303)  (1307 303)  routing T_25_18.lc_trk_g1_5 <X> T_25_18.wire_bram/ram/WE
 (3 15)  (1309 303)  (1309 303)  routing T_25_18.sp12_h_l_22 <X> T_25_18.sp12_v_t_22


LogicTile_26_18

 (13 4)  (1361 292)  (1361 292)  routing T_26_18.sp4_v_t_40 <X> T_26_18.sp4_v_b_5


IO_Tile_0_17

 (16 0)  (1 272)  (1 272)  IOB_0 IO Functioning bit
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (12 4)  (5 276)  (5 276)  routing T_0_17.lc_trk_g1_3 <X> T_0_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 276)  (1 276)  IOB_0 IO Functioning bit
 (12 5)  (5 277)  (5 277)  routing T_0_17.lc_trk_g1_3 <X> T_0_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 277)  (4 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (5 10)  (12 282)  (12 282)  routing T_0_17.span12_horz_3 <X> T_0_17.lc_trk_g1_3
 (7 10)  (10 282)  (10 282)  Enable bit of Mux _local_links/g1_mux_3 => span12_horz_3 lc_trk_g1_3
 (8 10)  (9 282)  (9 282)  routing T_0_17.span12_horz_3 <X> T_0_17.lc_trk_g1_3
 (8 11)  (9 283)  (9 283)  routing T_0_17.span12_horz_3 <X> T_0_17.lc_trk_g1_3


LogicTile_7_17

 (22 3)  (364 275)  (364 275)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (365 275)  (365 275)  routing T_7_17.sp12_h_r_14 <X> T_7_17.lc_trk_g0_6
 (14 7)  (356 279)  (356 279)  routing T_7_17.sp4_r_v_b_28 <X> T_7_17.lc_trk_g1_4
 (17 7)  (359 279)  (359 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (26 8)  (368 280)  (368 280)  routing T_7_17.lc_trk_g0_6 <X> T_7_17.wire_logic_cluster/lc_4/in_0
 (31 8)  (373 280)  (373 280)  routing T_7_17.lc_trk_g1_4 <X> T_7_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 280)  (374 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 280)  (376 280)  routing T_7_17.lc_trk_g1_4 <X> T_7_17.wire_logic_cluster/lc_4/in_3
 (37 8)  (379 280)  (379 280)  LC_4 Logic Functioning bit
 (39 8)  (381 280)  (381 280)  LC_4 Logic Functioning bit
 (48 8)  (390 280)  (390 280)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (26 9)  (368 281)  (368 281)  routing T_7_17.lc_trk_g0_6 <X> T_7_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 281)  (371 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (378 281)  (378 281)  LC_4 Logic Functioning bit
 (38 9)  (380 281)  (380 281)  LC_4 Logic Functioning bit


LogicTile_11_17

 (16 10)  (562 282)  (562 282)  routing T_11_17.sp4_v_b_37 <X> T_11_17.lc_trk_g2_5
 (17 10)  (563 282)  (563 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (564 282)  (564 282)  routing T_11_17.sp4_v_b_37 <X> T_11_17.lc_trk_g2_5
 (18 11)  (564 283)  (564 283)  routing T_11_17.sp4_v_b_37 <X> T_11_17.lc_trk_g2_5
 (15 12)  (561 284)  (561 284)  routing T_11_17.sp4_v_t_28 <X> T_11_17.lc_trk_g3_1
 (16 12)  (562 284)  (562 284)  routing T_11_17.sp4_v_t_28 <X> T_11_17.lc_trk_g3_1
 (17 12)  (563 284)  (563 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 13)  (568 285)  (568 285)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (569 285)  (569 285)  routing T_11_17.sp12_v_t_9 <X> T_11_17.lc_trk_g3_2
 (21 14)  (567 286)  (567 286)  routing T_11_17.sp4_v_t_26 <X> T_11_17.lc_trk_g3_7
 (22 14)  (568 286)  (568 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (569 286)  (569 286)  routing T_11_17.sp4_v_t_26 <X> T_11_17.lc_trk_g3_7
 (26 14)  (572 286)  (572 286)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 286)  (573 286)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 286)  (574 286)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 286)  (575 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 286)  (576 286)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 286)  (578 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 286)  (579 286)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 286)  (580 286)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (37 14)  (583 286)  (583 286)  LC_7 Logic Functioning bit
 (39 14)  (585 286)  (585 286)  LC_7 Logic Functioning bit
 (40 14)  (586 286)  (586 286)  LC_7 Logic Functioning bit
 (41 14)  (587 286)  (587 286)  LC_7 Logic Functioning bit
 (48 14)  (594 286)  (594 286)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (8 15)  (554 287)  (554 287)  routing T_11_17.sp4_v_b_7 <X> T_11_17.sp4_v_t_47
 (10 15)  (556 287)  (556 287)  routing T_11_17.sp4_v_b_7 <X> T_11_17.sp4_v_t_47
 (21 15)  (567 287)  (567 287)  routing T_11_17.sp4_v_t_26 <X> T_11_17.lc_trk_g3_7
 (28 15)  (574 287)  (574 287)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 287)  (575 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 287)  (576 287)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (578 287)  (578 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (579 287)  (579 287)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.input_2_7
 (34 15)  (580 287)  (580 287)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.input_2_7
 (35 15)  (581 287)  (581 287)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.input_2_7
 (39 15)  (585 287)  (585 287)  LC_7 Logic Functioning bit
 (40 15)  (586 287)  (586 287)  LC_7 Logic Functioning bit
 (41 15)  (587 287)  (587 287)  LC_7 Logic Functioning bit
 (43 15)  (589 287)  (589 287)  LC_7 Logic Functioning bit


LogicTile_13_17

 (29 0)  (683 272)  (683 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 272)  (684 272)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (35 0)  (689 272)  (689 272)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.input_2_0
 (44 0)  (698 272)  (698 272)  LC_0 Logic Functioning bit
 (30 1)  (684 273)  (684 273)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 273)  (686 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (687 273)  (687 273)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.input_2_0
 (34 1)  (688 273)  (688 273)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.input_2_0
 (35 1)  (689 273)  (689 273)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.input_2_0
 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (675 274)  (675 274)  routing T_13_17.sp4_h_l_2 <X> T_13_17.lc_trk_g0_7
 (22 2)  (676 274)  (676 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (677 274)  (677 274)  routing T_13_17.sp4_h_l_2 <X> T_13_17.lc_trk_g0_7
 (24 2)  (678 274)  (678 274)  routing T_13_17.sp4_h_l_2 <X> T_13_17.lc_trk_g0_7
 (27 2)  (681 274)  (681 274)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 274)  (683 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 274)  (684 274)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 274)  (690 274)  LC_1 Logic Functioning bit
 (37 2)  (691 274)  (691 274)  LC_1 Logic Functioning bit
 (38 2)  (692 274)  (692 274)  LC_1 Logic Functioning bit
 (39 2)  (693 274)  (693 274)  LC_1 Logic Functioning bit
 (44 2)  (698 274)  (698 274)  LC_1 Logic Functioning bit
 (36 3)  (690 275)  (690 275)  LC_1 Logic Functioning bit
 (37 3)  (691 275)  (691 275)  LC_1 Logic Functioning bit
 (38 3)  (692 275)  (692 275)  LC_1 Logic Functioning bit
 (39 3)  (693 275)  (693 275)  LC_1 Logic Functioning bit
 (22 4)  (676 276)  (676 276)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (678 276)  (678 276)  routing T_13_17.top_op_3 <X> T_13_17.lc_trk_g1_3
 (27 4)  (681 276)  (681 276)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 276)  (683 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 276)  (684 276)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 276)  (690 276)  LC_2 Logic Functioning bit
 (37 4)  (691 276)  (691 276)  LC_2 Logic Functioning bit
 (38 4)  (692 276)  (692 276)  LC_2 Logic Functioning bit
 (39 4)  (693 276)  (693 276)  LC_2 Logic Functioning bit
 (44 4)  (698 276)  (698 276)  LC_2 Logic Functioning bit
 (21 5)  (675 277)  (675 277)  routing T_13_17.top_op_3 <X> T_13_17.lc_trk_g1_3
 (36 5)  (690 277)  (690 277)  LC_2 Logic Functioning bit
 (37 5)  (691 277)  (691 277)  LC_2 Logic Functioning bit
 (38 5)  (692 277)  (692 277)  LC_2 Logic Functioning bit
 (39 5)  (693 277)  (693 277)  LC_2 Logic Functioning bit
 (15 6)  (669 278)  (669 278)  routing T_13_17.top_op_5 <X> T_13_17.lc_trk_g1_5
 (17 6)  (671 278)  (671 278)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (675 278)  (675 278)  routing T_13_17.wire_logic_cluster/lc_7/out <X> T_13_17.lc_trk_g1_7
 (22 6)  (676 278)  (676 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (679 278)  (679 278)  routing T_13_17.wire_logic_cluster/lc_6/out <X> T_13_17.lc_trk_g1_6
 (27 6)  (681 278)  (681 278)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 278)  (683 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 278)  (690 278)  LC_3 Logic Functioning bit
 (37 6)  (691 278)  (691 278)  LC_3 Logic Functioning bit
 (38 6)  (692 278)  (692 278)  LC_3 Logic Functioning bit
 (39 6)  (693 278)  (693 278)  LC_3 Logic Functioning bit
 (44 6)  (698 278)  (698 278)  LC_3 Logic Functioning bit
 (14 7)  (668 279)  (668 279)  routing T_13_17.top_op_4 <X> T_13_17.lc_trk_g1_4
 (15 7)  (669 279)  (669 279)  routing T_13_17.top_op_4 <X> T_13_17.lc_trk_g1_4
 (17 7)  (671 279)  (671 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (672 279)  (672 279)  routing T_13_17.top_op_5 <X> T_13_17.lc_trk_g1_5
 (22 7)  (676 279)  (676 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (684 279)  (684 279)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 279)  (690 279)  LC_3 Logic Functioning bit
 (37 7)  (691 279)  (691 279)  LC_3 Logic Functioning bit
 (38 7)  (692 279)  (692 279)  LC_3 Logic Functioning bit
 (39 7)  (693 279)  (693 279)  LC_3 Logic Functioning bit
 (27 8)  (681 280)  (681 280)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 280)  (682 280)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 280)  (683 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 280)  (684 280)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 280)  (690 280)  LC_4 Logic Functioning bit
 (37 8)  (691 280)  (691 280)  LC_4 Logic Functioning bit
 (38 8)  (692 280)  (692 280)  LC_4 Logic Functioning bit
 (39 8)  (693 280)  (693 280)  LC_4 Logic Functioning bit
 (44 8)  (698 280)  (698 280)  LC_4 Logic Functioning bit
 (45 8)  (699 280)  (699 280)  LC_4 Logic Functioning bit
 (51 8)  (705 280)  (705 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (40 9)  (694 281)  (694 281)  LC_4 Logic Functioning bit
 (41 9)  (695 281)  (695 281)  LC_4 Logic Functioning bit
 (42 9)  (696 281)  (696 281)  LC_4 Logic Functioning bit
 (43 9)  (697 281)  (697 281)  LC_4 Logic Functioning bit
 (53 9)  (707 281)  (707 281)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (27 10)  (681 282)  (681 282)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 282)  (682 282)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 282)  (683 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 282)  (684 282)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (690 282)  (690 282)  LC_5 Logic Functioning bit
 (37 10)  (691 282)  (691 282)  LC_5 Logic Functioning bit
 (38 10)  (692 282)  (692 282)  LC_5 Logic Functioning bit
 (39 10)  (693 282)  (693 282)  LC_5 Logic Functioning bit
 (44 10)  (698 282)  (698 282)  LC_5 Logic Functioning bit
 (45 10)  (699 282)  (699 282)  LC_5 Logic Functioning bit
 (51 10)  (705 282)  (705 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (40 11)  (694 283)  (694 283)  LC_5 Logic Functioning bit
 (41 11)  (695 283)  (695 283)  LC_5 Logic Functioning bit
 (42 11)  (696 283)  (696 283)  LC_5 Logic Functioning bit
 (43 11)  (697 283)  (697 283)  LC_5 Logic Functioning bit
 (53 11)  (707 283)  (707 283)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (27 12)  (681 284)  (681 284)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 284)  (683 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 284)  (684 284)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 284)  (686 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (690 284)  (690 284)  LC_6 Logic Functioning bit
 (37 12)  (691 284)  (691 284)  LC_6 Logic Functioning bit
 (38 12)  (692 284)  (692 284)  LC_6 Logic Functioning bit
 (39 12)  (693 284)  (693 284)  LC_6 Logic Functioning bit
 (44 12)  (698 284)  (698 284)  LC_6 Logic Functioning bit
 (45 12)  (699 284)  (699 284)  LC_6 Logic Functioning bit
 (51 12)  (705 284)  (705 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (30 13)  (684 285)  (684 285)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (40 13)  (694 285)  (694 285)  LC_6 Logic Functioning bit
 (41 13)  (695 285)  (695 285)  LC_6 Logic Functioning bit
 (42 13)  (696 285)  (696 285)  LC_6 Logic Functioning bit
 (43 13)  (697 285)  (697 285)  LC_6 Logic Functioning bit
 (53 13)  (707 285)  (707 285)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (654 286)  (654 286)  routing T_13_17.glb_netwk_4 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 286)  (655 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 286)  (668 286)  routing T_13_17.wire_logic_cluster/lc_4/out <X> T_13_17.lc_trk_g3_4
 (17 14)  (671 286)  (671 286)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (672 286)  (672 286)  routing T_13_17.wire_logic_cluster/lc_5/out <X> T_13_17.lc_trk_g3_5
 (21 14)  (675 286)  (675 286)  routing T_13_17.rgt_op_7 <X> T_13_17.lc_trk_g3_7
 (22 14)  (676 286)  (676 286)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (678 286)  (678 286)  routing T_13_17.rgt_op_7 <X> T_13_17.lc_trk_g3_7
 (27 14)  (681 286)  (681 286)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 286)  (683 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 286)  (684 286)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (690 286)  (690 286)  LC_7 Logic Functioning bit
 (37 14)  (691 286)  (691 286)  LC_7 Logic Functioning bit
 (38 14)  (692 286)  (692 286)  LC_7 Logic Functioning bit
 (39 14)  (693 286)  (693 286)  LC_7 Logic Functioning bit
 (44 14)  (698 286)  (698 286)  LC_7 Logic Functioning bit
 (45 14)  (699 286)  (699 286)  LC_7 Logic Functioning bit
 (51 14)  (705 286)  (705 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (17 15)  (671 287)  (671 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (684 287)  (684 287)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (40 15)  (694 287)  (694 287)  LC_7 Logic Functioning bit
 (41 15)  (695 287)  (695 287)  LC_7 Logic Functioning bit
 (42 15)  (696 287)  (696 287)  LC_7 Logic Functioning bit
 (43 15)  (697 287)  (697 287)  LC_7 Logic Functioning bit
 (53 15)  (707 287)  (707 287)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_14_17

 (22 0)  (730 272)  (730 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 2)  (709 274)  (709 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 274)  (722 274)  routing T_14_17.sp4_h_l_1 <X> T_14_17.lc_trk_g0_4
 (26 2)  (734 274)  (734 274)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (29 2)  (737 274)  (737 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 274)  (738 274)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 274)  (740 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 274)  (741 274)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 274)  (742 274)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 274)  (744 274)  LC_1 Logic Functioning bit
 (38 2)  (746 274)  (746 274)  LC_1 Logic Functioning bit
 (41 2)  (749 274)  (749 274)  LC_1 Logic Functioning bit
 (43 2)  (751 274)  (751 274)  LC_1 Logic Functioning bit
 (47 2)  (755 274)  (755 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (15 3)  (723 275)  (723 275)  routing T_14_17.sp4_h_l_1 <X> T_14_17.lc_trk_g0_4
 (16 3)  (724 275)  (724 275)  routing T_14_17.sp4_h_l_1 <X> T_14_17.lc_trk_g0_4
 (17 3)  (725 275)  (725 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (27 3)  (735 275)  (735 275)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 275)  (737 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 275)  (739 275)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 275)  (744 275)  LC_1 Logic Functioning bit
 (37 3)  (745 275)  (745 275)  LC_1 Logic Functioning bit
 (38 3)  (746 275)  (746 275)  LC_1 Logic Functioning bit
 (39 3)  (747 275)  (747 275)  LC_1 Logic Functioning bit
 (41 3)  (749 275)  (749 275)  LC_1 Logic Functioning bit
 (43 3)  (751 275)  (751 275)  LC_1 Logic Functioning bit
 (21 6)  (729 278)  (729 278)  routing T_14_17.wire_logic_cluster/lc_7/out <X> T_14_17.lc_trk_g1_7
 (22 6)  (730 278)  (730 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (14 7)  (722 279)  (722 279)  routing T_14_17.top_op_4 <X> T_14_17.lc_trk_g1_4
 (15 7)  (723 279)  (723 279)  routing T_14_17.top_op_4 <X> T_14_17.lc_trk_g1_4
 (17 7)  (725 279)  (725 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 9)  (730 281)  (730 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (731 281)  (731 281)  routing T_14_17.sp4_h_l_15 <X> T_14_17.lc_trk_g2_2
 (24 9)  (732 281)  (732 281)  routing T_14_17.sp4_h_l_15 <X> T_14_17.lc_trk_g2_2
 (25 9)  (733 281)  (733 281)  routing T_14_17.sp4_h_l_15 <X> T_14_17.lc_trk_g2_2
 (21 12)  (729 284)  (729 284)  routing T_14_17.sp4_v_t_22 <X> T_14_17.lc_trk_g3_3
 (22 12)  (730 284)  (730 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (731 284)  (731 284)  routing T_14_17.sp4_v_t_22 <X> T_14_17.lc_trk_g3_3
 (25 12)  (733 284)  (733 284)  routing T_14_17.sp4_v_t_23 <X> T_14_17.lc_trk_g3_2
 (21 13)  (729 285)  (729 285)  routing T_14_17.sp4_v_t_22 <X> T_14_17.lc_trk_g3_3
 (22 13)  (730 285)  (730 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (731 285)  (731 285)  routing T_14_17.sp4_v_t_23 <X> T_14_17.lc_trk_g3_2
 (25 13)  (733 285)  (733 285)  routing T_14_17.sp4_v_t_23 <X> T_14_17.lc_trk_g3_2
 (0 14)  (708 286)  (708 286)  routing T_14_17.glb_netwk_4 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 286)  (709 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (27 14)  (735 286)  (735 286)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 286)  (737 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 286)  (738 286)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 286)  (740 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 286)  (741 286)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (37 14)  (745 286)  (745 286)  LC_7 Logic Functioning bit
 (39 14)  (747 286)  (747 286)  LC_7 Logic Functioning bit
 (41 14)  (749 286)  (749 286)  LC_7 Logic Functioning bit
 (45 14)  (753 286)  (753 286)  LC_7 Logic Functioning bit
 (51 14)  (759 286)  (759 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (26 15)  (734 287)  (734 287)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 287)  (735 287)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 287)  (736 287)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 287)  (737 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 287)  (738 287)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 287)  (739 287)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 287)  (740 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (743 287)  (743 287)  routing T_14_17.lc_trk_g0_3 <X> T_14_17.input_2_7
 (39 15)  (747 287)  (747 287)  LC_7 Logic Functioning bit
 (41 15)  (749 287)  (749 287)  LC_7 Logic Functioning bit
 (43 15)  (751 287)  (751 287)  LC_7 Logic Functioning bit


LogicTile_15_17

 (28 0)  (790 272)  (790 272)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 272)  (791 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 272)  (792 272)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 272)  (793 272)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 272)  (794 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 272)  (795 272)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 272)  (796 272)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 272)  (797 272)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.input_2_0
 (26 1)  (788 273)  (788 273)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 273)  (790 273)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 273)  (791 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 273)  (793 273)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 273)  (794 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (795 273)  (795 273)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.input_2_0
 (37 1)  (799 273)  (799 273)  LC_0 Logic Functioning bit
 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (1 2)  (763 274)  (763 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (776 276)  (776 276)  routing T_15_17.wire_logic_cluster/lc_0/out <X> T_15_17.lc_trk_g1_0
 (31 4)  (793 276)  (793 276)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 276)  (794 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 276)  (795 276)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 276)  (798 276)  LC_2 Logic Functioning bit
 (37 4)  (799 276)  (799 276)  LC_2 Logic Functioning bit
 (38 4)  (800 276)  (800 276)  LC_2 Logic Functioning bit
 (39 4)  (801 276)  (801 276)  LC_2 Logic Functioning bit
 (45 4)  (807 276)  (807 276)  LC_2 Logic Functioning bit
 (17 5)  (779 277)  (779 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (784 277)  (784 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (787 277)  (787 277)  routing T_15_17.sp4_r_v_b_26 <X> T_15_17.lc_trk_g1_2
 (31 5)  (793 277)  (793 277)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 277)  (798 277)  LC_2 Logic Functioning bit
 (37 5)  (799 277)  (799 277)  LC_2 Logic Functioning bit
 (38 5)  (800 277)  (800 277)  LC_2 Logic Functioning bit
 (39 5)  (801 277)  (801 277)  LC_2 Logic Functioning bit
 (48 5)  (810 277)  (810 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (27 6)  (789 278)  (789 278)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 278)  (790 278)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 278)  (791 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 278)  (792 278)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 278)  (794 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 278)  (795 278)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 278)  (796 278)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (43 6)  (805 278)  (805 278)  LC_3 Logic Functioning bit
 (14 7)  (776 279)  (776 279)  routing T_15_17.sp4_h_r_4 <X> T_15_17.lc_trk_g1_4
 (15 7)  (777 279)  (777 279)  routing T_15_17.sp4_h_r_4 <X> T_15_17.lc_trk_g1_4
 (16 7)  (778 279)  (778 279)  routing T_15_17.sp4_h_r_4 <X> T_15_17.lc_trk_g1_4
 (17 7)  (779 279)  (779 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (784 279)  (784 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (785 279)  (785 279)  routing T_15_17.sp4_h_r_6 <X> T_15_17.lc_trk_g1_6
 (24 7)  (786 279)  (786 279)  routing T_15_17.sp4_h_r_6 <X> T_15_17.lc_trk_g1_6
 (25 7)  (787 279)  (787 279)  routing T_15_17.sp4_h_r_6 <X> T_15_17.lc_trk_g1_6
 (26 7)  (788 279)  (788 279)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 279)  (789 279)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 279)  (791 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 279)  (792 279)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (794 279)  (794 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (795 279)  (795 279)  routing T_15_17.lc_trk_g2_1 <X> T_15_17.input_2_3
 (17 8)  (779 280)  (779 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (25 8)  (787 280)  (787 280)  routing T_15_17.rgt_op_2 <X> T_15_17.lc_trk_g2_2
 (27 8)  (789 280)  (789 280)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 280)  (790 280)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 280)  (791 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 280)  (792 280)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 280)  (794 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 280)  (796 280)  routing T_15_17.lc_trk_g1_0 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 280)  (798 280)  LC_4 Logic Functioning bit
 (37 8)  (799 280)  (799 280)  LC_4 Logic Functioning bit
 (42 8)  (804 280)  (804 280)  LC_4 Logic Functioning bit
 (43 8)  (805 280)  (805 280)  LC_4 Logic Functioning bit
 (45 8)  (807 280)  (807 280)  LC_4 Logic Functioning bit
 (50 8)  (812 280)  (812 280)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (780 281)  (780 281)  routing T_15_17.sp4_r_v_b_33 <X> T_15_17.lc_trk_g2_1
 (22 9)  (784 281)  (784 281)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (786 281)  (786 281)  routing T_15_17.rgt_op_2 <X> T_15_17.lc_trk_g2_2
 (27 9)  (789 281)  (789 281)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 281)  (790 281)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 281)  (791 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (798 281)  (798 281)  LC_4 Logic Functioning bit
 (37 9)  (799 281)  (799 281)  LC_4 Logic Functioning bit
 (41 9)  (803 281)  (803 281)  LC_4 Logic Functioning bit
 (42 9)  (804 281)  (804 281)  LC_4 Logic Functioning bit
 (43 9)  (805 281)  (805 281)  LC_4 Logic Functioning bit
 (14 10)  (776 282)  (776 282)  routing T_15_17.rgt_op_4 <X> T_15_17.lc_trk_g2_4
 (17 10)  (779 282)  (779 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (783 282)  (783 282)  routing T_15_17.sp4_v_t_26 <X> T_15_17.lc_trk_g2_7
 (22 10)  (784 282)  (784 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (785 282)  (785 282)  routing T_15_17.sp4_v_t_26 <X> T_15_17.lc_trk_g2_7
 (25 10)  (787 282)  (787 282)  routing T_15_17.rgt_op_6 <X> T_15_17.lc_trk_g2_6
 (15 11)  (777 283)  (777 283)  routing T_15_17.rgt_op_4 <X> T_15_17.lc_trk_g2_4
 (17 11)  (779 283)  (779 283)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (21 11)  (783 283)  (783 283)  routing T_15_17.sp4_v_t_26 <X> T_15_17.lc_trk_g2_7
 (22 11)  (784 283)  (784 283)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (786 283)  (786 283)  routing T_15_17.rgt_op_6 <X> T_15_17.lc_trk_g2_6
 (15 12)  (777 284)  (777 284)  routing T_15_17.sp4_h_r_25 <X> T_15_17.lc_trk_g3_1
 (16 12)  (778 284)  (778 284)  routing T_15_17.sp4_h_r_25 <X> T_15_17.lc_trk_g3_1
 (17 12)  (779 284)  (779 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (27 12)  (789 284)  (789 284)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 284)  (791 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 284)  (792 284)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 284)  (793 284)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 284)  (794 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 284)  (796 284)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (40 12)  (802 284)  (802 284)  LC_6 Logic Functioning bit
 (42 12)  (804 284)  (804 284)  LC_6 Logic Functioning bit
 (18 13)  (780 285)  (780 285)  routing T_15_17.sp4_h_r_25 <X> T_15_17.lc_trk_g3_1
 (30 13)  (792 285)  (792 285)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (40 13)  (802 285)  (802 285)  LC_6 Logic Functioning bit
 (42 13)  (804 285)  (804 285)  LC_6 Logic Functioning bit
 (14 14)  (776 286)  (776 286)  routing T_15_17.wire_logic_cluster/lc_4/out <X> T_15_17.lc_trk_g3_4
 (21 14)  (783 286)  (783 286)  routing T_15_17.rgt_op_7 <X> T_15_17.lc_trk_g3_7
 (22 14)  (784 286)  (784 286)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (786 286)  (786 286)  routing T_15_17.rgt_op_7 <X> T_15_17.lc_trk_g3_7
 (25 14)  (787 286)  (787 286)  routing T_15_17.rgt_op_6 <X> T_15_17.lc_trk_g3_6
 (26 14)  (788 286)  (788 286)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (28 14)  (790 286)  (790 286)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 286)  (791 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 286)  (792 286)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 286)  (794 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 286)  (795 286)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 286)  (798 286)  LC_7 Logic Functioning bit
 (50 14)  (812 286)  (812 286)  Cascade bit: LH_LC07_inmux02_5

 (17 15)  (779 287)  (779 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (784 287)  (784 287)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (786 287)  (786 287)  routing T_15_17.rgt_op_6 <X> T_15_17.lc_trk_g3_6
 (28 15)  (790 287)  (790 287)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 287)  (791 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 287)  (792 287)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 287)  (793 287)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_7/in_3


LogicTile_16_17

 (15 0)  (831 272)  (831 272)  routing T_16_17.top_op_1 <X> T_16_17.lc_trk_g0_1
 (17 0)  (833 272)  (833 272)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (18 1)  (834 273)  (834 273)  routing T_16_17.top_op_1 <X> T_16_17.lc_trk_g0_1
 (22 1)  (838 273)  (838 273)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (840 273)  (840 273)  routing T_16_17.top_op_2 <X> T_16_17.lc_trk_g0_2
 (25 1)  (841 273)  (841 273)  routing T_16_17.top_op_2 <X> T_16_17.lc_trk_g0_2
 (27 2)  (843 274)  (843 274)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 274)  (844 274)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 274)  (845 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 274)  (848 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (852 274)  (852 274)  LC_1 Logic Functioning bit
 (13 3)  (829 275)  (829 275)  routing T_16_17.sp4_v_b_9 <X> T_16_17.sp4_h_l_39
 (26 3)  (842 275)  (842 275)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 275)  (843 275)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 275)  (844 275)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 275)  (845 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 275)  (847 275)  routing T_16_17.lc_trk_g0_2 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 275)  (848 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (849 275)  (849 275)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.input_2_1
 (35 3)  (851 275)  (851 275)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.input_2_1
 (29 4)  (845 276)  (845 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 276)  (847 276)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 276)  (848 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 276)  (849 276)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 276)  (850 276)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 276)  (852 276)  LC_2 Logic Functioning bit
 (50 4)  (866 276)  (866 276)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (842 277)  (842 277)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 277)  (844 277)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 277)  (845 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (16 6)  (832 278)  (832 278)  routing T_16_17.sp4_v_b_13 <X> T_16_17.lc_trk_g1_5
 (17 6)  (833 278)  (833 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (834 278)  (834 278)  routing T_16_17.sp4_v_b_13 <X> T_16_17.lc_trk_g1_5
 (26 6)  (842 278)  (842 278)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 278)  (843 278)  routing T_16_17.lc_trk_g1_5 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 278)  (845 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 278)  (846 278)  routing T_16_17.lc_trk_g1_5 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 278)  (848 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 278)  (849 278)  routing T_16_17.lc_trk_g2_0 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (37 6)  (853 278)  (853 278)  LC_3 Logic Functioning bit
 (50 6)  (866 278)  (866 278)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (834 279)  (834 279)  routing T_16_17.sp4_v_b_13 <X> T_16_17.lc_trk_g1_5
 (28 7)  (844 279)  (844 279)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 279)  (845 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (51 7)  (867 279)  (867 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 8)  (833 280)  (833 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (834 280)  (834 280)  routing T_16_17.wire_logic_cluster/lc_1/out <X> T_16_17.lc_trk_g2_1
 (21 8)  (837 280)  (837 280)  routing T_16_17.rgt_op_3 <X> T_16_17.lc_trk_g2_3
 (22 8)  (838 280)  (838 280)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (840 280)  (840 280)  routing T_16_17.rgt_op_3 <X> T_16_17.lc_trk_g2_3
 (28 8)  (844 280)  (844 280)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 280)  (845 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 280)  (846 280)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 280)  (847 280)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 280)  (848 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 280)  (849 280)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 280)  (850 280)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 280)  (852 280)  LC_4 Logic Functioning bit
 (38 8)  (854 280)  (854 280)  LC_4 Logic Functioning bit
 (51 8)  (867 280)  (867 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (831 281)  (831 281)  routing T_16_17.tnr_op_0 <X> T_16_17.lc_trk_g2_0
 (17 9)  (833 281)  (833 281)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (838 281)  (838 281)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (840 281)  (840 281)  routing T_16_17.tnr_op_2 <X> T_16_17.lc_trk_g2_2
 (30 9)  (846 281)  (846 281)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 281)  (847 281)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 281)  (852 281)  LC_4 Logic Functioning bit
 (38 9)  (854 281)  (854 281)  LC_4 Logic Functioning bit
 (14 10)  (830 282)  (830 282)  routing T_16_17.rgt_op_4 <X> T_16_17.lc_trk_g2_4
 (15 10)  (831 282)  (831 282)  routing T_16_17.rgt_op_5 <X> T_16_17.lc_trk_g2_5
 (17 10)  (833 282)  (833 282)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (834 282)  (834 282)  routing T_16_17.rgt_op_5 <X> T_16_17.lc_trk_g2_5
 (21 10)  (837 282)  (837 282)  routing T_16_17.rgt_op_7 <X> T_16_17.lc_trk_g2_7
 (22 10)  (838 282)  (838 282)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (840 282)  (840 282)  routing T_16_17.rgt_op_7 <X> T_16_17.lc_trk_g2_7
 (26 10)  (842 282)  (842 282)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 282)  (843 282)  routing T_16_17.lc_trk_g1_5 <X> T_16_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 282)  (845 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 282)  (846 282)  routing T_16_17.lc_trk_g1_5 <X> T_16_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 282)  (848 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 282)  (849 282)  routing T_16_17.lc_trk_g2_0 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 282)  (852 282)  LC_5 Logic Functioning bit
 (50 10)  (866 282)  (866 282)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (831 283)  (831 283)  routing T_16_17.rgt_op_4 <X> T_16_17.lc_trk_g2_4
 (17 11)  (833 283)  (833 283)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (28 11)  (844 283)  (844 283)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 283)  (845 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (51 11)  (867 283)  (867 283)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (15 12)  (831 284)  (831 284)  routing T_16_17.rgt_op_1 <X> T_16_17.lc_trk_g3_1
 (17 12)  (833 284)  (833 284)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (834 284)  (834 284)  routing T_16_17.rgt_op_1 <X> T_16_17.lc_trk_g3_1
 (25 12)  (841 284)  (841 284)  routing T_16_17.rgt_op_2 <X> T_16_17.lc_trk_g3_2
 (27 12)  (843 284)  (843 284)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 284)  (844 284)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 284)  (845 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 284)  (847 284)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 284)  (848 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 284)  (849 284)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (37 12)  (853 284)  (853 284)  LC_6 Logic Functioning bit
 (39 12)  (855 284)  (855 284)  LC_6 Logic Functioning bit
 (15 13)  (831 285)  (831 285)  routing T_16_17.tnr_op_0 <X> T_16_17.lc_trk_g3_0
 (17 13)  (833 285)  (833 285)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (838 285)  (838 285)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (840 285)  (840 285)  routing T_16_17.rgt_op_2 <X> T_16_17.lc_trk_g3_2
 (37 13)  (853 285)  (853 285)  LC_6 Logic Functioning bit
 (39 13)  (855 285)  (855 285)  LC_6 Logic Functioning bit
 (14 14)  (830 286)  (830 286)  routing T_16_17.rgt_op_4 <X> T_16_17.lc_trk_g3_4
 (25 14)  (841 286)  (841 286)  routing T_16_17.rgt_op_6 <X> T_16_17.lc_trk_g3_6
 (28 14)  (844 286)  (844 286)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 286)  (845 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 286)  (847 286)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 286)  (848 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 286)  (849 286)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (8 15)  (824 287)  (824 287)  routing T_16_17.sp4_h_r_4 <X> T_16_17.sp4_v_t_47
 (9 15)  (825 287)  (825 287)  routing T_16_17.sp4_h_r_4 <X> T_16_17.sp4_v_t_47
 (10 15)  (826 287)  (826 287)  routing T_16_17.sp4_h_r_4 <X> T_16_17.sp4_v_t_47
 (15 15)  (831 287)  (831 287)  routing T_16_17.rgt_op_4 <X> T_16_17.lc_trk_g3_4
 (17 15)  (833 287)  (833 287)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (838 287)  (838 287)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (840 287)  (840 287)  routing T_16_17.rgt_op_6 <X> T_16_17.lc_trk_g3_6
 (29 15)  (845 287)  (845 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 287)  (846 287)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (848 287)  (848 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (849 287)  (849 287)  routing T_16_17.lc_trk_g2_1 <X> T_16_17.input_2_7
 (37 15)  (853 287)  (853 287)  LC_7 Logic Functioning bit


LogicTile_17_17

 (28 0)  (902 272)  (902 272)  routing T_17_17.lc_trk_g2_1 <X> T_17_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 272)  (903 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (44 0)  (918 272)  (918 272)  LC_0 Logic Functioning bit
 (32 1)  (906 273)  (906 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (907 273)  (907 273)  routing T_17_17.lc_trk_g2_0 <X> T_17_17.input_2_0
 (0 2)  (874 274)  (874 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (1 2)  (875 274)  (875 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (10 2)  (884 274)  (884 274)  routing T_17_17.sp4_v_b_8 <X> T_17_17.sp4_h_l_36
 (27 2)  (901 274)  (901 274)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 274)  (902 274)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 274)  (903 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 274)  (906 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (910 274)  (910 274)  LC_1 Logic Functioning bit
 (37 2)  (911 274)  (911 274)  LC_1 Logic Functioning bit
 (38 2)  (912 274)  (912 274)  LC_1 Logic Functioning bit
 (39 2)  (913 274)  (913 274)  LC_1 Logic Functioning bit
 (44 2)  (918 274)  (918 274)  LC_1 Logic Functioning bit
 (45 2)  (919 274)  (919 274)  LC_1 Logic Functioning bit
 (40 3)  (914 275)  (914 275)  LC_1 Logic Functioning bit
 (41 3)  (915 275)  (915 275)  LC_1 Logic Functioning bit
 (42 3)  (916 275)  (916 275)  LC_1 Logic Functioning bit
 (43 3)  (917 275)  (917 275)  LC_1 Logic Functioning bit
 (21 4)  (895 276)  (895 276)  routing T_17_17.wire_logic_cluster/lc_3/out <X> T_17_17.lc_trk_g1_3
 (22 4)  (896 276)  (896 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (899 276)  (899 276)  routing T_17_17.wire_logic_cluster/lc_2/out <X> T_17_17.lc_trk_g1_2
 (27 4)  (901 276)  (901 276)  routing T_17_17.lc_trk_g1_2 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 276)  (903 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 276)  (906 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (910 276)  (910 276)  LC_2 Logic Functioning bit
 (37 4)  (911 276)  (911 276)  LC_2 Logic Functioning bit
 (38 4)  (912 276)  (912 276)  LC_2 Logic Functioning bit
 (39 4)  (913 276)  (913 276)  LC_2 Logic Functioning bit
 (44 4)  (918 276)  (918 276)  LC_2 Logic Functioning bit
 (45 4)  (919 276)  (919 276)  LC_2 Logic Functioning bit
 (22 5)  (896 277)  (896 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (904 277)  (904 277)  routing T_17_17.lc_trk_g1_2 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (40 5)  (914 277)  (914 277)  LC_2 Logic Functioning bit
 (41 5)  (915 277)  (915 277)  LC_2 Logic Functioning bit
 (42 5)  (916 277)  (916 277)  LC_2 Logic Functioning bit
 (43 5)  (917 277)  (917 277)  LC_2 Logic Functioning bit
 (17 6)  (891 278)  (891 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 278)  (892 278)  routing T_17_17.wire_logic_cluster/lc_5/out <X> T_17_17.lc_trk_g1_5
 (25 6)  (899 278)  (899 278)  routing T_17_17.wire_logic_cluster/lc_6/out <X> T_17_17.lc_trk_g1_6
 (27 6)  (901 278)  (901 278)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 278)  (903 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 278)  (906 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (910 278)  (910 278)  LC_3 Logic Functioning bit
 (37 6)  (911 278)  (911 278)  LC_3 Logic Functioning bit
 (38 6)  (912 278)  (912 278)  LC_3 Logic Functioning bit
 (39 6)  (913 278)  (913 278)  LC_3 Logic Functioning bit
 (44 6)  (918 278)  (918 278)  LC_3 Logic Functioning bit
 (45 6)  (919 278)  (919 278)  LC_3 Logic Functioning bit
 (22 7)  (896 279)  (896 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (904 279)  (904 279)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (40 7)  (914 279)  (914 279)  LC_3 Logic Functioning bit
 (41 7)  (915 279)  (915 279)  LC_3 Logic Functioning bit
 (42 7)  (916 279)  (916 279)  LC_3 Logic Functioning bit
 (43 7)  (917 279)  (917 279)  LC_3 Logic Functioning bit
 (12 8)  (886 280)  (886 280)  routing T_17_17.sp4_v_b_8 <X> T_17_17.sp4_h_r_8
 (14 8)  (888 280)  (888 280)  routing T_17_17.sp4_v_t_21 <X> T_17_17.lc_trk_g2_0
 (15 8)  (889 280)  (889 280)  routing T_17_17.tnl_op_1 <X> T_17_17.lc_trk_g2_1
 (17 8)  (891 280)  (891 280)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (25 8)  (899 280)  (899 280)  routing T_17_17.bnl_op_2 <X> T_17_17.lc_trk_g2_2
 (27 8)  (901 280)  (901 280)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 280)  (902 280)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 280)  (903 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 280)  (904 280)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 280)  (906 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (910 280)  (910 280)  LC_4 Logic Functioning bit
 (37 8)  (911 280)  (911 280)  LC_4 Logic Functioning bit
 (38 8)  (912 280)  (912 280)  LC_4 Logic Functioning bit
 (39 8)  (913 280)  (913 280)  LC_4 Logic Functioning bit
 (44 8)  (918 280)  (918 280)  LC_4 Logic Functioning bit
 (45 8)  (919 280)  (919 280)  LC_4 Logic Functioning bit
 (11 9)  (885 281)  (885 281)  routing T_17_17.sp4_v_b_8 <X> T_17_17.sp4_h_r_8
 (14 9)  (888 281)  (888 281)  routing T_17_17.sp4_v_t_21 <X> T_17_17.lc_trk_g2_0
 (16 9)  (890 281)  (890 281)  routing T_17_17.sp4_v_t_21 <X> T_17_17.lc_trk_g2_0
 (17 9)  (891 281)  (891 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (892 281)  (892 281)  routing T_17_17.tnl_op_1 <X> T_17_17.lc_trk_g2_1
 (22 9)  (896 281)  (896 281)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (899 281)  (899 281)  routing T_17_17.bnl_op_2 <X> T_17_17.lc_trk_g2_2
 (40 9)  (914 281)  (914 281)  LC_4 Logic Functioning bit
 (41 9)  (915 281)  (915 281)  LC_4 Logic Functioning bit
 (42 9)  (916 281)  (916 281)  LC_4 Logic Functioning bit
 (43 9)  (917 281)  (917 281)  LC_4 Logic Functioning bit
 (27 10)  (901 282)  (901 282)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 282)  (903 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 282)  (904 282)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 282)  (906 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (910 282)  (910 282)  LC_5 Logic Functioning bit
 (37 10)  (911 282)  (911 282)  LC_5 Logic Functioning bit
 (38 10)  (912 282)  (912 282)  LC_5 Logic Functioning bit
 (39 10)  (913 282)  (913 282)  LC_5 Logic Functioning bit
 (44 10)  (918 282)  (918 282)  LC_5 Logic Functioning bit
 (45 10)  (919 282)  (919 282)  LC_5 Logic Functioning bit
 (40 11)  (914 283)  (914 283)  LC_5 Logic Functioning bit
 (41 11)  (915 283)  (915 283)  LC_5 Logic Functioning bit
 (42 11)  (916 283)  (916 283)  LC_5 Logic Functioning bit
 (43 11)  (917 283)  (917 283)  LC_5 Logic Functioning bit
 (17 12)  (891 284)  (891 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 284)  (892 284)  routing T_17_17.wire_logic_cluster/lc_1/out <X> T_17_17.lc_trk_g3_1
 (27 12)  (901 284)  (901 284)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 284)  (903 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 284)  (904 284)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 284)  (906 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (911 284)  (911 284)  LC_6 Logic Functioning bit
 (39 12)  (913 284)  (913 284)  LC_6 Logic Functioning bit
 (44 12)  (918 284)  (918 284)  LC_6 Logic Functioning bit
 (45 12)  (919 284)  (919 284)  LC_6 Logic Functioning bit
 (46 12)  (920 284)  (920 284)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (26 13)  (900 285)  (900 285)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 285)  (902 285)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 285)  (903 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 285)  (904 285)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (41 13)  (915 285)  (915 285)  LC_6 Logic Functioning bit
 (43 13)  (917 285)  (917 285)  LC_6 Logic Functioning bit
 (0 14)  (874 286)  (874 286)  routing T_17_17.glb_netwk_4 <X> T_17_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 286)  (875 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 286)  (888 286)  routing T_17_17.wire_logic_cluster/lc_4/out <X> T_17_17.lc_trk_g3_4
 (21 14)  (895 286)  (895 286)  routing T_17_17.wire_logic_cluster/lc_7/out <X> T_17_17.lc_trk_g3_7
 (22 14)  (896 286)  (896 286)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (901 286)  (901 286)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 286)  (902 286)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 286)  (903 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 286)  (904 286)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 286)  (906 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (910 286)  (910 286)  LC_7 Logic Functioning bit
 (37 14)  (911 286)  (911 286)  LC_7 Logic Functioning bit
 (38 14)  (912 286)  (912 286)  LC_7 Logic Functioning bit
 (39 14)  (913 286)  (913 286)  LC_7 Logic Functioning bit
 (44 14)  (918 286)  (918 286)  LC_7 Logic Functioning bit
 (45 14)  (919 286)  (919 286)  LC_7 Logic Functioning bit
 (46 14)  (920 286)  (920 286)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (17 15)  (891 287)  (891 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (904 287)  (904 287)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (40 15)  (914 287)  (914 287)  LC_7 Logic Functioning bit
 (41 15)  (915 287)  (915 287)  LC_7 Logic Functioning bit
 (42 15)  (916 287)  (916 287)  LC_7 Logic Functioning bit
 (43 15)  (917 287)  (917 287)  LC_7 Logic Functioning bit


LogicTile_19_17

 (8 0)  (990 272)  (990 272)  routing T_19_17.sp4_v_b_1 <X> T_19_17.sp4_h_r_1
 (9 0)  (991 272)  (991 272)  routing T_19_17.sp4_v_b_1 <X> T_19_17.sp4_h_r_1
 (0 2)  (982 274)  (982 274)  routing T_19_17.glb_netwk_6 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (1 2)  (983 274)  (983 274)  routing T_19_17.glb_netwk_6 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (2 2)  (984 274)  (984 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (1007 274)  (1007 274)  routing T_19_17.sp4_h_l_11 <X> T_19_17.lc_trk_g0_6
 (14 3)  (996 275)  (996 275)  routing T_19_17.top_op_4 <X> T_19_17.lc_trk_g0_4
 (15 3)  (997 275)  (997 275)  routing T_19_17.top_op_4 <X> T_19_17.lc_trk_g0_4
 (17 3)  (999 275)  (999 275)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (1004 275)  (1004 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (1005 275)  (1005 275)  routing T_19_17.sp4_h_l_11 <X> T_19_17.lc_trk_g0_6
 (24 3)  (1006 275)  (1006 275)  routing T_19_17.sp4_h_l_11 <X> T_19_17.lc_trk_g0_6
 (25 3)  (1007 275)  (1007 275)  routing T_19_17.sp4_h_l_11 <X> T_19_17.lc_trk_g0_6
 (22 4)  (1004 276)  (1004 276)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (1006 276)  (1006 276)  routing T_19_17.top_op_3 <X> T_19_17.lc_trk_g1_3
 (21 5)  (1003 277)  (1003 277)  routing T_19_17.top_op_3 <X> T_19_17.lc_trk_g1_3
 (3 6)  (985 278)  (985 278)  routing T_19_17.sp12_v_b_0 <X> T_19_17.sp12_v_t_23
 (14 6)  (996 278)  (996 278)  routing T_19_17.wire_logic_cluster/lc_4/out <X> T_19_17.lc_trk_g1_4
 (26 6)  (1008 278)  (1008 278)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.wire_logic_cluster/lc_3/in_0
 (28 6)  (1010 278)  (1010 278)  routing T_19_17.lc_trk_g2_0 <X> T_19_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 278)  (1011 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 278)  (1014 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 278)  (1015 278)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 278)  (1016 278)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (37 6)  (1019 278)  (1019 278)  LC_3 Logic Functioning bit
 (39 6)  (1021 278)  (1021 278)  LC_3 Logic Functioning bit
 (40 6)  (1022 278)  (1022 278)  LC_3 Logic Functioning bit
 (42 6)  (1024 278)  (1024 278)  LC_3 Logic Functioning bit
 (46 6)  (1028 278)  (1028 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (17 7)  (999 279)  (999 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (1004 279)  (1004 279)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1006 279)  (1006 279)  routing T_19_17.bot_op_6 <X> T_19_17.lc_trk_g1_6
 (26 7)  (1008 279)  (1008 279)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (1009 279)  (1009 279)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 279)  (1011 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (40 7)  (1022 279)  (1022 279)  LC_3 Logic Functioning bit
 (42 7)  (1024 279)  (1024 279)  LC_3 Logic Functioning bit
 (14 8)  (996 280)  (996 280)  routing T_19_17.sp4_h_l_21 <X> T_19_17.lc_trk_g2_0
 (15 8)  (997 280)  (997 280)  routing T_19_17.sp4_h_r_41 <X> T_19_17.lc_trk_g2_1
 (16 8)  (998 280)  (998 280)  routing T_19_17.sp4_h_r_41 <X> T_19_17.lc_trk_g2_1
 (17 8)  (999 280)  (999 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (1000 280)  (1000 280)  routing T_19_17.sp4_h_r_41 <X> T_19_17.lc_trk_g2_1
 (21 8)  (1003 280)  (1003 280)  routing T_19_17.rgt_op_3 <X> T_19_17.lc_trk_g2_3
 (22 8)  (1004 280)  (1004 280)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (1006 280)  (1006 280)  routing T_19_17.rgt_op_3 <X> T_19_17.lc_trk_g2_3
 (27 8)  (1009 280)  (1009 280)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 280)  (1011 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 280)  (1012 280)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 280)  (1014 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 280)  (1015 280)  routing T_19_17.lc_trk_g2_3 <X> T_19_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 280)  (1017 280)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.input_2_4
 (38 8)  (1020 280)  (1020 280)  LC_4 Logic Functioning bit
 (39 8)  (1021 280)  (1021 280)  LC_4 Logic Functioning bit
 (40 8)  (1022 280)  (1022 280)  LC_4 Logic Functioning bit
 (41 8)  (1023 280)  (1023 280)  LC_4 Logic Functioning bit
 (43 8)  (1025 280)  (1025 280)  LC_4 Logic Functioning bit
 (45 8)  (1027 280)  (1027 280)  LC_4 Logic Functioning bit
 (15 9)  (997 281)  (997 281)  routing T_19_17.sp4_h_l_21 <X> T_19_17.lc_trk_g2_0
 (16 9)  (998 281)  (998 281)  routing T_19_17.sp4_h_l_21 <X> T_19_17.lc_trk_g2_0
 (17 9)  (999 281)  (999 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (1000 281)  (1000 281)  routing T_19_17.sp4_h_r_41 <X> T_19_17.lc_trk_g2_1
 (26 9)  (1008 281)  (1008 281)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 281)  (1009 281)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 281)  (1011 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 281)  (1012 281)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (1013 281)  (1013 281)  routing T_19_17.lc_trk_g2_3 <X> T_19_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 281)  (1014 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (1015 281)  (1015 281)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.input_2_4
 (35 9)  (1017 281)  (1017 281)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.input_2_4
 (38 9)  (1020 281)  (1020 281)  LC_4 Logic Functioning bit
 (39 9)  (1021 281)  (1021 281)  LC_4 Logic Functioning bit
 (40 9)  (1022 281)  (1022 281)  LC_4 Logic Functioning bit
 (41 9)  (1023 281)  (1023 281)  LC_4 Logic Functioning bit
 (25 10)  (1007 282)  (1007 282)  routing T_19_17.wire_logic_cluster/lc_6/out <X> T_19_17.lc_trk_g2_6
 (22 11)  (1004 283)  (1004 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (15 12)  (997 284)  (997 284)  routing T_19_17.sp4_v_t_28 <X> T_19_17.lc_trk_g3_1
 (16 12)  (998 284)  (998 284)  routing T_19_17.sp4_v_t_28 <X> T_19_17.lc_trk_g3_1
 (17 12)  (999 284)  (999 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (1003 284)  (1003 284)  routing T_19_17.rgt_op_3 <X> T_19_17.lc_trk_g3_3
 (22 12)  (1004 284)  (1004 284)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (1006 284)  (1006 284)  routing T_19_17.rgt_op_3 <X> T_19_17.lc_trk_g3_3
 (26 12)  (1008 284)  (1008 284)  routing T_19_17.lc_trk_g0_4 <X> T_19_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (1009 284)  (1009 284)  routing T_19_17.lc_trk_g1_4 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 284)  (1011 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 284)  (1012 284)  routing T_19_17.lc_trk_g1_4 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 284)  (1014 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 284)  (1015 284)  routing T_19_17.lc_trk_g2_1 <X> T_19_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 284)  (1018 284)  LC_6 Logic Functioning bit
 (37 12)  (1019 284)  (1019 284)  LC_6 Logic Functioning bit
 (38 12)  (1020 284)  (1020 284)  LC_6 Logic Functioning bit
 (39 12)  (1021 284)  (1021 284)  LC_6 Logic Functioning bit
 (40 12)  (1022 284)  (1022 284)  LC_6 Logic Functioning bit
 (42 12)  (1024 284)  (1024 284)  LC_6 Logic Functioning bit
 (29 13)  (1011 285)  (1011 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (1014 285)  (1014 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (1015 285)  (1015 285)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.input_2_6
 (34 13)  (1016 285)  (1016 285)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.input_2_6
 (36 13)  (1018 285)  (1018 285)  LC_6 Logic Functioning bit
 (37 13)  (1019 285)  (1019 285)  LC_6 Logic Functioning bit
 (38 13)  (1020 285)  (1020 285)  LC_6 Logic Functioning bit
 (39 13)  (1021 285)  (1021 285)  LC_6 Logic Functioning bit
 (43 13)  (1025 285)  (1025 285)  LC_6 Logic Functioning bit
 (3 14)  (985 286)  (985 286)  routing T_19_17.sp12_v_b_1 <X> T_19_17.sp12_v_t_22
 (26 14)  (1008 286)  (1008 286)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (1011 286)  (1011 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 286)  (1012 286)  routing T_19_17.lc_trk_g0_6 <X> T_19_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 286)  (1014 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 286)  (1015 286)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 286)  (1016 286)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (37 14)  (1019 286)  (1019 286)  LC_7 Logic Functioning bit
 (42 14)  (1024 286)  (1024 286)  LC_7 Logic Functioning bit
 (50 14)  (1032 286)  (1032 286)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (1004 287)  (1004 287)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (1006 287)  (1006 287)  routing T_19_17.tnr_op_6 <X> T_19_17.lc_trk_g3_6
 (26 15)  (1008 287)  (1008 287)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (1009 287)  (1009 287)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 287)  (1010 287)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 287)  (1011 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 287)  (1012 287)  routing T_19_17.lc_trk_g0_6 <X> T_19_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 287)  (1013 287)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (1018 287)  (1018 287)  LC_7 Logic Functioning bit
 (37 15)  (1019 287)  (1019 287)  LC_7 Logic Functioning bit
 (42 15)  (1024 287)  (1024 287)  LC_7 Logic Functioning bit


LogicTile_20_17

 (14 1)  (1050 273)  (1050 273)  routing T_20_17.sp4_r_v_b_35 <X> T_20_17.lc_trk_g0_0
 (17 1)  (1053 273)  (1053 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (0 2)  (1036 274)  (1036 274)  routing T_20_17.glb_netwk_6 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 274)  (1037 274)  routing T_20_17.glb_netwk_6 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 274)  (1038 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1050 274)  (1050 274)  routing T_20_17.sp4_h_l_1 <X> T_20_17.lc_trk_g0_4
 (15 2)  (1051 274)  (1051 274)  routing T_20_17.sp4_h_r_5 <X> T_20_17.lc_trk_g0_5
 (16 2)  (1052 274)  (1052 274)  routing T_20_17.sp4_h_r_5 <X> T_20_17.lc_trk_g0_5
 (17 2)  (1053 274)  (1053 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (15 3)  (1051 275)  (1051 275)  routing T_20_17.sp4_h_l_1 <X> T_20_17.lc_trk_g0_4
 (16 3)  (1052 275)  (1052 275)  routing T_20_17.sp4_h_l_1 <X> T_20_17.lc_trk_g0_4
 (17 3)  (1053 275)  (1053 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (1054 275)  (1054 275)  routing T_20_17.sp4_h_r_5 <X> T_20_17.lc_trk_g0_5
 (12 4)  (1048 276)  (1048 276)  routing T_20_17.sp4_v_t_40 <X> T_20_17.sp4_h_r_5
 (15 4)  (1051 276)  (1051 276)  routing T_20_17.top_op_1 <X> T_20_17.lc_trk_g1_1
 (17 4)  (1053 276)  (1053 276)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (1058 276)  (1058 276)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (1060 276)  (1060 276)  routing T_20_17.top_op_3 <X> T_20_17.lc_trk_g1_3
 (18 5)  (1054 277)  (1054 277)  routing T_20_17.top_op_1 <X> T_20_17.lc_trk_g1_1
 (21 5)  (1057 277)  (1057 277)  routing T_20_17.top_op_3 <X> T_20_17.lc_trk_g1_3
 (8 6)  (1044 278)  (1044 278)  routing T_20_17.sp4_v_t_47 <X> T_20_17.sp4_h_l_41
 (9 6)  (1045 278)  (1045 278)  routing T_20_17.sp4_v_t_47 <X> T_20_17.sp4_h_l_41
 (10 6)  (1046 278)  (1046 278)  routing T_20_17.sp4_v_t_47 <X> T_20_17.sp4_h_l_41
 (21 6)  (1057 278)  (1057 278)  routing T_20_17.lft_op_7 <X> T_20_17.lc_trk_g1_7
 (22 6)  (1058 278)  (1058 278)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1060 278)  (1060 278)  routing T_20_17.lft_op_7 <X> T_20_17.lc_trk_g1_7
 (25 6)  (1061 278)  (1061 278)  routing T_20_17.sp4_v_b_6 <X> T_20_17.lc_trk_g1_6
 (28 6)  (1064 278)  (1064 278)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 278)  (1065 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 278)  (1066 278)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 278)  (1068 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 278)  (1070 278)  routing T_20_17.lc_trk_g1_3 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (40 6)  (1076 278)  (1076 278)  LC_3 Logic Functioning bit
 (42 6)  (1078 278)  (1078 278)  LC_3 Logic Functioning bit
 (16 7)  (1052 279)  (1052 279)  routing T_20_17.sp12_h_r_12 <X> T_20_17.lc_trk_g1_4
 (17 7)  (1053 279)  (1053 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (22 7)  (1058 279)  (1058 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (1059 279)  (1059 279)  routing T_20_17.sp4_v_b_6 <X> T_20_17.lc_trk_g1_6
 (30 7)  (1066 279)  (1066 279)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (1067 279)  (1067 279)  routing T_20_17.lc_trk_g1_3 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (40 7)  (1076 279)  (1076 279)  LC_3 Logic Functioning bit
 (42 7)  (1078 279)  (1078 279)  LC_3 Logic Functioning bit
 (5 8)  (1041 280)  (1041 280)  routing T_20_17.sp4_v_b_0 <X> T_20_17.sp4_h_r_6
 (26 8)  (1062 280)  (1062 280)  routing T_20_17.lc_trk_g0_4 <X> T_20_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 280)  (1063 280)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 280)  (1064 280)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 280)  (1065 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 280)  (1067 280)  routing T_20_17.lc_trk_g1_6 <X> T_20_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 280)  (1068 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 280)  (1070 280)  routing T_20_17.lc_trk_g1_6 <X> T_20_17.wire_logic_cluster/lc_4/in_3
 (37 8)  (1073 280)  (1073 280)  LC_4 Logic Functioning bit
 (39 8)  (1075 280)  (1075 280)  LC_4 Logic Functioning bit
 (40 8)  (1076 280)  (1076 280)  LC_4 Logic Functioning bit
 (41 8)  (1077 280)  (1077 280)  LC_4 Logic Functioning bit
 (52 8)  (1088 280)  (1088 280)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (4 9)  (1040 281)  (1040 281)  routing T_20_17.sp4_v_b_0 <X> T_20_17.sp4_h_r_6
 (6 9)  (1042 281)  (1042 281)  routing T_20_17.sp4_v_b_0 <X> T_20_17.sp4_h_r_6
 (13 9)  (1049 281)  (1049 281)  routing T_20_17.sp4_v_t_38 <X> T_20_17.sp4_h_r_8
 (29 9)  (1065 281)  (1065 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 281)  (1066 281)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (1067 281)  (1067 281)  routing T_20_17.lc_trk_g1_6 <X> T_20_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (1068 281)  (1068 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (38 9)  (1074 281)  (1074 281)  LC_4 Logic Functioning bit
 (39 9)  (1075 281)  (1075 281)  LC_4 Logic Functioning bit
 (41 9)  (1077 281)  (1077 281)  LC_4 Logic Functioning bit
 (43 9)  (1079 281)  (1079 281)  LC_4 Logic Functioning bit
 (15 10)  (1051 282)  (1051 282)  routing T_20_17.sp4_h_r_45 <X> T_20_17.lc_trk_g2_5
 (16 10)  (1052 282)  (1052 282)  routing T_20_17.sp4_h_r_45 <X> T_20_17.lc_trk_g2_5
 (17 10)  (1053 282)  (1053 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1054 282)  (1054 282)  routing T_20_17.sp4_h_r_45 <X> T_20_17.lc_trk_g2_5
 (25 10)  (1061 282)  (1061 282)  routing T_20_17.wire_logic_cluster/lc_6/out <X> T_20_17.lc_trk_g2_6
 (26 10)  (1062 282)  (1062 282)  routing T_20_17.lc_trk_g0_5 <X> T_20_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (1063 282)  (1063 282)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 282)  (1064 282)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 282)  (1065 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 282)  (1066 282)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 282)  (1068 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 282)  (1070 282)  routing T_20_17.lc_trk_g1_1 <X> T_20_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (1071 282)  (1071 282)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.input_2_5
 (38 10)  (1074 282)  (1074 282)  LC_5 Logic Functioning bit
 (18 11)  (1054 283)  (1054 283)  routing T_20_17.sp4_h_r_45 <X> T_20_17.lc_trk_g2_5
 (22 11)  (1058 283)  (1058 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (1065 283)  (1065 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 283)  (1066 283)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (1068 283)  (1068 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (1070 283)  (1070 283)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.input_2_5
 (26 12)  (1062 284)  (1062 284)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (1063 284)  (1063 284)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 284)  (1064 284)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 284)  (1065 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 284)  (1066 284)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 284)  (1067 284)  routing T_20_17.lc_trk_g2_5 <X> T_20_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 284)  (1068 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 284)  (1069 284)  routing T_20_17.lc_trk_g2_5 <X> T_20_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 284)  (1072 284)  LC_6 Logic Functioning bit
 (37 12)  (1073 284)  (1073 284)  LC_6 Logic Functioning bit
 (42 12)  (1078 284)  (1078 284)  LC_6 Logic Functioning bit
 (43 12)  (1079 284)  (1079 284)  LC_6 Logic Functioning bit
 (45 12)  (1081 284)  (1081 284)  LC_6 Logic Functioning bit
 (50 12)  (1086 284)  (1086 284)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (1058 285)  (1058 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (1062 285)  (1062 285)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 285)  (1064 285)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 285)  (1065 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 285)  (1066 285)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_6/in_1
 (36 13)  (1072 285)  (1072 285)  LC_6 Logic Functioning bit
 (37 13)  (1073 285)  (1073 285)  LC_6 Logic Functioning bit
 (40 13)  (1076 285)  (1076 285)  LC_6 Logic Functioning bit
 (42 13)  (1078 285)  (1078 285)  LC_6 Logic Functioning bit
 (43 13)  (1079 285)  (1079 285)  LC_6 Logic Functioning bit
 (6 14)  (1042 286)  (1042 286)  routing T_20_17.sp4_v_b_6 <X> T_20_17.sp4_v_t_44
 (21 14)  (1057 286)  (1057 286)  routing T_20_17.wire_logic_cluster/lc_7/out <X> T_20_17.lc_trk_g3_7
 (22 14)  (1058 286)  (1058 286)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (1061 286)  (1061 286)  routing T_20_17.bnl_op_6 <X> T_20_17.lc_trk_g3_6
 (26 14)  (1062 286)  (1062 286)  routing T_20_17.lc_trk_g0_5 <X> T_20_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (1063 286)  (1063 286)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 286)  (1065 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 286)  (1066 286)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 286)  (1068 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 286)  (1070 286)  routing T_20_17.lc_trk_g1_1 <X> T_20_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 286)  (1071 286)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.input_2_7
 (36 14)  (1072 286)  (1072 286)  LC_7 Logic Functioning bit
 (41 14)  (1077 286)  (1077 286)  LC_7 Logic Functioning bit
 (43 14)  (1079 286)  (1079 286)  LC_7 Logic Functioning bit
 (45 14)  (1081 286)  (1081 286)  LC_7 Logic Functioning bit
 (5 15)  (1041 287)  (1041 287)  routing T_20_17.sp4_v_b_6 <X> T_20_17.sp4_v_t_44
 (22 15)  (1058 287)  (1058 287)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (1061 287)  (1061 287)  routing T_20_17.bnl_op_6 <X> T_20_17.lc_trk_g3_6
 (29 15)  (1065 287)  (1065 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 287)  (1066 287)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (1068 287)  (1068 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (1070 287)  (1070 287)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.input_2_7
 (41 15)  (1077 287)  (1077 287)  LC_7 Logic Functioning bit
 (43 15)  (1079 287)  (1079 287)  LC_7 Logic Functioning bit


LogicTile_21_17

 (21 4)  (1111 276)  (1111 276)  routing T_21_17.sp4_h_r_19 <X> T_21_17.lc_trk_g1_3
 (22 4)  (1112 276)  (1112 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1113 276)  (1113 276)  routing T_21_17.sp4_h_r_19 <X> T_21_17.lc_trk_g1_3
 (24 4)  (1114 276)  (1114 276)  routing T_21_17.sp4_h_r_19 <X> T_21_17.lc_trk_g1_3
 (21 5)  (1111 277)  (1111 277)  routing T_21_17.sp4_h_r_19 <X> T_21_17.lc_trk_g1_3
 (25 6)  (1115 278)  (1115 278)  routing T_21_17.lft_op_6 <X> T_21_17.lc_trk_g1_6
 (22 7)  (1112 279)  (1112 279)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1114 279)  (1114 279)  routing T_21_17.lft_op_6 <X> T_21_17.lc_trk_g1_6
 (22 8)  (1112 280)  (1112 280)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (1114 280)  (1114 280)  routing T_21_17.tnl_op_3 <X> T_21_17.lc_trk_g2_3
 (27 8)  (1117 280)  (1117 280)  routing T_21_17.lc_trk_g1_6 <X> T_21_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 280)  (1119 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 280)  (1120 280)  routing T_21_17.lc_trk_g1_6 <X> T_21_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 280)  (1122 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 280)  (1123 280)  routing T_21_17.lc_trk_g2_3 <X> T_21_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (1125 280)  (1125 280)  routing T_21_17.lc_trk_g3_7 <X> T_21_17.input_2_4
 (41 8)  (1131 280)  (1131 280)  LC_4 Logic Functioning bit
 (21 9)  (1111 281)  (1111 281)  routing T_21_17.tnl_op_3 <X> T_21_17.lc_trk_g2_3
 (26 9)  (1116 281)  (1116 281)  routing T_21_17.lc_trk_g1_3 <X> T_21_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 281)  (1117 281)  routing T_21_17.lc_trk_g1_3 <X> T_21_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 281)  (1119 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 281)  (1120 281)  routing T_21_17.lc_trk_g1_6 <X> T_21_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (1121 281)  (1121 281)  routing T_21_17.lc_trk_g2_3 <X> T_21_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (1122 281)  (1122 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (1123 281)  (1123 281)  routing T_21_17.lc_trk_g3_7 <X> T_21_17.input_2_4
 (34 9)  (1124 281)  (1124 281)  routing T_21_17.lc_trk_g3_7 <X> T_21_17.input_2_4
 (35 9)  (1125 281)  (1125 281)  routing T_21_17.lc_trk_g3_7 <X> T_21_17.input_2_4
 (46 9)  (1136 281)  (1136 281)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (3 13)  (1093 285)  (1093 285)  routing T_21_17.sp12_h_l_22 <X> T_21_17.sp12_h_r_1
 (21 14)  (1111 286)  (1111 286)  routing T_21_17.sp4_v_t_26 <X> T_21_17.lc_trk_g3_7
 (22 14)  (1112 286)  (1112 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1113 286)  (1113 286)  routing T_21_17.sp4_v_t_26 <X> T_21_17.lc_trk_g3_7
 (21 15)  (1111 287)  (1111 287)  routing T_21_17.sp4_v_t_26 <X> T_21_17.lc_trk_g3_7


LogicTile_22_17

 (12 0)  (1156 272)  (1156 272)  routing T_22_17.sp4_v_t_39 <X> T_22_17.sp4_h_r_2
 (17 2)  (1161 274)  (1161 274)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (1 8)  (1145 280)  (1145 280)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (1 9)  (1145 281)  (1145 281)  routing T_22_17.glb_netwk_4 <X> T_22_17.glb2local_1
 (22 11)  (1166 283)  (1166 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1167 283)  (1167 283)  routing T_22_17.sp4_h_r_30 <X> T_22_17.lc_trk_g2_6
 (24 11)  (1168 283)  (1168 283)  routing T_22_17.sp4_h_r_30 <X> T_22_17.lc_trk_g2_6
 (25 11)  (1169 283)  (1169 283)  routing T_22_17.sp4_h_r_30 <X> T_22_17.lc_trk_g2_6
 (14 12)  (1158 284)  (1158 284)  routing T_22_17.sp4_h_l_21 <X> T_22_17.lc_trk_g3_0
 (26 12)  (1170 284)  (1170 284)  routing T_22_17.lc_trk_g2_6 <X> T_22_17.wire_logic_cluster/lc_6/in_0
 (29 12)  (1173 284)  (1173 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 284)  (1174 284)  routing T_22_17.lc_trk_g0_5 <X> T_22_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 284)  (1176 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 284)  (1177 284)  routing T_22_17.lc_trk_g3_0 <X> T_22_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 284)  (1178 284)  routing T_22_17.lc_trk_g3_0 <X> T_22_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (1179 284)  (1179 284)  routing T_22_17.lc_trk_g3_7 <X> T_22_17.input_2_6
 (36 12)  (1180 284)  (1180 284)  LC_6 Logic Functioning bit
 (38 12)  (1182 284)  (1182 284)  LC_6 Logic Functioning bit
 (41 12)  (1185 284)  (1185 284)  LC_6 Logic Functioning bit
 (43 12)  (1187 284)  (1187 284)  LC_6 Logic Functioning bit
 (48 12)  (1192 284)  (1192 284)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (51 12)  (1195 284)  (1195 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (9 13)  (1153 285)  (1153 285)  routing T_22_17.sp4_v_t_39 <X> T_22_17.sp4_v_b_10
 (10 13)  (1154 285)  (1154 285)  routing T_22_17.sp4_v_t_39 <X> T_22_17.sp4_v_b_10
 (15 13)  (1159 285)  (1159 285)  routing T_22_17.sp4_h_l_21 <X> T_22_17.lc_trk_g3_0
 (16 13)  (1160 285)  (1160 285)  routing T_22_17.sp4_h_l_21 <X> T_22_17.lc_trk_g3_0
 (17 13)  (1161 285)  (1161 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (26 13)  (1170 285)  (1170 285)  routing T_22_17.lc_trk_g2_6 <X> T_22_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 285)  (1172 285)  routing T_22_17.lc_trk_g2_6 <X> T_22_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 285)  (1173 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (1176 285)  (1176 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (1177 285)  (1177 285)  routing T_22_17.lc_trk_g3_7 <X> T_22_17.input_2_6
 (34 13)  (1178 285)  (1178 285)  routing T_22_17.lc_trk_g3_7 <X> T_22_17.input_2_6
 (35 13)  (1179 285)  (1179 285)  routing T_22_17.lc_trk_g3_7 <X> T_22_17.input_2_6
 (36 13)  (1180 285)  (1180 285)  LC_6 Logic Functioning bit
 (38 13)  (1182 285)  (1182 285)  LC_6 Logic Functioning bit
 (39 13)  (1183 285)  (1183 285)  LC_6 Logic Functioning bit
 (41 13)  (1185 285)  (1185 285)  LC_6 Logic Functioning bit
 (43 13)  (1187 285)  (1187 285)  LC_6 Logic Functioning bit
 (48 13)  (1192 285)  (1192 285)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (1195 285)  (1195 285)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (22 14)  (1166 286)  (1166 286)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (1167 286)  (1167 286)  routing T_22_17.sp12_v_b_23 <X> T_22_17.lc_trk_g3_7
 (21 15)  (1165 287)  (1165 287)  routing T_22_17.sp12_v_b_23 <X> T_22_17.lc_trk_g3_7


LogicTile_23_17

 (21 2)  (1219 274)  (1219 274)  routing T_23_17.sp4_v_b_15 <X> T_23_17.lc_trk_g0_7
 (22 2)  (1220 274)  (1220 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1221 274)  (1221 274)  routing T_23_17.sp4_v_b_15 <X> T_23_17.lc_trk_g0_7
 (17 3)  (1215 275)  (1215 275)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (21 3)  (1219 275)  (1219 275)  routing T_23_17.sp4_v_b_15 <X> T_23_17.lc_trk_g0_7
 (22 5)  (1220 277)  (1220 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1223 277)  (1223 277)  routing T_23_17.sp4_r_v_b_26 <X> T_23_17.lc_trk_g1_2
 (1 6)  (1199 278)  (1199 278)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (21 6)  (1219 278)  (1219 278)  routing T_23_17.bnr_op_7 <X> T_23_17.lc_trk_g1_7
 (22 6)  (1220 278)  (1220 278)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (1 7)  (1199 279)  (1199 279)  routing T_23_17.glb_netwk_4 <X> T_23_17.glb2local_0
 (21 7)  (1219 279)  (1219 279)  routing T_23_17.bnr_op_7 <X> T_23_17.lc_trk_g1_7
 (14 8)  (1212 280)  (1212 280)  routing T_23_17.sp4_h_l_21 <X> T_23_17.lc_trk_g2_0
 (26 8)  (1224 280)  (1224 280)  routing T_23_17.lc_trk_g2_6 <X> T_23_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (1225 280)  (1225 280)  routing T_23_17.lc_trk_g1_2 <X> T_23_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 280)  (1227 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1229 280)  (1229 280)  routing T_23_17.lc_trk_g0_7 <X> T_23_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 280)  (1230 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (1233 280)  (1233 280)  routing T_23_17.lc_trk_g1_7 <X> T_23_17.input_2_4
 (37 8)  (1235 280)  (1235 280)  LC_4 Logic Functioning bit
 (46 8)  (1244 280)  (1244 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (15 9)  (1213 281)  (1213 281)  routing T_23_17.sp4_h_l_21 <X> T_23_17.lc_trk_g2_0
 (16 9)  (1214 281)  (1214 281)  routing T_23_17.sp4_h_l_21 <X> T_23_17.lc_trk_g2_0
 (17 9)  (1215 281)  (1215 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (26 9)  (1224 281)  (1224 281)  routing T_23_17.lc_trk_g2_6 <X> T_23_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (1226 281)  (1226 281)  routing T_23_17.lc_trk_g2_6 <X> T_23_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 281)  (1227 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1228 281)  (1228 281)  routing T_23_17.lc_trk_g1_2 <X> T_23_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (1229 281)  (1229 281)  routing T_23_17.lc_trk_g0_7 <X> T_23_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (1230 281)  (1230 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (1232 281)  (1232 281)  routing T_23_17.lc_trk_g1_7 <X> T_23_17.input_2_4
 (35 9)  (1233 281)  (1233 281)  routing T_23_17.lc_trk_g1_7 <X> T_23_17.input_2_4
 (8 11)  (1206 283)  (1206 283)  routing T_23_17.sp4_h_r_1 <X> T_23_17.sp4_v_t_42
 (9 11)  (1207 283)  (1207 283)  routing T_23_17.sp4_h_r_1 <X> T_23_17.sp4_v_t_42
 (10 11)  (1208 283)  (1208 283)  routing T_23_17.sp4_h_r_1 <X> T_23_17.sp4_v_t_42
 (22 11)  (1220 283)  (1220 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1223 283)  (1223 283)  routing T_23_17.sp4_r_v_b_38 <X> T_23_17.lc_trk_g2_6
 (28 14)  (1226 286)  (1226 286)  routing T_23_17.lc_trk_g2_0 <X> T_23_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 286)  (1227 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 286)  (1229 286)  routing T_23_17.lc_trk_g0_4 <X> T_23_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 286)  (1230 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 286)  (1234 286)  LC_7 Logic Functioning bit
 (37 14)  (1235 286)  (1235 286)  LC_7 Logic Functioning bit
 (38 14)  (1236 286)  (1236 286)  LC_7 Logic Functioning bit
 (39 14)  (1237 286)  (1237 286)  LC_7 Logic Functioning bit
 (41 14)  (1239 286)  (1239 286)  LC_7 Logic Functioning bit
 (43 14)  (1241 286)  (1241 286)  LC_7 Logic Functioning bit
 (36 15)  (1234 287)  (1234 287)  LC_7 Logic Functioning bit
 (37 15)  (1235 287)  (1235 287)  LC_7 Logic Functioning bit
 (38 15)  (1236 287)  (1236 287)  LC_7 Logic Functioning bit
 (39 15)  (1237 287)  (1237 287)  LC_7 Logic Functioning bit
 (41 15)  (1239 287)  (1239 287)  LC_7 Logic Functioning bit
 (43 15)  (1241 287)  (1241 287)  LC_7 Logic Functioning bit
 (53 15)  (1251 287)  (1251 287)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_24_17

 (3 7)  (1255 279)  (1255 279)  routing T_24_17.sp12_h_l_23 <X> T_24_17.sp12_v_t_23
 (19 13)  (1271 285)  (1271 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_25_17

 (3 0)  (1309 272)  (1309 272)  routing T_25_17.sp12_v_t_23 <X> T_25_17.sp12_v_b_0
 (6 1)  (1312 273)  (1312 273)  routing T_25_17.sp4_h_l_37 <X> T_25_17.sp4_h_r_0
 (7 1)  (1313 273)  (1313 273)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 274)  (1306 274)  routing T_25_17.glb_netwk_6 <X> T_25_17.wire_bram/ram/RCLK
 (1 2)  (1307 274)  (1307 274)  routing T_25_17.glb_netwk_6 <X> T_25_17.wire_bram/ram/RCLK
 (2 2)  (1308 274)  (1308 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (4 8)  (1310 280)  (1310 280)  routing T_25_17.sp4_v_t_47 <X> T_25_17.sp4_v_b_6
 (6 8)  (1312 280)  (1312 280)  routing T_25_17.sp4_v_t_47 <X> T_25_17.sp4_v_b_6
 (28 8)  (1334 280)  (1334 280)  routing T_25_17.lc_trk_g2_7 <X> T_25_17.wire_bram/ram/WDATA_11
 (29 8)  (1335 280)  (1335 280)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 280)  (1336 280)  routing T_25_17.lc_trk_g2_7 <X> T_25_17.wire_bram/ram/WDATA_11
 (9 9)  (1315 281)  (1315 281)  routing T_25_17.sp4_v_t_42 <X> T_25_17.sp4_v_b_7
 (30 9)  (1336 281)  (1336 281)  routing T_25_17.lc_trk_g2_7 <X> T_25_17.wire_bram/ram/WDATA_11
 (39 9)  (1345 281)  (1345 281)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (4 10)  (1310 282)  (1310 282)  routing T_25_17.sp4_h_r_0 <X> T_25_17.sp4_v_t_43
 (6 10)  (1312 282)  (1312 282)  routing T_25_17.sp4_h_r_0 <X> T_25_17.sp4_v_t_43
 (14 10)  (1320 282)  (1320 282)  routing T_25_17.sp4_h_r_36 <X> T_25_17.lc_trk_g2_4
 (21 10)  (1327 282)  (1327 282)  routing T_25_17.sp4_h_l_26 <X> T_25_17.lc_trk_g2_7
 (22 10)  (1328 282)  (1328 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_26 lc_trk_g2_7
 (23 10)  (1329 282)  (1329 282)  routing T_25_17.sp4_h_l_26 <X> T_25_17.lc_trk_g2_7
 (24 10)  (1330 282)  (1330 282)  routing T_25_17.sp4_h_l_26 <X> T_25_17.lc_trk_g2_7
 (5 11)  (1311 283)  (1311 283)  routing T_25_17.sp4_h_r_0 <X> T_25_17.sp4_v_t_43
 (15 11)  (1321 283)  (1321 283)  routing T_25_17.sp4_h_r_36 <X> T_25_17.lc_trk_g2_4
 (16 11)  (1322 283)  (1322 283)  routing T_25_17.sp4_h_r_36 <X> T_25_17.lc_trk_g2_4
 (17 11)  (1323 283)  (1323 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (0 14)  (1306 286)  (1306 286)  routing T_25_17.lc_trk_g2_4 <X> T_25_17.wire_bram/ram/RE
 (1 14)  (1307 286)  (1307 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 287)  (1307 287)  routing T_25_17.lc_trk_g2_4 <X> T_25_17.wire_bram/ram/RE


LogicTile_26_17

 (8 1)  (1356 273)  (1356 273)  routing T_26_17.sp4_h_l_36 <X> T_26_17.sp4_v_b_1
 (9 1)  (1357 273)  (1357 273)  routing T_26_17.sp4_h_l_36 <X> T_26_17.sp4_v_b_1
 (3 2)  (1351 274)  (1351 274)  routing T_26_17.sp12_v_t_23 <X> T_26_17.sp12_h_l_23
 (8 2)  (1356 274)  (1356 274)  routing T_26_17.sp4_v_t_36 <X> T_26_17.sp4_h_l_36
 (9 2)  (1357 274)  (1357 274)  routing T_26_17.sp4_v_t_36 <X> T_26_17.sp4_h_l_36
 (19 9)  (1367 281)  (1367 281)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_32_17

 (11 14)  (1683 286)  (1683 286)  routing T_32_17.sp4_v_b_3 <X> T_32_17.sp4_v_t_46
 (13 14)  (1685 286)  (1685 286)  routing T_32_17.sp4_v_b_3 <X> T_32_17.sp4_v_t_46


IO_Tile_33_17

 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (14 4)  (1740 276)  (1740 276)  routing T_33_17.lc_trk_g1_6 <X> T_33_17.wire_gbuf/in
 (15 4)  (1741 276)  (1741 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (14 5)  (1740 277)  (1740 277)  routing T_33_17.lc_trk_g1_6 <X> T_33_17.wire_gbuf/in
 (15 5)  (1741 277)  (1741 277)  routing T_33_17.lc_trk_g1_6 <X> T_33_17.wire_gbuf/in
 (17 5)  (1743 277)  (1743 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0

 (4 15)  (1730 287)  (1730 287)  routing T_33_17.span12_horz_22 <X> T_33_17.lc_trk_g1_6
 (6 15)  (1732 287)  (1732 287)  routing T_33_17.span12_horz_22 <X> T_33_17.lc_trk_g1_6
 (7 15)  (1733 287)  (1733 287)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_22 lc_trk_g1_6


IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (3 6)  (14 262)  (14 262)  IO control bit: GIOLEFT1_IE_1

 (16 8)  (1 264)  (1 264)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1 265)  (1 265)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit


LogicTile_2_16

 (3 5)  (75 261)  (75 261)  routing T_2_16.sp12_h_l_23 <X> T_2_16.sp12_h_r_0


LogicTile_6_16

 (3 6)  (291 262)  (291 262)  routing T_6_16.sp12_h_r_0 <X> T_6_16.sp12_v_t_23
 (3 7)  (291 263)  (291 263)  routing T_6_16.sp12_h_r_0 <X> T_6_16.sp12_v_t_23


LogicTile_10_16

 (27 0)  (519 256)  (519 256)  routing T_10_16.lc_trk_g1_0 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 256)  (521 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 256)  (524 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 256)  (525 256)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 256)  (526 256)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 256)  (528 256)  LC_0 Logic Functioning bit
 (38 0)  (530 256)  (530 256)  LC_0 Logic Functioning bit
 (26 1)  (518 257)  (518 257)  routing T_10_16.lc_trk_g2_2 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 257)  (520 257)  routing T_10_16.lc_trk_g2_2 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 257)  (521 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 257)  (523 257)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (37 1)  (529 257)  (529 257)  LC_0 Logic Functioning bit
 (39 1)  (531 257)  (531 257)  LC_0 Logic Functioning bit
 (40 1)  (532 257)  (532 257)  LC_0 Logic Functioning bit
 (42 1)  (534 257)  (534 257)  LC_0 Logic Functioning bit
 (51 1)  (543 257)  (543 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (3 5)  (495 261)  (495 261)  routing T_10_16.sp12_h_l_23 <X> T_10_16.sp12_h_r_0
 (17 5)  (509 261)  (509 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (2 8)  (494 264)  (494 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (22 9)  (514 265)  (514 265)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (515 265)  (515 265)  routing T_10_16.sp12_v_t_9 <X> T_10_16.lc_trk_g2_2
 (22 13)  (514 269)  (514 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2


LogicTile_11_16

 (4 2)  (550 258)  (550 258)  routing T_11_16.sp4_v_b_0 <X> T_11_16.sp4_v_t_37
 (13 2)  (559 258)  (559 258)  routing T_11_16.sp4_h_r_2 <X> T_11_16.sp4_v_t_39
 (12 3)  (558 259)  (558 259)  routing T_11_16.sp4_h_r_2 <X> T_11_16.sp4_v_t_39
 (6 6)  (552 262)  (552 262)  routing T_11_16.sp4_v_b_0 <X> T_11_16.sp4_v_t_38
 (5 7)  (551 263)  (551 263)  routing T_11_16.sp4_v_b_0 <X> T_11_16.sp4_v_t_38
 (9 7)  (555 263)  (555 263)  routing T_11_16.sp4_v_b_8 <X> T_11_16.sp4_v_t_41
 (10 7)  (556 263)  (556 263)  routing T_11_16.sp4_v_b_8 <X> T_11_16.sp4_v_t_41
 (19 7)  (565 263)  (565 263)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_12_16

 (2 12)  (602 268)  (602 268)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (19 14)  (619 270)  (619 270)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_13_16

 (6 8)  (660 264)  (660 264)  routing T_13_16.sp4_v_t_38 <X> T_13_16.sp4_v_b_6
 (5 9)  (659 265)  (659 265)  routing T_13_16.sp4_v_t_38 <X> T_13_16.sp4_v_b_6
 (4 12)  (658 268)  (658 268)  routing T_13_16.sp4_h_l_44 <X> T_13_16.sp4_v_b_9
 (5 13)  (659 269)  (659 269)  routing T_13_16.sp4_h_l_44 <X> T_13_16.sp4_v_b_9


LogicTile_14_16

 (8 3)  (716 259)  (716 259)  routing T_14_16.sp4_h_r_7 <X> T_14_16.sp4_v_t_36
 (9 3)  (717 259)  (717 259)  routing T_14_16.sp4_h_r_7 <X> T_14_16.sp4_v_t_36
 (10 3)  (718 259)  (718 259)  routing T_14_16.sp4_h_r_7 <X> T_14_16.sp4_v_t_36


LogicTile_15_16

 (25 0)  (787 256)  (787 256)  routing T_15_16.sp4_h_l_7 <X> T_15_16.lc_trk_g0_2
 (22 1)  (784 257)  (784 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (785 257)  (785 257)  routing T_15_16.sp4_h_l_7 <X> T_15_16.lc_trk_g0_2
 (24 1)  (786 257)  (786 257)  routing T_15_16.sp4_h_l_7 <X> T_15_16.lc_trk_g0_2
 (25 1)  (787 257)  (787 257)  routing T_15_16.sp4_h_l_7 <X> T_15_16.lc_trk_g0_2
 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (13 2)  (775 258)  (775 258)  routing T_15_16.sp4_h_r_2 <X> T_15_16.sp4_v_t_39
 (22 2)  (784 258)  (784 258)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (786 258)  (786 258)  routing T_15_16.top_op_7 <X> T_15_16.lc_trk_g0_7
 (12 3)  (774 259)  (774 259)  routing T_15_16.sp4_h_r_2 <X> T_15_16.sp4_v_t_39
 (21 3)  (783 259)  (783 259)  routing T_15_16.top_op_7 <X> T_15_16.lc_trk_g0_7
 (28 8)  (790 264)  (790 264)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 264)  (791 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 264)  (792 264)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 264)  (793 264)  routing T_15_16.lc_trk_g0_7 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 264)  (794 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (26 9)  (788 265)  (788 265)  routing T_15_16.lc_trk_g0_2 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 265)  (791 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 265)  (793 265)  routing T_15_16.lc_trk_g0_7 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (41 9)  (803 265)  (803 265)  LC_4 Logic Functioning bit
 (43 9)  (805 265)  (805 265)  LC_4 Logic Functioning bit
 (5 10)  (767 266)  (767 266)  routing T_15_16.sp4_h_r_3 <X> T_15_16.sp4_h_l_43
 (17 10)  (779 266)  (779 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 266)  (780 266)  routing T_15_16.wire_logic_cluster/lc_5/out <X> T_15_16.lc_trk_g2_5
 (21 10)  (783 266)  (783 266)  routing T_15_16.sp4_v_t_26 <X> T_15_16.lc_trk_g2_7
 (22 10)  (784 266)  (784 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (785 266)  (785 266)  routing T_15_16.sp4_v_t_26 <X> T_15_16.lc_trk_g2_7
 (26 10)  (788 266)  (788 266)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (28 10)  (790 266)  (790 266)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 266)  (791 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 266)  (792 266)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 266)  (794 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 266)  (795 266)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 266)  (796 266)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 266)  (798 266)  LC_5 Logic Functioning bit
 (37 10)  (799 266)  (799 266)  LC_5 Logic Functioning bit
 (38 10)  (800 266)  (800 266)  LC_5 Logic Functioning bit
 (42 10)  (804 266)  (804 266)  LC_5 Logic Functioning bit
 (43 10)  (805 266)  (805 266)  LC_5 Logic Functioning bit
 (45 10)  (807 266)  (807 266)  LC_5 Logic Functioning bit
 (50 10)  (812 266)  (812 266)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (766 267)  (766 267)  routing T_15_16.sp4_h_r_3 <X> T_15_16.sp4_h_l_43
 (15 11)  (777 267)  (777 267)  routing T_15_16.tnr_op_4 <X> T_15_16.lc_trk_g2_4
 (17 11)  (779 267)  (779 267)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (21 11)  (783 267)  (783 267)  routing T_15_16.sp4_v_t_26 <X> T_15_16.lc_trk_g2_7
 (26 11)  (788 267)  (788 267)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 267)  (790 267)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 267)  (791 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 267)  (793 267)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 267)  (798 267)  LC_5 Logic Functioning bit
 (37 11)  (799 267)  (799 267)  LC_5 Logic Functioning bit
 (42 11)  (804 267)  (804 267)  LC_5 Logic Functioning bit
 (43 11)  (805 267)  (805 267)  LC_5 Logic Functioning bit
 (5 12)  (767 268)  (767 268)  routing T_15_16.sp4_h_l_43 <X> T_15_16.sp4_h_r_9
 (22 12)  (784 268)  (784 268)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (786 268)  (786 268)  routing T_15_16.tnr_op_3 <X> T_15_16.lc_trk_g3_3
 (4 13)  (766 269)  (766 269)  routing T_15_16.sp4_h_l_43 <X> T_15_16.sp4_h_r_9
 (11 13)  (773 269)  (773 269)  routing T_15_16.sp4_h_l_46 <X> T_15_16.sp4_h_r_11


LogicTile_16_16

 (21 0)  (837 256)  (837 256)  routing T_16_16.wire_logic_cluster/lc_3/out <X> T_16_16.lc_trk_g0_3
 (22 0)  (838 256)  (838 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (816 258)  (816 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (1 2)  (817 258)  (817 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (831 258)  (831 258)  routing T_16_16.lft_op_5 <X> T_16_16.lc_trk_g0_5
 (17 2)  (833 258)  (833 258)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (834 258)  (834 258)  routing T_16_16.lft_op_5 <X> T_16_16.lc_trk_g0_5
 (22 2)  (838 258)  (838 258)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (840 258)  (840 258)  routing T_16_16.top_op_7 <X> T_16_16.lc_trk_g0_7
 (26 2)  (842 258)  (842 258)  routing T_16_16.lc_trk_g0_7 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 258)  (843 258)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 258)  (844 258)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 258)  (845 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 258)  (846 258)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 258)  (848 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 258)  (850 258)  routing T_16_16.lc_trk_g1_1 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 258)  (851 258)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.input_2_1
 (42 2)  (858 258)  (858 258)  LC_1 Logic Functioning bit
 (21 3)  (837 259)  (837 259)  routing T_16_16.top_op_7 <X> T_16_16.lc_trk_g0_7
 (22 3)  (838 259)  (838 259)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (840 259)  (840 259)  routing T_16_16.top_op_6 <X> T_16_16.lc_trk_g0_6
 (25 3)  (841 259)  (841 259)  routing T_16_16.top_op_6 <X> T_16_16.lc_trk_g0_6
 (26 3)  (842 259)  (842 259)  routing T_16_16.lc_trk_g0_7 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 259)  (845 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 259)  (846 259)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (848 259)  (848 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (850 259)  (850 259)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.input_2_1
 (35 3)  (851 259)  (851 259)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.input_2_1
 (42 3)  (858 259)  (858 259)  LC_1 Logic Functioning bit
 (43 3)  (859 259)  (859 259)  LC_1 Logic Functioning bit
 (17 4)  (833 260)  (833 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (29 4)  (845 260)  (845 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 260)  (846 260)  routing T_16_16.lc_trk_g0_5 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 260)  (847 260)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 260)  (848 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 260)  (849 260)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 260)  (852 260)  LC_2 Logic Functioning bit
 (38 4)  (854 260)  (854 260)  LC_2 Logic Functioning bit
 (31 5)  (847 261)  (847 261)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 261)  (852 261)  LC_2 Logic Functioning bit
 (38 5)  (854 261)  (854 261)  LC_2 Logic Functioning bit
 (48 5)  (864 261)  (864 261)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (869 261)  (869 261)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (15 6)  (831 262)  (831 262)  routing T_16_16.lft_op_5 <X> T_16_16.lc_trk_g1_5
 (17 6)  (833 262)  (833 262)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (834 262)  (834 262)  routing T_16_16.lft_op_5 <X> T_16_16.lc_trk_g1_5
 (25 6)  (841 262)  (841 262)  routing T_16_16.wire_logic_cluster/lc_6/out <X> T_16_16.lc_trk_g1_6
 (27 6)  (843 262)  (843 262)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 262)  (844 262)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 262)  (845 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 262)  (846 262)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 262)  (848 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 262)  (850 262)  routing T_16_16.lc_trk_g1_1 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 262)  (852 262)  LC_3 Logic Functioning bit
 (37 6)  (853 262)  (853 262)  LC_3 Logic Functioning bit
 (38 6)  (854 262)  (854 262)  LC_3 Logic Functioning bit
 (39 6)  (855 262)  (855 262)  LC_3 Logic Functioning bit
 (42 6)  (858 262)  (858 262)  LC_3 Logic Functioning bit
 (43 6)  (859 262)  (859 262)  LC_3 Logic Functioning bit
 (45 6)  (861 262)  (861 262)  LC_3 Logic Functioning bit
 (50 6)  (866 262)  (866 262)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (830 263)  (830 263)  routing T_16_16.top_op_4 <X> T_16_16.lc_trk_g1_4
 (15 7)  (831 263)  (831 263)  routing T_16_16.top_op_4 <X> T_16_16.lc_trk_g1_4
 (17 7)  (833 263)  (833 263)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (838 263)  (838 263)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (842 263)  (842 263)  routing T_16_16.lc_trk_g0_3 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 263)  (845 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (852 263)  (852 263)  LC_3 Logic Functioning bit
 (37 7)  (853 263)  (853 263)  LC_3 Logic Functioning bit
 (38 7)  (854 263)  (854 263)  LC_3 Logic Functioning bit
 (39 7)  (855 263)  (855 263)  LC_3 Logic Functioning bit
 (40 7)  (856 263)  (856 263)  LC_3 Logic Functioning bit
 (42 7)  (858 263)  (858 263)  LC_3 Logic Functioning bit
 (43 7)  (859 263)  (859 263)  LC_3 Logic Functioning bit
 (14 8)  (830 264)  (830 264)  routing T_16_16.sp4_v_b_24 <X> T_16_16.lc_trk_g2_0
 (17 8)  (833 264)  (833 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (834 264)  (834 264)  routing T_16_16.wire_logic_cluster/lc_1/out <X> T_16_16.lc_trk_g2_1
 (16 9)  (832 265)  (832 265)  routing T_16_16.sp4_v_b_24 <X> T_16_16.lc_trk_g2_0
 (17 9)  (833 265)  (833 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 10)  (838 266)  (838 266)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (840 266)  (840 266)  routing T_16_16.tnl_op_7 <X> T_16_16.lc_trk_g2_7
 (26 10)  (842 266)  (842 266)  routing T_16_16.lc_trk_g0_7 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (28 10)  (844 266)  (844 266)  routing T_16_16.lc_trk_g2_0 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 266)  (845 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 266)  (847 266)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 266)  (848 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (851 266)  (851 266)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.input_2_5
 (21 11)  (837 267)  (837 267)  routing T_16_16.tnl_op_7 <X> T_16_16.lc_trk_g2_7
 (26 11)  (842 267)  (842 267)  routing T_16_16.lc_trk_g0_7 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 267)  (845 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 267)  (847 267)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 267)  (848 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (850 267)  (850 267)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.input_2_5
 (37 11)  (853 267)  (853 267)  LC_5 Logic Functioning bit
 (12 12)  (828 268)  (828 268)  routing T_16_16.sp4_v_b_11 <X> T_16_16.sp4_h_r_11
 (29 12)  (845 268)  (845 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 268)  (848 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 268)  (849 268)  routing T_16_16.lc_trk_g2_1 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 268)  (852 268)  LC_6 Logic Functioning bit
 (37 12)  (853 268)  (853 268)  LC_6 Logic Functioning bit
 (38 12)  (854 268)  (854 268)  LC_6 Logic Functioning bit
 (39 12)  (855 268)  (855 268)  LC_6 Logic Functioning bit
 (45 12)  (861 268)  (861 268)  LC_6 Logic Functioning bit
 (48 12)  (864 268)  (864 268)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (866 268)  (866 268)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (867 268)  (867 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (11 13)  (827 269)  (827 269)  routing T_16_16.sp4_v_b_11 <X> T_16_16.sp4_h_r_11
 (27 13)  (843 269)  (843 269)  routing T_16_16.lc_trk_g1_1 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 269)  (845 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 269)  (846 269)  routing T_16_16.lc_trk_g0_3 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (36 13)  (852 269)  (852 269)  LC_6 Logic Functioning bit
 (37 13)  (853 269)  (853 269)  LC_6 Logic Functioning bit
 (38 13)  (854 269)  (854 269)  LC_6 Logic Functioning bit
 (39 13)  (855 269)  (855 269)  LC_6 Logic Functioning bit
 (43 13)  (859 269)  (859 269)  LC_6 Logic Functioning bit
 (17 14)  (833 270)  (833 270)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (834 270)  (834 270)  routing T_16_16.wire_logic_cluster/lc_5/out <X> T_16_16.lc_trk_g3_5
 (21 14)  (837 270)  (837 270)  routing T_16_16.sp4_v_t_26 <X> T_16_16.lc_trk_g3_7
 (22 14)  (838 270)  (838 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (839 270)  (839 270)  routing T_16_16.sp4_v_t_26 <X> T_16_16.lc_trk_g3_7
 (26 14)  (842 270)  (842 270)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 270)  (843 270)  routing T_16_16.lc_trk_g1_1 <X> T_16_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 270)  (845 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 270)  (847 270)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 270)  (848 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 270)  (850 270)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 270)  (852 270)  LC_7 Logic Functioning bit
 (38 14)  (854 270)  (854 270)  LC_7 Logic Functioning bit
 (41 14)  (857 270)  (857 270)  LC_7 Logic Functioning bit
 (43 14)  (859 270)  (859 270)  LC_7 Logic Functioning bit
 (51 14)  (867 270)  (867 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (21 15)  (837 271)  (837 271)  routing T_16_16.sp4_v_t_26 <X> T_16_16.lc_trk_g3_7
 (26 15)  (842 271)  (842 271)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 271)  (844 271)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 271)  (845 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (852 271)  (852 271)  LC_7 Logic Functioning bit
 (37 15)  (853 271)  (853 271)  LC_7 Logic Functioning bit
 (38 15)  (854 271)  (854 271)  LC_7 Logic Functioning bit
 (39 15)  (855 271)  (855 271)  LC_7 Logic Functioning bit
 (41 15)  (857 271)  (857 271)  LC_7 Logic Functioning bit
 (43 15)  (859 271)  (859 271)  LC_7 Logic Functioning bit
 (46 15)  (862 271)  (862 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_17_16

 (0 2)  (874 258)  (874 258)  routing T_17_16.glb_netwk_6 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (1 2)  (875 258)  (875 258)  routing T_17_16.glb_netwk_6 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (2 2)  (876 258)  (876 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 3)  (896 259)  (896 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (897 259)  (897 259)  routing T_17_16.sp4_v_b_22 <X> T_17_16.lc_trk_g0_6
 (24 3)  (898 259)  (898 259)  routing T_17_16.sp4_v_b_22 <X> T_17_16.lc_trk_g0_6
 (19 8)  (893 264)  (893 264)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (31 10)  (905 266)  (905 266)  routing T_17_16.lc_trk_g0_6 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 266)  (906 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (910 266)  (910 266)  LC_5 Logic Functioning bit
 (37 10)  (911 266)  (911 266)  LC_5 Logic Functioning bit
 (38 10)  (912 266)  (912 266)  LC_5 Logic Functioning bit
 (39 10)  (913 266)  (913 266)  LC_5 Logic Functioning bit
 (45 10)  (919 266)  (919 266)  LC_5 Logic Functioning bit
 (46 10)  (920 266)  (920 266)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (31 11)  (905 267)  (905 267)  routing T_17_16.lc_trk_g0_6 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 267)  (910 267)  LC_5 Logic Functioning bit
 (37 11)  (911 267)  (911 267)  LC_5 Logic Functioning bit
 (38 11)  (912 267)  (912 267)  LC_5 Logic Functioning bit
 (39 11)  (913 267)  (913 267)  LC_5 Logic Functioning bit
 (4 14)  (878 270)  (878 270)  routing T_17_16.sp4_v_b_1 <X> T_17_16.sp4_v_t_44
 (6 14)  (880 270)  (880 270)  routing T_17_16.sp4_v_b_1 <X> T_17_16.sp4_v_t_44


LogicTile_18_16

 (27 0)  (955 256)  (955 256)  routing T_18_16.lc_trk_g3_0 <X> T_18_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 256)  (956 256)  routing T_18_16.lc_trk_g3_0 <X> T_18_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 256)  (957 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 256)  (960 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (964 256)  (964 256)  LC_0 Logic Functioning bit
 (37 0)  (965 256)  (965 256)  LC_0 Logic Functioning bit
 (38 0)  (966 256)  (966 256)  LC_0 Logic Functioning bit
 (39 0)  (967 256)  (967 256)  LC_0 Logic Functioning bit
 (44 0)  (972 256)  (972 256)  LC_0 Logic Functioning bit
 (45 0)  (973 256)  (973 256)  LC_0 Logic Functioning bit
 (47 0)  (975 256)  (975 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (53 0)  (981 256)  (981 256)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (40 1)  (968 257)  (968 257)  LC_0 Logic Functioning bit
 (41 1)  (969 257)  (969 257)  LC_0 Logic Functioning bit
 (42 1)  (970 257)  (970 257)  LC_0 Logic Functioning bit
 (43 1)  (971 257)  (971 257)  LC_0 Logic Functioning bit
 (48 1)  (976 257)  (976 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (977 257)  (977 257)  Carry_In_Mux bit 

 (0 2)  (928 258)  (928 258)  routing T_18_16.glb_netwk_6 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (1 2)  (929 258)  (929 258)  routing T_18_16.glb_netwk_6 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (2 2)  (930 258)  (930 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (955 258)  (955 258)  routing T_18_16.lc_trk_g3_1 <X> T_18_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 258)  (956 258)  routing T_18_16.lc_trk_g3_1 <X> T_18_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 258)  (957 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 258)  (960 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 258)  (964 258)  LC_1 Logic Functioning bit
 (37 2)  (965 258)  (965 258)  LC_1 Logic Functioning bit
 (38 2)  (966 258)  (966 258)  LC_1 Logic Functioning bit
 (39 2)  (967 258)  (967 258)  LC_1 Logic Functioning bit
 (44 2)  (972 258)  (972 258)  LC_1 Logic Functioning bit
 (45 2)  (973 258)  (973 258)  LC_1 Logic Functioning bit
 (47 2)  (975 258)  (975 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (53 2)  (981 258)  (981 258)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (40 3)  (968 259)  (968 259)  LC_1 Logic Functioning bit
 (41 3)  (969 259)  (969 259)  LC_1 Logic Functioning bit
 (42 3)  (970 259)  (970 259)  LC_1 Logic Functioning bit
 (43 3)  (971 259)  (971 259)  LC_1 Logic Functioning bit
 (48 3)  (976 259)  (976 259)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (21 4)  (949 260)  (949 260)  routing T_18_16.wire_logic_cluster/lc_3/out <X> T_18_16.lc_trk_g1_3
 (22 4)  (950 260)  (950 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (953 260)  (953 260)  routing T_18_16.wire_logic_cluster/lc_2/out <X> T_18_16.lc_trk_g1_2
 (27 4)  (955 260)  (955 260)  routing T_18_16.lc_trk_g1_2 <X> T_18_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 260)  (957 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 260)  (960 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 260)  (964 260)  LC_2 Logic Functioning bit
 (37 4)  (965 260)  (965 260)  LC_2 Logic Functioning bit
 (38 4)  (966 260)  (966 260)  LC_2 Logic Functioning bit
 (39 4)  (967 260)  (967 260)  LC_2 Logic Functioning bit
 (44 4)  (972 260)  (972 260)  LC_2 Logic Functioning bit
 (45 4)  (973 260)  (973 260)  LC_2 Logic Functioning bit
 (47 4)  (975 260)  (975 260)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (53 4)  (981 260)  (981 260)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (22 5)  (950 261)  (950 261)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (958 261)  (958 261)  routing T_18_16.lc_trk_g1_2 <X> T_18_16.wire_logic_cluster/lc_2/in_1
 (40 5)  (968 261)  (968 261)  LC_2 Logic Functioning bit
 (41 5)  (969 261)  (969 261)  LC_2 Logic Functioning bit
 (42 5)  (970 261)  (970 261)  LC_2 Logic Functioning bit
 (43 5)  (971 261)  (971 261)  LC_2 Logic Functioning bit
 (52 5)  (980 261)  (980 261)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (27 6)  (955 262)  (955 262)  routing T_18_16.lc_trk_g1_3 <X> T_18_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 262)  (957 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 262)  (960 262)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (965 262)  (965 262)  LC_3 Logic Functioning bit
 (39 6)  (967 262)  (967 262)  LC_3 Logic Functioning bit
 (41 6)  (969 262)  (969 262)  LC_3 Logic Functioning bit
 (43 6)  (971 262)  (971 262)  LC_3 Logic Functioning bit
 (45 6)  (973 262)  (973 262)  LC_3 Logic Functioning bit
 (47 6)  (975 262)  (975 262)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (48 6)  (976 262)  (976 262)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (53 6)  (981 262)  (981 262)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (30 7)  (958 263)  (958 263)  routing T_18_16.lc_trk_g1_3 <X> T_18_16.wire_logic_cluster/lc_3/in_1
 (37 7)  (965 263)  (965 263)  LC_3 Logic Functioning bit
 (39 7)  (967 263)  (967 263)  LC_3 Logic Functioning bit
 (41 7)  (969 263)  (969 263)  LC_3 Logic Functioning bit
 (43 7)  (971 263)  (971 263)  LC_3 Logic Functioning bit
 (2 8)  (930 264)  (930 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (9 10)  (937 266)  (937 266)  routing T_18_16.sp4_v_b_7 <X> T_18_16.sp4_h_l_42
 (14 10)  (942 266)  (942 266)  routing T_18_16.sp4_h_r_44 <X> T_18_16.lc_trk_g2_4
 (14 11)  (942 267)  (942 267)  routing T_18_16.sp4_h_r_44 <X> T_18_16.lc_trk_g2_4
 (15 11)  (943 267)  (943 267)  routing T_18_16.sp4_h_r_44 <X> T_18_16.lc_trk_g2_4
 (16 11)  (944 267)  (944 267)  routing T_18_16.sp4_h_r_44 <X> T_18_16.lc_trk_g2_4
 (17 11)  (945 267)  (945 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (14 12)  (942 268)  (942 268)  routing T_18_16.wire_logic_cluster/lc_0/out <X> T_18_16.lc_trk_g3_0
 (17 12)  (945 268)  (945 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 268)  (946 268)  routing T_18_16.wire_logic_cluster/lc_1/out <X> T_18_16.lc_trk_g3_1
 (17 13)  (945 269)  (945 269)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (928 270)  (928 270)  routing T_18_16.lc_trk_g2_4 <X> T_18_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 270)  (929 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (929 271)  (929 271)  routing T_18_16.lc_trk_g2_4 <X> T_18_16.wire_logic_cluster/lc_7/s_r


LogicTile_19_16

 (31 0)  (1013 256)  (1013 256)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 256)  (1014 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 256)  (1015 256)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 256)  (1016 256)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 256)  (1018 256)  LC_0 Logic Functioning bit
 (37 0)  (1019 256)  (1019 256)  LC_0 Logic Functioning bit
 (38 0)  (1020 256)  (1020 256)  LC_0 Logic Functioning bit
 (39 0)  (1021 256)  (1021 256)  LC_0 Logic Functioning bit
 (45 0)  (1027 256)  (1027 256)  LC_0 Logic Functioning bit
 (31 1)  (1013 257)  (1013 257)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (1018 257)  (1018 257)  LC_0 Logic Functioning bit
 (37 1)  (1019 257)  (1019 257)  LC_0 Logic Functioning bit
 (38 1)  (1020 257)  (1020 257)  LC_0 Logic Functioning bit
 (39 1)  (1021 257)  (1021 257)  LC_0 Logic Functioning bit
 (0 2)  (982 258)  (982 258)  routing T_19_16.glb_netwk_6 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (1 2)  (983 258)  (983 258)  routing T_19_16.glb_netwk_6 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (2 2)  (984 258)  (984 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 6)  (996 262)  (996 262)  routing T_19_16.wire_logic_cluster/lc_4/out <X> T_19_16.lc_trk_g1_4
 (10 7)  (992 263)  (992 263)  routing T_19_16.sp4_h_l_46 <X> T_19_16.sp4_v_t_41
 (17 7)  (999 263)  (999 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (14 8)  (996 264)  (996 264)  routing T_19_16.wire_logic_cluster/lc_0/out <X> T_19_16.lc_trk_g2_0
 (31 8)  (1013 264)  (1013 264)  routing T_19_16.lc_trk_g2_7 <X> T_19_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 264)  (1014 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 264)  (1015 264)  routing T_19_16.lc_trk_g2_7 <X> T_19_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 264)  (1018 264)  LC_4 Logic Functioning bit
 (37 8)  (1019 264)  (1019 264)  LC_4 Logic Functioning bit
 (38 8)  (1020 264)  (1020 264)  LC_4 Logic Functioning bit
 (39 8)  (1021 264)  (1021 264)  LC_4 Logic Functioning bit
 (45 8)  (1027 264)  (1027 264)  LC_4 Logic Functioning bit
 (17 9)  (999 265)  (999 265)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (31 9)  (1013 265)  (1013 265)  routing T_19_16.lc_trk_g2_7 <X> T_19_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (1018 265)  (1018 265)  LC_4 Logic Functioning bit
 (37 9)  (1019 265)  (1019 265)  LC_4 Logic Functioning bit
 (38 9)  (1020 265)  (1020 265)  LC_4 Logic Functioning bit
 (39 9)  (1021 265)  (1021 265)  LC_4 Logic Functioning bit
 (21 10)  (1003 266)  (1003 266)  routing T_19_16.wire_logic_cluster/lc_7/out <X> T_19_16.lc_trk_g2_7
 (22 10)  (1004 266)  (1004 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (31 12)  (1013 268)  (1013 268)  routing T_19_16.lc_trk_g1_4 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 268)  (1014 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 268)  (1016 268)  routing T_19_16.lc_trk_g1_4 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 268)  (1018 268)  LC_6 Logic Functioning bit
 (37 12)  (1019 268)  (1019 268)  LC_6 Logic Functioning bit
 (38 12)  (1020 268)  (1020 268)  LC_6 Logic Functioning bit
 (39 12)  (1021 268)  (1021 268)  LC_6 Logic Functioning bit
 (45 12)  (1027 268)  (1027 268)  LC_6 Logic Functioning bit
 (36 13)  (1018 269)  (1018 269)  LC_6 Logic Functioning bit
 (37 13)  (1019 269)  (1019 269)  LC_6 Logic Functioning bit
 (38 13)  (1020 269)  (1020 269)  LC_6 Logic Functioning bit
 (39 13)  (1021 269)  (1021 269)  LC_6 Logic Functioning bit
 (51 13)  (1033 269)  (1033 269)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (1034 269)  (1034 269)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (53 13)  (1035 269)  (1035 269)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (25 14)  (1007 270)  (1007 270)  routing T_19_16.sp4_h_r_46 <X> T_19_16.lc_trk_g3_6
 (32 14)  (1014 270)  (1014 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 270)  (1015 270)  routing T_19_16.lc_trk_g2_0 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 270)  (1018 270)  LC_7 Logic Functioning bit
 (37 14)  (1019 270)  (1019 270)  LC_7 Logic Functioning bit
 (38 14)  (1020 270)  (1020 270)  LC_7 Logic Functioning bit
 (39 14)  (1021 270)  (1021 270)  LC_7 Logic Functioning bit
 (45 14)  (1027 270)  (1027 270)  LC_7 Logic Functioning bit
 (22 15)  (1004 271)  (1004 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1005 271)  (1005 271)  routing T_19_16.sp4_h_r_46 <X> T_19_16.lc_trk_g3_6
 (24 15)  (1006 271)  (1006 271)  routing T_19_16.sp4_h_r_46 <X> T_19_16.lc_trk_g3_6
 (25 15)  (1007 271)  (1007 271)  routing T_19_16.sp4_h_r_46 <X> T_19_16.lc_trk_g3_6
 (36 15)  (1018 271)  (1018 271)  LC_7 Logic Functioning bit
 (37 15)  (1019 271)  (1019 271)  LC_7 Logic Functioning bit
 (38 15)  (1020 271)  (1020 271)  LC_7 Logic Functioning bit
 (39 15)  (1021 271)  (1021 271)  LC_7 Logic Functioning bit


LogicTile_20_16

 (9 0)  (1045 256)  (1045 256)  routing T_20_16.sp4_v_t_36 <X> T_20_16.sp4_h_r_1


LogicTile_21_16

 (4 2)  (1094 258)  (1094 258)  routing T_21_16.sp4_v_b_0 <X> T_21_16.sp4_v_t_37
 (11 2)  (1101 258)  (1101 258)  routing T_21_16.sp4_h_l_44 <X> T_21_16.sp4_v_t_39
 (3 11)  (1093 267)  (1093 267)  routing T_21_16.sp12_v_b_1 <X> T_21_16.sp12_h_l_22


LogicTile_22_16

 (13 1)  (1157 257)  (1157 257)  routing T_22_16.sp4_v_t_44 <X> T_22_16.sp4_h_r_2
 (14 1)  (1158 257)  (1158 257)  routing T_22_16.sp12_h_r_16 <X> T_22_16.lc_trk_g0_0
 (16 1)  (1160 257)  (1160 257)  routing T_22_16.sp12_h_r_16 <X> T_22_16.lc_trk_g0_0
 (17 1)  (1161 257)  (1161 257)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (29 2)  (1173 258)  (1173 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 258)  (1175 258)  routing T_22_16.lc_trk_g0_6 <X> T_22_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 258)  (1176 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (1179 258)  (1179 258)  routing T_22_16.lc_trk_g1_4 <X> T_22_16.input_2_1
 (36 2)  (1180 258)  (1180 258)  LC_1 Logic Functioning bit
 (38 2)  (1182 258)  (1182 258)  LC_1 Logic Functioning bit
 (41 2)  (1185 258)  (1185 258)  LC_1 Logic Functioning bit
 (42 2)  (1186 258)  (1186 258)  LC_1 Logic Functioning bit
 (46 2)  (1190 258)  (1190 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (22 3)  (1166 259)  (1166 259)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (1167 259)  (1167 259)  routing T_22_16.sp12_h_l_21 <X> T_22_16.lc_trk_g0_6
 (25 3)  (1169 259)  (1169 259)  routing T_22_16.sp12_h_l_21 <X> T_22_16.lc_trk_g0_6
 (26 3)  (1170 259)  (1170 259)  routing T_22_16.lc_trk_g1_2 <X> T_22_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (1171 259)  (1171 259)  routing T_22_16.lc_trk_g1_2 <X> T_22_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 259)  (1173 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (1175 259)  (1175 259)  routing T_22_16.lc_trk_g0_6 <X> T_22_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (1176 259)  (1176 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (1178 259)  (1178 259)  routing T_22_16.lc_trk_g1_4 <X> T_22_16.input_2_1
 (38 3)  (1182 259)  (1182 259)  LC_1 Logic Functioning bit
 (39 3)  (1183 259)  (1183 259)  LC_1 Logic Functioning bit
 (43 3)  (1187 259)  (1187 259)  LC_1 Logic Functioning bit
 (22 5)  (1166 261)  (1166 261)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (1167 261)  (1167 261)  routing T_22_16.sp12_h_l_17 <X> T_22_16.lc_trk_g1_2
 (25 5)  (1169 261)  (1169 261)  routing T_22_16.sp12_h_l_17 <X> T_22_16.lc_trk_g1_2
 (3 7)  (1147 263)  (1147 263)  routing T_22_16.sp12_h_l_23 <X> T_22_16.sp12_v_t_23
 (14 7)  (1158 263)  (1158 263)  routing T_22_16.sp12_h_r_20 <X> T_22_16.lc_trk_g1_4
 (16 7)  (1160 263)  (1160 263)  routing T_22_16.sp12_h_r_20 <X> T_22_16.lc_trk_g1_4
 (17 7)  (1161 263)  (1161 263)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4


LogicTile_24_16

 (8 1)  (1260 257)  (1260 257)  routing T_24_16.sp4_h_l_36 <X> T_24_16.sp4_v_b_1
 (9 1)  (1261 257)  (1261 257)  routing T_24_16.sp4_h_l_36 <X> T_24_16.sp4_v_b_1
 (0 2)  (1252 258)  (1252 258)  routing T_24_16.glb_netwk_6 <X> T_24_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 258)  (1253 258)  routing T_24_16.glb_netwk_6 <X> T_24_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 258)  (1254 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (1252 260)  (1252 260)  routing T_24_16.lc_trk_g2_2 <X> T_24_16.wire_logic_cluster/lc_7/cen
 (1 4)  (1253 260)  (1253 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (3 4)  (1255 260)  (1255 260)  routing T_24_16.sp12_v_b_0 <X> T_24_16.sp12_h_r_0
 (1 5)  (1253 261)  (1253 261)  routing T_24_16.lc_trk_g2_2 <X> T_24_16.wire_logic_cluster/lc_7/cen
 (3 5)  (1255 261)  (1255 261)  routing T_24_16.sp12_v_b_0 <X> T_24_16.sp12_h_r_0
 (6 8)  (1258 264)  (1258 264)  routing T_24_16.sp4_v_t_38 <X> T_24_16.sp4_v_b_6
 (5 9)  (1257 265)  (1257 265)  routing T_24_16.sp4_v_t_38 <X> T_24_16.sp4_v_b_6
 (22 9)  (1274 265)  (1274 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1275 265)  (1275 265)  routing T_24_16.sp4_h_l_15 <X> T_24_16.lc_trk_g2_2
 (24 9)  (1276 265)  (1276 265)  routing T_24_16.sp4_h_l_15 <X> T_24_16.lc_trk_g2_2
 (25 9)  (1277 265)  (1277 265)  routing T_24_16.sp4_h_l_15 <X> T_24_16.lc_trk_g2_2
 (0 14)  (1252 270)  (1252 270)  routing T_24_16.glb_netwk_4 <X> T_24_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 270)  (1253 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (1274 270)  (1274 270)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (1275 270)  (1275 270)  routing T_24_16.sp12_v_t_12 <X> T_24_16.lc_trk_g3_7
 (31 14)  (1283 270)  (1283 270)  routing T_24_16.lc_trk_g3_7 <X> T_24_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 270)  (1284 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 270)  (1285 270)  routing T_24_16.lc_trk_g3_7 <X> T_24_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 270)  (1286 270)  routing T_24_16.lc_trk_g3_7 <X> T_24_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 270)  (1288 270)  LC_7 Logic Functioning bit
 (37 14)  (1289 270)  (1289 270)  LC_7 Logic Functioning bit
 (38 14)  (1290 270)  (1290 270)  LC_7 Logic Functioning bit
 (39 14)  (1291 270)  (1291 270)  LC_7 Logic Functioning bit
 (45 14)  (1297 270)  (1297 270)  LC_7 Logic Functioning bit
 (52 14)  (1304 270)  (1304 270)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (31 15)  (1283 271)  (1283 271)  routing T_24_16.lc_trk_g3_7 <X> T_24_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (1288 271)  (1288 271)  LC_7 Logic Functioning bit
 (37 15)  (1289 271)  (1289 271)  LC_7 Logic Functioning bit
 (38 15)  (1290 271)  (1290 271)  LC_7 Logic Functioning bit
 (39 15)  (1291 271)  (1291 271)  LC_7 Logic Functioning bit
 (51 15)  (1303 271)  (1303 271)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


RAM_Tile_25_16

 (3 0)  (1309 256)  (1309 256)  routing T_25_16.sp12_v_t_23 <X> T_25_16.sp12_v_b_0
 (7 0)  (1313 256)  (1313 256)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 257)  (1313 257)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 258)  (1306 258)  routing T_25_16.glb_netwk_6 <X> T_25_16.wire_bram/ram/WCLK
 (1 2)  (1307 258)  (1307 258)  routing T_25_16.glb_netwk_6 <X> T_25_16.wire_bram/ram/WCLK
 (2 2)  (1308 258)  (1308 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 258)  (1313 258)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 259)  (1313 259)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (1307 260)  (1307 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (1313 260)  (1313 260)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (21 4)  (1327 260)  (1327 260)  routing T_25_16.sp12_h_l_0 <X> T_25_16.lc_trk_g1_3
 (22 4)  (1328 260)  (1328 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_0 lc_trk_g1_3
 (24 4)  (1330 260)  (1330 260)  routing T_25_16.sp12_h_l_0 <X> T_25_16.lc_trk_g1_3
 (0 5)  (1306 261)  (1306 261)  routing T_25_16.lc_trk_g1_3 <X> T_25_16.wire_bram/ram/WCLKE
 (1 5)  (1307 261)  (1307 261)  routing T_25_16.lc_trk_g1_3 <X> T_25_16.wire_bram/ram/WCLKE
 (7 5)  (1313 261)  (1313 261)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (21 5)  (1327 261)  (1327 261)  routing T_25_16.sp12_h_l_0 <X> T_25_16.lc_trk_g1_3
 (7 6)  (1313 262)  (1313 262)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (7 7)  (1313 263)  (1313 263)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (17 8)  (1323 264)  (1323 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (28 8)  (1334 264)  (1334 264)  routing T_25_16.lc_trk_g2_1 <X> T_25_16.wire_bram/ram/WDATA_3
 (29 8)  (1335 264)  (1335 264)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_3
 (18 9)  (1324 265)  (1324 265)  routing T_25_16.sp4_r_v_b_33 <X> T_25_16.lc_trk_g2_1
 (8 11)  (1314 267)  (1314 267)  routing T_25_16.sp4_h_l_42 <X> T_25_16.sp4_v_t_42
 (17 11)  (1323 267)  (1323 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (9 13)  (1315 269)  (1315 269)  routing T_25_16.sp4_v_t_47 <X> T_25_16.sp4_v_b_10
 (0 14)  (1306 270)  (1306 270)  routing T_25_16.lc_trk_g2_4 <X> T_25_16.wire_bram/ram/WE
 (1 14)  (1307 270)  (1307 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 271)  (1307 271)  routing T_25_16.lc_trk_g2_4 <X> T_25_16.wire_bram/ram/WE


LogicTile_12_15

 (22 1)  (622 241)  (622 241)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (624 241)  (624 241)  routing T_12_15.bot_op_2 <X> T_12_15.lc_trk_g0_2
 (0 2)  (600 242)  (600 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (1 2)  (601 242)  (601 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (631 242)  (631 242)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 242)  (632 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 242)  (634 242)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 242)  (636 242)  LC_1 Logic Functioning bit
 (37 2)  (637 242)  (637 242)  LC_1 Logic Functioning bit
 (38 2)  (638 242)  (638 242)  LC_1 Logic Functioning bit
 (39 2)  (639 242)  (639 242)  LC_1 Logic Functioning bit
 (45 2)  (645 242)  (645 242)  LC_1 Logic Functioning bit
 (31 3)  (631 243)  (631 243)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 243)  (636 243)  LC_1 Logic Functioning bit
 (37 3)  (637 243)  (637 243)  LC_1 Logic Functioning bit
 (38 3)  (638 243)  (638 243)  LC_1 Logic Functioning bit
 (39 3)  (639 243)  (639 243)  LC_1 Logic Functioning bit
 (21 6)  (621 246)  (621 246)  routing T_12_15.wire_logic_cluster/lc_7/out <X> T_12_15.lc_trk_g1_7
 (22 6)  (622 246)  (622 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (17 10)  (617 250)  (617 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (618 250)  (618 250)  routing T_12_15.wire_logic_cluster/lc_5/out <X> T_12_15.lc_trk_g2_5
 (25 10)  (625 250)  (625 250)  routing T_12_15.wire_logic_cluster/lc_6/out <X> T_12_15.lc_trk_g2_6
 (26 10)  (626 250)  (626 250)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 250)  (627 250)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 250)  (628 250)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 250)  (629 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 250)  (632 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (41 10)  (641 250)  (641 250)  LC_5 Logic Functioning bit
 (43 10)  (643 250)  (643 250)  LC_5 Logic Functioning bit
 (45 10)  (645 250)  (645 250)  LC_5 Logic Functioning bit
 (22 11)  (622 251)  (622 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (627 251)  (627 251)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 251)  (628 251)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 251)  (629 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 251)  (630 251)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 251)  (631 251)  routing T_12_15.lc_trk_g0_2 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (40 11)  (640 251)  (640 251)  LC_5 Logic Functioning bit
 (41 11)  (641 251)  (641 251)  LC_5 Logic Functioning bit
 (42 11)  (642 251)  (642 251)  LC_5 Logic Functioning bit
 (43 11)  (643 251)  (643 251)  LC_5 Logic Functioning bit
 (22 12)  (622 252)  (622 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (31 12)  (631 252)  (631 252)  routing T_12_15.lc_trk_g2_5 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 252)  (632 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 252)  (633 252)  routing T_12_15.lc_trk_g2_5 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 252)  (636 252)  LC_6 Logic Functioning bit
 (37 12)  (637 252)  (637 252)  LC_6 Logic Functioning bit
 (38 12)  (638 252)  (638 252)  LC_6 Logic Functioning bit
 (39 12)  (639 252)  (639 252)  LC_6 Logic Functioning bit
 (45 12)  (645 252)  (645 252)  LC_6 Logic Functioning bit
 (36 13)  (636 253)  (636 253)  LC_6 Logic Functioning bit
 (37 13)  (637 253)  (637 253)  LC_6 Logic Functioning bit
 (38 13)  (638 253)  (638 253)  LC_6 Logic Functioning bit
 (39 13)  (639 253)  (639 253)  LC_6 Logic Functioning bit
 (4 14)  (604 254)  (604 254)  routing T_12_15.sp4_h_r_3 <X> T_12_15.sp4_v_t_44
 (6 14)  (606 254)  (606 254)  routing T_12_15.sp4_h_r_3 <X> T_12_15.sp4_v_t_44
 (31 14)  (631 254)  (631 254)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 254)  (632 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 254)  (633 254)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 254)  (636 254)  LC_7 Logic Functioning bit
 (37 14)  (637 254)  (637 254)  LC_7 Logic Functioning bit
 (38 14)  (638 254)  (638 254)  LC_7 Logic Functioning bit
 (39 14)  (639 254)  (639 254)  LC_7 Logic Functioning bit
 (45 14)  (645 254)  (645 254)  LC_7 Logic Functioning bit
 (5 15)  (605 255)  (605 255)  routing T_12_15.sp4_h_r_3 <X> T_12_15.sp4_v_t_44
 (17 15)  (617 255)  (617 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (31 15)  (631 255)  (631 255)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 255)  (636 255)  LC_7 Logic Functioning bit
 (37 15)  (637 255)  (637 255)  LC_7 Logic Functioning bit
 (38 15)  (638 255)  (638 255)  LC_7 Logic Functioning bit
 (39 15)  (639 255)  (639 255)  LC_7 Logic Functioning bit


LogicTile_13_15

 (0 2)  (654 242)  (654 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (1 2)  (655 242)  (655 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 4)  (669 244)  (669 244)  routing T_13_15.lft_op_1 <X> T_13_15.lc_trk_g1_1
 (17 4)  (671 244)  (671 244)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (672 244)  (672 244)  routing T_13_15.lft_op_1 <X> T_13_15.lc_trk_g1_1
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 250)  (688 250)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 250)  (690 250)  LC_5 Logic Functioning bit
 (37 10)  (691 250)  (691 250)  LC_5 Logic Functioning bit
 (38 10)  (692 250)  (692 250)  LC_5 Logic Functioning bit
 (39 10)  (693 250)  (693 250)  LC_5 Logic Functioning bit
 (45 10)  (699 250)  (699 250)  LC_5 Logic Functioning bit
 (36 11)  (690 251)  (690 251)  LC_5 Logic Functioning bit
 (37 11)  (691 251)  (691 251)  LC_5 Logic Functioning bit
 (38 11)  (692 251)  (692 251)  LC_5 Logic Functioning bit
 (39 11)  (693 251)  (693 251)  LC_5 Logic Functioning bit


LogicTile_16_15

 (13 1)  (829 241)  (829 241)  routing T_16_15.sp4_v_t_44 <X> T_16_15.sp4_h_r_2
 (10 4)  (826 244)  (826 244)  routing T_16_15.sp4_v_t_46 <X> T_16_15.sp4_h_r_4
 (5 6)  (821 246)  (821 246)  routing T_16_15.sp4_v_t_44 <X> T_16_15.sp4_h_l_38
 (4 7)  (820 247)  (820 247)  routing T_16_15.sp4_v_t_44 <X> T_16_15.sp4_h_l_38
 (6 7)  (822 247)  (822 247)  routing T_16_15.sp4_v_t_44 <X> T_16_15.sp4_h_l_38


LogicTile_17_15

 (28 0)  (902 240)  (902 240)  routing T_17_15.lc_trk_g2_1 <X> T_17_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 240)  (903 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 240)  (906 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 240)  (907 240)  routing T_17_15.lc_trk_g3_0 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 240)  (908 240)  routing T_17_15.lc_trk_g3_0 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (37 0)  (911 240)  (911 240)  LC_0 Logic Functioning bit
 (39 0)  (913 240)  (913 240)  LC_0 Logic Functioning bit
 (40 0)  (914 240)  (914 240)  LC_0 Logic Functioning bit
 (42 0)  (916 240)  (916 240)  LC_0 Logic Functioning bit
 (26 1)  (900 241)  (900 241)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 241)  (902 241)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 241)  (903 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (36 1)  (910 241)  (910 241)  LC_0 Logic Functioning bit
 (37 1)  (911 241)  (911 241)  LC_0 Logic Functioning bit
 (38 1)  (912 241)  (912 241)  LC_0 Logic Functioning bit
 (39 1)  (913 241)  (913 241)  LC_0 Logic Functioning bit
 (41 1)  (915 241)  (915 241)  LC_0 Logic Functioning bit
 (43 1)  (917 241)  (917 241)  LC_0 Logic Functioning bit
 (14 2)  (888 242)  (888 242)  routing T_17_15.wire_logic_cluster/lc_4/out <X> T_17_15.lc_trk_g0_4
 (28 2)  (902 242)  (902 242)  routing T_17_15.lc_trk_g2_0 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 242)  (903 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 242)  (906 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 242)  (907 242)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 242)  (908 242)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 242)  (910 242)  LC_1 Logic Functioning bit
 (37 2)  (911 242)  (911 242)  LC_1 Logic Functioning bit
 (38 2)  (912 242)  (912 242)  LC_1 Logic Functioning bit
 (41 2)  (915 242)  (915 242)  LC_1 Logic Functioning bit
 (43 2)  (917 242)  (917 242)  LC_1 Logic Functioning bit
 (17 3)  (891 243)  (891 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (28 3)  (902 243)  (902 243)  routing T_17_15.lc_trk_g2_1 <X> T_17_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 243)  (903 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 243)  (905 243)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 243)  (906 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (907 243)  (907 243)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.input_2_1
 (34 3)  (908 243)  (908 243)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.input_2_1
 (35 3)  (909 243)  (909 243)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.input_2_1
 (36 3)  (910 243)  (910 243)  LC_1 Logic Functioning bit
 (38 3)  (912 243)  (912 243)  LC_1 Logic Functioning bit
 (39 3)  (913 243)  (913 243)  LC_1 Logic Functioning bit
 (40 3)  (914 243)  (914 243)  LC_1 Logic Functioning bit
 (41 3)  (915 243)  (915 243)  LC_1 Logic Functioning bit
 (43 3)  (917 243)  (917 243)  LC_1 Logic Functioning bit
 (14 4)  (888 244)  (888 244)  routing T_17_15.wire_logic_cluster/lc_0/out <X> T_17_15.lc_trk_g1_0
 (17 5)  (891 245)  (891 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (28 6)  (902 246)  (902 246)  routing T_17_15.lc_trk_g2_0 <X> T_17_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 246)  (903 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 246)  (906 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 246)  (907 246)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 246)  (908 246)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (37 6)  (911 246)  (911 246)  LC_3 Logic Functioning bit
 (39 6)  (913 246)  (913 246)  LC_3 Logic Functioning bit
 (40 6)  (914 246)  (914 246)  LC_3 Logic Functioning bit
 (41 6)  (915 246)  (915 246)  LC_3 Logic Functioning bit
 (42 6)  (916 246)  (916 246)  LC_3 Logic Functioning bit
 (43 6)  (917 246)  (917 246)  LC_3 Logic Functioning bit
 (31 7)  (905 247)  (905 247)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (37 7)  (911 247)  (911 247)  LC_3 Logic Functioning bit
 (39 7)  (913 247)  (913 247)  LC_3 Logic Functioning bit
 (40 7)  (914 247)  (914 247)  LC_3 Logic Functioning bit
 (41 7)  (915 247)  (915 247)  LC_3 Logic Functioning bit
 (42 7)  (916 247)  (916 247)  LC_3 Logic Functioning bit
 (43 7)  (917 247)  (917 247)  LC_3 Logic Functioning bit
 (15 8)  (889 248)  (889 248)  routing T_17_15.tnr_op_1 <X> T_17_15.lc_trk_g2_1
 (17 8)  (891 248)  (891 248)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (26 8)  (900 248)  (900 248)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 248)  (901 248)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 248)  (902 248)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 248)  (903 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 248)  (906 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 248)  (907 248)  routing T_17_15.lc_trk_g2_1 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 248)  (910 248)  LC_4 Logic Functioning bit
 (37 8)  (911 248)  (911 248)  LC_4 Logic Functioning bit
 (38 8)  (912 248)  (912 248)  LC_4 Logic Functioning bit
 (40 8)  (914 248)  (914 248)  LC_4 Logic Functioning bit
 (42 8)  (916 248)  (916 248)  LC_4 Logic Functioning bit
 (43 8)  (917 248)  (917 248)  LC_4 Logic Functioning bit
 (50 8)  (924 248)  (924 248)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (889 249)  (889 249)  routing T_17_15.tnr_op_0 <X> T_17_15.lc_trk_g2_0
 (17 9)  (891 249)  (891 249)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (896 249)  (896 249)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (898 249)  (898 249)  routing T_17_15.tnr_op_2 <X> T_17_15.lc_trk_g2_2
 (26 9)  (900 249)  (900 249)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 249)  (901 249)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 249)  (902 249)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 249)  (903 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 249)  (904 249)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (36 9)  (910 249)  (910 249)  LC_4 Logic Functioning bit
 (37 9)  (911 249)  (911 249)  LC_4 Logic Functioning bit
 (38 9)  (912 249)  (912 249)  LC_4 Logic Functioning bit
 (40 9)  (914 249)  (914 249)  LC_4 Logic Functioning bit
 (41 9)  (915 249)  (915 249)  LC_4 Logic Functioning bit
 (42 9)  (916 249)  (916 249)  LC_4 Logic Functioning bit
 (43 9)  (917 249)  (917 249)  LC_4 Logic Functioning bit
 (28 10)  (902 250)  (902 250)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 250)  (903 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 250)  (905 250)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 250)  (906 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 250)  (907 250)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 250)  (908 250)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (37 10)  (911 250)  (911 250)  LC_5 Logic Functioning bit
 (39 10)  (913 250)  (913 250)  LC_5 Logic Functioning bit
 (30 11)  (904 251)  (904 251)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 251)  (905 251)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (37 11)  (911 251)  (911 251)  LC_5 Logic Functioning bit
 (39 11)  (913 251)  (913 251)  LC_5 Logic Functioning bit
 (17 12)  (891 252)  (891 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 252)  (892 252)  routing T_17_15.wire_logic_cluster/lc_1/out <X> T_17_15.lc_trk_g3_1
 (22 12)  (896 252)  (896 252)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (898 252)  (898 252)  routing T_17_15.tnr_op_3 <X> T_17_15.lc_trk_g3_3
 (28 12)  (902 252)  (902 252)  routing T_17_15.lc_trk_g2_1 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 252)  (903 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 252)  (906 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 252)  (907 252)  routing T_17_15.lc_trk_g3_0 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 252)  (908 252)  routing T_17_15.lc_trk_g3_0 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (37 12)  (911 252)  (911 252)  LC_6 Logic Functioning bit
 (38 12)  (912 252)  (912 252)  LC_6 Logic Functioning bit
 (39 12)  (913 252)  (913 252)  LC_6 Logic Functioning bit
 (40 12)  (914 252)  (914 252)  LC_6 Logic Functioning bit
 (41 12)  (915 252)  (915 252)  LC_6 Logic Functioning bit
 (42 12)  (916 252)  (916 252)  LC_6 Logic Functioning bit
 (50 12)  (924 252)  (924 252)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (889 253)  (889 253)  routing T_17_15.tnr_op_0 <X> T_17_15.lc_trk_g3_0
 (17 13)  (891 253)  (891 253)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (896 253)  (896 253)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (898 253)  (898 253)  routing T_17_15.tnr_op_2 <X> T_17_15.lc_trk_g3_2
 (26 13)  (900 253)  (900 253)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 253)  (901 253)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 253)  (902 253)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 253)  (903 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (911 253)  (911 253)  LC_6 Logic Functioning bit
 (38 13)  (912 253)  (912 253)  LC_6 Logic Functioning bit
 (39 13)  (913 253)  (913 253)  LC_6 Logic Functioning bit
 (40 13)  (914 253)  (914 253)  LC_6 Logic Functioning bit
 (41 13)  (915 253)  (915 253)  LC_6 Logic Functioning bit
 (42 13)  (916 253)  (916 253)  LC_6 Logic Functioning bit
 (43 13)  (917 253)  (917 253)  LC_6 Logic Functioning bit
 (21 14)  (895 254)  (895 254)  routing T_17_15.rgt_op_7 <X> T_17_15.lc_trk_g3_7
 (22 14)  (896 254)  (896 254)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (898 254)  (898 254)  routing T_17_15.rgt_op_7 <X> T_17_15.lc_trk_g3_7
 (27 14)  (901 254)  (901 254)  routing T_17_15.lc_trk_g3_1 <X> T_17_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 254)  (902 254)  routing T_17_15.lc_trk_g3_1 <X> T_17_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 254)  (903 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 254)  (905 254)  routing T_17_15.lc_trk_g0_4 <X> T_17_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 254)  (906 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (38 14)  (912 254)  (912 254)  LC_7 Logic Functioning bit
 (41 14)  (915 254)  (915 254)  LC_7 Logic Functioning bit
 (43 14)  (917 254)  (917 254)  LC_7 Logic Functioning bit
 (50 14)  (924 254)  (924 254)  Cascade bit: LH_LC07_inmux02_5

 (27 15)  (901 255)  (901 255)  routing T_17_15.lc_trk_g1_0 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 255)  (903 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (910 255)  (910 255)  LC_7 Logic Functioning bit
 (37 15)  (911 255)  (911 255)  LC_7 Logic Functioning bit
 (39 15)  (913 255)  (913 255)  LC_7 Logic Functioning bit
 (40 15)  (914 255)  (914 255)  LC_7 Logic Functioning bit
 (42 15)  (916 255)  (916 255)  LC_7 Logic Functioning bit


LogicTile_18_15

 (27 0)  (955 240)  (955 240)  routing T_18_15.lc_trk_g3_0 <X> T_18_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 240)  (956 240)  routing T_18_15.lc_trk_g3_0 <X> T_18_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 240)  (957 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 240)  (960 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 240)  (961 240)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 240)  (962 240)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 240)  (964 240)  LC_0 Logic Functioning bit
 (37 0)  (965 240)  (965 240)  LC_0 Logic Functioning bit
 (38 0)  (966 240)  (966 240)  LC_0 Logic Functioning bit
 (39 0)  (967 240)  (967 240)  LC_0 Logic Functioning bit
 (44 0)  (972 240)  (972 240)  LC_0 Logic Functioning bit
 (45 0)  (973 240)  (973 240)  LC_0 Logic Functioning bit
 (31 1)  (959 241)  (959 241)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 241)  (960 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (961 241)  (961 241)  routing T_18_15.lc_trk_g2_2 <X> T_18_15.input_2_0
 (35 1)  (963 241)  (963 241)  routing T_18_15.lc_trk_g2_2 <X> T_18_15.input_2_0
 (40 1)  (968 241)  (968 241)  LC_0 Logic Functioning bit
 (41 1)  (969 241)  (969 241)  LC_0 Logic Functioning bit
 (42 1)  (970 241)  (970 241)  LC_0 Logic Functioning bit
 (43 1)  (971 241)  (971 241)  LC_0 Logic Functioning bit
 (0 2)  (928 242)  (928 242)  routing T_18_15.glb_netwk_6 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (1 2)  (929 242)  (929 242)  routing T_18_15.glb_netwk_6 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (2 2)  (930 242)  (930 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (955 242)  (955 242)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 242)  (956 242)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 242)  (957 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 242)  (960 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 242)  (964 242)  LC_1 Logic Functioning bit
 (37 2)  (965 242)  (965 242)  LC_1 Logic Functioning bit
 (38 2)  (966 242)  (966 242)  LC_1 Logic Functioning bit
 (39 2)  (967 242)  (967 242)  LC_1 Logic Functioning bit
 (44 2)  (972 242)  (972 242)  LC_1 Logic Functioning bit
 (45 2)  (973 242)  (973 242)  LC_1 Logic Functioning bit
 (40 3)  (968 243)  (968 243)  LC_1 Logic Functioning bit
 (41 3)  (969 243)  (969 243)  LC_1 Logic Functioning bit
 (42 3)  (970 243)  (970 243)  LC_1 Logic Functioning bit
 (43 3)  (971 243)  (971 243)  LC_1 Logic Functioning bit
 (21 4)  (949 244)  (949 244)  routing T_18_15.wire_logic_cluster/lc_3/out <X> T_18_15.lc_trk_g1_3
 (22 4)  (950 244)  (950 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (953 244)  (953 244)  routing T_18_15.wire_logic_cluster/lc_2/out <X> T_18_15.lc_trk_g1_2
 (27 4)  (955 244)  (955 244)  routing T_18_15.lc_trk_g1_2 <X> T_18_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 244)  (957 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 244)  (960 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 244)  (964 244)  LC_2 Logic Functioning bit
 (37 4)  (965 244)  (965 244)  LC_2 Logic Functioning bit
 (38 4)  (966 244)  (966 244)  LC_2 Logic Functioning bit
 (39 4)  (967 244)  (967 244)  LC_2 Logic Functioning bit
 (44 4)  (972 244)  (972 244)  LC_2 Logic Functioning bit
 (45 4)  (973 244)  (973 244)  LC_2 Logic Functioning bit
 (48 4)  (976 244)  (976 244)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (22 5)  (950 245)  (950 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (958 245)  (958 245)  routing T_18_15.lc_trk_g1_2 <X> T_18_15.wire_logic_cluster/lc_2/in_1
 (40 5)  (968 245)  (968 245)  LC_2 Logic Functioning bit
 (41 5)  (969 245)  (969 245)  LC_2 Logic Functioning bit
 (42 5)  (970 245)  (970 245)  LC_2 Logic Functioning bit
 (43 5)  (971 245)  (971 245)  LC_2 Logic Functioning bit
 (17 6)  (945 246)  (945 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 246)  (946 246)  routing T_18_15.wire_logic_cluster/lc_5/out <X> T_18_15.lc_trk_g1_5
 (25 6)  (953 246)  (953 246)  routing T_18_15.wire_logic_cluster/lc_6/out <X> T_18_15.lc_trk_g1_6
 (27 6)  (955 246)  (955 246)  routing T_18_15.lc_trk_g1_3 <X> T_18_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 246)  (957 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 246)  (960 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 246)  (964 246)  LC_3 Logic Functioning bit
 (37 6)  (965 246)  (965 246)  LC_3 Logic Functioning bit
 (38 6)  (966 246)  (966 246)  LC_3 Logic Functioning bit
 (39 6)  (967 246)  (967 246)  LC_3 Logic Functioning bit
 (44 6)  (972 246)  (972 246)  LC_3 Logic Functioning bit
 (45 6)  (973 246)  (973 246)  LC_3 Logic Functioning bit
 (46 6)  (974 246)  (974 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (976 246)  (976 246)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (22 7)  (950 247)  (950 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (958 247)  (958 247)  routing T_18_15.lc_trk_g1_3 <X> T_18_15.wire_logic_cluster/lc_3/in_1
 (40 7)  (968 247)  (968 247)  LC_3 Logic Functioning bit
 (41 7)  (969 247)  (969 247)  LC_3 Logic Functioning bit
 (42 7)  (970 247)  (970 247)  LC_3 Logic Functioning bit
 (43 7)  (971 247)  (971 247)  LC_3 Logic Functioning bit
 (51 7)  (979 247)  (979 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (27 8)  (955 248)  (955 248)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 248)  (956 248)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 248)  (957 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 248)  (958 248)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 248)  (960 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (964 248)  (964 248)  LC_4 Logic Functioning bit
 (37 8)  (965 248)  (965 248)  LC_4 Logic Functioning bit
 (38 8)  (966 248)  (966 248)  LC_4 Logic Functioning bit
 (39 8)  (967 248)  (967 248)  LC_4 Logic Functioning bit
 (44 8)  (972 248)  (972 248)  LC_4 Logic Functioning bit
 (45 8)  (973 248)  (973 248)  LC_4 Logic Functioning bit
 (46 8)  (974 248)  (974 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (53 8)  (981 248)  (981 248)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (22 9)  (950 249)  (950 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (951 249)  (951 249)  routing T_18_15.sp4_h_l_15 <X> T_18_15.lc_trk_g2_2
 (24 9)  (952 249)  (952 249)  routing T_18_15.sp4_h_l_15 <X> T_18_15.lc_trk_g2_2
 (25 9)  (953 249)  (953 249)  routing T_18_15.sp4_h_l_15 <X> T_18_15.lc_trk_g2_2
 (40 9)  (968 249)  (968 249)  LC_4 Logic Functioning bit
 (41 9)  (969 249)  (969 249)  LC_4 Logic Functioning bit
 (42 9)  (970 249)  (970 249)  LC_4 Logic Functioning bit
 (43 9)  (971 249)  (971 249)  LC_4 Logic Functioning bit
 (48 9)  (976 249)  (976 249)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (27 10)  (955 250)  (955 250)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 250)  (957 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 250)  (958 250)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 250)  (960 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (964 250)  (964 250)  LC_5 Logic Functioning bit
 (37 10)  (965 250)  (965 250)  LC_5 Logic Functioning bit
 (38 10)  (966 250)  (966 250)  LC_5 Logic Functioning bit
 (39 10)  (967 250)  (967 250)  LC_5 Logic Functioning bit
 (44 10)  (972 250)  (972 250)  LC_5 Logic Functioning bit
 (45 10)  (973 250)  (973 250)  LC_5 Logic Functioning bit
 (14 11)  (942 251)  (942 251)  routing T_18_15.sp4_h_l_17 <X> T_18_15.lc_trk_g2_4
 (15 11)  (943 251)  (943 251)  routing T_18_15.sp4_h_l_17 <X> T_18_15.lc_trk_g2_4
 (16 11)  (944 251)  (944 251)  routing T_18_15.sp4_h_l_17 <X> T_18_15.lc_trk_g2_4
 (17 11)  (945 251)  (945 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (40 11)  (968 251)  (968 251)  LC_5 Logic Functioning bit
 (41 11)  (969 251)  (969 251)  LC_5 Logic Functioning bit
 (42 11)  (970 251)  (970 251)  LC_5 Logic Functioning bit
 (43 11)  (971 251)  (971 251)  LC_5 Logic Functioning bit
 (51 11)  (979 251)  (979 251)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (52 11)  (980 251)  (980 251)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (14 12)  (942 252)  (942 252)  routing T_18_15.wire_logic_cluster/lc_0/out <X> T_18_15.lc_trk_g3_0
 (17 12)  (945 252)  (945 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 252)  (946 252)  routing T_18_15.wire_logic_cluster/lc_1/out <X> T_18_15.lc_trk_g3_1
 (27 12)  (955 252)  (955 252)  routing T_18_15.lc_trk_g1_6 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 252)  (957 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 252)  (958 252)  routing T_18_15.lc_trk_g1_6 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 252)  (960 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (964 252)  (964 252)  LC_6 Logic Functioning bit
 (37 12)  (965 252)  (965 252)  LC_6 Logic Functioning bit
 (38 12)  (966 252)  (966 252)  LC_6 Logic Functioning bit
 (39 12)  (967 252)  (967 252)  LC_6 Logic Functioning bit
 (44 12)  (972 252)  (972 252)  LC_6 Logic Functioning bit
 (45 12)  (973 252)  (973 252)  LC_6 Logic Functioning bit
 (17 13)  (945 253)  (945 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (950 253)  (950 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (951 253)  (951 253)  routing T_18_15.sp4_h_l_15 <X> T_18_15.lc_trk_g3_2
 (24 13)  (952 253)  (952 253)  routing T_18_15.sp4_h_l_15 <X> T_18_15.lc_trk_g3_2
 (25 13)  (953 253)  (953 253)  routing T_18_15.sp4_h_l_15 <X> T_18_15.lc_trk_g3_2
 (30 13)  (958 253)  (958 253)  routing T_18_15.lc_trk_g1_6 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (40 13)  (968 253)  (968 253)  LC_6 Logic Functioning bit
 (41 13)  (969 253)  (969 253)  LC_6 Logic Functioning bit
 (42 13)  (970 253)  (970 253)  LC_6 Logic Functioning bit
 (43 13)  (971 253)  (971 253)  LC_6 Logic Functioning bit
 (48 13)  (976 253)  (976 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (928 254)  (928 254)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 254)  (929 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (931 254)  (931 254)  routing T_18_15.sp12_v_b_1 <X> T_18_15.sp12_v_t_22
 (14 14)  (942 254)  (942 254)  routing T_18_15.wire_logic_cluster/lc_4/out <X> T_18_15.lc_trk_g3_4
 (21 14)  (949 254)  (949 254)  routing T_18_15.wire_logic_cluster/lc_7/out <X> T_18_15.lc_trk_g3_7
 (22 14)  (950 254)  (950 254)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (955 254)  (955 254)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 254)  (956 254)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 254)  (957 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 254)  (958 254)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 254)  (960 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (964 254)  (964 254)  LC_7 Logic Functioning bit
 (37 14)  (965 254)  (965 254)  LC_7 Logic Functioning bit
 (38 14)  (966 254)  (966 254)  LC_7 Logic Functioning bit
 (39 14)  (967 254)  (967 254)  LC_7 Logic Functioning bit
 (44 14)  (972 254)  (972 254)  LC_7 Logic Functioning bit
 (45 14)  (973 254)  (973 254)  LC_7 Logic Functioning bit
 (52 14)  (980 254)  (980 254)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (1 15)  (929 255)  (929 255)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_7/s_r
 (17 15)  (945 255)  (945 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (958 255)  (958 255)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_7/in_1
 (40 15)  (968 255)  (968 255)  LC_7 Logic Functioning bit
 (41 15)  (969 255)  (969 255)  LC_7 Logic Functioning bit
 (42 15)  (970 255)  (970 255)  LC_7 Logic Functioning bit
 (43 15)  (971 255)  (971 255)  LC_7 Logic Functioning bit
 (48 15)  (976 255)  (976 255)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (52 15)  (980 255)  (980 255)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_19_15

 (27 0)  (1009 240)  (1009 240)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 240)  (1010 240)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 240)  (1011 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 240)  (1014 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 240)  (1015 240)  routing T_19_15.lc_trk_g2_3 <X> T_19_15.wire_logic_cluster/lc_0/in_3
 (27 1)  (1009 241)  (1009 241)  routing T_19_15.lc_trk_g3_1 <X> T_19_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 241)  (1010 241)  routing T_19_15.lc_trk_g3_1 <X> T_19_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 241)  (1011 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 241)  (1013 241)  routing T_19_15.lc_trk_g2_3 <X> T_19_15.wire_logic_cluster/lc_0/in_3
 (37 1)  (1019 241)  (1019 241)  LC_0 Logic Functioning bit
 (39 1)  (1021 241)  (1021 241)  LC_0 Logic Functioning bit
 (21 2)  (1003 242)  (1003 242)  routing T_19_15.lft_op_7 <X> T_19_15.lc_trk_g0_7
 (22 2)  (1004 242)  (1004 242)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1006 242)  (1006 242)  routing T_19_15.lft_op_7 <X> T_19_15.lc_trk_g0_7
 (26 2)  (1008 242)  (1008 242)  routing T_19_15.lc_trk_g0_7 <X> T_19_15.wire_logic_cluster/lc_1/in_0
 (32 2)  (1014 242)  (1014 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 242)  (1015 242)  routing T_19_15.lc_trk_g2_2 <X> T_19_15.wire_logic_cluster/lc_1/in_3
 (38 2)  (1020 242)  (1020 242)  LC_1 Logic Functioning bit
 (39 2)  (1021 242)  (1021 242)  LC_1 Logic Functioning bit
 (40 2)  (1022 242)  (1022 242)  LC_1 Logic Functioning bit
 (41 2)  (1023 242)  (1023 242)  LC_1 Logic Functioning bit
 (43 2)  (1025 242)  (1025 242)  LC_1 Logic Functioning bit
 (50 2)  (1032 242)  (1032 242)  Cascade bit: LH_LC01_inmux02_5

 (26 3)  (1008 243)  (1008 243)  routing T_19_15.lc_trk_g0_7 <X> T_19_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 243)  (1011 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 243)  (1013 243)  routing T_19_15.lc_trk_g2_2 <X> T_19_15.wire_logic_cluster/lc_1/in_3
 (38 3)  (1020 243)  (1020 243)  LC_1 Logic Functioning bit
 (39 3)  (1021 243)  (1021 243)  LC_1 Logic Functioning bit
 (40 3)  (1022 243)  (1022 243)  LC_1 Logic Functioning bit
 (41 3)  (1023 243)  (1023 243)  LC_1 Logic Functioning bit
 (42 3)  (1024 243)  (1024 243)  LC_1 Logic Functioning bit
 (29 4)  (1011 244)  (1011 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 244)  (1012 244)  routing T_19_15.lc_trk_g0_7 <X> T_19_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 244)  (1014 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 244)  (1015 244)  routing T_19_15.lc_trk_g2_3 <X> T_19_15.wire_logic_cluster/lc_2/in_3
 (27 5)  (1009 245)  (1009 245)  routing T_19_15.lc_trk_g3_1 <X> T_19_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 245)  (1010 245)  routing T_19_15.lc_trk_g3_1 <X> T_19_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 245)  (1011 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 245)  (1012 245)  routing T_19_15.lc_trk_g0_7 <X> T_19_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 245)  (1013 245)  routing T_19_15.lc_trk_g2_3 <X> T_19_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 245)  (1014 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (1015 245)  (1015 245)  routing T_19_15.lc_trk_g2_2 <X> T_19_15.input_2_2
 (35 5)  (1017 245)  (1017 245)  routing T_19_15.lc_trk_g2_2 <X> T_19_15.input_2_2
 (43 5)  (1025 245)  (1025 245)  LC_2 Logic Functioning bit
 (3 6)  (985 246)  (985 246)  routing T_19_15.sp12_v_b_0 <X> T_19_15.sp12_v_t_23
 (26 6)  (1008 246)  (1008 246)  routing T_19_15.lc_trk_g0_7 <X> T_19_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (1009 246)  (1009 246)  routing T_19_15.lc_trk_g3_1 <X> T_19_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 246)  (1010 246)  routing T_19_15.lc_trk_g3_1 <X> T_19_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 246)  (1011 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 246)  (1014 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 246)  (1015 246)  routing T_19_15.lc_trk_g2_0 <X> T_19_15.wire_logic_cluster/lc_3/in_3
 (38 6)  (1020 246)  (1020 246)  LC_3 Logic Functioning bit
 (39 6)  (1021 246)  (1021 246)  LC_3 Logic Functioning bit
 (40 6)  (1022 246)  (1022 246)  LC_3 Logic Functioning bit
 (41 6)  (1023 246)  (1023 246)  LC_3 Logic Functioning bit
 (50 6)  (1032 246)  (1032 246)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (1008 247)  (1008 247)  routing T_19_15.lc_trk_g0_7 <X> T_19_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 247)  (1011 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (38 7)  (1020 247)  (1020 247)  LC_3 Logic Functioning bit
 (40 7)  (1022 247)  (1022 247)  LC_3 Logic Functioning bit
 (41 7)  (1023 247)  (1023 247)  LC_3 Logic Functioning bit
 (17 8)  (999 248)  (999 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1000 248)  (1000 248)  routing T_19_15.wire_logic_cluster/lc_1/out <X> T_19_15.lc_trk_g2_1
 (22 8)  (1004 248)  (1004 248)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (1006 248)  (1006 248)  routing T_19_15.tnl_op_3 <X> T_19_15.lc_trk_g2_3
 (26 8)  (1008 248)  (1008 248)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_4/in_0
 (28 8)  (1010 248)  (1010 248)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 248)  (1011 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 248)  (1012 248)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 248)  (1014 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 248)  (1015 248)  routing T_19_15.lc_trk_g2_1 <X> T_19_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 248)  (1018 248)  LC_4 Logic Functioning bit
 (38 8)  (1020 248)  (1020 248)  LC_4 Logic Functioning bit
 (39 8)  (1021 248)  (1021 248)  LC_4 Logic Functioning bit
 (40 8)  (1022 248)  (1022 248)  LC_4 Logic Functioning bit
 (41 8)  (1023 248)  (1023 248)  LC_4 Logic Functioning bit
 (42 8)  (1024 248)  (1024 248)  LC_4 Logic Functioning bit
 (43 8)  (1025 248)  (1025 248)  LC_4 Logic Functioning bit
 (50 8)  (1032 248)  (1032 248)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (996 249)  (996 249)  routing T_19_15.tnl_op_0 <X> T_19_15.lc_trk_g2_0
 (15 9)  (997 249)  (997 249)  routing T_19_15.tnl_op_0 <X> T_19_15.lc_trk_g2_0
 (17 9)  (999 249)  (999 249)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (21 9)  (1003 249)  (1003 249)  routing T_19_15.tnl_op_3 <X> T_19_15.lc_trk_g2_3
 (22 9)  (1004 249)  (1004 249)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (1006 249)  (1006 249)  routing T_19_15.tnl_op_2 <X> T_19_15.lc_trk_g2_2
 (25 9)  (1007 249)  (1007 249)  routing T_19_15.tnl_op_2 <X> T_19_15.lc_trk_g2_2
 (26 9)  (1008 249)  (1008 249)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 249)  (1010 249)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 249)  (1011 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (1018 249)  (1018 249)  LC_4 Logic Functioning bit
 (37 9)  (1019 249)  (1019 249)  LC_4 Logic Functioning bit
 (38 9)  (1020 249)  (1020 249)  LC_4 Logic Functioning bit
 (39 9)  (1021 249)  (1021 249)  LC_4 Logic Functioning bit
 (40 9)  (1022 249)  (1022 249)  LC_4 Logic Functioning bit
 (41 9)  (1023 249)  (1023 249)  LC_4 Logic Functioning bit
 (42 9)  (1024 249)  (1024 249)  LC_4 Logic Functioning bit
 (43 9)  (1025 249)  (1025 249)  LC_4 Logic Functioning bit
 (17 10)  (999 250)  (999 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1000 250)  (1000 250)  routing T_19_15.wire_logic_cluster/lc_5/out <X> T_19_15.lc_trk_g2_5
 (25 10)  (1007 250)  (1007 250)  routing T_19_15.wire_logic_cluster/lc_6/out <X> T_19_15.lc_trk_g2_6
 (28 10)  (1010 250)  (1010 250)  routing T_19_15.lc_trk_g2_2 <X> T_19_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 250)  (1011 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 250)  (1014 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 250)  (1015 250)  routing T_19_15.lc_trk_g2_0 <X> T_19_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (1017 250)  (1017 250)  routing T_19_15.lc_trk_g0_7 <X> T_19_15.input_2_5
 (9 11)  (991 251)  (991 251)  routing T_19_15.sp4_v_b_7 <X> T_19_15.sp4_v_t_42
 (22 11)  (1004 251)  (1004 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (1008 251)  (1008 251)  routing T_19_15.lc_trk_g2_3 <X> T_19_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 251)  (1010 251)  routing T_19_15.lc_trk_g2_3 <X> T_19_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 251)  (1011 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 251)  (1012 251)  routing T_19_15.lc_trk_g2_2 <X> T_19_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (1014 251)  (1014 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (1017 251)  (1017 251)  routing T_19_15.lc_trk_g0_7 <X> T_19_15.input_2_5
 (36 11)  (1018 251)  (1018 251)  LC_5 Logic Functioning bit
 (15 12)  (997 252)  (997 252)  routing T_19_15.tnl_op_1 <X> T_19_15.lc_trk_g3_1
 (17 12)  (999 252)  (999 252)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (27 12)  (1009 252)  (1009 252)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 252)  (1010 252)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 252)  (1011 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 252)  (1014 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 252)  (1015 252)  routing T_19_15.lc_trk_g2_3 <X> T_19_15.wire_logic_cluster/lc_6/in_3
 (39 12)  (1021 252)  (1021 252)  LC_6 Logic Functioning bit
 (14 13)  (996 253)  (996 253)  routing T_19_15.tnl_op_0 <X> T_19_15.lc_trk_g3_0
 (15 13)  (997 253)  (997 253)  routing T_19_15.tnl_op_0 <X> T_19_15.lc_trk_g3_0
 (17 13)  (999 253)  (999 253)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (1000 253)  (1000 253)  routing T_19_15.tnl_op_1 <X> T_19_15.lc_trk_g3_1
 (22 13)  (1004 253)  (1004 253)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (1006 253)  (1006 253)  routing T_19_15.tnl_op_2 <X> T_19_15.lc_trk_g3_2
 (25 13)  (1007 253)  (1007 253)  routing T_19_15.tnl_op_2 <X> T_19_15.lc_trk_g3_2
 (27 13)  (1009 253)  (1009 253)  routing T_19_15.lc_trk_g3_1 <X> T_19_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 253)  (1010 253)  routing T_19_15.lc_trk_g3_1 <X> T_19_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 253)  (1011 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 253)  (1013 253)  routing T_19_15.lc_trk_g2_3 <X> T_19_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 253)  (1014 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (1015 253)  (1015 253)  routing T_19_15.lc_trk_g2_2 <X> T_19_15.input_2_6
 (35 13)  (1017 253)  (1017 253)  routing T_19_15.lc_trk_g2_2 <X> T_19_15.input_2_6
 (38 13)  (1020 253)  (1020 253)  LC_6 Logic Functioning bit
 (40 13)  (1022 253)  (1022 253)  LC_6 Logic Functioning bit
 (43 13)  (1025 253)  (1025 253)  LC_6 Logic Functioning bit
 (27 14)  (1009 254)  (1009 254)  routing T_19_15.lc_trk_g3_1 <X> T_19_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 254)  (1010 254)  routing T_19_15.lc_trk_g3_1 <X> T_19_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 254)  (1011 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 254)  (1014 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 254)  (1015 254)  routing T_19_15.lc_trk_g2_0 <X> T_19_15.wire_logic_cluster/lc_7/in_3
 (40 14)  (1022 254)  (1022 254)  LC_7 Logic Functioning bit
 (43 14)  (1025 254)  (1025 254)  LC_7 Logic Functioning bit
 (26 15)  (1008 255)  (1008 255)  routing T_19_15.lc_trk_g2_3 <X> T_19_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 255)  (1010 255)  routing T_19_15.lc_trk_g2_3 <X> T_19_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 255)  (1011 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (1014 255)  (1014 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (1015 255)  (1015 255)  routing T_19_15.lc_trk_g3_2 <X> T_19_15.input_2_7
 (34 15)  (1016 255)  (1016 255)  routing T_19_15.lc_trk_g3_2 <X> T_19_15.input_2_7
 (35 15)  (1017 255)  (1017 255)  routing T_19_15.lc_trk_g3_2 <X> T_19_15.input_2_7
 (41 15)  (1023 255)  (1023 255)  LC_7 Logic Functioning bit
 (42 15)  (1024 255)  (1024 255)  LC_7 Logic Functioning bit
 (43 15)  (1025 255)  (1025 255)  LC_7 Logic Functioning bit


LogicTile_20_15

 (11 6)  (1047 246)  (1047 246)  routing T_20_15.sp4_h_l_37 <X> T_20_15.sp4_v_t_40


LogicTile_21_15

 (12 15)  (1102 255)  (1102 255)  routing T_21_15.sp4_h_l_46 <X> T_21_15.sp4_v_t_46


LogicTile_22_15

 (4 6)  (1148 246)  (1148 246)  routing T_22_15.sp4_v_b_3 <X> T_22_15.sp4_v_t_38


LogicTile_24_15

 (26 0)  (1278 240)  (1278 240)  routing T_24_15.lc_trk_g0_6 <X> T_24_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (1279 240)  (1279 240)  routing T_24_15.lc_trk_g3_4 <X> T_24_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (1280 240)  (1280 240)  routing T_24_15.lc_trk_g3_4 <X> T_24_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 240)  (1281 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 240)  (1282 240)  routing T_24_15.lc_trk_g3_4 <X> T_24_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 240)  (1284 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 240)  (1286 240)  routing T_24_15.lc_trk_g1_0 <X> T_24_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 240)  (1288 240)  LC_0 Logic Functioning bit
 (38 0)  (1290 240)  (1290 240)  LC_0 Logic Functioning bit
 (41 0)  (1293 240)  (1293 240)  LC_0 Logic Functioning bit
 (43 0)  (1295 240)  (1295 240)  LC_0 Logic Functioning bit
 (26 1)  (1278 241)  (1278 241)  routing T_24_15.lc_trk_g0_6 <X> T_24_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 241)  (1281 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (37 1)  (1289 241)  (1289 241)  LC_0 Logic Functioning bit
 (39 1)  (1291 241)  (1291 241)  LC_0 Logic Functioning bit
 (41 1)  (1293 241)  (1293 241)  LC_0 Logic Functioning bit
 (43 1)  (1295 241)  (1295 241)  LC_0 Logic Functioning bit
 (52 1)  (1304 241)  (1304 241)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (22 3)  (1274 243)  (1274 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1277 243)  (1277 243)  routing T_24_15.sp4_r_v_b_30 <X> T_24_15.lc_trk_g0_6
 (11 4)  (1263 244)  (1263 244)  routing T_24_15.sp4_v_t_39 <X> T_24_15.sp4_v_b_5
 (14 4)  (1266 244)  (1266 244)  routing T_24_15.sp4_v_b_0 <X> T_24_15.lc_trk_g1_0
 (12 5)  (1264 245)  (1264 245)  routing T_24_15.sp4_v_t_39 <X> T_24_15.sp4_v_b_5
 (16 5)  (1268 245)  (1268 245)  routing T_24_15.sp4_v_b_0 <X> T_24_15.lc_trk_g1_0
 (17 5)  (1269 245)  (1269 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (22 10)  (1274 250)  (1274 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (15 11)  (1267 251)  (1267 251)  routing T_24_15.tnr_op_4 <X> T_24_15.lc_trk_g2_4
 (17 11)  (1269 251)  (1269 251)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (21 11)  (1273 251)  (1273 251)  routing T_24_15.sp4_r_v_b_39 <X> T_24_15.lc_trk_g2_7
 (26 12)  (1278 252)  (1278 252)  routing T_24_15.lc_trk_g2_4 <X> T_24_15.wire_logic_cluster/lc_6/in_0
 (28 12)  (1280 252)  (1280 252)  routing T_24_15.lc_trk_g2_7 <X> T_24_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 252)  (1281 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 252)  (1282 252)  routing T_24_15.lc_trk_g2_7 <X> T_24_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 252)  (1284 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 252)  (1286 252)  routing T_24_15.lc_trk_g1_0 <X> T_24_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 252)  (1288 252)  LC_6 Logic Functioning bit
 (38 12)  (1290 252)  (1290 252)  LC_6 Logic Functioning bit
 (41 12)  (1293 252)  (1293 252)  LC_6 Logic Functioning bit
 (43 12)  (1295 252)  (1295 252)  LC_6 Logic Functioning bit
 (52 12)  (1304 252)  (1304 252)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (28 13)  (1280 253)  (1280 253)  routing T_24_15.lc_trk_g2_4 <X> T_24_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 253)  (1281 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1282 253)  (1282 253)  routing T_24_15.lc_trk_g2_7 <X> T_24_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (1288 253)  (1288 253)  LC_6 Logic Functioning bit
 (38 13)  (1290 253)  (1290 253)  LC_6 Logic Functioning bit
 (40 13)  (1292 253)  (1292 253)  LC_6 Logic Functioning bit
 (42 13)  (1294 253)  (1294 253)  LC_6 Logic Functioning bit
 (14 14)  (1266 254)  (1266 254)  routing T_24_15.rgt_op_4 <X> T_24_15.lc_trk_g3_4
 (15 15)  (1267 255)  (1267 255)  routing T_24_15.rgt_op_4 <X> T_24_15.lc_trk_g3_4
 (17 15)  (1269 255)  (1269 255)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


RAM_Tile_25_15

 (3 0)  (1309 240)  (1309 240)  routing T_25_15.sp12_v_t_23 <X> T_25_15.sp12_v_b_0
 (11 0)  (1317 240)  (1317 240)  routing T_25_15.sp4_v_t_43 <X> T_25_15.sp4_v_b_2
 (13 0)  (1319 240)  (1319 240)  routing T_25_15.sp4_v_t_43 <X> T_25_15.sp4_v_b_2
 (7 1)  (1313 241)  (1313 241)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 242)  (1306 242)  routing T_25_15.glb_netwk_6 <X> T_25_15.wire_bram/ram/RCLK
 (1 2)  (1307 242)  (1307 242)  routing T_25_15.glb_netwk_6 <X> T_25_15.wire_bram/ram/RCLK
 (2 2)  (1308 242)  (1308 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (9 5)  (1315 245)  (1315 245)  routing T_25_15.sp4_v_t_45 <X> T_25_15.sp4_v_b_4
 (10 5)  (1316 245)  (1316 245)  routing T_25_15.sp4_v_t_45 <X> T_25_15.sp4_v_b_4
 (19 6)  (1325 246)  (1325 246)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_t_6
 (27 8)  (1333 248)  (1333 248)  routing T_25_15.lc_trk_g3_0 <X> T_25_15.wire_bram/ram/WDATA_11
 (28 8)  (1334 248)  (1334 248)  routing T_25_15.lc_trk_g3_0 <X> T_25_15.wire_bram/ram/WDATA_11
 (29 8)  (1335 248)  (1335 248)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_11
 (14 13)  (1320 253)  (1320 253)  routing T_25_15.sp4_r_v_b_40 <X> T_25_15.lc_trk_g3_0
 (17 13)  (1323 253)  (1323 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (0 14)  (1306 254)  (1306 254)  routing T_25_15.lc_trk_g3_5 <X> T_25_15.wire_bram/ram/RE
 (1 14)  (1307 254)  (1307 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (16 14)  (1322 254)  (1322 254)  routing T_25_15.sp4_v_t_24 <X> T_25_15.lc_trk_g3_5
 (17 14)  (1323 254)  (1323 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_24 lc_trk_g3_5
 (18 14)  (1324 254)  (1324 254)  routing T_25_15.sp4_v_t_24 <X> T_25_15.lc_trk_g3_5
 (0 15)  (1306 255)  (1306 255)  routing T_25_15.lc_trk_g3_5 <X> T_25_15.wire_bram/ram/RE
 (1 15)  (1307 255)  (1307 255)  routing T_25_15.lc_trk_g3_5 <X> T_25_15.wire_bram/ram/RE
 (18 15)  (1324 255)  (1324 255)  routing T_25_15.sp4_v_t_24 <X> T_25_15.lc_trk_g3_5


LogicTile_1_14

 (19 5)  (37 229)  (37 229)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


LogicTile_3_14

 (3 8)  (129 232)  (129 232)  routing T_3_14.sp12_v_t_22 <X> T_3_14.sp12_v_b_1


LogicTile_11_14

 (13 0)  (559 224)  (559 224)  routing T_11_14.sp4_v_t_39 <X> T_11_14.sp4_v_b_2


LogicTile_12_14

 (25 0)  (625 224)  (625 224)  routing T_12_14.wire_logic_cluster/lc_2/out <X> T_12_14.lc_trk_g0_2
 (22 1)  (622 225)  (622 225)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (600 226)  (600 226)  routing T_12_14.glb_netwk_6 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (1 2)  (601 226)  (601 226)  routing T_12_14.glb_netwk_6 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (2 2)  (602 226)  (602 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (631 226)  (631 226)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 226)  (632 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 226)  (634 226)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 226)  (636 226)  LC_1 Logic Functioning bit
 (37 2)  (637 226)  (637 226)  LC_1 Logic Functioning bit
 (38 2)  (638 226)  (638 226)  LC_1 Logic Functioning bit
 (39 2)  (639 226)  (639 226)  LC_1 Logic Functioning bit
 (45 2)  (645 226)  (645 226)  LC_1 Logic Functioning bit
 (46 2)  (646 226)  (646 226)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (22 3)  (622 227)  (622 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (625 227)  (625 227)  routing T_12_14.sp4_r_v_b_30 <X> T_12_14.lc_trk_g0_6
 (31 3)  (631 227)  (631 227)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 227)  (636 227)  LC_1 Logic Functioning bit
 (37 3)  (637 227)  (637 227)  LC_1 Logic Functioning bit
 (38 3)  (638 227)  (638 227)  LC_1 Logic Functioning bit
 (39 3)  (639 227)  (639 227)  LC_1 Logic Functioning bit
 (26 4)  (626 228)  (626 228)  routing T_12_14.lc_trk_g0_6 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (32 4)  (632 228)  (632 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 228)  (633 228)  routing T_12_14.lc_trk_g2_1 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 228)  (636 228)  LC_2 Logic Functioning bit
 (37 4)  (637 228)  (637 228)  LC_2 Logic Functioning bit
 (38 4)  (638 228)  (638 228)  LC_2 Logic Functioning bit
 (39 4)  (639 228)  (639 228)  LC_2 Logic Functioning bit
 (41 4)  (641 228)  (641 228)  LC_2 Logic Functioning bit
 (43 4)  (643 228)  (643 228)  LC_2 Logic Functioning bit
 (45 4)  (645 228)  (645 228)  LC_2 Logic Functioning bit
 (26 5)  (626 229)  (626 229)  routing T_12_14.lc_trk_g0_6 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 229)  (629 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (636 229)  (636 229)  LC_2 Logic Functioning bit
 (37 5)  (637 229)  (637 229)  LC_2 Logic Functioning bit
 (38 5)  (638 229)  (638 229)  LC_2 Logic Functioning bit
 (39 5)  (639 229)  (639 229)  LC_2 Logic Functioning bit
 (40 5)  (640 229)  (640 229)  LC_2 Logic Functioning bit
 (42 5)  (642 229)  (642 229)  LC_2 Logic Functioning bit
 (21 6)  (621 230)  (621 230)  routing T_12_14.wire_logic_cluster/lc_7/out <X> T_12_14.lc_trk_g1_7
 (22 6)  (622 230)  (622 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (17 8)  (617 232)  (617 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (618 233)  (618 233)  routing T_12_14.sp4_r_v_b_33 <X> T_12_14.lc_trk_g2_1
 (29 14)  (629 238)  (629 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 238)  (630 238)  routing T_12_14.lc_trk_g0_6 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 238)  (632 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (37 14)  (637 238)  (637 238)  LC_7 Logic Functioning bit
 (39 14)  (639 238)  (639 238)  LC_7 Logic Functioning bit
 (45 14)  (645 238)  (645 238)  LC_7 Logic Functioning bit
 (28 15)  (628 239)  (628 239)  routing T_12_14.lc_trk_g2_1 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 239)  (629 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 239)  (630 239)  routing T_12_14.lc_trk_g0_6 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 239)  (631 239)  routing T_12_14.lc_trk_g0_2 <X> T_12_14.wire_logic_cluster/lc_7/in_3


LogicTile_13_14

 (21 0)  (675 224)  (675 224)  routing T_13_14.wire_logic_cluster/lc_3/out <X> T_13_14.lc_trk_g0_3
 (22 0)  (676 224)  (676 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (654 226)  (654 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (1 2)  (655 226)  (655 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 4)  (685 228)  (685 228)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 228)  (686 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 228)  (687 228)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 228)  (690 228)  LC_2 Logic Functioning bit
 (37 4)  (691 228)  (691 228)  LC_2 Logic Functioning bit
 (38 4)  (692 228)  (692 228)  LC_2 Logic Functioning bit
 (39 4)  (693 228)  (693 228)  LC_2 Logic Functioning bit
 (45 4)  (699 228)  (699 228)  LC_2 Logic Functioning bit
 (31 5)  (685 229)  (685 229)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 229)  (690 229)  LC_2 Logic Functioning bit
 (37 5)  (691 229)  (691 229)  LC_2 Logic Functioning bit
 (38 5)  (692 229)  (692 229)  LC_2 Logic Functioning bit
 (39 5)  (693 229)  (693 229)  LC_2 Logic Functioning bit
 (15 6)  (669 230)  (669 230)  routing T_13_14.top_op_5 <X> T_13_14.lc_trk_g1_5
 (17 6)  (671 230)  (671 230)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (31 6)  (685 230)  (685 230)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 230)  (686 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 230)  (687 230)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 230)  (690 230)  LC_3 Logic Functioning bit
 (37 6)  (691 230)  (691 230)  LC_3 Logic Functioning bit
 (38 6)  (692 230)  (692 230)  LC_3 Logic Functioning bit
 (39 6)  (693 230)  (693 230)  LC_3 Logic Functioning bit
 (45 6)  (699 230)  (699 230)  LC_3 Logic Functioning bit
 (18 7)  (672 231)  (672 231)  routing T_13_14.top_op_5 <X> T_13_14.lc_trk_g1_5
 (31 7)  (685 231)  (685 231)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 231)  (690 231)  LC_3 Logic Functioning bit
 (37 7)  (691 231)  (691 231)  LC_3 Logic Functioning bit
 (38 7)  (692 231)  (692 231)  LC_3 Logic Functioning bit
 (39 7)  (693 231)  (693 231)  LC_3 Logic Functioning bit
 (32 8)  (686 232)  (686 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (690 232)  (690 232)  LC_4 Logic Functioning bit
 (37 8)  (691 232)  (691 232)  LC_4 Logic Functioning bit
 (38 8)  (692 232)  (692 232)  LC_4 Logic Functioning bit
 (39 8)  (693 232)  (693 232)  LC_4 Logic Functioning bit
 (45 8)  (699 232)  (699 232)  LC_4 Logic Functioning bit
 (31 9)  (685 233)  (685 233)  routing T_13_14.lc_trk_g0_3 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 233)  (690 233)  LC_4 Logic Functioning bit
 (37 9)  (691 233)  (691 233)  LC_4 Logic Functioning bit
 (38 9)  (692 233)  (692 233)  LC_4 Logic Functioning bit
 (39 9)  (693 233)  (693 233)  LC_4 Logic Functioning bit
 (21 10)  (675 234)  (675 234)  routing T_13_14.wire_logic_cluster/lc_7/out <X> T_13_14.lc_trk_g2_7
 (22 10)  (676 234)  (676 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (679 234)  (679 234)  routing T_13_14.wire_logic_cluster/lc_6/out <X> T_13_14.lc_trk_g2_6
 (22 11)  (676 235)  (676 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (25 12)  (679 236)  (679 236)  routing T_13_14.wire_logic_cluster/lc_2/out <X> T_13_14.lc_trk_g3_2
 (32 12)  (686 236)  (686 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 236)  (687 236)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 236)  (688 236)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 236)  (690 236)  LC_6 Logic Functioning bit
 (37 12)  (691 236)  (691 236)  LC_6 Logic Functioning bit
 (38 12)  (692 236)  (692 236)  LC_6 Logic Functioning bit
 (39 12)  (693 236)  (693 236)  LC_6 Logic Functioning bit
 (45 12)  (699 236)  (699 236)  LC_6 Logic Functioning bit
 (22 13)  (676 237)  (676 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (685 237)  (685 237)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 237)  (690 237)  LC_6 Logic Functioning bit
 (37 13)  (691 237)  (691 237)  LC_6 Logic Functioning bit
 (38 13)  (692 237)  (692 237)  LC_6 Logic Functioning bit
 (39 13)  (693 237)  (693 237)  LC_6 Logic Functioning bit
 (31 14)  (685 238)  (685 238)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 238)  (686 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 238)  (688 238)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 238)  (690 238)  LC_7 Logic Functioning bit
 (37 14)  (691 238)  (691 238)  LC_7 Logic Functioning bit
 (38 14)  (692 238)  (692 238)  LC_7 Logic Functioning bit
 (39 14)  (693 238)  (693 238)  LC_7 Logic Functioning bit
 (45 14)  (699 238)  (699 238)  LC_7 Logic Functioning bit
 (36 15)  (690 239)  (690 239)  LC_7 Logic Functioning bit
 (37 15)  (691 239)  (691 239)  LC_7 Logic Functioning bit
 (38 15)  (692 239)  (692 239)  LC_7 Logic Functioning bit
 (39 15)  (693 239)  (693 239)  LC_7 Logic Functioning bit


LogicTile_14_14

 (21 0)  (729 224)  (729 224)  routing T_14_14.wire_logic_cluster/lc_3/out <X> T_14_14.lc_trk_g0_3
 (22 0)  (730 224)  (730 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (32 0)  (740 224)  (740 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (744 224)  (744 224)  LC_0 Logic Functioning bit
 (37 0)  (745 224)  (745 224)  LC_0 Logic Functioning bit
 (38 0)  (746 224)  (746 224)  LC_0 Logic Functioning bit
 (39 0)  (747 224)  (747 224)  LC_0 Logic Functioning bit
 (45 0)  (753 224)  (753 224)  LC_0 Logic Functioning bit
 (31 1)  (739 225)  (739 225)  routing T_14_14.lc_trk_g0_3 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 225)  (744 225)  LC_0 Logic Functioning bit
 (37 1)  (745 225)  (745 225)  LC_0 Logic Functioning bit
 (38 1)  (746 225)  (746 225)  LC_0 Logic Functioning bit
 (39 1)  (747 225)  (747 225)  LC_0 Logic Functioning bit
 (0 2)  (708 226)  (708 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (1 2)  (709 226)  (709 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 226)  (722 226)  routing T_14_14.lft_op_4 <X> T_14_14.lc_trk_g0_4
 (31 2)  (739 226)  (739 226)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 226)  (740 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 226)  (742 226)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 226)  (744 226)  LC_1 Logic Functioning bit
 (37 2)  (745 226)  (745 226)  LC_1 Logic Functioning bit
 (38 2)  (746 226)  (746 226)  LC_1 Logic Functioning bit
 (39 2)  (747 226)  (747 226)  LC_1 Logic Functioning bit
 (45 2)  (753 226)  (753 226)  LC_1 Logic Functioning bit
 (15 3)  (723 227)  (723 227)  routing T_14_14.lft_op_4 <X> T_14_14.lc_trk_g0_4
 (17 3)  (725 227)  (725 227)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (31 3)  (739 227)  (739 227)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 227)  (744 227)  LC_1 Logic Functioning bit
 (37 3)  (745 227)  (745 227)  LC_1 Logic Functioning bit
 (38 3)  (746 227)  (746 227)  LC_1 Logic Functioning bit
 (39 3)  (747 227)  (747 227)  LC_1 Logic Functioning bit
 (17 6)  (725 230)  (725 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 230)  (726 230)  routing T_14_14.wire_logic_cluster/lc_5/out <X> T_14_14.lc_trk_g1_5
 (21 6)  (729 230)  (729 230)  routing T_14_14.wire_logic_cluster/lc_7/out <X> T_14_14.lc_trk_g1_7
 (22 6)  (730 230)  (730 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (31 6)  (739 230)  (739 230)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 230)  (740 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 230)  (742 230)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 230)  (744 230)  LC_3 Logic Functioning bit
 (37 6)  (745 230)  (745 230)  LC_3 Logic Functioning bit
 (38 6)  (746 230)  (746 230)  LC_3 Logic Functioning bit
 (39 6)  (747 230)  (747 230)  LC_3 Logic Functioning bit
 (45 6)  (753 230)  (753 230)  LC_3 Logic Functioning bit
 (36 7)  (744 231)  (744 231)  LC_3 Logic Functioning bit
 (37 7)  (745 231)  (745 231)  LC_3 Logic Functioning bit
 (38 7)  (746 231)  (746 231)  LC_3 Logic Functioning bit
 (39 7)  (747 231)  (747 231)  LC_3 Logic Functioning bit
 (32 10)  (740 234)  (740 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 234)  (741 234)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 234)  (742 234)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 234)  (744 234)  LC_5 Logic Functioning bit
 (37 10)  (745 234)  (745 234)  LC_5 Logic Functioning bit
 (38 10)  (746 234)  (746 234)  LC_5 Logic Functioning bit
 (39 10)  (747 234)  (747 234)  LC_5 Logic Functioning bit
 (45 10)  (753 234)  (753 234)  LC_5 Logic Functioning bit
 (36 11)  (744 235)  (744 235)  LC_5 Logic Functioning bit
 (37 11)  (745 235)  (745 235)  LC_5 Logic Functioning bit
 (38 11)  (746 235)  (746 235)  LC_5 Logic Functioning bit
 (39 11)  (747 235)  (747 235)  LC_5 Logic Functioning bit
 (17 12)  (725 236)  (725 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 236)  (726 236)  routing T_14_14.wire_logic_cluster/lc_1/out <X> T_14_14.lc_trk_g3_1
 (31 14)  (739 238)  (739 238)  routing T_14_14.lc_trk_g0_4 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 238)  (740 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (744 238)  (744 238)  LC_7 Logic Functioning bit
 (37 14)  (745 238)  (745 238)  LC_7 Logic Functioning bit
 (38 14)  (746 238)  (746 238)  LC_7 Logic Functioning bit
 (39 14)  (747 238)  (747 238)  LC_7 Logic Functioning bit
 (45 14)  (753 238)  (753 238)  LC_7 Logic Functioning bit
 (36 15)  (744 239)  (744 239)  LC_7 Logic Functioning bit
 (37 15)  (745 239)  (745 239)  LC_7 Logic Functioning bit
 (38 15)  (746 239)  (746 239)  LC_7 Logic Functioning bit
 (39 15)  (747 239)  (747 239)  LC_7 Logic Functioning bit


LogicTile_15_14

 (14 0)  (776 224)  (776 224)  routing T_15_14.lft_op_0 <X> T_15_14.lc_trk_g0_0
 (8 1)  (770 225)  (770 225)  routing T_15_14.sp4_h_l_42 <X> T_15_14.sp4_v_b_1
 (9 1)  (771 225)  (771 225)  routing T_15_14.sp4_h_l_42 <X> T_15_14.sp4_v_b_1
 (10 1)  (772 225)  (772 225)  routing T_15_14.sp4_h_l_42 <X> T_15_14.sp4_v_b_1
 (15 1)  (777 225)  (777 225)  routing T_15_14.lft_op_0 <X> T_15_14.lc_trk_g0_0
 (17 1)  (779 225)  (779 225)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (0 2)  (762 226)  (762 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (1 2)  (763 226)  (763 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (791 226)  (791 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (36 2)  (798 226)  (798 226)  LC_1 Logic Functioning bit
 (38 2)  (800 226)  (800 226)  LC_1 Logic Functioning bit
 (41 2)  (803 226)  (803 226)  LC_1 Logic Functioning bit
 (43 2)  (805 226)  (805 226)  LC_1 Logic Functioning bit
 (45 2)  (807 226)  (807 226)  LC_1 Logic Functioning bit
 (36 3)  (798 227)  (798 227)  LC_1 Logic Functioning bit
 (38 3)  (800 227)  (800 227)  LC_1 Logic Functioning bit
 (41 3)  (803 227)  (803 227)  LC_1 Logic Functioning bit
 (43 3)  (805 227)  (805 227)  LC_1 Logic Functioning bit
 (53 3)  (815 227)  (815 227)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35


LogicTile_17_14

 (0 2)  (874 226)  (874 226)  routing T_17_14.glb_netwk_6 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (1 2)  (875 226)  (875 226)  routing T_17_14.glb_netwk_6 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (899 226)  (899 226)  routing T_17_14.bnr_op_6 <X> T_17_14.lc_trk_g0_6
 (26 2)  (900 226)  (900 226)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_1/in_0
 (28 2)  (902 226)  (902 226)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 226)  (903 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 226)  (904 226)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 226)  (906 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 226)  (907 226)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (909 226)  (909 226)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.input_2_1
 (38 2)  (912 226)  (912 226)  LC_1 Logic Functioning bit
 (42 2)  (916 226)  (916 226)  LC_1 Logic Functioning bit
 (22 3)  (896 227)  (896 227)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (899 227)  (899 227)  routing T_17_14.bnr_op_6 <X> T_17_14.lc_trk_g0_6
 (26 3)  (900 227)  (900 227)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 227)  (902 227)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 227)  (903 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 227)  (904 227)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 227)  (905 227)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 227)  (906 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (907 227)  (907 227)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.input_2_1
 (37 3)  (911 227)  (911 227)  LC_1 Logic Functioning bit
 (41 3)  (915 227)  (915 227)  LC_1 Logic Functioning bit
 (21 4)  (895 228)  (895 228)  routing T_17_14.bnr_op_3 <X> T_17_14.lc_trk_g1_3
 (22 4)  (896 228)  (896 228)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (27 4)  (901 228)  (901 228)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 228)  (902 228)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 228)  (903 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 228)  (904 228)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 228)  (905 228)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 228)  (906 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 228)  (907 228)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 228)  (910 228)  LC_2 Logic Functioning bit
 (37 4)  (911 228)  (911 228)  LC_2 Logic Functioning bit
 (38 4)  (912 228)  (912 228)  LC_2 Logic Functioning bit
 (39 4)  (913 228)  (913 228)  LC_2 Logic Functioning bit
 (21 5)  (895 229)  (895 229)  routing T_17_14.bnr_op_3 <X> T_17_14.lc_trk_g1_3
 (26 5)  (900 229)  (900 229)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 229)  (902 229)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 229)  (903 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 229)  (904 229)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 229)  (905 229)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (37 5)  (911 229)  (911 229)  LC_2 Logic Functioning bit
 (39 5)  (913 229)  (913 229)  LC_2 Logic Functioning bit
 (40 5)  (914 229)  (914 229)  LC_2 Logic Functioning bit
 (42 5)  (916 229)  (916 229)  LC_2 Logic Functioning bit
 (25 6)  (899 230)  (899 230)  routing T_17_14.bnr_op_6 <X> T_17_14.lc_trk_g1_6
 (22 7)  (896 231)  (896 231)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (899 231)  (899 231)  routing T_17_14.bnr_op_6 <X> T_17_14.lc_trk_g1_6
 (25 8)  (899 232)  (899 232)  routing T_17_14.rgt_op_2 <X> T_17_14.lc_trk_g2_2
 (27 8)  (901 232)  (901 232)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 232)  (902 232)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 232)  (903 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 232)  (904 232)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 232)  (905 232)  routing T_17_14.lc_trk_g1_6 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 232)  (906 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 232)  (908 232)  routing T_17_14.lc_trk_g1_6 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (909 232)  (909 232)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.input_2_4
 (38 8)  (912 232)  (912 232)  LC_4 Logic Functioning bit
 (39 8)  (913 232)  (913 232)  LC_4 Logic Functioning bit
 (42 8)  (916 232)  (916 232)  LC_4 Logic Functioning bit
 (43 8)  (917 232)  (917 232)  LC_4 Logic Functioning bit
 (48 8)  (922 232)  (922 232)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (22 9)  (896 233)  (896 233)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (898 233)  (898 233)  routing T_17_14.rgt_op_2 <X> T_17_14.lc_trk_g2_2
 (26 9)  (900 233)  (900 233)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 233)  (901 233)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 233)  (903 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 233)  (905 233)  routing T_17_14.lc_trk_g1_6 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 233)  (906 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (907 233)  (907 233)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.input_2_4
 (34 9)  (908 233)  (908 233)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.input_2_4
 (36 9)  (910 233)  (910 233)  LC_4 Logic Functioning bit
 (37 9)  (911 233)  (911 233)  LC_4 Logic Functioning bit
 (40 9)  (914 233)  (914 233)  LC_4 Logic Functioning bit
 (41 9)  (915 233)  (915 233)  LC_4 Logic Functioning bit
 (15 10)  (889 234)  (889 234)  routing T_17_14.tnr_op_5 <X> T_17_14.lc_trk_g2_5
 (17 10)  (891 234)  (891 234)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (22 10)  (896 234)  (896 234)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (898 234)  (898 234)  routing T_17_14.tnr_op_7 <X> T_17_14.lc_trk_g2_7
 (26 10)  (900 234)  (900 234)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (29 10)  (903 234)  (903 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 234)  (904 234)  routing T_17_14.lc_trk_g0_6 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 234)  (906 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 234)  (908 234)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 234)  (909 234)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.input_2_5
 (38 10)  (912 234)  (912 234)  LC_5 Logic Functioning bit
 (39 10)  (913 234)  (913 234)  LC_5 Logic Functioning bit
 (41 10)  (915 234)  (915 234)  LC_5 Logic Functioning bit
 (43 10)  (917 234)  (917 234)  LC_5 Logic Functioning bit
 (22 11)  (896 235)  (896 235)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (898 235)  (898 235)  routing T_17_14.tnr_op_6 <X> T_17_14.lc_trk_g2_6
 (28 11)  (902 235)  (902 235)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 235)  (903 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 235)  (904 235)  routing T_17_14.lc_trk_g0_6 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 235)  (905 235)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 235)  (906 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (907 235)  (907 235)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.input_2_5
 (34 11)  (908 235)  (908 235)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.input_2_5
 (37 11)  (911 235)  (911 235)  LC_5 Logic Functioning bit
 (39 11)  (913 235)  (913 235)  LC_5 Logic Functioning bit
 (40 11)  (914 235)  (914 235)  LC_5 Logic Functioning bit
 (41 11)  (915 235)  (915 235)  LC_5 Logic Functioning bit
 (46 11)  (920 235)  (920 235)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (15 14)  (889 238)  (889 238)  routing T_17_14.tnr_op_5 <X> T_17_14.lc_trk_g3_5
 (17 14)  (891 238)  (891 238)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (21 14)  (895 238)  (895 238)  routing T_17_14.bnl_op_7 <X> T_17_14.lc_trk_g3_7
 (22 14)  (896 238)  (896 238)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (31 14)  (905 238)  (905 238)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 238)  (906 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 238)  (907 238)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 238)  (908 238)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 238)  (910 238)  LC_7 Logic Functioning bit
 (37 14)  (911 238)  (911 238)  LC_7 Logic Functioning bit
 (38 14)  (912 238)  (912 238)  LC_7 Logic Functioning bit
 (39 14)  (913 238)  (913 238)  LC_7 Logic Functioning bit
 (45 14)  (919 238)  (919 238)  LC_7 Logic Functioning bit
 (51 14)  (925 238)  (925 238)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (15 15)  (889 239)  (889 239)  routing T_17_14.tnr_op_4 <X> T_17_14.lc_trk_g3_4
 (17 15)  (891 239)  (891 239)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (21 15)  (895 239)  (895 239)  routing T_17_14.bnl_op_7 <X> T_17_14.lc_trk_g3_7
 (22 15)  (896 239)  (896 239)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (898 239)  (898 239)  routing T_17_14.tnr_op_6 <X> T_17_14.lc_trk_g3_6
 (31 15)  (905 239)  (905 239)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 239)  (910 239)  LC_7 Logic Functioning bit
 (37 15)  (911 239)  (911 239)  LC_7 Logic Functioning bit
 (38 15)  (912 239)  (912 239)  LC_7 Logic Functioning bit
 (39 15)  (913 239)  (913 239)  LC_7 Logic Functioning bit


LogicTile_18_14

 (17 0)  (945 224)  (945 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (21 0)  (949 224)  (949 224)  routing T_18_14.wire_logic_cluster/lc_3/out <X> T_18_14.lc_trk_g0_3
 (22 0)  (950 224)  (950 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (954 224)  (954 224)  routing T_18_14.lc_trk_g1_5 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 224)  (955 224)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 224)  (957 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 224)  (959 224)  routing T_18_14.lc_trk_g1_4 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 224)  (960 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 224)  (962 224)  routing T_18_14.lc_trk_g1_4 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 224)  (963 224)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.input_2_0
 (37 0)  (965 224)  (965 224)  LC_0 Logic Functioning bit
 (39 0)  (967 224)  (967 224)  LC_0 Logic Functioning bit
 (42 0)  (970 224)  (970 224)  LC_0 Logic Functioning bit
 (43 0)  (971 224)  (971 224)  LC_0 Logic Functioning bit
 (27 1)  (955 225)  (955 225)  routing T_18_14.lc_trk_g1_5 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 225)  (957 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 225)  (958 225)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 225)  (960 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (961 225)  (961 225)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.input_2_0
 (36 1)  (964 225)  (964 225)  LC_0 Logic Functioning bit
 (38 1)  (966 225)  (966 225)  LC_0 Logic Functioning bit
 (40 1)  (968 225)  (968 225)  LC_0 Logic Functioning bit
 (42 1)  (970 225)  (970 225)  LC_0 Logic Functioning bit
 (14 2)  (942 226)  (942 226)  routing T_18_14.bnr_op_4 <X> T_18_14.lc_trk_g0_4
 (17 2)  (945 226)  (945 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (25 2)  (953 226)  (953 226)  routing T_18_14.bnr_op_6 <X> T_18_14.lc_trk_g0_6
 (27 2)  (955 226)  (955 226)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 226)  (956 226)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 226)  (957 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 226)  (958 226)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 226)  (959 226)  routing T_18_14.lc_trk_g1_7 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 226)  (960 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 226)  (962 226)  routing T_18_14.lc_trk_g1_7 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (38 2)  (966 226)  (966 226)  LC_1 Logic Functioning bit
 (39 2)  (967 226)  (967 226)  LC_1 Logic Functioning bit
 (42 2)  (970 226)  (970 226)  LC_1 Logic Functioning bit
 (43 2)  (971 226)  (971 226)  LC_1 Logic Functioning bit
 (46 2)  (974 226)  (974 226)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (975 226)  (975 226)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (978 226)  (978 226)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (942 227)  (942 227)  routing T_18_14.bnr_op_4 <X> T_18_14.lc_trk_g0_4
 (17 3)  (945 227)  (945 227)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (18 3)  (946 227)  (946 227)  routing T_18_14.sp4_r_v_b_29 <X> T_18_14.lc_trk_g0_5
 (22 3)  (950 227)  (950 227)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (953 227)  (953 227)  routing T_18_14.bnr_op_6 <X> T_18_14.lc_trk_g0_6
 (29 3)  (957 227)  (957 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 227)  (959 227)  routing T_18_14.lc_trk_g1_7 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 227)  (964 227)  LC_1 Logic Functioning bit
 (37 3)  (965 227)  (965 227)  LC_1 Logic Functioning bit
 (40 3)  (968 227)  (968 227)  LC_1 Logic Functioning bit
 (41 3)  (969 227)  (969 227)  LC_1 Logic Functioning bit
 (4 4)  (932 228)  (932 228)  routing T_18_14.sp4_v_t_38 <X> T_18_14.sp4_v_b_3
 (28 4)  (956 228)  (956 228)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 228)  (957 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 228)  (958 228)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 228)  (959 228)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 228)  (960 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 228)  (961 228)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 228)  (962 228)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 228)  (964 228)  LC_2 Logic Functioning bit
 (37 4)  (965 228)  (965 228)  LC_2 Logic Functioning bit
 (38 4)  (966 228)  (966 228)  LC_2 Logic Functioning bit
 (39 4)  (967 228)  (967 228)  LC_2 Logic Functioning bit
 (41 4)  (969 228)  (969 228)  LC_2 Logic Functioning bit
 (43 4)  (971 228)  (971 228)  LC_2 Logic Functioning bit
 (52 4)  (980 228)  (980 228)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (22 5)  (950 229)  (950 229)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (952 229)  (952 229)  routing T_18_14.bot_op_2 <X> T_18_14.lc_trk_g1_2
 (27 5)  (955 229)  (955 229)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 229)  (956 229)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 229)  (957 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 229)  (958 229)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (36 5)  (964 229)  (964 229)  LC_2 Logic Functioning bit
 (38 5)  (966 229)  (966 229)  LC_2 Logic Functioning bit
 (14 6)  (942 230)  (942 230)  routing T_18_14.wire_logic_cluster/lc_4/out <X> T_18_14.lc_trk_g1_4
 (15 6)  (943 230)  (943 230)  routing T_18_14.top_op_5 <X> T_18_14.lc_trk_g1_5
 (17 6)  (945 230)  (945 230)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (950 230)  (950 230)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (952 230)  (952 230)  routing T_18_14.top_op_7 <X> T_18_14.lc_trk_g1_7
 (26 6)  (954 230)  (954 230)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (29 6)  (957 230)  (957 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 230)  (958 230)  routing T_18_14.lc_trk_g0_6 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 230)  (959 230)  routing T_18_14.lc_trk_g1_7 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 230)  (960 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 230)  (962 230)  routing T_18_14.lc_trk_g1_7 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 230)  (964 230)  LC_3 Logic Functioning bit
 (38 6)  (966 230)  (966 230)  LC_3 Logic Functioning bit
 (41 6)  (969 230)  (969 230)  LC_3 Logic Functioning bit
 (43 6)  (971 230)  (971 230)  LC_3 Logic Functioning bit
 (50 6)  (978 230)  (978 230)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (945 231)  (945 231)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (946 231)  (946 231)  routing T_18_14.top_op_5 <X> T_18_14.lc_trk_g1_5
 (21 7)  (949 231)  (949 231)  routing T_18_14.top_op_7 <X> T_18_14.lc_trk_g1_7
 (22 7)  (950 231)  (950 231)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (952 231)  (952 231)  routing T_18_14.top_op_6 <X> T_18_14.lc_trk_g1_6
 (25 7)  (953 231)  (953 231)  routing T_18_14.top_op_6 <X> T_18_14.lc_trk_g1_6
 (26 7)  (954 231)  (954 231)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 231)  (955 231)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 231)  (957 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 231)  (958 231)  routing T_18_14.lc_trk_g0_6 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 231)  (959 231)  routing T_18_14.lc_trk_g1_7 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 231)  (964 231)  LC_3 Logic Functioning bit
 (41 7)  (969 231)  (969 231)  LC_3 Logic Functioning bit
 (42 7)  (970 231)  (970 231)  LC_3 Logic Functioning bit
 (43 7)  (971 231)  (971 231)  LC_3 Logic Functioning bit
 (26 8)  (954 232)  (954 232)  routing T_18_14.lc_trk_g0_4 <X> T_18_14.wire_logic_cluster/lc_4/in_0
 (31 8)  (959 232)  (959 232)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 232)  (960 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 232)  (962 232)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_4/in_3
 (37 8)  (965 232)  (965 232)  LC_4 Logic Functioning bit
 (38 8)  (966 232)  (966 232)  LC_4 Logic Functioning bit
 (40 8)  (968 232)  (968 232)  LC_4 Logic Functioning bit
 (43 8)  (971 232)  (971 232)  LC_4 Logic Functioning bit
 (50 8)  (978 232)  (978 232)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (943 233)  (943 233)  routing T_18_14.sp4_v_t_29 <X> T_18_14.lc_trk_g2_0
 (16 9)  (944 233)  (944 233)  routing T_18_14.sp4_v_t_29 <X> T_18_14.lc_trk_g2_0
 (17 9)  (945 233)  (945 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (29 9)  (957 233)  (957 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 233)  (959 233)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 233)  (964 233)  LC_4 Logic Functioning bit
 (39 9)  (967 233)  (967 233)  LC_4 Logic Functioning bit
 (41 9)  (969 233)  (969 233)  LC_4 Logic Functioning bit
 (42 9)  (970 233)  (970 233)  LC_4 Logic Functioning bit
 (22 10)  (950 234)  (950 234)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (952 234)  (952 234)  routing T_18_14.tnl_op_7 <X> T_18_14.lc_trk_g2_7
 (28 10)  (956 234)  (956 234)  routing T_18_14.lc_trk_g2_0 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 234)  (957 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 234)  (959 234)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 234)  (960 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 234)  (961 234)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 234)  (962 234)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 234)  (963 234)  routing T_18_14.lc_trk_g0_5 <X> T_18_14.input_2_5
 (39 10)  (967 234)  (967 234)  LC_5 Logic Functioning bit
 (42 10)  (970 234)  (970 234)  LC_5 Logic Functioning bit
 (43 10)  (971 234)  (971 234)  LC_5 Logic Functioning bit
 (14 11)  (942 235)  (942 235)  routing T_18_14.sp4_r_v_b_36 <X> T_18_14.lc_trk_g2_4
 (17 11)  (945 235)  (945 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (949 235)  (949 235)  routing T_18_14.tnl_op_7 <X> T_18_14.lc_trk_g2_7
 (26 11)  (954 235)  (954 235)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 235)  (955 235)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 235)  (956 235)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 235)  (957 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 235)  (959 235)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 235)  (960 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (964 235)  (964 235)  LC_5 Logic Functioning bit
 (39 11)  (967 235)  (967 235)  LC_5 Logic Functioning bit
 (41 11)  (969 235)  (969 235)  LC_5 Logic Functioning bit
 (15 12)  (943 236)  (943 236)  routing T_18_14.rgt_op_1 <X> T_18_14.lc_trk_g3_1
 (17 12)  (945 236)  (945 236)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (946 236)  (946 236)  routing T_18_14.rgt_op_1 <X> T_18_14.lc_trk_g3_1
 (26 12)  (954 236)  (954 236)  routing T_18_14.lc_trk_g0_4 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 236)  (955 236)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 236)  (957 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 236)  (958 236)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 236)  (960 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (963 236)  (963 236)  routing T_18_14.lc_trk_g1_5 <X> T_18_14.input_2_6
 (36 12)  (964 236)  (964 236)  LC_6 Logic Functioning bit
 (37 12)  (965 236)  (965 236)  LC_6 Logic Functioning bit
 (40 12)  (968 236)  (968 236)  LC_6 Logic Functioning bit
 (41 12)  (969 236)  (969 236)  LC_6 Logic Functioning bit
 (22 13)  (950 237)  (950 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (951 237)  (951 237)  routing T_18_14.sp4_v_b_42 <X> T_18_14.lc_trk_g3_2
 (24 13)  (952 237)  (952 237)  routing T_18_14.sp4_v_b_42 <X> T_18_14.lc_trk_g3_2
 (29 13)  (957 237)  (957 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 237)  (958 237)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 237)  (959 237)  routing T_18_14.lc_trk_g0_3 <X> T_18_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 237)  (960 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (962 237)  (962 237)  routing T_18_14.lc_trk_g1_5 <X> T_18_14.input_2_6
 (38 13)  (966 237)  (966 237)  LC_6 Logic Functioning bit
 (39 13)  (967 237)  (967 237)  LC_6 Logic Functioning bit
 (42 13)  (970 237)  (970 237)  LC_6 Logic Functioning bit
 (43 13)  (971 237)  (971 237)  LC_6 Logic Functioning bit
 (46 13)  (974 237)  (974 237)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (976 237)  (976 237)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (16 14)  (944 238)  (944 238)  routing T_18_14.sp4_v_t_16 <X> T_18_14.lc_trk_g3_5
 (17 14)  (945 238)  (945 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (946 238)  (946 238)  routing T_18_14.sp4_v_t_16 <X> T_18_14.lc_trk_g3_5
 (22 14)  (950 238)  (950 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (31 14)  (959 238)  (959 238)  routing T_18_14.lc_trk_g1_5 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 238)  (960 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 238)  (962 238)  routing T_18_14.lc_trk_g1_5 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (38 14)  (966 238)  (966 238)  LC_7 Logic Functioning bit
 (39 14)  (967 238)  (967 238)  LC_7 Logic Functioning bit
 (42 14)  (970 238)  (970 238)  LC_7 Logic Functioning bit
 (43 14)  (971 238)  (971 238)  LC_7 Logic Functioning bit
 (50 14)  (978 238)  (978 238)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (943 239)  (943 239)  routing T_18_14.tnr_op_4 <X> T_18_14.lc_trk_g3_4
 (17 15)  (945 239)  (945 239)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (21 15)  (949 239)  (949 239)  routing T_18_14.sp4_r_v_b_47 <X> T_18_14.lc_trk_g3_7
 (38 15)  (966 239)  (966 239)  LC_7 Logic Functioning bit
 (39 15)  (967 239)  (967 239)  LC_7 Logic Functioning bit
 (42 15)  (970 239)  (970 239)  LC_7 Logic Functioning bit
 (43 15)  (971 239)  (971 239)  LC_7 Logic Functioning bit


LogicTile_19_14

 (22 2)  (1004 226)  (1004 226)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1006 226)  (1006 226)  routing T_19_14.top_op_7 <X> T_19_14.lc_trk_g0_7
 (27 2)  (1009 226)  (1009 226)  routing T_19_14.lc_trk_g3_5 <X> T_19_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 226)  (1010 226)  routing T_19_14.lc_trk_g3_5 <X> T_19_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 226)  (1011 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 226)  (1012 226)  routing T_19_14.lc_trk_g3_5 <X> T_19_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 226)  (1013 226)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 226)  (1014 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 226)  (1015 226)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 226)  (1016 226)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_1/in_3
 (37 2)  (1019 226)  (1019 226)  LC_1 Logic Functioning bit
 (39 2)  (1021 226)  (1021 226)  LC_1 Logic Functioning bit
 (21 3)  (1003 227)  (1003 227)  routing T_19_14.top_op_7 <X> T_19_14.lc_trk_g0_7
 (31 3)  (1013 227)  (1013 227)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_1/in_3
 (37 3)  (1019 227)  (1019 227)  LC_1 Logic Functioning bit
 (39 3)  (1021 227)  (1021 227)  LC_1 Logic Functioning bit
 (26 4)  (1008 228)  (1008 228)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.wire_logic_cluster/lc_2/in_0
 (29 4)  (1011 228)  (1011 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 228)  (1012 228)  routing T_19_14.lc_trk_g0_7 <X> T_19_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 228)  (1013 228)  routing T_19_14.lc_trk_g2_7 <X> T_19_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 228)  (1014 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 228)  (1015 228)  routing T_19_14.lc_trk_g2_7 <X> T_19_14.wire_logic_cluster/lc_2/in_3
 (37 4)  (1019 228)  (1019 228)  LC_2 Logic Functioning bit
 (39 4)  (1021 228)  (1021 228)  LC_2 Logic Functioning bit
 (40 4)  (1022 228)  (1022 228)  LC_2 Logic Functioning bit
 (42 4)  (1024 228)  (1024 228)  LC_2 Logic Functioning bit
 (27 5)  (1009 229)  (1009 229)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 229)  (1011 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 229)  (1012 229)  routing T_19_14.lc_trk_g0_7 <X> T_19_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 229)  (1013 229)  routing T_19_14.lc_trk_g2_7 <X> T_19_14.wire_logic_cluster/lc_2/in_3
 (40 5)  (1022 229)  (1022 229)  LC_2 Logic Functioning bit
 (42 5)  (1024 229)  (1024 229)  LC_2 Logic Functioning bit
 (15 6)  (997 230)  (997 230)  routing T_19_14.lft_op_5 <X> T_19_14.lc_trk_g1_5
 (17 6)  (999 230)  (999 230)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1000 230)  (1000 230)  routing T_19_14.lft_op_5 <X> T_19_14.lc_trk_g1_5
 (15 8)  (997 232)  (997 232)  routing T_19_14.sp4_v_t_28 <X> T_19_14.lc_trk_g2_1
 (16 8)  (998 232)  (998 232)  routing T_19_14.sp4_v_t_28 <X> T_19_14.lc_trk_g2_1
 (17 8)  (999 232)  (999 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (1004 232)  (1004 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1005 232)  (1005 232)  routing T_19_14.sp4_v_t_30 <X> T_19_14.lc_trk_g2_3
 (24 8)  (1006 232)  (1006 232)  routing T_19_14.sp4_v_t_30 <X> T_19_14.lc_trk_g2_3
 (22 10)  (1004 234)  (1004 234)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (1006 234)  (1006 234)  routing T_19_14.tnl_op_7 <X> T_19_14.lc_trk_g2_7
 (21 11)  (1003 235)  (1003 235)  routing T_19_14.tnl_op_7 <X> T_19_14.lc_trk_g2_7
 (26 12)  (1008 236)  (1008 236)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_6/in_0
 (28 12)  (1010 236)  (1010 236)  routing T_19_14.lc_trk_g2_3 <X> T_19_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 236)  (1011 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 236)  (1014 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 236)  (1015 236)  routing T_19_14.lc_trk_g2_1 <X> T_19_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 236)  (1017 236)  routing T_19_14.lc_trk_g3_5 <X> T_19_14.input_2_6
 (36 12)  (1018 236)  (1018 236)  LC_6 Logic Functioning bit
 (39 12)  (1021 236)  (1021 236)  LC_6 Logic Functioning bit
 (41 12)  (1023 236)  (1023 236)  LC_6 Logic Functioning bit
 (42 12)  (1024 236)  (1024 236)  LC_6 Logic Functioning bit
 (43 12)  (1025 236)  (1025 236)  LC_6 Logic Functioning bit
 (26 13)  (1008 237)  (1008 237)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 237)  (1009 237)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 237)  (1010 237)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 237)  (1011 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 237)  (1012 237)  routing T_19_14.lc_trk_g2_3 <X> T_19_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (1014 237)  (1014 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (1015 237)  (1015 237)  routing T_19_14.lc_trk_g3_5 <X> T_19_14.input_2_6
 (34 13)  (1016 237)  (1016 237)  routing T_19_14.lc_trk_g3_5 <X> T_19_14.input_2_6
 (36 13)  (1018 237)  (1018 237)  LC_6 Logic Functioning bit
 (37 13)  (1019 237)  (1019 237)  LC_6 Logic Functioning bit
 (38 13)  (1020 237)  (1020 237)  LC_6 Logic Functioning bit
 (39 13)  (1021 237)  (1021 237)  LC_6 Logic Functioning bit
 (41 13)  (1023 237)  (1023 237)  LC_6 Logic Functioning bit
 (15 14)  (997 238)  (997 238)  routing T_19_14.sp4_v_t_32 <X> T_19_14.lc_trk_g3_5
 (16 14)  (998 238)  (998 238)  routing T_19_14.sp4_v_t_32 <X> T_19_14.lc_trk_g3_5
 (17 14)  (999 238)  (999 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (1004 238)  (1004 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1005 238)  (1005 238)  routing T_19_14.sp4_v_b_47 <X> T_19_14.lc_trk_g3_7
 (24 14)  (1006 238)  (1006 238)  routing T_19_14.sp4_v_b_47 <X> T_19_14.lc_trk_g3_7


LogicTile_20_14

 (26 4)  (1062 228)  (1062 228)  routing T_20_14.lc_trk_g2_4 <X> T_20_14.wire_logic_cluster/lc_2/in_0
 (28 4)  (1064 228)  (1064 228)  routing T_20_14.lc_trk_g2_7 <X> T_20_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 228)  (1065 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 228)  (1066 228)  routing T_20_14.lc_trk_g2_7 <X> T_20_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 228)  (1068 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 228)  (1069 228)  routing T_20_14.lc_trk_g3_2 <X> T_20_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 228)  (1070 228)  routing T_20_14.lc_trk_g3_2 <X> T_20_14.wire_logic_cluster/lc_2/in_3
 (40 4)  (1076 228)  (1076 228)  LC_2 Logic Functioning bit
 (41 4)  (1077 228)  (1077 228)  LC_2 Logic Functioning bit
 (42 4)  (1078 228)  (1078 228)  LC_2 Logic Functioning bit
 (43 4)  (1079 228)  (1079 228)  LC_2 Logic Functioning bit
 (52 4)  (1088 228)  (1088 228)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (28 5)  (1064 229)  (1064 229)  routing T_20_14.lc_trk_g2_4 <X> T_20_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 229)  (1065 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 229)  (1066 229)  routing T_20_14.lc_trk_g2_7 <X> T_20_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 229)  (1067 229)  routing T_20_14.lc_trk_g3_2 <X> T_20_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 229)  (1072 229)  LC_2 Logic Functioning bit
 (37 5)  (1073 229)  (1073 229)  LC_2 Logic Functioning bit
 (38 5)  (1074 229)  (1074 229)  LC_2 Logic Functioning bit
 (39 5)  (1075 229)  (1075 229)  LC_2 Logic Functioning bit
 (14 10)  (1050 234)  (1050 234)  routing T_20_14.sp4_h_r_36 <X> T_20_14.lc_trk_g2_4
 (21 10)  (1057 234)  (1057 234)  routing T_20_14.sp4_h_l_34 <X> T_20_14.lc_trk_g2_7
 (22 10)  (1058 234)  (1058 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1059 234)  (1059 234)  routing T_20_14.sp4_h_l_34 <X> T_20_14.lc_trk_g2_7
 (24 10)  (1060 234)  (1060 234)  routing T_20_14.sp4_h_l_34 <X> T_20_14.lc_trk_g2_7
 (15 11)  (1051 235)  (1051 235)  routing T_20_14.sp4_h_r_36 <X> T_20_14.lc_trk_g2_4
 (16 11)  (1052 235)  (1052 235)  routing T_20_14.sp4_h_r_36 <X> T_20_14.lc_trk_g2_4
 (17 11)  (1053 235)  (1053 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (1057 235)  (1057 235)  routing T_20_14.sp4_h_l_34 <X> T_20_14.lc_trk_g2_7
 (25 12)  (1061 236)  (1061 236)  routing T_20_14.sp4_h_r_42 <X> T_20_14.lc_trk_g3_2
 (22 13)  (1058 237)  (1058 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1059 237)  (1059 237)  routing T_20_14.sp4_h_r_42 <X> T_20_14.lc_trk_g3_2
 (24 13)  (1060 237)  (1060 237)  routing T_20_14.sp4_h_r_42 <X> T_20_14.lc_trk_g3_2
 (25 13)  (1061 237)  (1061 237)  routing T_20_14.sp4_h_r_42 <X> T_20_14.lc_trk_g3_2


LogicTile_21_14

 (3 7)  (1093 231)  (1093 231)  routing T_21_14.sp12_h_l_23 <X> T_21_14.sp12_v_t_23
 (8 11)  (1098 235)  (1098 235)  routing T_21_14.sp4_h_l_42 <X> T_21_14.sp4_v_t_42


LogicTile_23_14

 (10 8)  (1208 232)  (1208 232)  routing T_23_14.sp4_v_t_39 <X> T_23_14.sp4_h_r_7


LogicTile_24_14

 (26 0)  (1278 224)  (1278 224)  routing T_24_14.lc_trk_g2_6 <X> T_24_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (1279 224)  (1279 224)  routing T_24_14.lc_trk_g3_6 <X> T_24_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (1280 224)  (1280 224)  routing T_24_14.lc_trk_g3_6 <X> T_24_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 224)  (1281 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 224)  (1282 224)  routing T_24_14.lc_trk_g3_6 <X> T_24_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 224)  (1284 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 224)  (1286 224)  routing T_24_14.lc_trk_g1_2 <X> T_24_14.wire_logic_cluster/lc_0/in_3
 (26 1)  (1278 225)  (1278 225)  routing T_24_14.lc_trk_g2_6 <X> T_24_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 225)  (1280 225)  routing T_24_14.lc_trk_g2_6 <X> T_24_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 225)  (1281 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (1282 225)  (1282 225)  routing T_24_14.lc_trk_g3_6 <X> T_24_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (1283 225)  (1283 225)  routing T_24_14.lc_trk_g1_2 <X> T_24_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (1284 225)  (1284 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (1285 225)  (1285 225)  routing T_24_14.lc_trk_g2_2 <X> T_24_14.input_2_0
 (35 1)  (1287 225)  (1287 225)  routing T_24_14.lc_trk_g2_2 <X> T_24_14.input_2_0
 (39 1)  (1291 225)  (1291 225)  LC_0 Logic Functioning bit
 (53 1)  (1305 225)  (1305 225)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (25 4)  (1277 228)  (1277 228)  routing T_24_14.sp4_h_l_7 <X> T_24_14.lc_trk_g1_2
 (26 4)  (1278 228)  (1278 228)  routing T_24_14.lc_trk_g2_6 <X> T_24_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (1279 228)  (1279 228)  routing T_24_14.lc_trk_g3_6 <X> T_24_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (1280 228)  (1280 228)  routing T_24_14.lc_trk_g3_6 <X> T_24_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 228)  (1281 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1282 228)  (1282 228)  routing T_24_14.lc_trk_g3_6 <X> T_24_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 228)  (1284 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 228)  (1286 228)  routing T_24_14.lc_trk_g1_2 <X> T_24_14.wire_logic_cluster/lc_2/in_3
 (38 4)  (1290 228)  (1290 228)  LC_2 Logic Functioning bit
 (51 4)  (1303 228)  (1303 228)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (22 5)  (1274 229)  (1274 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (1275 229)  (1275 229)  routing T_24_14.sp4_h_l_7 <X> T_24_14.lc_trk_g1_2
 (24 5)  (1276 229)  (1276 229)  routing T_24_14.sp4_h_l_7 <X> T_24_14.lc_trk_g1_2
 (25 5)  (1277 229)  (1277 229)  routing T_24_14.sp4_h_l_7 <X> T_24_14.lc_trk_g1_2
 (26 5)  (1278 229)  (1278 229)  routing T_24_14.lc_trk_g2_6 <X> T_24_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 229)  (1280 229)  routing T_24_14.lc_trk_g2_6 <X> T_24_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 229)  (1281 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (1282 229)  (1282 229)  routing T_24_14.lc_trk_g3_6 <X> T_24_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (1283 229)  (1283 229)  routing T_24_14.lc_trk_g1_2 <X> T_24_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (1284 229)  (1284 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (1285 229)  (1285 229)  routing T_24_14.lc_trk_g2_2 <X> T_24_14.input_2_2
 (35 5)  (1287 229)  (1287 229)  routing T_24_14.lc_trk_g2_2 <X> T_24_14.input_2_2
 (26 8)  (1278 232)  (1278 232)  routing T_24_14.lc_trk_g2_6 <X> T_24_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (1279 232)  (1279 232)  routing T_24_14.lc_trk_g3_6 <X> T_24_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (1280 232)  (1280 232)  routing T_24_14.lc_trk_g3_6 <X> T_24_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 232)  (1281 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1282 232)  (1282 232)  routing T_24_14.lc_trk_g3_6 <X> T_24_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (1284 232)  (1284 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 232)  (1286 232)  routing T_24_14.lc_trk_g1_2 <X> T_24_14.wire_logic_cluster/lc_4/in_3
 (39 8)  (1291 232)  (1291 232)  LC_4 Logic Functioning bit
 (22 9)  (1274 233)  (1274 233)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (1275 233)  (1275 233)  routing T_24_14.sp12_v_b_18 <X> T_24_14.lc_trk_g2_2
 (25 9)  (1277 233)  (1277 233)  routing T_24_14.sp12_v_b_18 <X> T_24_14.lc_trk_g2_2
 (26 9)  (1278 233)  (1278 233)  routing T_24_14.lc_trk_g2_6 <X> T_24_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (1280 233)  (1280 233)  routing T_24_14.lc_trk_g2_6 <X> T_24_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 233)  (1281 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1282 233)  (1282 233)  routing T_24_14.lc_trk_g3_6 <X> T_24_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (1283 233)  (1283 233)  routing T_24_14.lc_trk_g1_2 <X> T_24_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (1284 233)  (1284 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (1285 233)  (1285 233)  routing T_24_14.lc_trk_g2_2 <X> T_24_14.input_2_4
 (35 9)  (1287 233)  (1287 233)  routing T_24_14.lc_trk_g2_2 <X> T_24_14.input_2_4
 (52 9)  (1304 233)  (1304 233)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (25 10)  (1277 234)  (1277 234)  routing T_24_14.sp4_v_b_30 <X> T_24_14.lc_trk_g2_6
 (22 11)  (1274 235)  (1274 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1275 235)  (1275 235)  routing T_24_14.sp4_v_b_30 <X> T_24_14.lc_trk_g2_6
 (22 15)  (1274 239)  (1274 239)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (1275 239)  (1275 239)  routing T_24_14.sp12_v_t_21 <X> T_24_14.lc_trk_g3_6
 (25 15)  (1277 239)  (1277 239)  routing T_24_14.sp12_v_t_21 <X> T_24_14.lc_trk_g3_6


RAM_Tile_25_14

 (4 0)  (1310 224)  (1310 224)  routing T_25_14.sp4_v_t_37 <X> T_25_14.sp4_v_b_0
 (7 0)  (1313 224)  (1313 224)  Ram config bit: MEMT_bram_cbit_1

 (11 0)  (1317 224)  (1317 224)  routing T_25_14.sp4_v_t_46 <X> T_25_14.sp4_v_b_2
 (19 0)  (1325 224)  (1325 224)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (25 0)  (1331 224)  (1331 224)  routing T_25_14.lft_op_2 <X> T_25_14.lc_trk_g0_2
 (7 1)  (1313 225)  (1313 225)  Ram config bit: MEMT_bram_cbit_0

 (12 1)  (1318 225)  (1318 225)  routing T_25_14.sp4_v_t_46 <X> T_25_14.sp4_v_b_2
 (22 1)  (1328 225)  (1328 225)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1330 225)  (1330 225)  routing T_25_14.lft_op_2 <X> T_25_14.lc_trk_g0_2
 (0 2)  (1306 226)  (1306 226)  routing T_25_14.glb_netwk_6 <X> T_25_14.wire_bram/ram/WCLK
 (1 2)  (1307 226)  (1307 226)  routing T_25_14.glb_netwk_6 <X> T_25_14.wire_bram/ram/WCLK
 (2 2)  (1308 226)  (1308 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 226)  (1313 226)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 227)  (1313 227)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (1307 228)  (1307 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (7 4)  (1313 228)  (1313 228)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (1 5)  (1307 229)  (1307 229)  routing T_25_14.lc_trk_g0_2 <X> T_25_14.wire_bram/ram/WCLKE
 (7 5)  (1313 229)  (1313 229)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (7 6)  (1313 230)  (1313 230)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (7 7)  (1313 231)  (1313 231)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (19 8)  (1325 232)  (1325 232)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_t_16 sp4_v_t_8
 (27 8)  (1333 232)  (1333 232)  routing T_25_14.lc_trk_g3_2 <X> T_25_14.wire_bram/ram/WDATA_3
 (28 8)  (1334 232)  (1334 232)  routing T_25_14.lc_trk_g3_2 <X> T_25_14.wire_bram/ram/WDATA_3
 (29 8)  (1335 232)  (1335 232)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_3
 (39 8)  (1345 232)  (1345 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (30 9)  (1336 233)  (1336 233)  routing T_25_14.lc_trk_g3_2 <X> T_25_14.wire_bram/ram/WDATA_3
 (14 11)  (1320 235)  (1320 235)  routing T_25_14.sp4_r_v_b_36 <X> T_25_14.lc_trk_g2_4
 (17 11)  (1323 235)  (1323 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 13)  (1328 237)  (1328 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_31 lc_trk_g3_2
 (23 13)  (1329 237)  (1329 237)  routing T_25_14.sp4_v_t_31 <X> T_25_14.lc_trk_g3_2
 (24 13)  (1330 237)  (1330 237)  routing T_25_14.sp4_v_t_31 <X> T_25_14.lc_trk_g3_2
 (0 14)  (1306 238)  (1306 238)  routing T_25_14.lc_trk_g2_4 <X> T_25_14.wire_bram/ram/WE
 (1 14)  (1307 238)  (1307 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 239)  (1307 239)  routing T_25_14.lc_trk_g2_4 <X> T_25_14.wire_bram/ram/WE
 (3 15)  (1309 239)  (1309 239)  routing T_25_14.sp12_h_l_22 <X> T_25_14.sp12_v_t_22


LogicTile_26_14

 (13 4)  (1361 228)  (1361 228)  routing T_26_14.sp4_v_t_40 <X> T_26_14.sp4_v_b_5
 (4 12)  (1352 236)  (1352 236)  routing T_26_14.sp4_v_t_44 <X> T_26_14.sp4_v_b_9


LogicTile_14_13

 (31 0)  (739 208)  (739 208)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 208)  (740 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 208)  (742 208)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 208)  (744 208)  LC_0 Logic Functioning bit
 (37 0)  (745 208)  (745 208)  LC_0 Logic Functioning bit
 (38 0)  (746 208)  (746 208)  LC_0 Logic Functioning bit
 (39 0)  (747 208)  (747 208)  LC_0 Logic Functioning bit
 (45 0)  (753 208)  (753 208)  LC_0 Logic Functioning bit
 (36 1)  (744 209)  (744 209)  LC_0 Logic Functioning bit
 (37 1)  (745 209)  (745 209)  LC_0 Logic Functioning bit
 (38 1)  (746 209)  (746 209)  LC_0 Logic Functioning bit
 (39 1)  (747 209)  (747 209)  LC_0 Logic Functioning bit
 (0 2)  (708 210)  (708 210)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (1 2)  (709 210)  (709 210)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 2)  (710 210)  (710 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 4)  (729 212)  (729 212)  routing T_14_13.wire_logic_cluster/lc_3/out <X> T_14_13.lc_trk_g1_3
 (22 4)  (730 212)  (730 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (14 6)  (722 214)  (722 214)  routing T_14_13.wire_logic_cluster/lc_4/out <X> T_14_13.lc_trk_g1_4
 (31 6)  (739 214)  (739 214)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 214)  (740 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 214)  (741 214)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 214)  (744 214)  LC_3 Logic Functioning bit
 (37 6)  (745 214)  (745 214)  LC_3 Logic Functioning bit
 (38 6)  (746 214)  (746 214)  LC_3 Logic Functioning bit
 (39 6)  (747 214)  (747 214)  LC_3 Logic Functioning bit
 (45 6)  (753 214)  (753 214)  LC_3 Logic Functioning bit
 (17 7)  (725 215)  (725 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (36 7)  (744 215)  (744 215)  LC_3 Logic Functioning bit
 (37 7)  (745 215)  (745 215)  LC_3 Logic Functioning bit
 (38 7)  (746 215)  (746 215)  LC_3 Logic Functioning bit
 (39 7)  (747 215)  (747 215)  LC_3 Logic Functioning bit
 (31 8)  (739 216)  (739 216)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 216)  (740 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 216)  (741 216)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 216)  (744 216)  LC_4 Logic Functioning bit
 (37 8)  (745 216)  (745 216)  LC_4 Logic Functioning bit
 (38 8)  (746 216)  (746 216)  LC_4 Logic Functioning bit
 (39 8)  (747 216)  (747 216)  LC_4 Logic Functioning bit
 (45 8)  (753 216)  (753 216)  LC_4 Logic Functioning bit
 (31 9)  (739 217)  (739 217)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 217)  (744 217)  LC_4 Logic Functioning bit
 (37 9)  (745 217)  (745 217)  LC_4 Logic Functioning bit
 (38 9)  (746 217)  (746 217)  LC_4 Logic Functioning bit
 (39 9)  (747 217)  (747 217)  LC_4 Logic Functioning bit
 (17 10)  (725 218)  (725 218)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 218)  (726 218)  routing T_14_13.wire_logic_cluster/lc_5/out <X> T_14_13.lc_trk_g2_5
 (21 10)  (729 218)  (729 218)  routing T_14_13.wire_logic_cluster/lc_7/out <X> T_14_13.lc_trk_g2_7
 (22 10)  (730 218)  (730 218)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (733 218)  (733 218)  routing T_14_13.wire_logic_cluster/lc_6/out <X> T_14_13.lc_trk_g2_6
 (32 10)  (740 218)  (740 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 218)  (742 218)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 218)  (744 218)  LC_5 Logic Functioning bit
 (37 10)  (745 218)  (745 218)  LC_5 Logic Functioning bit
 (38 10)  (746 218)  (746 218)  LC_5 Logic Functioning bit
 (39 10)  (747 218)  (747 218)  LC_5 Logic Functioning bit
 (45 10)  (753 218)  (753 218)  LC_5 Logic Functioning bit
 (17 11)  (725 219)  (725 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (730 219)  (730 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (739 219)  (739 219)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 219)  (744 219)  LC_5 Logic Functioning bit
 (37 11)  (745 219)  (745 219)  LC_5 Logic Functioning bit
 (38 11)  (746 219)  (746 219)  LC_5 Logic Functioning bit
 (39 11)  (747 219)  (747 219)  LC_5 Logic Functioning bit
 (31 12)  (739 220)  (739 220)  routing T_14_13.lc_trk_g2_5 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 220)  (740 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 220)  (741 220)  routing T_14_13.lc_trk_g2_5 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 220)  (744 220)  LC_6 Logic Functioning bit
 (37 12)  (745 220)  (745 220)  LC_6 Logic Functioning bit
 (38 12)  (746 220)  (746 220)  LC_6 Logic Functioning bit
 (39 12)  (747 220)  (747 220)  LC_6 Logic Functioning bit
 (45 12)  (753 220)  (753 220)  LC_6 Logic Functioning bit
 (36 13)  (744 221)  (744 221)  LC_6 Logic Functioning bit
 (37 13)  (745 221)  (745 221)  LC_6 Logic Functioning bit
 (38 13)  (746 221)  (746 221)  LC_6 Logic Functioning bit
 (39 13)  (747 221)  (747 221)  LC_6 Logic Functioning bit
 (31 14)  (739 222)  (739 222)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 222)  (740 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 222)  (741 222)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 222)  (744 222)  LC_7 Logic Functioning bit
 (37 14)  (745 222)  (745 222)  LC_7 Logic Functioning bit
 (38 14)  (746 222)  (746 222)  LC_7 Logic Functioning bit
 (39 14)  (747 222)  (747 222)  LC_7 Logic Functioning bit
 (45 14)  (753 222)  (753 222)  LC_7 Logic Functioning bit
 (31 15)  (739 223)  (739 223)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 223)  (744 223)  LC_7 Logic Functioning bit
 (37 15)  (745 223)  (745 223)  LC_7 Logic Functioning bit
 (38 15)  (746 223)  (746 223)  LC_7 Logic Functioning bit
 (39 15)  (747 223)  (747 223)  LC_7 Logic Functioning bit


LogicTile_15_13

 (14 0)  (776 208)  (776 208)  routing T_15_13.lft_op_0 <X> T_15_13.lc_trk_g0_0
 (21 0)  (783 208)  (783 208)  routing T_15_13.wire_logic_cluster/lc_3/out <X> T_15_13.lc_trk_g0_3
 (22 0)  (784 208)  (784 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (36 0)  (798 208)  (798 208)  LC_0 Logic Functioning bit
 (38 0)  (800 208)  (800 208)  LC_0 Logic Functioning bit
 (41 0)  (803 208)  (803 208)  LC_0 Logic Functioning bit
 (43 0)  (805 208)  (805 208)  LC_0 Logic Functioning bit
 (45 0)  (807 208)  (807 208)  LC_0 Logic Functioning bit
 (15 1)  (777 209)  (777 209)  routing T_15_13.lft_op_0 <X> T_15_13.lc_trk_g0_0
 (17 1)  (779 209)  (779 209)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (29 1)  (791 209)  (791 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (37 1)  (799 209)  (799 209)  LC_0 Logic Functioning bit
 (39 1)  (801 209)  (801 209)  LC_0 Logic Functioning bit
 (40 1)  (802 209)  (802 209)  LC_0 Logic Functioning bit
 (42 1)  (804 209)  (804 209)  LC_0 Logic Functioning bit
 (0 2)  (762 210)  (762 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (1 2)  (763 210)  (763 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (776 212)  (776 212)  routing T_15_13.wire_logic_cluster/lc_0/out <X> T_15_13.lc_trk_g1_0
 (32 4)  (794 212)  (794 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (798 212)  (798 212)  LC_2 Logic Functioning bit
 (37 4)  (799 212)  (799 212)  LC_2 Logic Functioning bit
 (38 4)  (800 212)  (800 212)  LC_2 Logic Functioning bit
 (39 4)  (801 212)  (801 212)  LC_2 Logic Functioning bit
 (45 4)  (807 212)  (807 212)  LC_2 Logic Functioning bit
 (17 5)  (779 213)  (779 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (31 5)  (793 213)  (793 213)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 213)  (798 213)  LC_2 Logic Functioning bit
 (37 5)  (799 213)  (799 213)  LC_2 Logic Functioning bit
 (38 5)  (800 213)  (800 213)  LC_2 Logic Functioning bit
 (39 5)  (801 213)  (801 213)  LC_2 Logic Functioning bit
 (31 6)  (793 214)  (793 214)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 214)  (794 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 214)  (795 214)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 214)  (798 214)  LC_3 Logic Functioning bit
 (37 6)  (799 214)  (799 214)  LC_3 Logic Functioning bit
 (38 6)  (800 214)  (800 214)  LC_3 Logic Functioning bit
 (39 6)  (801 214)  (801 214)  LC_3 Logic Functioning bit
 (45 6)  (807 214)  (807 214)  LC_3 Logic Functioning bit
 (31 7)  (793 215)  (793 215)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 215)  (798 215)  LC_3 Logic Functioning bit
 (37 7)  (799 215)  (799 215)  LC_3 Logic Functioning bit
 (38 7)  (800 215)  (800 215)  LC_3 Logic Functioning bit
 (39 7)  (801 215)  (801 215)  LC_3 Logic Functioning bit
 (32 8)  (794 216)  (794 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 216)  (795 216)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 216)  (796 216)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 216)  (798 216)  LC_4 Logic Functioning bit
 (37 8)  (799 216)  (799 216)  LC_4 Logic Functioning bit
 (38 8)  (800 216)  (800 216)  LC_4 Logic Functioning bit
 (39 8)  (801 216)  (801 216)  LC_4 Logic Functioning bit
 (45 8)  (807 216)  (807 216)  LC_4 Logic Functioning bit
 (31 9)  (793 217)  (793 217)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 217)  (798 217)  LC_4 Logic Functioning bit
 (37 9)  (799 217)  (799 217)  LC_4 Logic Functioning bit
 (38 9)  (800 217)  (800 217)  LC_4 Logic Functioning bit
 (39 9)  (801 217)  (801 217)  LC_4 Logic Functioning bit
 (25 10)  (787 218)  (787 218)  routing T_15_13.wire_logic_cluster/lc_6/out <X> T_15_13.lc_trk_g2_6
 (22 11)  (784 219)  (784 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (25 12)  (787 220)  (787 220)  routing T_15_13.wire_logic_cluster/lc_2/out <X> T_15_13.lc_trk_g3_2
 (32 12)  (794 220)  (794 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 220)  (796 220)  routing T_15_13.lc_trk_g1_0 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 220)  (798 220)  LC_6 Logic Functioning bit
 (37 12)  (799 220)  (799 220)  LC_6 Logic Functioning bit
 (38 12)  (800 220)  (800 220)  LC_6 Logic Functioning bit
 (39 12)  (801 220)  (801 220)  LC_6 Logic Functioning bit
 (45 12)  (807 220)  (807 220)  LC_6 Logic Functioning bit
 (22 13)  (784 221)  (784 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (36 13)  (798 221)  (798 221)  LC_6 Logic Functioning bit
 (37 13)  (799 221)  (799 221)  LC_6 Logic Functioning bit
 (38 13)  (800 221)  (800 221)  LC_6 Logic Functioning bit
 (39 13)  (801 221)  (801 221)  LC_6 Logic Functioning bit


LogicTile_16_13

 (0 2)  (816 210)  (816 210)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (1 2)  (817 210)  (817 210)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (2 2)  (818 210)  (818 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 210)  (830 210)  routing T_16_13.lft_op_4 <X> T_16_13.lc_trk_g0_4
 (15 3)  (831 211)  (831 211)  routing T_16_13.lft_op_4 <X> T_16_13.lc_trk_g0_4
 (17 3)  (833 211)  (833 211)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (5 12)  (821 220)  (821 220)  routing T_16_13.sp4_v_t_44 <X> T_16_13.sp4_h_r_9
 (31 14)  (847 222)  (847 222)  routing T_16_13.lc_trk_g0_4 <X> T_16_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 222)  (848 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (852 222)  (852 222)  LC_7 Logic Functioning bit
 (37 14)  (853 222)  (853 222)  LC_7 Logic Functioning bit
 (38 14)  (854 222)  (854 222)  LC_7 Logic Functioning bit
 (39 14)  (855 222)  (855 222)  LC_7 Logic Functioning bit
 (45 14)  (861 222)  (861 222)  LC_7 Logic Functioning bit
 (36 15)  (852 223)  (852 223)  LC_7 Logic Functioning bit
 (37 15)  (853 223)  (853 223)  LC_7 Logic Functioning bit
 (38 15)  (854 223)  (854 223)  LC_7 Logic Functioning bit
 (39 15)  (855 223)  (855 223)  LC_7 Logic Functioning bit


LogicTile_17_13

 (17 0)  (891 208)  (891 208)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (892 208)  (892 208)  routing T_17_13.wire_logic_cluster/lc_1/out <X> T_17_13.lc_trk_g0_1
 (21 0)  (895 208)  (895 208)  routing T_17_13.wire_logic_cluster/lc_3/out <X> T_17_13.lc_trk_g0_3
 (22 0)  (896 208)  (896 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (899 208)  (899 208)  routing T_17_13.wire_logic_cluster/lc_2/out <X> T_17_13.lc_trk_g0_2
 (26 0)  (900 208)  (900 208)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_0/in_0
 (32 0)  (906 208)  (906 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (909 208)  (909 208)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.input_2_0
 (37 0)  (911 208)  (911 208)  LC_0 Logic Functioning bit
 (38 0)  (912 208)  (912 208)  LC_0 Logic Functioning bit
 (22 1)  (896 209)  (896 209)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (900 209)  (900 209)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 209)  (901 209)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 209)  (902 209)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 209)  (903 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 209)  (905 209)  routing T_17_13.lc_trk_g0_3 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 209)  (906 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (909 209)  (909 209)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.input_2_0
 (36 1)  (910 209)  (910 209)  LC_0 Logic Functioning bit
 (39 1)  (913 209)  (913 209)  LC_0 Logic Functioning bit
 (15 2)  (889 210)  (889 210)  routing T_17_13.top_op_5 <X> T_17_13.lc_trk_g0_5
 (17 2)  (891 210)  (891 210)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (900 210)  (900 210)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (29 2)  (903 210)  (903 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 210)  (904 210)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 210)  (906 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 210)  (907 210)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 210)  (908 210)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 210)  (910 210)  LC_1 Logic Functioning bit
 (39 2)  (913 210)  (913 210)  LC_1 Logic Functioning bit
 (41 2)  (915 210)  (915 210)  LC_1 Logic Functioning bit
 (43 2)  (917 210)  (917 210)  LC_1 Logic Functioning bit
 (50 2)  (924 210)  (924 210)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (888 211)  (888 211)  routing T_17_13.sp4_r_v_b_28 <X> T_17_13.lc_trk_g0_4
 (17 3)  (891 211)  (891 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (892 211)  (892 211)  routing T_17_13.top_op_5 <X> T_17_13.lc_trk_g0_5
 (22 3)  (896 211)  (896 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (899 211)  (899 211)  routing T_17_13.sp4_r_v_b_30 <X> T_17_13.lc_trk_g0_6
 (26 3)  (900 211)  (900 211)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 211)  (902 211)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 211)  (903 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 211)  (904 211)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (36 3)  (910 211)  (910 211)  LC_1 Logic Functioning bit
 (38 3)  (912 211)  (912 211)  LC_1 Logic Functioning bit
 (40 3)  (914 211)  (914 211)  LC_1 Logic Functioning bit
 (43 3)  (917 211)  (917 211)  LC_1 Logic Functioning bit
 (17 4)  (891 212)  (891 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (29 4)  (903 212)  (903 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 212)  (904 212)  routing T_17_13.lc_trk_g0_5 <X> T_17_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 212)  (905 212)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 212)  (906 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 212)  (907 212)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 212)  (910 212)  LC_2 Logic Functioning bit
 (37 4)  (911 212)  (911 212)  LC_2 Logic Functioning bit
 (38 4)  (912 212)  (912 212)  LC_2 Logic Functioning bit
 (39 4)  (913 212)  (913 212)  LC_2 Logic Functioning bit
 (18 5)  (892 213)  (892 213)  routing T_17_13.sp4_r_v_b_25 <X> T_17_13.lc_trk_g1_1
 (27 5)  (901 213)  (901 213)  routing T_17_13.lc_trk_g1_1 <X> T_17_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 213)  (903 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 213)  (905 213)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_2/in_3
 (40 5)  (914 213)  (914 213)  LC_2 Logic Functioning bit
 (41 5)  (915 213)  (915 213)  LC_2 Logic Functioning bit
 (42 5)  (916 213)  (916 213)  LC_2 Logic Functioning bit
 (43 5)  (917 213)  (917 213)  LC_2 Logic Functioning bit
 (3 6)  (877 214)  (877 214)  routing T_17_13.sp12_v_b_0 <X> T_17_13.sp12_v_t_23
 (26 6)  (900 214)  (900 214)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.wire_logic_cluster/lc_3/in_0
 (28 6)  (902 214)  (902 214)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 214)  (903 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 214)  (904 214)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 214)  (906 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 214)  (907 214)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 214)  (908 214)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 214)  (910 214)  LC_3 Logic Functioning bit
 (37 6)  (911 214)  (911 214)  LC_3 Logic Functioning bit
 (38 6)  (912 214)  (912 214)  LC_3 Logic Functioning bit
 (39 6)  (913 214)  (913 214)  LC_3 Logic Functioning bit
 (28 7)  (902 215)  (902 215)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 215)  (903 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 215)  (904 215)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 215)  (905 215)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_3/in_3
 (40 7)  (914 215)  (914 215)  LC_3 Logic Functioning bit
 (41 7)  (915 215)  (915 215)  LC_3 Logic Functioning bit
 (42 7)  (916 215)  (916 215)  LC_3 Logic Functioning bit
 (43 7)  (917 215)  (917 215)  LC_3 Logic Functioning bit
 (14 8)  (888 216)  (888 216)  routing T_17_13.rgt_op_0 <X> T_17_13.lc_trk_g2_0
 (15 8)  (889 216)  (889 216)  routing T_17_13.rgt_op_1 <X> T_17_13.lc_trk_g2_1
 (17 8)  (891 216)  (891 216)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (892 216)  (892 216)  routing T_17_13.rgt_op_1 <X> T_17_13.lc_trk_g2_1
 (26 8)  (900 216)  (900 216)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 216)  (901 216)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 216)  (902 216)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 216)  (903 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 216)  (904 216)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 216)  (905 216)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 216)  (906 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 216)  (907 216)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 216)  (910 216)  LC_4 Logic Functioning bit
 (37 8)  (911 216)  (911 216)  LC_4 Logic Functioning bit
 (40 8)  (914 216)  (914 216)  LC_4 Logic Functioning bit
 (41 8)  (915 216)  (915 216)  LC_4 Logic Functioning bit
 (50 8)  (924 216)  (924 216)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (889 217)  (889 217)  routing T_17_13.rgt_op_0 <X> T_17_13.lc_trk_g2_0
 (17 9)  (891 217)  (891 217)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (26 9)  (900 217)  (900 217)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 217)  (903 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 217)  (904 217)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 217)  (905 217)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (38 9)  (912 217)  (912 217)  LC_4 Logic Functioning bit
 (39 9)  (913 217)  (913 217)  LC_4 Logic Functioning bit
 (42 9)  (916 217)  (916 217)  LC_4 Logic Functioning bit
 (43 9)  (917 217)  (917 217)  LC_4 Logic Functioning bit
 (15 10)  (889 218)  (889 218)  routing T_17_13.sp4_h_r_45 <X> T_17_13.lc_trk_g2_5
 (16 10)  (890 218)  (890 218)  routing T_17_13.sp4_h_r_45 <X> T_17_13.lc_trk_g2_5
 (17 10)  (891 218)  (891 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (892 218)  (892 218)  routing T_17_13.sp4_h_r_45 <X> T_17_13.lc_trk_g2_5
 (21 10)  (895 218)  (895 218)  routing T_17_13.rgt_op_7 <X> T_17_13.lc_trk_g2_7
 (22 10)  (896 218)  (896 218)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (898 218)  (898 218)  routing T_17_13.rgt_op_7 <X> T_17_13.lc_trk_g2_7
 (25 10)  (899 218)  (899 218)  routing T_17_13.rgt_op_6 <X> T_17_13.lc_trk_g2_6
 (26 10)  (900 218)  (900 218)  routing T_17_13.lc_trk_g0_5 <X> T_17_13.wire_logic_cluster/lc_5/in_0
 (29 10)  (903 218)  (903 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 218)  (904 218)  routing T_17_13.lc_trk_g0_4 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 218)  (906 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 218)  (907 218)  routing T_17_13.lc_trk_g2_0 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (38 10)  (912 218)  (912 218)  LC_5 Logic Functioning bit
 (50 10)  (924 218)  (924 218)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (892 219)  (892 219)  routing T_17_13.sp4_h_r_45 <X> T_17_13.lc_trk_g2_5
 (22 11)  (896 219)  (896 219)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (898 219)  (898 219)  routing T_17_13.rgt_op_6 <X> T_17_13.lc_trk_g2_6
 (29 11)  (903 219)  (903 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (910 219)  (910 219)  LC_5 Logic Functioning bit
 (15 12)  (889 220)  (889 220)  routing T_17_13.tnr_op_1 <X> T_17_13.lc_trk_g3_1
 (17 12)  (891 220)  (891 220)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (895 220)  (895 220)  routing T_17_13.rgt_op_3 <X> T_17_13.lc_trk_g3_3
 (22 12)  (896 220)  (896 220)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (898 220)  (898 220)  routing T_17_13.rgt_op_3 <X> T_17_13.lc_trk_g3_3
 (29 12)  (903 220)  (903 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 220)  (906 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 220)  (907 220)  routing T_17_13.lc_trk_g2_1 <X> T_17_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 220)  (910 220)  LC_6 Logic Functioning bit
 (37 12)  (911 220)  (911 220)  LC_6 Logic Functioning bit
 (38 12)  (912 220)  (912 220)  LC_6 Logic Functioning bit
 (39 12)  (913 220)  (913 220)  LC_6 Logic Functioning bit
 (42 12)  (916 220)  (916 220)  LC_6 Logic Functioning bit
 (43 12)  (917 220)  (917 220)  LC_6 Logic Functioning bit
 (50 12)  (924 220)  (924 220)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (926 220)  (926 220)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (900 221)  (900 221)  routing T_17_13.lc_trk_g0_2 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 221)  (903 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (40 13)  (914 221)  (914 221)  LC_6 Logic Functioning bit
 (41 13)  (915 221)  (915 221)  LC_6 Logic Functioning bit
 (22 14)  (896 222)  (896 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (897 222)  (897 222)  routing T_17_13.sp4_h_r_31 <X> T_17_13.lc_trk_g3_7
 (24 14)  (898 222)  (898 222)  routing T_17_13.sp4_h_r_31 <X> T_17_13.lc_trk_g3_7
 (21 15)  (895 223)  (895 223)  routing T_17_13.sp4_h_r_31 <X> T_17_13.lc_trk_g3_7
 (22 15)  (896 223)  (896 223)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (898 223)  (898 223)  routing T_17_13.tnr_op_6 <X> T_17_13.lc_trk_g3_6


LogicTile_18_13

 (26 0)  (954 208)  (954 208)  routing T_18_13.lc_trk_g0_4 <X> T_18_13.wire_logic_cluster/lc_0/in_0
 (28 0)  (956 208)  (956 208)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 208)  (957 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 208)  (958 208)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 208)  (960 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 208)  (962 208)  routing T_18_13.lc_trk_g1_0 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 208)  (964 208)  LC_0 Logic Functioning bit
 (37 0)  (965 208)  (965 208)  LC_0 Logic Functioning bit
 (40 0)  (968 208)  (968 208)  LC_0 Logic Functioning bit
 (41 0)  (969 208)  (969 208)  LC_0 Logic Functioning bit
 (29 1)  (957 209)  (957 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 209)  (958 209)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 209)  (960 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (961 209)  (961 209)  routing T_18_13.lc_trk_g2_0 <X> T_18_13.input_2_0
 (38 1)  (966 209)  (966 209)  LC_0 Logic Functioning bit
 (39 1)  (967 209)  (967 209)  LC_0 Logic Functioning bit
 (42 1)  (970 209)  (970 209)  LC_0 Logic Functioning bit
 (43 1)  (971 209)  (971 209)  LC_0 Logic Functioning bit
 (26 2)  (954 210)  (954 210)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (955 210)  (955 210)  routing T_18_13.lc_trk_g1_7 <X> T_18_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 210)  (957 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 210)  (958 210)  routing T_18_13.lc_trk_g1_7 <X> T_18_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 210)  (959 210)  routing T_18_13.lc_trk_g3_5 <X> T_18_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 210)  (960 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 210)  (961 210)  routing T_18_13.lc_trk_g3_5 <X> T_18_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 210)  (962 210)  routing T_18_13.lc_trk_g3_5 <X> T_18_13.wire_logic_cluster/lc_1/in_3
 (39 2)  (967 210)  (967 210)  LC_1 Logic Functioning bit
 (40 2)  (968 210)  (968 210)  LC_1 Logic Functioning bit
 (43 2)  (971 210)  (971 210)  LC_1 Logic Functioning bit
 (50 2)  (978 210)  (978 210)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (943 211)  (943 211)  routing T_18_13.bot_op_4 <X> T_18_13.lc_trk_g0_4
 (17 3)  (945 211)  (945 211)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (26 3)  (954 211)  (954 211)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 211)  (955 211)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 211)  (957 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 211)  (958 211)  routing T_18_13.lc_trk_g1_7 <X> T_18_13.wire_logic_cluster/lc_1/in_1
 (37 3)  (965 211)  (965 211)  LC_1 Logic Functioning bit
 (38 3)  (966 211)  (966 211)  LC_1 Logic Functioning bit
 (41 3)  (969 211)  (969 211)  LC_1 Logic Functioning bit
 (22 4)  (950 212)  (950 212)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (952 212)  (952 212)  routing T_18_13.top_op_3 <X> T_18_13.lc_trk_g1_3
 (26 4)  (954 212)  (954 212)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 212)  (955 212)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 212)  (956 212)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 212)  (957 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 212)  (958 212)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 212)  (960 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 212)  (962 212)  routing T_18_13.lc_trk_g1_2 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 212)  (963 212)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.input_2_2
 (37 4)  (965 212)  (965 212)  LC_2 Logic Functioning bit
 (40 4)  (968 212)  (968 212)  LC_2 Logic Functioning bit
 (42 4)  (970 212)  (970 212)  LC_2 Logic Functioning bit
 (43 4)  (971 212)  (971 212)  LC_2 Logic Functioning bit
 (14 5)  (942 213)  (942 213)  routing T_18_13.top_op_0 <X> T_18_13.lc_trk_g1_0
 (15 5)  (943 213)  (943 213)  routing T_18_13.top_op_0 <X> T_18_13.lc_trk_g1_0
 (17 5)  (945 213)  (945 213)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (949 213)  (949 213)  routing T_18_13.top_op_3 <X> T_18_13.lc_trk_g1_3
 (22 5)  (950 213)  (950 213)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (952 213)  (952 213)  routing T_18_13.top_op_2 <X> T_18_13.lc_trk_g1_2
 (25 5)  (953 213)  (953 213)  routing T_18_13.top_op_2 <X> T_18_13.lc_trk_g1_2
 (26 5)  (954 213)  (954 213)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 213)  (956 213)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 213)  (957 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 213)  (958 213)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 213)  (959 213)  routing T_18_13.lc_trk_g1_2 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 213)  (960 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (961 213)  (961 213)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.input_2_2
 (37 5)  (965 213)  (965 213)  LC_2 Logic Functioning bit
 (38 5)  (966 213)  (966 213)  LC_2 Logic Functioning bit
 (39 5)  (967 213)  (967 213)  LC_2 Logic Functioning bit
 (40 5)  (968 213)  (968 213)  LC_2 Logic Functioning bit
 (22 6)  (950 214)  (950 214)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (952 214)  (952 214)  routing T_18_13.top_op_7 <X> T_18_13.lc_trk_g1_7
 (25 6)  (953 214)  (953 214)  routing T_18_13.sp4_v_t_3 <X> T_18_13.lc_trk_g1_6
 (28 6)  (956 214)  (956 214)  routing T_18_13.lc_trk_g2_2 <X> T_18_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 214)  (957 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 214)  (960 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 214)  (962 214)  routing T_18_13.lc_trk_g1_3 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (35 6)  (963 214)  (963 214)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.input_2_3
 (36 6)  (964 214)  (964 214)  LC_3 Logic Functioning bit
 (37 6)  (965 214)  (965 214)  LC_3 Logic Functioning bit
 (40 6)  (968 214)  (968 214)  LC_3 Logic Functioning bit
 (41 6)  (969 214)  (969 214)  LC_3 Logic Functioning bit
 (52 6)  (980 214)  (980 214)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (21 7)  (949 215)  (949 215)  routing T_18_13.top_op_7 <X> T_18_13.lc_trk_g1_7
 (22 7)  (950 215)  (950 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (951 215)  (951 215)  routing T_18_13.sp4_v_t_3 <X> T_18_13.lc_trk_g1_6
 (25 7)  (953 215)  (953 215)  routing T_18_13.sp4_v_t_3 <X> T_18_13.lc_trk_g1_6
 (26 7)  (954 215)  (954 215)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 215)  (955 215)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 215)  (956 215)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 215)  (957 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 215)  (958 215)  routing T_18_13.lc_trk_g2_2 <X> T_18_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 215)  (959 215)  routing T_18_13.lc_trk_g1_3 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 215)  (960 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (961 215)  (961 215)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.input_2_3
 (34 7)  (962 215)  (962 215)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.input_2_3
 (35 7)  (963 215)  (963 215)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.input_2_3
 (38 7)  (966 215)  (966 215)  LC_3 Logic Functioning bit
 (39 7)  (967 215)  (967 215)  LC_3 Logic Functioning bit
 (42 7)  (970 215)  (970 215)  LC_3 Logic Functioning bit
 (43 7)  (971 215)  (971 215)  LC_3 Logic Functioning bit
 (14 8)  (942 216)  (942 216)  routing T_18_13.sp4_v_t_21 <X> T_18_13.lc_trk_g2_0
 (15 8)  (943 216)  (943 216)  routing T_18_13.tnl_op_1 <X> T_18_13.lc_trk_g2_1
 (17 8)  (945 216)  (945 216)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (22 8)  (950 216)  (950 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (28 8)  (956 216)  (956 216)  routing T_18_13.lc_trk_g2_3 <X> T_18_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 216)  (957 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 216)  (959 216)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 216)  (960 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 216)  (961 216)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 216)  (962 216)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (963 216)  (963 216)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.input_2_4
 (37 8)  (965 216)  (965 216)  LC_4 Logic Functioning bit
 (39 8)  (967 216)  (967 216)  LC_4 Logic Functioning bit
 (42 8)  (970 216)  (970 216)  LC_4 Logic Functioning bit
 (43 8)  (971 216)  (971 216)  LC_4 Logic Functioning bit
 (51 8)  (979 216)  (979 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (942 217)  (942 217)  routing T_18_13.sp4_v_t_21 <X> T_18_13.lc_trk_g2_0
 (16 9)  (944 217)  (944 217)  routing T_18_13.sp4_v_t_21 <X> T_18_13.lc_trk_g2_0
 (17 9)  (945 217)  (945 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (946 217)  (946 217)  routing T_18_13.tnl_op_1 <X> T_18_13.lc_trk_g2_1
 (21 9)  (949 217)  (949 217)  routing T_18_13.sp4_r_v_b_35 <X> T_18_13.lc_trk_g2_3
 (22 9)  (950 217)  (950 217)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (952 217)  (952 217)  routing T_18_13.tnl_op_2 <X> T_18_13.lc_trk_g2_2
 (25 9)  (953 217)  (953 217)  routing T_18_13.tnl_op_2 <X> T_18_13.lc_trk_g2_2
 (26 9)  (954 217)  (954 217)  routing T_18_13.lc_trk_g1_3 <X> T_18_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 217)  (955 217)  routing T_18_13.lc_trk_g1_3 <X> T_18_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 217)  (957 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 217)  (958 217)  routing T_18_13.lc_trk_g2_3 <X> T_18_13.wire_logic_cluster/lc_4/in_1
 (32 9)  (960 217)  (960 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (961 217)  (961 217)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.input_2_4
 (38 9)  (966 217)  (966 217)  LC_4 Logic Functioning bit
 (39 9)  (967 217)  (967 217)  LC_4 Logic Functioning bit
 (41 9)  (969 217)  (969 217)  LC_4 Logic Functioning bit
 (43 9)  (971 217)  (971 217)  LC_4 Logic Functioning bit
 (12 10)  (940 218)  (940 218)  routing T_18_13.sp4_v_t_39 <X> T_18_13.sp4_h_l_45
 (14 10)  (942 218)  (942 218)  routing T_18_13.sp4_v_b_36 <X> T_18_13.lc_trk_g2_4
 (21 10)  (949 218)  (949 218)  routing T_18_13.wire_logic_cluster/lc_7/out <X> T_18_13.lc_trk_g2_7
 (22 10)  (950 218)  (950 218)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (953 218)  (953 218)  routing T_18_13.sp4_v_b_38 <X> T_18_13.lc_trk_g2_6
 (28 10)  (956 218)  (956 218)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 218)  (957 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 218)  (958 218)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 218)  (959 218)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 218)  (960 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 218)  (961 218)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (40 10)  (968 218)  (968 218)  LC_5 Logic Functioning bit
 (41 10)  (969 218)  (969 218)  LC_5 Logic Functioning bit
 (42 10)  (970 218)  (970 218)  LC_5 Logic Functioning bit
 (43 10)  (971 218)  (971 218)  LC_5 Logic Functioning bit
 (11 11)  (939 219)  (939 219)  routing T_18_13.sp4_v_t_39 <X> T_18_13.sp4_h_l_45
 (13 11)  (941 219)  (941 219)  routing T_18_13.sp4_v_t_39 <X> T_18_13.sp4_h_l_45
 (14 11)  (942 219)  (942 219)  routing T_18_13.sp4_v_b_36 <X> T_18_13.lc_trk_g2_4
 (16 11)  (944 219)  (944 219)  routing T_18_13.sp4_v_b_36 <X> T_18_13.lc_trk_g2_4
 (17 11)  (945 219)  (945 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (950 219)  (950 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (951 219)  (951 219)  routing T_18_13.sp4_v_b_38 <X> T_18_13.lc_trk_g2_6
 (25 11)  (953 219)  (953 219)  routing T_18_13.sp4_v_b_38 <X> T_18_13.lc_trk_g2_6
 (26 11)  (954 219)  (954 219)  routing T_18_13.lc_trk_g1_2 <X> T_18_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 219)  (955 219)  routing T_18_13.lc_trk_g1_2 <X> T_18_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 219)  (957 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 219)  (959 219)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 219)  (964 219)  LC_5 Logic Functioning bit
 (37 11)  (965 219)  (965 219)  LC_5 Logic Functioning bit
 (38 11)  (966 219)  (966 219)  LC_5 Logic Functioning bit
 (39 11)  (967 219)  (967 219)  LC_5 Logic Functioning bit
 (21 12)  (949 220)  (949 220)  routing T_18_13.wire_logic_cluster/lc_3/out <X> T_18_13.lc_trk_g3_3
 (22 12)  (950 220)  (950 220)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (953 220)  (953 220)  routing T_18_13.rgt_op_2 <X> T_18_13.lc_trk_g3_2
 (28 12)  (956 220)  (956 220)  routing T_18_13.lc_trk_g2_1 <X> T_18_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 220)  (957 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 220)  (959 220)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 220)  (960 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 220)  (961 220)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 220)  (962 220)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 220)  (964 220)  LC_6 Logic Functioning bit
 (38 12)  (966 220)  (966 220)  LC_6 Logic Functioning bit
 (39 12)  (967 220)  (967 220)  LC_6 Logic Functioning bit
 (40 12)  (968 220)  (968 220)  LC_6 Logic Functioning bit
 (50 12)  (978 220)  (978 220)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (980 220)  (980 220)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (950 221)  (950 221)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (952 221)  (952 221)  routing T_18_13.rgt_op_2 <X> T_18_13.lc_trk_g3_2
 (26 13)  (954 221)  (954 221)  routing T_18_13.lc_trk_g1_3 <X> T_18_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 221)  (955 221)  routing T_18_13.lc_trk_g1_3 <X> T_18_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 221)  (957 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (39 13)  (967 221)  (967 221)  LC_6 Logic Functioning bit
 (40 13)  (968 221)  (968 221)  LC_6 Logic Functioning bit
 (41 13)  (969 221)  (969 221)  LC_6 Logic Functioning bit
 (43 13)  (971 221)  (971 221)  LC_6 Logic Functioning bit
 (14 14)  (942 222)  (942 222)  routing T_18_13.rgt_op_4 <X> T_18_13.lc_trk_g3_4
 (15 14)  (943 222)  (943 222)  routing T_18_13.tnl_op_5 <X> T_18_13.lc_trk_g3_5
 (17 14)  (945 222)  (945 222)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (25 14)  (953 222)  (953 222)  routing T_18_13.rgt_op_6 <X> T_18_13.lc_trk_g3_6
 (32 14)  (960 222)  (960 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 222)  (961 222)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 222)  (962 222)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 222)  (964 222)  LC_7 Logic Functioning bit
 (37 14)  (965 222)  (965 222)  LC_7 Logic Functioning bit
 (40 14)  (968 222)  (968 222)  LC_7 Logic Functioning bit
 (41 14)  (969 222)  (969 222)  LC_7 Logic Functioning bit
 (46 14)  (974 222)  (974 222)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (978 222)  (978 222)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (943 223)  (943 223)  routing T_18_13.rgt_op_4 <X> T_18_13.lc_trk_g3_4
 (17 15)  (945 223)  (945 223)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (946 223)  (946 223)  routing T_18_13.tnl_op_5 <X> T_18_13.lc_trk_g3_5
 (22 15)  (950 223)  (950 223)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (952 223)  (952 223)  routing T_18_13.rgt_op_6 <X> T_18_13.lc_trk_g3_6
 (31 15)  (959 223)  (959 223)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (964 223)  (964 223)  LC_7 Logic Functioning bit
 (37 15)  (965 223)  (965 223)  LC_7 Logic Functioning bit
 (40 15)  (968 223)  (968 223)  LC_7 Logic Functioning bit
 (41 15)  (969 223)  (969 223)  LC_7 Logic Functioning bit


LogicTile_19_13

 (11 0)  (993 208)  (993 208)  routing T_19_13.sp4_v_t_43 <X> T_19_13.sp4_v_b_2
 (13 0)  (995 208)  (995 208)  routing T_19_13.sp4_v_t_43 <X> T_19_13.sp4_v_b_2
 (15 0)  (997 208)  (997 208)  routing T_19_13.top_op_1 <X> T_19_13.lc_trk_g0_1
 (17 0)  (999 208)  (999 208)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (18 1)  (1000 209)  (1000 209)  routing T_19_13.top_op_1 <X> T_19_13.lc_trk_g0_1
 (22 1)  (1004 209)  (1004 209)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1006 209)  (1006 209)  routing T_19_13.top_op_2 <X> T_19_13.lc_trk_g0_2
 (25 1)  (1007 209)  (1007 209)  routing T_19_13.top_op_2 <X> T_19_13.lc_trk_g0_2
 (22 3)  (1004 211)  (1004 211)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1006 211)  (1006 211)  routing T_19_13.top_op_6 <X> T_19_13.lc_trk_g0_6
 (25 3)  (1007 211)  (1007 211)  routing T_19_13.top_op_6 <X> T_19_13.lc_trk_g0_6
 (26 4)  (1008 212)  (1008 212)  routing T_19_13.lc_trk_g0_6 <X> T_19_13.wire_logic_cluster/lc_2/in_0
 (29 4)  (1011 212)  (1011 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 212)  (1014 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 212)  (1016 212)  routing T_19_13.lc_trk_g1_2 <X> T_19_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 212)  (1018 212)  LC_2 Logic Functioning bit
 (38 4)  (1020 212)  (1020 212)  LC_2 Logic Functioning bit
 (40 4)  (1022 212)  (1022 212)  LC_2 Logic Functioning bit
 (42 4)  (1024 212)  (1024 212)  LC_2 Logic Functioning bit
 (9 5)  (991 213)  (991 213)  routing T_19_13.sp4_v_t_41 <X> T_19_13.sp4_v_b_4
 (22 5)  (1004 213)  (1004 213)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (1006 213)  (1006 213)  routing T_19_13.top_op_2 <X> T_19_13.lc_trk_g1_2
 (25 5)  (1007 213)  (1007 213)  routing T_19_13.top_op_2 <X> T_19_13.lc_trk_g1_2
 (26 5)  (1008 213)  (1008 213)  routing T_19_13.lc_trk_g0_6 <X> T_19_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 213)  (1011 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 213)  (1013 213)  routing T_19_13.lc_trk_g1_2 <X> T_19_13.wire_logic_cluster/lc_2/in_3
 (37 5)  (1019 213)  (1019 213)  LC_2 Logic Functioning bit
 (39 5)  (1021 213)  (1021 213)  LC_2 Logic Functioning bit
 (51 5)  (1033 213)  (1033 213)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (16 6)  (998 214)  (998 214)  routing T_19_13.sp4_v_b_5 <X> T_19_13.lc_trk_g1_5
 (17 6)  (999 214)  (999 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1000 214)  (1000 214)  routing T_19_13.sp4_v_b_5 <X> T_19_13.lc_trk_g1_5
 (13 8)  (995 216)  (995 216)  routing T_19_13.sp4_v_t_45 <X> T_19_13.sp4_v_b_8
 (29 8)  (1011 216)  (1011 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 216)  (1014 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 216)  (1015 216)  routing T_19_13.lc_trk_g3_2 <X> T_19_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 216)  (1016 216)  routing T_19_13.lc_trk_g3_2 <X> T_19_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 216)  (1017 216)  routing T_19_13.lc_trk_g0_6 <X> T_19_13.input_2_4
 (37 8)  (1019 216)  (1019 216)  LC_4 Logic Functioning bit
 (38 8)  (1020 216)  (1020 216)  LC_4 Logic Functioning bit
 (40 8)  (1022 216)  (1022 216)  LC_4 Logic Functioning bit
 (43 8)  (1025 216)  (1025 216)  LC_4 Logic Functioning bit
 (26 9)  (1008 217)  (1008 217)  routing T_19_13.lc_trk_g0_2 <X> T_19_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 217)  (1011 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 217)  (1013 217)  routing T_19_13.lc_trk_g3_2 <X> T_19_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 217)  (1014 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (1017 217)  (1017 217)  routing T_19_13.lc_trk_g0_6 <X> T_19_13.input_2_4
 (36 9)  (1018 217)  (1018 217)  LC_4 Logic Functioning bit
 (38 9)  (1020 217)  (1020 217)  LC_4 Logic Functioning bit
 (39 9)  (1021 217)  (1021 217)  LC_4 Logic Functioning bit
 (42 9)  (1024 217)  (1024 217)  LC_4 Logic Functioning bit
 (8 10)  (990 218)  (990 218)  routing T_19_13.sp4_v_t_36 <X> T_19_13.sp4_h_l_42
 (9 10)  (991 218)  (991 218)  routing T_19_13.sp4_v_t_36 <X> T_19_13.sp4_h_l_42
 (10 10)  (992 218)  (992 218)  routing T_19_13.sp4_v_t_36 <X> T_19_13.sp4_h_l_42
 (21 10)  (1003 218)  (1003 218)  routing T_19_13.sp4_v_t_26 <X> T_19_13.lc_trk_g2_7
 (22 10)  (1004 218)  (1004 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1005 218)  (1005 218)  routing T_19_13.sp4_v_t_26 <X> T_19_13.lc_trk_g2_7
 (32 10)  (1014 218)  (1014 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 218)  (1015 218)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 218)  (1016 218)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 218)  (1018 218)  LC_5 Logic Functioning bit
 (37 10)  (1019 218)  (1019 218)  LC_5 Logic Functioning bit
 (40 10)  (1022 218)  (1022 218)  LC_5 Logic Functioning bit
 (41 10)  (1023 218)  (1023 218)  LC_5 Logic Functioning bit
 (50 10)  (1032 218)  (1032 218)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (1034 218)  (1034 218)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (21 11)  (1003 219)  (1003 219)  routing T_19_13.sp4_v_t_26 <X> T_19_13.lc_trk_g2_7
 (31 11)  (1013 219)  (1013 219)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 219)  (1018 219)  LC_5 Logic Functioning bit
 (37 11)  (1019 219)  (1019 219)  LC_5 Logic Functioning bit
 (40 11)  (1022 219)  (1022 219)  LC_5 Logic Functioning bit
 (41 11)  (1023 219)  (1023 219)  LC_5 Logic Functioning bit
 (22 12)  (1004 220)  (1004 220)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (1006 220)  (1006 220)  routing T_19_13.tnl_op_3 <X> T_19_13.lc_trk_g3_3
 (26 12)  (1008 220)  (1008 220)  routing T_19_13.lc_trk_g3_5 <X> T_19_13.wire_logic_cluster/lc_6/in_0
 (29 12)  (1011 220)  (1011 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 220)  (1013 220)  routing T_19_13.lc_trk_g2_7 <X> T_19_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 220)  (1014 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 220)  (1015 220)  routing T_19_13.lc_trk_g2_7 <X> T_19_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 220)  (1017 220)  routing T_19_13.lc_trk_g1_5 <X> T_19_13.input_2_6
 (37 12)  (1019 220)  (1019 220)  LC_6 Logic Functioning bit
 (38 12)  (1020 220)  (1020 220)  LC_6 Logic Functioning bit
 (39 12)  (1021 220)  (1021 220)  LC_6 Logic Functioning bit
 (43 12)  (1025 220)  (1025 220)  LC_6 Logic Functioning bit
 (21 13)  (1003 221)  (1003 221)  routing T_19_13.tnl_op_3 <X> T_19_13.lc_trk_g3_3
 (22 13)  (1004 221)  (1004 221)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (1006 221)  (1006 221)  routing T_19_13.tnl_op_2 <X> T_19_13.lc_trk_g3_2
 (25 13)  (1007 221)  (1007 221)  routing T_19_13.tnl_op_2 <X> T_19_13.lc_trk_g3_2
 (27 13)  (1009 221)  (1009 221)  routing T_19_13.lc_trk_g3_5 <X> T_19_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 221)  (1010 221)  routing T_19_13.lc_trk_g3_5 <X> T_19_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 221)  (1011 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 221)  (1013 221)  routing T_19_13.lc_trk_g2_7 <X> T_19_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 221)  (1014 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (1016 221)  (1016 221)  routing T_19_13.lc_trk_g1_5 <X> T_19_13.input_2_6
 (38 13)  (1020 221)  (1020 221)  LC_6 Logic Functioning bit
 (40 13)  (1022 221)  (1022 221)  LC_6 Logic Functioning bit
 (42 13)  (1024 221)  (1024 221)  LC_6 Logic Functioning bit
 (43 13)  (1025 221)  (1025 221)  LC_6 Logic Functioning bit
 (15 14)  (997 222)  (997 222)  routing T_19_13.tnl_op_5 <X> T_19_13.lc_trk_g3_5
 (17 14)  (999 222)  (999 222)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (18 15)  (1000 223)  (1000 223)  routing T_19_13.tnl_op_5 <X> T_19_13.lc_trk_g3_5


LogicTile_20_13

 (4 4)  (1040 212)  (1040 212)  routing T_20_13.sp4_h_l_44 <X> T_20_13.sp4_v_b_3
 (6 4)  (1042 212)  (1042 212)  routing T_20_13.sp4_h_l_44 <X> T_20_13.sp4_v_b_3
 (5 5)  (1041 213)  (1041 213)  routing T_20_13.sp4_h_l_44 <X> T_20_13.sp4_v_b_3
 (5 11)  (1041 219)  (1041 219)  routing T_20_13.sp4_h_l_43 <X> T_20_13.sp4_v_t_43


LogicTile_22_13

 (9 12)  (1153 220)  (1153 220)  routing T_22_13.sp4_v_t_47 <X> T_22_13.sp4_h_r_10
 (9 13)  (1153 221)  (1153 221)  routing T_22_13.sp4_v_t_47 <X> T_22_13.sp4_v_b_10


LogicTile_23_13

 (17 0)  (1215 208)  (1215 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (28 2)  (1226 210)  (1226 210)  routing T_23_13.lc_trk_g2_6 <X> T_23_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 210)  (1227 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 210)  (1228 210)  routing T_23_13.lc_trk_g2_6 <X> T_23_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 210)  (1230 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1232 210)  (1232 210)  routing T_23_13.lc_trk_g1_1 <X> T_23_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 210)  (1234 210)  LC_1 Logic Functioning bit
 (37 2)  (1235 210)  (1235 210)  LC_1 Logic Functioning bit
 (38 2)  (1236 210)  (1236 210)  LC_1 Logic Functioning bit
 (39 2)  (1237 210)  (1237 210)  LC_1 Logic Functioning bit
 (41 2)  (1239 210)  (1239 210)  LC_1 Logic Functioning bit
 (43 2)  (1241 210)  (1241 210)  LC_1 Logic Functioning bit
 (52 2)  (1250 210)  (1250 210)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (29 3)  (1227 211)  (1227 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1228 211)  (1228 211)  routing T_23_13.lc_trk_g2_6 <X> T_23_13.wire_logic_cluster/lc_1/in_1
 (36 3)  (1234 211)  (1234 211)  LC_1 Logic Functioning bit
 (38 3)  (1236 211)  (1236 211)  LC_1 Logic Functioning bit
 (17 4)  (1215 212)  (1215 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (25 10)  (1223 218)  (1223 218)  routing T_23_13.rgt_op_6 <X> T_23_13.lc_trk_g2_6
 (22 11)  (1220 219)  (1220 219)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (1222 219)  (1222 219)  routing T_23_13.rgt_op_6 <X> T_23_13.lc_trk_g2_6


LogicTile_24_13

 (17 0)  (1269 208)  (1269 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (1274 208)  (1274 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (1273 209)  (1273 209)  routing T_24_13.sp4_r_v_b_32 <X> T_24_13.lc_trk_g0_3
 (27 2)  (1279 210)  (1279 210)  routing T_24_13.lc_trk_g3_5 <X> T_24_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (1280 210)  (1280 210)  routing T_24_13.lc_trk_g3_5 <X> T_24_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 210)  (1281 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 210)  (1282 210)  routing T_24_13.lc_trk_g3_5 <X> T_24_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 210)  (1283 210)  routing T_24_13.lc_trk_g2_4 <X> T_24_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 210)  (1284 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 210)  (1285 210)  routing T_24_13.lc_trk_g2_4 <X> T_24_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (1287 210)  (1287 210)  routing T_24_13.lc_trk_g2_5 <X> T_24_13.input_2_1
 (26 3)  (1278 211)  (1278 211)  routing T_24_13.lc_trk_g2_3 <X> T_24_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (1280 211)  (1280 211)  routing T_24_13.lc_trk_g2_3 <X> T_24_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 211)  (1281 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (1284 211)  (1284 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (1285 211)  (1285 211)  routing T_24_13.lc_trk_g2_5 <X> T_24_13.input_2_1
 (38 3)  (1290 211)  (1290 211)  LC_1 Logic Functioning bit
 (53 3)  (1305 211)  (1305 211)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (22 4)  (1274 212)  (1274 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (27 4)  (1279 212)  (1279 212)  routing T_24_13.lc_trk_g1_2 <X> T_24_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 212)  (1281 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1283 212)  (1283 212)  routing T_24_13.lc_trk_g3_4 <X> T_24_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 212)  (1284 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 212)  (1285 212)  routing T_24_13.lc_trk_g3_4 <X> T_24_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 212)  (1286 212)  routing T_24_13.lc_trk_g3_4 <X> T_24_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 212)  (1288 212)  LC_2 Logic Functioning bit
 (37 4)  (1289 212)  (1289 212)  LC_2 Logic Functioning bit
 (38 4)  (1290 212)  (1290 212)  LC_2 Logic Functioning bit
 (39 4)  (1291 212)  (1291 212)  LC_2 Logic Functioning bit
 (41 4)  (1293 212)  (1293 212)  LC_2 Logic Functioning bit
 (43 4)  (1295 212)  (1295 212)  LC_2 Logic Functioning bit
 (51 4)  (1303 212)  (1303 212)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (22 5)  (1274 213)  (1274 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1277 213)  (1277 213)  routing T_24_13.sp4_r_v_b_26 <X> T_24_13.lc_trk_g1_2
 (26 5)  (1278 213)  (1278 213)  routing T_24_13.lc_trk_g2_2 <X> T_24_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 213)  (1280 213)  routing T_24_13.lc_trk_g2_2 <X> T_24_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 213)  (1281 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1282 213)  (1282 213)  routing T_24_13.lc_trk_g1_2 <X> T_24_13.wire_logic_cluster/lc_2/in_1
 (36 5)  (1288 213)  (1288 213)  LC_2 Logic Functioning bit
 (38 5)  (1290 213)  (1290 213)  LC_2 Logic Functioning bit
 (22 6)  (1274 214)  (1274 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (27 6)  (1279 214)  (1279 214)  routing T_24_13.lc_trk_g1_3 <X> T_24_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 214)  (1281 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 214)  (1284 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 214)  (1285 214)  routing T_24_13.lc_trk_g2_2 <X> T_24_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 214)  (1288 214)  LC_3 Logic Functioning bit
 (38 6)  (1290 214)  (1290 214)  LC_3 Logic Functioning bit
 (41 6)  (1293 214)  (1293 214)  LC_3 Logic Functioning bit
 (43 6)  (1295 214)  (1295 214)  LC_3 Logic Functioning bit
 (26 7)  (1278 215)  (1278 215)  routing T_24_13.lc_trk_g0_3 <X> T_24_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 215)  (1281 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (1282 215)  (1282 215)  routing T_24_13.lc_trk_g1_3 <X> T_24_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (1283 215)  (1283 215)  routing T_24_13.lc_trk_g2_2 <X> T_24_13.wire_logic_cluster/lc_3/in_3
 (37 7)  (1289 215)  (1289 215)  LC_3 Logic Functioning bit
 (39 7)  (1291 215)  (1291 215)  LC_3 Logic Functioning bit
 (41 7)  (1293 215)  (1293 215)  LC_3 Logic Functioning bit
 (43 7)  (1295 215)  (1295 215)  LC_3 Logic Functioning bit
 (22 8)  (1274 216)  (1274 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1275 216)  (1275 216)  routing T_24_13.sp4_v_t_30 <X> T_24_13.lc_trk_g2_3
 (24 8)  (1276 216)  (1276 216)  routing T_24_13.sp4_v_t_30 <X> T_24_13.lc_trk_g2_3
 (25 8)  (1277 216)  (1277 216)  routing T_24_13.bnl_op_2 <X> T_24_13.lc_trk_g2_2
 (26 8)  (1278 216)  (1278 216)  routing T_24_13.lc_trk_g1_7 <X> T_24_13.wire_logic_cluster/lc_4/in_0
 (29 8)  (1281 216)  (1281 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (36 8)  (1288 216)  (1288 216)  LC_4 Logic Functioning bit
 (37 8)  (1289 216)  (1289 216)  LC_4 Logic Functioning bit
 (38 8)  (1290 216)  (1290 216)  LC_4 Logic Functioning bit
 (41 8)  (1293 216)  (1293 216)  LC_4 Logic Functioning bit
 (42 8)  (1294 216)  (1294 216)  LC_4 Logic Functioning bit
 (43 8)  (1295 216)  (1295 216)  LC_4 Logic Functioning bit
 (50 8)  (1302 216)  (1302 216)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (1303 216)  (1303 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (1274 217)  (1274 217)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (1277 217)  (1277 217)  routing T_24_13.bnl_op_2 <X> T_24_13.lc_trk_g2_2
 (26 9)  (1278 217)  (1278 217)  routing T_24_13.lc_trk_g1_7 <X> T_24_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (1279 217)  (1279 217)  routing T_24_13.lc_trk_g1_7 <X> T_24_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 217)  (1281 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (1288 217)  (1288 217)  LC_4 Logic Functioning bit
 (43 9)  (1295 217)  (1295 217)  LC_4 Logic Functioning bit
 (14 10)  (1266 218)  (1266 218)  routing T_24_13.sp4_v_b_36 <X> T_24_13.lc_trk_g2_4
 (16 10)  (1268 218)  (1268 218)  routing T_24_13.sp12_v_b_21 <X> T_24_13.lc_trk_g2_5
 (17 10)  (1269 218)  (1269 218)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (27 10)  (1279 218)  (1279 218)  routing T_24_13.lc_trk_g3_7 <X> T_24_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (1280 218)  (1280 218)  routing T_24_13.lc_trk_g3_7 <X> T_24_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 218)  (1281 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1282 218)  (1282 218)  routing T_24_13.lc_trk_g3_7 <X> T_24_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (1284 218)  (1284 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 218)  (1285 218)  routing T_24_13.lc_trk_g2_2 <X> T_24_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 218)  (1288 218)  LC_5 Logic Functioning bit
 (38 10)  (1290 218)  (1290 218)  LC_5 Logic Functioning bit
 (41 10)  (1293 218)  (1293 218)  LC_5 Logic Functioning bit
 (43 10)  (1295 218)  (1295 218)  LC_5 Logic Functioning bit
 (14 11)  (1266 219)  (1266 219)  routing T_24_13.sp4_v_b_36 <X> T_24_13.lc_trk_g2_4
 (16 11)  (1268 219)  (1268 219)  routing T_24_13.sp4_v_b_36 <X> T_24_13.lc_trk_g2_4
 (17 11)  (1269 219)  (1269 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (1270 219)  (1270 219)  routing T_24_13.sp12_v_b_21 <X> T_24_13.lc_trk_g2_5
 (26 11)  (1278 219)  (1278 219)  routing T_24_13.lc_trk_g3_2 <X> T_24_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (1279 219)  (1279 219)  routing T_24_13.lc_trk_g3_2 <X> T_24_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (1280 219)  (1280 219)  routing T_24_13.lc_trk_g3_2 <X> T_24_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 219)  (1281 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (1282 219)  (1282 219)  routing T_24_13.lc_trk_g3_7 <X> T_24_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (1283 219)  (1283 219)  routing T_24_13.lc_trk_g2_2 <X> T_24_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (1288 219)  (1288 219)  LC_5 Logic Functioning bit
 (38 11)  (1290 219)  (1290 219)  LC_5 Logic Functioning bit
 (40 11)  (1292 219)  (1292 219)  LC_5 Logic Functioning bit
 (42 11)  (1294 219)  (1294 219)  LC_5 Logic Functioning bit
 (22 12)  (1274 220)  (1274 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (1278 220)  (1278 220)  routing T_24_13.lc_trk_g1_7 <X> T_24_13.wire_logic_cluster/lc_6/in_0
 (32 12)  (1284 220)  (1284 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 220)  (1285 220)  routing T_24_13.lc_trk_g3_0 <X> T_24_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 220)  (1286 220)  routing T_24_13.lc_trk_g3_0 <X> T_24_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 220)  (1288 220)  LC_6 Logic Functioning bit
 (37 12)  (1289 220)  (1289 220)  LC_6 Logic Functioning bit
 (38 12)  (1290 220)  (1290 220)  LC_6 Logic Functioning bit
 (42 12)  (1294 220)  (1294 220)  LC_6 Logic Functioning bit
 (50 12)  (1302 220)  (1302 220)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (1266 221)  (1266 221)  routing T_24_13.sp12_v_b_16 <X> T_24_13.lc_trk_g3_0
 (16 13)  (1268 221)  (1268 221)  routing T_24_13.sp12_v_b_16 <X> T_24_13.lc_trk_g3_0
 (17 13)  (1269 221)  (1269 221)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (21 13)  (1273 221)  (1273 221)  routing T_24_13.sp4_r_v_b_43 <X> T_24_13.lc_trk_g3_3
 (22 13)  (1274 221)  (1274 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1277 221)  (1277 221)  routing T_24_13.sp4_r_v_b_42 <X> T_24_13.lc_trk_g3_2
 (26 13)  (1278 221)  (1278 221)  routing T_24_13.lc_trk_g1_7 <X> T_24_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (1279 221)  (1279 221)  routing T_24_13.lc_trk_g1_7 <X> T_24_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 221)  (1281 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (1288 221)  (1288 221)  LC_6 Logic Functioning bit
 (37 13)  (1289 221)  (1289 221)  LC_6 Logic Functioning bit
 (39 13)  (1291 221)  (1291 221)  LC_6 Logic Functioning bit
 (43 13)  (1295 221)  (1295 221)  LC_6 Logic Functioning bit
 (14 14)  (1266 222)  (1266 222)  routing T_24_13.rgt_op_4 <X> T_24_13.lc_trk_g3_4
 (16 14)  (1268 222)  (1268 222)  routing T_24_13.sp4_v_t_16 <X> T_24_13.lc_trk_g3_5
 (17 14)  (1269 222)  (1269 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (1270 222)  (1270 222)  routing T_24_13.sp4_v_t_16 <X> T_24_13.lc_trk_g3_5
 (22 14)  (1274 222)  (1274 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (1277 222)  (1277 222)  routing T_24_13.sp4_h_r_46 <X> T_24_13.lc_trk_g3_6
 (26 14)  (1278 222)  (1278 222)  routing T_24_13.lc_trk_g3_6 <X> T_24_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (1279 222)  (1279 222)  routing T_24_13.lc_trk_g3_3 <X> T_24_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (1280 222)  (1280 222)  routing T_24_13.lc_trk_g3_3 <X> T_24_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 222)  (1281 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (1284 222)  (1284 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 222)  (1285 222)  routing T_24_13.lc_trk_g2_2 <X> T_24_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 222)  (1288 222)  LC_7 Logic Functioning bit
 (38 14)  (1290 222)  (1290 222)  LC_7 Logic Functioning bit
 (41 14)  (1293 222)  (1293 222)  LC_7 Logic Functioning bit
 (43 14)  (1295 222)  (1295 222)  LC_7 Logic Functioning bit
 (15 15)  (1267 223)  (1267 223)  routing T_24_13.rgt_op_4 <X> T_24_13.lc_trk_g3_4
 (17 15)  (1269 223)  (1269 223)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (1274 223)  (1274 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1275 223)  (1275 223)  routing T_24_13.sp4_h_r_46 <X> T_24_13.lc_trk_g3_6
 (24 15)  (1276 223)  (1276 223)  routing T_24_13.sp4_h_r_46 <X> T_24_13.lc_trk_g3_6
 (25 15)  (1277 223)  (1277 223)  routing T_24_13.sp4_h_r_46 <X> T_24_13.lc_trk_g3_6
 (26 15)  (1278 223)  (1278 223)  routing T_24_13.lc_trk_g3_6 <X> T_24_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (1279 223)  (1279 223)  routing T_24_13.lc_trk_g3_6 <X> T_24_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (1280 223)  (1280 223)  routing T_24_13.lc_trk_g3_6 <X> T_24_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 223)  (1281 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (1282 223)  (1282 223)  routing T_24_13.lc_trk_g3_3 <X> T_24_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (1283 223)  (1283 223)  routing T_24_13.lc_trk_g2_2 <X> T_24_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (1288 223)  (1288 223)  LC_7 Logic Functioning bit
 (38 15)  (1290 223)  (1290 223)  LC_7 Logic Functioning bit
 (40 15)  (1292 223)  (1292 223)  LC_7 Logic Functioning bit
 (42 15)  (1294 223)  (1294 223)  LC_7 Logic Functioning bit
 (51 15)  (1303 223)  (1303 223)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


RAM_Tile_25_13

 (7 1)  (1313 209)  (1313 209)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 210)  (1306 210)  routing T_25_13.glb_netwk_6 <X> T_25_13.wire_bram/ram/RCLK
 (1 2)  (1307 210)  (1307 210)  routing T_25_13.glb_netwk_6 <X> T_25_13.wire_bram/ram/RCLK
 (2 2)  (1308 210)  (1308 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (16 6)  (1322 214)  (1322 214)  routing T_25_13.sp4_v_b_13 <X> T_25_13.lc_trk_g1_5
 (17 6)  (1323 214)  (1323 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1324 214)  (1324 214)  routing T_25_13.sp4_v_b_13 <X> T_25_13.lc_trk_g1_5
 (18 7)  (1324 215)  (1324 215)  routing T_25_13.sp4_v_b_13 <X> T_25_13.lc_trk_g1_5
 (13 8)  (1319 216)  (1319 216)  routing T_25_13.sp4_v_t_45 <X> T_25_13.sp4_v_b_8
 (28 8)  (1334 216)  (1334 216)  routing T_25_13.lc_trk_g2_7 <X> T_25_13.wire_bram/ram/WDATA_11
 (29 8)  (1335 216)  (1335 216)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 216)  (1336 216)  routing T_25_13.lc_trk_g2_7 <X> T_25_13.wire_bram/ram/WDATA_11
 (30 9)  (1336 217)  (1336 217)  routing T_25_13.lc_trk_g2_7 <X> T_25_13.wire_bram/ram/WDATA_11
 (19 10)  (1325 218)  (1325 218)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_t_20 sp4_v_b_23
 (21 10)  (1327 218)  (1327 218)  routing T_25_13.sp4_h_r_47 <X> T_25_13.lc_trk_g2_7
 (22 10)  (1328 218)  (1328 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_47 lc_trk_g2_7
 (23 10)  (1329 218)  (1329 218)  routing T_25_13.sp4_h_r_47 <X> T_25_13.lc_trk_g2_7
 (24 10)  (1330 218)  (1330 218)  routing T_25_13.sp4_h_r_47 <X> T_25_13.lc_trk_g2_7
 (21 11)  (1327 219)  (1327 219)  routing T_25_13.sp4_h_r_47 <X> T_25_13.lc_trk_g2_7
 (8 13)  (1314 221)  (1314 221)  routing T_25_13.sp4_v_t_42 <X> T_25_13.sp4_v_b_10
 (10 13)  (1316 221)  (1316 221)  routing T_25_13.sp4_v_t_42 <X> T_25_13.sp4_v_b_10
 (1 14)  (1307 222)  (1307 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (12 14)  (1318 222)  (1318 222)  routing T_25_13.sp4_v_t_40 <X> T_25_13.sp4_h_l_46
 (0 15)  (1306 223)  (1306 223)  routing T_25_13.lc_trk_g1_5 <X> T_25_13.wire_bram/ram/RE
 (1 15)  (1307 223)  (1307 223)  routing T_25_13.lc_trk_g1_5 <X> T_25_13.wire_bram/ram/RE
 (11 15)  (1317 223)  (1317 223)  routing T_25_13.sp4_v_t_40 <X> T_25_13.sp4_h_l_46
 (13 15)  (1319 223)  (1319 223)  routing T_25_13.sp4_v_t_40 <X> T_25_13.sp4_h_l_46


LogicTile_26_13

 (9 1)  (1357 209)  (1357 209)  routing T_26_13.sp4_v_t_36 <X> T_26_13.sp4_v_b_1


LogicTile_32_13

 (4 6)  (1676 214)  (1676 214)  routing T_32_13.sp4_v_b_7 <X> T_32_13.sp4_v_t_38
 (6 6)  (1678 214)  (1678 214)  routing T_32_13.sp4_v_b_7 <X> T_32_13.sp4_v_t_38


IO_Tile_0_12

 (13 1)  (4 193)  (4 193)  routing T_0_12.span4_horz_1 <X> T_0_12.span4_vert_b_0
 (14 1)  (3 193)  (3 193)  routing T_0_12.span4_horz_1 <X> T_0_12.span4_vert_b_0


LogicTile_4_12

 (9 2)  (189 194)  (189 194)  routing T_4_12.sp4_h_r_10 <X> T_4_12.sp4_h_l_36
 (10 2)  (190 194)  (190 194)  routing T_4_12.sp4_h_r_10 <X> T_4_12.sp4_h_l_36


RAM_Tile_8_12

 (8 14)  (404 206)  (404 206)  routing T_8_12.sp4_h_r_10 <X> T_8_12.sp4_h_l_47


LogicTile_10_12

 (22 1)  (514 193)  (514 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (28 2)  (520 194)  (520 194)  routing T_10_12.lc_trk_g2_2 <X> T_10_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 194)  (521 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 194)  (524 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (529 194)  (529 194)  LC_1 Logic Functioning bit
 (38 2)  (530 194)  (530 194)  LC_1 Logic Functioning bit
 (27 3)  (519 195)  (519 195)  routing T_10_12.lc_trk_g1_0 <X> T_10_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 195)  (521 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 195)  (522 195)  routing T_10_12.lc_trk_g2_2 <X> T_10_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 195)  (523 195)  routing T_10_12.lc_trk_g0_2 <X> T_10_12.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 195)  (524 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (526 195)  (526 195)  routing T_10_12.lc_trk_g1_2 <X> T_10_12.input_2_1
 (35 3)  (527 195)  (527 195)  routing T_10_12.lc_trk_g1_2 <X> T_10_12.input_2_1
 (39 3)  (531 195)  (531 195)  LC_1 Logic Functioning bit
 (47 3)  (539 195)  (539 195)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (25 4)  (517 196)  (517 196)  routing T_10_12.sp12_h_r_2 <X> T_10_12.lc_trk_g1_2
 (17 5)  (509 197)  (509 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (22 5)  (514 197)  (514 197)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (516 197)  (516 197)  routing T_10_12.sp12_h_r_2 <X> T_10_12.lc_trk_g1_2
 (25 5)  (517 197)  (517 197)  routing T_10_12.sp12_h_r_2 <X> T_10_12.lc_trk_g1_2
 (22 9)  (514 201)  (514 201)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (515 201)  (515 201)  routing T_10_12.sp12_v_b_18 <X> T_10_12.lc_trk_g2_2
 (25 9)  (517 201)  (517 201)  routing T_10_12.sp12_v_b_18 <X> T_10_12.lc_trk_g2_2


LogicTile_11_12

 (4 2)  (550 194)  (550 194)  routing T_11_12.sp4_v_b_0 <X> T_11_12.sp4_v_t_37
 (11 10)  (557 202)  (557 202)  routing T_11_12.sp4_h_r_2 <X> T_11_12.sp4_v_t_45
 (13 10)  (559 202)  (559 202)  routing T_11_12.sp4_h_r_2 <X> T_11_12.sp4_v_t_45
 (12 11)  (558 203)  (558 203)  routing T_11_12.sp4_h_r_2 <X> T_11_12.sp4_v_t_45


LogicTile_12_12

 (19 14)  (619 206)  (619 206)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_17_12

 (9 3)  (883 195)  (883 195)  routing T_17_12.sp4_v_b_5 <X> T_17_12.sp4_v_t_36
 (10 3)  (884 195)  (884 195)  routing T_17_12.sp4_v_b_5 <X> T_17_12.sp4_v_t_36


LogicTile_18_12

 (25 0)  (953 192)  (953 192)  routing T_18_12.bnr_op_2 <X> T_18_12.lc_trk_g0_2
 (22 1)  (950 193)  (950 193)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (953 193)  (953 193)  routing T_18_12.bnr_op_2 <X> T_18_12.lc_trk_g0_2
 (26 2)  (954 194)  (954 194)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_1/in_0
 (32 2)  (960 194)  (960 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 194)  (961 194)  routing T_18_12.lc_trk_g2_0 <X> T_18_12.wire_logic_cluster/lc_1/in_3
 (37 2)  (965 194)  (965 194)  LC_1 Logic Functioning bit
 (39 2)  (967 194)  (967 194)  LC_1 Logic Functioning bit
 (41 2)  (969 194)  (969 194)  LC_1 Logic Functioning bit
 (43 2)  (971 194)  (971 194)  LC_1 Logic Functioning bit
 (26 3)  (954 195)  (954 195)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 195)  (955 195)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 195)  (956 195)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 195)  (957 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (964 195)  (964 195)  LC_1 Logic Functioning bit
 (38 3)  (966 195)  (966 195)  LC_1 Logic Functioning bit
 (40 3)  (968 195)  (968 195)  LC_1 Logic Functioning bit
 (42 3)  (970 195)  (970 195)  LC_1 Logic Functioning bit
 (29 6)  (957 198)  (957 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 198)  (959 198)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 198)  (960 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 198)  (961 198)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 198)  (962 198)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_3/in_3
 (38 6)  (966 198)  (966 198)  LC_3 Logic Functioning bit
 (39 6)  (967 198)  (967 198)  LC_3 Logic Functioning bit
 (40 6)  (968 198)  (968 198)  LC_3 Logic Functioning bit
 (42 6)  (970 198)  (970 198)  LC_3 Logic Functioning bit
 (14 7)  (942 199)  (942 199)  routing T_18_12.top_op_4 <X> T_18_12.lc_trk_g1_4
 (15 7)  (943 199)  (943 199)  routing T_18_12.top_op_4 <X> T_18_12.lc_trk_g1_4
 (17 7)  (945 199)  (945 199)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 7)  (954 199)  (954 199)  routing T_18_12.lc_trk_g2_3 <X> T_18_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 199)  (956 199)  routing T_18_12.lc_trk_g2_3 <X> T_18_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 199)  (957 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 199)  (958 199)  routing T_18_12.lc_trk_g0_2 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (32 7)  (960 199)  (960 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (961 199)  (961 199)  routing T_18_12.lc_trk_g2_1 <X> T_18_12.input_2_3
 (37 7)  (965 199)  (965 199)  LC_3 Logic Functioning bit
 (39 7)  (967 199)  (967 199)  LC_3 Logic Functioning bit
 (42 7)  (970 199)  (970 199)  LC_3 Logic Functioning bit
 (5 8)  (933 200)  (933 200)  routing T_18_12.sp4_v_t_43 <X> T_18_12.sp4_h_r_6
 (6 8)  (934 200)  (934 200)  routing T_18_12.sp4_h_r_1 <X> T_18_12.sp4_v_b_6
 (15 8)  (943 200)  (943 200)  routing T_18_12.sp4_h_r_25 <X> T_18_12.lc_trk_g2_1
 (16 8)  (944 200)  (944 200)  routing T_18_12.sp4_h_r_25 <X> T_18_12.lc_trk_g2_1
 (17 8)  (945 200)  (945 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (950 200)  (950 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (27 8)  (955 200)  (955 200)  routing T_18_12.lc_trk_g1_4 <X> T_18_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 200)  (957 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 200)  (958 200)  routing T_18_12.lc_trk_g1_4 <X> T_18_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 200)  (959 200)  routing T_18_12.lc_trk_g2_5 <X> T_18_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 200)  (960 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 200)  (961 200)  routing T_18_12.lc_trk_g2_5 <X> T_18_12.wire_logic_cluster/lc_4/in_3
 (40 8)  (968 200)  (968 200)  LC_4 Logic Functioning bit
 (41 8)  (969 200)  (969 200)  LC_4 Logic Functioning bit
 (42 8)  (970 200)  (970 200)  LC_4 Logic Functioning bit
 (43 8)  (971 200)  (971 200)  LC_4 Logic Functioning bit
 (17 9)  (945 201)  (945 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (18 9)  (946 201)  (946 201)  routing T_18_12.sp4_h_r_25 <X> T_18_12.lc_trk_g2_1
 (22 9)  (950 201)  (950 201)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (952 201)  (952 201)  routing T_18_12.tnr_op_2 <X> T_18_12.lc_trk_g2_2
 (26 9)  (954 201)  (954 201)  routing T_18_12.lc_trk_g2_2 <X> T_18_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 201)  (956 201)  routing T_18_12.lc_trk_g2_2 <X> T_18_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 201)  (957 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (964 201)  (964 201)  LC_4 Logic Functioning bit
 (37 9)  (965 201)  (965 201)  LC_4 Logic Functioning bit
 (38 9)  (966 201)  (966 201)  LC_4 Logic Functioning bit
 (39 9)  (967 201)  (967 201)  LC_4 Logic Functioning bit
 (16 10)  (944 202)  (944 202)  routing T_18_12.sp12_v_b_21 <X> T_18_12.lc_trk_g2_5
 (17 10)  (945 202)  (945 202)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (8 11)  (936 203)  (936 203)  routing T_18_12.sp4_v_b_4 <X> T_18_12.sp4_v_t_42
 (10 11)  (938 203)  (938 203)  routing T_18_12.sp4_v_b_4 <X> T_18_12.sp4_v_t_42
 (18 11)  (946 203)  (946 203)  routing T_18_12.sp12_v_b_21 <X> T_18_12.lc_trk_g2_5
 (17 14)  (945 206)  (945 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (946 207)  (946 207)  routing T_18_12.sp4_r_v_b_45 <X> T_18_12.lc_trk_g3_5
 (22 15)  (950 207)  (950 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_19_12

 (17 0)  (999 192)  (999 192)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (1000 192)  (1000 192)  routing T_19_12.bnr_op_1 <X> T_19_12.lc_trk_g0_1
 (29 0)  (1011 192)  (1011 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 192)  (1013 192)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 192)  (1014 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 192)  (1015 192)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 192)  (1016 192)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_0/in_3
 (37 0)  (1019 192)  (1019 192)  LC_0 Logic Functioning bit
 (40 0)  (1022 192)  (1022 192)  LC_0 Logic Functioning bit
 (18 1)  (1000 193)  (1000 193)  routing T_19_12.bnr_op_1 <X> T_19_12.lc_trk_g0_1
 (26 1)  (1008 193)  (1008 193)  routing T_19_12.lc_trk_g2_2 <X> T_19_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 193)  (1010 193)  routing T_19_12.lc_trk_g2_2 <X> T_19_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 193)  (1011 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 193)  (1013 193)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 193)  (1014 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (1015 193)  (1015 193)  routing T_19_12.lc_trk_g2_0 <X> T_19_12.input_2_0
 (40 1)  (1022 193)  (1022 193)  LC_0 Logic Functioning bit
 (42 1)  (1024 193)  (1024 193)  LC_0 Logic Functioning bit
 (15 3)  (997 195)  (997 195)  routing T_19_12.bot_op_4 <X> T_19_12.lc_trk_g0_4
 (17 3)  (999 195)  (999 195)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (6 4)  (988 196)  (988 196)  routing T_19_12.sp4_h_r_10 <X> T_19_12.sp4_v_b_3
 (16 4)  (998 196)  (998 196)  routing T_19_12.sp4_v_b_1 <X> T_19_12.lc_trk_g1_1
 (17 4)  (999 196)  (999 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (1000 196)  (1000 196)  routing T_19_12.sp4_v_b_1 <X> T_19_12.lc_trk_g1_1
 (22 5)  (1004 197)  (1004 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (28 6)  (1010 198)  (1010 198)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 198)  (1011 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 198)  (1012 198)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 198)  (1014 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 198)  (1015 198)  routing T_19_12.lc_trk_g2_2 <X> T_19_12.wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 198)  (1017 198)  routing T_19_12.lc_trk_g3_4 <X> T_19_12.input_2_3
 (36 6)  (1018 198)  (1018 198)  LC_3 Logic Functioning bit
 (39 6)  (1021 198)  (1021 198)  LC_3 Logic Functioning bit
 (42 6)  (1024 198)  (1024 198)  LC_3 Logic Functioning bit
 (43 6)  (1025 198)  (1025 198)  LC_3 Logic Functioning bit
 (29 7)  (1011 199)  (1011 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 199)  (1012 199)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 199)  (1013 199)  routing T_19_12.lc_trk_g2_2 <X> T_19_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 199)  (1014 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (1015 199)  (1015 199)  routing T_19_12.lc_trk_g3_4 <X> T_19_12.input_2_3
 (34 7)  (1016 199)  (1016 199)  routing T_19_12.lc_trk_g3_4 <X> T_19_12.input_2_3
 (36 7)  (1018 199)  (1018 199)  LC_3 Logic Functioning bit
 (39 7)  (1021 199)  (1021 199)  LC_3 Logic Functioning bit
 (40 7)  (1022 199)  (1022 199)  LC_3 Logic Functioning bit
 (41 7)  (1023 199)  (1023 199)  LC_3 Logic Functioning bit
 (6 8)  (988 200)  (988 200)  routing T_19_12.sp4_h_r_1 <X> T_19_12.sp4_v_b_6
 (11 8)  (993 200)  (993 200)  routing T_19_12.sp4_h_r_3 <X> T_19_12.sp4_v_b_8
 (17 9)  (999 201)  (999 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (1004 201)  (1004 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (25 10)  (1007 202)  (1007 202)  routing T_19_12.rgt_op_6 <X> T_19_12.lc_trk_g2_6
 (27 10)  (1009 202)  (1009 202)  routing T_19_12.lc_trk_g1_1 <X> T_19_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 202)  (1011 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 202)  (1013 202)  routing T_19_12.lc_trk_g0_4 <X> T_19_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 202)  (1014 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (1019 202)  (1019 202)  LC_5 Logic Functioning bit
 (39 10)  (1021 202)  (1021 202)  LC_5 Logic Functioning bit
 (41 10)  (1023 202)  (1023 202)  LC_5 Logic Functioning bit
 (43 10)  (1025 202)  (1025 202)  LC_5 Logic Functioning bit
 (51 10)  (1033 202)  (1033 202)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (1004 203)  (1004 203)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (1006 203)  (1006 203)  routing T_19_12.rgt_op_6 <X> T_19_12.lc_trk_g2_6
 (26 11)  (1008 203)  (1008 203)  routing T_19_12.lc_trk_g1_2 <X> T_19_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 203)  (1009 203)  routing T_19_12.lc_trk_g1_2 <X> T_19_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 203)  (1011 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (1019 203)  (1019 203)  LC_5 Logic Functioning bit
 (39 11)  (1021 203)  (1021 203)  LC_5 Logic Functioning bit
 (40 11)  (1022 203)  (1022 203)  LC_5 Logic Functioning bit
 (42 11)  (1024 203)  (1024 203)  LC_5 Logic Functioning bit
 (14 14)  (996 206)  (996 206)  routing T_19_12.rgt_op_4 <X> T_19_12.lc_trk_g3_4
 (15 15)  (997 207)  (997 207)  routing T_19_12.rgt_op_4 <X> T_19_12.lc_trk_g3_4
 (17 15)  (999 207)  (999 207)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (1004 207)  (1004 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_20_12

 (14 0)  (1050 192)  (1050 192)  routing T_20_12.sp4_v_b_8 <X> T_20_12.lc_trk_g0_0
 (15 0)  (1051 192)  (1051 192)  routing T_20_12.sp4_h_r_1 <X> T_20_12.lc_trk_g0_1
 (16 0)  (1052 192)  (1052 192)  routing T_20_12.sp4_h_r_1 <X> T_20_12.lc_trk_g0_1
 (17 0)  (1053 192)  (1053 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (25 0)  (1061 192)  (1061 192)  routing T_20_12.sp4_v_b_10 <X> T_20_12.lc_trk_g0_2
 (14 1)  (1050 193)  (1050 193)  routing T_20_12.sp4_v_b_8 <X> T_20_12.lc_trk_g0_0
 (16 1)  (1052 193)  (1052 193)  routing T_20_12.sp4_v_b_8 <X> T_20_12.lc_trk_g0_0
 (17 1)  (1053 193)  (1053 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (18 1)  (1054 193)  (1054 193)  routing T_20_12.sp4_h_r_1 <X> T_20_12.lc_trk_g0_1
 (22 1)  (1058 193)  (1058 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1059 193)  (1059 193)  routing T_20_12.sp4_v_b_10 <X> T_20_12.lc_trk_g0_2
 (25 1)  (1061 193)  (1061 193)  routing T_20_12.sp4_v_b_10 <X> T_20_12.lc_trk_g0_2
 (10 2)  (1046 194)  (1046 194)  routing T_20_12.sp4_v_b_8 <X> T_20_12.sp4_h_l_36
 (14 2)  (1050 194)  (1050 194)  routing T_20_12.bnr_op_4 <X> T_20_12.lc_trk_g0_4
 (17 2)  (1053 194)  (1053 194)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (1054 194)  (1054 194)  routing T_20_12.bnr_op_5 <X> T_20_12.lc_trk_g0_5
 (14 3)  (1050 195)  (1050 195)  routing T_20_12.bnr_op_4 <X> T_20_12.lc_trk_g0_4
 (17 3)  (1053 195)  (1053 195)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (18 3)  (1054 195)  (1054 195)  routing T_20_12.bnr_op_5 <X> T_20_12.lc_trk_g0_5
 (15 4)  (1051 196)  (1051 196)  routing T_20_12.bot_op_1 <X> T_20_12.lc_trk_g1_1
 (17 4)  (1053 196)  (1053 196)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (1057 196)  (1057 196)  routing T_20_12.sp4_h_r_11 <X> T_20_12.lc_trk_g1_3
 (22 4)  (1058 196)  (1058 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1059 196)  (1059 196)  routing T_20_12.sp4_h_r_11 <X> T_20_12.lc_trk_g1_3
 (24 4)  (1060 196)  (1060 196)  routing T_20_12.sp4_h_r_11 <X> T_20_12.lc_trk_g1_3
 (25 4)  (1061 196)  (1061 196)  routing T_20_12.bnr_op_2 <X> T_20_12.lc_trk_g1_2
 (22 5)  (1058 197)  (1058 197)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (1061 197)  (1061 197)  routing T_20_12.bnr_op_2 <X> T_20_12.lc_trk_g1_2
 (26 6)  (1062 198)  (1062 198)  routing T_20_12.lc_trk_g1_6 <X> T_20_12.wire_logic_cluster/lc_3/in_0
 (28 6)  (1064 198)  (1064 198)  routing T_20_12.lc_trk_g2_4 <X> T_20_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 198)  (1065 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 198)  (1066 198)  routing T_20_12.lc_trk_g2_4 <X> T_20_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 198)  (1067 198)  routing T_20_12.lc_trk_g0_4 <X> T_20_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 198)  (1068 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (1076 198)  (1076 198)  LC_3 Logic Functioning bit
 (41 6)  (1077 198)  (1077 198)  LC_3 Logic Functioning bit
 (42 6)  (1078 198)  (1078 198)  LC_3 Logic Functioning bit
 (43 6)  (1079 198)  (1079 198)  LC_3 Logic Functioning bit
 (22 7)  (1058 199)  (1058 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1059 199)  (1059 199)  routing T_20_12.sp4_v_b_22 <X> T_20_12.lc_trk_g1_6
 (24 7)  (1060 199)  (1060 199)  routing T_20_12.sp4_v_b_22 <X> T_20_12.lc_trk_g1_6
 (26 7)  (1062 199)  (1062 199)  routing T_20_12.lc_trk_g1_6 <X> T_20_12.wire_logic_cluster/lc_3/in_0
 (27 7)  (1063 199)  (1063 199)  routing T_20_12.lc_trk_g1_6 <X> T_20_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 199)  (1065 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (36 7)  (1072 199)  (1072 199)  LC_3 Logic Functioning bit
 (38 7)  (1074 199)  (1074 199)  LC_3 Logic Functioning bit
 (41 7)  (1077 199)  (1077 199)  LC_3 Logic Functioning bit
 (43 7)  (1079 199)  (1079 199)  LC_3 Logic Functioning bit
 (27 8)  (1063 200)  (1063 200)  routing T_20_12.lc_trk_g3_4 <X> T_20_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 200)  (1064 200)  routing T_20_12.lc_trk_g3_4 <X> T_20_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 200)  (1065 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 200)  (1066 200)  routing T_20_12.lc_trk_g3_4 <X> T_20_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 200)  (1068 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 200)  (1070 200)  routing T_20_12.lc_trk_g1_2 <X> T_20_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 200)  (1072 200)  LC_4 Logic Functioning bit
 (39 8)  (1075 200)  (1075 200)  LC_4 Logic Functioning bit
 (41 8)  (1077 200)  (1077 200)  LC_4 Logic Functioning bit
 (42 8)  (1078 200)  (1078 200)  LC_4 Logic Functioning bit
 (50 8)  (1086 200)  (1086 200)  Cascade bit: LH_LC04_inmux02_5

 (31 9)  (1067 201)  (1067 201)  routing T_20_12.lc_trk_g1_2 <X> T_20_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (1072 201)  (1072 201)  LC_4 Logic Functioning bit
 (39 9)  (1075 201)  (1075 201)  LC_4 Logic Functioning bit
 (41 9)  (1077 201)  (1077 201)  LC_4 Logic Functioning bit
 (42 9)  (1078 201)  (1078 201)  LC_4 Logic Functioning bit
 (26 10)  (1062 202)  (1062 202)  routing T_20_12.lc_trk_g0_5 <X> T_20_12.wire_logic_cluster/lc_5/in_0
 (29 10)  (1065 202)  (1065 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 202)  (1068 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 202)  (1070 202)  routing T_20_12.lc_trk_g1_1 <X> T_20_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 202)  (1072 202)  LC_5 Logic Functioning bit
 (38 10)  (1074 202)  (1074 202)  LC_5 Logic Functioning bit
 (40 10)  (1076 202)  (1076 202)  LC_5 Logic Functioning bit
 (41 10)  (1077 202)  (1077 202)  LC_5 Logic Functioning bit
 (42 10)  (1078 202)  (1078 202)  LC_5 Logic Functioning bit
 (43 10)  (1079 202)  (1079 202)  LC_5 Logic Functioning bit
 (14 11)  (1050 203)  (1050 203)  routing T_20_12.sp4_r_v_b_36 <X> T_20_12.lc_trk_g2_4
 (17 11)  (1053 203)  (1053 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (29 11)  (1065 203)  (1065 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 203)  (1066 203)  routing T_20_12.lc_trk_g0_2 <X> T_20_12.wire_logic_cluster/lc_5/in_1
 (37 11)  (1073 203)  (1073 203)  LC_5 Logic Functioning bit
 (39 11)  (1075 203)  (1075 203)  LC_5 Logic Functioning bit
 (14 12)  (1050 204)  (1050 204)  routing T_20_12.rgt_op_0 <X> T_20_12.lc_trk_g3_0
 (15 12)  (1051 204)  (1051 204)  routing T_20_12.sp4_v_t_28 <X> T_20_12.lc_trk_g3_1
 (16 12)  (1052 204)  (1052 204)  routing T_20_12.sp4_v_t_28 <X> T_20_12.lc_trk_g3_1
 (17 12)  (1053 204)  (1053 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (27 12)  (1063 204)  (1063 204)  routing T_20_12.lc_trk_g1_6 <X> T_20_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 204)  (1065 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 204)  (1066 204)  routing T_20_12.lc_trk_g1_6 <X> T_20_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 204)  (1068 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 204)  (1069 204)  routing T_20_12.lc_trk_g3_0 <X> T_20_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 204)  (1070 204)  routing T_20_12.lc_trk_g3_0 <X> T_20_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 204)  (1072 204)  LC_6 Logic Functioning bit
 (38 12)  (1074 204)  (1074 204)  LC_6 Logic Functioning bit
 (40 12)  (1076 204)  (1076 204)  LC_6 Logic Functioning bit
 (42 12)  (1078 204)  (1078 204)  LC_6 Logic Functioning bit
 (50 12)  (1086 204)  (1086 204)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (1051 205)  (1051 205)  routing T_20_12.rgt_op_0 <X> T_20_12.lc_trk_g3_0
 (17 13)  (1053 205)  (1053 205)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (29 13)  (1065 205)  (1065 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 205)  (1066 205)  routing T_20_12.lc_trk_g1_6 <X> T_20_12.wire_logic_cluster/lc_6/in_1
 (36 13)  (1072 205)  (1072 205)  LC_6 Logic Functioning bit
 (37 13)  (1073 205)  (1073 205)  LC_6 Logic Functioning bit
 (40 13)  (1076 205)  (1076 205)  LC_6 Logic Functioning bit
 (42 13)  (1078 205)  (1078 205)  LC_6 Logic Functioning bit
 (14 14)  (1050 206)  (1050 206)  routing T_20_12.sp4_v_t_17 <X> T_20_12.lc_trk_g3_4
 (27 14)  (1063 206)  (1063 206)  routing T_20_12.lc_trk_g3_1 <X> T_20_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (1064 206)  (1064 206)  routing T_20_12.lc_trk_g3_1 <X> T_20_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 206)  (1065 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 206)  (1068 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 206)  (1070 206)  routing T_20_12.lc_trk_g1_3 <X> T_20_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 206)  (1072 206)  LC_7 Logic Functioning bit
 (38 14)  (1074 206)  (1074 206)  LC_7 Logic Functioning bit
 (48 14)  (1084 206)  (1084 206)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (16 15)  (1052 207)  (1052 207)  routing T_20_12.sp4_v_t_17 <X> T_20_12.lc_trk_g3_4
 (17 15)  (1053 207)  (1053 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (29 15)  (1065 207)  (1065 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 207)  (1067 207)  routing T_20_12.lc_trk_g1_3 <X> T_20_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (1072 207)  (1072 207)  LC_7 Logic Functioning bit
 (37 15)  (1073 207)  (1073 207)  LC_7 Logic Functioning bit
 (38 15)  (1074 207)  (1074 207)  LC_7 Logic Functioning bit
 (39 15)  (1075 207)  (1075 207)  LC_7 Logic Functioning bit
 (40 15)  (1076 207)  (1076 207)  LC_7 Logic Functioning bit
 (42 15)  (1078 207)  (1078 207)  LC_7 Logic Functioning bit


LogicTile_21_12

 (21 0)  (1111 192)  (1111 192)  routing T_21_12.sp4_v_b_11 <X> T_21_12.lc_trk_g0_3
 (22 0)  (1112 192)  (1112 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (1113 192)  (1113 192)  routing T_21_12.sp4_v_b_11 <X> T_21_12.lc_trk_g0_3
 (25 0)  (1115 192)  (1115 192)  routing T_21_12.wire_logic_cluster/lc_2/out <X> T_21_12.lc_trk_g0_2
 (29 0)  (1119 192)  (1119 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 192)  (1120 192)  routing T_21_12.lc_trk_g0_5 <X> T_21_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 192)  (1122 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 192)  (1123 192)  routing T_21_12.lc_trk_g3_0 <X> T_21_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 192)  (1124 192)  routing T_21_12.lc_trk_g3_0 <X> T_21_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (1125 192)  (1125 192)  routing T_21_12.lc_trk_g2_4 <X> T_21_12.input_2_0
 (37 0)  (1127 192)  (1127 192)  LC_0 Logic Functioning bit
 (38 0)  (1128 192)  (1128 192)  LC_0 Logic Functioning bit
 (41 0)  (1131 192)  (1131 192)  LC_0 Logic Functioning bit
 (42 0)  (1132 192)  (1132 192)  LC_0 Logic Functioning bit
 (21 1)  (1111 193)  (1111 193)  routing T_21_12.sp4_v_b_11 <X> T_21_12.lc_trk_g0_3
 (22 1)  (1112 193)  (1112 193)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (1116 193)  (1116 193)  routing T_21_12.lc_trk_g1_3 <X> T_21_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (1117 193)  (1117 193)  routing T_21_12.lc_trk_g1_3 <X> T_21_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 193)  (1119 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (1122 193)  (1122 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (1123 193)  (1123 193)  routing T_21_12.lc_trk_g2_4 <X> T_21_12.input_2_0
 (37 1)  (1127 193)  (1127 193)  LC_0 Logic Functioning bit
 (38 1)  (1128 193)  (1128 193)  LC_0 Logic Functioning bit
 (40 1)  (1130 193)  (1130 193)  LC_0 Logic Functioning bit
 (43 1)  (1133 193)  (1133 193)  LC_0 Logic Functioning bit
 (4 2)  (1094 194)  (1094 194)  routing T_21_12.sp4_v_b_4 <X> T_21_12.sp4_v_t_37
 (6 2)  (1096 194)  (1096 194)  routing T_21_12.sp4_v_b_4 <X> T_21_12.sp4_v_t_37
 (14 2)  (1104 194)  (1104 194)  routing T_21_12.sp4_v_b_4 <X> T_21_12.lc_trk_g0_4
 (17 2)  (1107 194)  (1107 194)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (1108 194)  (1108 194)  routing T_21_12.bnr_op_5 <X> T_21_12.lc_trk_g0_5
 (16 3)  (1106 195)  (1106 195)  routing T_21_12.sp4_v_b_4 <X> T_21_12.lc_trk_g0_4
 (17 3)  (1107 195)  (1107 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (18 3)  (1108 195)  (1108 195)  routing T_21_12.bnr_op_5 <X> T_21_12.lc_trk_g0_5
 (21 4)  (1111 196)  (1111 196)  routing T_21_12.sp4_h_r_11 <X> T_21_12.lc_trk_g1_3
 (22 4)  (1112 196)  (1112 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1113 196)  (1113 196)  routing T_21_12.sp4_h_r_11 <X> T_21_12.lc_trk_g1_3
 (24 4)  (1114 196)  (1114 196)  routing T_21_12.sp4_h_r_11 <X> T_21_12.lc_trk_g1_3
 (26 4)  (1116 196)  (1116 196)  routing T_21_12.lc_trk_g1_5 <X> T_21_12.wire_logic_cluster/lc_2/in_0
 (29 4)  (1119 196)  (1119 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 196)  (1122 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 196)  (1123 196)  routing T_21_12.lc_trk_g2_1 <X> T_21_12.wire_logic_cluster/lc_2/in_3
 (35 4)  (1125 196)  (1125 196)  routing T_21_12.lc_trk_g3_5 <X> T_21_12.input_2_2
 (37 4)  (1127 196)  (1127 196)  LC_2 Logic Functioning bit
 (38 4)  (1128 196)  (1128 196)  LC_2 Logic Functioning bit
 (40 4)  (1130 196)  (1130 196)  LC_2 Logic Functioning bit
 (41 4)  (1131 196)  (1131 196)  LC_2 Logic Functioning bit
 (27 5)  (1117 197)  (1117 197)  routing T_21_12.lc_trk_g1_5 <X> T_21_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 197)  (1119 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 197)  (1120 197)  routing T_21_12.lc_trk_g0_3 <X> T_21_12.wire_logic_cluster/lc_2/in_1
 (32 5)  (1122 197)  (1122 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (1123 197)  (1123 197)  routing T_21_12.lc_trk_g3_5 <X> T_21_12.input_2_2
 (34 5)  (1124 197)  (1124 197)  routing T_21_12.lc_trk_g3_5 <X> T_21_12.input_2_2
 (36 5)  (1126 197)  (1126 197)  LC_2 Logic Functioning bit
 (39 5)  (1129 197)  (1129 197)  LC_2 Logic Functioning bit
 (42 5)  (1132 197)  (1132 197)  LC_2 Logic Functioning bit
 (43 5)  (1133 197)  (1133 197)  LC_2 Logic Functioning bit
 (47 5)  (1137 197)  (1137 197)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (15 6)  (1105 198)  (1105 198)  routing T_21_12.bot_op_5 <X> T_21_12.lc_trk_g1_5
 (17 6)  (1107 198)  (1107 198)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (17 8)  (1107 200)  (1107 200)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (1108 200)  (1108 200)  routing T_21_12.bnl_op_1 <X> T_21_12.lc_trk_g2_1
 (22 8)  (1112 200)  (1112 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1113 200)  (1113 200)  routing T_21_12.sp4_h_r_27 <X> T_21_12.lc_trk_g2_3
 (24 8)  (1114 200)  (1114 200)  routing T_21_12.sp4_h_r_27 <X> T_21_12.lc_trk_g2_3
 (25 8)  (1115 200)  (1115 200)  routing T_21_12.bnl_op_2 <X> T_21_12.lc_trk_g2_2
 (18 9)  (1108 201)  (1108 201)  routing T_21_12.bnl_op_1 <X> T_21_12.lc_trk_g2_1
 (21 9)  (1111 201)  (1111 201)  routing T_21_12.sp4_h_r_27 <X> T_21_12.lc_trk_g2_3
 (22 9)  (1112 201)  (1112 201)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (1115 201)  (1115 201)  routing T_21_12.bnl_op_2 <X> T_21_12.lc_trk_g2_2
 (14 10)  (1104 202)  (1104 202)  routing T_21_12.sp4_v_b_36 <X> T_21_12.lc_trk_g2_4
 (17 10)  (1107 202)  (1107 202)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (1108 202)  (1108 202)  routing T_21_12.bnl_op_5 <X> T_21_12.lc_trk_g2_5
 (26 10)  (1116 202)  (1116 202)  routing T_21_12.lc_trk_g2_5 <X> T_21_12.wire_logic_cluster/lc_5/in_0
 (27 10)  (1117 202)  (1117 202)  routing T_21_12.lc_trk_g3_3 <X> T_21_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 202)  (1118 202)  routing T_21_12.lc_trk_g3_3 <X> T_21_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 202)  (1119 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 202)  (1122 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 202)  (1123 202)  routing T_21_12.lc_trk_g2_2 <X> T_21_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 202)  (1126 202)  LC_5 Logic Functioning bit
 (38 10)  (1128 202)  (1128 202)  LC_5 Logic Functioning bit
 (14 11)  (1104 203)  (1104 203)  routing T_21_12.sp4_v_b_36 <X> T_21_12.lc_trk_g2_4
 (16 11)  (1106 203)  (1106 203)  routing T_21_12.sp4_v_b_36 <X> T_21_12.lc_trk_g2_4
 (17 11)  (1107 203)  (1107 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (1108 203)  (1108 203)  routing T_21_12.bnl_op_5 <X> T_21_12.lc_trk_g2_5
 (28 11)  (1118 203)  (1118 203)  routing T_21_12.lc_trk_g2_5 <X> T_21_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 203)  (1119 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 203)  (1120 203)  routing T_21_12.lc_trk_g3_3 <X> T_21_12.wire_logic_cluster/lc_5/in_1
 (31 11)  (1121 203)  (1121 203)  routing T_21_12.lc_trk_g2_2 <X> T_21_12.wire_logic_cluster/lc_5/in_3
 (36 11)  (1126 203)  (1126 203)  LC_5 Logic Functioning bit
 (37 11)  (1127 203)  (1127 203)  LC_5 Logic Functioning bit
 (38 11)  (1128 203)  (1128 203)  LC_5 Logic Functioning bit
 (39 11)  (1129 203)  (1129 203)  LC_5 Logic Functioning bit
 (40 11)  (1130 203)  (1130 203)  LC_5 Logic Functioning bit
 (42 11)  (1132 203)  (1132 203)  LC_5 Logic Functioning bit
 (12 12)  (1102 204)  (1102 204)  routing T_21_12.sp4_v_b_5 <X> T_21_12.sp4_h_r_11
 (15 12)  (1105 204)  (1105 204)  routing T_21_12.sp4_h_r_25 <X> T_21_12.lc_trk_g3_1
 (16 12)  (1106 204)  (1106 204)  routing T_21_12.sp4_h_r_25 <X> T_21_12.lc_trk_g3_1
 (17 12)  (1107 204)  (1107 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (1111 204)  (1111 204)  routing T_21_12.bnl_op_3 <X> T_21_12.lc_trk_g3_3
 (22 12)  (1112 204)  (1112 204)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (26 12)  (1116 204)  (1116 204)  routing T_21_12.lc_trk_g0_4 <X> T_21_12.wire_logic_cluster/lc_6/in_0
 (29 12)  (1119 204)  (1119 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 204)  (1122 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 204)  (1123 204)  routing T_21_12.lc_trk_g2_1 <X> T_21_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 204)  (1126 204)  LC_6 Logic Functioning bit
 (39 12)  (1129 204)  (1129 204)  LC_6 Logic Functioning bit
 (42 12)  (1132 204)  (1132 204)  LC_6 Logic Functioning bit
 (43 12)  (1133 204)  (1133 204)  LC_6 Logic Functioning bit
 (50 12)  (1140 204)  (1140 204)  Cascade bit: LH_LC06_inmux02_5

 (11 13)  (1101 205)  (1101 205)  routing T_21_12.sp4_v_b_5 <X> T_21_12.sp4_h_r_11
 (13 13)  (1103 205)  (1103 205)  routing T_21_12.sp4_v_b_5 <X> T_21_12.sp4_h_r_11
 (17 13)  (1107 205)  (1107 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (1108 205)  (1108 205)  routing T_21_12.sp4_h_r_25 <X> T_21_12.lc_trk_g3_1
 (21 13)  (1111 205)  (1111 205)  routing T_21_12.bnl_op_3 <X> T_21_12.lc_trk_g3_3
 (29 13)  (1119 205)  (1119 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 205)  (1120 205)  routing T_21_12.lc_trk_g0_3 <X> T_21_12.wire_logic_cluster/lc_6/in_1
 (37 13)  (1127 205)  (1127 205)  LC_6 Logic Functioning bit
 (38 13)  (1128 205)  (1128 205)  LC_6 Logic Functioning bit
 (40 13)  (1130 205)  (1130 205)  LC_6 Logic Functioning bit
 (41 13)  (1131 205)  (1131 205)  LC_6 Logic Functioning bit
 (15 14)  (1105 206)  (1105 206)  routing T_21_12.sp4_h_l_16 <X> T_21_12.lc_trk_g3_5
 (16 14)  (1106 206)  (1106 206)  routing T_21_12.sp4_h_l_16 <X> T_21_12.lc_trk_g3_5
 (17 14)  (1107 206)  (1107 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (27 14)  (1117 206)  (1117 206)  routing T_21_12.lc_trk_g3_1 <X> T_21_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 206)  (1118 206)  routing T_21_12.lc_trk_g3_1 <X> T_21_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 206)  (1119 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 206)  (1122 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (37 14)  (1127 206)  (1127 206)  LC_7 Logic Functioning bit
 (39 14)  (1129 206)  (1129 206)  LC_7 Logic Functioning bit
 (41 14)  (1131 206)  (1131 206)  LC_7 Logic Functioning bit
 (43 14)  (1133 206)  (1133 206)  LC_7 Logic Functioning bit
 (50 14)  (1140 206)  (1140 206)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (1141 206)  (1141 206)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (18 15)  (1108 207)  (1108 207)  routing T_21_12.sp4_h_l_16 <X> T_21_12.lc_trk_g3_5
 (26 15)  (1116 207)  (1116 207)  routing T_21_12.lc_trk_g2_3 <X> T_21_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 207)  (1118 207)  routing T_21_12.lc_trk_g2_3 <X> T_21_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 207)  (1119 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (1121 207)  (1121 207)  routing T_21_12.lc_trk_g0_2 <X> T_21_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (1126 207)  (1126 207)  LC_7 Logic Functioning bit
 (38 15)  (1128 207)  (1128 207)  LC_7 Logic Functioning bit
 (42 15)  (1132 207)  (1132 207)  LC_7 Logic Functioning bit
 (43 15)  (1133 207)  (1133 207)  LC_7 Logic Functioning bit


LogicTile_22_12

 (15 0)  (1159 192)  (1159 192)  routing T_22_12.sp4_v_b_17 <X> T_22_12.lc_trk_g0_1
 (16 0)  (1160 192)  (1160 192)  routing T_22_12.sp4_v_b_17 <X> T_22_12.lc_trk_g0_1
 (17 0)  (1161 192)  (1161 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (1165 192)  (1165 192)  routing T_22_12.wire_logic_cluster/lc_3/out <X> T_22_12.lc_trk_g0_3
 (22 0)  (1166 192)  (1166 192)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (1170 192)  (1170 192)  routing T_22_12.lc_trk_g2_4 <X> T_22_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (1171 192)  (1171 192)  routing T_22_12.lc_trk_g1_6 <X> T_22_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 192)  (1173 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 192)  (1174 192)  routing T_22_12.lc_trk_g1_6 <X> T_22_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 192)  (1175 192)  routing T_22_12.lc_trk_g2_5 <X> T_22_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 192)  (1176 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 192)  (1177 192)  routing T_22_12.lc_trk_g2_5 <X> T_22_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 192)  (1180 192)  LC_0 Logic Functioning bit
 (37 0)  (1181 192)  (1181 192)  LC_0 Logic Functioning bit
 (40 0)  (1184 192)  (1184 192)  LC_0 Logic Functioning bit
 (41 0)  (1185 192)  (1185 192)  LC_0 Logic Functioning bit
 (17 1)  (1161 193)  (1161 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (1166 193)  (1166 193)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1168 193)  (1168 193)  routing T_22_12.bot_op_2 <X> T_22_12.lc_trk_g0_2
 (28 1)  (1172 193)  (1172 193)  routing T_22_12.lc_trk_g2_4 <X> T_22_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 193)  (1173 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 193)  (1174 193)  routing T_22_12.lc_trk_g1_6 <X> T_22_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (1176 193)  (1176 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1179 193)  (1179 193)  routing T_22_12.lc_trk_g0_2 <X> T_22_12.input_2_0
 (38 1)  (1182 193)  (1182 193)  LC_0 Logic Functioning bit
 (39 1)  (1183 193)  (1183 193)  LC_0 Logic Functioning bit
 (40 1)  (1184 193)  (1184 193)  LC_0 Logic Functioning bit
 (43 1)  (1187 193)  (1187 193)  LC_0 Logic Functioning bit
 (21 2)  (1165 194)  (1165 194)  routing T_22_12.sp4_v_b_7 <X> T_22_12.lc_trk_g0_7
 (22 2)  (1166 194)  (1166 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (1167 194)  (1167 194)  routing T_22_12.sp4_v_b_7 <X> T_22_12.lc_trk_g0_7
 (28 2)  (1172 194)  (1172 194)  routing T_22_12.lc_trk_g2_4 <X> T_22_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 194)  (1173 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 194)  (1174 194)  routing T_22_12.lc_trk_g2_4 <X> T_22_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 194)  (1175 194)  routing T_22_12.lc_trk_g3_5 <X> T_22_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 194)  (1176 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 194)  (1177 194)  routing T_22_12.lc_trk_g3_5 <X> T_22_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 194)  (1178 194)  routing T_22_12.lc_trk_g3_5 <X> T_22_12.wire_logic_cluster/lc_1/in_3
 (35 2)  (1179 194)  (1179 194)  routing T_22_12.lc_trk_g1_6 <X> T_22_12.input_2_1
 (38 2)  (1182 194)  (1182 194)  LC_1 Logic Functioning bit
 (39 2)  (1183 194)  (1183 194)  LC_1 Logic Functioning bit
 (40 2)  (1184 194)  (1184 194)  LC_1 Logic Functioning bit
 (43 2)  (1187 194)  (1187 194)  LC_1 Logic Functioning bit
 (22 3)  (1166 195)  (1166 195)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1168 195)  (1168 195)  routing T_22_12.bot_op_6 <X> T_22_12.lc_trk_g0_6
 (26 3)  (1170 195)  (1170 195)  routing T_22_12.lc_trk_g1_2 <X> T_22_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (1171 195)  (1171 195)  routing T_22_12.lc_trk_g1_2 <X> T_22_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 195)  (1173 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (1176 195)  (1176 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (1178 195)  (1178 195)  routing T_22_12.lc_trk_g1_6 <X> T_22_12.input_2_1
 (35 3)  (1179 195)  (1179 195)  routing T_22_12.lc_trk_g1_6 <X> T_22_12.input_2_1
 (36 3)  (1180 195)  (1180 195)  LC_1 Logic Functioning bit
 (38 3)  (1182 195)  (1182 195)  LC_1 Logic Functioning bit
 (40 3)  (1184 195)  (1184 195)  LC_1 Logic Functioning bit
 (43 3)  (1187 195)  (1187 195)  LC_1 Logic Functioning bit
 (48 3)  (1192 195)  (1192 195)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (15 5)  (1159 197)  (1159 197)  routing T_22_12.sp4_v_t_5 <X> T_22_12.lc_trk_g1_0
 (16 5)  (1160 197)  (1160 197)  routing T_22_12.sp4_v_t_5 <X> T_22_12.lc_trk_g1_0
 (17 5)  (1161 197)  (1161 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (1166 197)  (1166 197)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1168 197)  (1168 197)  routing T_22_12.bot_op_2 <X> T_22_12.lc_trk_g1_2
 (17 6)  (1161 198)  (1161 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (26 6)  (1170 198)  (1170 198)  routing T_22_12.lc_trk_g0_7 <X> T_22_12.wire_logic_cluster/lc_3/in_0
 (28 6)  (1172 198)  (1172 198)  routing T_22_12.lc_trk_g2_4 <X> T_22_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 198)  (1173 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 198)  (1174 198)  routing T_22_12.lc_trk_g2_4 <X> T_22_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 198)  (1175 198)  routing T_22_12.lc_trk_g0_6 <X> T_22_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 198)  (1176 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (1181 198)  (1181 198)  LC_3 Logic Functioning bit
 (40 6)  (1184 198)  (1184 198)  LC_3 Logic Functioning bit
 (41 6)  (1185 198)  (1185 198)  LC_3 Logic Functioning bit
 (43 6)  (1187 198)  (1187 198)  LC_3 Logic Functioning bit
 (22 7)  (1166 199)  (1166 199)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1168 199)  (1168 199)  routing T_22_12.bot_op_6 <X> T_22_12.lc_trk_g1_6
 (26 7)  (1170 199)  (1170 199)  routing T_22_12.lc_trk_g0_7 <X> T_22_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 199)  (1173 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (1175 199)  (1175 199)  routing T_22_12.lc_trk_g0_6 <X> T_22_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (1176 199)  (1176 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (37 7)  (1181 199)  (1181 199)  LC_3 Logic Functioning bit
 (39 7)  (1183 199)  (1183 199)  LC_3 Logic Functioning bit
 (4 8)  (1148 200)  (1148 200)  routing T_22_12.sp4_h_l_43 <X> T_22_12.sp4_v_b_6
 (26 8)  (1170 200)  (1170 200)  routing T_22_12.lc_trk_g1_5 <X> T_22_12.wire_logic_cluster/lc_4/in_0
 (28 8)  (1172 200)  (1172 200)  routing T_22_12.lc_trk_g2_7 <X> T_22_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 200)  (1173 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 200)  (1174 200)  routing T_22_12.lc_trk_g2_7 <X> T_22_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 200)  (1175 200)  routing T_22_12.lc_trk_g3_4 <X> T_22_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 200)  (1176 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 200)  (1177 200)  routing T_22_12.lc_trk_g3_4 <X> T_22_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 200)  (1178 200)  routing T_22_12.lc_trk_g3_4 <X> T_22_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 200)  (1180 200)  LC_4 Logic Functioning bit
 (37 8)  (1181 200)  (1181 200)  LC_4 Logic Functioning bit
 (38 8)  (1182 200)  (1182 200)  LC_4 Logic Functioning bit
 (39 8)  (1183 200)  (1183 200)  LC_4 Logic Functioning bit
 (5 9)  (1149 201)  (1149 201)  routing T_22_12.sp4_h_l_43 <X> T_22_12.sp4_v_b_6
 (27 9)  (1171 201)  (1171 201)  routing T_22_12.lc_trk_g1_5 <X> T_22_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 201)  (1173 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 201)  (1174 201)  routing T_22_12.lc_trk_g2_7 <X> T_22_12.wire_logic_cluster/lc_4/in_1
 (40 9)  (1184 201)  (1184 201)  LC_4 Logic Functioning bit
 (41 9)  (1185 201)  (1185 201)  LC_4 Logic Functioning bit
 (42 9)  (1186 201)  (1186 201)  LC_4 Logic Functioning bit
 (43 9)  (1187 201)  (1187 201)  LC_4 Logic Functioning bit
 (16 10)  (1160 202)  (1160 202)  routing T_22_12.sp12_v_t_10 <X> T_22_12.lc_trk_g2_5
 (17 10)  (1161 202)  (1161 202)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (21 10)  (1165 202)  (1165 202)  routing T_22_12.sp4_v_t_26 <X> T_22_12.lc_trk_g2_7
 (22 10)  (1166 202)  (1166 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1167 202)  (1167 202)  routing T_22_12.sp4_v_t_26 <X> T_22_12.lc_trk_g2_7
 (26 10)  (1170 202)  (1170 202)  routing T_22_12.lc_trk_g0_7 <X> T_22_12.wire_logic_cluster/lc_5/in_0
 (28 10)  (1172 202)  (1172 202)  routing T_22_12.lc_trk_g2_4 <X> T_22_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 202)  (1173 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 202)  (1174 202)  routing T_22_12.lc_trk_g2_4 <X> T_22_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 202)  (1175 202)  routing T_22_12.lc_trk_g0_6 <X> T_22_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 202)  (1176 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (38 10)  (1182 202)  (1182 202)  LC_5 Logic Functioning bit
 (40 10)  (1184 202)  (1184 202)  LC_5 Logic Functioning bit
 (41 10)  (1185 202)  (1185 202)  LC_5 Logic Functioning bit
 (42 10)  (1186 202)  (1186 202)  LC_5 Logic Functioning bit
 (43 10)  (1187 202)  (1187 202)  LC_5 Logic Functioning bit
 (17 11)  (1161 203)  (1161 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (1165 203)  (1165 203)  routing T_22_12.sp4_v_t_26 <X> T_22_12.lc_trk_g2_7
 (26 11)  (1170 203)  (1170 203)  routing T_22_12.lc_trk_g0_7 <X> T_22_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 203)  (1173 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (1175 203)  (1175 203)  routing T_22_12.lc_trk_g0_6 <X> T_22_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (1176 203)  (1176 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (1180 203)  (1180 203)  LC_5 Logic Functioning bit
 (38 11)  (1182 203)  (1182 203)  LC_5 Logic Functioning bit
 (40 11)  (1184 203)  (1184 203)  LC_5 Logic Functioning bit
 (29 12)  (1173 204)  (1173 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 204)  (1176 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 204)  (1178 204)  routing T_22_12.lc_trk_g1_0 <X> T_22_12.wire_logic_cluster/lc_6/in_3
 (38 12)  (1182 204)  (1182 204)  LC_6 Logic Functioning bit
 (39 12)  (1183 204)  (1183 204)  LC_6 Logic Functioning bit
 (41 12)  (1185 204)  (1185 204)  LC_6 Logic Functioning bit
 (42 12)  (1186 204)  (1186 204)  LC_6 Logic Functioning bit
 (50 12)  (1194 204)  (1194 204)  Cascade bit: LH_LC06_inmux02_5

 (29 13)  (1173 205)  (1173 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (1174 205)  (1174 205)  routing T_22_12.lc_trk_g0_3 <X> T_22_12.wire_logic_cluster/lc_6/in_1
 (36 13)  (1180 205)  (1180 205)  LC_6 Logic Functioning bit
 (37 13)  (1181 205)  (1181 205)  LC_6 Logic Functioning bit
 (40 13)  (1184 205)  (1184 205)  LC_6 Logic Functioning bit
 (43 13)  (1187 205)  (1187 205)  LC_6 Logic Functioning bit
 (14 14)  (1158 206)  (1158 206)  routing T_22_12.bnl_op_4 <X> T_22_12.lc_trk_g3_4
 (16 14)  (1160 206)  (1160 206)  routing T_22_12.sp12_v_t_10 <X> T_22_12.lc_trk_g3_5
 (17 14)  (1161 206)  (1161 206)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (14 15)  (1158 207)  (1158 207)  routing T_22_12.bnl_op_4 <X> T_22_12.lc_trk_g3_4
 (17 15)  (1161 207)  (1161 207)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4


LogicTile_23_12

 (0 2)  (1198 194)  (1198 194)  routing T_23_12.glb_netwk_6 <X> T_23_12.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 194)  (1199 194)  routing T_23_12.glb_netwk_6 <X> T_23_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 194)  (1200 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (1207 194)  (1207 194)  routing T_23_12.sp4_v_b_1 <X> T_23_12.sp4_h_l_36
 (14 2)  (1212 194)  (1212 194)  routing T_23_12.sp4_v_t_1 <X> T_23_12.lc_trk_g0_4
 (17 2)  (1215 194)  (1215 194)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (1216 194)  (1216 194)  routing T_23_12.bnr_op_5 <X> T_23_12.lc_trk_g0_5
 (14 3)  (1212 195)  (1212 195)  routing T_23_12.sp4_v_t_1 <X> T_23_12.lc_trk_g0_4
 (16 3)  (1214 195)  (1214 195)  routing T_23_12.sp4_v_t_1 <X> T_23_12.lc_trk_g0_4
 (17 3)  (1215 195)  (1215 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (1216 195)  (1216 195)  routing T_23_12.bnr_op_5 <X> T_23_12.lc_trk_g0_5
 (21 4)  (1219 196)  (1219 196)  routing T_23_12.lft_op_3 <X> T_23_12.lc_trk_g1_3
 (22 4)  (1220 196)  (1220 196)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1222 196)  (1222 196)  routing T_23_12.lft_op_3 <X> T_23_12.lc_trk_g1_3
 (26 4)  (1224 196)  (1224 196)  routing T_23_12.lc_trk_g2_6 <X> T_23_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (1225 196)  (1225 196)  routing T_23_12.lc_trk_g1_6 <X> T_23_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 196)  (1227 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1228 196)  (1228 196)  routing T_23_12.lc_trk_g1_6 <X> T_23_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 196)  (1229 196)  routing T_23_12.lc_trk_g1_4 <X> T_23_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 196)  (1230 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 196)  (1232 196)  routing T_23_12.lc_trk_g1_4 <X> T_23_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 196)  (1234 196)  LC_2 Logic Functioning bit
 (37 4)  (1235 196)  (1235 196)  LC_2 Logic Functioning bit
 (39 4)  (1237 196)  (1237 196)  LC_2 Logic Functioning bit
 (41 4)  (1239 196)  (1239 196)  LC_2 Logic Functioning bit
 (43 4)  (1241 196)  (1241 196)  LC_2 Logic Functioning bit
 (45 4)  (1243 196)  (1243 196)  LC_2 Logic Functioning bit
 (53 4)  (1251 196)  (1251 196)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (26 5)  (1224 197)  (1224 197)  routing T_23_12.lc_trk_g2_6 <X> T_23_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (1226 197)  (1226 197)  routing T_23_12.lc_trk_g2_6 <X> T_23_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 197)  (1227 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 197)  (1228 197)  routing T_23_12.lc_trk_g1_6 <X> T_23_12.wire_logic_cluster/lc_2/in_1
 (32 5)  (1230 197)  (1230 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (1231 197)  (1231 197)  routing T_23_12.lc_trk_g2_0 <X> T_23_12.input_2_2
 (42 5)  (1240 197)  (1240 197)  LC_2 Logic Functioning bit
 (43 5)  (1241 197)  (1241 197)  LC_2 Logic Functioning bit
 (52 5)  (1250 197)  (1250 197)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (53 5)  (1251 197)  (1251 197)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (5 6)  (1203 198)  (1203 198)  routing T_23_12.sp4_v_b_3 <X> T_23_12.sp4_h_l_38
 (12 6)  (1210 198)  (1210 198)  routing T_23_12.sp4_v_b_5 <X> T_23_12.sp4_h_l_40
 (14 6)  (1212 198)  (1212 198)  routing T_23_12.sp4_v_t_1 <X> T_23_12.lc_trk_g1_4
 (25 6)  (1223 198)  (1223 198)  routing T_23_12.sp4_v_b_6 <X> T_23_12.lc_trk_g1_6
 (14 7)  (1212 199)  (1212 199)  routing T_23_12.sp4_v_t_1 <X> T_23_12.lc_trk_g1_4
 (16 7)  (1214 199)  (1214 199)  routing T_23_12.sp4_v_t_1 <X> T_23_12.lc_trk_g1_4
 (17 7)  (1215 199)  (1215 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (1220 199)  (1220 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (1221 199)  (1221 199)  routing T_23_12.sp4_v_b_6 <X> T_23_12.lc_trk_g1_6
 (14 8)  (1212 200)  (1212 200)  routing T_23_12.sp4_v_b_24 <X> T_23_12.lc_trk_g2_0
 (16 9)  (1214 201)  (1214 201)  routing T_23_12.sp4_v_b_24 <X> T_23_12.lc_trk_g2_0
 (17 9)  (1215 201)  (1215 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (25 10)  (1223 202)  (1223 202)  routing T_23_12.bnl_op_6 <X> T_23_12.lc_trk_g2_6
 (26 10)  (1224 202)  (1224 202)  routing T_23_12.lc_trk_g0_5 <X> T_23_12.wire_logic_cluster/lc_5/in_0
 (28 10)  (1226 202)  (1226 202)  routing T_23_12.lc_trk_g2_0 <X> T_23_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 202)  (1227 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1230 202)  (1230 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 202)  (1232 202)  routing T_23_12.lc_trk_g1_3 <X> T_23_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (1234 202)  (1234 202)  LC_5 Logic Functioning bit
 (37 10)  (1235 202)  (1235 202)  LC_5 Logic Functioning bit
 (38 10)  (1236 202)  (1236 202)  LC_5 Logic Functioning bit
 (39 10)  (1237 202)  (1237 202)  LC_5 Logic Functioning bit
 (40 10)  (1238 202)  (1238 202)  LC_5 Logic Functioning bit
 (41 10)  (1239 202)  (1239 202)  LC_5 Logic Functioning bit
 (42 10)  (1240 202)  (1240 202)  LC_5 Logic Functioning bit
 (43 10)  (1241 202)  (1241 202)  LC_5 Logic Functioning bit
 (22 11)  (1220 203)  (1220 203)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (1223 203)  (1223 203)  routing T_23_12.bnl_op_6 <X> T_23_12.lc_trk_g2_6
 (29 11)  (1227 203)  (1227 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (1229 203)  (1229 203)  routing T_23_12.lc_trk_g1_3 <X> T_23_12.wire_logic_cluster/lc_5/in_3
 (36 11)  (1234 203)  (1234 203)  LC_5 Logic Functioning bit
 (38 11)  (1236 203)  (1236 203)  LC_5 Logic Functioning bit
 (40 11)  (1238 203)  (1238 203)  LC_5 Logic Functioning bit
 (42 11)  (1240 203)  (1240 203)  LC_5 Logic Functioning bit
 (14 12)  (1212 204)  (1212 204)  routing T_23_12.sp4_v_b_24 <X> T_23_12.lc_trk_g3_0
 (16 13)  (1214 205)  (1214 205)  routing T_23_12.sp4_v_b_24 <X> T_23_12.lc_trk_g3_0
 (17 13)  (1215 205)  (1215 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (10 14)  (1208 206)  (1208 206)  routing T_23_12.sp4_v_b_5 <X> T_23_12.sp4_h_l_47
 (26 14)  (1224 206)  (1224 206)  routing T_23_12.lc_trk_g1_6 <X> T_23_12.wire_logic_cluster/lc_7/in_0
 (29 14)  (1227 206)  (1227 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 206)  (1228 206)  routing T_23_12.lc_trk_g0_4 <X> T_23_12.wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 206)  (1229 206)  routing T_23_12.lc_trk_g2_6 <X> T_23_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 206)  (1230 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1231 206)  (1231 206)  routing T_23_12.lc_trk_g2_6 <X> T_23_12.wire_logic_cluster/lc_7/in_3
 (42 14)  (1240 206)  (1240 206)  LC_7 Logic Functioning bit
 (43 14)  (1241 206)  (1241 206)  LC_7 Logic Functioning bit
 (51 14)  (1249 206)  (1249 206)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (26 15)  (1224 207)  (1224 207)  routing T_23_12.lc_trk_g1_6 <X> T_23_12.wire_logic_cluster/lc_7/in_0
 (27 15)  (1225 207)  (1225 207)  routing T_23_12.lc_trk_g1_6 <X> T_23_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 207)  (1227 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (1229 207)  (1229 207)  routing T_23_12.lc_trk_g2_6 <X> T_23_12.wire_logic_cluster/lc_7/in_3
 (32 15)  (1230 207)  (1230 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (1231 207)  (1231 207)  routing T_23_12.lc_trk_g3_0 <X> T_23_12.input_2_7
 (34 15)  (1232 207)  (1232 207)  routing T_23_12.lc_trk_g3_0 <X> T_23_12.input_2_7
 (36 15)  (1234 207)  (1234 207)  LC_7 Logic Functioning bit
 (39 15)  (1237 207)  (1237 207)  LC_7 Logic Functioning bit
 (41 15)  (1239 207)  (1239 207)  LC_7 Logic Functioning bit


LogicTile_24_12

 (17 0)  (1269 192)  (1269 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (25 0)  (1277 192)  (1277 192)  routing T_24_12.lft_op_2 <X> T_24_12.lc_trk_g0_2
 (22 1)  (1274 193)  (1274 193)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1276 193)  (1276 193)  routing T_24_12.lft_op_2 <X> T_24_12.lc_trk_g0_2
 (9 2)  (1261 194)  (1261 194)  routing T_24_12.sp4_h_r_10 <X> T_24_12.sp4_h_l_36
 (10 2)  (1262 194)  (1262 194)  routing T_24_12.sp4_h_r_10 <X> T_24_12.sp4_h_l_36
 (14 6)  (1266 198)  (1266 198)  routing T_24_12.bnr_op_4 <X> T_24_12.lc_trk_g1_4
 (21 6)  (1273 198)  (1273 198)  routing T_24_12.wire_logic_cluster/lc_7/out <X> T_24_12.lc_trk_g1_7
 (22 6)  (1274 198)  (1274 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (14 7)  (1266 199)  (1266 199)  routing T_24_12.bnr_op_4 <X> T_24_12.lc_trk_g1_4
 (17 7)  (1269 199)  (1269 199)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (28 8)  (1280 200)  (1280 200)  routing T_24_12.lc_trk_g2_5 <X> T_24_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 200)  (1281 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1282 200)  (1282 200)  routing T_24_12.lc_trk_g2_5 <X> T_24_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (1283 200)  (1283 200)  routing T_24_12.lc_trk_g1_4 <X> T_24_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 200)  (1284 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 200)  (1286 200)  routing T_24_12.lc_trk_g1_4 <X> T_24_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 200)  (1288 200)  LC_4 Logic Functioning bit
 (37 8)  (1289 200)  (1289 200)  LC_4 Logic Functioning bit
 (38 8)  (1290 200)  (1290 200)  LC_4 Logic Functioning bit
 (39 8)  (1291 200)  (1291 200)  LC_4 Logic Functioning bit
 (41 8)  (1293 200)  (1293 200)  LC_4 Logic Functioning bit
 (43 8)  (1295 200)  (1295 200)  LC_4 Logic Functioning bit
 (26 9)  (1278 201)  (1278 201)  routing T_24_12.lc_trk_g0_2 <X> T_24_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 201)  (1281 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (1288 201)  (1288 201)  LC_4 Logic Functioning bit
 (38 9)  (1290 201)  (1290 201)  LC_4 Logic Functioning bit
 (17 10)  (1269 202)  (1269 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (31 10)  (1283 202)  (1283 202)  routing T_24_12.lc_trk_g1_7 <X> T_24_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 202)  (1284 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 202)  (1286 202)  routing T_24_12.lc_trk_g1_7 <X> T_24_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 202)  (1288 202)  LC_5 Logic Functioning bit
 (37 10)  (1289 202)  (1289 202)  LC_5 Logic Functioning bit
 (39 10)  (1291 202)  (1291 202)  LC_5 Logic Functioning bit
 (43 10)  (1295 202)  (1295 202)  LC_5 Logic Functioning bit
 (50 10)  (1302 202)  (1302 202)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (1270 203)  (1270 203)  routing T_24_12.sp4_r_v_b_37 <X> T_24_12.lc_trk_g2_5
 (26 11)  (1278 203)  (1278 203)  routing T_24_12.lc_trk_g3_2 <X> T_24_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (1279 203)  (1279 203)  routing T_24_12.lc_trk_g3_2 <X> T_24_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (1280 203)  (1280 203)  routing T_24_12.lc_trk_g3_2 <X> T_24_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 203)  (1281 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (1283 203)  (1283 203)  routing T_24_12.lc_trk_g1_7 <X> T_24_12.wire_logic_cluster/lc_5/in_3
 (36 11)  (1288 203)  (1288 203)  LC_5 Logic Functioning bit
 (37 11)  (1289 203)  (1289 203)  LC_5 Logic Functioning bit
 (38 11)  (1290 203)  (1290 203)  LC_5 Logic Functioning bit
 (42 11)  (1294 203)  (1294 203)  LC_5 Logic Functioning bit
 (46 11)  (1298 203)  (1298 203)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 12)  (1269 204)  (1269 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (1270 205)  (1270 205)  routing T_24_12.sp4_r_v_b_41 <X> T_24_12.lc_trk_g3_1
 (22 13)  (1274 205)  (1274 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (12 14)  (1264 206)  (1264 206)  routing T_24_12.sp4_v_t_40 <X> T_24_12.sp4_h_l_46
 (27 14)  (1279 206)  (1279 206)  routing T_24_12.lc_trk_g3_1 <X> T_24_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (1280 206)  (1280 206)  routing T_24_12.lc_trk_g3_1 <X> T_24_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 206)  (1281 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (1284 206)  (1284 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 206)  (1288 206)  LC_7 Logic Functioning bit
 (38 14)  (1290 206)  (1290 206)  LC_7 Logic Functioning bit
 (41 14)  (1293 206)  (1293 206)  LC_7 Logic Functioning bit
 (43 14)  (1295 206)  (1295 206)  LC_7 Logic Functioning bit
 (11 15)  (1263 207)  (1263 207)  routing T_24_12.sp4_v_t_40 <X> T_24_12.sp4_h_l_46
 (13 15)  (1265 207)  (1265 207)  routing T_24_12.sp4_v_t_40 <X> T_24_12.sp4_h_l_46
 (29 15)  (1281 207)  (1281 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (1283 207)  (1283 207)  routing T_24_12.lc_trk_g0_2 <X> T_24_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (1288 207)  (1288 207)  LC_7 Logic Functioning bit
 (38 15)  (1290 207)  (1290 207)  LC_7 Logic Functioning bit
 (40 15)  (1292 207)  (1292 207)  LC_7 Logic Functioning bit
 (42 15)  (1294 207)  (1294 207)  LC_7 Logic Functioning bit


RAM_Tile_25_12

 (7 0)  (1313 192)  (1313 192)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 193)  (1313 193)  Ram config bit: MEMT_bram_cbit_0

 (12 1)  (1318 193)  (1318 193)  routing T_25_12.sp4_h_r_2 <X> T_25_12.sp4_v_b_2
 (13 1)  (1319 193)  (1319 193)  routing T_25_12.sp4_v_t_44 <X> T_25_12.sp4_h_r_2
 (22 1)  (1328 193)  (1328 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1329 193)  (1329 193)  routing T_25_12.sp4_h_r_2 <X> T_25_12.lc_trk_g0_2
 (24 1)  (1330 193)  (1330 193)  routing T_25_12.sp4_h_r_2 <X> T_25_12.lc_trk_g0_2
 (25 1)  (1331 193)  (1331 193)  routing T_25_12.sp4_h_r_2 <X> T_25_12.lc_trk_g0_2
 (0 2)  (1306 194)  (1306 194)  routing T_25_12.glb_netwk_6 <X> T_25_12.wire_bram/ram/WCLK
 (1 2)  (1307 194)  (1307 194)  routing T_25_12.glb_netwk_6 <X> T_25_12.wire_bram/ram/WCLK
 (2 2)  (1308 194)  (1308 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 194)  (1313 194)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 195)  (1313 195)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (1307 196)  (1307 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (7 4)  (1313 196)  (1313 196)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (19 4)  (1325 196)  (1325 196)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (1 5)  (1307 197)  (1307 197)  routing T_25_12.lc_trk_g0_2 <X> T_25_12.wire_bram/ram/WCLKE
 (7 5)  (1313 197)  (1313 197)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (7 6)  (1313 198)  (1313 198)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (7 7)  (1313 199)  (1313 199)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (17 8)  (1323 200)  (1323 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (28 8)  (1334 200)  (1334 200)  routing T_25_12.lc_trk_g2_1 <X> T_25_12.wire_bram/ram/WDATA_3
 (29 8)  (1335 200)  (1335 200)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_3
 (18 9)  (1324 201)  (1324 201)  routing T_25_12.sp4_r_v_b_33 <X> T_25_12.lc_trk_g2_1
 (39 9)  (1345 201)  (1345 201)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (9 11)  (1315 203)  (1315 203)  routing T_25_12.sp4_v_b_11 <X> T_25_12.sp4_v_t_42
 (10 11)  (1316 203)  (1316 203)  routing T_25_12.sp4_v_b_11 <X> T_25_12.sp4_v_t_42
 (17 11)  (1323 203)  (1323 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (9 13)  (1315 205)  (1315 205)  routing T_25_12.sp4_v_t_47 <X> T_25_12.sp4_v_b_10
 (0 14)  (1306 206)  (1306 206)  routing T_25_12.lc_trk_g2_4 <X> T_25_12.wire_bram/ram/WE
 (1 14)  (1307 206)  (1307 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 207)  (1307 207)  routing T_25_12.lc_trk_g2_4 <X> T_25_12.wire_bram/ram/WE


IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (4 8)  (13 184)  (13 184)  routing T_0_11.span4_horz_40 <X> T_0_11.lc_trk_g1_0
 (4 9)  (13 185)  (13 185)  routing T_0_11.span4_horz_40 <X> T_0_11.lc_trk_g1_0
 (5 9)  (12 185)  (12 185)  routing T_0_11.span4_horz_40 <X> T_0_11.lc_trk_g1_0
 (6 9)  (11 185)  (11 185)  routing T_0_11.span4_horz_40 <X> T_0_11.lc_trk_g1_0
 (7 9)  (10 185)  (10 185)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_40 lc_trk_g1_0
 (12 10)  (5 186)  (5 186)  routing T_0_11.lc_trk_g1_0 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (13 11)  (4 187)  (4 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (16 14)  (1 190)  (1 190)  IOB_1 IO Functioning bit


LogicTile_1_11

 (12 6)  (30 182)  (30 182)  routing T_1_11.sp4_v_t_40 <X> T_1_11.sp4_h_l_40
 (11 7)  (29 183)  (29 183)  routing T_1_11.sp4_v_t_40 <X> T_1_11.sp4_h_l_40


LogicTile_12_11

 (3 14)  (603 190)  (603 190)  routing T_12_11.sp12_h_r_1 <X> T_12_11.sp12_v_t_22
 (3 15)  (603 191)  (603 191)  routing T_12_11.sp12_h_r_1 <X> T_12_11.sp12_v_t_22


LogicTile_17_11

 (15 0)  (889 176)  (889 176)  routing T_17_11.sp12_h_r_1 <X> T_17_11.lc_trk_g0_1
 (17 0)  (891 176)  (891 176)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (892 176)  (892 176)  routing T_17_11.sp12_h_r_1 <X> T_17_11.lc_trk_g0_1
 (21 0)  (895 176)  (895 176)  routing T_17_11.sp4_h_r_11 <X> T_17_11.lc_trk_g0_3
 (22 0)  (896 176)  (896 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (897 176)  (897 176)  routing T_17_11.sp4_h_r_11 <X> T_17_11.lc_trk_g0_3
 (24 0)  (898 176)  (898 176)  routing T_17_11.sp4_h_r_11 <X> T_17_11.lc_trk_g0_3
 (26 0)  (900 176)  (900 176)  routing T_17_11.lc_trk_g1_5 <X> T_17_11.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 176)  (901 176)  routing T_17_11.lc_trk_g3_0 <X> T_17_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 176)  (902 176)  routing T_17_11.lc_trk_g3_0 <X> T_17_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 176)  (903 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 176)  (905 176)  routing T_17_11.lc_trk_g1_4 <X> T_17_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 176)  (906 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 176)  (908 176)  routing T_17_11.lc_trk_g1_4 <X> T_17_11.wire_logic_cluster/lc_0/in_3
 (40 0)  (914 176)  (914 176)  LC_0 Logic Functioning bit
 (41 0)  (915 176)  (915 176)  LC_0 Logic Functioning bit
 (14 1)  (888 177)  (888 177)  routing T_17_11.sp12_h_r_16 <X> T_17_11.lc_trk_g0_0
 (16 1)  (890 177)  (890 177)  routing T_17_11.sp12_h_r_16 <X> T_17_11.lc_trk_g0_0
 (17 1)  (891 177)  (891 177)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (18 1)  (892 177)  (892 177)  routing T_17_11.sp12_h_r_1 <X> T_17_11.lc_trk_g0_1
 (22 1)  (896 177)  (896 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (899 177)  (899 177)  routing T_17_11.sp4_r_v_b_33 <X> T_17_11.lc_trk_g0_2
 (27 1)  (901 177)  (901 177)  routing T_17_11.lc_trk_g1_5 <X> T_17_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 177)  (903 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (906 177)  (906 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (38 1)  (912 177)  (912 177)  LC_0 Logic Functioning bit
 (39 1)  (913 177)  (913 177)  LC_0 Logic Functioning bit
 (14 2)  (888 178)  (888 178)  routing T_17_11.bnr_op_4 <X> T_17_11.lc_trk_g0_4
 (21 2)  (895 178)  (895 178)  routing T_17_11.bnr_op_7 <X> T_17_11.lc_trk_g0_7
 (22 2)  (896 178)  (896 178)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (27 2)  (901 178)  (901 178)  routing T_17_11.lc_trk_g1_3 <X> T_17_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 178)  (903 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 178)  (906 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 178)  (907 178)  routing T_17_11.lc_trk_g3_1 <X> T_17_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 178)  (908 178)  routing T_17_11.lc_trk_g3_1 <X> T_17_11.wire_logic_cluster/lc_1/in_3
 (42 2)  (916 178)  (916 178)  LC_1 Logic Functioning bit
 (43 2)  (917 178)  (917 178)  LC_1 Logic Functioning bit
 (50 2)  (924 178)  (924 178)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (888 179)  (888 179)  routing T_17_11.bnr_op_4 <X> T_17_11.lc_trk_g0_4
 (17 3)  (891 179)  (891 179)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (21 3)  (895 179)  (895 179)  routing T_17_11.bnr_op_7 <X> T_17_11.lc_trk_g0_7
 (26 3)  (900 179)  (900 179)  routing T_17_11.lc_trk_g0_3 <X> T_17_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 179)  (903 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 179)  (904 179)  routing T_17_11.lc_trk_g1_3 <X> T_17_11.wire_logic_cluster/lc_1/in_1
 (38 3)  (912 179)  (912 179)  LC_1 Logic Functioning bit
 (39 3)  (913 179)  (913 179)  LC_1 Logic Functioning bit
 (40 3)  (914 179)  (914 179)  LC_1 Logic Functioning bit
 (41 3)  (915 179)  (915 179)  LC_1 Logic Functioning bit
 (42 3)  (916 179)  (916 179)  LC_1 Logic Functioning bit
 (43 3)  (917 179)  (917 179)  LC_1 Logic Functioning bit
 (15 4)  (889 180)  (889 180)  routing T_17_11.sp4_h_r_9 <X> T_17_11.lc_trk_g1_1
 (16 4)  (890 180)  (890 180)  routing T_17_11.sp4_h_r_9 <X> T_17_11.lc_trk_g1_1
 (17 4)  (891 180)  (891 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (892 180)  (892 180)  routing T_17_11.sp4_h_r_9 <X> T_17_11.lc_trk_g1_1
 (22 4)  (896 180)  (896 180)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (898 180)  (898 180)  routing T_17_11.bot_op_3 <X> T_17_11.lc_trk_g1_3
 (26 4)  (900 180)  (900 180)  routing T_17_11.lc_trk_g0_4 <X> T_17_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 180)  (901 180)  routing T_17_11.lc_trk_g1_6 <X> T_17_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 180)  (903 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 180)  (904 180)  routing T_17_11.lc_trk_g1_6 <X> T_17_11.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 180)  (905 180)  routing T_17_11.lc_trk_g2_5 <X> T_17_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 180)  (906 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 180)  (907 180)  routing T_17_11.lc_trk_g2_5 <X> T_17_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 180)  (910 180)  LC_2 Logic Functioning bit
 (37 4)  (911 180)  (911 180)  LC_2 Logic Functioning bit
 (40 4)  (914 180)  (914 180)  LC_2 Logic Functioning bit
 (41 4)  (915 180)  (915 180)  LC_2 Logic Functioning bit
 (50 4)  (924 180)  (924 180)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (926 180)  (926 180)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (22 5)  (896 181)  (896 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (899 181)  (899 181)  routing T_17_11.sp4_r_v_b_26 <X> T_17_11.lc_trk_g1_2
 (29 5)  (903 181)  (903 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 181)  (904 181)  routing T_17_11.lc_trk_g1_6 <X> T_17_11.wire_logic_cluster/lc_2/in_1
 (38 5)  (912 181)  (912 181)  LC_2 Logic Functioning bit
 (39 5)  (913 181)  (913 181)  LC_2 Logic Functioning bit
 (42 5)  (916 181)  (916 181)  LC_2 Logic Functioning bit
 (43 5)  (917 181)  (917 181)  LC_2 Logic Functioning bit
 (14 6)  (888 182)  (888 182)  routing T_17_11.wire_logic_cluster/lc_4/out <X> T_17_11.lc_trk_g1_4
 (17 6)  (891 182)  (891 182)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 182)  (892 182)  routing T_17_11.wire_logic_cluster/lc_5/out <X> T_17_11.lc_trk_g1_5
 (25 6)  (899 182)  (899 182)  routing T_17_11.bnr_op_6 <X> T_17_11.lc_trk_g1_6
 (27 6)  (901 182)  (901 182)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 182)  (902 182)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 182)  (903 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 182)  (904 182)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 182)  (906 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 182)  (908 182)  routing T_17_11.lc_trk_g1_1 <X> T_17_11.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 182)  (909 182)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.input_2_3
 (38 6)  (912 182)  (912 182)  LC_3 Logic Functioning bit
 (40 6)  (914 182)  (914 182)  LC_3 Logic Functioning bit
 (42 6)  (916 182)  (916 182)  LC_3 Logic Functioning bit
 (43 6)  (917 182)  (917 182)  LC_3 Logic Functioning bit
 (17 7)  (891 183)  (891 183)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (896 183)  (896 183)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (899 183)  (899 183)  routing T_17_11.bnr_op_6 <X> T_17_11.lc_trk_g1_6
 (26 7)  (900 183)  (900 183)  routing T_17_11.lc_trk_g2_3 <X> T_17_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 183)  (902 183)  routing T_17_11.lc_trk_g2_3 <X> T_17_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 183)  (903 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 183)  (904 183)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_3/in_1
 (32 7)  (906 183)  (906 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (907 183)  (907 183)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.input_2_3
 (34 7)  (908 183)  (908 183)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.input_2_3
 (35 7)  (909 183)  (909 183)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.input_2_3
 (38 7)  (912 183)  (912 183)  LC_3 Logic Functioning bit
 (39 7)  (913 183)  (913 183)  LC_3 Logic Functioning bit
 (42 7)  (916 183)  (916 183)  LC_3 Logic Functioning bit
 (43 7)  (917 183)  (917 183)  LC_3 Logic Functioning bit
 (21 8)  (895 184)  (895 184)  routing T_17_11.sp4_h_r_43 <X> T_17_11.lc_trk_g2_3
 (22 8)  (896 184)  (896 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (897 184)  (897 184)  routing T_17_11.sp4_h_r_43 <X> T_17_11.lc_trk_g2_3
 (24 8)  (898 184)  (898 184)  routing T_17_11.sp4_h_r_43 <X> T_17_11.lc_trk_g2_3
 (29 8)  (903 184)  (903 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 184)  (906 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 184)  (908 184)  routing T_17_11.lc_trk_g1_2 <X> T_17_11.wire_logic_cluster/lc_4/in_3
 (37 8)  (911 184)  (911 184)  LC_4 Logic Functioning bit
 (41 8)  (915 184)  (915 184)  LC_4 Logic Functioning bit
 (43 8)  (917 184)  (917 184)  LC_4 Logic Functioning bit
 (50 8)  (924 184)  (924 184)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (895 185)  (895 185)  routing T_17_11.sp4_h_r_43 <X> T_17_11.lc_trk_g2_3
 (26 9)  (900 185)  (900 185)  routing T_17_11.lc_trk_g0_2 <X> T_17_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 185)  (903 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 185)  (905 185)  routing T_17_11.lc_trk_g1_2 <X> T_17_11.wire_logic_cluster/lc_4/in_3
 (37 9)  (911 185)  (911 185)  LC_4 Logic Functioning bit
 (39 9)  (913 185)  (913 185)  LC_4 Logic Functioning bit
 (41 9)  (915 185)  (915 185)  LC_4 Logic Functioning bit
 (42 9)  (916 185)  (916 185)  LC_4 Logic Functioning bit
 (43 9)  (917 185)  (917 185)  LC_4 Logic Functioning bit
 (15 10)  (889 186)  (889 186)  routing T_17_11.rgt_op_5 <X> T_17_11.lc_trk_g2_5
 (17 10)  (891 186)  (891 186)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (892 186)  (892 186)  routing T_17_11.rgt_op_5 <X> T_17_11.lc_trk_g2_5
 (27 10)  (901 186)  (901 186)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 186)  (902 186)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 186)  (903 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 186)  (904 186)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 186)  (906 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 186)  (907 186)  routing T_17_11.lc_trk_g3_3 <X> T_17_11.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 186)  (908 186)  routing T_17_11.lc_trk_g3_3 <X> T_17_11.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 186)  (909 186)  routing T_17_11.lc_trk_g0_7 <X> T_17_11.input_2_5
 (37 10)  (911 186)  (911 186)  LC_5 Logic Functioning bit
 (38 10)  (912 186)  (912 186)  LC_5 Logic Functioning bit
 (40 10)  (914 186)  (914 186)  LC_5 Logic Functioning bit
 (43 10)  (917 186)  (917 186)  LC_5 Logic Functioning bit
 (26 11)  (900 187)  (900 187)  routing T_17_11.lc_trk_g2_3 <X> T_17_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 187)  (902 187)  routing T_17_11.lc_trk_g2_3 <X> T_17_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 187)  (903 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 187)  (904 187)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 187)  (905 187)  routing T_17_11.lc_trk_g3_3 <X> T_17_11.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 187)  (906 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (909 187)  (909 187)  routing T_17_11.lc_trk_g0_7 <X> T_17_11.input_2_5
 (38 11)  (912 187)  (912 187)  LC_5 Logic Functioning bit
 (39 11)  (913 187)  (913 187)  LC_5 Logic Functioning bit
 (42 11)  (916 187)  (916 187)  LC_5 Logic Functioning bit
 (43 11)  (917 187)  (917 187)  LC_5 Logic Functioning bit
 (14 12)  (888 188)  (888 188)  routing T_17_11.sp4_h_l_21 <X> T_17_11.lc_trk_g3_0
 (15 12)  (889 188)  (889 188)  routing T_17_11.rgt_op_1 <X> T_17_11.lc_trk_g3_1
 (17 12)  (891 188)  (891 188)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (892 188)  (892 188)  routing T_17_11.rgt_op_1 <X> T_17_11.lc_trk_g3_1
 (22 12)  (896 188)  (896 188)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (898 188)  (898 188)  routing T_17_11.tnr_op_3 <X> T_17_11.lc_trk_g3_3
 (15 13)  (889 189)  (889 189)  routing T_17_11.sp4_h_l_21 <X> T_17_11.lc_trk_g3_0
 (16 13)  (890 189)  (890 189)  routing T_17_11.sp4_h_l_21 <X> T_17_11.lc_trk_g3_0
 (17 13)  (891 189)  (891 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 14)  (896 190)  (896 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (899 190)  (899 190)  routing T_17_11.sp4_h_r_46 <X> T_17_11.lc_trk_g3_6
 (21 15)  (895 191)  (895 191)  routing T_17_11.sp4_r_v_b_47 <X> T_17_11.lc_trk_g3_7
 (22 15)  (896 191)  (896 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (897 191)  (897 191)  routing T_17_11.sp4_h_r_46 <X> T_17_11.lc_trk_g3_6
 (24 15)  (898 191)  (898 191)  routing T_17_11.sp4_h_r_46 <X> T_17_11.lc_trk_g3_6
 (25 15)  (899 191)  (899 191)  routing T_17_11.sp4_h_r_46 <X> T_17_11.lc_trk_g3_6


LogicTile_18_11

 (27 0)  (955 176)  (955 176)  routing T_18_11.lc_trk_g3_2 <X> T_18_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 176)  (956 176)  routing T_18_11.lc_trk_g3_2 <X> T_18_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 176)  (957 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 176)  (959 176)  routing T_18_11.lc_trk_g2_7 <X> T_18_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 176)  (960 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 176)  (961 176)  routing T_18_11.lc_trk_g2_7 <X> T_18_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 176)  (963 176)  routing T_18_11.lc_trk_g0_6 <X> T_18_11.input_2_0
 (36 0)  (964 176)  (964 176)  LC_0 Logic Functioning bit
 (37 0)  (965 176)  (965 176)  LC_0 Logic Functioning bit
 (26 1)  (954 177)  (954 177)  routing T_18_11.lc_trk_g1_3 <X> T_18_11.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 177)  (955 177)  routing T_18_11.lc_trk_g1_3 <X> T_18_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 177)  (957 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 177)  (958 177)  routing T_18_11.lc_trk_g3_2 <X> T_18_11.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 177)  (959 177)  routing T_18_11.lc_trk_g2_7 <X> T_18_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 177)  (960 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (963 177)  (963 177)  routing T_18_11.lc_trk_g0_6 <X> T_18_11.input_2_0
 (38 1)  (966 177)  (966 177)  LC_0 Logic Functioning bit
 (39 1)  (967 177)  (967 177)  LC_0 Logic Functioning bit
 (21 2)  (949 178)  (949 178)  routing T_18_11.bnr_op_7 <X> T_18_11.lc_trk_g0_7
 (22 2)  (950 178)  (950 178)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (26 2)  (954 178)  (954 178)  routing T_18_11.lc_trk_g0_7 <X> T_18_11.wire_logic_cluster/lc_1/in_0
 (27 2)  (955 178)  (955 178)  routing T_18_11.lc_trk_g3_1 <X> T_18_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 178)  (956 178)  routing T_18_11.lc_trk_g3_1 <X> T_18_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 178)  (957 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 178)  (959 178)  routing T_18_11.lc_trk_g3_5 <X> T_18_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 178)  (960 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 178)  (961 178)  routing T_18_11.lc_trk_g3_5 <X> T_18_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 178)  (962 178)  routing T_18_11.lc_trk_g3_5 <X> T_18_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 178)  (964 178)  LC_1 Logic Functioning bit
 (39 2)  (967 178)  (967 178)  LC_1 Logic Functioning bit
 (40 2)  (968 178)  (968 178)  LC_1 Logic Functioning bit
 (43 2)  (971 178)  (971 178)  LC_1 Logic Functioning bit
 (21 3)  (949 179)  (949 179)  routing T_18_11.bnr_op_7 <X> T_18_11.lc_trk_g0_7
 (22 3)  (950 179)  (950 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (951 179)  (951 179)  routing T_18_11.sp4_v_b_22 <X> T_18_11.lc_trk_g0_6
 (24 3)  (952 179)  (952 179)  routing T_18_11.sp4_v_b_22 <X> T_18_11.lc_trk_g0_6
 (26 3)  (954 179)  (954 179)  routing T_18_11.lc_trk_g0_7 <X> T_18_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 179)  (957 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (960 179)  (960 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (961 179)  (961 179)  routing T_18_11.lc_trk_g2_3 <X> T_18_11.input_2_1
 (35 3)  (963 179)  (963 179)  routing T_18_11.lc_trk_g2_3 <X> T_18_11.input_2_1
 (38 3)  (966 179)  (966 179)  LC_1 Logic Functioning bit
 (39 3)  (967 179)  (967 179)  LC_1 Logic Functioning bit
 (42 3)  (970 179)  (970 179)  LC_1 Logic Functioning bit
 (43 3)  (971 179)  (971 179)  LC_1 Logic Functioning bit
 (6 4)  (934 180)  (934 180)  routing T_18_11.sp4_h_r_10 <X> T_18_11.sp4_v_b_3
 (15 4)  (943 180)  (943 180)  routing T_18_11.top_op_1 <X> T_18_11.lc_trk_g1_1
 (17 4)  (945 180)  (945 180)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (949 180)  (949 180)  routing T_18_11.bnr_op_3 <X> T_18_11.lc_trk_g1_3
 (22 4)  (950 180)  (950 180)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (25 4)  (953 180)  (953 180)  routing T_18_11.sp4_h_r_10 <X> T_18_11.lc_trk_g1_2
 (26 4)  (954 180)  (954 180)  routing T_18_11.lc_trk_g3_7 <X> T_18_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 180)  (955 180)  routing T_18_11.lc_trk_g1_4 <X> T_18_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 180)  (957 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 180)  (958 180)  routing T_18_11.lc_trk_g1_4 <X> T_18_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 180)  (960 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 180)  (962 180)  routing T_18_11.lc_trk_g1_2 <X> T_18_11.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 180)  (963 180)  routing T_18_11.lc_trk_g2_6 <X> T_18_11.input_2_2
 (37 4)  (965 180)  (965 180)  LC_2 Logic Functioning bit
 (38 4)  (966 180)  (966 180)  LC_2 Logic Functioning bit
 (40 4)  (968 180)  (968 180)  LC_2 Logic Functioning bit
 (41 4)  (969 180)  (969 180)  LC_2 Logic Functioning bit
 (18 5)  (946 181)  (946 181)  routing T_18_11.top_op_1 <X> T_18_11.lc_trk_g1_1
 (21 5)  (949 181)  (949 181)  routing T_18_11.bnr_op_3 <X> T_18_11.lc_trk_g1_3
 (22 5)  (950 181)  (950 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (951 181)  (951 181)  routing T_18_11.sp4_h_r_10 <X> T_18_11.lc_trk_g1_2
 (24 5)  (952 181)  (952 181)  routing T_18_11.sp4_h_r_10 <X> T_18_11.lc_trk_g1_2
 (26 5)  (954 181)  (954 181)  routing T_18_11.lc_trk_g3_7 <X> T_18_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 181)  (955 181)  routing T_18_11.lc_trk_g3_7 <X> T_18_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 181)  (956 181)  routing T_18_11.lc_trk_g3_7 <X> T_18_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 181)  (957 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 181)  (959 181)  routing T_18_11.lc_trk_g1_2 <X> T_18_11.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 181)  (960 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (961 181)  (961 181)  routing T_18_11.lc_trk_g2_6 <X> T_18_11.input_2_2
 (35 5)  (963 181)  (963 181)  routing T_18_11.lc_trk_g2_6 <X> T_18_11.input_2_2
 (37 5)  (965 181)  (965 181)  LC_2 Logic Functioning bit
 (38 5)  (966 181)  (966 181)  LC_2 Logic Functioning bit
 (42 5)  (970 181)  (970 181)  LC_2 Logic Functioning bit
 (43 5)  (971 181)  (971 181)  LC_2 Logic Functioning bit
 (14 6)  (942 182)  (942 182)  routing T_18_11.sp4_h_l_1 <X> T_18_11.lc_trk_g1_4
 (21 6)  (949 182)  (949 182)  routing T_18_11.wire_logic_cluster/lc_7/out <X> T_18_11.lc_trk_g1_7
 (22 6)  (950 182)  (950 182)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (954 182)  (954 182)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 182)  (955 182)  routing T_18_11.lc_trk_g3_1 <X> T_18_11.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 182)  (956 182)  routing T_18_11.lc_trk_g3_1 <X> T_18_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 182)  (957 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 182)  (960 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 182)  (961 182)  routing T_18_11.lc_trk_g3_3 <X> T_18_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 182)  (962 182)  routing T_18_11.lc_trk_g3_3 <X> T_18_11.wire_logic_cluster/lc_3/in_3
 (37 6)  (965 182)  (965 182)  LC_3 Logic Functioning bit
 (38 6)  (966 182)  (966 182)  LC_3 Logic Functioning bit
 (41 6)  (969 182)  (969 182)  LC_3 Logic Functioning bit
 (42 6)  (970 182)  (970 182)  LC_3 Logic Functioning bit
 (50 6)  (978 182)  (978 182)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (943 183)  (943 183)  routing T_18_11.sp4_h_l_1 <X> T_18_11.lc_trk_g1_4
 (16 7)  (944 183)  (944 183)  routing T_18_11.sp4_h_l_1 <X> T_18_11.lc_trk_g1_4
 (17 7)  (945 183)  (945 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (26 7)  (954 183)  (954 183)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 183)  (955 183)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 183)  (956 183)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 183)  (957 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 183)  (959 183)  routing T_18_11.lc_trk_g3_3 <X> T_18_11.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 183)  (964 183)  LC_3 Logic Functioning bit
 (40 7)  (968 183)  (968 183)  LC_3 Logic Functioning bit
 (41 7)  (969 183)  (969 183)  LC_3 Logic Functioning bit
 (43 7)  (971 183)  (971 183)  LC_3 Logic Functioning bit
 (4 8)  (932 184)  (932 184)  routing T_18_11.sp4_h_l_43 <X> T_18_11.sp4_v_b_6
 (14 8)  (942 184)  (942 184)  routing T_18_11.wire_logic_cluster/lc_0/out <X> T_18_11.lc_trk_g2_0
 (17 8)  (945 184)  (945 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (949 184)  (949 184)  routing T_18_11.rgt_op_3 <X> T_18_11.lc_trk_g2_3
 (22 8)  (950 184)  (950 184)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (952 184)  (952 184)  routing T_18_11.rgt_op_3 <X> T_18_11.lc_trk_g2_3
 (26 8)  (954 184)  (954 184)  routing T_18_11.lc_trk_g1_7 <X> T_18_11.wire_logic_cluster/lc_4/in_0
 (28 8)  (956 184)  (956 184)  routing T_18_11.lc_trk_g2_1 <X> T_18_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 184)  (957 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 184)  (959 184)  routing T_18_11.lc_trk_g0_7 <X> T_18_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 184)  (960 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (38 8)  (966 184)  (966 184)  LC_4 Logic Functioning bit
 (39 8)  (967 184)  (967 184)  LC_4 Logic Functioning bit
 (42 8)  (970 184)  (970 184)  LC_4 Logic Functioning bit
 (43 8)  (971 184)  (971 184)  LC_4 Logic Functioning bit
 (50 8)  (978 184)  (978 184)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (933 185)  (933 185)  routing T_18_11.sp4_h_l_43 <X> T_18_11.sp4_v_b_6
 (10 9)  (938 185)  (938 185)  routing T_18_11.sp4_h_r_2 <X> T_18_11.sp4_v_b_7
 (17 9)  (945 185)  (945 185)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (946 185)  (946 185)  routing T_18_11.sp4_r_v_b_33 <X> T_18_11.lc_trk_g2_1
 (26 9)  (954 185)  (954 185)  routing T_18_11.lc_trk_g1_7 <X> T_18_11.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 185)  (955 185)  routing T_18_11.lc_trk_g1_7 <X> T_18_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 185)  (957 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 185)  (959 185)  routing T_18_11.lc_trk_g0_7 <X> T_18_11.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 185)  (964 185)  LC_4 Logic Functioning bit
 (37 9)  (965 185)  (965 185)  LC_4 Logic Functioning bit
 (40 9)  (968 185)  (968 185)  LC_4 Logic Functioning bit
 (41 9)  (969 185)  (969 185)  LC_4 Logic Functioning bit
 (21 10)  (949 186)  (949 186)  routing T_18_11.rgt_op_7 <X> T_18_11.lc_trk_g2_7
 (22 10)  (950 186)  (950 186)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (952 186)  (952 186)  routing T_18_11.rgt_op_7 <X> T_18_11.lc_trk_g2_7
 (26 10)  (954 186)  (954 186)  routing T_18_11.lc_trk_g3_4 <X> T_18_11.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 186)  (955 186)  routing T_18_11.lc_trk_g1_1 <X> T_18_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 186)  (957 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 186)  (960 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 186)  (961 186)  routing T_18_11.lc_trk_g2_0 <X> T_18_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 186)  (964 186)  LC_5 Logic Functioning bit
 (37 10)  (965 186)  (965 186)  LC_5 Logic Functioning bit
 (38 10)  (966 186)  (966 186)  LC_5 Logic Functioning bit
 (39 10)  (967 186)  (967 186)  LC_5 Logic Functioning bit
 (40 10)  (968 186)  (968 186)  LC_5 Logic Functioning bit
 (41 10)  (969 186)  (969 186)  LC_5 Logic Functioning bit
 (42 10)  (970 186)  (970 186)  LC_5 Logic Functioning bit
 (50 10)  (978 186)  (978 186)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (932 187)  (932 187)  routing T_18_11.sp4_h_r_10 <X> T_18_11.sp4_h_l_43
 (6 11)  (934 187)  (934 187)  routing T_18_11.sp4_h_r_10 <X> T_18_11.sp4_h_l_43
 (22 11)  (950 187)  (950 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (955 187)  (955 187)  routing T_18_11.lc_trk_g3_4 <X> T_18_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 187)  (956 187)  routing T_18_11.lc_trk_g3_4 <X> T_18_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 187)  (957 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (964 187)  (964 187)  LC_5 Logic Functioning bit
 (37 11)  (965 187)  (965 187)  LC_5 Logic Functioning bit
 (38 11)  (966 187)  (966 187)  LC_5 Logic Functioning bit
 (39 11)  (967 187)  (967 187)  LC_5 Logic Functioning bit
 (16 12)  (944 188)  (944 188)  routing T_18_11.sp4_v_b_33 <X> T_18_11.lc_trk_g3_1
 (17 12)  (945 188)  (945 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (946 188)  (946 188)  routing T_18_11.sp4_v_b_33 <X> T_18_11.lc_trk_g3_1
 (22 12)  (950 188)  (950 188)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (952 188)  (952 188)  routing T_18_11.tnr_op_3 <X> T_18_11.lc_trk_g3_3
 (25 12)  (953 188)  (953 188)  routing T_18_11.sp4_v_t_23 <X> T_18_11.lc_trk_g3_2
 (8 13)  (936 189)  (936 189)  routing T_18_11.sp4_h_r_10 <X> T_18_11.sp4_v_b_10
 (15 13)  (943 189)  (943 189)  routing T_18_11.tnr_op_0 <X> T_18_11.lc_trk_g3_0
 (17 13)  (945 189)  (945 189)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (18 13)  (946 189)  (946 189)  routing T_18_11.sp4_v_b_33 <X> T_18_11.lc_trk_g3_1
 (22 13)  (950 189)  (950 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (951 189)  (951 189)  routing T_18_11.sp4_v_t_23 <X> T_18_11.lc_trk_g3_2
 (25 13)  (953 189)  (953 189)  routing T_18_11.sp4_v_t_23 <X> T_18_11.lc_trk_g3_2
 (12 14)  (940 190)  (940 190)  routing T_18_11.sp4_h_r_8 <X> T_18_11.sp4_h_l_46
 (14 14)  (942 190)  (942 190)  routing T_18_11.sp4_v_t_17 <X> T_18_11.lc_trk_g3_4
 (17 14)  (945 190)  (945 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (950 190)  (950 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (951 190)  (951 190)  routing T_18_11.sp4_v_b_47 <X> T_18_11.lc_trk_g3_7
 (24 14)  (952 190)  (952 190)  routing T_18_11.sp4_v_b_47 <X> T_18_11.lc_trk_g3_7
 (26 14)  (954 190)  (954 190)  routing T_18_11.lc_trk_g1_4 <X> T_18_11.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 190)  (955 190)  routing T_18_11.lc_trk_g3_5 <X> T_18_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 190)  (956 190)  routing T_18_11.lc_trk_g3_5 <X> T_18_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 190)  (957 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 190)  (958 190)  routing T_18_11.lc_trk_g3_5 <X> T_18_11.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 190)  (959 190)  routing T_18_11.lc_trk_g2_6 <X> T_18_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 190)  (960 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 190)  (961 190)  routing T_18_11.lc_trk_g2_6 <X> T_18_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 190)  (964 190)  LC_7 Logic Functioning bit
 (40 14)  (968 190)  (968 190)  LC_7 Logic Functioning bit
 (41 14)  (969 190)  (969 190)  LC_7 Logic Functioning bit
 (43 14)  (971 190)  (971 190)  LC_7 Logic Functioning bit
 (13 15)  (941 191)  (941 191)  routing T_18_11.sp4_h_r_8 <X> T_18_11.sp4_h_l_46
 (16 15)  (944 191)  (944 191)  routing T_18_11.sp4_v_t_17 <X> T_18_11.lc_trk_g3_4
 (17 15)  (945 191)  (945 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (22 15)  (950 191)  (950 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (953 191)  (953 191)  routing T_18_11.sp4_r_v_b_46 <X> T_18_11.lc_trk_g3_6
 (27 15)  (955 191)  (955 191)  routing T_18_11.lc_trk_g1_4 <X> T_18_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 191)  (957 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 191)  (959 191)  routing T_18_11.lc_trk_g2_6 <X> T_18_11.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 191)  (960 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (961 191)  (961 191)  routing T_18_11.lc_trk_g3_0 <X> T_18_11.input_2_7
 (34 15)  (962 191)  (962 191)  routing T_18_11.lc_trk_g3_0 <X> T_18_11.input_2_7
 (38 15)  (966 191)  (966 191)  LC_7 Logic Functioning bit
 (41 15)  (969 191)  (969 191)  LC_7 Logic Functioning bit
 (42 15)  (970 191)  (970 191)  LC_7 Logic Functioning bit


LogicTile_19_11

 (17 0)  (999 176)  (999 176)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (1000 176)  (1000 176)  routing T_19_11.bnr_op_1 <X> T_19_11.lc_trk_g0_1
 (22 0)  (1004 176)  (1004 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (1005 176)  (1005 176)  routing T_19_11.sp4_h_r_3 <X> T_19_11.lc_trk_g0_3
 (24 0)  (1006 176)  (1006 176)  routing T_19_11.sp4_h_r_3 <X> T_19_11.lc_trk_g0_3
 (26 0)  (1008 176)  (1008 176)  routing T_19_11.lc_trk_g3_5 <X> T_19_11.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 176)  (1009 176)  routing T_19_11.lc_trk_g1_4 <X> T_19_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 176)  (1011 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 176)  (1012 176)  routing T_19_11.lc_trk_g1_4 <X> T_19_11.wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 176)  (1013 176)  routing T_19_11.lc_trk_g1_6 <X> T_19_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 176)  (1014 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 176)  (1016 176)  routing T_19_11.lc_trk_g1_6 <X> T_19_11.wire_logic_cluster/lc_0/in_3
 (37 0)  (1019 176)  (1019 176)  LC_0 Logic Functioning bit
 (14 1)  (996 177)  (996 177)  routing T_19_11.sp4_r_v_b_35 <X> T_19_11.lc_trk_g0_0
 (17 1)  (999 177)  (999 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (1000 177)  (1000 177)  routing T_19_11.bnr_op_1 <X> T_19_11.lc_trk_g0_1
 (21 1)  (1003 177)  (1003 177)  routing T_19_11.sp4_h_r_3 <X> T_19_11.lc_trk_g0_3
 (22 1)  (1004 177)  (1004 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1005 177)  (1005 177)  routing T_19_11.sp4_h_r_2 <X> T_19_11.lc_trk_g0_2
 (24 1)  (1006 177)  (1006 177)  routing T_19_11.sp4_h_r_2 <X> T_19_11.lc_trk_g0_2
 (25 1)  (1007 177)  (1007 177)  routing T_19_11.sp4_h_r_2 <X> T_19_11.lc_trk_g0_2
 (27 1)  (1009 177)  (1009 177)  routing T_19_11.lc_trk_g3_5 <X> T_19_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 177)  (1010 177)  routing T_19_11.lc_trk_g3_5 <X> T_19_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 177)  (1011 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 177)  (1013 177)  routing T_19_11.lc_trk_g1_6 <X> T_19_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 177)  (1014 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (1016 177)  (1016 177)  routing T_19_11.lc_trk_g1_3 <X> T_19_11.input_2_0
 (35 1)  (1017 177)  (1017 177)  routing T_19_11.lc_trk_g1_3 <X> T_19_11.input_2_0
 (36 1)  (1018 177)  (1018 177)  LC_0 Logic Functioning bit
 (37 1)  (1019 177)  (1019 177)  LC_0 Logic Functioning bit
 (38 1)  (1020 177)  (1020 177)  LC_0 Logic Functioning bit
 (39 1)  (1021 177)  (1021 177)  LC_0 Logic Functioning bit
 (41 1)  (1023 177)  (1023 177)  LC_0 Logic Functioning bit
 (42 1)  (1024 177)  (1024 177)  LC_0 Logic Functioning bit
 (43 1)  (1025 177)  (1025 177)  LC_0 Logic Functioning bit
 (29 2)  (1011 178)  (1011 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 178)  (1014 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (1019 178)  (1019 178)  LC_1 Logic Functioning bit
 (40 2)  (1022 178)  (1022 178)  LC_1 Logic Functioning bit
 (41 2)  (1023 178)  (1023 178)  LC_1 Logic Functioning bit
 (43 2)  (1025 178)  (1025 178)  LC_1 Logic Functioning bit
 (28 3)  (1010 179)  (1010 179)  routing T_19_11.lc_trk_g2_1 <X> T_19_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 179)  (1011 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 179)  (1013 179)  routing T_19_11.lc_trk_g0_2 <X> T_19_11.wire_logic_cluster/lc_1/in_3
 (32 3)  (1014 179)  (1014 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (37 3)  (1019 179)  (1019 179)  LC_1 Logic Functioning bit
 (38 3)  (1020 179)  (1020 179)  LC_1 Logic Functioning bit
 (39 3)  (1021 179)  (1021 179)  LC_1 Logic Functioning bit
 (43 3)  (1025 179)  (1025 179)  LC_1 Logic Functioning bit
 (17 4)  (999 180)  (999 180)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (1000 180)  (1000 180)  routing T_19_11.bnr_op_1 <X> T_19_11.lc_trk_g1_1
 (22 4)  (1004 180)  (1004 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1005 180)  (1005 180)  routing T_19_11.sp4_v_b_19 <X> T_19_11.lc_trk_g1_3
 (24 4)  (1006 180)  (1006 180)  routing T_19_11.sp4_v_b_19 <X> T_19_11.lc_trk_g1_3
 (29 4)  (1011 180)  (1011 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 180)  (1014 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 180)  (1015 180)  routing T_19_11.lc_trk_g2_1 <X> T_19_11.wire_logic_cluster/lc_2/in_3
 (35 4)  (1017 180)  (1017 180)  routing T_19_11.lc_trk_g3_5 <X> T_19_11.input_2_2
 (40 4)  (1022 180)  (1022 180)  LC_2 Logic Functioning bit
 (18 5)  (1000 181)  (1000 181)  routing T_19_11.bnr_op_1 <X> T_19_11.lc_trk_g1_1
 (22 5)  (1004 181)  (1004 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (1005 181)  (1005 181)  routing T_19_11.sp4_h_r_2 <X> T_19_11.lc_trk_g1_2
 (24 5)  (1006 181)  (1006 181)  routing T_19_11.sp4_h_r_2 <X> T_19_11.lc_trk_g1_2
 (25 5)  (1007 181)  (1007 181)  routing T_19_11.sp4_h_r_2 <X> T_19_11.lc_trk_g1_2
 (29 5)  (1011 181)  (1011 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (1014 181)  (1014 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (1015 181)  (1015 181)  routing T_19_11.lc_trk_g3_5 <X> T_19_11.input_2_2
 (34 5)  (1016 181)  (1016 181)  routing T_19_11.lc_trk_g3_5 <X> T_19_11.input_2_2
 (41 5)  (1023 181)  (1023 181)  LC_2 Logic Functioning bit
 (42 5)  (1024 181)  (1024 181)  LC_2 Logic Functioning bit
 (43 5)  (1025 181)  (1025 181)  LC_2 Logic Functioning bit
 (14 6)  (996 182)  (996 182)  routing T_19_11.wire_logic_cluster/lc_4/out <X> T_19_11.lc_trk_g1_4
 (22 6)  (1004 182)  (1004 182)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1006 182)  (1006 182)  routing T_19_11.bot_op_7 <X> T_19_11.lc_trk_g1_7
 (25 6)  (1007 182)  (1007 182)  routing T_19_11.bnr_op_6 <X> T_19_11.lc_trk_g1_6
 (29 6)  (1011 182)  (1011 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 182)  (1014 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 182)  (1016 182)  routing T_19_11.lc_trk_g1_1 <X> T_19_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 182)  (1018 182)  LC_3 Logic Functioning bit
 (39 6)  (1021 182)  (1021 182)  LC_3 Logic Functioning bit
 (42 6)  (1024 182)  (1024 182)  LC_3 Logic Functioning bit
 (43 6)  (1025 182)  (1025 182)  LC_3 Logic Functioning bit
 (17 7)  (999 183)  (999 183)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (1004 183)  (1004 183)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (1007 183)  (1007 183)  routing T_19_11.bnr_op_6 <X> T_19_11.lc_trk_g1_6
 (28 7)  (1010 183)  (1010 183)  routing T_19_11.lc_trk_g2_1 <X> T_19_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 183)  (1011 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 183)  (1012 183)  routing T_19_11.lc_trk_g0_2 <X> T_19_11.wire_logic_cluster/lc_3/in_1
 (32 7)  (1014 183)  (1014 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (1015 183)  (1015 183)  routing T_19_11.lc_trk_g2_3 <X> T_19_11.input_2_3
 (35 7)  (1017 183)  (1017 183)  routing T_19_11.lc_trk_g2_3 <X> T_19_11.input_2_3
 (36 7)  (1018 183)  (1018 183)  LC_3 Logic Functioning bit
 (39 7)  (1021 183)  (1021 183)  LC_3 Logic Functioning bit
 (40 7)  (1022 183)  (1022 183)  LC_3 Logic Functioning bit
 (41 7)  (1023 183)  (1023 183)  LC_3 Logic Functioning bit
 (14 8)  (996 184)  (996 184)  routing T_19_11.wire_logic_cluster/lc_0/out <X> T_19_11.lc_trk_g2_0
 (15 8)  (997 184)  (997 184)  routing T_19_11.rgt_op_1 <X> T_19_11.lc_trk_g2_1
 (17 8)  (999 184)  (999 184)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1000 184)  (1000 184)  routing T_19_11.rgt_op_1 <X> T_19_11.lc_trk_g2_1
 (22 8)  (1004 184)  (1004 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (29 8)  (1011 184)  (1011 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 184)  (1014 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 184)  (1016 184)  routing T_19_11.lc_trk_g1_2 <X> T_19_11.wire_logic_cluster/lc_4/in_3
 (37 8)  (1019 184)  (1019 184)  LC_4 Logic Functioning bit
 (38 8)  (1020 184)  (1020 184)  LC_4 Logic Functioning bit
 (40 8)  (1022 184)  (1022 184)  LC_4 Logic Functioning bit
 (43 8)  (1025 184)  (1025 184)  LC_4 Logic Functioning bit
 (10 9)  (992 185)  (992 185)  routing T_19_11.sp4_h_r_2 <X> T_19_11.sp4_v_b_7
 (17 9)  (999 185)  (999 185)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (1003 185)  (1003 185)  routing T_19_11.sp4_r_v_b_35 <X> T_19_11.lc_trk_g2_3
 (27 9)  (1009 185)  (1009 185)  routing T_19_11.lc_trk_g3_1 <X> T_19_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 185)  (1010 185)  routing T_19_11.lc_trk_g3_1 <X> T_19_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 185)  (1011 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 185)  (1013 185)  routing T_19_11.lc_trk_g1_2 <X> T_19_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 185)  (1014 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (38 9)  (1020 185)  (1020 185)  LC_4 Logic Functioning bit
 (39 9)  (1021 185)  (1021 185)  LC_4 Logic Functioning bit
 (42 9)  (1024 185)  (1024 185)  LC_4 Logic Functioning bit
 (43 9)  (1025 185)  (1025 185)  LC_4 Logic Functioning bit
 (48 9)  (1030 185)  (1030 185)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (11 10)  (993 186)  (993 186)  routing T_19_11.sp4_h_r_2 <X> T_19_11.sp4_v_t_45
 (13 10)  (995 186)  (995 186)  routing T_19_11.sp4_h_r_2 <X> T_19_11.sp4_v_t_45
 (31 10)  (1013 186)  (1013 186)  routing T_19_11.lc_trk_g3_5 <X> T_19_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 186)  (1014 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 186)  (1015 186)  routing T_19_11.lc_trk_g3_5 <X> T_19_11.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 186)  (1016 186)  routing T_19_11.lc_trk_g3_5 <X> T_19_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 186)  (1018 186)  LC_5 Logic Functioning bit
 (37 10)  (1019 186)  (1019 186)  LC_5 Logic Functioning bit
 (50 10)  (1032 186)  (1032 186)  Cascade bit: LH_LC05_inmux02_5

 (12 11)  (994 187)  (994 187)  routing T_19_11.sp4_h_r_2 <X> T_19_11.sp4_v_t_45
 (13 11)  (995 187)  (995 187)  routing T_19_11.sp4_v_b_3 <X> T_19_11.sp4_h_l_45
 (36 11)  (1018 187)  (1018 187)  LC_5 Logic Functioning bit
 (37 11)  (1019 187)  (1019 187)  LC_5 Logic Functioning bit
 (14 12)  (996 188)  (996 188)  routing T_19_11.rgt_op_0 <X> T_19_11.lc_trk_g3_0
 (15 12)  (997 188)  (997 188)  routing T_19_11.rgt_op_1 <X> T_19_11.lc_trk_g3_1
 (17 12)  (999 188)  (999 188)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1000 188)  (1000 188)  routing T_19_11.rgt_op_1 <X> T_19_11.lc_trk_g3_1
 (27 12)  (1009 188)  (1009 188)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 188)  (1010 188)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 188)  (1011 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 188)  (1012 188)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 188)  (1014 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 188)  (1015 188)  routing T_19_11.lc_trk_g3_0 <X> T_19_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 188)  (1016 188)  routing T_19_11.lc_trk_g3_0 <X> T_19_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 188)  (1018 188)  LC_6 Logic Functioning bit
 (37 12)  (1019 188)  (1019 188)  LC_6 Logic Functioning bit
 (38 12)  (1020 188)  (1020 188)  LC_6 Logic Functioning bit
 (39 12)  (1021 188)  (1021 188)  LC_6 Logic Functioning bit
 (42 12)  (1024 188)  (1024 188)  LC_6 Logic Functioning bit
 (43 12)  (1025 188)  (1025 188)  LC_6 Logic Functioning bit
 (50 12)  (1032 188)  (1032 188)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (997 189)  (997 189)  routing T_19_11.rgt_op_0 <X> T_19_11.lc_trk_g3_0
 (17 13)  (999 189)  (999 189)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (26 13)  (1008 189)  (1008 189)  routing T_19_11.lc_trk_g1_3 <X> T_19_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 189)  (1009 189)  routing T_19_11.lc_trk_g1_3 <X> T_19_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 189)  (1011 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 189)  (1012 189)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_6/in_1
 (40 13)  (1022 189)  (1022 189)  LC_6 Logic Functioning bit
 (41 13)  (1023 189)  (1023 189)  LC_6 Logic Functioning bit
 (17 14)  (999 190)  (999 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (1007 190)  (1007 190)  routing T_19_11.rgt_op_6 <X> T_19_11.lc_trk_g3_6
 (27 14)  (1009 190)  (1009 190)  routing T_19_11.lc_trk_g1_7 <X> T_19_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 190)  (1011 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 190)  (1012 190)  routing T_19_11.lc_trk_g1_7 <X> T_19_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 190)  (1014 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 190)  (1015 190)  routing T_19_11.lc_trk_g2_0 <X> T_19_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 190)  (1018 190)  LC_7 Logic Functioning bit
 (41 14)  (1023 190)  (1023 190)  LC_7 Logic Functioning bit
 (50 14)  (1032 190)  (1032 190)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (1004 191)  (1004 191)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (1006 191)  (1006 191)  routing T_19_11.rgt_op_6 <X> T_19_11.lc_trk_g3_6
 (26 15)  (1008 191)  (1008 191)  routing T_19_11.lc_trk_g0_3 <X> T_19_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 191)  (1011 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 191)  (1012 191)  routing T_19_11.lc_trk_g1_7 <X> T_19_11.wire_logic_cluster/lc_7/in_1
 (39 15)  (1021 191)  (1021 191)  LC_7 Logic Functioning bit
 (42 15)  (1024 191)  (1024 191)  LC_7 Logic Functioning bit


LogicTile_20_11

 (8 0)  (1044 176)  (1044 176)  routing T_20_11.sp4_v_b_1 <X> T_20_11.sp4_h_r_1
 (9 0)  (1045 176)  (1045 176)  routing T_20_11.sp4_v_b_1 <X> T_20_11.sp4_h_r_1
 (15 0)  (1051 176)  (1051 176)  routing T_20_11.bot_op_1 <X> T_20_11.lc_trk_g0_1
 (17 0)  (1053 176)  (1053 176)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (26 0)  (1062 176)  (1062 176)  routing T_20_11.lc_trk_g0_6 <X> T_20_11.wire_logic_cluster/lc_0/in_0
 (28 0)  (1064 176)  (1064 176)  routing T_20_11.lc_trk_g2_5 <X> T_20_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 176)  (1065 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 176)  (1066 176)  routing T_20_11.lc_trk_g2_5 <X> T_20_11.wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 176)  (1068 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 176)  (1069 176)  routing T_20_11.lc_trk_g2_1 <X> T_20_11.wire_logic_cluster/lc_0/in_3
 (37 0)  (1073 176)  (1073 176)  LC_0 Logic Functioning bit
 (39 0)  (1075 176)  (1075 176)  LC_0 Logic Functioning bit
 (26 1)  (1062 177)  (1062 177)  routing T_20_11.lc_trk_g0_6 <X> T_20_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 177)  (1065 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (41 1)  (1077 177)  (1077 177)  LC_0 Logic Functioning bit
 (43 1)  (1079 177)  (1079 177)  LC_0 Logic Functioning bit
 (21 2)  (1057 178)  (1057 178)  routing T_20_11.sp4_v_b_15 <X> T_20_11.lc_trk_g0_7
 (22 2)  (1058 178)  (1058 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1059 178)  (1059 178)  routing T_20_11.sp4_v_b_15 <X> T_20_11.lc_trk_g0_7
 (28 2)  (1064 178)  (1064 178)  routing T_20_11.lc_trk_g2_2 <X> T_20_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 178)  (1065 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 178)  (1067 178)  routing T_20_11.lc_trk_g2_4 <X> T_20_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 178)  (1068 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 178)  (1069 178)  routing T_20_11.lc_trk_g2_4 <X> T_20_11.wire_logic_cluster/lc_1/in_3
 (48 2)  (1084 178)  (1084 178)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (21 3)  (1057 179)  (1057 179)  routing T_20_11.sp4_v_b_15 <X> T_20_11.lc_trk_g0_7
 (22 3)  (1058 179)  (1058 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1061 179)  (1061 179)  routing T_20_11.sp4_r_v_b_30 <X> T_20_11.lc_trk_g0_6
 (27 3)  (1063 179)  (1063 179)  routing T_20_11.lc_trk_g1_0 <X> T_20_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 179)  (1065 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 179)  (1066 179)  routing T_20_11.lc_trk_g2_2 <X> T_20_11.wire_logic_cluster/lc_1/in_1
 (37 3)  (1073 179)  (1073 179)  LC_1 Logic Functioning bit
 (39 3)  (1075 179)  (1075 179)  LC_1 Logic Functioning bit
 (40 3)  (1076 179)  (1076 179)  LC_1 Logic Functioning bit
 (41 3)  (1077 179)  (1077 179)  LC_1 Logic Functioning bit
 (42 3)  (1078 179)  (1078 179)  LC_1 Logic Functioning bit
 (43 3)  (1079 179)  (1079 179)  LC_1 Logic Functioning bit
 (47 3)  (1083 179)  (1083 179)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (1084 179)  (1084 179)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (1050 180)  (1050 180)  routing T_20_11.sp4_h_l_5 <X> T_20_11.lc_trk_g1_0
 (15 4)  (1051 180)  (1051 180)  routing T_20_11.bot_op_1 <X> T_20_11.lc_trk_g1_1
 (17 4)  (1053 180)  (1053 180)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (26 4)  (1062 180)  (1062 180)  routing T_20_11.lc_trk_g2_4 <X> T_20_11.wire_logic_cluster/lc_2/in_0
 (29 4)  (1065 180)  (1065 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 180)  (1068 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 180)  (1069 180)  routing T_20_11.lc_trk_g3_2 <X> T_20_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 180)  (1070 180)  routing T_20_11.lc_trk_g3_2 <X> T_20_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 180)  (1072 180)  LC_2 Logic Functioning bit
 (38 4)  (1074 180)  (1074 180)  LC_2 Logic Functioning bit
 (39 4)  (1075 180)  (1075 180)  LC_2 Logic Functioning bit
 (42 4)  (1078 180)  (1078 180)  LC_2 Logic Functioning bit
 (50 4)  (1086 180)  (1086 180)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (1050 181)  (1050 181)  routing T_20_11.sp4_h_l_5 <X> T_20_11.lc_trk_g1_0
 (15 5)  (1051 181)  (1051 181)  routing T_20_11.sp4_h_l_5 <X> T_20_11.lc_trk_g1_0
 (16 5)  (1052 181)  (1052 181)  routing T_20_11.sp4_h_l_5 <X> T_20_11.lc_trk_g1_0
 (17 5)  (1053 181)  (1053 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (28 5)  (1064 181)  (1064 181)  routing T_20_11.lc_trk_g2_4 <X> T_20_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 181)  (1065 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 181)  (1067 181)  routing T_20_11.lc_trk_g3_2 <X> T_20_11.wire_logic_cluster/lc_2/in_3
 (37 5)  (1073 181)  (1073 181)  LC_2 Logic Functioning bit
 (40 5)  (1076 181)  (1076 181)  LC_2 Logic Functioning bit
 (41 5)  (1077 181)  (1077 181)  LC_2 Logic Functioning bit
 (43 5)  (1079 181)  (1079 181)  LC_2 Logic Functioning bit
 (28 6)  (1064 182)  (1064 182)  routing T_20_11.lc_trk_g2_2 <X> T_20_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 182)  (1065 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 182)  (1067 182)  routing T_20_11.lc_trk_g2_4 <X> T_20_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 182)  (1068 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 182)  (1069 182)  routing T_20_11.lc_trk_g2_4 <X> T_20_11.wire_logic_cluster/lc_3/in_3
 (35 6)  (1071 182)  (1071 182)  routing T_20_11.lc_trk_g0_7 <X> T_20_11.input_2_3
 (37 6)  (1073 182)  (1073 182)  LC_3 Logic Functioning bit
 (41 6)  (1077 182)  (1077 182)  LC_3 Logic Functioning bit
 (8 7)  (1044 183)  (1044 183)  routing T_20_11.sp4_v_b_1 <X> T_20_11.sp4_v_t_41
 (10 7)  (1046 183)  (1046 183)  routing T_20_11.sp4_v_b_1 <X> T_20_11.sp4_v_t_41
 (26 7)  (1062 183)  (1062 183)  routing T_20_11.lc_trk_g2_3 <X> T_20_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 183)  (1064 183)  routing T_20_11.lc_trk_g2_3 <X> T_20_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 183)  (1065 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 183)  (1066 183)  routing T_20_11.lc_trk_g2_2 <X> T_20_11.wire_logic_cluster/lc_3/in_1
 (32 7)  (1068 183)  (1068 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (1071 183)  (1071 183)  routing T_20_11.lc_trk_g0_7 <X> T_20_11.input_2_3
 (39 7)  (1075 183)  (1075 183)  LC_3 Logic Functioning bit
 (43 7)  (1079 183)  (1079 183)  LC_3 Logic Functioning bit
 (17 8)  (1053 184)  (1053 184)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1054 184)  (1054 184)  routing T_20_11.wire_logic_cluster/lc_1/out <X> T_20_11.lc_trk_g2_1
 (21 8)  (1057 184)  (1057 184)  routing T_20_11.sp4_v_t_22 <X> T_20_11.lc_trk_g2_3
 (22 8)  (1058 184)  (1058 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1059 184)  (1059 184)  routing T_20_11.sp4_v_t_22 <X> T_20_11.lc_trk_g2_3
 (28 8)  (1064 184)  (1064 184)  routing T_20_11.lc_trk_g2_3 <X> T_20_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 184)  (1065 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 184)  (1067 184)  routing T_20_11.lc_trk_g2_5 <X> T_20_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 184)  (1068 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 184)  (1069 184)  routing T_20_11.lc_trk_g2_5 <X> T_20_11.wire_logic_cluster/lc_4/in_3
 (37 8)  (1073 184)  (1073 184)  LC_4 Logic Functioning bit
 (39 8)  (1075 184)  (1075 184)  LC_4 Logic Functioning bit
 (41 8)  (1077 184)  (1077 184)  LC_4 Logic Functioning bit
 (43 8)  (1079 184)  (1079 184)  LC_4 Logic Functioning bit
 (21 9)  (1057 185)  (1057 185)  routing T_20_11.sp4_v_t_22 <X> T_20_11.lc_trk_g2_3
 (22 9)  (1058 185)  (1058 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1059 185)  (1059 185)  routing T_20_11.sp4_h_l_15 <X> T_20_11.lc_trk_g2_2
 (24 9)  (1060 185)  (1060 185)  routing T_20_11.sp4_h_l_15 <X> T_20_11.lc_trk_g2_2
 (25 9)  (1061 185)  (1061 185)  routing T_20_11.sp4_h_l_15 <X> T_20_11.lc_trk_g2_2
 (30 9)  (1066 185)  (1066 185)  routing T_20_11.lc_trk_g2_3 <X> T_20_11.wire_logic_cluster/lc_4/in_1
 (37 9)  (1073 185)  (1073 185)  LC_4 Logic Functioning bit
 (39 9)  (1075 185)  (1075 185)  LC_4 Logic Functioning bit
 (41 9)  (1077 185)  (1077 185)  LC_4 Logic Functioning bit
 (43 9)  (1079 185)  (1079 185)  LC_4 Logic Functioning bit
 (48 9)  (1084 185)  (1084 185)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (1050 186)  (1050 186)  routing T_20_11.rgt_op_4 <X> T_20_11.lc_trk_g2_4
 (15 10)  (1051 186)  (1051 186)  routing T_20_11.rgt_op_5 <X> T_20_11.lc_trk_g2_5
 (17 10)  (1053 186)  (1053 186)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (1054 186)  (1054 186)  routing T_20_11.rgt_op_5 <X> T_20_11.lc_trk_g2_5
 (28 10)  (1064 186)  (1064 186)  routing T_20_11.lc_trk_g2_2 <X> T_20_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 186)  (1065 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 186)  (1067 186)  routing T_20_11.lc_trk_g2_4 <X> T_20_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 186)  (1068 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 186)  (1069 186)  routing T_20_11.lc_trk_g2_4 <X> T_20_11.wire_logic_cluster/lc_5/in_3
 (40 10)  (1076 186)  (1076 186)  LC_5 Logic Functioning bit
 (41 10)  (1077 186)  (1077 186)  LC_5 Logic Functioning bit
 (42 10)  (1078 186)  (1078 186)  LC_5 Logic Functioning bit
 (43 10)  (1079 186)  (1079 186)  LC_5 Logic Functioning bit
 (15 11)  (1051 187)  (1051 187)  routing T_20_11.rgt_op_4 <X> T_20_11.lc_trk_g2_4
 (17 11)  (1053 187)  (1053 187)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (26 11)  (1062 187)  (1062 187)  routing T_20_11.lc_trk_g2_3 <X> T_20_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 187)  (1064 187)  routing T_20_11.lc_trk_g2_3 <X> T_20_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 187)  (1065 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 187)  (1066 187)  routing T_20_11.lc_trk_g2_2 <X> T_20_11.wire_logic_cluster/lc_5/in_1
 (36 11)  (1072 187)  (1072 187)  LC_5 Logic Functioning bit
 (37 11)  (1073 187)  (1073 187)  LC_5 Logic Functioning bit
 (38 11)  (1074 187)  (1074 187)  LC_5 Logic Functioning bit
 (39 11)  (1075 187)  (1075 187)  LC_5 Logic Functioning bit
 (25 12)  (1061 188)  (1061 188)  routing T_20_11.rgt_op_2 <X> T_20_11.lc_trk_g3_2
 (28 12)  (1064 188)  (1064 188)  routing T_20_11.lc_trk_g2_5 <X> T_20_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 188)  (1065 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 188)  (1066 188)  routing T_20_11.lc_trk_g2_5 <X> T_20_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 188)  (1068 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 188)  (1069 188)  routing T_20_11.lc_trk_g2_1 <X> T_20_11.wire_logic_cluster/lc_6/in_3
 (37 12)  (1073 188)  (1073 188)  LC_6 Logic Functioning bit
 (38 12)  (1074 188)  (1074 188)  LC_6 Logic Functioning bit
 (40 12)  (1076 188)  (1076 188)  LC_6 Logic Functioning bit
 (41 12)  (1077 188)  (1077 188)  LC_6 Logic Functioning bit
 (50 12)  (1086 188)  (1086 188)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (1058 189)  (1058 189)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (1060 189)  (1060 189)  routing T_20_11.rgt_op_2 <X> T_20_11.lc_trk_g3_2
 (27 13)  (1063 189)  (1063 189)  routing T_20_11.lc_trk_g1_1 <X> T_20_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 189)  (1065 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (37 13)  (1073 189)  (1073 189)  LC_6 Logic Functioning bit
 (38 13)  (1074 189)  (1074 189)  LC_6 Logic Functioning bit
 (42 13)  (1078 189)  (1078 189)  LC_6 Logic Functioning bit
 (43 13)  (1079 189)  (1079 189)  LC_6 Logic Functioning bit
 (29 14)  (1065 190)  (1065 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 190)  (1066 190)  routing T_20_11.lc_trk_g0_6 <X> T_20_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 190)  (1068 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 190)  (1070 190)  routing T_20_11.lc_trk_g1_1 <X> T_20_11.wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 190)  (1071 190)  routing T_20_11.lc_trk_g2_5 <X> T_20_11.input_2_7
 (37 14)  (1073 190)  (1073 190)  LC_7 Logic Functioning bit
 (38 14)  (1074 190)  (1074 190)  LC_7 Logic Functioning bit
 (40 14)  (1076 190)  (1076 190)  LC_7 Logic Functioning bit
 (41 14)  (1077 190)  (1077 190)  LC_7 Logic Functioning bit
 (47 14)  (1083 190)  (1083 190)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (28 15)  (1064 191)  (1064 191)  routing T_20_11.lc_trk_g2_1 <X> T_20_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 191)  (1065 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 191)  (1066 191)  routing T_20_11.lc_trk_g0_6 <X> T_20_11.wire_logic_cluster/lc_7/in_1
 (32 15)  (1068 191)  (1068 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (1069 191)  (1069 191)  routing T_20_11.lc_trk_g2_5 <X> T_20_11.input_2_7
 (37 15)  (1073 191)  (1073 191)  LC_7 Logic Functioning bit
 (38 15)  (1074 191)  (1074 191)  LC_7 Logic Functioning bit
 (42 15)  (1078 191)  (1078 191)  LC_7 Logic Functioning bit
 (43 15)  (1079 191)  (1079 191)  LC_7 Logic Functioning bit


LogicTile_21_11

 (6 0)  (1096 176)  (1096 176)  routing T_21_11.sp4_h_r_7 <X> T_21_11.sp4_v_b_0
 (14 0)  (1104 176)  (1104 176)  routing T_21_11.sp4_v_b_0 <X> T_21_11.lc_trk_g0_0
 (21 0)  (1111 176)  (1111 176)  routing T_21_11.bnr_op_3 <X> T_21_11.lc_trk_g0_3
 (22 0)  (1112 176)  (1112 176)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (29 0)  (1119 176)  (1119 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 176)  (1120 176)  routing T_21_11.lc_trk_g0_7 <X> T_21_11.wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 176)  (1121 176)  routing T_21_11.lc_trk_g3_4 <X> T_21_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 176)  (1122 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 176)  (1123 176)  routing T_21_11.lc_trk_g3_4 <X> T_21_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 176)  (1124 176)  routing T_21_11.lc_trk_g3_4 <X> T_21_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (1125 176)  (1125 176)  routing T_21_11.lc_trk_g2_6 <X> T_21_11.input_2_0
 (37 0)  (1127 176)  (1127 176)  LC_0 Logic Functioning bit
 (38 0)  (1128 176)  (1128 176)  LC_0 Logic Functioning bit
 (39 0)  (1129 176)  (1129 176)  LC_0 Logic Functioning bit
 (41 0)  (1131 176)  (1131 176)  LC_0 Logic Functioning bit
 (42 0)  (1132 176)  (1132 176)  LC_0 Logic Functioning bit
 (43 0)  (1133 176)  (1133 176)  LC_0 Logic Functioning bit
 (16 1)  (1106 177)  (1106 177)  routing T_21_11.sp4_v_b_0 <X> T_21_11.lc_trk_g0_0
 (17 1)  (1107 177)  (1107 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (21 1)  (1111 177)  (1111 177)  routing T_21_11.bnr_op_3 <X> T_21_11.lc_trk_g0_3
 (29 1)  (1119 177)  (1119 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 177)  (1120 177)  routing T_21_11.lc_trk_g0_7 <X> T_21_11.wire_logic_cluster/lc_0/in_1
 (32 1)  (1122 177)  (1122 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (1123 177)  (1123 177)  routing T_21_11.lc_trk_g2_6 <X> T_21_11.input_2_0
 (35 1)  (1125 177)  (1125 177)  routing T_21_11.lc_trk_g2_6 <X> T_21_11.input_2_0
 (37 1)  (1127 177)  (1127 177)  LC_0 Logic Functioning bit
 (41 1)  (1131 177)  (1131 177)  LC_0 Logic Functioning bit
 (9 2)  (1099 178)  (1099 178)  routing T_21_11.sp4_h_r_10 <X> T_21_11.sp4_h_l_36
 (10 2)  (1100 178)  (1100 178)  routing T_21_11.sp4_h_r_10 <X> T_21_11.sp4_h_l_36
 (14 2)  (1104 178)  (1104 178)  routing T_21_11.bnr_op_4 <X> T_21_11.lc_trk_g0_4
 (22 2)  (1112 178)  (1112 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (25 2)  (1115 178)  (1115 178)  routing T_21_11.sp4_h_r_14 <X> T_21_11.lc_trk_g0_6
 (26 2)  (1116 178)  (1116 178)  routing T_21_11.lc_trk_g0_7 <X> T_21_11.wire_logic_cluster/lc_1/in_0
 (27 2)  (1117 178)  (1117 178)  routing T_21_11.lc_trk_g1_5 <X> T_21_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 178)  (1119 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 178)  (1120 178)  routing T_21_11.lc_trk_g1_5 <X> T_21_11.wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 178)  (1121 178)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 178)  (1122 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 178)  (1123 178)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 178)  (1124 178)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_1/in_3
 (37 2)  (1127 178)  (1127 178)  LC_1 Logic Functioning bit
 (39 2)  (1129 178)  (1129 178)  LC_1 Logic Functioning bit
 (41 2)  (1131 178)  (1131 178)  LC_1 Logic Functioning bit
 (43 2)  (1133 178)  (1133 178)  LC_1 Logic Functioning bit
 (3 3)  (1093 179)  (1093 179)  routing T_21_11.sp12_v_b_0 <X> T_21_11.sp12_h_l_23
 (8 3)  (1098 179)  (1098 179)  routing T_21_11.sp4_h_r_7 <X> T_21_11.sp4_v_t_36
 (9 3)  (1099 179)  (1099 179)  routing T_21_11.sp4_h_r_7 <X> T_21_11.sp4_v_t_36
 (10 3)  (1100 179)  (1100 179)  routing T_21_11.sp4_h_r_7 <X> T_21_11.sp4_v_t_36
 (14 3)  (1104 179)  (1104 179)  routing T_21_11.bnr_op_4 <X> T_21_11.lc_trk_g0_4
 (17 3)  (1107 179)  (1107 179)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (21 3)  (1111 179)  (1111 179)  routing T_21_11.sp4_r_v_b_31 <X> T_21_11.lc_trk_g0_7
 (22 3)  (1112 179)  (1112 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (1113 179)  (1113 179)  routing T_21_11.sp4_h_r_14 <X> T_21_11.lc_trk_g0_6
 (24 3)  (1114 179)  (1114 179)  routing T_21_11.sp4_h_r_14 <X> T_21_11.lc_trk_g0_6
 (26 3)  (1116 179)  (1116 179)  routing T_21_11.lc_trk_g0_7 <X> T_21_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 179)  (1119 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (1121 179)  (1121 179)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_1/in_3
 (26 4)  (1116 180)  (1116 180)  routing T_21_11.lc_trk_g0_4 <X> T_21_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (1117 180)  (1117 180)  routing T_21_11.lc_trk_g3_0 <X> T_21_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 180)  (1118 180)  routing T_21_11.lc_trk_g3_0 <X> T_21_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 180)  (1119 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 180)  (1122 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 180)  (1123 180)  routing T_21_11.lc_trk_g2_1 <X> T_21_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 180)  (1126 180)  LC_2 Logic Functioning bit
 (37 4)  (1127 180)  (1127 180)  LC_2 Logic Functioning bit
 (38 4)  (1128 180)  (1128 180)  LC_2 Logic Functioning bit
 (42 4)  (1132 180)  (1132 180)  LC_2 Logic Functioning bit
 (50 4)  (1140 180)  (1140 180)  Cascade bit: LH_LC02_inmux02_5

 (29 5)  (1119 181)  (1119 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (37 5)  (1127 181)  (1127 181)  LC_2 Logic Functioning bit
 (38 5)  (1128 181)  (1128 181)  LC_2 Logic Functioning bit
 (39 5)  (1129 181)  (1129 181)  LC_2 Logic Functioning bit
 (41 5)  (1131 181)  (1131 181)  LC_2 Logic Functioning bit
 (14 6)  (1104 182)  (1104 182)  routing T_21_11.bnr_op_4 <X> T_21_11.lc_trk_g1_4
 (16 6)  (1106 182)  (1106 182)  routing T_21_11.sp4_v_b_13 <X> T_21_11.lc_trk_g1_5
 (17 6)  (1107 182)  (1107 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1108 182)  (1108 182)  routing T_21_11.sp4_v_b_13 <X> T_21_11.lc_trk_g1_5
 (22 6)  (1112 182)  (1112 182)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1114 182)  (1114 182)  routing T_21_11.bot_op_7 <X> T_21_11.lc_trk_g1_7
 (26 6)  (1116 182)  (1116 182)  routing T_21_11.lc_trk_g1_4 <X> T_21_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (1117 182)  (1117 182)  routing T_21_11.lc_trk_g1_7 <X> T_21_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 182)  (1119 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 182)  (1120 182)  routing T_21_11.lc_trk_g1_7 <X> T_21_11.wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 182)  (1121 182)  routing T_21_11.lc_trk_g3_5 <X> T_21_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 182)  (1122 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 182)  (1123 182)  routing T_21_11.lc_trk_g3_5 <X> T_21_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 182)  (1124 182)  routing T_21_11.lc_trk_g3_5 <X> T_21_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 182)  (1126 182)  LC_3 Logic Functioning bit
 (38 6)  (1128 182)  (1128 182)  LC_3 Logic Functioning bit
 (14 7)  (1104 183)  (1104 183)  routing T_21_11.bnr_op_4 <X> T_21_11.lc_trk_g1_4
 (17 7)  (1107 183)  (1107 183)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (18 7)  (1108 183)  (1108 183)  routing T_21_11.sp4_v_b_13 <X> T_21_11.lc_trk_g1_5
 (27 7)  (1117 183)  (1117 183)  routing T_21_11.lc_trk_g1_4 <X> T_21_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 183)  (1119 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 183)  (1120 183)  routing T_21_11.lc_trk_g1_7 <X> T_21_11.wire_logic_cluster/lc_3/in_1
 (32 7)  (1122 183)  (1122 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1125 183)  (1125 183)  routing T_21_11.lc_trk_g0_3 <X> T_21_11.input_2_3
 (36 7)  (1126 183)  (1126 183)  LC_3 Logic Functioning bit
 (37 7)  (1127 183)  (1127 183)  LC_3 Logic Functioning bit
 (39 7)  (1129 183)  (1129 183)  LC_3 Logic Functioning bit
 (43 7)  (1133 183)  (1133 183)  LC_3 Logic Functioning bit
 (15 8)  (1105 184)  (1105 184)  routing T_21_11.rgt_op_1 <X> T_21_11.lc_trk_g2_1
 (17 8)  (1107 184)  (1107 184)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1108 184)  (1108 184)  routing T_21_11.rgt_op_1 <X> T_21_11.lc_trk_g2_1
 (21 8)  (1111 184)  (1111 184)  routing T_21_11.sp4_v_t_22 <X> T_21_11.lc_trk_g2_3
 (22 8)  (1112 184)  (1112 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1113 184)  (1113 184)  routing T_21_11.sp4_v_t_22 <X> T_21_11.lc_trk_g2_3
 (26 8)  (1116 184)  (1116 184)  routing T_21_11.lc_trk_g3_5 <X> T_21_11.wire_logic_cluster/lc_4/in_0
 (27 8)  (1117 184)  (1117 184)  routing T_21_11.lc_trk_g1_4 <X> T_21_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 184)  (1119 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 184)  (1120 184)  routing T_21_11.lc_trk_g1_4 <X> T_21_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 184)  (1122 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 184)  (1123 184)  routing T_21_11.lc_trk_g2_3 <X> T_21_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 184)  (1126 184)  LC_4 Logic Functioning bit
 (37 8)  (1127 184)  (1127 184)  LC_4 Logic Functioning bit
 (41 8)  (1131 184)  (1131 184)  LC_4 Logic Functioning bit
 (43 8)  (1133 184)  (1133 184)  LC_4 Logic Functioning bit
 (50 8)  (1140 184)  (1140 184)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (1141 184)  (1141 184)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (21 9)  (1111 185)  (1111 185)  routing T_21_11.sp4_v_t_22 <X> T_21_11.lc_trk_g2_3
 (27 9)  (1117 185)  (1117 185)  routing T_21_11.lc_trk_g3_5 <X> T_21_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 185)  (1118 185)  routing T_21_11.lc_trk_g3_5 <X> T_21_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 185)  (1119 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (1121 185)  (1121 185)  routing T_21_11.lc_trk_g2_3 <X> T_21_11.wire_logic_cluster/lc_4/in_3
 (36 9)  (1126 185)  (1126 185)  LC_4 Logic Functioning bit
 (37 9)  (1127 185)  (1127 185)  LC_4 Logic Functioning bit
 (46 9)  (1136 185)  (1136 185)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (48 9)  (1138 185)  (1138 185)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (1141 185)  (1141 185)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (25 10)  (1115 186)  (1115 186)  routing T_21_11.sp4_v_b_30 <X> T_21_11.lc_trk_g2_6
 (29 10)  (1119 186)  (1119 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 186)  (1120 186)  routing T_21_11.lc_trk_g0_6 <X> T_21_11.wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 186)  (1121 186)  routing T_21_11.lc_trk_g0_4 <X> T_21_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 186)  (1122 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 186)  (1126 186)  LC_5 Logic Functioning bit
 (39 10)  (1129 186)  (1129 186)  LC_5 Logic Functioning bit
 (40 10)  (1130 186)  (1130 186)  LC_5 Logic Functioning bit
 (43 10)  (1133 186)  (1133 186)  LC_5 Logic Functioning bit
 (46 10)  (1136 186)  (1136 186)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (1140 186)  (1140 186)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (1141 186)  (1141 186)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (1112 187)  (1112 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1113 187)  (1113 187)  routing T_21_11.sp4_v_b_30 <X> T_21_11.lc_trk_g2_6
 (28 11)  (1118 187)  (1118 187)  routing T_21_11.lc_trk_g2_1 <X> T_21_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 187)  (1119 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 187)  (1120 187)  routing T_21_11.lc_trk_g0_6 <X> T_21_11.wire_logic_cluster/lc_5/in_1
 (37 11)  (1127 187)  (1127 187)  LC_5 Logic Functioning bit
 (38 11)  (1128 187)  (1128 187)  LC_5 Logic Functioning bit
 (40 11)  (1130 187)  (1130 187)  LC_5 Logic Functioning bit
 (43 11)  (1133 187)  (1133 187)  LC_5 Logic Functioning bit
 (46 11)  (1136 187)  (1136 187)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (48 11)  (1138 187)  (1138 187)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (31 12)  (1121 188)  (1121 188)  routing T_21_11.lc_trk_g3_4 <X> T_21_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 188)  (1122 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 188)  (1123 188)  routing T_21_11.lc_trk_g3_4 <X> T_21_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 188)  (1124 188)  routing T_21_11.lc_trk_g3_4 <X> T_21_11.wire_logic_cluster/lc_6/in_3
 (37 12)  (1127 188)  (1127 188)  LC_6 Logic Functioning bit
 (39 12)  (1129 188)  (1129 188)  LC_6 Logic Functioning bit
 (41 12)  (1131 188)  (1131 188)  LC_6 Logic Functioning bit
 (43 12)  (1133 188)  (1133 188)  LC_6 Logic Functioning bit
 (15 13)  (1105 189)  (1105 189)  routing T_21_11.tnr_op_0 <X> T_21_11.lc_trk_g3_0
 (17 13)  (1107 189)  (1107 189)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (29 13)  (1119 189)  (1119 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (36 13)  (1126 189)  (1126 189)  LC_6 Logic Functioning bit
 (38 13)  (1128 189)  (1128 189)  LC_6 Logic Functioning bit
 (40 13)  (1130 189)  (1130 189)  LC_6 Logic Functioning bit
 (42 13)  (1132 189)  (1132 189)  LC_6 Logic Functioning bit
 (5 14)  (1095 190)  (1095 190)  routing T_21_11.sp4_h_r_6 <X> T_21_11.sp4_h_l_44
 (12 14)  (1102 190)  (1102 190)  routing T_21_11.sp4_v_t_46 <X> T_21_11.sp4_h_l_46
 (14 14)  (1104 190)  (1104 190)  routing T_21_11.wire_logic_cluster/lc_4/out <X> T_21_11.lc_trk_g3_4
 (15 14)  (1105 190)  (1105 190)  routing T_21_11.rgt_op_5 <X> T_21_11.lc_trk_g3_5
 (17 14)  (1107 190)  (1107 190)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (1108 190)  (1108 190)  routing T_21_11.rgt_op_5 <X> T_21_11.lc_trk_g3_5
 (21 14)  (1111 190)  (1111 190)  routing T_21_11.rgt_op_7 <X> T_21_11.lc_trk_g3_7
 (22 14)  (1112 190)  (1112 190)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (1114 190)  (1114 190)  routing T_21_11.rgt_op_7 <X> T_21_11.lc_trk_g3_7
 (26 14)  (1116 190)  (1116 190)  routing T_21_11.lc_trk_g0_7 <X> T_21_11.wire_logic_cluster/lc_7/in_0
 (27 14)  (1117 190)  (1117 190)  routing T_21_11.lc_trk_g1_5 <X> T_21_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 190)  (1119 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 190)  (1120 190)  routing T_21_11.lc_trk_g1_5 <X> T_21_11.wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 190)  (1121 190)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 190)  (1122 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 190)  (1123 190)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 190)  (1124 190)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 190)  (1126 190)  LC_7 Logic Functioning bit
 (39 14)  (1129 190)  (1129 190)  LC_7 Logic Functioning bit
 (41 14)  (1131 190)  (1131 190)  LC_7 Logic Functioning bit
 (42 14)  (1132 190)  (1132 190)  LC_7 Logic Functioning bit
 (4 15)  (1094 191)  (1094 191)  routing T_21_11.sp4_h_r_6 <X> T_21_11.sp4_h_l_44
 (11 15)  (1101 191)  (1101 191)  routing T_21_11.sp4_v_t_46 <X> T_21_11.sp4_h_l_46
 (17 15)  (1107 191)  (1107 191)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (1116 191)  (1116 191)  routing T_21_11.lc_trk_g0_7 <X> T_21_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 191)  (1119 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (1121 191)  (1121 191)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_7/in_3
 (32 15)  (1122 191)  (1122 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (1123 191)  (1123 191)  routing T_21_11.lc_trk_g3_0 <X> T_21_11.input_2_7
 (34 15)  (1124 191)  (1124 191)  routing T_21_11.lc_trk_g3_0 <X> T_21_11.input_2_7
 (36 15)  (1126 191)  (1126 191)  LC_7 Logic Functioning bit
 (37 15)  (1127 191)  (1127 191)  LC_7 Logic Functioning bit
 (42 15)  (1132 191)  (1132 191)  LC_7 Logic Functioning bit
 (43 15)  (1133 191)  (1133 191)  LC_7 Logic Functioning bit
 (46 15)  (1136 191)  (1136 191)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_22_11

 (17 0)  (1161 176)  (1161 176)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (1162 176)  (1162 176)  routing T_22_11.bnr_op_1 <X> T_22_11.lc_trk_g0_1
 (25 0)  (1169 176)  (1169 176)  routing T_22_11.sp4_v_b_10 <X> T_22_11.lc_trk_g0_2
 (27 0)  (1171 176)  (1171 176)  routing T_22_11.lc_trk_g3_2 <X> T_22_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (1172 176)  (1172 176)  routing T_22_11.lc_trk_g3_2 <X> T_22_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 176)  (1173 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 176)  (1175 176)  routing T_22_11.lc_trk_g0_5 <X> T_22_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 176)  (1176 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (37 0)  (1181 176)  (1181 176)  LC_0 Logic Functioning bit
 (38 0)  (1182 176)  (1182 176)  LC_0 Logic Functioning bit
 (39 0)  (1183 176)  (1183 176)  LC_0 Logic Functioning bit
 (40 0)  (1184 176)  (1184 176)  LC_0 Logic Functioning bit
 (43 0)  (1187 176)  (1187 176)  LC_0 Logic Functioning bit
 (12 1)  (1156 177)  (1156 177)  routing T_22_11.sp4_h_r_2 <X> T_22_11.sp4_v_b_2
 (15 1)  (1159 177)  (1159 177)  routing T_22_11.bot_op_0 <X> T_22_11.lc_trk_g0_0
 (17 1)  (1161 177)  (1161 177)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (18 1)  (1162 177)  (1162 177)  routing T_22_11.bnr_op_1 <X> T_22_11.lc_trk_g0_1
 (22 1)  (1166 177)  (1166 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1167 177)  (1167 177)  routing T_22_11.sp4_v_b_10 <X> T_22_11.lc_trk_g0_2
 (25 1)  (1169 177)  (1169 177)  routing T_22_11.sp4_v_b_10 <X> T_22_11.lc_trk_g0_2
 (27 1)  (1171 177)  (1171 177)  routing T_22_11.lc_trk_g3_1 <X> T_22_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 177)  (1172 177)  routing T_22_11.lc_trk_g3_1 <X> T_22_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 177)  (1173 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 177)  (1174 177)  routing T_22_11.lc_trk_g3_2 <X> T_22_11.wire_logic_cluster/lc_0/in_1
 (32 1)  (1176 177)  (1176 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1179 177)  (1179 177)  routing T_22_11.lc_trk_g0_2 <X> T_22_11.input_2_0
 (37 1)  (1181 177)  (1181 177)  LC_0 Logic Functioning bit
 (40 1)  (1184 177)  (1184 177)  LC_0 Logic Functioning bit
 (43 1)  (1187 177)  (1187 177)  LC_0 Logic Functioning bit
 (0 2)  (1144 178)  (1144 178)  routing T_22_11.glb_netwk_6 <X> T_22_11.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 178)  (1145 178)  routing T_22_11.glb_netwk_6 <X> T_22_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 178)  (1146 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (13 2)  (1157 178)  (1157 178)  routing T_22_11.sp4_h_r_2 <X> T_22_11.sp4_v_t_39
 (15 2)  (1159 178)  (1159 178)  routing T_22_11.bot_op_5 <X> T_22_11.lc_trk_g0_5
 (17 2)  (1161 178)  (1161 178)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (1170 178)  (1170 178)  routing T_22_11.lc_trk_g2_7 <X> T_22_11.wire_logic_cluster/lc_1/in_0
 (29 2)  (1173 178)  (1173 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 178)  (1175 178)  routing T_22_11.lc_trk_g2_4 <X> T_22_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 178)  (1176 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 178)  (1177 178)  routing T_22_11.lc_trk_g2_4 <X> T_22_11.wire_logic_cluster/lc_1/in_3
 (37 2)  (1181 178)  (1181 178)  LC_1 Logic Functioning bit
 (38 2)  (1182 178)  (1182 178)  LC_1 Logic Functioning bit
 (40 2)  (1184 178)  (1184 178)  LC_1 Logic Functioning bit
 (43 2)  (1187 178)  (1187 178)  LC_1 Logic Functioning bit
 (50 2)  (1194 178)  (1194 178)  Cascade bit: LH_LC01_inmux02_5

 (11 3)  (1155 179)  (1155 179)  routing T_22_11.sp4_h_r_2 <X> T_22_11.sp4_h_l_39
 (12 3)  (1156 179)  (1156 179)  routing T_22_11.sp4_h_r_2 <X> T_22_11.sp4_v_t_39
 (26 3)  (1170 179)  (1170 179)  routing T_22_11.lc_trk_g2_7 <X> T_22_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (1172 179)  (1172 179)  routing T_22_11.lc_trk_g2_7 <X> T_22_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 179)  (1173 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (38 3)  (1182 179)  (1182 179)  LC_1 Logic Functioning bit
 (39 3)  (1183 179)  (1183 179)  LC_1 Logic Functioning bit
 (40 3)  (1184 179)  (1184 179)  LC_1 Logic Functioning bit
 (41 3)  (1185 179)  (1185 179)  LC_1 Logic Functioning bit
 (17 4)  (1161 180)  (1161 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (1165 180)  (1165 180)  routing T_22_11.wire_logic_cluster/lc_3/out <X> T_22_11.lc_trk_g1_3
 (22 4)  (1166 180)  (1166 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1169 180)  (1169 180)  routing T_22_11.bnr_op_2 <X> T_22_11.lc_trk_g1_2
 (31 4)  (1175 180)  (1175 180)  routing T_22_11.lc_trk_g3_4 <X> T_22_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 180)  (1176 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 180)  (1177 180)  routing T_22_11.lc_trk_g3_4 <X> T_22_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 180)  (1178 180)  routing T_22_11.lc_trk_g3_4 <X> T_22_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 180)  (1180 180)  LC_2 Logic Functioning bit
 (37 4)  (1181 180)  (1181 180)  LC_2 Logic Functioning bit
 (38 4)  (1182 180)  (1182 180)  LC_2 Logic Functioning bit
 (39 4)  (1183 180)  (1183 180)  LC_2 Logic Functioning bit
 (45 4)  (1189 180)  (1189 180)  LC_2 Logic Functioning bit
 (18 5)  (1162 181)  (1162 181)  routing T_22_11.sp4_r_v_b_25 <X> T_22_11.lc_trk_g1_1
 (22 5)  (1166 181)  (1166 181)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (1169 181)  (1169 181)  routing T_22_11.bnr_op_2 <X> T_22_11.lc_trk_g1_2
 (36 5)  (1180 181)  (1180 181)  LC_2 Logic Functioning bit
 (37 5)  (1181 181)  (1181 181)  LC_2 Logic Functioning bit
 (38 5)  (1182 181)  (1182 181)  LC_2 Logic Functioning bit
 (39 5)  (1183 181)  (1183 181)  LC_2 Logic Functioning bit
 (48 5)  (1192 181)  (1192 181)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (6 6)  (1150 182)  (1150 182)  routing T_22_11.sp4_h_l_47 <X> T_22_11.sp4_v_t_38
 (25 6)  (1169 182)  (1169 182)  routing T_22_11.wire_logic_cluster/lc_6/out <X> T_22_11.lc_trk_g1_6
 (28 6)  (1172 182)  (1172 182)  routing T_22_11.lc_trk_g2_6 <X> T_22_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 182)  (1173 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 182)  (1174 182)  routing T_22_11.lc_trk_g2_6 <X> T_22_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 182)  (1176 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 182)  (1180 182)  LC_3 Logic Functioning bit
 (37 6)  (1181 182)  (1181 182)  LC_3 Logic Functioning bit
 (38 6)  (1182 182)  (1182 182)  LC_3 Logic Functioning bit
 (40 6)  (1184 182)  (1184 182)  LC_3 Logic Functioning bit
 (43 6)  (1187 182)  (1187 182)  LC_3 Logic Functioning bit
 (22 7)  (1166 183)  (1166 183)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (1170 183)  (1170 183)  routing T_22_11.lc_trk_g1_2 <X> T_22_11.wire_logic_cluster/lc_3/in_0
 (27 7)  (1171 183)  (1171 183)  routing T_22_11.lc_trk_g1_2 <X> T_22_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 183)  (1173 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1174 183)  (1174 183)  routing T_22_11.lc_trk_g2_6 <X> T_22_11.wire_logic_cluster/lc_3/in_1
 (31 7)  (1175 183)  (1175 183)  routing T_22_11.lc_trk_g0_2 <X> T_22_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (1176 183)  (1176 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (1177 183)  (1177 183)  routing T_22_11.lc_trk_g3_2 <X> T_22_11.input_2_3
 (34 7)  (1178 183)  (1178 183)  routing T_22_11.lc_trk_g3_2 <X> T_22_11.input_2_3
 (35 7)  (1179 183)  (1179 183)  routing T_22_11.lc_trk_g3_2 <X> T_22_11.input_2_3
 (36 7)  (1180 183)  (1180 183)  LC_3 Logic Functioning bit
 (38 7)  (1182 183)  (1182 183)  LC_3 Logic Functioning bit
 (40 7)  (1184 183)  (1184 183)  LC_3 Logic Functioning bit
 (42 7)  (1186 183)  (1186 183)  LC_3 Logic Functioning bit
 (43 7)  (1187 183)  (1187 183)  LC_3 Logic Functioning bit
 (14 8)  (1158 184)  (1158 184)  routing T_22_11.sp4_h_l_21 <X> T_22_11.lc_trk_g2_0
 (25 8)  (1169 184)  (1169 184)  routing T_22_11.wire_logic_cluster/lc_2/out <X> T_22_11.lc_trk_g2_2
 (27 8)  (1171 184)  (1171 184)  routing T_22_11.lc_trk_g1_6 <X> T_22_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 184)  (1173 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 184)  (1174 184)  routing T_22_11.lc_trk_g1_6 <X> T_22_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 184)  (1175 184)  routing T_22_11.lc_trk_g2_7 <X> T_22_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 184)  (1176 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 184)  (1177 184)  routing T_22_11.lc_trk_g2_7 <X> T_22_11.wire_logic_cluster/lc_4/in_3
 (37 8)  (1181 184)  (1181 184)  LC_4 Logic Functioning bit
 (41 8)  (1185 184)  (1185 184)  LC_4 Logic Functioning bit
 (42 8)  (1186 184)  (1186 184)  LC_4 Logic Functioning bit
 (15 9)  (1159 185)  (1159 185)  routing T_22_11.sp4_h_l_21 <X> T_22_11.lc_trk_g2_0
 (16 9)  (1160 185)  (1160 185)  routing T_22_11.sp4_h_l_21 <X> T_22_11.lc_trk_g2_0
 (17 9)  (1161 185)  (1161 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (1166 185)  (1166 185)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (1170 185)  (1170 185)  routing T_22_11.lc_trk_g2_2 <X> T_22_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (1172 185)  (1172 185)  routing T_22_11.lc_trk_g2_2 <X> T_22_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 185)  (1173 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 185)  (1174 185)  routing T_22_11.lc_trk_g1_6 <X> T_22_11.wire_logic_cluster/lc_4/in_1
 (31 9)  (1175 185)  (1175 185)  routing T_22_11.lc_trk_g2_7 <X> T_22_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (1176 185)  (1176 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (1179 185)  (1179 185)  routing T_22_11.lc_trk_g0_2 <X> T_22_11.input_2_4
 (37 9)  (1181 185)  (1181 185)  LC_4 Logic Functioning bit
 (41 9)  (1185 185)  (1185 185)  LC_4 Logic Functioning bit
 (43 9)  (1187 185)  (1187 185)  LC_4 Logic Functioning bit
 (12 10)  (1156 186)  (1156 186)  routing T_22_11.sp4_h_r_5 <X> T_22_11.sp4_h_l_45
 (14 10)  (1158 186)  (1158 186)  routing T_22_11.bnl_op_4 <X> T_22_11.lc_trk_g2_4
 (21 10)  (1165 186)  (1165 186)  routing T_22_11.wire_logic_cluster/lc_7/out <X> T_22_11.lc_trk_g2_7
 (22 10)  (1166 186)  (1166 186)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1169 186)  (1169 186)  routing T_22_11.wire_logic_cluster/lc_6/out <X> T_22_11.lc_trk_g2_6
 (26 10)  (1170 186)  (1170 186)  routing T_22_11.lc_trk_g3_6 <X> T_22_11.wire_logic_cluster/lc_5/in_0
 (27 10)  (1171 186)  (1171 186)  routing T_22_11.lc_trk_g1_1 <X> T_22_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 186)  (1173 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 186)  (1176 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 186)  (1178 186)  routing T_22_11.lc_trk_g1_3 <X> T_22_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 186)  (1180 186)  LC_5 Logic Functioning bit
 (37 10)  (1181 186)  (1181 186)  LC_5 Logic Functioning bit
 (38 10)  (1182 186)  (1182 186)  LC_5 Logic Functioning bit
 (39 10)  (1183 186)  (1183 186)  LC_5 Logic Functioning bit
 (50 10)  (1194 186)  (1194 186)  Cascade bit: LH_LC05_inmux02_5

 (13 11)  (1157 187)  (1157 187)  routing T_22_11.sp4_h_r_5 <X> T_22_11.sp4_h_l_45
 (14 11)  (1158 187)  (1158 187)  routing T_22_11.bnl_op_4 <X> T_22_11.lc_trk_g2_4
 (17 11)  (1161 187)  (1161 187)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (1166 187)  (1166 187)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (1170 187)  (1170 187)  routing T_22_11.lc_trk_g3_6 <X> T_22_11.wire_logic_cluster/lc_5/in_0
 (27 11)  (1171 187)  (1171 187)  routing T_22_11.lc_trk_g3_6 <X> T_22_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (1172 187)  (1172 187)  routing T_22_11.lc_trk_g3_6 <X> T_22_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 187)  (1173 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (1175 187)  (1175 187)  routing T_22_11.lc_trk_g1_3 <X> T_22_11.wire_logic_cluster/lc_5/in_3
 (37 11)  (1181 187)  (1181 187)  LC_5 Logic Functioning bit
 (38 11)  (1182 187)  (1182 187)  LC_5 Logic Functioning bit
 (51 11)  (1195 187)  (1195 187)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (1161 188)  (1161 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (1169 188)  (1169 188)  routing T_22_11.wire_logic_cluster/lc_2/out <X> T_22_11.lc_trk_g3_2
 (29 12)  (1173 188)  (1173 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (36 12)  (1180 188)  (1180 188)  LC_6 Logic Functioning bit
 (38 12)  (1182 188)  (1182 188)  LC_6 Logic Functioning bit
 (41 12)  (1185 188)  (1185 188)  LC_6 Logic Functioning bit
 (43 12)  (1187 188)  (1187 188)  LC_6 Logic Functioning bit
 (45 12)  (1189 188)  (1189 188)  LC_6 Logic Functioning bit
 (22 13)  (1166 189)  (1166 189)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (36 13)  (1180 189)  (1180 189)  LC_6 Logic Functioning bit
 (38 13)  (1182 189)  (1182 189)  LC_6 Logic Functioning bit
 (41 13)  (1185 189)  (1185 189)  LC_6 Logic Functioning bit
 (43 13)  (1187 189)  (1187 189)  LC_6 Logic Functioning bit
 (48 13)  (1192 189)  (1192 189)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (1145 190)  (1145 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (25 14)  (1169 190)  (1169 190)  routing T_22_11.sp12_v_b_6 <X> T_22_11.lc_trk_g3_6
 (32 14)  (1176 190)  (1176 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 190)  (1177 190)  routing T_22_11.lc_trk_g2_0 <X> T_22_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 190)  (1180 190)  LC_7 Logic Functioning bit
 (37 14)  (1181 190)  (1181 190)  LC_7 Logic Functioning bit
 (38 14)  (1182 190)  (1182 190)  LC_7 Logic Functioning bit
 (39 14)  (1183 190)  (1183 190)  LC_7 Logic Functioning bit
 (45 14)  (1189 190)  (1189 190)  LC_7 Logic Functioning bit
 (0 15)  (1144 191)  (1144 191)  routing T_22_11.glb_netwk_2 <X> T_22_11.wire_logic_cluster/lc_7/s_r
 (17 15)  (1161 191)  (1161 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (1166 191)  (1166 191)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (1168 191)  (1168 191)  routing T_22_11.sp12_v_b_6 <X> T_22_11.lc_trk_g3_6
 (25 15)  (1169 191)  (1169 191)  routing T_22_11.sp12_v_b_6 <X> T_22_11.lc_trk_g3_6
 (36 15)  (1180 191)  (1180 191)  LC_7 Logic Functioning bit
 (37 15)  (1181 191)  (1181 191)  LC_7 Logic Functioning bit
 (38 15)  (1182 191)  (1182 191)  LC_7 Logic Functioning bit
 (39 15)  (1183 191)  (1183 191)  LC_7 Logic Functioning bit


LogicTile_23_11

 (14 0)  (1212 176)  (1212 176)  routing T_23_11.lft_op_0 <X> T_23_11.lc_trk_g0_0
 (26 0)  (1224 176)  (1224 176)  routing T_23_11.lc_trk_g1_7 <X> T_23_11.wire_logic_cluster/lc_0/in_0
 (27 0)  (1225 176)  (1225 176)  routing T_23_11.lc_trk_g1_0 <X> T_23_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 176)  (1227 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 176)  (1230 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 176)  (1231 176)  routing T_23_11.lc_trk_g3_0 <X> T_23_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 176)  (1232 176)  routing T_23_11.lc_trk_g3_0 <X> T_23_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (1233 176)  (1233 176)  routing T_23_11.lc_trk_g0_6 <X> T_23_11.input_2_0
 (37 0)  (1235 176)  (1235 176)  LC_0 Logic Functioning bit
 (41 0)  (1239 176)  (1239 176)  LC_0 Logic Functioning bit
 (46 0)  (1244 176)  (1244 176)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (15 1)  (1213 177)  (1213 177)  routing T_23_11.lft_op_0 <X> T_23_11.lc_trk_g0_0
 (17 1)  (1215 177)  (1215 177)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (26 1)  (1224 177)  (1224 177)  routing T_23_11.lc_trk_g1_7 <X> T_23_11.wire_logic_cluster/lc_0/in_0
 (27 1)  (1225 177)  (1225 177)  routing T_23_11.lc_trk_g1_7 <X> T_23_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 177)  (1227 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (1230 177)  (1230 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (1233 177)  (1233 177)  routing T_23_11.lc_trk_g0_6 <X> T_23_11.input_2_0
 (38 1)  (1236 177)  (1236 177)  LC_0 Logic Functioning bit
 (42 1)  (1240 177)  (1240 177)  LC_0 Logic Functioning bit
 (14 2)  (1212 178)  (1212 178)  routing T_23_11.wire_logic_cluster/lc_4/out <X> T_23_11.lc_trk_g0_4
 (15 2)  (1213 178)  (1213 178)  routing T_23_11.top_op_5 <X> T_23_11.lc_trk_g0_5
 (17 2)  (1215 178)  (1215 178)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (25 2)  (1223 178)  (1223 178)  routing T_23_11.sp4_v_t_3 <X> T_23_11.lc_trk_g0_6
 (26 2)  (1224 178)  (1224 178)  routing T_23_11.lc_trk_g3_6 <X> T_23_11.wire_logic_cluster/lc_1/in_0
 (29 2)  (1227 178)  (1227 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 178)  (1228 178)  routing T_23_11.lc_trk_g0_4 <X> T_23_11.wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 178)  (1229 178)  routing T_23_11.lc_trk_g2_4 <X> T_23_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 178)  (1230 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 178)  (1231 178)  routing T_23_11.lc_trk_g2_4 <X> T_23_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 178)  (1234 178)  LC_1 Logic Functioning bit
 (37 2)  (1235 178)  (1235 178)  LC_1 Logic Functioning bit
 (38 2)  (1236 178)  (1236 178)  LC_1 Logic Functioning bit
 (39 2)  (1237 178)  (1237 178)  LC_1 Logic Functioning bit
 (42 2)  (1240 178)  (1240 178)  LC_1 Logic Functioning bit
 (43 2)  (1241 178)  (1241 178)  LC_1 Logic Functioning bit
 (50 2)  (1248 178)  (1248 178)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (1215 179)  (1215 179)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (1216 179)  (1216 179)  routing T_23_11.top_op_5 <X> T_23_11.lc_trk_g0_5
 (22 3)  (1220 179)  (1220 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1221 179)  (1221 179)  routing T_23_11.sp4_v_t_3 <X> T_23_11.lc_trk_g0_6
 (25 3)  (1223 179)  (1223 179)  routing T_23_11.sp4_v_t_3 <X> T_23_11.lc_trk_g0_6
 (26 3)  (1224 179)  (1224 179)  routing T_23_11.lc_trk_g3_6 <X> T_23_11.wire_logic_cluster/lc_1/in_0
 (27 3)  (1225 179)  (1225 179)  routing T_23_11.lc_trk_g3_6 <X> T_23_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (1226 179)  (1226 179)  routing T_23_11.lc_trk_g3_6 <X> T_23_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 179)  (1227 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (40 3)  (1238 179)  (1238 179)  LC_1 Logic Functioning bit
 (41 3)  (1239 179)  (1239 179)  LC_1 Logic Functioning bit
 (22 4)  (1220 180)  (1220 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1221 180)  (1221 180)  routing T_23_11.sp4_v_b_19 <X> T_23_11.lc_trk_g1_3
 (24 4)  (1222 180)  (1222 180)  routing T_23_11.sp4_v_b_19 <X> T_23_11.lc_trk_g1_3
 (27 4)  (1225 180)  (1225 180)  routing T_23_11.lc_trk_g1_2 <X> T_23_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 180)  (1227 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 180)  (1229 180)  routing T_23_11.lc_trk_g1_6 <X> T_23_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 180)  (1230 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 180)  (1232 180)  routing T_23_11.lc_trk_g1_6 <X> T_23_11.wire_logic_cluster/lc_2/in_3
 (40 4)  (1238 180)  (1238 180)  LC_2 Logic Functioning bit
 (41 4)  (1239 180)  (1239 180)  LC_2 Logic Functioning bit
 (42 4)  (1240 180)  (1240 180)  LC_2 Logic Functioning bit
 (43 4)  (1241 180)  (1241 180)  LC_2 Logic Functioning bit
 (15 5)  (1213 181)  (1213 181)  routing T_23_11.sp4_v_t_5 <X> T_23_11.lc_trk_g1_0
 (16 5)  (1214 181)  (1214 181)  routing T_23_11.sp4_v_t_5 <X> T_23_11.lc_trk_g1_0
 (17 5)  (1215 181)  (1215 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (1220 181)  (1220 181)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1222 181)  (1222 181)  routing T_23_11.bot_op_2 <X> T_23_11.lc_trk_g1_2
 (26 5)  (1224 181)  (1224 181)  routing T_23_11.lc_trk_g1_3 <X> T_23_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (1225 181)  (1225 181)  routing T_23_11.lc_trk_g1_3 <X> T_23_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 181)  (1227 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 181)  (1228 181)  routing T_23_11.lc_trk_g1_2 <X> T_23_11.wire_logic_cluster/lc_2/in_1
 (31 5)  (1229 181)  (1229 181)  routing T_23_11.lc_trk_g1_6 <X> T_23_11.wire_logic_cluster/lc_2/in_3
 (36 5)  (1234 181)  (1234 181)  LC_2 Logic Functioning bit
 (37 5)  (1235 181)  (1235 181)  LC_2 Logic Functioning bit
 (38 5)  (1236 181)  (1236 181)  LC_2 Logic Functioning bit
 (39 5)  (1237 181)  (1237 181)  LC_2 Logic Functioning bit
 (41 5)  (1239 181)  (1239 181)  LC_2 Logic Functioning bit
 (43 5)  (1241 181)  (1241 181)  LC_2 Logic Functioning bit
 (12 6)  (1210 182)  (1210 182)  routing T_23_11.sp4_v_t_46 <X> T_23_11.sp4_h_l_40
 (21 6)  (1219 182)  (1219 182)  routing T_23_11.sp4_h_l_2 <X> T_23_11.lc_trk_g1_7
 (22 6)  (1220 182)  (1220 182)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1221 182)  (1221 182)  routing T_23_11.sp4_h_l_2 <X> T_23_11.lc_trk_g1_7
 (24 6)  (1222 182)  (1222 182)  routing T_23_11.sp4_h_l_2 <X> T_23_11.lc_trk_g1_7
 (25 6)  (1223 182)  (1223 182)  routing T_23_11.lft_op_6 <X> T_23_11.lc_trk_g1_6
 (26 6)  (1224 182)  (1224 182)  routing T_23_11.lc_trk_g2_5 <X> T_23_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (1225 182)  (1225 182)  routing T_23_11.lc_trk_g1_7 <X> T_23_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 182)  (1227 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 182)  (1228 182)  routing T_23_11.lc_trk_g1_7 <X> T_23_11.wire_logic_cluster/lc_3/in_1
 (31 6)  (1229 182)  (1229 182)  routing T_23_11.lc_trk_g3_5 <X> T_23_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 182)  (1230 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 182)  (1231 182)  routing T_23_11.lc_trk_g3_5 <X> T_23_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 182)  (1232 182)  routing T_23_11.lc_trk_g3_5 <X> T_23_11.wire_logic_cluster/lc_3/in_3
 (37 6)  (1235 182)  (1235 182)  LC_3 Logic Functioning bit
 (38 6)  (1236 182)  (1236 182)  LC_3 Logic Functioning bit
 (41 6)  (1239 182)  (1239 182)  LC_3 Logic Functioning bit
 (42 6)  (1240 182)  (1240 182)  LC_3 Logic Functioning bit
 (50 6)  (1248 182)  (1248 182)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (1202 183)  (1202 183)  routing T_23_11.sp4_v_b_10 <X> T_23_11.sp4_h_l_38
 (11 7)  (1209 183)  (1209 183)  routing T_23_11.sp4_v_t_46 <X> T_23_11.sp4_h_l_40
 (13 7)  (1211 183)  (1211 183)  routing T_23_11.sp4_v_t_46 <X> T_23_11.sp4_h_l_40
 (22 7)  (1220 183)  (1220 183)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1222 183)  (1222 183)  routing T_23_11.lft_op_6 <X> T_23_11.lc_trk_g1_6
 (28 7)  (1226 183)  (1226 183)  routing T_23_11.lc_trk_g2_5 <X> T_23_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 183)  (1227 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1228 183)  (1228 183)  routing T_23_11.lc_trk_g1_7 <X> T_23_11.wire_logic_cluster/lc_3/in_1
 (36 7)  (1234 183)  (1234 183)  LC_3 Logic Functioning bit
 (37 7)  (1235 183)  (1235 183)  LC_3 Logic Functioning bit
 (40 7)  (1238 183)  (1238 183)  LC_3 Logic Functioning bit
 (41 7)  (1239 183)  (1239 183)  LC_3 Logic Functioning bit
 (14 8)  (1212 184)  (1212 184)  routing T_23_11.wire_logic_cluster/lc_0/out <X> T_23_11.lc_trk_g2_0
 (17 8)  (1215 184)  (1215 184)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1216 184)  (1216 184)  routing T_23_11.wire_logic_cluster/lc_1/out <X> T_23_11.lc_trk_g2_1
 (29 8)  (1227 184)  (1227 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1228 184)  (1228 184)  routing T_23_11.lc_trk_g0_5 <X> T_23_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (1229 184)  (1229 184)  routing T_23_11.lc_trk_g3_4 <X> T_23_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 184)  (1230 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 184)  (1231 184)  routing T_23_11.lc_trk_g3_4 <X> T_23_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 184)  (1232 184)  routing T_23_11.lc_trk_g3_4 <X> T_23_11.wire_logic_cluster/lc_4/in_3
 (42 8)  (1240 184)  (1240 184)  LC_4 Logic Functioning bit
 (43 8)  (1241 184)  (1241 184)  LC_4 Logic Functioning bit
 (50 8)  (1248 184)  (1248 184)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (1215 185)  (1215 185)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (29 9)  (1227 185)  (1227 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (1234 185)  (1234 185)  LC_4 Logic Functioning bit
 (37 9)  (1235 185)  (1235 185)  LC_4 Logic Functioning bit
 (38 9)  (1236 185)  (1236 185)  LC_4 Logic Functioning bit
 (39 9)  (1237 185)  (1237 185)  LC_4 Logic Functioning bit
 (42 9)  (1240 185)  (1240 185)  LC_4 Logic Functioning bit
 (43 9)  (1241 185)  (1241 185)  LC_4 Logic Functioning bit
 (16 10)  (1214 186)  (1214 186)  routing T_23_11.sp4_v_b_37 <X> T_23_11.lc_trk_g2_5
 (17 10)  (1215 186)  (1215 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1216 186)  (1216 186)  routing T_23_11.sp4_v_b_37 <X> T_23_11.lc_trk_g2_5
 (26 10)  (1224 186)  (1224 186)  routing T_23_11.lc_trk_g3_6 <X> T_23_11.wire_logic_cluster/lc_5/in_0
 (28 10)  (1226 186)  (1226 186)  routing T_23_11.lc_trk_g2_0 <X> T_23_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 186)  (1227 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1229 186)  (1229 186)  routing T_23_11.lc_trk_g2_4 <X> T_23_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 186)  (1230 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 186)  (1231 186)  routing T_23_11.lc_trk_g2_4 <X> T_23_11.wire_logic_cluster/lc_5/in_3
 (38 10)  (1236 186)  (1236 186)  LC_5 Logic Functioning bit
 (39 10)  (1237 186)  (1237 186)  LC_5 Logic Functioning bit
 (41 10)  (1239 186)  (1239 186)  LC_5 Logic Functioning bit
 (42 10)  (1240 186)  (1240 186)  LC_5 Logic Functioning bit
 (50 10)  (1248 186)  (1248 186)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (1212 187)  (1212 187)  routing T_23_11.tnl_op_4 <X> T_23_11.lc_trk_g2_4
 (15 11)  (1213 187)  (1213 187)  routing T_23_11.tnl_op_4 <X> T_23_11.lc_trk_g2_4
 (17 11)  (1215 187)  (1215 187)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (1216 187)  (1216 187)  routing T_23_11.sp4_v_b_37 <X> T_23_11.lc_trk_g2_5
 (26 11)  (1224 187)  (1224 187)  routing T_23_11.lc_trk_g3_6 <X> T_23_11.wire_logic_cluster/lc_5/in_0
 (27 11)  (1225 187)  (1225 187)  routing T_23_11.lc_trk_g3_6 <X> T_23_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (1226 187)  (1226 187)  routing T_23_11.lc_trk_g3_6 <X> T_23_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 187)  (1227 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (36 11)  (1234 187)  (1234 187)  LC_5 Logic Functioning bit
 (37 11)  (1235 187)  (1235 187)  LC_5 Logic Functioning bit
 (40 11)  (1238 187)  (1238 187)  LC_5 Logic Functioning bit
 (43 11)  (1241 187)  (1241 187)  LC_5 Logic Functioning bit
 (14 12)  (1212 188)  (1212 188)  routing T_23_11.sp4_h_l_21 <X> T_23_11.lc_trk_g3_0
 (17 12)  (1215 188)  (1215 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (1223 188)  (1223 188)  routing T_23_11.sp4_h_r_34 <X> T_23_11.lc_trk_g3_2
 (27 12)  (1225 188)  (1225 188)  routing T_23_11.lc_trk_g3_2 <X> T_23_11.wire_logic_cluster/lc_6/in_1
 (28 12)  (1226 188)  (1226 188)  routing T_23_11.lc_trk_g3_2 <X> T_23_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 188)  (1227 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 188)  (1230 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 188)  (1231 188)  routing T_23_11.lc_trk_g2_1 <X> T_23_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 188)  (1234 188)  LC_6 Logic Functioning bit
 (37 12)  (1235 188)  (1235 188)  LC_6 Logic Functioning bit
 (38 12)  (1236 188)  (1236 188)  LC_6 Logic Functioning bit
 (42 12)  (1240 188)  (1240 188)  LC_6 Logic Functioning bit
 (50 12)  (1248 188)  (1248 188)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (1213 189)  (1213 189)  routing T_23_11.sp4_h_l_21 <X> T_23_11.lc_trk_g3_0
 (16 13)  (1214 189)  (1214 189)  routing T_23_11.sp4_h_l_21 <X> T_23_11.lc_trk_g3_0
 (17 13)  (1215 189)  (1215 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (1220 189)  (1220 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1221 189)  (1221 189)  routing T_23_11.sp4_h_r_34 <X> T_23_11.lc_trk_g3_2
 (24 13)  (1222 189)  (1222 189)  routing T_23_11.sp4_h_r_34 <X> T_23_11.lc_trk_g3_2
 (30 13)  (1228 189)  (1228 189)  routing T_23_11.lc_trk_g3_2 <X> T_23_11.wire_logic_cluster/lc_6/in_1
 (36 13)  (1234 189)  (1234 189)  LC_6 Logic Functioning bit
 (37 13)  (1235 189)  (1235 189)  LC_6 Logic Functioning bit
 (38 13)  (1236 189)  (1236 189)  LC_6 Logic Functioning bit
 (42 13)  (1240 189)  (1240 189)  LC_6 Logic Functioning bit
 (14 14)  (1212 190)  (1212 190)  routing T_23_11.bnl_op_4 <X> T_23_11.lc_trk_g3_4
 (15 14)  (1213 190)  (1213 190)  routing T_23_11.tnl_op_5 <X> T_23_11.lc_trk_g3_5
 (17 14)  (1215 190)  (1215 190)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (27 14)  (1225 190)  (1225 190)  routing T_23_11.lc_trk_g3_1 <X> T_23_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (1226 190)  (1226 190)  routing T_23_11.lc_trk_g3_1 <X> T_23_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 190)  (1227 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 190)  (1229 190)  routing T_23_11.lc_trk_g1_7 <X> T_23_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 190)  (1230 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1232 190)  (1232 190)  routing T_23_11.lc_trk_g1_7 <X> T_23_11.wire_logic_cluster/lc_7/in_3
 (37 14)  (1235 190)  (1235 190)  LC_7 Logic Functioning bit
 (38 14)  (1236 190)  (1236 190)  LC_7 Logic Functioning bit
 (40 14)  (1238 190)  (1238 190)  LC_7 Logic Functioning bit
 (43 14)  (1241 190)  (1241 190)  LC_7 Logic Functioning bit
 (46 14)  (1244 190)  (1244 190)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (1248 190)  (1248 190)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (1212 191)  (1212 191)  routing T_23_11.bnl_op_4 <X> T_23_11.lc_trk_g3_4
 (17 15)  (1215 191)  (1215 191)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (1216 191)  (1216 191)  routing T_23_11.tnl_op_5 <X> T_23_11.lc_trk_g3_5
 (22 15)  (1220 191)  (1220 191)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (1222 191)  (1222 191)  routing T_23_11.tnl_op_6 <X> T_23_11.lc_trk_g3_6
 (25 15)  (1223 191)  (1223 191)  routing T_23_11.tnl_op_6 <X> T_23_11.lc_trk_g3_6
 (27 15)  (1225 191)  (1225 191)  routing T_23_11.lc_trk_g3_0 <X> T_23_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (1226 191)  (1226 191)  routing T_23_11.lc_trk_g3_0 <X> T_23_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 191)  (1227 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (1229 191)  (1229 191)  routing T_23_11.lc_trk_g1_7 <X> T_23_11.wire_logic_cluster/lc_7/in_3
 (36 15)  (1234 191)  (1234 191)  LC_7 Logic Functioning bit
 (37 15)  (1235 191)  (1235 191)  LC_7 Logic Functioning bit
 (42 15)  (1240 191)  (1240 191)  LC_7 Logic Functioning bit
 (43 15)  (1241 191)  (1241 191)  LC_7 Logic Functioning bit


LogicTile_24_11

 (4 0)  (1256 176)  (1256 176)  routing T_24_11.sp4_v_t_37 <X> T_24_11.sp4_v_b_0
 (0 2)  (1252 178)  (1252 178)  routing T_24_11.glb_netwk_6 <X> T_24_11.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 178)  (1253 178)  routing T_24_11.glb_netwk_6 <X> T_24_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 178)  (1254 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 3)  (1260 179)  (1260 179)  routing T_24_11.sp4_h_l_36 <X> T_24_11.sp4_v_t_36
 (21 4)  (1273 180)  (1273 180)  routing T_24_11.sp4_v_b_3 <X> T_24_11.lc_trk_g1_3
 (22 4)  (1274 180)  (1274 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (1275 180)  (1275 180)  routing T_24_11.sp4_v_b_3 <X> T_24_11.lc_trk_g1_3
 (3 6)  (1255 182)  (1255 182)  routing T_24_11.sp12_h_r_0 <X> T_24_11.sp12_v_t_23
 (3 7)  (1255 183)  (1255 183)  routing T_24_11.sp12_h_r_0 <X> T_24_11.sp12_v_t_23
 (32 10)  (1284 186)  (1284 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 186)  (1286 186)  routing T_24_11.lc_trk_g1_3 <X> T_24_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 186)  (1288 186)  LC_5 Logic Functioning bit
 (37 10)  (1289 186)  (1289 186)  LC_5 Logic Functioning bit
 (38 10)  (1290 186)  (1290 186)  LC_5 Logic Functioning bit
 (39 10)  (1291 186)  (1291 186)  LC_5 Logic Functioning bit
 (45 10)  (1297 186)  (1297 186)  LC_5 Logic Functioning bit
 (46 10)  (1298 186)  (1298 186)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (1303 186)  (1303 186)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (3 11)  (1255 187)  (1255 187)  routing T_24_11.sp12_v_b_1 <X> T_24_11.sp12_h_l_22
 (13 11)  (1265 187)  (1265 187)  routing T_24_11.sp4_v_b_3 <X> T_24_11.sp4_h_l_45
 (31 11)  (1283 187)  (1283 187)  routing T_24_11.lc_trk_g1_3 <X> T_24_11.wire_logic_cluster/lc_5/in_3
 (36 11)  (1288 187)  (1288 187)  LC_5 Logic Functioning bit
 (37 11)  (1289 187)  (1289 187)  LC_5 Logic Functioning bit
 (38 11)  (1290 187)  (1290 187)  LC_5 Logic Functioning bit
 (39 11)  (1291 187)  (1291 187)  LC_5 Logic Functioning bit
 (47 11)  (1299 187)  (1299 187)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (48 11)  (1300 187)  (1300 187)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (6 12)  (1258 188)  (1258 188)  routing T_24_11.sp4_v_t_43 <X> T_24_11.sp4_v_b_9
 (5 13)  (1257 189)  (1257 189)  routing T_24_11.sp4_v_t_43 <X> T_24_11.sp4_v_b_9
 (1 14)  (1253 190)  (1253 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (1252 191)  (1252 191)  routing T_24_11.glb_netwk_2 <X> T_24_11.wire_logic_cluster/lc_7/s_r


RAM_Tile_25_11

 (7 1)  (1313 177)  (1313 177)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 178)  (1306 178)  routing T_25_11.glb_netwk_6 <X> T_25_11.wire_bram/ram/RCLK
 (1 2)  (1307 178)  (1307 178)  routing T_25_11.glb_netwk_6 <X> T_25_11.wire_bram/ram/RCLK
 (2 2)  (1308 178)  (1308 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (19 4)  (1325 180)  (1325 180)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_t_8 sp4_v_t_4
 (27 8)  (1333 184)  (1333 184)  routing T_25_11.lc_trk_g3_0 <X> T_25_11.wire_bram/ram/WDATA_11
 (28 8)  (1334 184)  (1334 184)  routing T_25_11.lc_trk_g3_0 <X> T_25_11.wire_bram/ram/WDATA_11
 (29 8)  (1335 184)  (1335 184)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_11
 (9 9)  (1315 185)  (1315 185)  routing T_25_11.sp4_v_t_46 <X> T_25_11.sp4_v_b_7
 (10 9)  (1316 185)  (1316 185)  routing T_25_11.sp4_v_t_46 <X> T_25_11.sp4_v_b_7
 (14 13)  (1320 189)  (1320 189)  routing T_25_11.sp4_r_v_b_40 <X> T_25_11.lc_trk_g3_0
 (17 13)  (1323 189)  (1323 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (0 14)  (1306 190)  (1306 190)  routing T_25_11.lc_trk_g3_5 <X> T_25_11.wire_bram/ram/RE
 (1 14)  (1307 190)  (1307 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (16 14)  (1322 190)  (1322 190)  routing T_25_11.sp4_v_t_24 <X> T_25_11.lc_trk_g3_5
 (17 14)  (1323 190)  (1323 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_24 lc_trk_g3_5
 (18 14)  (1324 190)  (1324 190)  routing T_25_11.sp4_v_t_24 <X> T_25_11.lc_trk_g3_5
 (0 15)  (1306 191)  (1306 191)  routing T_25_11.lc_trk_g3_5 <X> T_25_11.wire_bram/ram/RE
 (1 15)  (1307 191)  (1307 191)  routing T_25_11.lc_trk_g3_5 <X> T_25_11.wire_bram/ram/RE
 (18 15)  (1324 191)  (1324 191)  routing T_25_11.sp4_v_t_24 <X> T_25_11.lc_trk_g3_5


IO_Tile_33_11

 (17 3)  (1743 179)  (1743 179)  IOB_0 IO Functioning bit
 (17 5)  (1743 181)  (1743 181)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 185)  (1729 185)  IO control bit: IORIGHT_IE_0



LogicTile_3_10

 (19 9)  (145 169)  (145 169)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_11_10

 (3 14)  (549 174)  (549 174)  routing T_11_10.sp12_h_r_1 <X> T_11_10.sp12_v_t_22
 (3 15)  (549 175)  (549 175)  routing T_11_10.sp12_h_r_1 <X> T_11_10.sp12_v_t_22


LogicTile_17_10

 (14 2)  (888 162)  (888 162)  routing T_17_10.sp4_h_l_1 <X> T_17_10.lc_trk_g0_4
 (22 2)  (896 162)  (896 162)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (897 162)  (897 162)  routing T_17_10.sp4_h_r_7 <X> T_17_10.lc_trk_g0_7
 (24 2)  (898 162)  (898 162)  routing T_17_10.sp4_h_r_7 <X> T_17_10.lc_trk_g0_7
 (26 2)  (900 162)  (900 162)  routing T_17_10.lc_trk_g0_7 <X> T_17_10.wire_logic_cluster/lc_1/in_0
 (31 2)  (905 162)  (905 162)  routing T_17_10.lc_trk_g2_6 <X> T_17_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 162)  (906 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 162)  (907 162)  routing T_17_10.lc_trk_g2_6 <X> T_17_10.wire_logic_cluster/lc_1/in_3
 (37 2)  (911 162)  (911 162)  LC_1 Logic Functioning bit
 (39 2)  (913 162)  (913 162)  LC_1 Logic Functioning bit
 (41 2)  (915 162)  (915 162)  LC_1 Logic Functioning bit
 (43 2)  (917 162)  (917 162)  LC_1 Logic Functioning bit
 (15 3)  (889 163)  (889 163)  routing T_17_10.sp4_h_l_1 <X> T_17_10.lc_trk_g0_4
 (16 3)  (890 163)  (890 163)  routing T_17_10.sp4_h_l_1 <X> T_17_10.lc_trk_g0_4
 (17 3)  (891 163)  (891 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 3)  (895 163)  (895 163)  routing T_17_10.sp4_h_r_7 <X> T_17_10.lc_trk_g0_7
 (22 3)  (896 163)  (896 163)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (897 163)  (897 163)  routing T_17_10.sp4_h_r_6 <X> T_17_10.lc_trk_g0_6
 (24 3)  (898 163)  (898 163)  routing T_17_10.sp4_h_r_6 <X> T_17_10.lc_trk_g0_6
 (25 3)  (899 163)  (899 163)  routing T_17_10.sp4_h_r_6 <X> T_17_10.lc_trk_g0_6
 (26 3)  (900 163)  (900 163)  routing T_17_10.lc_trk_g0_7 <X> T_17_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 163)  (903 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 163)  (905 163)  routing T_17_10.lc_trk_g2_6 <X> T_17_10.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 163)  (910 163)  LC_1 Logic Functioning bit
 (38 3)  (912 163)  (912 163)  LC_1 Logic Functioning bit
 (40 3)  (914 163)  (914 163)  LC_1 Logic Functioning bit
 (42 3)  (916 163)  (916 163)  LC_1 Logic Functioning bit
 (14 4)  (888 164)  (888 164)  routing T_17_10.bnr_op_0 <X> T_17_10.lc_trk_g1_0
 (21 4)  (895 164)  (895 164)  routing T_17_10.sp12_h_r_3 <X> T_17_10.lc_trk_g1_3
 (22 4)  (896 164)  (896 164)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (898 164)  (898 164)  routing T_17_10.sp12_h_r_3 <X> T_17_10.lc_trk_g1_3
 (26 4)  (900 164)  (900 164)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_2/in_0
 (28 4)  (902 164)  (902 164)  routing T_17_10.lc_trk_g2_7 <X> T_17_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 164)  (903 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 164)  (904 164)  routing T_17_10.lc_trk_g2_7 <X> T_17_10.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 164)  (905 164)  routing T_17_10.lc_trk_g1_6 <X> T_17_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 164)  (906 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 164)  (908 164)  routing T_17_10.lc_trk_g1_6 <X> T_17_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 164)  (910 164)  LC_2 Logic Functioning bit
 (37 4)  (911 164)  (911 164)  LC_2 Logic Functioning bit
 (38 4)  (912 164)  (912 164)  LC_2 Logic Functioning bit
 (42 4)  (916 164)  (916 164)  LC_2 Logic Functioning bit
 (50 4)  (924 164)  (924 164)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (888 165)  (888 165)  routing T_17_10.bnr_op_0 <X> T_17_10.lc_trk_g1_0
 (17 5)  (891 165)  (891 165)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (21 5)  (895 165)  (895 165)  routing T_17_10.sp12_h_r_3 <X> T_17_10.lc_trk_g1_3
 (26 5)  (900 165)  (900 165)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 165)  (901 165)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 165)  (902 165)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 165)  (903 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 165)  (904 165)  routing T_17_10.lc_trk_g2_7 <X> T_17_10.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 165)  (905 165)  routing T_17_10.lc_trk_g1_6 <X> T_17_10.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 165)  (910 165)  LC_2 Logic Functioning bit
 (38 5)  (912 165)  (912 165)  LC_2 Logic Functioning bit
 (43 5)  (917 165)  (917 165)  LC_2 Logic Functioning bit
 (29 6)  (903 166)  (903 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 166)  (904 166)  routing T_17_10.lc_trk_g0_4 <X> T_17_10.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 166)  (905 166)  routing T_17_10.lc_trk_g0_6 <X> T_17_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 166)  (906 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (38 6)  (912 166)  (912 166)  LC_3 Logic Functioning bit
 (39 6)  (913 166)  (913 166)  LC_3 Logic Functioning bit
 (42 6)  (916 166)  (916 166)  LC_3 Logic Functioning bit
 (43 6)  (917 166)  (917 166)  LC_3 Logic Functioning bit
 (50 6)  (924 166)  (924 166)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (896 167)  (896 167)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (899 167)  (899 167)  routing T_17_10.sp4_r_v_b_30 <X> T_17_10.lc_trk_g1_6
 (27 7)  (901 167)  (901 167)  routing T_17_10.lc_trk_g1_0 <X> T_17_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 167)  (903 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 167)  (905 167)  routing T_17_10.lc_trk_g0_6 <X> T_17_10.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 167)  (910 167)  LC_3 Logic Functioning bit
 (37 7)  (911 167)  (911 167)  LC_3 Logic Functioning bit
 (40 7)  (914 167)  (914 167)  LC_3 Logic Functioning bit
 (41 7)  (915 167)  (915 167)  LC_3 Logic Functioning bit
 (22 10)  (896 170)  (896 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (897 170)  (897 170)  routing T_17_10.sp4_h_r_31 <X> T_17_10.lc_trk_g2_7
 (24 10)  (898 170)  (898 170)  routing T_17_10.sp4_h_r_31 <X> T_17_10.lc_trk_g2_7
 (21 11)  (895 171)  (895 171)  routing T_17_10.sp4_h_r_31 <X> T_17_10.lc_trk_g2_7
 (22 11)  (896 171)  (896 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 12)  (900 172)  (900 172)  routing T_17_10.lc_trk_g2_6 <X> T_17_10.wire_logic_cluster/lc_6/in_0
 (31 12)  (905 172)  (905 172)  routing T_17_10.lc_trk_g0_7 <X> T_17_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 172)  (906 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (37 12)  (911 172)  (911 172)  LC_6 Logic Functioning bit
 (39 12)  (913 172)  (913 172)  LC_6 Logic Functioning bit
 (41 12)  (915 172)  (915 172)  LC_6 Logic Functioning bit
 (43 12)  (917 172)  (917 172)  LC_6 Logic Functioning bit
 (26 13)  (900 173)  (900 173)  routing T_17_10.lc_trk_g2_6 <X> T_17_10.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 173)  (902 173)  routing T_17_10.lc_trk_g2_6 <X> T_17_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 173)  (903 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 173)  (905 173)  routing T_17_10.lc_trk_g0_7 <X> T_17_10.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 173)  (910 173)  LC_6 Logic Functioning bit
 (38 13)  (912 173)  (912 173)  LC_6 Logic Functioning bit
 (40 13)  (914 173)  (914 173)  LC_6 Logic Functioning bit
 (42 13)  (916 173)  (916 173)  LC_6 Logic Functioning bit
 (21 14)  (895 174)  (895 174)  routing T_17_10.sp4_v_t_26 <X> T_17_10.lc_trk_g3_7
 (22 14)  (896 174)  (896 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (897 174)  (897 174)  routing T_17_10.sp4_v_t_26 <X> T_17_10.lc_trk_g3_7
 (26 14)  (900 174)  (900 174)  routing T_17_10.lc_trk_g2_7 <X> T_17_10.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 174)  (901 174)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 174)  (902 174)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 174)  (903 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 174)  (904 174)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 174)  (906 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 174)  (908 174)  routing T_17_10.lc_trk_g1_3 <X> T_17_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 174)  (910 174)  LC_7 Logic Functioning bit
 (37 14)  (911 174)  (911 174)  LC_7 Logic Functioning bit
 (38 14)  (912 174)  (912 174)  LC_7 Logic Functioning bit
 (42 14)  (916 174)  (916 174)  LC_7 Logic Functioning bit
 (50 14)  (924 174)  (924 174)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (895 175)  (895 175)  routing T_17_10.sp4_v_t_26 <X> T_17_10.lc_trk_g3_7
 (26 15)  (900 175)  (900 175)  routing T_17_10.lc_trk_g2_7 <X> T_17_10.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 175)  (902 175)  routing T_17_10.lc_trk_g2_7 <X> T_17_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 175)  (903 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 175)  (904 175)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 175)  (905 175)  routing T_17_10.lc_trk_g1_3 <X> T_17_10.wire_logic_cluster/lc_7/in_3
 (37 15)  (911 175)  (911 175)  LC_7 Logic Functioning bit
 (39 15)  (913 175)  (913 175)  LC_7 Logic Functioning bit
 (42 15)  (916 175)  (916 175)  LC_7 Logic Functioning bit
 (53 15)  (927 175)  (927 175)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_18_10

 (26 0)  (954 160)  (954 160)  routing T_18_10.lc_trk_g1_5 <X> T_18_10.wire_logic_cluster/lc_0/in_0
 (28 0)  (956 160)  (956 160)  routing T_18_10.lc_trk_g2_5 <X> T_18_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 160)  (957 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 160)  (958 160)  routing T_18_10.lc_trk_g2_5 <X> T_18_10.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 160)  (959 160)  routing T_18_10.lc_trk_g2_7 <X> T_18_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 160)  (960 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 160)  (961 160)  routing T_18_10.lc_trk_g2_7 <X> T_18_10.wire_logic_cluster/lc_0/in_3
 (40 0)  (968 160)  (968 160)  LC_0 Logic Functioning bit
 (41 0)  (969 160)  (969 160)  LC_0 Logic Functioning bit
 (42 0)  (970 160)  (970 160)  LC_0 Logic Functioning bit
 (43 0)  (971 160)  (971 160)  LC_0 Logic Functioning bit
 (22 1)  (950 161)  (950 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (951 161)  (951 161)  routing T_18_10.sp4_v_b_18 <X> T_18_10.lc_trk_g0_2
 (24 1)  (952 161)  (952 161)  routing T_18_10.sp4_v_b_18 <X> T_18_10.lc_trk_g0_2
 (27 1)  (955 161)  (955 161)  routing T_18_10.lc_trk_g1_5 <X> T_18_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 161)  (957 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 161)  (959 161)  routing T_18_10.lc_trk_g2_7 <X> T_18_10.wire_logic_cluster/lc_0/in_3
 (36 1)  (964 161)  (964 161)  LC_0 Logic Functioning bit
 (37 1)  (965 161)  (965 161)  LC_0 Logic Functioning bit
 (38 1)  (966 161)  (966 161)  LC_0 Logic Functioning bit
 (39 1)  (967 161)  (967 161)  LC_0 Logic Functioning bit
 (17 2)  (945 162)  (945 162)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (25 2)  (953 162)  (953 162)  routing T_18_10.sp4_h_l_11 <X> T_18_10.lc_trk_g0_6
 (27 2)  (955 162)  (955 162)  routing T_18_10.lc_trk_g3_5 <X> T_18_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 162)  (956 162)  routing T_18_10.lc_trk_g3_5 <X> T_18_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 162)  (957 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 162)  (958 162)  routing T_18_10.lc_trk_g3_5 <X> T_18_10.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 162)  (960 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 162)  (962 162)  routing T_18_10.lc_trk_g1_3 <X> T_18_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 162)  (964 162)  LC_1 Logic Functioning bit
 (39 2)  (967 162)  (967 162)  LC_1 Logic Functioning bit
 (42 2)  (970 162)  (970 162)  LC_1 Logic Functioning bit
 (43 2)  (971 162)  (971 162)  LC_1 Logic Functioning bit
 (18 3)  (946 163)  (946 163)  routing T_18_10.sp4_r_v_b_29 <X> T_18_10.lc_trk_g0_5
 (22 3)  (950 163)  (950 163)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (951 163)  (951 163)  routing T_18_10.sp4_h_l_11 <X> T_18_10.lc_trk_g0_6
 (24 3)  (952 163)  (952 163)  routing T_18_10.sp4_h_l_11 <X> T_18_10.lc_trk_g0_6
 (25 3)  (953 163)  (953 163)  routing T_18_10.sp4_h_l_11 <X> T_18_10.lc_trk_g0_6
 (26 3)  (954 163)  (954 163)  routing T_18_10.lc_trk_g1_2 <X> T_18_10.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 163)  (955 163)  routing T_18_10.lc_trk_g1_2 <X> T_18_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 163)  (957 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 163)  (959 163)  routing T_18_10.lc_trk_g1_3 <X> T_18_10.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 163)  (960 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (961 163)  (961 163)  routing T_18_10.lc_trk_g2_3 <X> T_18_10.input_2_1
 (35 3)  (963 163)  (963 163)  routing T_18_10.lc_trk_g2_3 <X> T_18_10.input_2_1
 (36 3)  (964 163)  (964 163)  LC_1 Logic Functioning bit
 (39 3)  (967 163)  (967 163)  LC_1 Logic Functioning bit
 (40 3)  (968 163)  (968 163)  LC_1 Logic Functioning bit
 (41 3)  (969 163)  (969 163)  LC_1 Logic Functioning bit
 (14 4)  (942 164)  (942 164)  routing T_18_10.wire_logic_cluster/lc_0/out <X> T_18_10.lc_trk_g1_0
 (22 4)  (950 164)  (950 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (951 164)  (951 164)  routing T_18_10.sp4_v_b_19 <X> T_18_10.lc_trk_g1_3
 (24 4)  (952 164)  (952 164)  routing T_18_10.sp4_v_b_19 <X> T_18_10.lc_trk_g1_3
 (25 4)  (953 164)  (953 164)  routing T_18_10.sp4_h_r_10 <X> T_18_10.lc_trk_g1_2
 (27 4)  (955 164)  (955 164)  routing T_18_10.lc_trk_g1_6 <X> T_18_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 164)  (957 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 164)  (958 164)  routing T_18_10.lc_trk_g1_6 <X> T_18_10.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 164)  (960 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 164)  (961 164)  routing T_18_10.lc_trk_g2_1 <X> T_18_10.wire_logic_cluster/lc_2/in_3
 (37 4)  (965 164)  (965 164)  LC_2 Logic Functioning bit
 (39 4)  (967 164)  (967 164)  LC_2 Logic Functioning bit
 (41 4)  (969 164)  (969 164)  LC_2 Logic Functioning bit
 (43 4)  (971 164)  (971 164)  LC_2 Logic Functioning bit
 (50 4)  (978 164)  (978 164)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (945 165)  (945 165)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (950 165)  (950 165)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (951 165)  (951 165)  routing T_18_10.sp4_h_r_10 <X> T_18_10.lc_trk_g1_2
 (24 5)  (952 165)  (952 165)  routing T_18_10.sp4_h_r_10 <X> T_18_10.lc_trk_g1_2
 (28 5)  (956 165)  (956 165)  routing T_18_10.lc_trk_g2_0 <X> T_18_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 165)  (957 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 165)  (958 165)  routing T_18_10.lc_trk_g1_6 <X> T_18_10.wire_logic_cluster/lc_2/in_1
 (36 5)  (964 165)  (964 165)  LC_2 Logic Functioning bit
 (38 5)  (966 165)  (966 165)  LC_2 Logic Functioning bit
 (42 5)  (970 165)  (970 165)  LC_2 Logic Functioning bit
 (43 5)  (971 165)  (971 165)  LC_2 Logic Functioning bit
 (15 6)  (943 166)  (943 166)  routing T_18_10.sp4_h_r_13 <X> T_18_10.lc_trk_g1_5
 (16 6)  (944 166)  (944 166)  routing T_18_10.sp4_h_r_13 <X> T_18_10.lc_trk_g1_5
 (17 6)  (945 166)  (945 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (946 166)  (946 166)  routing T_18_10.sp4_h_r_13 <X> T_18_10.lc_trk_g1_5
 (21 6)  (949 166)  (949 166)  routing T_18_10.bnr_op_7 <X> T_18_10.lc_trk_g1_7
 (22 6)  (950 166)  (950 166)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (26 6)  (954 166)  (954 166)  routing T_18_10.lc_trk_g2_7 <X> T_18_10.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 166)  (955 166)  routing T_18_10.lc_trk_g3_1 <X> T_18_10.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 166)  (956 166)  routing T_18_10.lc_trk_g3_1 <X> T_18_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 166)  (957 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 166)  (959 166)  routing T_18_10.lc_trk_g1_7 <X> T_18_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 166)  (960 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 166)  (962 166)  routing T_18_10.lc_trk_g1_7 <X> T_18_10.wire_logic_cluster/lc_3/in_3
 (38 6)  (966 166)  (966 166)  LC_3 Logic Functioning bit
 (39 6)  (967 166)  (967 166)  LC_3 Logic Functioning bit
 (42 6)  (970 166)  (970 166)  LC_3 Logic Functioning bit
 (43 6)  (971 166)  (971 166)  LC_3 Logic Functioning bit
 (50 6)  (978 166)  (978 166)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (949 167)  (949 167)  routing T_18_10.bnr_op_7 <X> T_18_10.lc_trk_g1_7
 (22 7)  (950 167)  (950 167)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (953 167)  (953 167)  routing T_18_10.sp4_r_v_b_30 <X> T_18_10.lc_trk_g1_6
 (26 7)  (954 167)  (954 167)  routing T_18_10.lc_trk_g2_7 <X> T_18_10.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 167)  (956 167)  routing T_18_10.lc_trk_g2_7 <X> T_18_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 167)  (957 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 167)  (959 167)  routing T_18_10.lc_trk_g1_7 <X> T_18_10.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 167)  (964 167)  LC_3 Logic Functioning bit
 (37 7)  (965 167)  (965 167)  LC_3 Logic Functioning bit
 (40 7)  (968 167)  (968 167)  LC_3 Logic Functioning bit
 (41 7)  (969 167)  (969 167)  LC_3 Logic Functioning bit
 (15 8)  (943 168)  (943 168)  routing T_18_10.tnr_op_1 <X> T_18_10.lc_trk_g2_1
 (17 8)  (945 168)  (945 168)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (950 168)  (950 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (951 168)  (951 168)  routing T_18_10.sp4_v_t_30 <X> T_18_10.lc_trk_g2_3
 (24 8)  (952 168)  (952 168)  routing T_18_10.sp4_v_t_30 <X> T_18_10.lc_trk_g2_3
 (26 8)  (954 168)  (954 168)  routing T_18_10.lc_trk_g3_7 <X> T_18_10.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 168)  (955 168)  routing T_18_10.lc_trk_g1_6 <X> T_18_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 168)  (957 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 168)  (958 168)  routing T_18_10.lc_trk_g1_6 <X> T_18_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 168)  (960 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 168)  (962 168)  routing T_18_10.lc_trk_g1_0 <X> T_18_10.wire_logic_cluster/lc_4/in_3
 (38 8)  (966 168)  (966 168)  LC_4 Logic Functioning bit
 (39 8)  (967 168)  (967 168)  LC_4 Logic Functioning bit
 (42 8)  (970 168)  (970 168)  LC_4 Logic Functioning bit
 (43 8)  (971 168)  (971 168)  LC_4 Logic Functioning bit
 (50 8)  (978 168)  (978 168)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (942 169)  (942 169)  routing T_18_10.sp4_r_v_b_32 <X> T_18_10.lc_trk_g2_0
 (17 9)  (945 169)  (945 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (26 9)  (954 169)  (954 169)  routing T_18_10.lc_trk_g3_7 <X> T_18_10.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 169)  (955 169)  routing T_18_10.lc_trk_g3_7 <X> T_18_10.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 169)  (956 169)  routing T_18_10.lc_trk_g3_7 <X> T_18_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 169)  (957 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 169)  (958 169)  routing T_18_10.lc_trk_g1_6 <X> T_18_10.wire_logic_cluster/lc_4/in_1
 (36 9)  (964 169)  (964 169)  LC_4 Logic Functioning bit
 (39 9)  (967 169)  (967 169)  LC_4 Logic Functioning bit
 (40 9)  (968 169)  (968 169)  LC_4 Logic Functioning bit
 (43 9)  (971 169)  (971 169)  LC_4 Logic Functioning bit
 (17 10)  (945 170)  (945 170)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (946 170)  (946 170)  routing T_18_10.wire_logic_cluster/lc_5/out <X> T_18_10.lc_trk_g2_5
 (21 10)  (949 170)  (949 170)  routing T_18_10.rgt_op_7 <X> T_18_10.lc_trk_g2_7
 (22 10)  (950 170)  (950 170)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (952 170)  (952 170)  routing T_18_10.rgt_op_7 <X> T_18_10.lc_trk_g2_7
 (25 10)  (953 170)  (953 170)  routing T_18_10.rgt_op_6 <X> T_18_10.lc_trk_g2_6
 (28 10)  (956 170)  (956 170)  routing T_18_10.lc_trk_g2_4 <X> T_18_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 170)  (957 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 170)  (958 170)  routing T_18_10.lc_trk_g2_4 <X> T_18_10.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 170)  (959 170)  routing T_18_10.lc_trk_g2_6 <X> T_18_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 170)  (960 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 170)  (961 170)  routing T_18_10.lc_trk_g2_6 <X> T_18_10.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 170)  (963 170)  routing T_18_10.lc_trk_g1_6 <X> T_18_10.input_2_5
 (37 10)  (965 170)  (965 170)  LC_5 Logic Functioning bit
 (52 10)  (980 170)  (980 170)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (15 11)  (943 171)  (943 171)  routing T_18_10.tnr_op_4 <X> T_18_10.lc_trk_g2_4
 (17 11)  (945 171)  (945 171)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (950 171)  (950 171)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (952 171)  (952 171)  routing T_18_10.rgt_op_6 <X> T_18_10.lc_trk_g2_6
 (26 11)  (954 171)  (954 171)  routing T_18_10.lc_trk_g3_2 <X> T_18_10.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 171)  (955 171)  routing T_18_10.lc_trk_g3_2 <X> T_18_10.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 171)  (956 171)  routing T_18_10.lc_trk_g3_2 <X> T_18_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 171)  (957 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 171)  (959 171)  routing T_18_10.lc_trk_g2_6 <X> T_18_10.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 171)  (960 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (962 171)  (962 171)  routing T_18_10.lc_trk_g1_6 <X> T_18_10.input_2_5
 (35 11)  (963 171)  (963 171)  routing T_18_10.lc_trk_g1_6 <X> T_18_10.input_2_5
 (36 11)  (964 171)  (964 171)  LC_5 Logic Functioning bit
 (37 11)  (965 171)  (965 171)  LC_5 Logic Functioning bit
 (38 11)  (966 171)  (966 171)  LC_5 Logic Functioning bit
 (39 11)  (967 171)  (967 171)  LC_5 Logic Functioning bit
 (41 11)  (969 171)  (969 171)  LC_5 Logic Functioning bit
 (42 11)  (970 171)  (970 171)  LC_5 Logic Functioning bit
 (43 11)  (971 171)  (971 171)  LC_5 Logic Functioning bit
 (15 12)  (943 172)  (943 172)  routing T_18_10.rgt_op_1 <X> T_18_10.lc_trk_g3_1
 (17 12)  (945 172)  (945 172)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (946 172)  (946 172)  routing T_18_10.rgt_op_1 <X> T_18_10.lc_trk_g3_1
 (25 12)  (953 172)  (953 172)  routing T_18_10.sp4_h_r_42 <X> T_18_10.lc_trk_g3_2
 (26 12)  (954 172)  (954 172)  routing T_18_10.lc_trk_g1_5 <X> T_18_10.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 172)  (955 172)  routing T_18_10.lc_trk_g1_6 <X> T_18_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 172)  (957 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 172)  (958 172)  routing T_18_10.lc_trk_g1_6 <X> T_18_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 172)  (960 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 172)  (961 172)  routing T_18_10.lc_trk_g3_2 <X> T_18_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 172)  (962 172)  routing T_18_10.lc_trk_g3_2 <X> T_18_10.wire_logic_cluster/lc_6/in_3
 (38 12)  (966 172)  (966 172)  LC_6 Logic Functioning bit
 (39 12)  (967 172)  (967 172)  LC_6 Logic Functioning bit
 (42 12)  (970 172)  (970 172)  LC_6 Logic Functioning bit
 (43 12)  (971 172)  (971 172)  LC_6 Logic Functioning bit
 (50 12)  (978 172)  (978 172)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (936 173)  (936 173)  routing T_18_10.sp4_h_r_10 <X> T_18_10.sp4_v_b_10
 (22 13)  (950 173)  (950 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (951 173)  (951 173)  routing T_18_10.sp4_h_r_42 <X> T_18_10.lc_trk_g3_2
 (24 13)  (952 173)  (952 173)  routing T_18_10.sp4_h_r_42 <X> T_18_10.lc_trk_g3_2
 (25 13)  (953 173)  (953 173)  routing T_18_10.sp4_h_r_42 <X> T_18_10.lc_trk_g3_2
 (27 13)  (955 173)  (955 173)  routing T_18_10.lc_trk_g1_5 <X> T_18_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 173)  (957 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 173)  (958 173)  routing T_18_10.lc_trk_g1_6 <X> T_18_10.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 173)  (959 173)  routing T_18_10.lc_trk_g3_2 <X> T_18_10.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 173)  (964 173)  LC_6 Logic Functioning bit
 (37 13)  (965 173)  (965 173)  LC_6 Logic Functioning bit
 (40 13)  (968 173)  (968 173)  LC_6 Logic Functioning bit
 (41 13)  (969 173)  (969 173)  LC_6 Logic Functioning bit
 (15 14)  (943 174)  (943 174)  routing T_18_10.rgt_op_5 <X> T_18_10.lc_trk_g3_5
 (17 14)  (945 174)  (945 174)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (946 174)  (946 174)  routing T_18_10.rgt_op_5 <X> T_18_10.lc_trk_g3_5
 (22 14)  (950 174)  (950 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (954 174)  (954 174)  routing T_18_10.lc_trk_g0_5 <X> T_18_10.wire_logic_cluster/lc_7/in_0
 (29 14)  (957 174)  (957 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 174)  (959 174)  routing T_18_10.lc_trk_g0_6 <X> T_18_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 174)  (960 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (963 174)  (963 174)  routing T_18_10.lc_trk_g1_6 <X> T_18_10.input_2_7
 (36 14)  (964 174)  (964 174)  LC_7 Logic Functioning bit
 (37 14)  (965 174)  (965 174)  LC_7 Logic Functioning bit
 (40 14)  (968 174)  (968 174)  LC_7 Logic Functioning bit
 (41 14)  (969 174)  (969 174)  LC_7 Logic Functioning bit
 (8 15)  (936 175)  (936 175)  routing T_18_10.sp4_h_r_10 <X> T_18_10.sp4_v_t_47
 (9 15)  (937 175)  (937 175)  routing T_18_10.sp4_h_r_10 <X> T_18_10.sp4_v_t_47
 (29 15)  (957 175)  (957 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 175)  (958 175)  routing T_18_10.lc_trk_g0_2 <X> T_18_10.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 175)  (959 175)  routing T_18_10.lc_trk_g0_6 <X> T_18_10.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 175)  (960 175)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (962 175)  (962 175)  routing T_18_10.lc_trk_g1_6 <X> T_18_10.input_2_7
 (35 15)  (963 175)  (963 175)  routing T_18_10.lc_trk_g1_6 <X> T_18_10.input_2_7
 (38 15)  (966 175)  (966 175)  LC_7 Logic Functioning bit
 (39 15)  (967 175)  (967 175)  LC_7 Logic Functioning bit
 (42 15)  (970 175)  (970 175)  LC_7 Logic Functioning bit
 (43 15)  (971 175)  (971 175)  LC_7 Logic Functioning bit


LogicTile_19_10

 (3 0)  (985 160)  (985 160)  routing T_19_10.sp12_v_t_23 <X> T_19_10.sp12_v_b_0
 (22 0)  (1004 160)  (1004 160)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (27 0)  (1009 160)  (1009 160)  routing T_19_10.lc_trk_g3_6 <X> T_19_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 160)  (1010 160)  routing T_19_10.lc_trk_g3_6 <X> T_19_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 160)  (1011 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 160)  (1012 160)  routing T_19_10.lc_trk_g3_6 <X> T_19_10.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 160)  (1014 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 160)  (1015 160)  routing T_19_10.lc_trk_g2_1 <X> T_19_10.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 160)  (1017 160)  routing T_19_10.lc_trk_g3_5 <X> T_19_10.input_2_0
 (37 0)  (1019 160)  (1019 160)  LC_0 Logic Functioning bit
 (38 0)  (1020 160)  (1020 160)  LC_0 Logic Functioning bit
 (40 0)  (1022 160)  (1022 160)  LC_0 Logic Functioning bit
 (41 0)  (1023 160)  (1023 160)  LC_0 Logic Functioning bit
 (21 1)  (1003 161)  (1003 161)  routing T_19_10.sp4_r_v_b_32 <X> T_19_10.lc_trk_g0_3
 (22 1)  (1004 161)  (1004 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (27 1)  (1009 161)  (1009 161)  routing T_19_10.lc_trk_g3_1 <X> T_19_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 161)  (1010 161)  routing T_19_10.lc_trk_g3_1 <X> T_19_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 161)  (1011 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 161)  (1012 161)  routing T_19_10.lc_trk_g3_6 <X> T_19_10.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 161)  (1014 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (1015 161)  (1015 161)  routing T_19_10.lc_trk_g3_5 <X> T_19_10.input_2_0
 (34 1)  (1016 161)  (1016 161)  routing T_19_10.lc_trk_g3_5 <X> T_19_10.input_2_0
 (37 1)  (1019 161)  (1019 161)  LC_0 Logic Functioning bit
 (38 1)  (1020 161)  (1020 161)  LC_0 Logic Functioning bit
 (42 1)  (1024 161)  (1024 161)  LC_0 Logic Functioning bit
 (43 1)  (1025 161)  (1025 161)  LC_0 Logic Functioning bit
 (17 2)  (999 162)  (999 162)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (27 2)  (1009 162)  (1009 162)  routing T_19_10.lc_trk_g1_1 <X> T_19_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 162)  (1011 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 162)  (1014 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 162)  (1015 162)  routing T_19_10.lc_trk_g2_0 <X> T_19_10.wire_logic_cluster/lc_1/in_3
 (38 2)  (1020 162)  (1020 162)  LC_1 Logic Functioning bit
 (39 2)  (1021 162)  (1021 162)  LC_1 Logic Functioning bit
 (41 2)  (1023 162)  (1023 162)  LC_1 Logic Functioning bit
 (42 2)  (1024 162)  (1024 162)  LC_1 Logic Functioning bit
 (50 2)  (1032 162)  (1032 162)  Cascade bit: LH_LC01_inmux02_5

 (18 3)  (1000 163)  (1000 163)  routing T_19_10.sp4_r_v_b_29 <X> T_19_10.lc_trk_g0_5
 (26 3)  (1008 163)  (1008 163)  routing T_19_10.lc_trk_g0_3 <X> T_19_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 163)  (1011 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (38 3)  (1020 163)  (1020 163)  LC_1 Logic Functioning bit
 (39 3)  (1021 163)  (1021 163)  LC_1 Logic Functioning bit
 (42 3)  (1024 163)  (1024 163)  LC_1 Logic Functioning bit
 (43 3)  (1025 163)  (1025 163)  LC_1 Logic Functioning bit
 (15 4)  (997 164)  (997 164)  routing T_19_10.top_op_1 <X> T_19_10.lc_trk_g1_1
 (17 4)  (999 164)  (999 164)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (28 4)  (1010 164)  (1010 164)  routing T_19_10.lc_trk_g2_5 <X> T_19_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 164)  (1011 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 164)  (1012 164)  routing T_19_10.lc_trk_g2_5 <X> T_19_10.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 164)  (1014 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 164)  (1015 164)  routing T_19_10.lc_trk_g2_1 <X> T_19_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 164)  (1018 164)  LC_2 Logic Functioning bit
 (38 4)  (1020 164)  (1020 164)  LC_2 Logic Functioning bit
 (40 4)  (1022 164)  (1022 164)  LC_2 Logic Functioning bit
 (41 4)  (1023 164)  (1023 164)  LC_2 Logic Functioning bit
 (42 4)  (1024 164)  (1024 164)  LC_2 Logic Functioning bit
 (43 4)  (1025 164)  (1025 164)  LC_2 Logic Functioning bit
 (18 5)  (1000 165)  (1000 165)  routing T_19_10.top_op_1 <X> T_19_10.lc_trk_g1_1
 (27 5)  (1009 165)  (1009 165)  routing T_19_10.lc_trk_g3_1 <X> T_19_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 165)  (1010 165)  routing T_19_10.lc_trk_g3_1 <X> T_19_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 165)  (1011 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (1018 165)  (1018 165)  LC_2 Logic Functioning bit
 (38 5)  (1020 165)  (1020 165)  LC_2 Logic Functioning bit
 (47 5)  (1029 165)  (1029 165)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (17 6)  (999 166)  (999 166)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1000 166)  (1000 166)  routing T_19_10.wire_logic_cluster/lc_5/out <X> T_19_10.lc_trk_g1_5
 (28 6)  (1010 166)  (1010 166)  routing T_19_10.lc_trk_g2_6 <X> T_19_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 166)  (1011 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 166)  (1012 166)  routing T_19_10.lc_trk_g2_6 <X> T_19_10.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 166)  (1013 166)  routing T_19_10.lc_trk_g2_4 <X> T_19_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 166)  (1014 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 166)  (1015 166)  routing T_19_10.lc_trk_g2_4 <X> T_19_10.wire_logic_cluster/lc_3/in_3
 (38 6)  (1020 166)  (1020 166)  LC_3 Logic Functioning bit
 (41 6)  (1023 166)  (1023 166)  LC_3 Logic Functioning bit
 (42 6)  (1024 166)  (1024 166)  LC_3 Logic Functioning bit
 (14 7)  (996 167)  (996 167)  routing T_19_10.top_op_4 <X> T_19_10.lc_trk_g1_4
 (15 7)  (997 167)  (997 167)  routing T_19_10.top_op_4 <X> T_19_10.lc_trk_g1_4
 (17 7)  (999 167)  (999 167)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (27 7)  (1009 167)  (1009 167)  routing T_19_10.lc_trk_g3_0 <X> T_19_10.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 167)  (1010 167)  routing T_19_10.lc_trk_g3_0 <X> T_19_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 167)  (1011 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 167)  (1012 167)  routing T_19_10.lc_trk_g2_6 <X> T_19_10.wire_logic_cluster/lc_3/in_1
 (32 7)  (1014 167)  (1014 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1017 167)  (1017 167)  routing T_19_10.lc_trk_g0_3 <X> T_19_10.input_2_3
 (36 7)  (1018 167)  (1018 167)  LC_3 Logic Functioning bit
 (39 7)  (1021 167)  (1021 167)  LC_3 Logic Functioning bit
 (40 7)  (1022 167)  (1022 167)  LC_3 Logic Functioning bit
 (41 7)  (1023 167)  (1023 167)  LC_3 Logic Functioning bit
 (43 7)  (1025 167)  (1025 167)  LC_3 Logic Functioning bit
 (15 8)  (997 168)  (997 168)  routing T_19_10.rgt_op_1 <X> T_19_10.lc_trk_g2_1
 (17 8)  (999 168)  (999 168)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1000 168)  (1000 168)  routing T_19_10.rgt_op_1 <X> T_19_10.lc_trk_g2_1
 (27 8)  (1009 168)  (1009 168)  routing T_19_10.lc_trk_g1_4 <X> T_19_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 168)  (1011 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 168)  (1012 168)  routing T_19_10.lc_trk_g1_4 <X> T_19_10.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 168)  (1013 168)  routing T_19_10.lc_trk_g3_6 <X> T_19_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 168)  (1014 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 168)  (1015 168)  routing T_19_10.lc_trk_g3_6 <X> T_19_10.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 168)  (1016 168)  routing T_19_10.lc_trk_g3_6 <X> T_19_10.wire_logic_cluster/lc_4/in_3
 (37 8)  (1019 168)  (1019 168)  LC_4 Logic Functioning bit
 (39 8)  (1021 168)  (1021 168)  LC_4 Logic Functioning bit
 (41 8)  (1023 168)  (1023 168)  LC_4 Logic Functioning bit
 (43 8)  (1025 168)  (1025 168)  LC_4 Logic Functioning bit
 (46 8)  (1028 168)  (1028 168)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (1030 168)  (1030 168)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (15 9)  (997 169)  (997 169)  routing T_19_10.tnr_op_0 <X> T_19_10.lc_trk_g2_0
 (17 9)  (999 169)  (999 169)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (1004 169)  (1004 169)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (1006 169)  (1006 169)  routing T_19_10.tnr_op_2 <X> T_19_10.lc_trk_g2_2
 (28 9)  (1010 169)  (1010 169)  routing T_19_10.lc_trk_g2_0 <X> T_19_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 169)  (1011 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 169)  (1013 169)  routing T_19_10.lc_trk_g3_6 <X> T_19_10.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 169)  (1014 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (1017 169)  (1017 169)  routing T_19_10.lc_trk_g0_2 <X> T_19_10.input_2_4
 (38 9)  (1020 169)  (1020 169)  LC_4 Logic Functioning bit
 (40 9)  (1022 169)  (1022 169)  LC_4 Logic Functioning bit
 (42 9)  (1024 169)  (1024 169)  LC_4 Logic Functioning bit
 (43 9)  (1025 169)  (1025 169)  LC_4 Logic Functioning bit
 (8 10)  (990 170)  (990 170)  routing T_19_10.sp4_h_r_11 <X> T_19_10.sp4_h_l_42
 (10 10)  (992 170)  (992 170)  routing T_19_10.sp4_h_r_11 <X> T_19_10.sp4_h_l_42
 (14 10)  (996 170)  (996 170)  routing T_19_10.rgt_op_4 <X> T_19_10.lc_trk_g2_4
 (15 10)  (997 170)  (997 170)  routing T_19_10.tnr_op_5 <X> T_19_10.lc_trk_g2_5
 (17 10)  (999 170)  (999 170)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (25 10)  (1007 170)  (1007 170)  routing T_19_10.sp4_v_b_30 <X> T_19_10.lc_trk_g2_6
 (26 10)  (1008 170)  (1008 170)  routing T_19_10.lc_trk_g2_5 <X> T_19_10.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 170)  (1009 170)  routing T_19_10.lc_trk_g3_3 <X> T_19_10.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 170)  (1010 170)  routing T_19_10.lc_trk_g3_3 <X> T_19_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 170)  (1011 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 170)  (1014 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 170)  (1015 170)  routing T_19_10.lc_trk_g2_2 <X> T_19_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 170)  (1018 170)  LC_5 Logic Functioning bit
 (38 10)  (1020 170)  (1020 170)  LC_5 Logic Functioning bit
 (48 10)  (1030 170)  (1030 170)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (15 11)  (997 171)  (997 171)  routing T_19_10.rgt_op_4 <X> T_19_10.lc_trk_g2_4
 (17 11)  (999 171)  (999 171)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (1004 171)  (1004 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1005 171)  (1005 171)  routing T_19_10.sp4_v_b_30 <X> T_19_10.lc_trk_g2_6
 (28 11)  (1010 171)  (1010 171)  routing T_19_10.lc_trk_g2_5 <X> T_19_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 171)  (1011 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 171)  (1012 171)  routing T_19_10.lc_trk_g3_3 <X> T_19_10.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 171)  (1013 171)  routing T_19_10.lc_trk_g2_2 <X> T_19_10.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 171)  (1018 171)  LC_5 Logic Functioning bit
 (37 11)  (1019 171)  (1019 171)  LC_5 Logic Functioning bit
 (38 11)  (1020 171)  (1020 171)  LC_5 Logic Functioning bit
 (39 11)  (1021 171)  (1021 171)  LC_5 Logic Functioning bit
 (40 11)  (1022 171)  (1022 171)  LC_5 Logic Functioning bit
 (42 11)  (1024 171)  (1024 171)  LC_5 Logic Functioning bit
 (14 12)  (996 172)  (996 172)  routing T_19_10.rgt_op_0 <X> T_19_10.lc_trk_g3_0
 (15 12)  (997 172)  (997 172)  routing T_19_10.tnr_op_1 <X> T_19_10.lc_trk_g3_1
 (17 12)  (999 172)  (999 172)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 12)  (1004 172)  (1004 172)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (1006 172)  (1006 172)  routing T_19_10.tnr_op_3 <X> T_19_10.lc_trk_g3_3
 (29 12)  (1011 172)  (1011 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 172)  (1012 172)  routing T_19_10.lc_trk_g0_5 <X> T_19_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 172)  (1014 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 172)  (1015 172)  routing T_19_10.lc_trk_g2_1 <X> T_19_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 172)  (1018 172)  LC_6 Logic Functioning bit
 (39 12)  (1021 172)  (1021 172)  LC_6 Logic Functioning bit
 (42 12)  (1024 172)  (1024 172)  LC_6 Logic Functioning bit
 (43 12)  (1025 172)  (1025 172)  LC_6 Logic Functioning bit
 (50 12)  (1032 172)  (1032 172)  Cascade bit: LH_LC06_inmux02_5

 (12 13)  (994 173)  (994 173)  routing T_19_10.sp4_h_r_11 <X> T_19_10.sp4_v_b_11
 (15 13)  (997 173)  (997 173)  routing T_19_10.rgt_op_0 <X> T_19_10.lc_trk_g3_0
 (17 13)  (999 173)  (999 173)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (27 13)  (1009 173)  (1009 173)  routing T_19_10.lc_trk_g3_1 <X> T_19_10.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 173)  (1010 173)  routing T_19_10.lc_trk_g3_1 <X> T_19_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 173)  (1011 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (36 13)  (1018 173)  (1018 173)  LC_6 Logic Functioning bit
 (39 13)  (1021 173)  (1021 173)  LC_6 Logic Functioning bit
 (40 13)  (1022 173)  (1022 173)  LC_6 Logic Functioning bit
 (41 13)  (1023 173)  (1023 173)  LC_6 Logic Functioning bit
 (13 14)  (995 174)  (995 174)  routing T_19_10.sp4_h_r_11 <X> T_19_10.sp4_v_t_46
 (17 14)  (999 174)  (999 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (27 14)  (1009 174)  (1009 174)  routing T_19_10.lc_trk_g1_5 <X> T_19_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 174)  (1011 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 174)  (1012 174)  routing T_19_10.lc_trk_g1_5 <X> T_19_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 174)  (1014 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 174)  (1015 174)  routing T_19_10.lc_trk_g3_1 <X> T_19_10.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 174)  (1016 174)  routing T_19_10.lc_trk_g3_1 <X> T_19_10.wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 174)  (1017 174)  routing T_19_10.lc_trk_g0_5 <X> T_19_10.input_2_7
 (37 14)  (1019 174)  (1019 174)  LC_7 Logic Functioning bit
 (38 14)  (1020 174)  (1020 174)  LC_7 Logic Functioning bit
 (40 14)  (1022 174)  (1022 174)  LC_7 Logic Functioning bit
 (41 14)  (1023 174)  (1023 174)  LC_7 Logic Functioning bit
 (46 14)  (1028 174)  (1028 174)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (51 14)  (1033 174)  (1033 174)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (1034 174)  (1034 174)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (12 15)  (994 175)  (994 175)  routing T_19_10.sp4_h_r_11 <X> T_19_10.sp4_v_t_46
 (22 15)  (1004 175)  (1004 175)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (1006 175)  (1006 175)  routing T_19_10.tnr_op_6 <X> T_19_10.lc_trk_g3_6
 (28 15)  (1010 175)  (1010 175)  routing T_19_10.lc_trk_g2_1 <X> T_19_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 175)  (1011 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (1014 175)  (1014 175)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (37 15)  (1019 175)  (1019 175)  LC_7 Logic Functioning bit
 (38 15)  (1020 175)  (1020 175)  LC_7 Logic Functioning bit
 (42 15)  (1024 175)  (1024 175)  LC_7 Logic Functioning bit
 (43 15)  (1025 175)  (1025 175)  LC_7 Logic Functioning bit
 (48 15)  (1030 175)  (1030 175)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_20_10

 (15 0)  (1051 160)  (1051 160)  routing T_20_10.top_op_1 <X> T_20_10.lc_trk_g0_1
 (17 0)  (1053 160)  (1053 160)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (1058 160)  (1058 160)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (1060 160)  (1060 160)  routing T_20_10.top_op_3 <X> T_20_10.lc_trk_g0_3
 (25 0)  (1061 160)  (1061 160)  routing T_20_10.sp4_h_r_10 <X> T_20_10.lc_trk_g0_2
 (29 0)  (1065 160)  (1065 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 160)  (1067 160)  routing T_20_10.lc_trk_g2_5 <X> T_20_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 160)  (1068 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 160)  (1069 160)  routing T_20_10.lc_trk_g2_5 <X> T_20_10.wire_logic_cluster/lc_0/in_3
 (37 0)  (1073 160)  (1073 160)  LC_0 Logic Functioning bit
 (38 0)  (1074 160)  (1074 160)  LC_0 Logic Functioning bit
 (40 0)  (1076 160)  (1076 160)  LC_0 Logic Functioning bit
 (43 0)  (1079 160)  (1079 160)  LC_0 Logic Functioning bit
 (47 0)  (1083 160)  (1083 160)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (10 1)  (1046 161)  (1046 161)  routing T_20_10.sp4_h_r_8 <X> T_20_10.sp4_v_b_1
 (18 1)  (1054 161)  (1054 161)  routing T_20_10.top_op_1 <X> T_20_10.lc_trk_g0_1
 (21 1)  (1057 161)  (1057 161)  routing T_20_10.top_op_3 <X> T_20_10.lc_trk_g0_3
 (22 1)  (1058 161)  (1058 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (1059 161)  (1059 161)  routing T_20_10.sp4_h_r_10 <X> T_20_10.lc_trk_g0_2
 (24 1)  (1060 161)  (1060 161)  routing T_20_10.sp4_h_r_10 <X> T_20_10.lc_trk_g0_2
 (27 1)  (1063 161)  (1063 161)  routing T_20_10.lc_trk_g3_1 <X> T_20_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 161)  (1064 161)  routing T_20_10.lc_trk_g3_1 <X> T_20_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 161)  (1065 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (1068 161)  (1068 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (1069 161)  (1069 161)  routing T_20_10.lc_trk_g3_3 <X> T_20_10.input_2_0
 (34 1)  (1070 161)  (1070 161)  routing T_20_10.lc_trk_g3_3 <X> T_20_10.input_2_0
 (35 1)  (1071 161)  (1071 161)  routing T_20_10.lc_trk_g3_3 <X> T_20_10.input_2_0
 (38 1)  (1074 161)  (1074 161)  LC_0 Logic Functioning bit
 (39 1)  (1075 161)  (1075 161)  LC_0 Logic Functioning bit
 (42 1)  (1078 161)  (1078 161)  LC_0 Logic Functioning bit
 (43 1)  (1079 161)  (1079 161)  LC_0 Logic Functioning bit
 (29 2)  (1065 162)  (1065 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 162)  (1067 162)  routing T_20_10.lc_trk_g2_4 <X> T_20_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 162)  (1068 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 162)  (1069 162)  routing T_20_10.lc_trk_g2_4 <X> T_20_10.wire_logic_cluster/lc_1/in_3
 (35 2)  (1071 162)  (1071 162)  routing T_20_10.lc_trk_g3_6 <X> T_20_10.input_2_1
 (36 2)  (1072 162)  (1072 162)  LC_1 Logic Functioning bit
 (42 2)  (1078 162)  (1078 162)  LC_1 Logic Functioning bit
 (52 2)  (1088 162)  (1088 162)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (27 3)  (1063 163)  (1063 163)  routing T_20_10.lc_trk_g1_0 <X> T_20_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 163)  (1065 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 163)  (1066 163)  routing T_20_10.lc_trk_g0_2 <X> T_20_10.wire_logic_cluster/lc_1/in_1
 (32 3)  (1068 163)  (1068 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (1069 163)  (1069 163)  routing T_20_10.lc_trk_g3_6 <X> T_20_10.input_2_1
 (34 3)  (1070 163)  (1070 163)  routing T_20_10.lc_trk_g3_6 <X> T_20_10.input_2_1
 (35 3)  (1071 163)  (1071 163)  routing T_20_10.lc_trk_g3_6 <X> T_20_10.input_2_1
 (47 3)  (1083 163)  (1083 163)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (1087 163)  (1087 163)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (1089 163)  (1089 163)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 4)  (1050 164)  (1050 164)  routing T_20_10.sp4_h_r_8 <X> T_20_10.lc_trk_g1_0
 (29 4)  (1065 164)  (1065 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 164)  (1067 164)  routing T_20_10.lc_trk_g2_5 <X> T_20_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 164)  (1068 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 164)  (1069 164)  routing T_20_10.lc_trk_g2_5 <X> T_20_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 164)  (1072 164)  LC_2 Logic Functioning bit
 (37 4)  (1073 164)  (1073 164)  LC_2 Logic Functioning bit
 (38 4)  (1074 164)  (1074 164)  LC_2 Logic Functioning bit
 (40 4)  (1076 164)  (1076 164)  LC_2 Logic Functioning bit
 (50 4)  (1086 164)  (1086 164)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (1051 165)  (1051 165)  routing T_20_10.sp4_h_r_8 <X> T_20_10.lc_trk_g1_0
 (16 5)  (1052 165)  (1052 165)  routing T_20_10.sp4_h_r_8 <X> T_20_10.lc_trk_g1_0
 (17 5)  (1053 165)  (1053 165)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (1058 165)  (1058 165)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (1060 165)  (1060 165)  routing T_20_10.top_op_2 <X> T_20_10.lc_trk_g1_2
 (25 5)  (1061 165)  (1061 165)  routing T_20_10.top_op_2 <X> T_20_10.lc_trk_g1_2
 (36 5)  (1072 165)  (1072 165)  LC_2 Logic Functioning bit
 (37 5)  (1073 165)  (1073 165)  LC_2 Logic Functioning bit
 (38 5)  (1074 165)  (1074 165)  LC_2 Logic Functioning bit
 (40 5)  (1076 165)  (1076 165)  LC_2 Logic Functioning bit
 (15 6)  (1051 166)  (1051 166)  routing T_20_10.top_op_5 <X> T_20_10.lc_trk_g1_5
 (17 6)  (1053 166)  (1053 166)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (1058 166)  (1058 166)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1060 166)  (1060 166)  routing T_20_10.bot_op_7 <X> T_20_10.lc_trk_g1_7
 (26 6)  (1062 166)  (1062 166)  routing T_20_10.lc_trk_g3_6 <X> T_20_10.wire_logic_cluster/lc_3/in_0
 (28 6)  (1064 166)  (1064 166)  routing T_20_10.lc_trk_g2_2 <X> T_20_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 166)  (1065 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 166)  (1067 166)  routing T_20_10.lc_trk_g2_6 <X> T_20_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 166)  (1068 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 166)  (1069 166)  routing T_20_10.lc_trk_g2_6 <X> T_20_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 166)  (1072 166)  LC_3 Logic Functioning bit
 (38 6)  (1074 166)  (1074 166)  LC_3 Logic Functioning bit
 (40 6)  (1076 166)  (1076 166)  LC_3 Logic Functioning bit
 (42 6)  (1078 166)  (1078 166)  LC_3 Logic Functioning bit
 (50 6)  (1086 166)  (1086 166)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (1044 167)  (1044 167)  routing T_20_10.sp4_h_r_10 <X> T_20_10.sp4_v_t_41
 (9 7)  (1045 167)  (1045 167)  routing T_20_10.sp4_h_r_10 <X> T_20_10.sp4_v_t_41
 (10 7)  (1046 167)  (1046 167)  routing T_20_10.sp4_h_r_10 <X> T_20_10.sp4_v_t_41
 (18 7)  (1054 167)  (1054 167)  routing T_20_10.top_op_5 <X> T_20_10.lc_trk_g1_5
 (26 7)  (1062 167)  (1062 167)  routing T_20_10.lc_trk_g3_6 <X> T_20_10.wire_logic_cluster/lc_3/in_0
 (27 7)  (1063 167)  (1063 167)  routing T_20_10.lc_trk_g3_6 <X> T_20_10.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 167)  (1064 167)  routing T_20_10.lc_trk_g3_6 <X> T_20_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 167)  (1065 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 167)  (1066 167)  routing T_20_10.lc_trk_g2_2 <X> T_20_10.wire_logic_cluster/lc_3/in_1
 (31 7)  (1067 167)  (1067 167)  routing T_20_10.lc_trk_g2_6 <X> T_20_10.wire_logic_cluster/lc_3/in_3
 (36 7)  (1072 167)  (1072 167)  LC_3 Logic Functioning bit
 (37 7)  (1073 167)  (1073 167)  LC_3 Logic Functioning bit
 (41 7)  (1077 167)  (1077 167)  LC_3 Logic Functioning bit
 (43 7)  (1079 167)  (1079 167)  LC_3 Logic Functioning bit
 (15 8)  (1051 168)  (1051 168)  routing T_20_10.rgt_op_1 <X> T_20_10.lc_trk_g2_1
 (17 8)  (1053 168)  (1053 168)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1054 168)  (1054 168)  routing T_20_10.rgt_op_1 <X> T_20_10.lc_trk_g2_1
 (25 8)  (1061 168)  (1061 168)  routing T_20_10.sp4_v_b_26 <X> T_20_10.lc_trk_g2_2
 (29 8)  (1065 168)  (1065 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 168)  (1068 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 168)  (1069 168)  routing T_20_10.lc_trk_g2_1 <X> T_20_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 168)  (1072 168)  LC_4 Logic Functioning bit
 (39 8)  (1075 168)  (1075 168)  LC_4 Logic Functioning bit
 (41 8)  (1077 168)  (1077 168)  LC_4 Logic Functioning bit
 (42 8)  (1078 168)  (1078 168)  LC_4 Logic Functioning bit
 (50 8)  (1086 168)  (1086 168)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (1058 169)  (1058 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1059 169)  (1059 169)  routing T_20_10.sp4_v_b_26 <X> T_20_10.lc_trk_g2_2
 (27 9)  (1063 169)  (1063 169)  routing T_20_10.lc_trk_g3_1 <X> T_20_10.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 169)  (1064 169)  routing T_20_10.lc_trk_g3_1 <X> T_20_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 169)  (1065 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (1072 169)  (1072 169)  LC_4 Logic Functioning bit
 (37 9)  (1073 169)  (1073 169)  LC_4 Logic Functioning bit
 (40 9)  (1076 169)  (1076 169)  LC_4 Logic Functioning bit
 (41 9)  (1077 169)  (1077 169)  LC_4 Logic Functioning bit
 (15 10)  (1051 170)  (1051 170)  routing T_20_10.tnr_op_5 <X> T_20_10.lc_trk_g2_5
 (17 10)  (1053 170)  (1053 170)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (27 10)  (1063 170)  (1063 170)  routing T_20_10.lc_trk_g1_7 <X> T_20_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 170)  (1065 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 170)  (1066 170)  routing T_20_10.lc_trk_g1_7 <X> T_20_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 170)  (1068 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 170)  (1069 170)  routing T_20_10.lc_trk_g3_1 <X> T_20_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 170)  (1070 170)  routing T_20_10.lc_trk_g3_1 <X> T_20_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 170)  (1072 170)  LC_5 Logic Functioning bit
 (39 10)  (1075 170)  (1075 170)  LC_5 Logic Functioning bit
 (42 10)  (1078 170)  (1078 170)  LC_5 Logic Functioning bit
 (43 10)  (1079 170)  (1079 170)  LC_5 Logic Functioning bit
 (15 11)  (1051 171)  (1051 171)  routing T_20_10.tnr_op_4 <X> T_20_10.lc_trk_g2_4
 (17 11)  (1053 171)  (1053 171)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (1058 171)  (1058 171)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (1060 171)  (1060 171)  routing T_20_10.tnr_op_6 <X> T_20_10.lc_trk_g2_6
 (29 11)  (1065 171)  (1065 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 171)  (1066 171)  routing T_20_10.lc_trk_g1_7 <X> T_20_10.wire_logic_cluster/lc_5/in_1
 (32 11)  (1068 171)  (1068 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (1069 171)  (1069 171)  routing T_20_10.lc_trk_g3_2 <X> T_20_10.input_2_5
 (34 11)  (1070 171)  (1070 171)  routing T_20_10.lc_trk_g3_2 <X> T_20_10.input_2_5
 (35 11)  (1071 171)  (1071 171)  routing T_20_10.lc_trk_g3_2 <X> T_20_10.input_2_5
 (36 11)  (1072 171)  (1072 171)  LC_5 Logic Functioning bit
 (39 11)  (1075 171)  (1075 171)  LC_5 Logic Functioning bit
 (40 11)  (1076 171)  (1076 171)  LC_5 Logic Functioning bit
 (41 11)  (1077 171)  (1077 171)  LC_5 Logic Functioning bit
 (17 12)  (1053 172)  (1053 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1054 172)  (1054 172)  routing T_20_10.wire_logic_cluster/lc_1/out <X> T_20_10.lc_trk_g3_1
 (22 12)  (1058 172)  (1058 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (1061 172)  (1061 172)  routing T_20_10.rgt_op_2 <X> T_20_10.lc_trk_g3_2
 (26 12)  (1062 172)  (1062 172)  routing T_20_10.lc_trk_g1_5 <X> T_20_10.wire_logic_cluster/lc_6/in_0
 (29 12)  (1065 172)  (1065 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 172)  (1068 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 172)  (1070 172)  routing T_20_10.lc_trk_g1_2 <X> T_20_10.wire_logic_cluster/lc_6/in_3
 (37 12)  (1073 172)  (1073 172)  LC_6 Logic Functioning bit
 (38 12)  (1074 172)  (1074 172)  LC_6 Logic Functioning bit
 (42 12)  (1078 172)  (1078 172)  LC_6 Logic Functioning bit
 (43 12)  (1079 172)  (1079 172)  LC_6 Logic Functioning bit
 (50 12)  (1086 172)  (1086 172)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (1057 173)  (1057 173)  routing T_20_10.sp4_r_v_b_43 <X> T_20_10.lc_trk_g3_3
 (22 13)  (1058 173)  (1058 173)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (1060 173)  (1060 173)  routing T_20_10.rgt_op_2 <X> T_20_10.lc_trk_g3_2
 (27 13)  (1063 173)  (1063 173)  routing T_20_10.lc_trk_g1_5 <X> T_20_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 173)  (1065 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 173)  (1066 173)  routing T_20_10.lc_trk_g0_3 <X> T_20_10.wire_logic_cluster/lc_6/in_1
 (31 13)  (1067 173)  (1067 173)  routing T_20_10.lc_trk_g1_2 <X> T_20_10.wire_logic_cluster/lc_6/in_3
 (38 13)  (1074 173)  (1074 173)  LC_6 Logic Functioning bit
 (39 13)  (1075 173)  (1075 173)  LC_6 Logic Functioning bit
 (40 13)  (1076 173)  (1076 173)  LC_6 Logic Functioning bit
 (43 13)  (1079 173)  (1079 173)  LC_6 Logic Functioning bit
 (22 15)  (1058 175)  (1058 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1059 175)  (1059 175)  routing T_20_10.sp4_v_b_46 <X> T_20_10.lc_trk_g3_6
 (24 15)  (1060 175)  (1060 175)  routing T_20_10.sp4_v_b_46 <X> T_20_10.lc_trk_g3_6


LogicTile_21_10

 (28 0)  (1118 160)  (1118 160)  routing T_21_10.lc_trk_g2_1 <X> T_21_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 160)  (1119 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 160)  (1121 160)  routing T_21_10.lc_trk_g3_4 <X> T_21_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 160)  (1122 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 160)  (1123 160)  routing T_21_10.lc_trk_g3_4 <X> T_21_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 160)  (1124 160)  routing T_21_10.lc_trk_g3_4 <X> T_21_10.wire_logic_cluster/lc_0/in_3
 (35 0)  (1125 160)  (1125 160)  routing T_21_10.lc_trk_g1_7 <X> T_21_10.input_2_0
 (40 0)  (1130 160)  (1130 160)  LC_0 Logic Functioning bit
 (41 0)  (1131 160)  (1131 160)  LC_0 Logic Functioning bit
 (14 1)  (1104 161)  (1104 161)  routing T_21_10.top_op_0 <X> T_21_10.lc_trk_g0_0
 (15 1)  (1105 161)  (1105 161)  routing T_21_10.top_op_0 <X> T_21_10.lc_trk_g0_0
 (17 1)  (1107 161)  (1107 161)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (28 1)  (1118 161)  (1118 161)  routing T_21_10.lc_trk_g2_0 <X> T_21_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 161)  (1119 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (1122 161)  (1122 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (1124 161)  (1124 161)  routing T_21_10.lc_trk_g1_7 <X> T_21_10.input_2_0
 (35 1)  (1125 161)  (1125 161)  routing T_21_10.lc_trk_g1_7 <X> T_21_10.input_2_0
 (36 1)  (1126 161)  (1126 161)  LC_0 Logic Functioning bit
 (37 1)  (1127 161)  (1127 161)  LC_0 Logic Functioning bit
 (38 1)  (1128 161)  (1128 161)  LC_0 Logic Functioning bit
 (39 1)  (1129 161)  (1129 161)  LC_0 Logic Functioning bit
 (40 1)  (1130 161)  (1130 161)  LC_0 Logic Functioning bit
 (41 1)  (1131 161)  (1131 161)  LC_0 Logic Functioning bit
 (0 2)  (1090 162)  (1090 162)  routing T_21_10.glb_netwk_6 <X> T_21_10.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 162)  (1091 162)  routing T_21_10.glb_netwk_6 <X> T_21_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 162)  (1092 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1104 162)  (1104 162)  routing T_21_10.wire_logic_cluster/lc_4/out <X> T_21_10.lc_trk_g0_4
 (29 2)  (1119 162)  (1119 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 162)  (1121 162)  routing T_21_10.lc_trk_g3_7 <X> T_21_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 162)  (1122 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 162)  (1123 162)  routing T_21_10.lc_trk_g3_7 <X> T_21_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 162)  (1124 162)  routing T_21_10.lc_trk_g3_7 <X> T_21_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 162)  (1126 162)  LC_1 Logic Functioning bit
 (37 2)  (1127 162)  (1127 162)  LC_1 Logic Functioning bit
 (40 2)  (1130 162)  (1130 162)  LC_1 Logic Functioning bit
 (41 2)  (1131 162)  (1131 162)  LC_1 Logic Functioning bit
 (50 2)  (1140 162)  (1140 162)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (1107 163)  (1107 163)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (1117 163)  (1117 163)  routing T_21_10.lc_trk_g3_0 <X> T_21_10.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 163)  (1118 163)  routing T_21_10.lc_trk_g3_0 <X> T_21_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 163)  (1119 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (1121 163)  (1121 163)  routing T_21_10.lc_trk_g3_7 <X> T_21_10.wire_logic_cluster/lc_1/in_3
 (38 3)  (1128 163)  (1128 163)  LC_1 Logic Functioning bit
 (39 3)  (1129 163)  (1129 163)  LC_1 Logic Functioning bit
 (42 3)  (1132 163)  (1132 163)  LC_1 Logic Functioning bit
 (43 3)  (1133 163)  (1133 163)  LC_1 Logic Functioning bit
 (22 4)  (1112 164)  (1112 164)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1114 164)  (1114 164)  routing T_21_10.bot_op_3 <X> T_21_10.lc_trk_g1_3
 (26 4)  (1116 164)  (1116 164)  routing T_21_10.lc_trk_g1_7 <X> T_21_10.wire_logic_cluster/lc_2/in_0
 (28 4)  (1118 164)  (1118 164)  routing T_21_10.lc_trk_g2_1 <X> T_21_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 164)  (1119 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 164)  (1121 164)  routing T_21_10.lc_trk_g3_4 <X> T_21_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 164)  (1122 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 164)  (1123 164)  routing T_21_10.lc_trk_g3_4 <X> T_21_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 164)  (1124 164)  routing T_21_10.lc_trk_g3_4 <X> T_21_10.wire_logic_cluster/lc_2/in_3
 (37 4)  (1127 164)  (1127 164)  LC_2 Logic Functioning bit
 (38 4)  (1128 164)  (1128 164)  LC_2 Logic Functioning bit
 (41 4)  (1131 164)  (1131 164)  LC_2 Logic Functioning bit
 (42 4)  (1132 164)  (1132 164)  LC_2 Logic Functioning bit
 (26 5)  (1116 165)  (1116 165)  routing T_21_10.lc_trk_g1_7 <X> T_21_10.wire_logic_cluster/lc_2/in_0
 (27 5)  (1117 165)  (1117 165)  routing T_21_10.lc_trk_g1_7 <X> T_21_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 165)  (1119 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (1122 165)  (1122 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (1123 165)  (1123 165)  routing T_21_10.lc_trk_g3_1 <X> T_21_10.input_2_2
 (34 5)  (1124 165)  (1124 165)  routing T_21_10.lc_trk_g3_1 <X> T_21_10.input_2_2
 (37 5)  (1127 165)  (1127 165)  LC_2 Logic Functioning bit
 (38 5)  (1128 165)  (1128 165)  LC_2 Logic Functioning bit
 (40 5)  (1130 165)  (1130 165)  LC_2 Logic Functioning bit
 (43 5)  (1133 165)  (1133 165)  LC_2 Logic Functioning bit
 (48 5)  (1138 165)  (1138 165)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (1104 166)  (1104 166)  routing T_21_10.sp4_h_l_1 <X> T_21_10.lc_trk_g1_4
 (22 6)  (1112 166)  (1112 166)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1114 166)  (1114 166)  routing T_21_10.top_op_7 <X> T_21_10.lc_trk_g1_7
 (25 6)  (1115 166)  (1115 166)  routing T_21_10.wire_logic_cluster/lc_6/out <X> T_21_10.lc_trk_g1_6
 (29 6)  (1119 166)  (1119 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 166)  (1120 166)  routing T_21_10.lc_trk_g0_4 <X> T_21_10.wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 166)  (1121 166)  routing T_21_10.lc_trk_g3_7 <X> T_21_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 166)  (1122 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 166)  (1123 166)  routing T_21_10.lc_trk_g3_7 <X> T_21_10.wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 166)  (1124 166)  routing T_21_10.lc_trk_g3_7 <X> T_21_10.wire_logic_cluster/lc_3/in_3
 (37 6)  (1127 166)  (1127 166)  LC_3 Logic Functioning bit
 (39 6)  (1129 166)  (1129 166)  LC_3 Logic Functioning bit
 (41 6)  (1131 166)  (1131 166)  LC_3 Logic Functioning bit
 (43 6)  (1133 166)  (1133 166)  LC_3 Logic Functioning bit
 (15 7)  (1105 167)  (1105 167)  routing T_21_10.sp4_h_l_1 <X> T_21_10.lc_trk_g1_4
 (16 7)  (1106 167)  (1106 167)  routing T_21_10.sp4_h_l_1 <X> T_21_10.lc_trk_g1_4
 (17 7)  (1107 167)  (1107 167)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (21 7)  (1111 167)  (1111 167)  routing T_21_10.top_op_7 <X> T_21_10.lc_trk_g1_7
 (22 7)  (1112 167)  (1112 167)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (31 7)  (1121 167)  (1121 167)  routing T_21_10.lc_trk_g3_7 <X> T_21_10.wire_logic_cluster/lc_3/in_3
 (37 7)  (1127 167)  (1127 167)  LC_3 Logic Functioning bit
 (39 7)  (1129 167)  (1129 167)  LC_3 Logic Functioning bit
 (41 7)  (1131 167)  (1131 167)  LC_3 Logic Functioning bit
 (43 7)  (1133 167)  (1133 167)  LC_3 Logic Functioning bit
 (14 8)  (1104 168)  (1104 168)  routing T_21_10.rgt_op_0 <X> T_21_10.lc_trk_g2_0
 (15 8)  (1105 168)  (1105 168)  routing T_21_10.tnr_op_1 <X> T_21_10.lc_trk_g2_1
 (17 8)  (1107 168)  (1107 168)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (31 8)  (1121 168)  (1121 168)  routing T_21_10.lc_trk_g3_6 <X> T_21_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 168)  (1122 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 168)  (1123 168)  routing T_21_10.lc_trk_g3_6 <X> T_21_10.wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 168)  (1124 168)  routing T_21_10.lc_trk_g3_6 <X> T_21_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 168)  (1126 168)  LC_4 Logic Functioning bit
 (37 8)  (1127 168)  (1127 168)  LC_4 Logic Functioning bit
 (38 8)  (1128 168)  (1128 168)  LC_4 Logic Functioning bit
 (39 8)  (1129 168)  (1129 168)  LC_4 Logic Functioning bit
 (45 8)  (1135 168)  (1135 168)  LC_4 Logic Functioning bit
 (46 8)  (1136 168)  (1136 168)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (15 9)  (1105 169)  (1105 169)  routing T_21_10.rgt_op_0 <X> T_21_10.lc_trk_g2_0
 (17 9)  (1107 169)  (1107 169)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (31 9)  (1121 169)  (1121 169)  routing T_21_10.lc_trk_g3_6 <X> T_21_10.wire_logic_cluster/lc_4/in_3
 (36 9)  (1126 169)  (1126 169)  LC_4 Logic Functioning bit
 (37 9)  (1127 169)  (1127 169)  LC_4 Logic Functioning bit
 (38 9)  (1128 169)  (1128 169)  LC_4 Logic Functioning bit
 (39 9)  (1129 169)  (1129 169)  LC_4 Logic Functioning bit
 (51 9)  (1141 169)  (1141 169)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (1143 169)  (1143 169)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (8 10)  (1098 170)  (1098 170)  routing T_21_10.sp4_v_t_42 <X> T_21_10.sp4_h_l_42
 (9 10)  (1099 170)  (1099 170)  routing T_21_10.sp4_v_t_42 <X> T_21_10.sp4_h_l_42
 (15 12)  (1105 172)  (1105 172)  routing T_21_10.rgt_op_1 <X> T_21_10.lc_trk_g3_1
 (17 12)  (1107 172)  (1107 172)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1108 172)  (1108 172)  routing T_21_10.rgt_op_1 <X> T_21_10.lc_trk_g3_1
 (31 12)  (1121 172)  (1121 172)  routing T_21_10.lc_trk_g3_6 <X> T_21_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 172)  (1122 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 172)  (1123 172)  routing T_21_10.lc_trk_g3_6 <X> T_21_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 172)  (1124 172)  routing T_21_10.lc_trk_g3_6 <X> T_21_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 172)  (1126 172)  LC_6 Logic Functioning bit
 (37 12)  (1127 172)  (1127 172)  LC_6 Logic Functioning bit
 (38 12)  (1128 172)  (1128 172)  LC_6 Logic Functioning bit
 (39 12)  (1129 172)  (1129 172)  LC_6 Logic Functioning bit
 (45 12)  (1135 172)  (1135 172)  LC_6 Logic Functioning bit
 (14 13)  (1104 173)  (1104 173)  routing T_21_10.sp4_h_r_24 <X> T_21_10.lc_trk_g3_0
 (15 13)  (1105 173)  (1105 173)  routing T_21_10.sp4_h_r_24 <X> T_21_10.lc_trk_g3_0
 (16 13)  (1106 173)  (1106 173)  routing T_21_10.sp4_h_r_24 <X> T_21_10.lc_trk_g3_0
 (17 13)  (1107 173)  (1107 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (31 13)  (1121 173)  (1121 173)  routing T_21_10.lc_trk_g3_6 <X> T_21_10.wire_logic_cluster/lc_6/in_3
 (36 13)  (1126 173)  (1126 173)  LC_6 Logic Functioning bit
 (37 13)  (1127 173)  (1127 173)  LC_6 Logic Functioning bit
 (38 13)  (1128 173)  (1128 173)  LC_6 Logic Functioning bit
 (39 13)  (1129 173)  (1129 173)  LC_6 Logic Functioning bit
 (1 14)  (1091 174)  (1091 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (12 14)  (1102 174)  (1102 174)  routing T_21_10.sp4_v_t_40 <X> T_21_10.sp4_h_l_46
 (14 14)  (1104 174)  (1104 174)  routing T_21_10.rgt_op_4 <X> T_21_10.lc_trk_g3_4
 (22 14)  (1112 174)  (1112 174)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (1114 174)  (1114 174)  routing T_21_10.tnr_op_7 <X> T_21_10.lc_trk_g3_7
 (26 14)  (1116 174)  (1116 174)  routing T_21_10.lc_trk_g1_4 <X> T_21_10.wire_logic_cluster/lc_7/in_0
 (27 14)  (1117 174)  (1117 174)  routing T_21_10.lc_trk_g3_7 <X> T_21_10.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 174)  (1118 174)  routing T_21_10.lc_trk_g3_7 <X> T_21_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 174)  (1119 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 174)  (1120 174)  routing T_21_10.lc_trk_g3_7 <X> T_21_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 174)  (1122 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 174)  (1124 174)  routing T_21_10.lc_trk_g1_3 <X> T_21_10.wire_logic_cluster/lc_7/in_3
 (35 14)  (1125 174)  (1125 174)  routing T_21_10.lc_trk_g1_6 <X> T_21_10.input_2_7
 (36 14)  (1126 174)  (1126 174)  LC_7 Logic Functioning bit
 (37 14)  (1127 174)  (1127 174)  LC_7 Logic Functioning bit
 (40 14)  (1130 174)  (1130 174)  LC_7 Logic Functioning bit
 (41 14)  (1131 174)  (1131 174)  LC_7 Logic Functioning bit
 (42 14)  (1132 174)  (1132 174)  LC_7 Logic Functioning bit
 (43 14)  (1133 174)  (1133 174)  LC_7 Logic Functioning bit
 (0 15)  (1090 175)  (1090 175)  routing T_21_10.glb_netwk_2 <X> T_21_10.wire_logic_cluster/lc_7/s_r
 (11 15)  (1101 175)  (1101 175)  routing T_21_10.sp4_v_t_40 <X> T_21_10.sp4_h_l_46
 (13 15)  (1103 175)  (1103 175)  routing T_21_10.sp4_v_t_40 <X> T_21_10.sp4_h_l_46
 (15 15)  (1105 175)  (1105 175)  routing T_21_10.rgt_op_4 <X> T_21_10.lc_trk_g3_4
 (17 15)  (1107 175)  (1107 175)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (1112 175)  (1112 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (1113 175)  (1113 175)  routing T_21_10.sp4_h_r_30 <X> T_21_10.lc_trk_g3_6
 (24 15)  (1114 175)  (1114 175)  routing T_21_10.sp4_h_r_30 <X> T_21_10.lc_trk_g3_6
 (25 15)  (1115 175)  (1115 175)  routing T_21_10.sp4_h_r_30 <X> T_21_10.lc_trk_g3_6
 (27 15)  (1117 175)  (1117 175)  routing T_21_10.lc_trk_g1_4 <X> T_21_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 175)  (1119 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 175)  (1120 175)  routing T_21_10.lc_trk_g3_7 <X> T_21_10.wire_logic_cluster/lc_7/in_1
 (31 15)  (1121 175)  (1121 175)  routing T_21_10.lc_trk_g1_3 <X> T_21_10.wire_logic_cluster/lc_7/in_3
 (32 15)  (1122 175)  (1122 175)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (1124 175)  (1124 175)  routing T_21_10.lc_trk_g1_6 <X> T_21_10.input_2_7
 (35 15)  (1125 175)  (1125 175)  routing T_21_10.lc_trk_g1_6 <X> T_21_10.input_2_7
 (36 15)  (1126 175)  (1126 175)  LC_7 Logic Functioning bit
 (37 15)  (1127 175)  (1127 175)  LC_7 Logic Functioning bit
 (38 15)  (1128 175)  (1128 175)  LC_7 Logic Functioning bit
 (40 15)  (1130 175)  (1130 175)  LC_7 Logic Functioning bit
 (41 15)  (1131 175)  (1131 175)  LC_7 Logic Functioning bit
 (42 15)  (1132 175)  (1132 175)  LC_7 Logic Functioning bit
 (43 15)  (1133 175)  (1133 175)  LC_7 Logic Functioning bit


LogicTile_22_10

 (15 0)  (1159 160)  (1159 160)  routing T_22_10.bot_op_1 <X> T_22_10.lc_trk_g0_1
 (17 0)  (1161 160)  (1161 160)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (1165 160)  (1165 160)  routing T_22_10.lft_op_3 <X> T_22_10.lc_trk_g0_3
 (22 0)  (1166 160)  (1166 160)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1168 160)  (1168 160)  routing T_22_10.lft_op_3 <X> T_22_10.lc_trk_g0_3
 (26 0)  (1170 160)  (1170 160)  routing T_22_10.lc_trk_g3_5 <X> T_22_10.wire_logic_cluster/lc_0/in_0
 (27 0)  (1171 160)  (1171 160)  routing T_22_10.lc_trk_g1_4 <X> T_22_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 160)  (1173 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 160)  (1174 160)  routing T_22_10.lc_trk_g1_4 <X> T_22_10.wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 160)  (1176 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 160)  (1178 160)  routing T_22_10.lc_trk_g1_2 <X> T_22_10.wire_logic_cluster/lc_0/in_3
 (40 0)  (1184 160)  (1184 160)  LC_0 Logic Functioning bit
 (22 1)  (1166 161)  (1166 161)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1168 161)  (1168 161)  routing T_22_10.top_op_2 <X> T_22_10.lc_trk_g0_2
 (25 1)  (1169 161)  (1169 161)  routing T_22_10.top_op_2 <X> T_22_10.lc_trk_g0_2
 (27 1)  (1171 161)  (1171 161)  routing T_22_10.lc_trk_g3_5 <X> T_22_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 161)  (1172 161)  routing T_22_10.lc_trk_g3_5 <X> T_22_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 161)  (1173 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (1175 161)  (1175 161)  routing T_22_10.lc_trk_g1_2 <X> T_22_10.wire_logic_cluster/lc_0/in_3
 (32 1)  (1176 161)  (1176 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1178 161)  (1178 161)  routing T_22_10.lc_trk_g1_1 <X> T_22_10.input_2_0
 (36 1)  (1180 161)  (1180 161)  LC_0 Logic Functioning bit
 (37 1)  (1181 161)  (1181 161)  LC_0 Logic Functioning bit
 (38 1)  (1182 161)  (1182 161)  LC_0 Logic Functioning bit
 (42 1)  (1186 161)  (1186 161)  LC_0 Logic Functioning bit
 (43 1)  (1187 161)  (1187 161)  LC_0 Logic Functioning bit
 (0 2)  (1144 162)  (1144 162)  routing T_22_10.glb_netwk_6 <X> T_22_10.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 162)  (1145 162)  routing T_22_10.glb_netwk_6 <X> T_22_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 162)  (1146 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1158 162)  (1158 162)  routing T_22_10.wire_logic_cluster/lc_4/out <X> T_22_10.lc_trk_g0_4
 (25 2)  (1169 162)  (1169 162)  routing T_22_10.lft_op_6 <X> T_22_10.lc_trk_g0_6
 (28 2)  (1172 162)  (1172 162)  routing T_22_10.lc_trk_g2_2 <X> T_22_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 162)  (1173 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 162)  (1175 162)  routing T_22_10.lc_trk_g0_4 <X> T_22_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 162)  (1176 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 162)  (1180 162)  LC_1 Logic Functioning bit
 (37 2)  (1181 162)  (1181 162)  LC_1 Logic Functioning bit
 (40 2)  (1184 162)  (1184 162)  LC_1 Logic Functioning bit
 (41 2)  (1185 162)  (1185 162)  LC_1 Logic Functioning bit
 (42 2)  (1186 162)  (1186 162)  LC_1 Logic Functioning bit
 (43 2)  (1187 162)  (1187 162)  LC_1 Logic Functioning bit
 (50 2)  (1194 162)  (1194 162)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (1161 163)  (1161 163)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (1166 163)  (1166 163)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1168 163)  (1168 163)  routing T_22_10.lft_op_6 <X> T_22_10.lc_trk_g0_6
 (26 3)  (1170 163)  (1170 163)  routing T_22_10.lc_trk_g0_3 <X> T_22_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 163)  (1173 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (1174 163)  (1174 163)  routing T_22_10.lc_trk_g2_2 <X> T_22_10.wire_logic_cluster/lc_1/in_1
 (38 3)  (1182 163)  (1182 163)  LC_1 Logic Functioning bit
 (39 3)  (1183 163)  (1183 163)  LC_1 Logic Functioning bit
 (47 3)  (1191 163)  (1191 163)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (15 4)  (1159 164)  (1159 164)  routing T_22_10.bot_op_1 <X> T_22_10.lc_trk_g1_1
 (17 4)  (1161 164)  (1161 164)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (26 4)  (1170 164)  (1170 164)  routing T_22_10.lc_trk_g0_6 <X> T_22_10.wire_logic_cluster/lc_2/in_0
 (28 4)  (1172 164)  (1172 164)  routing T_22_10.lc_trk_g2_7 <X> T_22_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 164)  (1173 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 164)  (1174 164)  routing T_22_10.lc_trk_g2_7 <X> T_22_10.wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 164)  (1175 164)  routing T_22_10.lc_trk_g1_4 <X> T_22_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 164)  (1176 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 164)  (1178 164)  routing T_22_10.lc_trk_g1_4 <X> T_22_10.wire_logic_cluster/lc_2/in_3
 (35 4)  (1179 164)  (1179 164)  routing T_22_10.lc_trk_g3_5 <X> T_22_10.input_2_2
 (40 4)  (1184 164)  (1184 164)  LC_2 Logic Functioning bit
 (22 5)  (1166 165)  (1166 165)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (1168 165)  (1168 165)  routing T_22_10.top_op_2 <X> T_22_10.lc_trk_g1_2
 (25 5)  (1169 165)  (1169 165)  routing T_22_10.top_op_2 <X> T_22_10.lc_trk_g1_2
 (26 5)  (1170 165)  (1170 165)  routing T_22_10.lc_trk_g0_6 <X> T_22_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 165)  (1173 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 165)  (1174 165)  routing T_22_10.lc_trk_g2_7 <X> T_22_10.wire_logic_cluster/lc_2/in_1
 (32 5)  (1176 165)  (1176 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (1177 165)  (1177 165)  routing T_22_10.lc_trk_g3_5 <X> T_22_10.input_2_2
 (34 5)  (1178 165)  (1178 165)  routing T_22_10.lc_trk_g3_5 <X> T_22_10.input_2_2
 (37 5)  (1181 165)  (1181 165)  LC_2 Logic Functioning bit
 (39 5)  (1183 165)  (1183 165)  LC_2 Logic Functioning bit
 (40 5)  (1184 165)  (1184 165)  LC_2 Logic Functioning bit
 (41 5)  (1185 165)  (1185 165)  LC_2 Logic Functioning bit
 (17 6)  (1161 166)  (1161 166)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (1162 166)  (1162 166)  routing T_22_10.bnr_op_5 <X> T_22_10.lc_trk_g1_5
 (29 6)  (1173 166)  (1173 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 166)  (1175 166)  routing T_22_10.lc_trk_g0_4 <X> T_22_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 166)  (1176 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 166)  (1180 166)  LC_3 Logic Functioning bit
 (38 6)  (1182 166)  (1182 166)  LC_3 Logic Functioning bit
 (40 6)  (1184 166)  (1184 166)  LC_3 Logic Functioning bit
 (41 6)  (1185 166)  (1185 166)  LC_3 Logic Functioning bit
 (42 6)  (1186 166)  (1186 166)  LC_3 Logic Functioning bit
 (43 6)  (1187 166)  (1187 166)  LC_3 Logic Functioning bit
 (50 6)  (1194 166)  (1194 166)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (1159 167)  (1159 167)  routing T_22_10.bot_op_4 <X> T_22_10.lc_trk_g1_4
 (17 7)  (1161 167)  (1161 167)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (18 7)  (1162 167)  (1162 167)  routing T_22_10.bnr_op_5 <X> T_22_10.lc_trk_g1_5
 (29 7)  (1173 167)  (1173 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1174 167)  (1174 167)  routing T_22_10.lc_trk_g0_2 <X> T_22_10.wire_logic_cluster/lc_3/in_1
 (39 7)  (1183 167)  (1183 167)  LC_3 Logic Functioning bit
 (40 7)  (1184 167)  (1184 167)  LC_3 Logic Functioning bit
 (43 7)  (1187 167)  (1187 167)  LC_3 Logic Functioning bit
 (14 8)  (1158 168)  (1158 168)  routing T_22_10.rgt_op_0 <X> T_22_10.lc_trk_g2_0
 (27 8)  (1171 168)  (1171 168)  routing T_22_10.lc_trk_g1_4 <X> T_22_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 168)  (1173 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 168)  (1174 168)  routing T_22_10.lc_trk_g1_4 <X> T_22_10.wire_logic_cluster/lc_4/in_1
 (35 8)  (1179 168)  (1179 168)  routing T_22_10.lc_trk_g3_5 <X> T_22_10.input_2_4
 (38 8)  (1182 168)  (1182 168)  LC_4 Logic Functioning bit
 (41 8)  (1185 168)  (1185 168)  LC_4 Logic Functioning bit
 (51 8)  (1195 168)  (1195 168)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (5 9)  (1149 169)  (1149 169)  routing T_22_10.sp4_h_r_6 <X> T_22_10.sp4_v_b_6
 (15 9)  (1159 169)  (1159 169)  routing T_22_10.rgt_op_0 <X> T_22_10.lc_trk_g2_0
 (17 9)  (1161 169)  (1161 169)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (1166 169)  (1166 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1167 169)  (1167 169)  routing T_22_10.sp4_v_b_42 <X> T_22_10.lc_trk_g2_2
 (24 9)  (1168 169)  (1168 169)  routing T_22_10.sp4_v_b_42 <X> T_22_10.lc_trk_g2_2
 (32 9)  (1176 169)  (1176 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (1177 169)  (1177 169)  routing T_22_10.lc_trk_g3_5 <X> T_22_10.input_2_4
 (34 9)  (1178 169)  (1178 169)  routing T_22_10.lc_trk_g3_5 <X> T_22_10.input_2_4
 (38 9)  (1182 169)  (1182 169)  LC_4 Logic Functioning bit
 (41 9)  (1185 169)  (1185 169)  LC_4 Logic Functioning bit
 (21 10)  (1165 170)  (1165 170)  routing T_22_10.wire_logic_cluster/lc_7/out <X> T_22_10.lc_trk_g2_7
 (22 10)  (1166 170)  (1166 170)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (32 10)  (1176 170)  (1176 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 170)  (1177 170)  routing T_22_10.lc_trk_g2_0 <X> T_22_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 170)  (1180 170)  LC_5 Logic Functioning bit
 (37 10)  (1181 170)  (1181 170)  LC_5 Logic Functioning bit
 (38 10)  (1182 170)  (1182 170)  LC_5 Logic Functioning bit
 (39 10)  (1183 170)  (1183 170)  LC_5 Logic Functioning bit
 (45 10)  (1189 170)  (1189 170)  LC_5 Logic Functioning bit
 (36 11)  (1180 171)  (1180 171)  LC_5 Logic Functioning bit
 (37 11)  (1181 171)  (1181 171)  LC_5 Logic Functioning bit
 (38 11)  (1182 171)  (1182 171)  LC_5 Logic Functioning bit
 (39 11)  (1183 171)  (1183 171)  LC_5 Logic Functioning bit
 (31 12)  (1175 172)  (1175 172)  routing T_22_10.lc_trk_g2_7 <X> T_22_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 172)  (1176 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 172)  (1177 172)  routing T_22_10.lc_trk_g2_7 <X> T_22_10.wire_logic_cluster/lc_6/in_3
 (35 12)  (1179 172)  (1179 172)  routing T_22_10.lc_trk_g3_5 <X> T_22_10.input_2_6
 (36 12)  (1180 172)  (1180 172)  LC_6 Logic Functioning bit
 (37 12)  (1181 172)  (1181 172)  LC_6 Logic Functioning bit
 (31 13)  (1175 173)  (1175 173)  routing T_22_10.lc_trk_g2_7 <X> T_22_10.wire_logic_cluster/lc_6/in_3
 (32 13)  (1176 173)  (1176 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (1177 173)  (1177 173)  routing T_22_10.lc_trk_g3_5 <X> T_22_10.input_2_6
 (34 13)  (1178 173)  (1178 173)  routing T_22_10.lc_trk_g3_5 <X> T_22_10.input_2_6
 (36 13)  (1180 173)  (1180 173)  LC_6 Logic Functioning bit
 (37 13)  (1181 173)  (1181 173)  LC_6 Logic Functioning bit
 (1 14)  (1145 174)  (1145 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (17 14)  (1161 174)  (1161 174)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1162 174)  (1162 174)  routing T_22_10.wire_logic_cluster/lc_5/out <X> T_22_10.lc_trk_g3_5
 (31 14)  (1175 174)  (1175 174)  routing T_22_10.lc_trk_g1_5 <X> T_22_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 174)  (1176 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 174)  (1178 174)  routing T_22_10.lc_trk_g1_5 <X> T_22_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 174)  (1180 174)  LC_7 Logic Functioning bit
 (37 14)  (1181 174)  (1181 174)  LC_7 Logic Functioning bit
 (38 14)  (1182 174)  (1182 174)  LC_7 Logic Functioning bit
 (39 14)  (1183 174)  (1183 174)  LC_7 Logic Functioning bit
 (45 14)  (1189 174)  (1189 174)  LC_7 Logic Functioning bit
 (0 15)  (1144 175)  (1144 175)  routing T_22_10.glb_netwk_2 <X> T_22_10.wire_logic_cluster/lc_7/s_r
 (3 15)  (1147 175)  (1147 175)  routing T_22_10.sp12_h_l_22 <X> T_22_10.sp12_v_t_22
 (36 15)  (1180 175)  (1180 175)  LC_7 Logic Functioning bit
 (37 15)  (1181 175)  (1181 175)  LC_7 Logic Functioning bit
 (38 15)  (1182 175)  (1182 175)  LC_7 Logic Functioning bit
 (39 15)  (1183 175)  (1183 175)  LC_7 Logic Functioning bit


LogicTile_23_10

 (27 0)  (1225 160)  (1225 160)  routing T_23_10.lc_trk_g1_2 <X> T_23_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 160)  (1227 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 160)  (1230 160)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 160)  (1234 160)  LC_0 Logic Functioning bit
 (37 0)  (1235 160)  (1235 160)  LC_0 Logic Functioning bit
 (38 0)  (1236 160)  (1236 160)  LC_0 Logic Functioning bit
 (39 0)  (1237 160)  (1237 160)  LC_0 Logic Functioning bit
 (44 0)  (1242 160)  (1242 160)  LC_0 Logic Functioning bit
 (30 1)  (1228 161)  (1228 161)  routing T_23_10.lc_trk_g1_2 <X> T_23_10.wire_logic_cluster/lc_0/in_1
 (40 1)  (1238 161)  (1238 161)  LC_0 Logic Functioning bit
 (41 1)  (1239 161)  (1239 161)  LC_0 Logic Functioning bit
 (42 1)  (1240 161)  (1240 161)  LC_0 Logic Functioning bit
 (43 1)  (1241 161)  (1241 161)  LC_0 Logic Functioning bit
 (49 1)  (1247 161)  (1247 161)  Carry_In_Mux bit 

 (0 2)  (1198 162)  (1198 162)  routing T_23_10.glb_netwk_6 <X> T_23_10.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 162)  (1199 162)  routing T_23_10.glb_netwk_6 <X> T_23_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 162)  (1200 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (1226 162)  (1226 162)  routing T_23_10.lc_trk_g2_6 <X> T_23_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 162)  (1227 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 162)  (1228 162)  routing T_23_10.lc_trk_g2_6 <X> T_23_10.wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 162)  (1230 162)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (1235 162)  (1235 162)  LC_1 Logic Functioning bit
 (39 2)  (1237 162)  (1237 162)  LC_1 Logic Functioning bit
 (41 2)  (1239 162)  (1239 162)  LC_1 Logic Functioning bit
 (43 2)  (1241 162)  (1241 162)  LC_1 Logic Functioning bit
 (5 3)  (1203 163)  (1203 163)  routing T_23_10.sp4_h_l_37 <X> T_23_10.sp4_v_t_37
 (30 3)  (1228 163)  (1228 163)  routing T_23_10.lc_trk_g2_6 <X> T_23_10.wire_logic_cluster/lc_1/in_1
 (37 3)  (1235 163)  (1235 163)  LC_1 Logic Functioning bit
 (39 3)  (1237 163)  (1237 163)  LC_1 Logic Functioning bit
 (41 3)  (1239 163)  (1239 163)  LC_1 Logic Functioning bit
 (43 3)  (1241 163)  (1241 163)  LC_1 Logic Functioning bit
 (48 3)  (1246 163)  (1246 163)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (1212 164)  (1212 164)  routing T_23_10.wire_logic_cluster/lc_0/out <X> T_23_10.lc_trk_g1_0
 (25 4)  (1223 164)  (1223 164)  routing T_23_10.wire_logic_cluster/lc_2/out <X> T_23_10.lc_trk_g1_2
 (32 4)  (1230 164)  (1230 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 164)  (1232 164)  routing T_23_10.lc_trk_g1_0 <X> T_23_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 164)  (1234 164)  LC_2 Logic Functioning bit
 (37 4)  (1235 164)  (1235 164)  LC_2 Logic Functioning bit
 (38 4)  (1236 164)  (1236 164)  LC_2 Logic Functioning bit
 (39 4)  (1237 164)  (1237 164)  LC_2 Logic Functioning bit
 (45 4)  (1243 164)  (1243 164)  LC_2 Logic Functioning bit
 (17 5)  (1215 165)  (1215 165)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (1220 165)  (1220 165)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (36 5)  (1234 165)  (1234 165)  LC_2 Logic Functioning bit
 (37 5)  (1235 165)  (1235 165)  LC_2 Logic Functioning bit
 (38 5)  (1236 165)  (1236 165)  LC_2 Logic Functioning bit
 (39 5)  (1237 165)  (1237 165)  LC_2 Logic Functioning bit
 (47 5)  (1245 165)  (1245 165)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (1249 165)  (1249 165)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (3 7)  (1201 167)  (1201 167)  routing T_23_10.sp12_h_l_23 <X> T_23_10.sp12_v_t_23
 (4 8)  (1202 168)  (1202 168)  routing T_23_10.sp4_h_l_37 <X> T_23_10.sp4_v_b_6
 (6 8)  (1204 168)  (1204 168)  routing T_23_10.sp4_h_l_37 <X> T_23_10.sp4_v_b_6
 (5 9)  (1203 169)  (1203 169)  routing T_23_10.sp4_h_l_37 <X> T_23_10.sp4_v_b_6
 (3 10)  (1201 170)  (1201 170)  routing T_23_10.sp12_v_t_22 <X> T_23_10.sp12_h_l_22
 (4 11)  (1202 171)  (1202 171)  routing T_23_10.sp4_v_b_1 <X> T_23_10.sp4_h_l_43
 (22 11)  (1220 171)  (1220 171)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (1222 171)  (1222 171)  routing T_23_10.tnl_op_6 <X> T_23_10.lc_trk_g2_6
 (25 11)  (1223 171)  (1223 171)  routing T_23_10.tnl_op_6 <X> T_23_10.lc_trk_g2_6
 (1 14)  (1199 174)  (1199 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (12 14)  (1210 174)  (1210 174)  routing T_23_10.sp4_v_b_11 <X> T_23_10.sp4_h_l_46
 (0 15)  (1198 175)  (1198 175)  routing T_23_10.glb_netwk_2 <X> T_23_10.wire_logic_cluster/lc_7/s_r


LogicTile_24_10

 (27 0)  (1279 160)  (1279 160)  routing T_24_10.lc_trk_g3_0 <X> T_24_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (1280 160)  (1280 160)  routing T_24_10.lc_trk_g3_0 <X> T_24_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 160)  (1281 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 160)  (1283 160)  routing T_24_10.lc_trk_g2_5 <X> T_24_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 160)  (1284 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 160)  (1285 160)  routing T_24_10.lc_trk_g2_5 <X> T_24_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 160)  (1288 160)  LC_0 Logic Functioning bit
 (38 0)  (1290 160)  (1290 160)  LC_0 Logic Functioning bit
 (41 0)  (1293 160)  (1293 160)  LC_0 Logic Functioning bit
 (43 0)  (1295 160)  (1295 160)  LC_0 Logic Functioning bit
 (4 1)  (1256 161)  (1256 161)  routing T_24_10.sp4_v_t_42 <X> T_24_10.sp4_h_r_0
 (26 1)  (1278 161)  (1278 161)  routing T_24_10.lc_trk_g2_2 <X> T_24_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 161)  (1280 161)  routing T_24_10.lc_trk_g2_2 <X> T_24_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 161)  (1281 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (37 1)  (1289 161)  (1289 161)  LC_0 Logic Functioning bit
 (39 1)  (1291 161)  (1291 161)  LC_0 Logic Functioning bit
 (41 1)  (1293 161)  (1293 161)  LC_0 Logic Functioning bit
 (43 1)  (1295 161)  (1295 161)  LC_0 Logic Functioning bit
 (26 2)  (1278 162)  (1278 162)  routing T_24_10.lc_trk_g2_5 <X> T_24_10.wire_logic_cluster/lc_1/in_0
 (29 2)  (1281 162)  (1281 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 162)  (1282 162)  routing T_24_10.lc_trk_g0_4 <X> T_24_10.wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 162)  (1284 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 162)  (1285 162)  routing T_24_10.lc_trk_g2_0 <X> T_24_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 162)  (1288 162)  LC_1 Logic Functioning bit
 (37 2)  (1289 162)  (1289 162)  LC_1 Logic Functioning bit
 (38 2)  (1290 162)  (1290 162)  LC_1 Logic Functioning bit
 (39 2)  (1291 162)  (1291 162)  LC_1 Logic Functioning bit
 (41 2)  (1293 162)  (1293 162)  LC_1 Logic Functioning bit
 (43 2)  (1295 162)  (1295 162)  LC_1 Logic Functioning bit
 (14 3)  (1266 163)  (1266 163)  routing T_24_10.sp4_r_v_b_28 <X> T_24_10.lc_trk_g0_4
 (17 3)  (1269 163)  (1269 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (28 3)  (1280 163)  (1280 163)  routing T_24_10.lc_trk_g2_5 <X> T_24_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 163)  (1281 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (1288 163)  (1288 163)  LC_1 Logic Functioning bit
 (38 3)  (1290 163)  (1290 163)  LC_1 Logic Functioning bit
 (14 4)  (1266 164)  (1266 164)  routing T_24_10.wire_logic_cluster/lc_0/out <X> T_24_10.lc_trk_g1_0
 (27 4)  (1279 164)  (1279 164)  routing T_24_10.lc_trk_g1_0 <X> T_24_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 164)  (1281 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 164)  (1284 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 164)  (1285 164)  routing T_24_10.lc_trk_g3_2 <X> T_24_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 164)  (1286 164)  routing T_24_10.lc_trk_g3_2 <X> T_24_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 164)  (1288 164)  LC_2 Logic Functioning bit
 (37 4)  (1289 164)  (1289 164)  LC_2 Logic Functioning bit
 (41 4)  (1293 164)  (1293 164)  LC_2 Logic Functioning bit
 (43 4)  (1295 164)  (1295 164)  LC_2 Logic Functioning bit
 (50 4)  (1302 164)  (1302 164)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (1269 165)  (1269 165)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (31 5)  (1283 165)  (1283 165)  routing T_24_10.lc_trk_g3_2 <X> T_24_10.wire_logic_cluster/lc_2/in_3
 (36 5)  (1288 165)  (1288 165)  LC_2 Logic Functioning bit
 (37 5)  (1289 165)  (1289 165)  LC_2 Logic Functioning bit
 (41 5)  (1293 165)  (1293 165)  LC_2 Logic Functioning bit
 (43 5)  (1295 165)  (1295 165)  LC_2 Logic Functioning bit
 (51 5)  (1303 165)  (1303 165)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (1266 166)  (1266 166)  routing T_24_10.bnr_op_4 <X> T_24_10.lc_trk_g1_4
 (14 7)  (1266 167)  (1266 167)  routing T_24_10.bnr_op_4 <X> T_24_10.lc_trk_g1_4
 (17 7)  (1269 167)  (1269 167)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (27 8)  (1279 168)  (1279 168)  routing T_24_10.lc_trk_g1_4 <X> T_24_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 168)  (1281 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1282 168)  (1282 168)  routing T_24_10.lc_trk_g1_4 <X> T_24_10.wire_logic_cluster/lc_4/in_1
 (31 8)  (1283 168)  (1283 168)  routing T_24_10.lc_trk_g2_5 <X> T_24_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 168)  (1284 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1285 168)  (1285 168)  routing T_24_10.lc_trk_g2_5 <X> T_24_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 168)  (1288 168)  LC_4 Logic Functioning bit
 (38 8)  (1290 168)  (1290 168)  LC_4 Logic Functioning bit
 (41 8)  (1293 168)  (1293 168)  LC_4 Logic Functioning bit
 (43 8)  (1295 168)  (1295 168)  LC_4 Logic Functioning bit
 (14 9)  (1266 169)  (1266 169)  routing T_24_10.sp4_r_v_b_32 <X> T_24_10.lc_trk_g2_0
 (17 9)  (1269 169)  (1269 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (1274 169)  (1274 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (27 9)  (1279 169)  (1279 169)  routing T_24_10.lc_trk_g3_1 <X> T_24_10.wire_logic_cluster/lc_4/in_0
 (28 9)  (1280 169)  (1280 169)  routing T_24_10.lc_trk_g3_1 <X> T_24_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 169)  (1281 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (37 9)  (1289 169)  (1289 169)  LC_4 Logic Functioning bit
 (39 9)  (1291 169)  (1291 169)  LC_4 Logic Functioning bit
 (41 9)  (1293 169)  (1293 169)  LC_4 Logic Functioning bit
 (43 9)  (1295 169)  (1295 169)  LC_4 Logic Functioning bit
 (14 10)  (1266 170)  (1266 170)  routing T_24_10.wire_logic_cluster/lc_4/out <X> T_24_10.lc_trk_g2_4
 (15 10)  (1267 170)  (1267 170)  routing T_24_10.sp4_v_t_32 <X> T_24_10.lc_trk_g2_5
 (16 10)  (1268 170)  (1268 170)  routing T_24_10.sp4_v_t_32 <X> T_24_10.lc_trk_g2_5
 (17 10)  (1269 170)  (1269 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (11 11)  (1263 171)  (1263 171)  routing T_24_10.sp4_h_r_0 <X> T_24_10.sp4_h_l_45
 (13 11)  (1265 171)  (1265 171)  routing T_24_10.sp4_h_r_0 <X> T_24_10.sp4_h_l_45
 (17 11)  (1269 171)  (1269 171)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (17 12)  (1269 172)  (1269 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (26 12)  (1278 172)  (1278 172)  routing T_24_10.lc_trk_g3_5 <X> T_24_10.wire_logic_cluster/lc_6/in_0
 (27 12)  (1279 172)  (1279 172)  routing T_24_10.lc_trk_g3_6 <X> T_24_10.wire_logic_cluster/lc_6/in_1
 (28 12)  (1280 172)  (1280 172)  routing T_24_10.lc_trk_g3_6 <X> T_24_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 172)  (1281 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 172)  (1282 172)  routing T_24_10.lc_trk_g3_6 <X> T_24_10.wire_logic_cluster/lc_6/in_1
 (31 12)  (1283 172)  (1283 172)  routing T_24_10.lc_trk_g2_5 <X> T_24_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 172)  (1284 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 172)  (1285 172)  routing T_24_10.lc_trk_g2_5 <X> T_24_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 172)  (1288 172)  LC_6 Logic Functioning bit
 (38 12)  (1290 172)  (1290 172)  LC_6 Logic Functioning bit
 (41 12)  (1293 172)  (1293 172)  LC_6 Logic Functioning bit
 (43 12)  (1295 172)  (1295 172)  LC_6 Logic Functioning bit
 (17 13)  (1269 173)  (1269 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (1270 173)  (1270 173)  routing T_24_10.sp4_r_v_b_41 <X> T_24_10.lc_trk_g3_1
 (22 13)  (1274 173)  (1274 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1277 173)  (1277 173)  routing T_24_10.sp4_r_v_b_42 <X> T_24_10.lc_trk_g3_2
 (27 13)  (1279 173)  (1279 173)  routing T_24_10.lc_trk_g3_5 <X> T_24_10.wire_logic_cluster/lc_6/in_0
 (28 13)  (1280 173)  (1280 173)  routing T_24_10.lc_trk_g3_5 <X> T_24_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 173)  (1281 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1282 173)  (1282 173)  routing T_24_10.lc_trk_g3_6 <X> T_24_10.wire_logic_cluster/lc_6/in_1
 (37 13)  (1289 173)  (1289 173)  LC_6 Logic Functioning bit
 (39 13)  (1291 173)  (1291 173)  LC_6 Logic Functioning bit
 (41 13)  (1293 173)  (1293 173)  LC_6 Logic Functioning bit
 (43 13)  (1295 173)  (1295 173)  LC_6 Logic Functioning bit
 (17 14)  (1269 174)  (1269 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (31 14)  (1283 174)  (1283 174)  routing T_24_10.lc_trk_g2_4 <X> T_24_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 174)  (1284 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 174)  (1285 174)  routing T_24_10.lc_trk_g2_4 <X> T_24_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 174)  (1288 174)  LC_7 Logic Functioning bit
 (37 14)  (1289 174)  (1289 174)  LC_7 Logic Functioning bit
 (38 14)  (1290 174)  (1290 174)  LC_7 Logic Functioning bit
 (42 14)  (1294 174)  (1294 174)  LC_7 Logic Functioning bit
 (46 14)  (1298 174)  (1298 174)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (1302 174)  (1302 174)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (1270 175)  (1270 175)  routing T_24_10.sp4_r_v_b_45 <X> T_24_10.lc_trk_g3_5
 (22 15)  (1274 175)  (1274 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (1278 175)  (1278 175)  routing T_24_10.lc_trk_g3_2 <X> T_24_10.wire_logic_cluster/lc_7/in_0
 (27 15)  (1279 175)  (1279 175)  routing T_24_10.lc_trk_g3_2 <X> T_24_10.wire_logic_cluster/lc_7/in_0
 (28 15)  (1280 175)  (1280 175)  routing T_24_10.lc_trk_g3_2 <X> T_24_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 175)  (1281 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (36 15)  (1288 175)  (1288 175)  LC_7 Logic Functioning bit
 (37 15)  (1289 175)  (1289 175)  LC_7 Logic Functioning bit
 (39 15)  (1291 175)  (1291 175)  LC_7 Logic Functioning bit
 (43 15)  (1295 175)  (1295 175)  LC_7 Logic Functioning bit


RAM_Tile_25_10

 (6 0)  (1312 160)  (1312 160)  routing T_25_10.sp4_v_t_44 <X> T_25_10.sp4_v_b_0
 (7 0)  (1313 160)  (1313 160)  Ram config bit: MEMT_bram_cbit_1

 (5 1)  (1311 161)  (1311 161)  routing T_25_10.sp4_v_t_44 <X> T_25_10.sp4_v_b_0
 (7 1)  (1313 161)  (1313 161)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 162)  (1306 162)  routing T_25_10.glb_netwk_6 <X> T_25_10.wire_bram/ram/WCLK
 (1 2)  (1307 162)  (1307 162)  routing T_25_10.glb_netwk_6 <X> T_25_10.wire_bram/ram/WCLK
 (2 2)  (1308 162)  (1308 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 162)  (1313 162)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 163)  (1313 163)  Ram config bit: MEMT_bram_cbit_2

 (9 3)  (1315 163)  (1315 163)  routing T_25_10.sp4_v_b_1 <X> T_25_10.sp4_v_t_36
 (0 4)  (1306 164)  (1306 164)  routing T_25_10.lc_trk_g2_2 <X> T_25_10.wire_bram/ram/WCLKE
 (1 4)  (1307 164)  (1307 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (1313 164)  (1313 164)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (11 4)  (1317 164)  (1317 164)  routing T_25_10.sp4_v_t_39 <X> T_25_10.sp4_v_b_5
 (1 5)  (1307 165)  (1307 165)  routing T_25_10.lc_trk_g2_2 <X> T_25_10.wire_bram/ram/WCLKE
 (7 5)  (1313 165)  (1313 165)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (12 5)  (1318 165)  (1318 165)  routing T_25_10.sp4_v_t_39 <X> T_25_10.sp4_v_b_5
 (7 6)  (1313 166)  (1313 166)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (7 7)  (1313 167)  (1313 167)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (11 8)  (1317 168)  (1317 168)  routing T_25_10.sp4_v_t_37 <X> T_25_10.sp4_v_b_8
 (13 8)  (1319 168)  (1319 168)  routing T_25_10.sp4_v_t_37 <X> T_25_10.sp4_v_b_8
 (25 8)  (1331 168)  (1331 168)  routing T_25_10.sp4_v_b_26 <X> T_25_10.lc_trk_g2_2
 (28 8)  (1334 168)  (1334 168)  routing T_25_10.lc_trk_g2_7 <X> T_25_10.wire_bram/ram/WDATA_3
 (29 8)  (1335 168)  (1335 168)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_3
 (30 8)  (1336 168)  (1336 168)  routing T_25_10.lc_trk_g2_7 <X> T_25_10.wire_bram/ram/WDATA_3
 (22 9)  (1328 169)  (1328 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1329 169)  (1329 169)  routing T_25_10.sp4_v_b_26 <X> T_25_10.lc_trk_g2_2
 (30 9)  (1336 169)  (1336 169)  routing T_25_10.lc_trk_g2_7 <X> T_25_10.wire_bram/ram/WDATA_3
 (19 10)  (1325 170)  (1325 170)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_t_10
 (22 10)  (1328 170)  (1328 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1329 170)  (1329 170)  routing T_25_10.sp4_v_b_47 <X> T_25_10.lc_trk_g2_7
 (24 10)  (1330 170)  (1330 170)  routing T_25_10.sp4_v_b_47 <X> T_25_10.lc_trk_g2_7
 (14 11)  (1320 171)  (1320 171)  routing T_25_10.sp4_r_v_b_36 <X> T_25_10.lc_trk_g2_4
 (17 11)  (1323 171)  (1323 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (1306 174)  (1306 174)  routing T_25_10.lc_trk_g2_4 <X> T_25_10.wire_bram/ram/WE
 (1 14)  (1307 174)  (1307 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 175)  (1307 175)  routing T_25_10.lc_trk_g2_4 <X> T_25_10.wire_bram/ram/WE


LogicTile_26_10

 (6 0)  (1354 160)  (1354 160)  routing T_26_10.sp4_v_t_44 <X> T_26_10.sp4_v_b_0
 (5 1)  (1353 161)  (1353 161)  routing T_26_10.sp4_v_t_44 <X> T_26_10.sp4_v_b_0
 (13 4)  (1361 164)  (1361 164)  routing T_26_10.sp4_v_t_40 <X> T_26_10.sp4_v_b_5


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9

 (3 14)  (495 158)  (495 158)  routing T_10_9.sp12_h_r_1 <X> T_10_9.sp12_v_t_22
 (3 15)  (495 159)  (495 159)  routing T_10_9.sp12_h_r_1 <X> T_10_9.sp12_v_t_22


LogicTile_11_9



LogicTile_12_9

 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_9

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (0 2)  (874 146)  (874 146)  routing T_17_9.glb_netwk_6 <X> T_17_9.wire_logic_cluster/lc_7/clk
 (1 2)  (875 146)  (875 146)  routing T_17_9.glb_netwk_6 <X> T_17_9.wire_logic_cluster/lc_7/clk
 (2 2)  (876 146)  (876 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (885 146)  (885 146)  routing T_17_9.sp4_h_r_8 <X> T_17_9.sp4_v_t_39
 (13 2)  (887 146)  (887 146)  routing T_17_9.sp4_h_r_8 <X> T_17_9.sp4_v_t_39
 (12 3)  (886 147)  (886 147)  routing T_17_9.sp4_h_r_8 <X> T_17_9.sp4_v_t_39
 (27 4)  (901 148)  (901 148)  routing T_17_9.lc_trk_g3_0 <X> T_17_9.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 148)  (902 148)  routing T_17_9.lc_trk_g3_0 <X> T_17_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 148)  (903 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 148)  (905 148)  routing T_17_9.lc_trk_g2_7 <X> T_17_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 148)  (906 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 148)  (907 148)  routing T_17_9.lc_trk_g2_7 <X> T_17_9.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 148)  (910 148)  LC_2 Logic Functioning bit
 (37 4)  (911 148)  (911 148)  LC_2 Logic Functioning bit
 (38 4)  (912 148)  (912 148)  LC_2 Logic Functioning bit
 (39 4)  (913 148)  (913 148)  LC_2 Logic Functioning bit
 (40 4)  (914 148)  (914 148)  LC_2 Logic Functioning bit
 (42 4)  (916 148)  (916 148)  LC_2 Logic Functioning bit
 (45 4)  (919 148)  (919 148)  LC_2 Logic Functioning bit
 (31 5)  (905 149)  (905 149)  routing T_17_9.lc_trk_g2_7 <X> T_17_9.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 149)  (910 149)  LC_2 Logic Functioning bit
 (37 5)  (911 149)  (911 149)  LC_2 Logic Functioning bit
 (38 5)  (912 149)  (912 149)  LC_2 Logic Functioning bit
 (39 5)  (913 149)  (913 149)  LC_2 Logic Functioning bit
 (40 5)  (914 149)  (914 149)  LC_2 Logic Functioning bit
 (42 5)  (916 149)  (916 149)  LC_2 Logic Functioning bit
 (27 8)  (901 152)  (901 152)  routing T_17_9.lc_trk_g3_0 <X> T_17_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 152)  (902 152)  routing T_17_9.lc_trk_g3_0 <X> T_17_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 152)  (903 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 152)  (906 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 152)  (907 152)  routing T_17_9.lc_trk_g3_2 <X> T_17_9.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 152)  (908 152)  routing T_17_9.lc_trk_g3_2 <X> T_17_9.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 152)  (910 152)  LC_4 Logic Functioning bit
 (37 8)  (911 152)  (911 152)  LC_4 Logic Functioning bit
 (38 8)  (912 152)  (912 152)  LC_4 Logic Functioning bit
 (39 8)  (913 152)  (913 152)  LC_4 Logic Functioning bit
 (40 8)  (914 152)  (914 152)  LC_4 Logic Functioning bit
 (42 8)  (916 152)  (916 152)  LC_4 Logic Functioning bit
 (45 8)  (919 152)  (919 152)  LC_4 Logic Functioning bit
 (51 8)  (925 152)  (925 152)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (926 152)  (926 152)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (31 9)  (905 153)  (905 153)  routing T_17_9.lc_trk_g3_2 <X> T_17_9.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 153)  (910 153)  LC_4 Logic Functioning bit
 (37 9)  (911 153)  (911 153)  LC_4 Logic Functioning bit
 (38 9)  (912 153)  (912 153)  LC_4 Logic Functioning bit
 (39 9)  (913 153)  (913 153)  LC_4 Logic Functioning bit
 (40 9)  (914 153)  (914 153)  LC_4 Logic Functioning bit
 (42 9)  (916 153)  (916 153)  LC_4 Logic Functioning bit
 (53 9)  (927 153)  (927 153)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (21 10)  (895 154)  (895 154)  routing T_17_9.wire_logic_cluster/lc_7/out <X> T_17_9.lc_trk_g2_7
 (22 10)  (896 154)  (896 154)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (899 154)  (899 154)  routing T_17_9.wire_logic_cluster/lc_6/out <X> T_17_9.lc_trk_g2_6
 (22 11)  (896 155)  (896 155)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (14 12)  (888 156)  (888 156)  routing T_17_9.sp12_v_b_0 <X> T_17_9.lc_trk_g3_0
 (25 12)  (899 156)  (899 156)  routing T_17_9.wire_logic_cluster/lc_2/out <X> T_17_9.lc_trk_g3_2
 (32 12)  (906 156)  (906 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 156)  (907 156)  routing T_17_9.lc_trk_g3_0 <X> T_17_9.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 156)  (908 156)  routing T_17_9.lc_trk_g3_0 <X> T_17_9.wire_logic_cluster/lc_6/in_3
 (40 12)  (914 156)  (914 156)  LC_6 Logic Functioning bit
 (41 12)  (915 156)  (915 156)  LC_6 Logic Functioning bit
 (42 12)  (916 156)  (916 156)  LC_6 Logic Functioning bit
 (43 12)  (917 156)  (917 156)  LC_6 Logic Functioning bit
 (45 12)  (919 156)  (919 156)  LC_6 Logic Functioning bit
 (14 13)  (888 157)  (888 157)  routing T_17_9.sp12_v_b_0 <X> T_17_9.lc_trk_g3_0
 (15 13)  (889 157)  (889 157)  routing T_17_9.sp12_v_b_0 <X> T_17_9.lc_trk_g3_0
 (17 13)  (891 157)  (891 157)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (22 13)  (896 157)  (896 157)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (40 13)  (914 157)  (914 157)  LC_6 Logic Functioning bit
 (41 13)  (915 157)  (915 157)  LC_6 Logic Functioning bit
 (42 13)  (916 157)  (916 157)  LC_6 Logic Functioning bit
 (43 13)  (917 157)  (917 157)  LC_6 Logic Functioning bit
 (31 14)  (905 158)  (905 158)  routing T_17_9.lc_trk_g2_6 <X> T_17_9.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 158)  (906 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 158)  (907 158)  routing T_17_9.lc_trk_g2_6 <X> T_17_9.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 158)  (910 158)  LC_7 Logic Functioning bit
 (37 14)  (911 158)  (911 158)  LC_7 Logic Functioning bit
 (38 14)  (912 158)  (912 158)  LC_7 Logic Functioning bit
 (39 14)  (913 158)  (913 158)  LC_7 Logic Functioning bit
 (40 14)  (914 158)  (914 158)  LC_7 Logic Functioning bit
 (42 14)  (916 158)  (916 158)  LC_7 Logic Functioning bit
 (45 14)  (919 158)  (919 158)  LC_7 Logic Functioning bit
 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6

 (27 15)  (901 159)  (901 159)  routing T_17_9.lc_trk_g3_0 <X> T_17_9.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 159)  (902 159)  routing T_17_9.lc_trk_g3_0 <X> T_17_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 159)  (903 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 159)  (905 159)  routing T_17_9.lc_trk_g2_6 <X> T_17_9.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 159)  (910 159)  LC_7 Logic Functioning bit
 (37 15)  (911 159)  (911 159)  LC_7 Logic Functioning bit
 (38 15)  (912 159)  (912 159)  LC_7 Logic Functioning bit
 (39 15)  (913 159)  (913 159)  LC_7 Logic Functioning bit
 (41 15)  (915 159)  (915 159)  LC_7 Logic Functioning bit
 (43 15)  (917 159)  (917 159)  LC_7 Logic Functioning bit


LogicTile_18_9

 (15 0)  (943 144)  (943 144)  routing T_18_9.sp12_h_r_1 <X> T_18_9.lc_trk_g0_1
 (17 0)  (945 144)  (945 144)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (946 144)  (946 144)  routing T_18_9.sp12_h_r_1 <X> T_18_9.lc_trk_g0_1
 (21 0)  (949 144)  (949 144)  routing T_18_9.sp4_h_r_19 <X> T_18_9.lc_trk_g0_3
 (22 0)  (950 144)  (950 144)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (951 144)  (951 144)  routing T_18_9.sp4_h_r_19 <X> T_18_9.lc_trk_g0_3
 (24 0)  (952 144)  (952 144)  routing T_18_9.sp4_h_r_19 <X> T_18_9.lc_trk_g0_3
 (29 0)  (957 144)  (957 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 144)  (959 144)  routing T_18_9.lc_trk_g0_7 <X> T_18_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 144)  (960 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (964 144)  (964 144)  LC_0 Logic Functioning bit
 (37 0)  (965 144)  (965 144)  LC_0 Logic Functioning bit
 (38 0)  (966 144)  (966 144)  LC_0 Logic Functioning bit
 (39 0)  (967 144)  (967 144)  LC_0 Logic Functioning bit
 (18 1)  (946 145)  (946 145)  routing T_18_9.sp12_h_r_1 <X> T_18_9.lc_trk_g0_1
 (21 1)  (949 145)  (949 145)  routing T_18_9.sp4_h_r_19 <X> T_18_9.lc_trk_g0_3
 (26 1)  (954 145)  (954 145)  routing T_18_9.lc_trk_g1_3 <X> T_18_9.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 145)  (955 145)  routing T_18_9.lc_trk_g1_3 <X> T_18_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 145)  (957 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 145)  (959 145)  routing T_18_9.lc_trk_g0_7 <X> T_18_9.wire_logic_cluster/lc_0/in_3
 (40 1)  (968 145)  (968 145)  LC_0 Logic Functioning bit
 (41 1)  (969 145)  (969 145)  LC_0 Logic Functioning bit
 (42 1)  (970 145)  (970 145)  LC_0 Logic Functioning bit
 (43 1)  (971 145)  (971 145)  LC_0 Logic Functioning bit
 (13 2)  (941 146)  (941 146)  routing T_18_9.sp4_h_r_2 <X> T_18_9.sp4_v_t_39
 (22 2)  (950 146)  (950 146)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (12 3)  (940 147)  (940 147)  routing T_18_9.sp4_h_r_2 <X> T_18_9.sp4_v_t_39
 (21 3)  (949 147)  (949 147)  routing T_18_9.sp4_r_v_b_31 <X> T_18_9.lc_trk_g0_7
 (21 4)  (949 148)  (949 148)  routing T_18_9.sp12_h_r_3 <X> T_18_9.lc_trk_g1_3
 (22 4)  (950 148)  (950 148)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (952 148)  (952 148)  routing T_18_9.sp12_h_r_3 <X> T_18_9.lc_trk_g1_3
 (21 5)  (949 149)  (949 149)  routing T_18_9.sp12_h_r_3 <X> T_18_9.lc_trk_g1_3
 (15 6)  (943 150)  (943 150)  routing T_18_9.sp4_h_r_21 <X> T_18_9.lc_trk_g1_5
 (16 6)  (944 150)  (944 150)  routing T_18_9.sp4_h_r_21 <X> T_18_9.lc_trk_g1_5
 (17 6)  (945 150)  (945 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (946 150)  (946 150)  routing T_18_9.sp4_h_r_21 <X> T_18_9.lc_trk_g1_5
 (22 6)  (950 150)  (950 150)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (951 150)  (951 150)  routing T_18_9.sp4_v_b_23 <X> T_18_9.lc_trk_g1_7
 (24 6)  (952 150)  (952 150)  routing T_18_9.sp4_v_b_23 <X> T_18_9.lc_trk_g1_7
 (10 7)  (938 151)  (938 151)  routing T_18_9.sp4_h_l_46 <X> T_18_9.sp4_v_t_41
 (18 7)  (946 151)  (946 151)  routing T_18_9.sp4_h_r_21 <X> T_18_9.lc_trk_g1_5
 (25 8)  (953 152)  (953 152)  routing T_18_9.sp4_v_t_23 <X> T_18_9.lc_trk_g2_2
 (22 9)  (950 153)  (950 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (951 153)  (951 153)  routing T_18_9.sp4_v_t_23 <X> T_18_9.lc_trk_g2_2
 (25 9)  (953 153)  (953 153)  routing T_18_9.sp4_v_t_23 <X> T_18_9.lc_trk_g2_2
 (4 10)  (932 154)  (932 154)  routing T_18_9.sp4_h_r_0 <X> T_18_9.sp4_v_t_43
 (6 10)  (934 154)  (934 154)  routing T_18_9.sp4_h_r_0 <X> T_18_9.sp4_v_t_43
 (27 10)  (955 154)  (955 154)  routing T_18_9.lc_trk_g1_5 <X> T_18_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 154)  (957 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 154)  (958 154)  routing T_18_9.lc_trk_g1_5 <X> T_18_9.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 154)  (959 154)  routing T_18_9.lc_trk_g3_7 <X> T_18_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 154)  (960 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 154)  (961 154)  routing T_18_9.lc_trk_g3_7 <X> T_18_9.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 154)  (962 154)  routing T_18_9.lc_trk_g3_7 <X> T_18_9.wire_logic_cluster/lc_5/in_3
 (37 10)  (965 154)  (965 154)  LC_5 Logic Functioning bit
 (39 10)  (967 154)  (967 154)  LC_5 Logic Functioning bit
 (41 10)  (969 154)  (969 154)  LC_5 Logic Functioning bit
 (43 10)  (971 154)  (971 154)  LC_5 Logic Functioning bit
 (5 11)  (933 155)  (933 155)  routing T_18_9.sp4_h_r_0 <X> T_18_9.sp4_v_t_43
 (31 11)  (959 155)  (959 155)  routing T_18_9.lc_trk_g3_7 <X> T_18_9.wire_logic_cluster/lc_5/in_3
 (37 11)  (965 155)  (965 155)  LC_5 Logic Functioning bit
 (39 11)  (967 155)  (967 155)  LC_5 Logic Functioning bit
 (41 11)  (969 155)  (969 155)  LC_5 Logic Functioning bit
 (43 11)  (971 155)  (971 155)  LC_5 Logic Functioning bit
 (27 12)  (955 156)  (955 156)  routing T_18_9.lc_trk_g3_6 <X> T_18_9.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 156)  (956 156)  routing T_18_9.lc_trk_g3_6 <X> T_18_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 156)  (957 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 156)  (958 156)  routing T_18_9.lc_trk_g3_6 <X> T_18_9.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 156)  (960 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (38 12)  (966 156)  (966 156)  LC_6 Logic Functioning bit
 (39 12)  (967 156)  (967 156)  LC_6 Logic Functioning bit
 (42 12)  (970 156)  (970 156)  LC_6 Logic Functioning bit
 (43 12)  (971 156)  (971 156)  LC_6 Logic Functioning bit
 (50 12)  (978 156)  (978 156)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (954 157)  (954 157)  routing T_18_9.lc_trk_g1_3 <X> T_18_9.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 157)  (955 157)  routing T_18_9.lc_trk_g1_3 <X> T_18_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 157)  (957 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 157)  (958 157)  routing T_18_9.lc_trk_g3_6 <X> T_18_9.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 157)  (959 157)  routing T_18_9.lc_trk_g0_3 <X> T_18_9.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 157)  (964 157)  LC_6 Logic Functioning bit
 (37 13)  (965 157)  (965 157)  LC_6 Logic Functioning bit
 (40 13)  (968 157)  (968 157)  LC_6 Logic Functioning bit
 (41 13)  (969 157)  (969 157)  LC_6 Logic Functioning bit
 (4 14)  (932 158)  (932 158)  routing T_18_9.sp4_h_r_3 <X> T_18_9.sp4_v_t_44
 (6 14)  (934 158)  (934 158)  routing T_18_9.sp4_h_r_3 <X> T_18_9.sp4_v_t_44
 (21 14)  (949 158)  (949 158)  routing T_18_9.sp4_v_t_18 <X> T_18_9.lc_trk_g3_7
 (22 14)  (950 158)  (950 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (951 158)  (951 158)  routing T_18_9.sp4_v_t_18 <X> T_18_9.lc_trk_g3_7
 (26 14)  (954 158)  (954 158)  routing T_18_9.lc_trk_g0_7 <X> T_18_9.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 158)  (955 158)  routing T_18_9.lc_trk_g1_7 <X> T_18_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 158)  (957 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 158)  (958 158)  routing T_18_9.lc_trk_g1_7 <X> T_18_9.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 158)  (960 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 158)  (961 158)  routing T_18_9.lc_trk_g2_2 <X> T_18_9.wire_logic_cluster/lc_7/in_3
 (37 14)  (965 158)  (965 158)  LC_7 Logic Functioning bit
 (38 14)  (966 158)  (966 158)  LC_7 Logic Functioning bit
 (40 14)  (968 158)  (968 158)  LC_7 Logic Functioning bit
 (41 14)  (969 158)  (969 158)  LC_7 Logic Functioning bit
 (50 14)  (978 158)  (978 158)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (979 158)  (979 158)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (5 15)  (933 159)  (933 159)  routing T_18_9.sp4_h_r_3 <X> T_18_9.sp4_v_t_44
 (7 15)  (935 159)  (935 159)  Column buffer control bit: LH_colbuf_cntl_6

 (11 15)  (939 159)  (939 159)  routing T_18_9.sp4_h_r_3 <X> T_18_9.sp4_h_l_46
 (13 15)  (941 159)  (941 159)  routing T_18_9.sp4_h_r_3 <X> T_18_9.sp4_h_l_46
 (22 15)  (950 159)  (950 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (954 159)  (954 159)  routing T_18_9.lc_trk_g0_7 <X> T_18_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 159)  (957 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 159)  (958 159)  routing T_18_9.lc_trk_g1_7 <X> T_18_9.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 159)  (959 159)  routing T_18_9.lc_trk_g2_2 <X> T_18_9.wire_logic_cluster/lc_7/in_3
 (36 15)  (964 159)  (964 159)  LC_7 Logic Functioning bit
 (39 15)  (967 159)  (967 159)  LC_7 Logic Functioning bit
 (42 15)  (970 159)  (970 159)  LC_7 Logic Functioning bit
 (43 15)  (971 159)  (971 159)  LC_7 Logic Functioning bit


LogicTile_19_9

 (12 0)  (994 144)  (994 144)  routing T_19_9.sp4_v_t_39 <X> T_19_9.sp4_h_r_2
 (21 0)  (1003 144)  (1003 144)  routing T_19_9.wire_logic_cluster/lc_3/out <X> T_19_9.lc_trk_g0_3
 (22 0)  (1004 144)  (1004 144)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (1009 144)  (1009 144)  routing T_19_9.lc_trk_g1_2 <X> T_19_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 144)  (1011 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 144)  (1013 144)  routing T_19_9.lc_trk_g2_7 <X> T_19_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 144)  (1014 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 144)  (1015 144)  routing T_19_9.lc_trk_g2_7 <X> T_19_9.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 144)  (1017 144)  routing T_19_9.lc_trk_g0_4 <X> T_19_9.input_2_0
 (37 0)  (1019 144)  (1019 144)  LC_0 Logic Functioning bit
 (41 0)  (1023 144)  (1023 144)  LC_0 Logic Functioning bit
 (42 0)  (1024 144)  (1024 144)  LC_0 Logic Functioning bit
 (52 0)  (1034 144)  (1034 144)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (1004 145)  (1004 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (28 1)  (1010 145)  (1010 145)  routing T_19_9.lc_trk_g2_0 <X> T_19_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 145)  (1011 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 145)  (1012 145)  routing T_19_9.lc_trk_g1_2 <X> T_19_9.wire_logic_cluster/lc_0/in_1
 (31 1)  (1013 145)  (1013 145)  routing T_19_9.lc_trk_g2_7 <X> T_19_9.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 145)  (1014 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (40 1)  (1022 145)  (1022 145)  LC_0 Logic Functioning bit
 (41 1)  (1023 145)  (1023 145)  LC_0 Logic Functioning bit
 (43 1)  (1025 145)  (1025 145)  LC_0 Logic Functioning bit
 (14 2)  (996 146)  (996 146)  routing T_19_9.wire_logic_cluster/lc_4/out <X> T_19_9.lc_trk_g0_4
 (15 2)  (997 146)  (997 146)  routing T_19_9.top_op_5 <X> T_19_9.lc_trk_g0_5
 (17 2)  (999 146)  (999 146)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (25 2)  (1007 146)  (1007 146)  routing T_19_9.sp4_h_r_14 <X> T_19_9.lc_trk_g0_6
 (26 2)  (1008 146)  (1008 146)  routing T_19_9.lc_trk_g3_4 <X> T_19_9.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 146)  (1009 146)  routing T_19_9.lc_trk_g3_1 <X> T_19_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 146)  (1010 146)  routing T_19_9.lc_trk_g3_1 <X> T_19_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 146)  (1011 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 146)  (1014 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (1019 146)  (1019 146)  LC_1 Logic Functioning bit
 (39 2)  (1021 146)  (1021 146)  LC_1 Logic Functioning bit
 (17 3)  (999 147)  (999 147)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (1000 147)  (1000 147)  routing T_19_9.top_op_5 <X> T_19_9.lc_trk_g0_5
 (22 3)  (1004 147)  (1004 147)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (1005 147)  (1005 147)  routing T_19_9.sp4_h_r_14 <X> T_19_9.lc_trk_g0_6
 (24 3)  (1006 147)  (1006 147)  routing T_19_9.sp4_h_r_14 <X> T_19_9.lc_trk_g0_6
 (27 3)  (1009 147)  (1009 147)  routing T_19_9.lc_trk_g3_4 <X> T_19_9.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 147)  (1010 147)  routing T_19_9.lc_trk_g3_4 <X> T_19_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 147)  (1011 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 147)  (1013 147)  routing T_19_9.lc_trk_g0_2 <X> T_19_9.wire_logic_cluster/lc_1/in_3
 (36 3)  (1018 147)  (1018 147)  LC_1 Logic Functioning bit
 (38 3)  (1020 147)  (1020 147)  LC_1 Logic Functioning bit
 (40 3)  (1022 147)  (1022 147)  LC_1 Logic Functioning bit
 (41 3)  (1023 147)  (1023 147)  LC_1 Logic Functioning bit
 (42 3)  (1024 147)  (1024 147)  LC_1 Logic Functioning bit
 (43 3)  (1025 147)  (1025 147)  LC_1 Logic Functioning bit
 (9 4)  (991 148)  (991 148)  routing T_19_9.sp4_v_t_41 <X> T_19_9.sp4_h_r_4
 (25 4)  (1007 148)  (1007 148)  routing T_19_9.sp12_h_r_2 <X> T_19_9.lc_trk_g1_2
 (26 4)  (1008 148)  (1008 148)  routing T_19_9.lc_trk_g3_5 <X> T_19_9.wire_logic_cluster/lc_2/in_0
 (27 4)  (1009 148)  (1009 148)  routing T_19_9.lc_trk_g1_2 <X> T_19_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 148)  (1011 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 148)  (1013 148)  routing T_19_9.lc_trk_g0_5 <X> T_19_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 148)  (1014 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (50 4)  (1032 148)  (1032 148)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (1004 149)  (1004 149)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (1006 149)  (1006 149)  routing T_19_9.sp12_h_r_2 <X> T_19_9.lc_trk_g1_2
 (25 5)  (1007 149)  (1007 149)  routing T_19_9.sp12_h_r_2 <X> T_19_9.lc_trk_g1_2
 (27 5)  (1009 149)  (1009 149)  routing T_19_9.lc_trk_g3_5 <X> T_19_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 149)  (1010 149)  routing T_19_9.lc_trk_g3_5 <X> T_19_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 149)  (1011 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 149)  (1012 149)  routing T_19_9.lc_trk_g1_2 <X> T_19_9.wire_logic_cluster/lc_2/in_1
 (36 5)  (1018 149)  (1018 149)  LC_2 Logic Functioning bit
 (39 5)  (1021 149)  (1021 149)  LC_2 Logic Functioning bit
 (41 5)  (1023 149)  (1023 149)  LC_2 Logic Functioning bit
 (42 5)  (1024 149)  (1024 149)  LC_2 Logic Functioning bit
 (51 5)  (1033 149)  (1033 149)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (11 6)  (993 150)  (993 150)  routing T_19_9.sp4_h_r_11 <X> T_19_9.sp4_v_t_40
 (13 6)  (995 150)  (995 150)  routing T_19_9.sp4_h_r_11 <X> T_19_9.sp4_v_t_40
 (22 6)  (1004 150)  (1004 150)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1006 150)  (1006 150)  routing T_19_9.top_op_7 <X> T_19_9.lc_trk_g1_7
 (27 6)  (1009 150)  (1009 150)  routing T_19_9.lc_trk_g3_5 <X> T_19_9.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 150)  (1010 150)  routing T_19_9.lc_trk_g3_5 <X> T_19_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 150)  (1011 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 150)  (1012 150)  routing T_19_9.lc_trk_g3_5 <X> T_19_9.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 150)  (1014 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 150)  (1015 150)  routing T_19_9.lc_trk_g2_0 <X> T_19_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 150)  (1018 150)  LC_3 Logic Functioning bit
 (37 6)  (1019 150)  (1019 150)  LC_3 Logic Functioning bit
 (41 6)  (1023 150)  (1023 150)  LC_3 Logic Functioning bit
 (43 6)  (1025 150)  (1025 150)  LC_3 Logic Functioning bit
 (50 6)  (1032 150)  (1032 150)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (994 151)  (994 151)  routing T_19_9.sp4_h_r_11 <X> T_19_9.sp4_v_t_40
 (14 7)  (996 151)  (996 151)  routing T_19_9.top_op_4 <X> T_19_9.lc_trk_g1_4
 (15 7)  (997 151)  (997 151)  routing T_19_9.top_op_4 <X> T_19_9.lc_trk_g1_4
 (17 7)  (999 151)  (999 151)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (1003 151)  (1003 151)  routing T_19_9.top_op_7 <X> T_19_9.lc_trk_g1_7
 (36 7)  (1018 151)  (1018 151)  LC_3 Logic Functioning bit
 (37 7)  (1019 151)  (1019 151)  LC_3 Logic Functioning bit
 (41 7)  (1023 151)  (1023 151)  LC_3 Logic Functioning bit
 (43 7)  (1025 151)  (1025 151)  LC_3 Logic Functioning bit
 (12 8)  (994 152)  (994 152)  routing T_19_9.sp4_v_t_45 <X> T_19_9.sp4_h_r_8
 (14 8)  (996 152)  (996 152)  routing T_19_9.sp4_v_t_21 <X> T_19_9.lc_trk_g2_0
 (22 8)  (1004 152)  (1004 152)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1005 152)  (1005 152)  routing T_19_9.sp4_v_t_30 <X> T_19_9.lc_trk_g2_3
 (24 8)  (1006 152)  (1006 152)  routing T_19_9.sp4_v_t_30 <X> T_19_9.lc_trk_g2_3
 (27 8)  (1009 152)  (1009 152)  routing T_19_9.lc_trk_g3_4 <X> T_19_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 152)  (1010 152)  routing T_19_9.lc_trk_g3_4 <X> T_19_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 152)  (1011 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 152)  (1012 152)  routing T_19_9.lc_trk_g3_4 <X> T_19_9.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 152)  (1013 152)  routing T_19_9.lc_trk_g0_5 <X> T_19_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 152)  (1014 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 152)  (1018 152)  LC_4 Logic Functioning bit
 (38 8)  (1020 152)  (1020 152)  LC_4 Logic Functioning bit
 (39 8)  (1021 152)  (1021 152)  LC_4 Logic Functioning bit
 (42 8)  (1024 152)  (1024 152)  LC_4 Logic Functioning bit
 (14 9)  (996 153)  (996 153)  routing T_19_9.sp4_v_t_21 <X> T_19_9.lc_trk_g2_0
 (16 9)  (998 153)  (998 153)  routing T_19_9.sp4_v_t_21 <X> T_19_9.lc_trk_g2_0
 (17 9)  (999 153)  (999 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (26 9)  (1008 153)  (1008 153)  routing T_19_9.lc_trk_g0_2 <X> T_19_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 153)  (1011 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (1014 153)  (1014 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (1015 153)  (1015 153)  routing T_19_9.lc_trk_g3_1 <X> T_19_9.input_2_4
 (34 9)  (1016 153)  (1016 153)  routing T_19_9.lc_trk_g3_1 <X> T_19_9.input_2_4
 (36 9)  (1018 153)  (1018 153)  LC_4 Logic Functioning bit
 (40 9)  (1022 153)  (1022 153)  LC_4 Logic Functioning bit
 (41 9)  (1023 153)  (1023 153)  LC_4 Logic Functioning bit
 (42 9)  (1024 153)  (1024 153)  LC_4 Logic Functioning bit
 (22 10)  (1004 154)  (1004 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (27 10)  (1009 154)  (1009 154)  routing T_19_9.lc_trk_g3_5 <X> T_19_9.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 154)  (1010 154)  routing T_19_9.lc_trk_g3_5 <X> T_19_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 154)  (1011 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 154)  (1012 154)  routing T_19_9.lc_trk_g3_5 <X> T_19_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 154)  (1014 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 154)  (1015 154)  routing T_19_9.lc_trk_g2_0 <X> T_19_9.wire_logic_cluster/lc_5/in_3
 (37 10)  (1019 154)  (1019 154)  LC_5 Logic Functioning bit
 (38 10)  (1020 154)  (1020 154)  LC_5 Logic Functioning bit
 (39 10)  (1021 154)  (1021 154)  LC_5 Logic Functioning bit
 (40 10)  (1022 154)  (1022 154)  LC_5 Logic Functioning bit
 (42 10)  (1024 154)  (1024 154)  LC_5 Logic Functioning bit
 (43 10)  (1025 154)  (1025 154)  LC_5 Logic Functioning bit
 (50 10)  (1032 154)  (1032 154)  Cascade bit: LH_LC05_inmux02_5

 (21 11)  (1003 155)  (1003 155)  routing T_19_9.sp4_r_v_b_39 <X> T_19_9.lc_trk_g2_7
 (26 11)  (1008 155)  (1008 155)  routing T_19_9.lc_trk_g1_2 <X> T_19_9.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 155)  (1009 155)  routing T_19_9.lc_trk_g1_2 <X> T_19_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 155)  (1011 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (1019 155)  (1019 155)  LC_5 Logic Functioning bit
 (38 11)  (1020 155)  (1020 155)  LC_5 Logic Functioning bit
 (39 11)  (1021 155)  (1021 155)  LC_5 Logic Functioning bit
 (42 11)  (1024 155)  (1024 155)  LC_5 Logic Functioning bit
 (15 12)  (997 156)  (997 156)  routing T_19_9.tnr_op_1 <X> T_19_9.lc_trk_g3_1
 (17 12)  (999 156)  (999 156)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (26 12)  (1008 156)  (1008 156)  routing T_19_9.lc_trk_g0_6 <X> T_19_9.wire_logic_cluster/lc_6/in_0
 (27 12)  (1009 156)  (1009 156)  routing T_19_9.lc_trk_g1_4 <X> T_19_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 156)  (1011 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 156)  (1012 156)  routing T_19_9.lc_trk_g1_4 <X> T_19_9.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 156)  (1014 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (39 12)  (1021 156)  (1021 156)  LC_6 Logic Functioning bit
 (40 12)  (1022 156)  (1022 156)  LC_6 Logic Functioning bit
 (50 12)  (1032 156)  (1032 156)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (1034 156)  (1034 156)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (1008 157)  (1008 157)  routing T_19_9.lc_trk_g0_6 <X> T_19_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 157)  (1011 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 157)  (1013 157)  routing T_19_9.lc_trk_g0_3 <X> T_19_9.wire_logic_cluster/lc_6/in_3
 (37 13)  (1019 157)  (1019 157)  LC_6 Logic Functioning bit
 (39 13)  (1021 157)  (1021 157)  LC_6 Logic Functioning bit
 (40 13)  (1022 157)  (1022 157)  LC_6 Logic Functioning bit
 (41 13)  (1023 157)  (1023 157)  LC_6 Logic Functioning bit
 (42 13)  (1024 157)  (1024 157)  LC_6 Logic Functioning bit
 (43 13)  (1025 157)  (1025 157)  LC_6 Logic Functioning bit
 (4 14)  (986 158)  (986 158)  routing T_19_9.sp4_h_r_9 <X> T_19_9.sp4_v_t_44
 (14 14)  (996 158)  (996 158)  routing T_19_9.rgt_op_4 <X> T_19_9.lc_trk_g3_4
 (17 14)  (999 158)  (999 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (27 14)  (1009 158)  (1009 158)  routing T_19_9.lc_trk_g3_5 <X> T_19_9.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 158)  (1010 158)  routing T_19_9.lc_trk_g3_5 <X> T_19_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 158)  (1011 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 158)  (1012 158)  routing T_19_9.lc_trk_g3_5 <X> T_19_9.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 158)  (1013 158)  routing T_19_9.lc_trk_g1_7 <X> T_19_9.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 158)  (1014 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 158)  (1016 158)  routing T_19_9.lc_trk_g1_7 <X> T_19_9.wire_logic_cluster/lc_7/in_3
 (37 14)  (1019 158)  (1019 158)  LC_7 Logic Functioning bit
 (39 14)  (1021 158)  (1021 158)  LC_7 Logic Functioning bit
 (40 14)  (1022 158)  (1022 158)  LC_7 Logic Functioning bit
 (42 14)  (1024 158)  (1024 158)  LC_7 Logic Functioning bit
 (5 15)  (987 159)  (987 159)  routing T_19_9.sp4_h_r_9 <X> T_19_9.sp4_v_t_44
 (7 15)  (989 159)  (989 159)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (997 159)  (997 159)  routing T_19_9.rgt_op_4 <X> T_19_9.lc_trk_g3_4
 (17 15)  (999 159)  (999 159)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (1000 159)  (1000 159)  routing T_19_9.sp4_r_v_b_45 <X> T_19_9.lc_trk_g3_5
 (19 15)  (1001 159)  (1001 159)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (26 15)  (1008 159)  (1008 159)  routing T_19_9.lc_trk_g2_3 <X> T_19_9.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 159)  (1010 159)  routing T_19_9.lc_trk_g2_3 <X> T_19_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 159)  (1011 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 159)  (1013 159)  routing T_19_9.lc_trk_g1_7 <X> T_19_9.wire_logic_cluster/lc_7/in_3
 (36 15)  (1018 159)  (1018 159)  LC_7 Logic Functioning bit
 (37 15)  (1019 159)  (1019 159)  LC_7 Logic Functioning bit
 (38 15)  (1020 159)  (1020 159)  LC_7 Logic Functioning bit
 (39 15)  (1021 159)  (1021 159)  LC_7 Logic Functioning bit


LogicTile_20_9

 (15 0)  (1051 144)  (1051 144)  routing T_20_9.top_op_1 <X> T_20_9.lc_trk_g0_1
 (17 0)  (1053 144)  (1053 144)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (18 1)  (1054 145)  (1054 145)  routing T_20_9.top_op_1 <X> T_20_9.lc_trk_g0_1
 (14 2)  (1050 146)  (1050 146)  routing T_20_9.sp4_v_t_1 <X> T_20_9.lc_trk_g0_4
 (15 2)  (1051 146)  (1051 146)  routing T_20_9.sp4_h_r_5 <X> T_20_9.lc_trk_g0_5
 (16 2)  (1052 146)  (1052 146)  routing T_20_9.sp4_h_r_5 <X> T_20_9.lc_trk_g0_5
 (17 2)  (1053 146)  (1053 146)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (26 2)  (1062 146)  (1062 146)  routing T_20_9.lc_trk_g0_5 <X> T_20_9.wire_logic_cluster/lc_1/in_0
 (32 2)  (1068 146)  (1068 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 146)  (1069 146)  routing T_20_9.lc_trk_g2_2 <X> T_20_9.wire_logic_cluster/lc_1/in_3
 (37 2)  (1073 146)  (1073 146)  LC_1 Logic Functioning bit
 (39 2)  (1075 146)  (1075 146)  LC_1 Logic Functioning bit
 (41 2)  (1077 146)  (1077 146)  LC_1 Logic Functioning bit
 (43 2)  (1079 146)  (1079 146)  LC_1 Logic Functioning bit
 (14 3)  (1050 147)  (1050 147)  routing T_20_9.sp4_v_t_1 <X> T_20_9.lc_trk_g0_4
 (16 3)  (1052 147)  (1052 147)  routing T_20_9.sp4_v_t_1 <X> T_20_9.lc_trk_g0_4
 (17 3)  (1053 147)  (1053 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (1054 147)  (1054 147)  routing T_20_9.sp4_h_r_5 <X> T_20_9.lc_trk_g0_5
 (29 3)  (1065 147)  (1065 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 147)  (1067 147)  routing T_20_9.lc_trk_g2_2 <X> T_20_9.wire_logic_cluster/lc_1/in_3
 (36 3)  (1072 147)  (1072 147)  LC_1 Logic Functioning bit
 (38 3)  (1074 147)  (1074 147)  LC_1 Logic Functioning bit
 (40 3)  (1076 147)  (1076 147)  LC_1 Logic Functioning bit
 (42 3)  (1078 147)  (1078 147)  LC_1 Logic Functioning bit
 (5 4)  (1041 148)  (1041 148)  routing T_20_9.sp4_v_t_38 <X> T_20_9.sp4_h_r_3
 (26 4)  (1062 148)  (1062 148)  routing T_20_9.lc_trk_g3_5 <X> T_20_9.wire_logic_cluster/lc_2/in_0
 (29 4)  (1065 148)  (1065 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 148)  (1068 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 148)  (1069 148)  routing T_20_9.lc_trk_g3_2 <X> T_20_9.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 148)  (1070 148)  routing T_20_9.lc_trk_g3_2 <X> T_20_9.wire_logic_cluster/lc_2/in_3
 (37 4)  (1073 148)  (1073 148)  LC_2 Logic Functioning bit
 (38 4)  (1074 148)  (1074 148)  LC_2 Logic Functioning bit
 (40 4)  (1076 148)  (1076 148)  LC_2 Logic Functioning bit
 (41 4)  (1077 148)  (1077 148)  LC_2 Logic Functioning bit
 (46 4)  (1082 148)  (1082 148)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (1086 148)  (1086 148)  Cascade bit: LH_LC02_inmux02_5

 (27 5)  (1063 149)  (1063 149)  routing T_20_9.lc_trk_g3_5 <X> T_20_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 149)  (1064 149)  routing T_20_9.lc_trk_g3_5 <X> T_20_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 149)  (1065 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 149)  (1067 149)  routing T_20_9.lc_trk_g3_2 <X> T_20_9.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 149)  (1072 149)  LC_2 Logic Functioning bit
 (39 5)  (1075 149)  (1075 149)  LC_2 Logic Functioning bit
 (42 5)  (1078 149)  (1078 149)  LC_2 Logic Functioning bit
 (43 5)  (1079 149)  (1079 149)  LC_2 Logic Functioning bit
 (17 8)  (1053 152)  (1053 152)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (29 8)  (1065 152)  (1065 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 152)  (1066 152)  routing T_20_9.lc_trk_g0_5 <X> T_20_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 152)  (1068 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 152)  (1069 152)  routing T_20_9.lc_trk_g2_1 <X> T_20_9.wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 152)  (1071 152)  routing T_20_9.lc_trk_g0_4 <X> T_20_9.input_2_4
 (37 8)  (1073 152)  (1073 152)  LC_4 Logic Functioning bit
 (39 8)  (1075 152)  (1075 152)  LC_4 Logic Functioning bit
 (41 8)  (1077 152)  (1077 152)  LC_4 Logic Functioning bit
 (43 8)  (1079 152)  (1079 152)  LC_4 Logic Functioning bit
 (46 8)  (1082 152)  (1082 152)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (1087 152)  (1087 152)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (1050 153)  (1050 153)  routing T_20_9.sp4_r_v_b_32 <X> T_20_9.lc_trk_g2_0
 (17 9)  (1053 153)  (1053 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (18 9)  (1054 153)  (1054 153)  routing T_20_9.sp4_r_v_b_33 <X> T_20_9.lc_trk_g2_1
 (22 9)  (1058 153)  (1058 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1061 153)  (1061 153)  routing T_20_9.sp4_r_v_b_34 <X> T_20_9.lc_trk_g2_2
 (28 9)  (1064 153)  (1064 153)  routing T_20_9.lc_trk_g2_0 <X> T_20_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 153)  (1065 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (1068 153)  (1068 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (1072 153)  (1072 153)  LC_4 Logic Functioning bit
 (37 9)  (1073 153)  (1073 153)  LC_4 Logic Functioning bit
 (40 9)  (1076 153)  (1076 153)  LC_4 Logic Functioning bit
 (41 9)  (1077 153)  (1077 153)  LC_4 Logic Functioning bit
 (53 9)  (1089 153)  (1089 153)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (22 13)  (1058 157)  (1058 157)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1059 157)  (1059 157)  routing T_20_9.sp4_v_b_42 <X> T_20_9.lc_trk_g3_2
 (24 13)  (1060 157)  (1060 157)  routing T_20_9.sp4_v_b_42 <X> T_20_9.lc_trk_g3_2
 (11 14)  (1047 158)  (1047 158)  routing T_20_9.sp4_h_r_5 <X> T_20_9.sp4_v_t_46
 (13 14)  (1049 158)  (1049 158)  routing T_20_9.sp4_h_r_5 <X> T_20_9.sp4_v_t_46
 (15 14)  (1051 158)  (1051 158)  routing T_20_9.rgt_op_5 <X> T_20_9.lc_trk_g3_5
 (17 14)  (1053 158)  (1053 158)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (1054 158)  (1054 158)  routing T_20_9.rgt_op_5 <X> T_20_9.lc_trk_g3_5
 (26 14)  (1062 158)  (1062 158)  routing T_20_9.lc_trk_g0_5 <X> T_20_9.wire_logic_cluster/lc_7/in_0
 (29 14)  (1065 158)  (1065 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 158)  (1066 158)  routing T_20_9.lc_trk_g0_4 <X> T_20_9.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 158)  (1068 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 158)  (1069 158)  routing T_20_9.lc_trk_g2_0 <X> T_20_9.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 158)  (1072 158)  LC_7 Logic Functioning bit
 (37 14)  (1073 158)  (1073 158)  LC_7 Logic Functioning bit
 (38 14)  (1074 158)  (1074 158)  LC_7 Logic Functioning bit
 (39 14)  (1075 158)  (1075 158)  LC_7 Logic Functioning bit
 (12 15)  (1048 159)  (1048 159)  routing T_20_9.sp4_h_r_5 <X> T_20_9.sp4_v_t_46
 (29 15)  (1065 159)  (1065 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (37 15)  (1073 159)  (1073 159)  LC_7 Logic Functioning bit
 (39 15)  (1075 159)  (1075 159)  LC_7 Logic Functioning bit
 (40 15)  (1076 159)  (1076 159)  LC_7 Logic Functioning bit
 (42 15)  (1078 159)  (1078 159)  LC_7 Logic Functioning bit


LogicTile_21_9

 (22 1)  (1112 145)  (1112 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (1090 146)  (1090 146)  routing T_21_9.glb_netwk_6 <X> T_21_9.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 146)  (1091 146)  routing T_21_9.glb_netwk_6 <X> T_21_9.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 146)  (1092 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1104 146)  (1104 146)  routing T_21_9.wire_logic_cluster/lc_4/out <X> T_21_9.lc_trk_g0_4
 (22 2)  (1112 146)  (1112 146)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1114 146)  (1114 146)  routing T_21_9.top_op_7 <X> T_21_9.lc_trk_g0_7
 (26 2)  (1116 146)  (1116 146)  routing T_21_9.lc_trk_g2_5 <X> T_21_9.wire_logic_cluster/lc_1/in_0
 (29 2)  (1119 146)  (1119 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 146)  (1120 146)  routing T_21_9.lc_trk_g0_4 <X> T_21_9.wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 146)  (1121 146)  routing T_21_9.lc_trk_g2_4 <X> T_21_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 146)  (1122 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 146)  (1123 146)  routing T_21_9.lc_trk_g2_4 <X> T_21_9.wire_logic_cluster/lc_1/in_3
 (37 2)  (1127 146)  (1127 146)  LC_1 Logic Functioning bit
 (39 2)  (1129 146)  (1129 146)  LC_1 Logic Functioning bit
 (40 2)  (1130 146)  (1130 146)  LC_1 Logic Functioning bit
 (42 2)  (1132 146)  (1132 146)  LC_1 Logic Functioning bit
 (45 2)  (1135 146)  (1135 146)  LC_1 Logic Functioning bit
 (17 3)  (1107 147)  (1107 147)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (1111 147)  (1111 147)  routing T_21_9.top_op_7 <X> T_21_9.lc_trk_g0_7
 (28 3)  (1118 147)  (1118 147)  routing T_21_9.lc_trk_g2_5 <X> T_21_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 147)  (1119 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (1126 147)  (1126 147)  LC_1 Logic Functioning bit
 (38 3)  (1128 147)  (1128 147)  LC_1 Logic Functioning bit
 (40 3)  (1130 147)  (1130 147)  LC_1 Logic Functioning bit
 (42 3)  (1132 147)  (1132 147)  LC_1 Logic Functioning bit
 (46 3)  (1136 147)  (1136 147)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (14 4)  (1104 148)  (1104 148)  routing T_21_9.sp4_h_r_8 <X> T_21_9.lc_trk_g1_0
 (15 4)  (1105 148)  (1105 148)  routing T_21_9.sp4_h_r_9 <X> T_21_9.lc_trk_g1_1
 (16 4)  (1106 148)  (1106 148)  routing T_21_9.sp4_h_r_9 <X> T_21_9.lc_trk_g1_1
 (17 4)  (1107 148)  (1107 148)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (1108 148)  (1108 148)  routing T_21_9.sp4_h_r_9 <X> T_21_9.lc_trk_g1_1
 (27 4)  (1117 148)  (1117 148)  routing T_21_9.lc_trk_g1_0 <X> T_21_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 148)  (1119 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 148)  (1121 148)  routing T_21_9.lc_trk_g1_6 <X> T_21_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 148)  (1122 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 148)  (1124 148)  routing T_21_9.lc_trk_g1_6 <X> T_21_9.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 148)  (1126 148)  LC_2 Logic Functioning bit
 (38 4)  (1128 148)  (1128 148)  LC_2 Logic Functioning bit
 (40 4)  (1130 148)  (1130 148)  LC_2 Logic Functioning bit
 (42 4)  (1132 148)  (1132 148)  LC_2 Logic Functioning bit
 (51 4)  (1141 148)  (1141 148)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (15 5)  (1105 149)  (1105 149)  routing T_21_9.sp4_h_r_8 <X> T_21_9.lc_trk_g1_0
 (16 5)  (1106 149)  (1106 149)  routing T_21_9.sp4_h_r_8 <X> T_21_9.lc_trk_g1_0
 (17 5)  (1107 149)  (1107 149)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (31 5)  (1121 149)  (1121 149)  routing T_21_9.lc_trk_g1_6 <X> T_21_9.wire_logic_cluster/lc_2/in_3
 (36 5)  (1126 149)  (1126 149)  LC_2 Logic Functioning bit
 (38 5)  (1128 149)  (1128 149)  LC_2 Logic Functioning bit
 (40 5)  (1130 149)  (1130 149)  LC_2 Logic Functioning bit
 (42 5)  (1132 149)  (1132 149)  LC_2 Logic Functioning bit
 (15 6)  (1105 150)  (1105 150)  routing T_21_9.sp4_h_r_5 <X> T_21_9.lc_trk_g1_5
 (16 6)  (1106 150)  (1106 150)  routing T_21_9.sp4_h_r_5 <X> T_21_9.lc_trk_g1_5
 (17 6)  (1107 150)  (1107 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (25 6)  (1115 150)  (1115 150)  routing T_21_9.sp12_h_l_5 <X> T_21_9.lc_trk_g1_6
 (32 6)  (1122 150)  (1122 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 150)  (1123 150)  routing T_21_9.lc_trk_g2_2 <X> T_21_9.wire_logic_cluster/lc_3/in_3
 (35 6)  (1125 150)  (1125 150)  routing T_21_9.lc_trk_g3_4 <X> T_21_9.input_2_3
 (36 6)  (1126 150)  (1126 150)  LC_3 Logic Functioning bit
 (37 6)  (1127 150)  (1127 150)  LC_3 Logic Functioning bit
 (18 7)  (1108 151)  (1108 151)  routing T_21_9.sp4_h_r_5 <X> T_21_9.lc_trk_g1_5
 (22 7)  (1112 151)  (1112 151)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (1114 151)  (1114 151)  routing T_21_9.sp12_h_l_5 <X> T_21_9.lc_trk_g1_6
 (25 7)  (1115 151)  (1115 151)  routing T_21_9.sp12_h_l_5 <X> T_21_9.lc_trk_g1_6
 (31 7)  (1121 151)  (1121 151)  routing T_21_9.lc_trk_g2_2 <X> T_21_9.wire_logic_cluster/lc_3/in_3
 (32 7)  (1122 151)  (1122 151)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (1123 151)  (1123 151)  routing T_21_9.lc_trk_g3_4 <X> T_21_9.input_2_3
 (34 7)  (1124 151)  (1124 151)  routing T_21_9.lc_trk_g3_4 <X> T_21_9.input_2_3
 (36 7)  (1126 151)  (1126 151)  LC_3 Logic Functioning bit
 (37 7)  (1127 151)  (1127 151)  LC_3 Logic Functioning bit
 (22 8)  (1112 152)  (1112 152)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (1114 152)  (1114 152)  routing T_21_9.tnr_op_3 <X> T_21_9.lc_trk_g2_3
 (25 8)  (1115 152)  (1115 152)  routing T_21_9.rgt_op_2 <X> T_21_9.lc_trk_g2_2
 (26 8)  (1116 152)  (1116 152)  routing T_21_9.lc_trk_g1_5 <X> T_21_9.wire_logic_cluster/lc_4/in_0
 (29 8)  (1119 152)  (1119 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 152)  (1120 152)  routing T_21_9.lc_trk_g0_7 <X> T_21_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 152)  (1122 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 152)  (1123 152)  routing T_21_9.lc_trk_g2_3 <X> T_21_9.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 152)  (1126 152)  LC_4 Logic Functioning bit
 (38 8)  (1128 152)  (1128 152)  LC_4 Logic Functioning bit
 (51 8)  (1141 152)  (1141 152)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (1112 153)  (1112 153)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1114 153)  (1114 153)  routing T_21_9.rgt_op_2 <X> T_21_9.lc_trk_g2_2
 (27 9)  (1117 153)  (1117 153)  routing T_21_9.lc_trk_g1_5 <X> T_21_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 153)  (1119 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 153)  (1120 153)  routing T_21_9.lc_trk_g0_7 <X> T_21_9.wire_logic_cluster/lc_4/in_1
 (31 9)  (1121 153)  (1121 153)  routing T_21_9.lc_trk_g2_3 <X> T_21_9.wire_logic_cluster/lc_4/in_3
 (4 10)  (1094 154)  (1094 154)  routing T_21_9.sp4_h_r_0 <X> T_21_9.sp4_v_t_43
 (5 10)  (1095 154)  (1095 154)  routing T_21_9.sp4_v_t_37 <X> T_21_9.sp4_h_l_43
 (6 10)  (1096 154)  (1096 154)  routing T_21_9.sp4_h_r_0 <X> T_21_9.sp4_v_t_43
 (15 10)  (1105 154)  (1105 154)  routing T_21_9.sp4_h_r_45 <X> T_21_9.lc_trk_g2_5
 (16 10)  (1106 154)  (1106 154)  routing T_21_9.sp4_h_r_45 <X> T_21_9.lc_trk_g2_5
 (17 10)  (1107 154)  (1107 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1108 154)  (1108 154)  routing T_21_9.sp4_h_r_45 <X> T_21_9.lc_trk_g2_5
 (26 10)  (1116 154)  (1116 154)  routing T_21_9.lc_trk_g2_5 <X> T_21_9.wire_logic_cluster/lc_5/in_0
 (29 10)  (1119 154)  (1119 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 154)  (1121 154)  routing T_21_9.lc_trk_g2_4 <X> T_21_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 154)  (1122 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 154)  (1123 154)  routing T_21_9.lc_trk_g2_4 <X> T_21_9.wire_logic_cluster/lc_5/in_3
 (41 10)  (1131 154)  (1131 154)  LC_5 Logic Functioning bit
 (42 10)  (1132 154)  (1132 154)  LC_5 Logic Functioning bit
 (50 10)  (1140 154)  (1140 154)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (1094 155)  (1094 155)  routing T_21_9.sp4_v_t_37 <X> T_21_9.sp4_h_l_43
 (5 11)  (1095 155)  (1095 155)  routing T_21_9.sp4_h_r_0 <X> T_21_9.sp4_v_t_43
 (6 11)  (1096 155)  (1096 155)  routing T_21_9.sp4_v_t_37 <X> T_21_9.sp4_h_l_43
 (7 11)  (1097 155)  (1097 155)  Column buffer control bit: LH_colbuf_cntl_2

 (11 11)  (1101 155)  (1101 155)  routing T_21_9.sp4_h_r_0 <X> T_21_9.sp4_h_l_45
 (13 11)  (1103 155)  (1103 155)  routing T_21_9.sp4_h_r_0 <X> T_21_9.sp4_h_l_45
 (15 11)  (1105 155)  (1105 155)  routing T_21_9.tnr_op_4 <X> T_21_9.lc_trk_g2_4
 (17 11)  (1107 155)  (1107 155)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (18 11)  (1108 155)  (1108 155)  routing T_21_9.sp4_h_r_45 <X> T_21_9.lc_trk_g2_5
 (28 11)  (1118 155)  (1118 155)  routing T_21_9.lc_trk_g2_5 <X> T_21_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 155)  (1119 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 155)  (1120 155)  routing T_21_9.lc_trk_g0_2 <X> T_21_9.wire_logic_cluster/lc_5/in_1
 (36 11)  (1126 155)  (1126 155)  LC_5 Logic Functioning bit
 (37 11)  (1127 155)  (1127 155)  LC_5 Logic Functioning bit
 (38 11)  (1128 155)  (1128 155)  LC_5 Logic Functioning bit
 (39 11)  (1129 155)  (1129 155)  LC_5 Logic Functioning bit
 (41 11)  (1131 155)  (1131 155)  LC_5 Logic Functioning bit
 (42 11)  (1132 155)  (1132 155)  LC_5 Logic Functioning bit
 (22 12)  (1112 156)  (1112 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (1115 156)  (1115 156)  routing T_21_9.bnl_op_2 <X> T_21_9.lc_trk_g3_2
 (22 13)  (1112 157)  (1112 157)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (1115 157)  (1115 157)  routing T_21_9.bnl_op_2 <X> T_21_9.lc_trk_g3_2
 (11 14)  (1101 158)  (1101 158)  routing T_21_9.sp4_h_r_5 <X> T_21_9.sp4_v_t_46
 (13 14)  (1103 158)  (1103 158)  routing T_21_9.sp4_h_r_5 <X> T_21_9.sp4_v_t_46
 (14 14)  (1104 158)  (1104 158)  routing T_21_9.rgt_op_4 <X> T_21_9.lc_trk_g3_4
 (27 14)  (1117 158)  (1117 158)  routing T_21_9.lc_trk_g3_3 <X> T_21_9.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 158)  (1118 158)  routing T_21_9.lc_trk_g3_3 <X> T_21_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 158)  (1119 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 158)  (1122 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 158)  (1124 158)  routing T_21_9.lc_trk_g1_1 <X> T_21_9.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 158)  (1126 158)  LC_7 Logic Functioning bit
 (38 14)  (1128 158)  (1128 158)  LC_7 Logic Functioning bit
 (48 14)  (1138 158)  (1138 158)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (52 14)  (1142 158)  (1142 158)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (7 15)  (1097 159)  (1097 159)  Column buffer control bit: LH_colbuf_cntl_6

 (12 15)  (1102 159)  (1102 159)  routing T_21_9.sp4_h_r_5 <X> T_21_9.sp4_v_t_46
 (15 15)  (1105 159)  (1105 159)  routing T_21_9.rgt_op_4 <X> T_21_9.lc_trk_g3_4
 (17 15)  (1107 159)  (1107 159)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (26 15)  (1116 159)  (1116 159)  routing T_21_9.lc_trk_g3_2 <X> T_21_9.wire_logic_cluster/lc_7/in_0
 (27 15)  (1117 159)  (1117 159)  routing T_21_9.lc_trk_g3_2 <X> T_21_9.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 159)  (1118 159)  routing T_21_9.lc_trk_g3_2 <X> T_21_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 159)  (1119 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 159)  (1120 159)  routing T_21_9.lc_trk_g3_3 <X> T_21_9.wire_logic_cluster/lc_7/in_1
 (36 15)  (1126 159)  (1126 159)  LC_7 Logic Functioning bit
 (37 15)  (1127 159)  (1127 159)  LC_7 Logic Functioning bit
 (38 15)  (1128 159)  (1128 159)  LC_7 Logic Functioning bit
 (39 15)  (1129 159)  (1129 159)  LC_7 Logic Functioning bit
 (41 15)  (1131 159)  (1131 159)  LC_7 Logic Functioning bit
 (43 15)  (1133 159)  (1133 159)  LC_7 Logic Functioning bit


LogicTile_22_9

 (17 0)  (1161 144)  (1161 144)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1162 144)  (1162 144)  routing T_22_9.wire_logic_cluster/lc_1/out <X> T_22_9.lc_trk_g0_1
 (26 0)  (1170 144)  (1170 144)  routing T_22_9.lc_trk_g2_4 <X> T_22_9.wire_logic_cluster/lc_0/in_0
 (29 0)  (1173 144)  (1173 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 144)  (1175 144)  routing T_22_9.lc_trk_g3_4 <X> T_22_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 144)  (1176 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 144)  (1177 144)  routing T_22_9.lc_trk_g3_4 <X> T_22_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 144)  (1178 144)  routing T_22_9.lc_trk_g3_4 <X> T_22_9.wire_logic_cluster/lc_0/in_3
 (35 0)  (1179 144)  (1179 144)  routing T_22_9.lc_trk_g0_6 <X> T_22_9.input_2_0
 (36 0)  (1180 144)  (1180 144)  LC_0 Logic Functioning bit
 (37 0)  (1181 144)  (1181 144)  LC_0 Logic Functioning bit
 (38 0)  (1182 144)  (1182 144)  LC_0 Logic Functioning bit
 (39 0)  (1183 144)  (1183 144)  LC_0 Logic Functioning bit
 (40 0)  (1184 144)  (1184 144)  LC_0 Logic Functioning bit
 (41 0)  (1185 144)  (1185 144)  LC_0 Logic Functioning bit
 (46 0)  (1190 144)  (1190 144)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (8 1)  (1152 145)  (1152 145)  routing T_22_9.sp4_v_t_47 <X> T_22_9.sp4_v_b_1
 (10 1)  (1154 145)  (1154 145)  routing T_22_9.sp4_v_t_47 <X> T_22_9.sp4_v_b_1
 (28 1)  (1172 145)  (1172 145)  routing T_22_9.lc_trk_g2_4 <X> T_22_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 145)  (1173 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (1176 145)  (1176 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (1179 145)  (1179 145)  routing T_22_9.lc_trk_g0_6 <X> T_22_9.input_2_0
 (36 1)  (1180 145)  (1180 145)  LC_0 Logic Functioning bit
 (37 1)  (1181 145)  (1181 145)  LC_0 Logic Functioning bit
 (38 1)  (1182 145)  (1182 145)  LC_0 Logic Functioning bit
 (39 1)  (1183 145)  (1183 145)  LC_0 Logic Functioning bit
 (40 1)  (1184 145)  (1184 145)  LC_0 Logic Functioning bit
 (41 1)  (1185 145)  (1185 145)  LC_0 Logic Functioning bit
 (43 1)  (1187 145)  (1187 145)  LC_0 Logic Functioning bit
 (0 2)  (1144 146)  (1144 146)  routing T_22_9.glb_netwk_6 <X> T_22_9.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 146)  (1145 146)  routing T_22_9.glb_netwk_6 <X> T_22_9.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 146)  (1146 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (1156 146)  (1156 146)  routing T_22_9.sp4_h_r_11 <X> T_22_9.sp4_h_l_39
 (22 2)  (1166 146)  (1166 146)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (32 2)  (1176 146)  (1176 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 146)  (1178 146)  routing T_22_9.lc_trk_g1_3 <X> T_22_9.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 146)  (1180 146)  LC_1 Logic Functioning bit
 (37 2)  (1181 146)  (1181 146)  LC_1 Logic Functioning bit
 (38 2)  (1182 146)  (1182 146)  LC_1 Logic Functioning bit
 (39 2)  (1183 146)  (1183 146)  LC_1 Logic Functioning bit
 (45 2)  (1189 146)  (1189 146)  LC_1 Logic Functioning bit
 (52 2)  (1196 146)  (1196 146)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (13 3)  (1157 147)  (1157 147)  routing T_22_9.sp4_h_r_11 <X> T_22_9.sp4_h_l_39
 (21 3)  (1165 147)  (1165 147)  routing T_22_9.sp4_r_v_b_31 <X> T_22_9.lc_trk_g0_7
 (22 3)  (1166 147)  (1166 147)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1168 147)  (1168 147)  routing T_22_9.top_op_6 <X> T_22_9.lc_trk_g0_6
 (25 3)  (1169 147)  (1169 147)  routing T_22_9.top_op_6 <X> T_22_9.lc_trk_g0_6
 (31 3)  (1175 147)  (1175 147)  routing T_22_9.lc_trk_g1_3 <X> T_22_9.wire_logic_cluster/lc_1/in_3
 (36 3)  (1180 147)  (1180 147)  LC_1 Logic Functioning bit
 (37 3)  (1181 147)  (1181 147)  LC_1 Logic Functioning bit
 (38 3)  (1182 147)  (1182 147)  LC_1 Logic Functioning bit
 (39 3)  (1183 147)  (1183 147)  LC_1 Logic Functioning bit
 (51 3)  (1195 147)  (1195 147)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (22 4)  (1166 148)  (1166 148)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (1167 148)  (1167 148)  routing T_22_9.sp4_h_r_3 <X> T_22_9.lc_trk_g1_3
 (24 4)  (1168 148)  (1168 148)  routing T_22_9.sp4_h_r_3 <X> T_22_9.lc_trk_g1_3
 (36 4)  (1180 148)  (1180 148)  LC_2 Logic Functioning bit
 (38 4)  (1182 148)  (1182 148)  LC_2 Logic Functioning bit
 (41 4)  (1185 148)  (1185 148)  LC_2 Logic Functioning bit
 (43 4)  (1187 148)  (1187 148)  LC_2 Logic Functioning bit
 (45 4)  (1189 148)  (1189 148)  LC_2 Logic Functioning bit
 (21 5)  (1165 149)  (1165 149)  routing T_22_9.sp4_h_r_3 <X> T_22_9.lc_trk_g1_3
 (26 5)  (1170 149)  (1170 149)  routing T_22_9.lc_trk_g1_3 <X> T_22_9.wire_logic_cluster/lc_2/in_0
 (27 5)  (1171 149)  (1171 149)  routing T_22_9.lc_trk_g1_3 <X> T_22_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 149)  (1173 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (37 5)  (1181 149)  (1181 149)  LC_2 Logic Functioning bit
 (39 5)  (1183 149)  (1183 149)  LC_2 Logic Functioning bit
 (40 5)  (1184 149)  (1184 149)  LC_2 Logic Functioning bit
 (42 5)  (1186 149)  (1186 149)  LC_2 Logic Functioning bit
 (31 8)  (1175 152)  (1175 152)  routing T_22_9.lc_trk_g0_7 <X> T_22_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 152)  (1176 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 152)  (1180 152)  LC_4 Logic Functioning bit
 (37 8)  (1181 152)  (1181 152)  LC_4 Logic Functioning bit
 (38 8)  (1182 152)  (1182 152)  LC_4 Logic Functioning bit
 (39 8)  (1183 152)  (1183 152)  LC_4 Logic Functioning bit
 (45 8)  (1189 152)  (1189 152)  LC_4 Logic Functioning bit
 (31 9)  (1175 153)  (1175 153)  routing T_22_9.lc_trk_g0_7 <X> T_22_9.wire_logic_cluster/lc_4/in_3
 (36 9)  (1180 153)  (1180 153)  LC_4 Logic Functioning bit
 (37 9)  (1181 153)  (1181 153)  LC_4 Logic Functioning bit
 (38 9)  (1182 153)  (1182 153)  LC_4 Logic Functioning bit
 (39 9)  (1183 153)  (1183 153)  LC_4 Logic Functioning bit
 (53 9)  (1197 153)  (1197 153)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (12 10)  (1156 154)  (1156 154)  routing T_22_9.sp4_v_t_39 <X> T_22_9.sp4_h_l_45
 (15 10)  (1159 154)  (1159 154)  routing T_22_9.sp4_h_r_45 <X> T_22_9.lc_trk_g2_5
 (16 10)  (1160 154)  (1160 154)  routing T_22_9.sp4_h_r_45 <X> T_22_9.lc_trk_g2_5
 (17 10)  (1161 154)  (1161 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1162 154)  (1162 154)  routing T_22_9.sp4_h_r_45 <X> T_22_9.lc_trk_g2_5
 (21 10)  (1165 154)  (1165 154)  routing T_22_9.sp4_h_r_39 <X> T_22_9.lc_trk_g2_7
 (22 10)  (1166 154)  (1166 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (1167 154)  (1167 154)  routing T_22_9.sp4_h_r_39 <X> T_22_9.lc_trk_g2_7
 (24 10)  (1168 154)  (1168 154)  routing T_22_9.sp4_h_r_39 <X> T_22_9.lc_trk_g2_7
 (32 10)  (1176 154)  (1176 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 154)  (1178 154)  routing T_22_9.lc_trk_g1_3 <X> T_22_9.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 154)  (1180 154)  LC_5 Logic Functioning bit
 (37 10)  (1181 154)  (1181 154)  LC_5 Logic Functioning bit
 (38 10)  (1182 154)  (1182 154)  LC_5 Logic Functioning bit
 (39 10)  (1183 154)  (1183 154)  LC_5 Logic Functioning bit
 (45 10)  (1189 154)  (1189 154)  LC_5 Logic Functioning bit
 (51 10)  (1195 154)  (1195 154)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (1196 154)  (1196 154)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (7 11)  (1151 155)  (1151 155)  Column buffer control bit: LH_colbuf_cntl_2

 (11 11)  (1155 155)  (1155 155)  routing T_22_9.sp4_v_t_39 <X> T_22_9.sp4_h_l_45
 (13 11)  (1157 155)  (1157 155)  routing T_22_9.sp4_v_t_39 <X> T_22_9.sp4_h_l_45
 (15 11)  (1159 155)  (1159 155)  routing T_22_9.sp4_v_t_33 <X> T_22_9.lc_trk_g2_4
 (16 11)  (1160 155)  (1160 155)  routing T_22_9.sp4_v_t_33 <X> T_22_9.lc_trk_g2_4
 (17 11)  (1161 155)  (1161 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (1162 155)  (1162 155)  routing T_22_9.sp4_h_r_45 <X> T_22_9.lc_trk_g2_5
 (31 11)  (1175 155)  (1175 155)  routing T_22_9.lc_trk_g1_3 <X> T_22_9.wire_logic_cluster/lc_5/in_3
 (36 11)  (1180 155)  (1180 155)  LC_5 Logic Functioning bit
 (37 11)  (1181 155)  (1181 155)  LC_5 Logic Functioning bit
 (38 11)  (1182 155)  (1182 155)  LC_5 Logic Functioning bit
 (39 11)  (1183 155)  (1183 155)  LC_5 Logic Functioning bit
 (53 11)  (1197 155)  (1197 155)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (9 12)  (1153 156)  (1153 156)  routing T_22_9.sp4_v_t_47 <X> T_22_9.sp4_h_r_10
 (15 12)  (1159 156)  (1159 156)  routing T_22_9.sp4_h_r_41 <X> T_22_9.lc_trk_g3_1
 (16 12)  (1160 156)  (1160 156)  routing T_22_9.sp4_h_r_41 <X> T_22_9.lc_trk_g3_1
 (17 12)  (1161 156)  (1161 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1162 156)  (1162 156)  routing T_22_9.sp4_h_r_41 <X> T_22_9.lc_trk_g3_1
 (22 12)  (1166 156)  (1166 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1167 156)  (1167 156)  routing T_22_9.sp4_v_t_30 <X> T_22_9.lc_trk_g3_3
 (24 12)  (1168 156)  (1168 156)  routing T_22_9.sp4_v_t_30 <X> T_22_9.lc_trk_g3_3
 (18 13)  (1162 157)  (1162 157)  routing T_22_9.sp4_h_r_41 <X> T_22_9.lc_trk_g3_1
 (1 14)  (1145 158)  (1145 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (14 14)  (1158 158)  (1158 158)  routing T_22_9.sp4_v_b_36 <X> T_22_9.lc_trk_g3_4
 (26 14)  (1170 158)  (1170 158)  routing T_22_9.lc_trk_g2_7 <X> T_22_9.wire_logic_cluster/lc_7/in_0
 (27 14)  (1171 158)  (1171 158)  routing T_22_9.lc_trk_g3_1 <X> T_22_9.wire_logic_cluster/lc_7/in_1
 (28 14)  (1172 158)  (1172 158)  routing T_22_9.lc_trk_g3_1 <X> T_22_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 158)  (1173 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 158)  (1176 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 158)  (1177 158)  routing T_22_9.lc_trk_g3_3 <X> T_22_9.wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 158)  (1178 158)  routing T_22_9.lc_trk_g3_3 <X> T_22_9.wire_logic_cluster/lc_7/in_3
 (35 14)  (1179 158)  (1179 158)  routing T_22_9.lc_trk_g2_5 <X> T_22_9.input_2_7
 (36 14)  (1180 158)  (1180 158)  LC_7 Logic Functioning bit
 (40 14)  (1184 158)  (1184 158)  LC_7 Logic Functioning bit
 (41 14)  (1185 158)  (1185 158)  LC_7 Logic Functioning bit
 (0 15)  (1144 159)  (1144 159)  routing T_22_9.glb_netwk_2 <X> T_22_9.wire_logic_cluster/lc_7/s_r
 (7 15)  (1151 159)  (1151 159)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (1158 159)  (1158 159)  routing T_22_9.sp4_v_b_36 <X> T_22_9.lc_trk_g3_4
 (16 15)  (1160 159)  (1160 159)  routing T_22_9.sp4_v_b_36 <X> T_22_9.lc_trk_g3_4
 (17 15)  (1161 159)  (1161 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (26 15)  (1170 159)  (1170 159)  routing T_22_9.lc_trk_g2_7 <X> T_22_9.wire_logic_cluster/lc_7/in_0
 (28 15)  (1172 159)  (1172 159)  routing T_22_9.lc_trk_g2_7 <X> T_22_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 159)  (1173 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (1175 159)  (1175 159)  routing T_22_9.lc_trk_g3_3 <X> T_22_9.wire_logic_cluster/lc_7/in_3
 (32 15)  (1176 159)  (1176 159)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (1177 159)  (1177 159)  routing T_22_9.lc_trk_g2_5 <X> T_22_9.input_2_7
 (36 15)  (1180 159)  (1180 159)  LC_7 Logic Functioning bit
 (39 15)  (1183 159)  (1183 159)  LC_7 Logic Functioning bit
 (41 15)  (1185 159)  (1185 159)  LC_7 Logic Functioning bit
 (42 15)  (1186 159)  (1186 159)  LC_7 Logic Functioning bit
 (43 15)  (1187 159)  (1187 159)  LC_7 Logic Functioning bit
 (47 15)  (1191 159)  (1191 159)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_23_9

 (22 0)  (1220 144)  (1220 144)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1221 144)  (1221 144)  routing T_23_9.sp4_v_b_19 <X> T_23_9.lc_trk_g0_3
 (24 0)  (1222 144)  (1222 144)  routing T_23_9.sp4_v_b_19 <X> T_23_9.lc_trk_g0_3
 (27 0)  (1225 144)  (1225 144)  routing T_23_9.lc_trk_g1_0 <X> T_23_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 144)  (1227 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 144)  (1229 144)  routing T_23_9.lc_trk_g3_6 <X> T_23_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 144)  (1230 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 144)  (1231 144)  routing T_23_9.lc_trk_g3_6 <X> T_23_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 144)  (1232 144)  routing T_23_9.lc_trk_g3_6 <X> T_23_9.wire_logic_cluster/lc_0/in_3
 (35 0)  (1233 144)  (1233 144)  routing T_23_9.lc_trk_g2_6 <X> T_23_9.input_2_0
 (36 0)  (1234 144)  (1234 144)  LC_0 Logic Functioning bit
 (37 0)  (1235 144)  (1235 144)  LC_0 Logic Functioning bit
 (38 0)  (1236 144)  (1236 144)  LC_0 Logic Functioning bit
 (39 0)  (1237 144)  (1237 144)  LC_0 Logic Functioning bit
 (44 0)  (1242 144)  (1242 144)  LC_0 Logic Functioning bit
 (45 0)  (1243 144)  (1243 144)  LC_0 Logic Functioning bit
 (31 1)  (1229 145)  (1229 145)  routing T_23_9.lc_trk_g3_6 <X> T_23_9.wire_logic_cluster/lc_0/in_3
 (32 1)  (1230 145)  (1230 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (1231 145)  (1231 145)  routing T_23_9.lc_trk_g2_6 <X> T_23_9.input_2_0
 (35 1)  (1233 145)  (1233 145)  routing T_23_9.lc_trk_g2_6 <X> T_23_9.input_2_0
 (40 1)  (1238 145)  (1238 145)  LC_0 Logic Functioning bit
 (41 1)  (1239 145)  (1239 145)  LC_0 Logic Functioning bit
 (42 1)  (1240 145)  (1240 145)  LC_0 Logic Functioning bit
 (43 1)  (1241 145)  (1241 145)  LC_0 Logic Functioning bit
 (47 1)  (1245 145)  (1245 145)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (1198 146)  (1198 146)  routing T_23_9.glb_netwk_6 <X> T_23_9.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 146)  (1199 146)  routing T_23_9.glb_netwk_6 <X> T_23_9.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 146)  (1200 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (1225 146)  (1225 146)  routing T_23_9.lc_trk_g3_1 <X> T_23_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (1226 146)  (1226 146)  routing T_23_9.lc_trk_g3_1 <X> T_23_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 146)  (1227 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 146)  (1230 146)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 146)  (1234 146)  LC_1 Logic Functioning bit
 (37 2)  (1235 146)  (1235 146)  LC_1 Logic Functioning bit
 (38 2)  (1236 146)  (1236 146)  LC_1 Logic Functioning bit
 (39 2)  (1237 146)  (1237 146)  LC_1 Logic Functioning bit
 (44 2)  (1242 146)  (1242 146)  LC_1 Logic Functioning bit
 (45 2)  (1243 146)  (1243 146)  LC_1 Logic Functioning bit
 (47 2)  (1245 146)  (1245 146)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (40 3)  (1238 147)  (1238 147)  LC_1 Logic Functioning bit
 (41 3)  (1239 147)  (1239 147)  LC_1 Logic Functioning bit
 (42 3)  (1240 147)  (1240 147)  LC_1 Logic Functioning bit
 (43 3)  (1241 147)  (1241 147)  LC_1 Logic Functioning bit
 (51 3)  (1249 147)  (1249 147)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (1212 148)  (1212 148)  routing T_23_9.wire_logic_cluster/lc_0/out <X> T_23_9.lc_trk_g1_0
 (21 4)  (1219 148)  (1219 148)  routing T_23_9.wire_logic_cluster/lc_3/out <X> T_23_9.lc_trk_g1_3
 (22 4)  (1220 148)  (1220 148)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1223 148)  (1223 148)  routing T_23_9.wire_logic_cluster/lc_2/out <X> T_23_9.lc_trk_g1_2
 (27 4)  (1225 148)  (1225 148)  routing T_23_9.lc_trk_g1_2 <X> T_23_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 148)  (1227 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 148)  (1230 148)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 148)  (1234 148)  LC_2 Logic Functioning bit
 (37 4)  (1235 148)  (1235 148)  LC_2 Logic Functioning bit
 (38 4)  (1236 148)  (1236 148)  LC_2 Logic Functioning bit
 (39 4)  (1237 148)  (1237 148)  LC_2 Logic Functioning bit
 (44 4)  (1242 148)  (1242 148)  LC_2 Logic Functioning bit
 (45 4)  (1243 148)  (1243 148)  LC_2 Logic Functioning bit
 (47 4)  (1245 148)  (1245 148)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (52 4)  (1250 148)  (1250 148)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (17 5)  (1215 149)  (1215 149)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (1220 149)  (1220 149)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1228 149)  (1228 149)  routing T_23_9.lc_trk_g1_2 <X> T_23_9.wire_logic_cluster/lc_2/in_1
 (40 5)  (1238 149)  (1238 149)  LC_2 Logic Functioning bit
 (41 5)  (1239 149)  (1239 149)  LC_2 Logic Functioning bit
 (42 5)  (1240 149)  (1240 149)  LC_2 Logic Functioning bit
 (43 5)  (1241 149)  (1241 149)  LC_2 Logic Functioning bit
 (51 5)  (1249 149)  (1249 149)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (1213 150)  (1213 150)  routing T_23_9.lft_op_5 <X> T_23_9.lc_trk_g1_5
 (17 6)  (1215 150)  (1215 150)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1216 150)  (1216 150)  routing T_23_9.lft_op_5 <X> T_23_9.lc_trk_g1_5
 (27 6)  (1225 150)  (1225 150)  routing T_23_9.lc_trk_g1_3 <X> T_23_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 150)  (1227 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 150)  (1230 150)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 150)  (1234 150)  LC_3 Logic Functioning bit
 (37 6)  (1235 150)  (1235 150)  LC_3 Logic Functioning bit
 (38 6)  (1236 150)  (1236 150)  LC_3 Logic Functioning bit
 (39 6)  (1237 150)  (1237 150)  LC_3 Logic Functioning bit
 (44 6)  (1242 150)  (1242 150)  LC_3 Logic Functioning bit
 (45 6)  (1243 150)  (1243 150)  LC_3 Logic Functioning bit
 (46 6)  (1244 150)  (1244 150)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (30 7)  (1228 151)  (1228 151)  routing T_23_9.lc_trk_g1_3 <X> T_23_9.wire_logic_cluster/lc_3/in_1
 (40 7)  (1238 151)  (1238 151)  LC_3 Logic Functioning bit
 (41 7)  (1239 151)  (1239 151)  LC_3 Logic Functioning bit
 (42 7)  (1240 151)  (1240 151)  LC_3 Logic Functioning bit
 (43 7)  (1241 151)  (1241 151)  LC_3 Logic Functioning bit
 (48 7)  (1246 151)  (1246 151)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (1249 151)  (1249 151)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (1251 151)  (1251 151)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (27 8)  (1225 152)  (1225 152)  routing T_23_9.lc_trk_g3_4 <X> T_23_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (1226 152)  (1226 152)  routing T_23_9.lc_trk_g3_4 <X> T_23_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 152)  (1227 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1228 152)  (1228 152)  routing T_23_9.lc_trk_g3_4 <X> T_23_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 152)  (1230 152)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 152)  (1234 152)  LC_4 Logic Functioning bit
 (37 8)  (1235 152)  (1235 152)  LC_4 Logic Functioning bit
 (38 8)  (1236 152)  (1236 152)  LC_4 Logic Functioning bit
 (39 8)  (1237 152)  (1237 152)  LC_4 Logic Functioning bit
 (44 8)  (1242 152)  (1242 152)  LC_4 Logic Functioning bit
 (45 8)  (1243 152)  (1243 152)  LC_4 Logic Functioning bit
 (46 8)  (1244 152)  (1244 152)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (1249 152)  (1249 152)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (1220 153)  (1220 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1223 153)  (1223 153)  routing T_23_9.sp4_r_v_b_34 <X> T_23_9.lc_trk_g2_2
 (40 9)  (1238 153)  (1238 153)  LC_4 Logic Functioning bit
 (41 9)  (1239 153)  (1239 153)  LC_4 Logic Functioning bit
 (42 9)  (1240 153)  (1240 153)  LC_4 Logic Functioning bit
 (43 9)  (1241 153)  (1241 153)  LC_4 Logic Functioning bit
 (47 9)  (1245 153)  (1245 153)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (53 9)  (1251 153)  (1251 153)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (25 10)  (1223 154)  (1223 154)  routing T_23_9.sp4_h_r_38 <X> T_23_9.lc_trk_g2_6
 (28 10)  (1226 154)  (1226 154)  routing T_23_9.lc_trk_g2_2 <X> T_23_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 154)  (1227 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1230 154)  (1230 154)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1234 154)  (1234 154)  LC_5 Logic Functioning bit
 (37 10)  (1235 154)  (1235 154)  LC_5 Logic Functioning bit
 (38 10)  (1236 154)  (1236 154)  LC_5 Logic Functioning bit
 (39 10)  (1237 154)  (1237 154)  LC_5 Logic Functioning bit
 (44 10)  (1242 154)  (1242 154)  LC_5 Logic Functioning bit
 (53 10)  (1251 154)  (1251 154)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (7 11)  (1205 155)  (1205 155)  Column buffer control bit: LH_colbuf_cntl_2

 (22 11)  (1220 155)  (1220 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1221 155)  (1221 155)  routing T_23_9.sp4_h_r_38 <X> T_23_9.lc_trk_g2_6
 (24 11)  (1222 155)  (1222 155)  routing T_23_9.sp4_h_r_38 <X> T_23_9.lc_trk_g2_6
 (30 11)  (1228 155)  (1228 155)  routing T_23_9.lc_trk_g2_2 <X> T_23_9.wire_logic_cluster/lc_5/in_1
 (40 11)  (1238 155)  (1238 155)  LC_5 Logic Functioning bit
 (41 11)  (1239 155)  (1239 155)  LC_5 Logic Functioning bit
 (42 11)  (1240 155)  (1240 155)  LC_5 Logic Functioning bit
 (43 11)  (1241 155)  (1241 155)  LC_5 Logic Functioning bit
 (17 12)  (1215 156)  (1215 156)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1216 156)  (1216 156)  routing T_23_9.wire_logic_cluster/lc_1/out <X> T_23_9.lc_trk_g3_1
 (29 12)  (1227 156)  (1227 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 156)  (1230 156)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 156)  (1234 156)  LC_6 Logic Functioning bit
 (37 12)  (1235 156)  (1235 156)  LC_6 Logic Functioning bit
 (38 12)  (1236 156)  (1236 156)  LC_6 Logic Functioning bit
 (39 12)  (1237 156)  (1237 156)  LC_6 Logic Functioning bit
 (44 12)  (1242 156)  (1242 156)  LC_6 Logic Functioning bit
 (51 12)  (1249 156)  (1249 156)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (30 13)  (1228 157)  (1228 157)  routing T_23_9.lc_trk_g0_3 <X> T_23_9.wire_logic_cluster/lc_6/in_1
 (40 13)  (1238 157)  (1238 157)  LC_6 Logic Functioning bit
 (41 13)  (1239 157)  (1239 157)  LC_6 Logic Functioning bit
 (42 13)  (1240 157)  (1240 157)  LC_6 Logic Functioning bit
 (43 13)  (1241 157)  (1241 157)  LC_6 Logic Functioning bit
 (48 13)  (1246 157)  (1246 157)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (1199 158)  (1199 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (14 14)  (1212 158)  (1212 158)  routing T_23_9.wire_logic_cluster/lc_4/out <X> T_23_9.lc_trk_g3_4
 (25 14)  (1223 158)  (1223 158)  routing T_23_9.sp4_h_r_38 <X> T_23_9.lc_trk_g3_6
 (27 14)  (1225 158)  (1225 158)  routing T_23_9.lc_trk_g1_5 <X> T_23_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 158)  (1227 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 158)  (1228 158)  routing T_23_9.lc_trk_g1_5 <X> T_23_9.wire_logic_cluster/lc_7/in_1
 (32 14)  (1230 158)  (1230 158)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 158)  (1234 158)  LC_7 Logic Functioning bit
 (37 14)  (1235 158)  (1235 158)  LC_7 Logic Functioning bit
 (38 14)  (1236 158)  (1236 158)  LC_7 Logic Functioning bit
 (39 14)  (1237 158)  (1237 158)  LC_7 Logic Functioning bit
 (44 14)  (1242 158)  (1242 158)  LC_7 Logic Functioning bit
 (0 15)  (1198 159)  (1198 159)  routing T_23_9.glb_netwk_2 <X> T_23_9.wire_logic_cluster/lc_7/s_r
 (7 15)  (1205 159)  (1205 159)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (1215 159)  (1215 159)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (1220 159)  (1220 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (1221 159)  (1221 159)  routing T_23_9.sp4_h_r_38 <X> T_23_9.lc_trk_g3_6
 (24 15)  (1222 159)  (1222 159)  routing T_23_9.sp4_h_r_38 <X> T_23_9.lc_trk_g3_6
 (40 15)  (1238 159)  (1238 159)  LC_7 Logic Functioning bit
 (41 15)  (1239 159)  (1239 159)  LC_7 Logic Functioning bit
 (42 15)  (1240 159)  (1240 159)  LC_7 Logic Functioning bit
 (43 15)  (1241 159)  (1241 159)  LC_7 Logic Functioning bit
 (46 15)  (1244 159)  (1244 159)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_24_9

 (31 2)  (1283 146)  (1283 146)  routing T_24_9.lc_trk_g3_7 <X> T_24_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 146)  (1284 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 146)  (1285 146)  routing T_24_9.lc_trk_g3_7 <X> T_24_9.wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 146)  (1286 146)  routing T_24_9.lc_trk_g3_7 <X> T_24_9.wire_logic_cluster/lc_1/in_3
 (35 2)  (1287 146)  (1287 146)  routing T_24_9.lc_trk_g3_4 <X> T_24_9.input_2_1
 (36 2)  (1288 146)  (1288 146)  LC_1 Logic Functioning bit
 (37 2)  (1289 146)  (1289 146)  LC_1 Logic Functioning bit
 (38 2)  (1290 146)  (1290 146)  LC_1 Logic Functioning bit
 (42 2)  (1294 146)  (1294 146)  LC_1 Logic Functioning bit
 (27 3)  (1279 147)  (1279 147)  routing T_24_9.lc_trk_g3_0 <X> T_24_9.wire_logic_cluster/lc_1/in_0
 (28 3)  (1280 147)  (1280 147)  routing T_24_9.lc_trk_g3_0 <X> T_24_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 147)  (1281 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (1283 147)  (1283 147)  routing T_24_9.lc_trk_g3_7 <X> T_24_9.wire_logic_cluster/lc_1/in_3
 (32 3)  (1284 147)  (1284 147)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (1285 147)  (1285 147)  routing T_24_9.lc_trk_g3_4 <X> T_24_9.input_2_1
 (34 3)  (1286 147)  (1286 147)  routing T_24_9.lc_trk_g3_4 <X> T_24_9.input_2_1
 (36 3)  (1288 147)  (1288 147)  LC_1 Logic Functioning bit
 (37 3)  (1289 147)  (1289 147)  LC_1 Logic Functioning bit
 (39 3)  (1291 147)  (1291 147)  LC_1 Logic Functioning bit
 (43 3)  (1295 147)  (1295 147)  LC_1 Logic Functioning bit
 (17 9)  (1269 153)  (1269 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (1274 153)  (1274 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1277 153)  (1277 153)  routing T_24_9.sp4_r_v_b_34 <X> T_24_9.lc_trk_g2_2
 (21 10)  (1273 154)  (1273 154)  routing T_24_9.sp4_h_r_39 <X> T_24_9.lc_trk_g2_7
 (22 10)  (1274 154)  (1274 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (1275 154)  (1275 154)  routing T_24_9.sp4_h_r_39 <X> T_24_9.lc_trk_g2_7
 (24 10)  (1276 154)  (1276 154)  routing T_24_9.sp4_h_r_39 <X> T_24_9.lc_trk_g2_7
 (28 10)  (1280 154)  (1280 154)  routing T_24_9.lc_trk_g2_0 <X> T_24_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 154)  (1281 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1284 154)  (1284 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 154)  (1285 154)  routing T_24_9.lc_trk_g2_2 <X> T_24_9.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 154)  (1288 154)  LC_5 Logic Functioning bit
 (38 10)  (1290 154)  (1290 154)  LC_5 Logic Functioning bit
 (7 11)  (1259 155)  (1259 155)  Column buffer control bit: LH_colbuf_cntl_2

 (16 11)  (1268 155)  (1268 155)  routing T_24_9.sp12_v_b_12 <X> T_24_9.lc_trk_g2_4
 (17 11)  (1269 155)  (1269 155)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (27 11)  (1279 155)  (1279 155)  routing T_24_9.lc_trk_g3_0 <X> T_24_9.wire_logic_cluster/lc_5/in_0
 (28 11)  (1280 155)  (1280 155)  routing T_24_9.lc_trk_g3_0 <X> T_24_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 155)  (1281 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (1283 155)  (1283 155)  routing T_24_9.lc_trk_g2_2 <X> T_24_9.wire_logic_cluster/lc_5/in_3
 (36 11)  (1288 155)  (1288 155)  LC_5 Logic Functioning bit
 (37 11)  (1289 155)  (1289 155)  LC_5 Logic Functioning bit
 (38 11)  (1290 155)  (1290 155)  LC_5 Logic Functioning bit
 (39 11)  (1291 155)  (1291 155)  LC_5 Logic Functioning bit
 (41 11)  (1293 155)  (1293 155)  LC_5 Logic Functioning bit
 (43 11)  (1295 155)  (1295 155)  LC_5 Logic Functioning bit
 (11 12)  (1263 156)  (1263 156)  routing T_24_9.sp4_v_t_45 <X> T_24_9.sp4_v_b_11
 (26 12)  (1278 156)  (1278 156)  routing T_24_9.lc_trk_g2_4 <X> T_24_9.wire_logic_cluster/lc_6/in_0
 (31 12)  (1283 156)  (1283 156)  routing T_24_9.lc_trk_g2_7 <X> T_24_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 156)  (1284 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 156)  (1285 156)  routing T_24_9.lc_trk_g2_7 <X> T_24_9.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 156)  (1288 156)  LC_6 Logic Functioning bit
 (38 12)  (1290 156)  (1290 156)  LC_6 Logic Functioning bit
 (42 12)  (1294 156)  (1294 156)  LC_6 Logic Functioning bit
 (43 12)  (1295 156)  (1295 156)  LC_6 Logic Functioning bit
 (50 12)  (1302 156)  (1302 156)  Cascade bit: LH_LC06_inmux02_5

 (7 13)  (1259 157)  (1259 157)  Column buffer control bit: LH_colbuf_cntl_4

 (12 13)  (1264 157)  (1264 157)  routing T_24_9.sp4_v_t_45 <X> T_24_9.sp4_v_b_11
 (15 13)  (1267 157)  (1267 157)  routing T_24_9.sp4_v_t_29 <X> T_24_9.lc_trk_g3_0
 (16 13)  (1268 157)  (1268 157)  routing T_24_9.sp4_v_t_29 <X> T_24_9.lc_trk_g3_0
 (17 13)  (1269 157)  (1269 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (28 13)  (1280 157)  (1280 157)  routing T_24_9.lc_trk_g2_4 <X> T_24_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 157)  (1281 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (1283 157)  (1283 157)  routing T_24_9.lc_trk_g2_7 <X> T_24_9.wire_logic_cluster/lc_6/in_3
 (37 13)  (1289 157)  (1289 157)  LC_6 Logic Functioning bit
 (39 13)  (1291 157)  (1291 157)  LC_6 Logic Functioning bit
 (42 13)  (1294 157)  (1294 157)  LC_6 Logic Functioning bit
 (43 13)  (1295 157)  (1295 157)  LC_6 Logic Functioning bit
 (47 13)  (1299 157)  (1299 157)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (22 14)  (1274 158)  (1274 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (7 15)  (1259 159)  (1259 159)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (1267 159)  (1267 159)  routing T_24_9.tnr_op_4 <X> T_24_9.lc_trk_g3_4
 (17 15)  (1269 159)  (1269 159)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (21 15)  (1273 159)  (1273 159)  routing T_24_9.sp4_r_v_b_47 <X> T_24_9.lc_trk_g3_7


RAM_Tile_25_9

 (13 0)  (1319 144)  (1319 144)  routing T_25_9.sp4_h_l_39 <X> T_25_9.sp4_v_b_2
 (7 1)  (1313 145)  (1313 145)  Ram config bit: MEMB_Power_Up_Control

 (12 1)  (1318 145)  (1318 145)  routing T_25_9.sp4_h_l_39 <X> T_25_9.sp4_v_b_2
 (0 2)  (1306 146)  (1306 146)  routing T_25_9.glb_netwk_6 <X> T_25_9.wire_bram/ram/RCLK
 (1 2)  (1307 146)  (1307 146)  routing T_25_9.glb_netwk_6 <X> T_25_9.wire_bram/ram/RCLK
 (2 2)  (1308 146)  (1308 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (6 6)  (1312 150)  (1312 150)  routing T_25_9.sp4_v_b_0 <X> T_25_9.sp4_v_t_38
 (15 6)  (1321 150)  (1321 150)  routing T_25_9.sp4_v_t_8 <X> T_25_9.lc_trk_g1_5
 (16 6)  (1322 150)  (1322 150)  routing T_25_9.sp4_v_t_8 <X> T_25_9.lc_trk_g1_5
 (17 6)  (1323 150)  (1323 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (5 7)  (1311 151)  (1311 151)  routing T_25_9.sp4_v_b_0 <X> T_25_9.sp4_v_t_38
 (4 8)  (1310 152)  (1310 152)  routing T_25_9.sp4_v_t_47 <X> T_25_9.sp4_v_b_6
 (6 8)  (1312 152)  (1312 152)  routing T_25_9.sp4_v_t_47 <X> T_25_9.sp4_v_b_6
 (28 8)  (1334 152)  (1334 152)  routing T_25_9.lc_trk_g2_7 <X> T_25_9.wire_bram/ram/WDATA_11
 (29 8)  (1335 152)  (1335 152)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 152)  (1336 152)  routing T_25_9.lc_trk_g2_7 <X> T_25_9.wire_bram/ram/WDATA_11
 (30 9)  (1336 153)  (1336 153)  routing T_25_9.lc_trk_g2_7 <X> T_25_9.wire_bram/ram/WDATA_11
 (19 10)  (1325 154)  (1325 154)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_t_20 sp4_v_b_23
 (21 10)  (1327 154)  (1327 154)  routing T_25_9.sp4_h_r_47 <X> T_25_9.lc_trk_g2_7
 (22 10)  (1328 154)  (1328 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_47 lc_trk_g2_7
 (23 10)  (1329 154)  (1329 154)  routing T_25_9.sp4_h_r_47 <X> T_25_9.lc_trk_g2_7
 (24 10)  (1330 154)  (1330 154)  routing T_25_9.sp4_h_r_47 <X> T_25_9.lc_trk_g2_7
 (10 11)  (1316 155)  (1316 155)  routing T_25_9.sp4_h_l_39 <X> T_25_9.sp4_v_t_42
 (21 11)  (1327 155)  (1327 155)  routing T_25_9.sp4_h_r_47 <X> T_25_9.lc_trk_g2_7
 (1 14)  (1307 158)  (1307 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (1306 159)  (1306 159)  routing T_25_9.lc_trk_g1_5 <X> T_25_9.wire_bram/ram/RE
 (1 15)  (1307 159)  (1307 159)  routing T_25_9.lc_trk_g1_5 <X> T_25_9.wire_bram/ram/RE
 (7 15)  (1313 159)  (1313 159)  Column buffer control bit: MEMB_colbuf_cntl_6



LogicTile_26_9

 (9 1)  (1357 145)  (1357 145)  routing T_26_9.sp4_v_t_36 <X> T_26_9.sp4_v_b_1


LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9

 (8 11)  (1680 155)  (1680 155)  routing T_32_9.sp4_v_b_4 <X> T_32_9.sp4_v_t_42
 (10 11)  (1682 155)  (1682 155)  routing T_32_9.sp4_v_b_4 <X> T_32_9.sp4_v_t_42


IO_Tile_33_9



IO_Tile_0_8

 (14 1)  (3 129)  (3 129)  routing T_0_8.span4_vert_t_12 <X> T_0_8.span4_vert_b_0


LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8

 (4 2)  (550 130)  (550 130)  routing T_11_8.sp4_h_r_6 <X> T_11_8.sp4_v_t_37
 (6 2)  (552 130)  (552 130)  routing T_11_8.sp4_h_r_6 <X> T_11_8.sp4_v_t_37
 (5 3)  (551 131)  (551 131)  routing T_11_8.sp4_h_r_6 <X> T_11_8.sp4_v_t_37


LogicTile_12_8

 (2 6)  (602 134)  (602 134)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8

 (3 10)  (877 138)  (877 138)  routing T_17_8.sp12_h_r_1 <X> T_17_8.sp12_h_l_22
 (3 11)  (877 139)  (877 139)  routing T_17_8.sp12_h_r_1 <X> T_17_8.sp12_h_l_22


LogicTile_18_8



LogicTile_19_8

 (13 6)  (995 134)  (995 134)  routing T_19_8.sp4_h_r_5 <X> T_19_8.sp4_v_t_40
 (12 7)  (994 135)  (994 135)  routing T_19_8.sp4_h_r_5 <X> T_19_8.sp4_v_t_40
 (11 14)  (993 142)  (993 142)  routing T_19_8.sp4_h_r_5 <X> T_19_8.sp4_v_t_46
 (13 14)  (995 142)  (995 142)  routing T_19_8.sp4_h_r_5 <X> T_19_8.sp4_v_t_46
 (12 15)  (994 143)  (994 143)  routing T_19_8.sp4_h_r_5 <X> T_19_8.sp4_v_t_46


LogicTile_20_8

 (0 2)  (1036 130)  (1036 130)  routing T_20_8.glb_netwk_6 <X> T_20_8.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 130)  (1037 130)  routing T_20_8.glb_netwk_6 <X> T_20_8.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 130)  (1038 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (1047 130)  (1047 130)  routing T_20_8.sp4_h_r_8 <X> T_20_8.sp4_v_t_39
 (13 2)  (1049 130)  (1049 130)  routing T_20_8.sp4_h_r_8 <X> T_20_8.sp4_v_t_39
 (12 3)  (1048 131)  (1048 131)  routing T_20_8.sp4_h_r_8 <X> T_20_8.sp4_v_t_39
 (26 4)  (1062 132)  (1062 132)  routing T_20_8.lc_trk_g3_7 <X> T_20_8.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 132)  (1063 132)  routing T_20_8.lc_trk_g3_6 <X> T_20_8.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 132)  (1064 132)  routing T_20_8.lc_trk_g3_6 <X> T_20_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 132)  (1065 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 132)  (1066 132)  routing T_20_8.lc_trk_g3_6 <X> T_20_8.wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 132)  (1067 132)  routing T_20_8.lc_trk_g2_7 <X> T_20_8.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 132)  (1068 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 132)  (1069 132)  routing T_20_8.lc_trk_g2_7 <X> T_20_8.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 132)  (1072 132)  LC_2 Logic Functioning bit
 (38 4)  (1074 132)  (1074 132)  LC_2 Logic Functioning bit
 (40 4)  (1076 132)  (1076 132)  LC_2 Logic Functioning bit
 (41 4)  (1077 132)  (1077 132)  LC_2 Logic Functioning bit
 (42 4)  (1078 132)  (1078 132)  LC_2 Logic Functioning bit
 (43 4)  (1079 132)  (1079 132)  LC_2 Logic Functioning bit
 (45 4)  (1081 132)  (1081 132)  LC_2 Logic Functioning bit
 (47 4)  (1083 132)  (1083 132)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (1062 133)  (1062 133)  routing T_20_8.lc_trk_g3_7 <X> T_20_8.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 133)  (1063 133)  routing T_20_8.lc_trk_g3_7 <X> T_20_8.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 133)  (1064 133)  routing T_20_8.lc_trk_g3_7 <X> T_20_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 133)  (1065 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 133)  (1066 133)  routing T_20_8.lc_trk_g3_6 <X> T_20_8.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 133)  (1067 133)  routing T_20_8.lc_trk_g2_7 <X> T_20_8.wire_logic_cluster/lc_2/in_3
 (37 5)  (1073 133)  (1073 133)  LC_2 Logic Functioning bit
 (39 5)  (1075 133)  (1075 133)  LC_2 Logic Functioning bit
 (51 5)  (1087 133)  (1087 133)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (13 10)  (1049 138)  (1049 138)  routing T_20_8.sp4_h_r_8 <X> T_20_8.sp4_v_t_45
 (21 10)  (1057 138)  (1057 138)  routing T_20_8.sp4_v_t_26 <X> T_20_8.lc_trk_g2_7
 (22 10)  (1058 138)  (1058 138)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1059 138)  (1059 138)  routing T_20_8.sp4_v_t_26 <X> T_20_8.lc_trk_g2_7
 (12 11)  (1048 139)  (1048 139)  routing T_20_8.sp4_h_r_8 <X> T_20_8.sp4_v_t_45
 (21 11)  (1057 139)  (1057 139)  routing T_20_8.sp4_v_t_26 <X> T_20_8.lc_trk_g2_7
 (22 14)  (1058 142)  (1058 142)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (7 15)  (1043 143)  (1043 143)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (1057 143)  (1057 143)  routing T_20_8.sp4_r_v_b_47 <X> T_20_8.lc_trk_g3_7
 (22 15)  (1058 143)  (1058 143)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (1059 143)  (1059 143)  routing T_20_8.sp12_v_t_21 <X> T_20_8.lc_trk_g3_6
 (25 15)  (1061 143)  (1061 143)  routing T_20_8.sp12_v_t_21 <X> T_20_8.lc_trk_g3_6


LogicTile_21_8



LogicTile_22_8



LogicTile_23_8

 (12 6)  (1210 134)  (1210 134)  routing T_23_8.sp4_v_t_40 <X> T_23_8.sp4_h_l_40
 (11 7)  (1209 135)  (1209 135)  routing T_23_8.sp4_v_t_40 <X> T_23_8.sp4_h_l_40


LogicTile_24_8

 (15 0)  (1267 128)  (1267 128)  routing T_24_8.top_op_1 <X> T_24_8.lc_trk_g0_1
 (17 0)  (1269 128)  (1269 128)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (18 1)  (1270 129)  (1270 129)  routing T_24_8.top_op_1 <X> T_24_8.lc_trk_g0_1
 (26 4)  (1278 132)  (1278 132)  routing T_24_8.lc_trk_g2_4 <X> T_24_8.wire_logic_cluster/lc_2/in_0
 (27 4)  (1279 132)  (1279 132)  routing T_24_8.lc_trk_g1_0 <X> T_24_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 132)  (1281 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1283 132)  (1283 132)  routing T_24_8.lc_trk_g2_7 <X> T_24_8.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 132)  (1284 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 132)  (1285 132)  routing T_24_8.lc_trk_g2_7 <X> T_24_8.wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 132)  (1288 132)  LC_2 Logic Functioning bit
 (38 4)  (1290 132)  (1290 132)  LC_2 Logic Functioning bit
 (41 4)  (1293 132)  (1293 132)  LC_2 Logic Functioning bit
 (43 4)  (1295 132)  (1295 132)  LC_2 Logic Functioning bit
 (15 5)  (1267 133)  (1267 133)  routing T_24_8.bot_op_0 <X> T_24_8.lc_trk_g1_0
 (17 5)  (1269 133)  (1269 133)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (28 5)  (1280 133)  (1280 133)  routing T_24_8.lc_trk_g2_4 <X> T_24_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 133)  (1281 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (1283 133)  (1283 133)  routing T_24_8.lc_trk_g2_7 <X> T_24_8.wire_logic_cluster/lc_2/in_3
 (37 5)  (1289 133)  (1289 133)  LC_2 Logic Functioning bit
 (39 5)  (1291 133)  (1291 133)  LC_2 Logic Functioning bit
 (41 5)  (1293 133)  (1293 133)  LC_2 Logic Functioning bit
 (43 5)  (1295 133)  (1295 133)  LC_2 Logic Functioning bit
 (26 6)  (1278 134)  (1278 134)  routing T_24_8.lc_trk_g1_4 <X> T_24_8.wire_logic_cluster/lc_3/in_0
 (31 6)  (1283 134)  (1283 134)  routing T_24_8.lc_trk_g2_6 <X> T_24_8.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 134)  (1284 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 134)  (1285 134)  routing T_24_8.lc_trk_g2_6 <X> T_24_8.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 134)  (1288 134)  LC_3 Logic Functioning bit
 (37 6)  (1289 134)  (1289 134)  LC_3 Logic Functioning bit
 (39 6)  (1291 134)  (1291 134)  LC_3 Logic Functioning bit
 (43 6)  (1295 134)  (1295 134)  LC_3 Logic Functioning bit
 (47 6)  (1299 134)  (1299 134)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (1302 134)  (1302 134)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (1303 134)  (1303 134)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (14 7)  (1266 135)  (1266 135)  routing T_24_8.sp12_h_r_20 <X> T_24_8.lc_trk_g1_4
 (16 7)  (1268 135)  (1268 135)  routing T_24_8.sp12_h_r_20 <X> T_24_8.lc_trk_g1_4
 (17 7)  (1269 135)  (1269 135)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (27 7)  (1279 135)  (1279 135)  routing T_24_8.lc_trk_g1_4 <X> T_24_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 135)  (1281 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (1283 135)  (1283 135)  routing T_24_8.lc_trk_g2_6 <X> T_24_8.wire_logic_cluster/lc_3/in_3
 (36 7)  (1288 135)  (1288 135)  LC_3 Logic Functioning bit
 (37 7)  (1289 135)  (1289 135)  LC_3 Logic Functioning bit
 (38 7)  (1290 135)  (1290 135)  LC_3 Logic Functioning bit
 (42 7)  (1294 135)  (1294 135)  LC_3 Logic Functioning bit
 (22 9)  (1274 137)  (1274 137)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (12 10)  (1264 138)  (1264 138)  routing T_24_8.sp4_v_t_39 <X> T_24_8.sp4_h_l_45
 (22 10)  (1274 138)  (1274 138)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (1277 138)  (1277 138)  routing T_24_8.wire_logic_cluster/lc_6/out <X> T_24_8.lc_trk_g2_6
 (28 10)  (1280 138)  (1280 138)  routing T_24_8.lc_trk_g2_2 <X> T_24_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 138)  (1281 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1283 138)  (1283 138)  routing T_24_8.lc_trk_g3_5 <X> T_24_8.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 138)  (1284 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 138)  (1285 138)  routing T_24_8.lc_trk_g3_5 <X> T_24_8.wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 138)  (1286 138)  routing T_24_8.lc_trk_g3_5 <X> T_24_8.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 138)  (1288 138)  LC_5 Logic Functioning bit
 (38 10)  (1290 138)  (1290 138)  LC_5 Logic Functioning bit
 (41 10)  (1293 138)  (1293 138)  LC_5 Logic Functioning bit
 (43 10)  (1295 138)  (1295 138)  LC_5 Logic Functioning bit
 (11 11)  (1263 139)  (1263 139)  routing T_24_8.sp4_v_t_39 <X> T_24_8.sp4_h_l_45
 (13 11)  (1265 139)  (1265 139)  routing T_24_8.sp4_v_t_39 <X> T_24_8.sp4_h_l_45
 (15 11)  (1267 139)  (1267 139)  routing T_24_8.sp4_v_t_33 <X> T_24_8.lc_trk_g2_4
 (16 11)  (1268 139)  (1268 139)  routing T_24_8.sp4_v_t_33 <X> T_24_8.lc_trk_g2_4
 (17 11)  (1269 139)  (1269 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (1274 139)  (1274 139)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (1279 139)  (1279 139)  routing T_24_8.lc_trk_g3_0 <X> T_24_8.wire_logic_cluster/lc_5/in_0
 (28 11)  (1280 139)  (1280 139)  routing T_24_8.lc_trk_g3_0 <X> T_24_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 139)  (1281 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1282 139)  (1282 139)  routing T_24_8.lc_trk_g2_2 <X> T_24_8.wire_logic_cluster/lc_5/in_1
 (36 11)  (1288 139)  (1288 139)  LC_5 Logic Functioning bit
 (38 11)  (1290 139)  (1290 139)  LC_5 Logic Functioning bit
 (40 11)  (1292 139)  (1292 139)  LC_5 Logic Functioning bit
 (42 11)  (1294 139)  (1294 139)  LC_5 Logic Functioning bit
 (29 12)  (1281 140)  (1281 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1283 140)  (1283 140)  routing T_24_8.lc_trk_g2_7 <X> T_24_8.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 140)  (1284 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 140)  (1285 140)  routing T_24_8.lc_trk_g2_7 <X> T_24_8.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 140)  (1288 140)  LC_6 Logic Functioning bit
 (38 12)  (1290 140)  (1290 140)  LC_6 Logic Functioning bit
 (42 12)  (1294 140)  (1294 140)  LC_6 Logic Functioning bit
 (43 12)  (1295 140)  (1295 140)  LC_6 Logic Functioning bit
 (50 12)  (1302 140)  (1302 140)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (1269 141)  (1269 141)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (31 13)  (1283 141)  (1283 141)  routing T_24_8.lc_trk_g2_7 <X> T_24_8.wire_logic_cluster/lc_6/in_3
 (36 13)  (1288 141)  (1288 141)  LC_6 Logic Functioning bit
 (38 13)  (1290 141)  (1290 141)  LC_6 Logic Functioning bit
 (42 13)  (1294 141)  (1294 141)  LC_6 Logic Functioning bit
 (43 13)  (1295 141)  (1295 141)  LC_6 Logic Functioning bit
 (16 14)  (1268 142)  (1268 142)  routing T_24_8.sp4_v_b_37 <X> T_24_8.lc_trk_g3_5
 (17 14)  (1269 142)  (1269 142)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1270 142)  (1270 142)  routing T_24_8.sp4_v_b_37 <X> T_24_8.lc_trk_g3_5
 (18 15)  (1270 143)  (1270 143)  routing T_24_8.sp4_v_b_37 <X> T_24_8.lc_trk_g3_5


RAM_Tile_25_8

 (7 0)  (1313 128)  (1313 128)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 129)  (1313 129)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 130)  (1306 130)  routing T_25_8.glb_netwk_6 <X> T_25_8.wire_bram/ram/WCLK
 (1 2)  (1307 130)  (1307 130)  routing T_25_8.glb_netwk_6 <X> T_25_8.wire_bram/ram/WCLK
 (2 2)  (1308 130)  (1308 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 130)  (1313 130)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 131)  (1313 131)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (1306 132)  (1306 132)  routing T_25_8.lc_trk_g2_2 <X> T_25_8.wire_bram/ram/WCLKE
 (1 4)  (1307 132)  (1307 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (1313 132)  (1313 132)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (1 5)  (1307 133)  (1307 133)  routing T_25_8.lc_trk_g2_2 <X> T_25_8.wire_bram/ram/WCLKE
 (7 5)  (1313 133)  (1313 133)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (14 5)  (1320 133)  (1320 133)  routing T_25_8.sp4_r_v_b_24 <X> T_25_8.lc_trk_g1_0
 (17 5)  (1323 133)  (1323 133)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (7 6)  (1313 134)  (1313 134)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (7 7)  (1313 135)  (1313 135)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (27 8)  (1333 136)  (1333 136)  routing T_25_8.lc_trk_g1_0 <X> T_25_8.wire_bram/ram/WDATA_3
 (29 8)  (1335 136)  (1335 136)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_0 wire_bram/ram/WDATA_3
 (22 9)  (1328 137)  (1328 137)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (1329 137)  (1329 137)  routing T_25_8.sp4_v_t_31 <X> T_25_8.lc_trk_g2_2
 (24 9)  (1330 137)  (1330 137)  routing T_25_8.sp4_v_t_31 <X> T_25_8.lc_trk_g2_2
 (39 9)  (1345 137)  (1345 137)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (17 11)  (1323 139)  (1323 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (0 14)  (1306 142)  (1306 142)  routing T_25_8.lc_trk_g2_4 <X> T_25_8.wire_bram/ram/WE
 (1 14)  (1307 142)  (1307 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (11 14)  (1317 142)  (1317 142)  routing T_25_8.sp4_v_b_8 <X> T_25_8.sp4_v_t_46
 (1 15)  (1307 143)  (1307 143)  routing T_25_8.lc_trk_g2_4 <X> T_25_8.wire_bram/ram/WE
 (7 15)  (1313 143)  (1313 143)  Column buffer control bit: MEMT_colbuf_cntl_6

 (12 15)  (1318 143)  (1318 143)  routing T_25_8.sp4_v_b_8 <X> T_25_8.sp4_v_t_46


LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



IO_Tile_0_7

 (13 7)  (4 119)  (4 119)  routing T_0_7.span4_horz_13 <X> T_0_7.span4_vert_b_2
 (14 7)  (3 119)  (3 119)  routing T_0_7.span4_horz_13 <X> T_0_7.span4_vert_b_2


LogicTile_3_7

 (5 2)  (131 114)  (131 114)  routing T_3_7.sp4_h_r_9 <X> T_3_7.sp4_h_l_37
 (4 3)  (130 115)  (130 115)  routing T_3_7.sp4_h_r_9 <X> T_3_7.sp4_h_l_37
 (5 12)  (131 124)  (131 124)  routing T_3_7.sp4_v_t_44 <X> T_3_7.sp4_h_r_9


LogicTile_19_7

 (8 15)  (990 127)  (990 127)  routing T_19_7.sp4_h_r_10 <X> T_19_7.sp4_v_t_47
 (9 15)  (991 127)  (991 127)  routing T_19_7.sp4_h_r_10 <X> T_19_7.sp4_v_t_47


LogicTile_23_7

 (8 14)  (1206 126)  (1206 126)  routing T_23_7.sp4_v_t_47 <X> T_23_7.sp4_h_l_47
 (9 14)  (1207 126)  (1207 126)  routing T_23_7.sp4_v_t_47 <X> T_23_7.sp4_h_l_47


LogicTile_24_7

 (27 0)  (1279 112)  (1279 112)  routing T_24_7.lc_trk_g3_0 <X> T_24_7.wire_logic_cluster/lc_0/in_1
 (28 0)  (1280 112)  (1280 112)  routing T_24_7.lc_trk_g3_0 <X> T_24_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 112)  (1281 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 112)  (1283 112)  routing T_24_7.lc_trk_g1_4 <X> T_24_7.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 112)  (1284 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 112)  (1286 112)  routing T_24_7.lc_trk_g1_4 <X> T_24_7.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 112)  (1288 112)  LC_0 Logic Functioning bit
 (37 0)  (1289 112)  (1289 112)  LC_0 Logic Functioning bit
 (38 0)  (1290 112)  (1290 112)  LC_0 Logic Functioning bit
 (39 0)  (1291 112)  (1291 112)  LC_0 Logic Functioning bit
 (41 0)  (1293 112)  (1293 112)  LC_0 Logic Functioning bit
 (43 0)  (1295 112)  (1295 112)  LC_0 Logic Functioning bit
 (26 1)  (1278 113)  (1278 113)  routing T_24_7.lc_trk_g3_3 <X> T_24_7.wire_logic_cluster/lc_0/in_0
 (27 1)  (1279 113)  (1279 113)  routing T_24_7.lc_trk_g3_3 <X> T_24_7.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 113)  (1280 113)  routing T_24_7.lc_trk_g3_3 <X> T_24_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 113)  (1281 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (36 1)  (1288 113)  (1288 113)  LC_0 Logic Functioning bit
 (38 1)  (1290 113)  (1290 113)  LC_0 Logic Functioning bit
 (14 6)  (1266 118)  (1266 118)  routing T_24_7.bnr_op_4 <X> T_24_7.lc_trk_g1_4
 (14 7)  (1266 119)  (1266 119)  routing T_24_7.bnr_op_4 <X> T_24_7.lc_trk_g1_4
 (17 7)  (1269 119)  (1269 119)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (21 12)  (1273 124)  (1273 124)  routing T_24_7.sp4_v_t_22 <X> T_24_7.lc_trk_g3_3
 (22 12)  (1274 124)  (1274 124)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1275 124)  (1275 124)  routing T_24_7.sp4_v_t_22 <X> T_24_7.lc_trk_g3_3
 (14 13)  (1266 125)  (1266 125)  routing T_24_7.sp4_r_v_b_40 <X> T_24_7.lc_trk_g3_0
 (17 13)  (1269 125)  (1269 125)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (1273 125)  (1273 125)  routing T_24_7.sp4_v_t_22 <X> T_24_7.lc_trk_g3_3


RAM_Tile_25_7

 (7 1)  (1313 113)  (1313 113)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 114)  (1306 114)  routing T_25_7.glb_netwk_6 <X> T_25_7.wire_bram/ram/RCLK
 (1 2)  (1307 114)  (1307 114)  routing T_25_7.glb_netwk_6 <X> T_25_7.wire_bram/ram/RCLK
 (2 2)  (1308 114)  (1308 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (13 6)  (1319 118)  (1319 118)  routing T_25_7.sp4_v_b_5 <X> T_25_7.sp4_v_t_40
 (27 8)  (1333 120)  (1333 120)  routing T_25_7.lc_trk_g3_0 <X> T_25_7.wire_bram/ram/WDATA_11
 (28 8)  (1334 120)  (1334 120)  routing T_25_7.lc_trk_g3_0 <X> T_25_7.wire_bram/ram/WDATA_11
 (29 8)  (1335 120)  (1335 120)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_11
 (38 8)  (1344 120)  (1344 120)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (9 9)  (1315 121)  (1315 121)  routing T_25_7.sp4_v_t_42 <X> T_25_7.sp4_v_b_7
 (19 10)  (1325 122)  (1325 122)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_t_20 sp4_v_b_23
 (14 13)  (1320 125)  (1320 125)  routing T_25_7.sp4_r_v_b_40 <X> T_25_7.lc_trk_g3_0
 (17 13)  (1323 125)  (1323 125)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (0 14)  (1306 126)  (1306 126)  routing T_25_7.lc_trk_g3_5 <X> T_25_7.wire_bram/ram/RE
 (1 14)  (1307 126)  (1307 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (11 14)  (1317 126)  (1317 126)  routing T_25_7.sp4_v_b_8 <X> T_25_7.sp4_v_t_46
 (15 14)  (1321 126)  (1321 126)  routing T_25_7.sp4_v_b_45 <X> T_25_7.lc_trk_g3_5
 (16 14)  (1322 126)  (1322 126)  routing T_25_7.sp4_v_b_45 <X> T_25_7.lc_trk_g3_5
 (17 14)  (1323 126)  (1323 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (0 15)  (1306 127)  (1306 127)  routing T_25_7.lc_trk_g3_5 <X> T_25_7.wire_bram/ram/RE
 (1 15)  (1307 127)  (1307 127)  routing T_25_7.lc_trk_g3_5 <X> T_25_7.wire_bram/ram/RE
 (12 15)  (1318 127)  (1318 127)  routing T_25_7.sp4_v_b_8 <X> T_25_7.sp4_v_t_46


IO_Tile_0_6

 (4 0)  (13 96)  (13 96)  routing T_0_6.span4_vert_b_8 <X> T_0_6.lc_trk_g0_0
 (16 0)  (1 96)  (1 96)  IOB_0 IO Functioning bit
 (5 1)  (12 97)  (12 97)  routing T_0_6.span4_vert_b_8 <X> T_0_6.lc_trk_g0_0
 (7 1)  (10 97)  (10 97)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (16 4)  (1 100)  (1 100)  IOB_0 IO Functioning bit
 (13 5)  (4 101)  (4 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0



LogicTile_3_6

 (3 12)  (129 108)  (129 108)  routing T_3_6.sp12_v_t_22 <X> T_3_6.sp12_h_r_1


LogicTile_15_6

 (3 13)  (765 109)  (765 109)  routing T_15_6.sp12_h_l_22 <X> T_15_6.sp12_h_r_1


RAM_Tile_25_6

 (7 0)  (1313 96)  (1313 96)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 97)  (1313 97)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 97)  (1328 97)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_t_7 lc_trk_g0_2
 (23 1)  (1329 97)  (1329 97)  routing T_25_6.sp4_v_t_7 <X> T_25_6.lc_trk_g0_2
 (24 1)  (1330 97)  (1330 97)  routing T_25_6.sp4_v_t_7 <X> T_25_6.lc_trk_g0_2
 (0 2)  (1306 98)  (1306 98)  routing T_25_6.glb_netwk_6 <X> T_25_6.wire_bram/ram/WCLK
 (1 2)  (1307 98)  (1307 98)  routing T_25_6.glb_netwk_6 <X> T_25_6.wire_bram/ram/WCLK
 (2 2)  (1308 98)  (1308 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 98)  (1313 98)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 99)  (1313 99)  Ram config bit: MEMT_bram_cbit_2

 (9 3)  (1315 99)  (1315 99)  routing T_25_6.sp4_v_b_5 <X> T_25_6.sp4_v_t_36
 (10 3)  (1316 99)  (1316 99)  routing T_25_6.sp4_v_b_5 <X> T_25_6.sp4_v_t_36
 (1 4)  (1307 100)  (1307 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (6 4)  (1312 100)  (1312 100)  routing T_25_6.sp4_v_t_37 <X> T_25_6.sp4_v_b_3
 (7 4)  (1313 100)  (1313 100)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (1 5)  (1307 101)  (1307 101)  routing T_25_6.lc_trk_g0_2 <X> T_25_6.wire_bram/ram/WCLKE
 (5 5)  (1311 101)  (1311 101)  routing T_25_6.sp4_v_t_37 <X> T_25_6.sp4_v_b_3
 (7 5)  (1313 101)  (1313 101)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (9 5)  (1315 101)  (1315 101)  routing T_25_6.sp4_v_t_45 <X> T_25_6.sp4_v_b_4
 (10 5)  (1316 101)  (1316 101)  routing T_25_6.sp4_v_t_45 <X> T_25_6.sp4_v_b_4
 (7 6)  (1313 102)  (1313 102)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (16 6)  (1322 102)  (1322 102)  routing T_25_6.sp12_h_l_18 <X> T_25_6.lc_trk_g1_5
 (17 6)  (1323 102)  (1323 102)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (7 7)  (1313 103)  (1313 103)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (18 7)  (1324 103)  (1324 103)  routing T_25_6.sp12_h_l_18 <X> T_25_6.lc_trk_g1_5
 (13 8)  (1319 104)  (1319 104)  routing T_25_6.sp4_v_t_45 <X> T_25_6.sp4_v_b_8
 (22 8)  (1328 104)  (1328 104)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1329 104)  (1329 104)  routing T_25_6.sp4_v_t_30 <X> T_25_6.lc_trk_g2_3
 (24 8)  (1330 104)  (1330 104)  routing T_25_6.sp4_v_t_30 <X> T_25_6.lc_trk_g2_3
 (28 8)  (1334 104)  (1334 104)  routing T_25_6.lc_trk_g2_3 <X> T_25_6.wire_bram/ram/WDATA_3
 (29 8)  (1335 104)  (1335 104)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (30 9)  (1336 105)  (1336 105)  routing T_25_6.lc_trk_g2_3 <X> T_25_6.wire_bram/ram/WDATA_3
 (1 14)  (1307 110)  (1307 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 111)  (1306 111)  routing T_25_6.lc_trk_g1_5 <X> T_25_6.wire_bram/ram/WE
 (1 15)  (1307 111)  (1307 111)  routing T_25_6.lc_trk_g1_5 <X> T_25_6.wire_bram/ram/WE


LogicTile_26_6

 (6 4)  (1354 100)  (1354 100)  routing T_26_6.sp4_v_t_37 <X> T_26_6.sp4_v_b_3
 (13 4)  (1361 100)  (1361 100)  routing T_26_6.sp4_v_t_40 <X> T_26_6.sp4_v_b_5
 (5 5)  (1353 101)  (1353 101)  routing T_26_6.sp4_v_t_37 <X> T_26_6.sp4_v_b_3


LogicTile_22_5

 (8 5)  (1152 85)  (1152 85)  routing T_22_5.sp4_v_t_36 <X> T_22_5.sp4_v_b_4
 (10 5)  (1154 85)  (1154 85)  routing T_22_5.sp4_v_t_36 <X> T_22_5.sp4_v_b_4
 (4 9)  (1148 89)  (1148 89)  routing T_22_5.sp4_v_t_36 <X> T_22_5.sp4_h_r_6


RAM_Tile_25_5

 (7 1)  (1313 81)  (1313 81)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 82)  (1306 82)  routing T_25_5.glb_netwk_6 <X> T_25_5.wire_bram/ram/RCLK
 (1 2)  (1307 82)  (1307 82)  routing T_25_5.glb_netwk_6 <X> T_25_5.wire_bram/ram/RCLK
 (2 2)  (1308 82)  (1308 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (13 6)  (1319 86)  (1319 86)  routing T_25_5.sp4_v_b_5 <X> T_25_5.sp4_v_t_40
 (15 6)  (1321 86)  (1321 86)  routing T_25_5.sp4_v_t_8 <X> T_25_5.lc_trk_g1_5
 (16 6)  (1322 86)  (1322 86)  routing T_25_5.sp4_v_t_8 <X> T_25_5.lc_trk_g1_5
 (17 6)  (1323 86)  (1323 86)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (4 8)  (1310 88)  (1310 88)  routing T_25_5.sp4_v_t_43 <X> T_25_5.sp4_v_b_6
 (21 8)  (1327 88)  (1327 88)  routing T_25_5.sp4_h_r_43 <X> T_25_5.lc_trk_g2_3
 (22 8)  (1328 88)  (1328 88)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1329 88)  (1329 88)  routing T_25_5.sp4_h_r_43 <X> T_25_5.lc_trk_g2_3
 (24 8)  (1330 88)  (1330 88)  routing T_25_5.sp4_h_r_43 <X> T_25_5.lc_trk_g2_3
 (28 8)  (1334 88)  (1334 88)  routing T_25_5.lc_trk_g2_3 <X> T_25_5.wire_bram/ram/WDATA_11
 (29 8)  (1335 88)  (1335 88)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (21 9)  (1327 89)  (1327 89)  routing T_25_5.sp4_h_r_43 <X> T_25_5.lc_trk_g2_3
 (30 9)  (1336 89)  (1336 89)  routing T_25_5.lc_trk_g2_3 <X> T_25_5.wire_bram/ram/WDATA_11
 (36 9)  (1342 89)  (1342 89)  Enable bit of Mux _out_links/OutMux6_4 => wire_bram/ram/RDATA_11 sp4_h_r_8
 (13 10)  (1319 90)  (1319 90)  routing T_25_5.sp4_h_r_8 <X> T_25_5.sp4_v_t_45
 (12 11)  (1318 91)  (1318 91)  routing T_25_5.sp4_h_r_8 <X> T_25_5.sp4_v_t_45
 (1 14)  (1307 94)  (1307 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (1306 95)  (1306 95)  routing T_25_5.lc_trk_g1_5 <X> T_25_5.wire_bram/ram/RE
 (1 15)  (1307 95)  (1307 95)  routing T_25_5.lc_trk_g1_5 <X> T_25_5.wire_bram/ram/RE


LogicTile_32_5

 (8 7)  (1680 87)  (1680 87)  routing T_32_5.sp4_h_r_4 <X> T_32_5.sp4_v_t_41
 (9 7)  (1681 87)  (1681 87)  routing T_32_5.sp4_h_r_4 <X> T_32_5.sp4_v_t_41


IO_Tile_33_5

 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 86)  (1729 86)  IO control bit: IORIGHT_IE_1

 (0 9)  (1726 89)  (1726 89)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (12 10)  (5 74)  (5 74)  routing T_0_4.lc_trk_g1_6 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 74)  (4 74)  routing T_0_4.lc_trk_g1_6 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 74)  (1 74)  IOB_1 IO Functioning bit
 (12 11)  (5 75)  (5 75)  routing T_0_4.lc_trk_g1_6 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 75)  (4 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit
 (4 14)  (13 78)  (13 78)  routing T_0_4.span4_vert_b_14 <X> T_0_4.lc_trk_g1_6
 (16 14)  (1 78)  (1 78)  IOB_1 IO Functioning bit
 (5 15)  (12 79)  (12 79)  routing T_0_4.span4_vert_b_14 <X> T_0_4.lc_trk_g1_6
 (7 15)  (10 79)  (10 79)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6


RAM_Tile_25_4

 (7 0)  (1313 64)  (1313 64)  Ram config bit: MEMT_bram_cbit_1

 (22 0)  (1328 64)  (1328 64)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (7 1)  (1313 65)  (1313 65)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 66)  (1306 66)  routing T_25_4.glb_netwk_6 <X> T_25_4.wire_bram/ram/WCLK
 (1 2)  (1307 66)  (1307 66)  routing T_25_4.glb_netwk_6 <X> T_25_4.wire_bram/ram/WCLK
 (2 2)  (1308 66)  (1308 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 66)  (1313 66)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 67)  (1313 67)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (1306 68)  (1306 68)  routing T_25_4.lc_trk_g3_3 <X> T_25_4.wire_bram/ram/WCLKE
 (1 4)  (1307 68)  (1307 68)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (1313 68)  (1313 68)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (0 5)  (1306 69)  (1306 69)  routing T_25_4.lc_trk_g3_3 <X> T_25_4.wire_bram/ram/WCLKE
 (1 5)  (1307 69)  (1307 69)  routing T_25_4.lc_trk_g3_3 <X> T_25_4.wire_bram/ram/WCLKE
 (7 5)  (1313 69)  (1313 69)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (7 6)  (1313 70)  (1313 70)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (7 7)  (1313 71)  (1313 71)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (29 8)  (1335 72)  (1335 72)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_3
 (39 8)  (1345 72)  (1345 72)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (30 9)  (1336 73)  (1336 73)  routing T_25_4.lc_trk_g0_3 <X> T_25_4.wire_bram/ram/WDATA_3
 (14 10)  (1320 74)  (1320 74)  routing T_25_4.sp4_v_b_28 <X> T_25_4.lc_trk_g2_4
 (16 11)  (1322 75)  (1322 75)  routing T_25_4.sp4_v_b_28 <X> T_25_4.lc_trk_g2_4
 (17 11)  (1323 75)  (1323 75)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (21 12)  (1327 76)  (1327 76)  routing T_25_4.sp4_v_t_14 <X> T_25_4.lc_trk_g3_3
 (22 12)  (1328 76)  (1328 76)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1329 76)  (1329 76)  routing T_25_4.sp4_v_t_14 <X> T_25_4.lc_trk_g3_3
 (0 14)  (1306 78)  (1306 78)  routing T_25_4.lc_trk_g2_4 <X> T_25_4.wire_bram/ram/WE
 (1 14)  (1307 78)  (1307 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 79)  (1307 79)  routing T_25_4.lc_trk_g2_4 <X> T_25_4.wire_bram/ram/WE


LogicTile_19_3

 (19 6)  (1001 54)  (1001 54)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


RAM_Tile_25_3

 (7 1)  (1313 49)  (1313 49)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 50)  (1306 50)  routing T_25_3.glb_netwk_6 <X> T_25_3.wire_bram/ram/RCLK
 (1 2)  (1307 50)  (1307 50)  routing T_25_3.glb_netwk_6 <X> T_25_3.wire_bram/ram/RCLK
 (2 2)  (1308 50)  (1308 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (27 8)  (1333 56)  (1333 56)  routing T_25_3.lc_trk_g3_0 <X> T_25_3.wire_bram/ram/WDATA_11
 (28 8)  (1334 56)  (1334 56)  routing T_25_3.lc_trk_g3_0 <X> T_25_3.wire_bram/ram/WDATA_11
 (29 8)  (1335 56)  (1335 56)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_11
 (39 8)  (1345 56)  (1345 56)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (11 10)  (1317 58)  (1317 58)  routing T_25_3.sp4_v_b_0 <X> T_25_3.sp4_v_t_45
 (13 10)  (1319 58)  (1319 58)  routing T_25_3.sp4_v_b_0 <X> T_25_3.sp4_v_t_45
 (14 13)  (1320 61)  (1320 61)  routing T_25_3.sp4_r_v_b_40 <X> T_25_3.lc_trk_g3_0
 (17 13)  (1323 61)  (1323 61)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (0 14)  (1306 62)  (1306 62)  routing T_25_3.lc_trk_g3_5 <X> T_25_3.wire_bram/ram/RE
 (1 14)  (1307 62)  (1307 62)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (15 14)  (1321 62)  (1321 62)  routing T_25_3.sp4_v_b_45 <X> T_25_3.lc_trk_g3_5
 (16 14)  (1322 62)  (1322 62)  routing T_25_3.sp4_v_b_45 <X> T_25_3.lc_trk_g3_5
 (17 14)  (1323 62)  (1323 62)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (0 15)  (1306 63)  (1306 63)  routing T_25_3.lc_trk_g3_5 <X> T_25_3.wire_bram/ram/RE
 (1 15)  (1307 63)  (1307 63)  routing T_25_3.lc_trk_g3_5 <X> T_25_3.wire_bram/ram/RE


LogicTile_3_2

 (3 12)  (129 44)  (129 44)  routing T_3_2.sp12_v_t_22 <X> T_3_2.sp12_h_r_1


LogicTile_15_2

 (3 13)  (765 45)  (765 45)  routing T_15_2.sp12_h_l_22 <X> T_15_2.sp12_h_r_1


RAM_Tile_25_2

 (7 0)  (1313 32)  (1313 32)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 33)  (1313 33)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 34)  (1306 34)  routing T_25_2.glb_netwk_6 <X> T_25_2.wire_bram/ram/WCLK
 (1 2)  (1307 34)  (1307 34)  routing T_25_2.glb_netwk_6 <X> T_25_2.wire_bram/ram/WCLK
 (2 2)  (1308 34)  (1308 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 34)  (1313 34)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 35)  (1313 35)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (1307 36)  (1307 36)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (4 4)  (1310 36)  (1310 36)  routing T_25_2.sp4_v_t_38 <X> T_25_2.sp4_v_b_3
 (21 4)  (1327 36)  (1327 36)  routing T_25_2.sp4_v_b_3 <X> T_25_2.lc_trk_g1_3
 (22 4)  (1328 36)  (1328 36)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (1329 36)  (1329 36)  routing T_25_2.sp4_v_b_3 <X> T_25_2.lc_trk_g1_3
 (0 5)  (1306 37)  (1306 37)  routing T_25_2.lc_trk_g1_3 <X> T_25_2.wire_bram/ram/WCLKE
 (1 5)  (1307 37)  (1307 37)  routing T_25_2.lc_trk_g1_3 <X> T_25_2.wire_bram/ram/WCLKE
 (7 5)  (1313 37)  (1313 37)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (16 6)  (1322 38)  (1322 38)  routing T_25_2.sp12_h_l_18 <X> T_25_2.lc_trk_g1_5
 (17 6)  (1323 38)  (1323 38)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (7 7)  (1313 39)  (1313 39)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (18 7)  (1324 39)  (1324 39)  routing T_25_2.sp12_h_l_18 <X> T_25_2.lc_trk_g1_5
 (13 8)  (1319 40)  (1319 40)  routing T_25_2.sp4_v_t_45 <X> T_25_2.sp4_v_b_8
 (22 8)  (1328 40)  (1328 40)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1329 40)  (1329 40)  routing T_25_2.sp4_v_t_30 <X> T_25_2.lc_trk_g2_3
 (24 8)  (1330 40)  (1330 40)  routing T_25_2.sp4_v_t_30 <X> T_25_2.lc_trk_g2_3
 (28 8)  (1334 40)  (1334 40)  routing T_25_2.lc_trk_g2_3 <X> T_25_2.wire_bram/ram/WDATA_3
 (29 8)  (1335 40)  (1335 40)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (39 8)  (1345 40)  (1345 40)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (30 9)  (1336 41)  (1336 41)  routing T_25_2.lc_trk_g2_3 <X> T_25_2.wire_bram/ram/WDATA_3
 (1 14)  (1307 46)  (1307 46)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 47)  (1306 47)  routing T_25_2.lc_trk_g1_5 <X> T_25_2.wire_bram/ram/WE
 (1 15)  (1307 47)  (1307 47)  routing T_25_2.lc_trk_g1_5 <X> T_25_2.wire_bram/ram/WE


LogicTile_22_1

 (9 4)  (1153 20)  (1153 20)  routing T_22_1.sp4_v_t_41 <X> T_22_1.sp4_h_r_4


RAM_Tile_25_1

 (7 1)  (1313 17)  (1313 17)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 18)  (1306 18)  routing T_25_1.glb_netwk_6 <X> T_25_1.wire_bram/ram/RCLK
 (1 2)  (1307 18)  (1307 18)  routing T_25_1.glb_netwk_6 <X> T_25_1.wire_bram/ram/RCLK
 (2 2)  (1308 18)  (1308 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (15 6)  (1321 22)  (1321 22)  routing T_25_1.sp4_v_t_8 <X> T_25_1.lc_trk_g1_5
 (16 6)  (1322 22)  (1322 22)  routing T_25_1.sp4_v_t_8 <X> T_25_1.lc_trk_g1_5
 (17 6)  (1323 22)  (1323 22)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (15 8)  (1321 24)  (1321 24)  routing T_25_1.sp4_h_l_28 <X> T_25_1.lc_trk_g2_1
 (16 8)  (1322 24)  (1322 24)  routing T_25_1.sp4_h_l_28 <X> T_25_1.lc_trk_g2_1
 (17 8)  (1323 24)  (1323 24)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_28 lc_trk_g2_1
 (18 8)  (1324 24)  (1324 24)  routing T_25_1.sp4_h_l_28 <X> T_25_1.lc_trk_g2_1
 (28 8)  (1334 24)  (1334 24)  routing T_25_1.lc_trk_g2_1 <X> T_25_1.wire_bram/ram/WDATA_11
 (29 8)  (1335 24)  (1335 24)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (38 8)  (1344 24)  (1344 24)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (18 9)  (1324 25)  (1324 25)  routing T_25_1.sp4_h_l_28 <X> T_25_1.lc_trk_g2_1
 (1 14)  (1307 30)  (1307 30)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (1306 31)  (1306 31)  routing T_25_1.lc_trk_g1_5 <X> T_25_1.wire_bram/ram/RE
 (1 15)  (1307 31)  (1307 31)  routing T_25_1.lc_trk_g1_5 <X> T_25_1.wire_bram/ram/RE


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_12_0

 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (5 6)  (617 8)  (617 8)  routing T_12_0.span4_horz_r_7 <X> T_12_0.lc_trk_g0_7
 (7 6)  (619 8)  (619 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_7 lc_trk_g0_7
 (8 7)  (620 9)  (620 9)  routing T_12_0.span4_horz_r_7 <X> T_12_0.lc_trk_g0_7
 (13 10)  (635 4)  (635 4)  routing T_12_0.lc_trk_g0_7 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (12 11)  (634 5)  (634 5)  routing T_12_0.lc_trk_g0_7 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_15_0

 (11 12)  (795 3)  (795 3)  routing T_15_0.span4_horz_r_3 <X> T_15_0.span4_horz_l_15


IO_Tile_16_0

 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 6)  (843 8)  (843 8)  IO control bit: GIODOWN1_IE_1

 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (17 5)  (879 10)  (879 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_19_0

 (12 12)  (1016 3)  (1016 3)  routing T_19_0.span4_vert_43 <X> T_19_0.span4_horz_l_15

