{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511477098905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511477098910 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 23 17:44:58 2017 " "Processing started: Thu Nov 23 17:44:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511477098910 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477098910 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cubefield -c cubefield " "Command: quartus_sta cubefield -c cubefield" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477098910 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1511477099896 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477100952 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477100952 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477100985 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477100985 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "35 " "TimeQuest Timing Analyzer is analyzing 35 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477101481 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cubefield.sdc " "Synopsys Design Constraints File file not found: 'cubefield.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477101634 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477101635 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511477101642 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511477101642 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511477101642 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477101642 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477101643 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511477101644 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name bcounter_x\[5\] bcounter_x\[5\] " "create_clock -period 1.000 -name bcounter_x\[5\] bcounter_x\[5\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511477101644 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477101644 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "Mux0~3\|combout " "Node \"Mux0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511477101647 ""} { "Warning" "WSTA_SCC_NODE" "Mux0~3\|datac " "Node \"Mux0~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511477101647 ""} { "Warning" "WSTA_SCC_NODE" "Mux1~0\|datab " "Node \"Mux1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511477101647 ""} { "Warning" "WSTA_SCC_NODE" "Mux1~0\|combout " "Node \"Mux1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511477101647 ""} { "Warning" "WSTA_SCC_NODE" "Mux0~3\|dataa " "Node \"Mux0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511477101647 ""} { "Warning" "WSTA_SCC_NODE" "Mux1~0\|dataa " "Node \"Mux1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511477101647 ""}  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477101647 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "bcounter_x\[5\] bcounter_x\[5\] " "Clock target bcounter_x\[5\] of clock bcounter_x\[5\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477101652 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "bcounter_x\[5\] bcounter_x\[5\] " "Clock target bcounter_x\[5\] of clock bcounter_x\[5\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477101652 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ccounter_x\[0\]~0  from: datae  to: combout " "Cell: ccounter_x\[0\]~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511477101653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ccounter_x\[0\]~0  from: dataf  to: combout " "Cell: ccounter_x\[0\]~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511477101653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511477101653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511477101653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511477101653 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477101653 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477101655 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477101656 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1511477101659 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511477101698 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1511477101801 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477101801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.440 " "Worst-case setup slack is -16.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477101822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477101822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.440            -413.980 bcounter_x\[5\]  " "  -16.440            -413.980 bcounter_x\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477101822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.127            -309.954 KEY\[0\]  " "  -13.127            -309.954 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477101822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.995            -492.274 CLOCK_50  " "   -7.995            -492.274 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477101822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.093               0.000 comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   34.093               0.000 comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477101822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477101822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.050 " "Worst-case hold slack is -5.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477101876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477101876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.050             -60.320 KEY\[0\]  " "   -5.050             -60.320 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477101876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.195             -12.962 bcounter_x\[5\]  " "   -2.195             -12.962 bcounter_x\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477101876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.847             -14.045 CLOCK_50  " "   -1.847             -14.045 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477101876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.359               0.000 comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477101876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477101876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -15.766 " "Worst-case recovery slack is -15.766" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477101898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477101898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.766            -151.603 bcounter_x\[5\]  " "  -15.766            -151.603 bcounter_x\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477101898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.984            -124.179 KEY\[0\]  " "  -12.984            -124.179 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477101898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477101898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.888 " "Worst-case removal slack is -0.888" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477101920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477101920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.888              -7.015 KEY\[0\]  " "   -0.888              -7.015 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477101920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.631               0.000 bcounter_x\[5\]  " "    1.631               0.000 bcounter_x\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477101920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477101920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.068 " "Worst-case minimum pulse width slack is -1.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477101945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477101945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.068             -33.502 KEY\[0\]  " "   -1.068             -33.502 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477101945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.873             -56.064 bcounter_x\[5\]  " "   -0.873             -56.064 bcounter_x\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477101945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477101945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.870               0.000 CLOCK_50  " "    8.870               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477101945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.780               0.000 comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.780               0.000 comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477101945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477101945 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511477102006 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477102043 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477103394 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "bcounter_x\[5\] bcounter_x\[5\] " "Clock target bcounter_x\[5\] of clock bcounter_x\[5\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477103562 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "bcounter_x\[5\] bcounter_x\[5\] " "Clock target bcounter_x\[5\] of clock bcounter_x\[5\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477103562 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ccounter_x\[0\]~0  from: datae  to: combout " "Cell: ccounter_x\[0\]~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511477103563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ccounter_x\[0\]~0  from: dataf  to: combout " "Cell: ccounter_x\[0\]~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511477103563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511477103563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511477103563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511477103563 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477103563 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477103565 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1511477103599 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477103599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.063 " "Worst-case setup slack is -16.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477103631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477103631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.063            -406.720 bcounter_x\[5\]  " "  -16.063            -406.720 bcounter_x\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477103631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.827            -304.439 KEY\[0\]  " "  -12.827            -304.439 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477103631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.555            -459.710 CLOCK_50  " "   -7.555            -459.710 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477103631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.171               0.000 comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   34.171               0.000 comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477103631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477103631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.051 " "Worst-case hold slack is -5.051" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477103658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477103658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.051             -62.740 KEY\[0\]  " "   -5.051             -62.740 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477103658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.237             -13.310 bcounter_x\[5\]  " "   -2.237             -13.310 bcounter_x\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477103658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.017             -16.583 CLOCK_50  " "   -2.017             -16.583 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477103658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.334               0.000 comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477103658 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477103658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -15.518 " "Worst-case recovery slack is -15.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477103681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477103681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.518            -148.716 bcounter_x\[5\]  " "  -15.518            -148.716 bcounter_x\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477103681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.770            -121.223 KEY\[0\]  " "  -12.770            -121.223 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477103681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477103681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.066 " "Worst-case removal slack is -1.066" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477103701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477103701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.066              -8.561 KEY\[0\]  " "   -1.066              -8.561 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477103701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.439               0.000 bcounter_x\[5\]  " "    1.439               0.000 bcounter_x\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477103701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477103701 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.115 " "Worst-case minimum pulse width slack is -1.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477103716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477103716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.115             -35.447 KEY\[0\]  " "   -1.115             -35.447 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477103716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.850             -57.321 bcounter_x\[5\]  " "   -0.850             -57.321 bcounter_x\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477103716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477103716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.823               0.000 CLOCK_50  " "    8.823               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477103716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.759               0.000 comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.759               0.000 comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477103716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477103716 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511477103766 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477104052 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477105169 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "bcounter_x\[5\] bcounter_x\[5\] " "Clock target bcounter_x\[5\] of clock bcounter_x\[5\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477105443 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "bcounter_x\[5\] bcounter_x\[5\] " "Clock target bcounter_x\[5\] of clock bcounter_x\[5\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477105443 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ccounter_x\[0\]~0  from: datae  to: combout " "Cell: ccounter_x\[0\]~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511477105443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ccounter_x\[0\]~0  from: dataf  to: combout " "Cell: ccounter_x\[0\]~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511477105443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511477105443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511477105443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511477105443 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477105443 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477105444 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1511477105448 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477105448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.552 " "Worst-case setup slack is -10.552" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.552            -259.875 bcounter_x\[5\]  " "  -10.552            -259.875 bcounter_x\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.112            -186.790 KEY\[0\]  " "   -8.112            -186.790 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.421            -323.091 CLOCK_50  " "   -5.421            -323.091 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.419               0.000 comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   36.419               0.000 comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477105466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.243 " "Worst-case hold slack is -3.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.243             -39.256 KEY\[0\]  " "   -3.243             -39.256 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.256              -6.702 bcounter_x\[5\]  " "   -1.256              -6.702 bcounter_x\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.005              -7.166 CLOCK_50  " "   -1.005              -7.166 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211               0.000 comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.211               0.000 comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105488 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477105488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -10.067 " "Worst-case recovery slack is -10.067" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.067             -96.274 bcounter_x\[5\]  " "  -10.067             -96.274 bcounter_x\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.496             -77.741 KEY\[0\]  " "   -8.496             -77.741 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477105503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.544 " "Worst-case removal slack is -0.544" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.544              -3.648 KEY\[0\]  " "   -0.544              -3.648 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.180               0.000 bcounter_x\[5\]  " "    1.180               0.000 bcounter_x\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477105521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.648 " "Worst-case minimum pulse width slack is -0.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.648             -19.899 KEY\[0\]  " "   -0.648             -19.899 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.299             -12.078 bcounter_x\[5\]  " "   -0.299             -12.078 bcounter_x\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.815               0.000 CLOCK_50  " "    8.815               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.891               0.000 comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.891               0.000 comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477105537 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511477105577 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "bcounter_x\[5\] bcounter_x\[5\] " "Clock target bcounter_x\[5\] of clock bcounter_x\[5\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477105838 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "bcounter_x\[5\] bcounter_x\[5\] " "Clock target bcounter_x\[5\] of clock bcounter_x\[5\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477105838 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ccounter_x\[0\]~0  from: datae  to: combout " "Cell: ccounter_x\[0\]~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511477105838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ccounter_x\[0\]~0  from: dataf  to: combout " "Cell: ccounter_x\[0\]~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511477105838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511477105838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511477105838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511477105838 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477105838 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477105839 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1511477105843 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477105843 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.522 " "Worst-case setup slack is -9.522" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.522            -236.254 bcounter_x\[5\]  " "   -9.522            -236.254 bcounter_x\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.142            -164.774 KEY\[0\]  " "   -7.142            -164.774 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.744            -276.806 CLOCK_50  " "   -4.744            -276.806 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.754               0.000 comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   36.754               0.000 comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477105866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.125 " "Worst-case hold slack is -3.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.125             -40.890 KEY\[0\]  " "   -3.125             -40.890 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.172              -6.242 bcounter_x\[5\]  " "   -1.172              -6.242 bcounter_x\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.105              -8.788 CLOCK_50  " "   -1.105              -8.788 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.193               0.000 comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477105886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.123 " "Worst-case recovery slack is -9.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.123             -87.331 bcounter_x\[5\]  " "   -9.123             -87.331 bcounter_x\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.610             -68.709 KEY\[0\]  " "   -7.610             -68.709 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477105908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.743 " "Worst-case removal slack is -0.743" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.743              -6.074 KEY\[0\]  " "   -0.743              -6.074 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.992               0.000 bcounter_x\[5\]  " "    0.992               0.000 bcounter_x\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477105954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477105954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.610 " "Worst-case minimum pulse width slack is -0.610" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477106001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477106001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.610             -18.523 KEY\[0\]  " "   -0.610             -18.523 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477106001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.206              -7.357 bcounter_x\[5\]  " "   -0.206              -7.357 bcounter_x\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477106001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477106001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.805               0.000 CLOCK_50  " "    8.805               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477106001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.889               0.000 comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.889               0.000 comb_224\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511477106001 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477106001 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477107855 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477107856 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 22 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1251 " "Peak virtual memory: 1251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511477108159 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 23 17:45:08 2017 " "Processing ended: Thu Nov 23 17:45:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511477108159 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511477108159 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511477108159 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511477108159 ""}
