CAPI=1
[main]
description = Wishbone RAM

[verilog]
src_files =
 ram_wb.v
 ram_wb_b3.v

tb_src_files = ram_wb_loader.v

[plusargs]
testcase = file VMEM file containing the test case