
gpib_004.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001f9c  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000041a  00800060  00001f9c  00002010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000010b  0080047a  000023b6  0000242a  2**0
                  ALLOC
  3 .stab         000043c8  00000000  00000000  0000242c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00002194  00000000  00000000  000067f4  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4a 00 	jmp	0x94	; 0x94 <__ctors_end>
       4:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
       8:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
       c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      10:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      14:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      18:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      1c:	0c 94 fa 0d 	jmp	0x1bf4	; 0x1bf4 <__vector_7>
      20:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      24:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      28:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      2c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      30:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      34:	0c 94 3c 0e 	jmp	0x1c78	; 0x1c78 <__vector_13>
      38:	0c 94 80 0e 	jmp	0x1d00	; 0x1d00 <__vector_14>
      3c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      40:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      44:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      48:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      4c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      50:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>

00000054 <__c.1910>:
      54:	42 75 66 66 65 72 20 6f 76 65 72 66 6c 6f 77 20     Buffer overflow 
      64:	65 72 72 6f 72 3a 20 00                             error: .

0000006c <__c.1908>:
      6c:	55 41 52 54 20 4f 76 65 72 72 75 6e 20 45 72 72     UART Overrun Err
      7c:	6f 72 3a 20 00                                      or: .

00000081 <__c.1906>:
      81:	55 41 52 54 20 46 72 61 6d 65 20 45 72 72 6f 72     UART Frame Error
      91:	3a 20 00                                            : .

00000094 <__ctors_end>:
      94:	11 24       	eor	r1, r1
      96:	1f be       	out	0x3f, r1	; 63
      98:	cf e5       	ldi	r28, 0x5F	; 95
      9a:	d8 e0       	ldi	r29, 0x08	; 8
      9c:	de bf       	out	0x3e, r29	; 62
      9e:	cd bf       	out	0x3d, r28	; 61

000000a0 <__do_copy_data>:
      a0:	14 e0       	ldi	r17, 0x04	; 4
      a2:	a0 e6       	ldi	r26, 0x60	; 96
      a4:	b0 e0       	ldi	r27, 0x00	; 0
      a6:	ec e9       	ldi	r30, 0x9C	; 156
      a8:	ff e1       	ldi	r31, 0x1F	; 31
      aa:	02 c0       	rjmp	.+4      	; 0xb0 <.do_copy_data_start>

000000ac <.do_copy_data_loop>:
      ac:	05 90       	lpm	r0, Z+
      ae:	0d 92       	st	X+, r0

000000b0 <.do_copy_data_start>:
      b0:	aa 37       	cpi	r26, 0x7A	; 122
      b2:	b1 07       	cpc	r27, r17
      b4:	d9 f7       	brne	.-10     	; 0xac <.do_copy_data_loop>

000000b6 <__do_clear_bss>:
      b6:	15 e0       	ldi	r17, 0x05	; 5
      b8:	aa e7       	ldi	r26, 0x7A	; 122
      ba:	b4 e0       	ldi	r27, 0x04	; 4
      bc:	01 c0       	rjmp	.+2      	; 0xc0 <.do_clear_bss_start>

000000be <.do_clear_bss_loop>:
      be:	1d 92       	st	X+, r1

000000c0 <.do_clear_bss_start>:
      c0:	a5 38       	cpi	r26, 0x85	; 133
      c2:	b1 07       	cpc	r27, r17
      c4:	e1 f7       	brne	.-8      	; 0xbe <.do_clear_bss_loop>
      c6:	0e 94 e5 0a 	call	0x15ca	; 0x15ca <main>
      ca:	0c 94 cc 0f 	jmp	0x1f98	; 0x1f98 <_exit>

000000ce <__bad_interrupt>:
      ce:	0c 94 00 00 	jmp	0	; 0x0 <__heap_end>

000000d2 <atoi>:
      d2:	fc 01       	movw	r30, r24
      d4:	88 27       	eor	r24, r24
      d6:	99 27       	eor	r25, r25
      d8:	e8 94       	clt
      da:	21 91       	ld	r18, Z+
      dc:	20 32       	cpi	r18, 0x20	; 32
      de:	e9 f3       	breq	.-6      	; 0xda <atoi+0x8>
      e0:	29 30       	cpi	r18, 0x09	; 9
      e2:	10 f0       	brcs	.+4      	; 0xe8 <atoi+0x16>
      e4:	2e 30       	cpi	r18, 0x0E	; 14
      e6:	c8 f3       	brcs	.-14     	; 0xda <atoi+0x8>
      e8:	2b 32       	cpi	r18, 0x2B	; 43
      ea:	41 f0       	breq	.+16     	; 0xfc <atoi+0x2a>
      ec:	2d 32       	cpi	r18, 0x2D	; 45
      ee:	39 f4       	brne	.+14     	; 0xfe <atoi+0x2c>
      f0:	68 94       	set
      f2:	04 c0       	rjmp	.+8      	; 0xfc <atoi+0x2a>
      f4:	0e 94 a4 00 	call	0x148	; 0x148 <__mulhi_const_10>
      f8:	82 0f       	add	r24, r18
      fa:	91 1d       	adc	r25, r1
      fc:	21 91       	ld	r18, Z+
      fe:	20 53       	subi	r18, 0x30	; 48
     100:	2a 30       	cpi	r18, 0x0A	; 10
     102:	c0 f3       	brcs	.-16     	; 0xf4 <atoi+0x22>
     104:	1e f4       	brtc	.+6      	; 0x10c <atoi+0x3a>
     106:	90 95       	com	r25
     108:	81 95       	neg	r24
     10a:	9f 4f       	sbci	r25, 0xFF	; 255
     10c:	08 95       	ret

0000010e <memcpy>:
     10e:	fb 01       	movw	r30, r22
     110:	dc 01       	movw	r26, r24
     112:	02 c0       	rjmp	.+4      	; 0x118 <memcpy+0xa>
     114:	01 90       	ld	r0, Z+
     116:	0d 92       	st	X+, r0
     118:	41 50       	subi	r20, 0x01	; 1
     11a:	50 40       	sbci	r21, 0x00	; 0
     11c:	d8 f7       	brcc	.-10     	; 0x114 <memcpy+0x6>
     11e:	08 95       	ret

00000120 <strchr>:
     120:	fc 01       	movw	r30, r24
     122:	81 91       	ld	r24, Z+
     124:	86 17       	cp	r24, r22
     126:	21 f0       	breq	.+8      	; 0x130 <strchr+0x10>
     128:	88 23       	and	r24, r24
     12a:	d9 f7       	brne	.-10     	; 0x122 <strchr+0x2>
     12c:	99 27       	eor	r25, r25
     12e:	08 95       	ret
     130:	31 97       	sbiw	r30, 0x01	; 1
     132:	cf 01       	movw	r24, r30
     134:	08 95       	ret

00000136 <strlen>:
     136:	fc 01       	movw	r30, r24
     138:	01 90       	ld	r0, Z+
     13a:	00 20       	and	r0, r0
     13c:	e9 f7       	brne	.-6      	; 0x138 <strlen+0x2>
     13e:	80 95       	com	r24
     140:	90 95       	com	r25
     142:	8e 0f       	add	r24, r30
     144:	9f 1f       	adc	r25, r31
     146:	08 95       	ret

00000148 <__mulhi_const_10>:
     148:	7a e0       	ldi	r23, 0x0A	; 10
     14a:	97 9f       	mul	r25, r23
     14c:	90 2d       	mov	r25, r0
     14e:	87 9f       	mul	r24, r23
     150:	80 2d       	mov	r24, r0
     152:	91 0d       	add	r25, r1
     154:	11 24       	eor	r1, r1
     156:	08 95       	ret

00000158 <sprintf>:
     158:	ae e0       	ldi	r26, 0x0E	; 14
     15a:	b0 e0       	ldi	r27, 0x00	; 0
     15c:	e2 eb       	ldi	r30, 0xB2	; 178
     15e:	f0 e0       	ldi	r31, 0x00	; 0
     160:	0c 94 a3 0f 	jmp	0x1f46	; 0x1f46 <__prologue_saves__+0x1c>
     164:	0d 89       	ldd	r16, Y+21	; 0x15
     166:	1e 89       	ldd	r17, Y+22	; 0x16
     168:	86 e0       	ldi	r24, 0x06	; 6
     16a:	8c 83       	std	Y+4, r24	; 0x04
     16c:	1a 83       	std	Y+2, r17	; 0x02
     16e:	09 83       	std	Y+1, r16	; 0x01
     170:	8f ef       	ldi	r24, 0xFF	; 255
     172:	9f e7       	ldi	r25, 0x7F	; 127
     174:	9e 83       	std	Y+6, r25	; 0x06
     176:	8d 83       	std	Y+5, r24	; 0x05
     178:	9e 01       	movw	r18, r28
     17a:	27 5e       	subi	r18, 0xE7	; 231
     17c:	3f 4f       	sbci	r19, 0xFF	; 255
     17e:	ce 01       	movw	r24, r28
     180:	01 96       	adiw	r24, 0x01	; 1
     182:	6f 89       	ldd	r22, Y+23	; 0x17
     184:	78 8d       	ldd	r23, Y+24	; 0x18
     186:	a9 01       	movw	r20, r18
     188:	0e 94 d0 00 	call	0x1a0	; 0x1a0 <vfprintf>
     18c:	2f 81       	ldd	r18, Y+7	; 0x07
     18e:	38 85       	ldd	r19, Y+8	; 0x08
     190:	02 0f       	add	r16, r18
     192:	13 1f       	adc	r17, r19
     194:	f8 01       	movw	r30, r16
     196:	10 82       	st	Z, r1
     198:	2e 96       	adiw	r28, 0x0e	; 14
     19a:	e4 e0       	ldi	r30, 0x04	; 4
     19c:	0c 94 bf 0f 	jmp	0x1f7e	; 0x1f7e <__epilogue_restores__+0x1c>

000001a0 <vfprintf>:
     1a0:	ab e0       	ldi	r26, 0x0B	; 11
     1a2:	b0 e0       	ldi	r27, 0x00	; 0
     1a4:	e6 ed       	ldi	r30, 0xD6	; 214
     1a6:	f0 e0       	ldi	r31, 0x00	; 0
     1a8:	0c 94 95 0f 	jmp	0x1f2a	; 0x1f2a <__prologue_saves__>
     1ac:	3c 01       	movw	r6, r24
     1ae:	2b 01       	movw	r4, r22
     1b0:	5a 01       	movw	r10, r20
     1b2:	fc 01       	movw	r30, r24
     1b4:	17 82       	std	Z+7, r1	; 0x07
     1b6:	16 82       	std	Z+6, r1	; 0x06
     1b8:	83 81       	ldd	r24, Z+3	; 0x03
     1ba:	81 fd       	sbrc	r24, 1
     1bc:	03 c0       	rjmp	.+6      	; 0x1c4 <vfprintf+0x24>
     1be:	6f ef       	ldi	r22, 0xFF	; 255
     1c0:	7f ef       	ldi	r23, 0xFF	; 255
     1c2:	c6 c1       	rjmp	.+908    	; 0x550 <vfprintf+0x3b0>
     1c4:	9a e0       	ldi	r25, 0x0A	; 10
     1c6:	89 2e       	mov	r8, r25
     1c8:	1e 01       	movw	r2, r28
     1ca:	08 94       	sec
     1cc:	21 1c       	adc	r2, r1
     1ce:	31 1c       	adc	r3, r1
     1d0:	f3 01       	movw	r30, r6
     1d2:	23 81       	ldd	r18, Z+3	; 0x03
     1d4:	f2 01       	movw	r30, r4
     1d6:	23 fd       	sbrc	r18, 3
     1d8:	85 91       	lpm	r24, Z+
     1da:	23 ff       	sbrs	r18, 3
     1dc:	81 91       	ld	r24, Z+
     1de:	2f 01       	movw	r4, r30
     1e0:	88 23       	and	r24, r24
     1e2:	09 f4       	brne	.+2      	; 0x1e6 <vfprintf+0x46>
     1e4:	b2 c1       	rjmp	.+868    	; 0x54a <vfprintf+0x3aa>
     1e6:	85 32       	cpi	r24, 0x25	; 37
     1e8:	39 f4       	brne	.+14     	; 0x1f8 <vfprintf+0x58>
     1ea:	23 fd       	sbrc	r18, 3
     1ec:	85 91       	lpm	r24, Z+
     1ee:	23 ff       	sbrs	r18, 3
     1f0:	81 91       	ld	r24, Z+
     1f2:	2f 01       	movw	r4, r30
     1f4:	85 32       	cpi	r24, 0x25	; 37
     1f6:	29 f4       	brne	.+10     	; 0x202 <vfprintf+0x62>
     1f8:	90 e0       	ldi	r25, 0x00	; 0
     1fa:	b3 01       	movw	r22, r6
     1fc:	0e 94 c3 02 	call	0x586	; 0x586 <fputc>
     200:	e7 cf       	rjmp	.-50     	; 0x1d0 <vfprintf+0x30>
     202:	98 2f       	mov	r25, r24
     204:	ff 24       	eor	r15, r15
     206:	ee 24       	eor	r14, r14
     208:	99 24       	eor	r9, r9
     20a:	ff e1       	ldi	r31, 0x1F	; 31
     20c:	ff 15       	cp	r31, r15
     20e:	d0 f0       	brcs	.+52     	; 0x244 <vfprintf+0xa4>
     210:	9b 32       	cpi	r25, 0x2B	; 43
     212:	69 f0       	breq	.+26     	; 0x22e <vfprintf+0x8e>
     214:	9c 32       	cpi	r25, 0x2C	; 44
     216:	28 f4       	brcc	.+10     	; 0x222 <vfprintf+0x82>
     218:	90 32       	cpi	r25, 0x20	; 32
     21a:	59 f0       	breq	.+22     	; 0x232 <vfprintf+0x92>
     21c:	93 32       	cpi	r25, 0x23	; 35
     21e:	91 f4       	brne	.+36     	; 0x244 <vfprintf+0xa4>
     220:	0e c0       	rjmp	.+28     	; 0x23e <vfprintf+0x9e>
     222:	9d 32       	cpi	r25, 0x2D	; 45
     224:	49 f0       	breq	.+18     	; 0x238 <vfprintf+0x98>
     226:	90 33       	cpi	r25, 0x30	; 48
     228:	69 f4       	brne	.+26     	; 0x244 <vfprintf+0xa4>
     22a:	41 e0       	ldi	r20, 0x01	; 1
     22c:	24 c0       	rjmp	.+72     	; 0x276 <vfprintf+0xd6>
     22e:	52 e0       	ldi	r21, 0x02	; 2
     230:	f5 2a       	or	r15, r21
     232:	84 e0       	ldi	r24, 0x04	; 4
     234:	f8 2a       	or	r15, r24
     236:	28 c0       	rjmp	.+80     	; 0x288 <vfprintf+0xe8>
     238:	98 e0       	ldi	r25, 0x08	; 8
     23a:	f9 2a       	or	r15, r25
     23c:	25 c0       	rjmp	.+74     	; 0x288 <vfprintf+0xe8>
     23e:	e0 e1       	ldi	r30, 0x10	; 16
     240:	fe 2a       	or	r15, r30
     242:	22 c0       	rjmp	.+68     	; 0x288 <vfprintf+0xe8>
     244:	f7 fc       	sbrc	r15, 7
     246:	29 c0       	rjmp	.+82     	; 0x29a <vfprintf+0xfa>
     248:	89 2f       	mov	r24, r25
     24a:	80 53       	subi	r24, 0x30	; 48
     24c:	8a 30       	cpi	r24, 0x0A	; 10
     24e:	70 f4       	brcc	.+28     	; 0x26c <vfprintf+0xcc>
     250:	f6 fe       	sbrs	r15, 6
     252:	05 c0       	rjmp	.+10     	; 0x25e <vfprintf+0xbe>
     254:	98 9c       	mul	r9, r8
     256:	90 2c       	mov	r9, r0
     258:	11 24       	eor	r1, r1
     25a:	98 0e       	add	r9, r24
     25c:	15 c0       	rjmp	.+42     	; 0x288 <vfprintf+0xe8>
     25e:	e8 9c       	mul	r14, r8
     260:	e0 2c       	mov	r14, r0
     262:	11 24       	eor	r1, r1
     264:	e8 0e       	add	r14, r24
     266:	f0 e2       	ldi	r31, 0x20	; 32
     268:	ff 2a       	or	r15, r31
     26a:	0e c0       	rjmp	.+28     	; 0x288 <vfprintf+0xe8>
     26c:	9e 32       	cpi	r25, 0x2E	; 46
     26e:	29 f4       	brne	.+10     	; 0x27a <vfprintf+0xda>
     270:	f6 fc       	sbrc	r15, 6
     272:	6b c1       	rjmp	.+726    	; 0x54a <vfprintf+0x3aa>
     274:	40 e4       	ldi	r20, 0x40	; 64
     276:	f4 2a       	or	r15, r20
     278:	07 c0       	rjmp	.+14     	; 0x288 <vfprintf+0xe8>
     27a:	9c 36       	cpi	r25, 0x6C	; 108
     27c:	19 f4       	brne	.+6      	; 0x284 <vfprintf+0xe4>
     27e:	50 e8       	ldi	r21, 0x80	; 128
     280:	f5 2a       	or	r15, r21
     282:	02 c0       	rjmp	.+4      	; 0x288 <vfprintf+0xe8>
     284:	98 36       	cpi	r25, 0x68	; 104
     286:	49 f4       	brne	.+18     	; 0x29a <vfprintf+0xfa>
     288:	f2 01       	movw	r30, r4
     28a:	23 fd       	sbrc	r18, 3
     28c:	95 91       	lpm	r25, Z+
     28e:	23 ff       	sbrs	r18, 3
     290:	91 91       	ld	r25, Z+
     292:	2f 01       	movw	r4, r30
     294:	99 23       	and	r25, r25
     296:	09 f0       	breq	.+2      	; 0x29a <vfprintf+0xfa>
     298:	b8 cf       	rjmp	.-144    	; 0x20a <vfprintf+0x6a>
     29a:	89 2f       	mov	r24, r25
     29c:	85 54       	subi	r24, 0x45	; 69
     29e:	83 30       	cpi	r24, 0x03	; 3
     2a0:	18 f0       	brcs	.+6      	; 0x2a8 <vfprintf+0x108>
     2a2:	80 52       	subi	r24, 0x20	; 32
     2a4:	83 30       	cpi	r24, 0x03	; 3
     2a6:	38 f4       	brcc	.+14     	; 0x2b6 <vfprintf+0x116>
     2a8:	44 e0       	ldi	r20, 0x04	; 4
     2aa:	50 e0       	ldi	r21, 0x00	; 0
     2ac:	a4 0e       	add	r10, r20
     2ae:	b5 1e       	adc	r11, r21
     2b0:	5f e3       	ldi	r21, 0x3F	; 63
     2b2:	59 83       	std	Y+1, r21	; 0x01
     2b4:	0f c0       	rjmp	.+30     	; 0x2d4 <vfprintf+0x134>
     2b6:	93 36       	cpi	r25, 0x63	; 99
     2b8:	31 f0       	breq	.+12     	; 0x2c6 <vfprintf+0x126>
     2ba:	93 37       	cpi	r25, 0x73	; 115
     2bc:	79 f0       	breq	.+30     	; 0x2dc <vfprintf+0x13c>
     2be:	93 35       	cpi	r25, 0x53	; 83
     2c0:	09 f0       	breq	.+2      	; 0x2c4 <vfprintf+0x124>
     2c2:	56 c0       	rjmp	.+172    	; 0x370 <vfprintf+0x1d0>
     2c4:	20 c0       	rjmp	.+64     	; 0x306 <vfprintf+0x166>
     2c6:	f5 01       	movw	r30, r10
     2c8:	80 81       	ld	r24, Z
     2ca:	89 83       	std	Y+1, r24	; 0x01
     2cc:	42 e0       	ldi	r20, 0x02	; 2
     2ce:	50 e0       	ldi	r21, 0x00	; 0
     2d0:	a4 0e       	add	r10, r20
     2d2:	b5 1e       	adc	r11, r21
     2d4:	61 01       	movw	r12, r2
     2d6:	01 e0       	ldi	r16, 0x01	; 1
     2d8:	10 e0       	ldi	r17, 0x00	; 0
     2da:	12 c0       	rjmp	.+36     	; 0x300 <vfprintf+0x160>
     2dc:	f5 01       	movw	r30, r10
     2de:	c0 80       	ld	r12, Z
     2e0:	d1 80       	ldd	r13, Z+1	; 0x01
     2e2:	f6 fc       	sbrc	r15, 6
     2e4:	03 c0       	rjmp	.+6      	; 0x2ec <vfprintf+0x14c>
     2e6:	6f ef       	ldi	r22, 0xFF	; 255
     2e8:	7f ef       	ldi	r23, 0xFF	; 255
     2ea:	02 c0       	rjmp	.+4      	; 0x2f0 <vfprintf+0x150>
     2ec:	69 2d       	mov	r22, r9
     2ee:	70 e0       	ldi	r23, 0x00	; 0
     2f0:	42 e0       	ldi	r20, 0x02	; 2
     2f2:	50 e0       	ldi	r21, 0x00	; 0
     2f4:	a4 0e       	add	r10, r20
     2f6:	b5 1e       	adc	r11, r21
     2f8:	c6 01       	movw	r24, r12
     2fa:	0e 94 b8 02 	call	0x570	; 0x570 <strnlen>
     2fe:	8c 01       	movw	r16, r24
     300:	5f e7       	ldi	r21, 0x7F	; 127
     302:	f5 22       	and	r15, r21
     304:	14 c0       	rjmp	.+40     	; 0x32e <vfprintf+0x18e>
     306:	f5 01       	movw	r30, r10
     308:	c0 80       	ld	r12, Z
     30a:	d1 80       	ldd	r13, Z+1	; 0x01
     30c:	f6 fc       	sbrc	r15, 6
     30e:	03 c0       	rjmp	.+6      	; 0x316 <vfprintf+0x176>
     310:	6f ef       	ldi	r22, 0xFF	; 255
     312:	7f ef       	ldi	r23, 0xFF	; 255
     314:	02 c0       	rjmp	.+4      	; 0x31a <vfprintf+0x17a>
     316:	69 2d       	mov	r22, r9
     318:	70 e0       	ldi	r23, 0x00	; 0
     31a:	42 e0       	ldi	r20, 0x02	; 2
     31c:	50 e0       	ldi	r21, 0x00	; 0
     31e:	a4 0e       	add	r10, r20
     320:	b5 1e       	adc	r11, r21
     322:	c6 01       	movw	r24, r12
     324:	0e 94 ad 02 	call	0x55a	; 0x55a <strnlen_P>
     328:	8c 01       	movw	r16, r24
     32a:	50 e8       	ldi	r21, 0x80	; 128
     32c:	f5 2a       	or	r15, r21
     32e:	f3 fe       	sbrs	r15, 3
     330:	07 c0       	rjmp	.+14     	; 0x340 <vfprintf+0x1a0>
     332:	1a c0       	rjmp	.+52     	; 0x368 <vfprintf+0x1c8>
     334:	80 e2       	ldi	r24, 0x20	; 32
     336:	90 e0       	ldi	r25, 0x00	; 0
     338:	b3 01       	movw	r22, r6
     33a:	0e 94 c3 02 	call	0x586	; 0x586 <fputc>
     33e:	ea 94       	dec	r14
     340:	8e 2d       	mov	r24, r14
     342:	90 e0       	ldi	r25, 0x00	; 0
     344:	08 17       	cp	r16, r24
     346:	19 07       	cpc	r17, r25
     348:	a8 f3       	brcs	.-22     	; 0x334 <vfprintf+0x194>
     34a:	0e c0       	rjmp	.+28     	; 0x368 <vfprintf+0x1c8>
     34c:	f6 01       	movw	r30, r12
     34e:	f7 fc       	sbrc	r15, 7
     350:	85 91       	lpm	r24, Z+
     352:	f7 fe       	sbrs	r15, 7
     354:	81 91       	ld	r24, Z+
     356:	6f 01       	movw	r12, r30
     358:	90 e0       	ldi	r25, 0x00	; 0
     35a:	b3 01       	movw	r22, r6
     35c:	0e 94 c3 02 	call	0x586	; 0x586 <fputc>
     360:	e1 10       	cpse	r14, r1
     362:	ea 94       	dec	r14
     364:	01 50       	subi	r16, 0x01	; 1
     366:	10 40       	sbci	r17, 0x00	; 0
     368:	01 15       	cp	r16, r1
     36a:	11 05       	cpc	r17, r1
     36c:	79 f7       	brne	.-34     	; 0x34c <vfprintf+0x1ac>
     36e:	ea c0       	rjmp	.+468    	; 0x544 <vfprintf+0x3a4>
     370:	94 36       	cpi	r25, 0x64	; 100
     372:	11 f0       	breq	.+4      	; 0x378 <vfprintf+0x1d8>
     374:	99 36       	cpi	r25, 0x69	; 105
     376:	69 f5       	brne	.+90     	; 0x3d2 <vfprintf+0x232>
     378:	f7 fe       	sbrs	r15, 7
     37a:	08 c0       	rjmp	.+16     	; 0x38c <vfprintf+0x1ec>
     37c:	f5 01       	movw	r30, r10
     37e:	20 81       	ld	r18, Z
     380:	31 81       	ldd	r19, Z+1	; 0x01
     382:	42 81       	ldd	r20, Z+2	; 0x02
     384:	53 81       	ldd	r21, Z+3	; 0x03
     386:	84 e0       	ldi	r24, 0x04	; 4
     388:	90 e0       	ldi	r25, 0x00	; 0
     38a:	0a c0       	rjmp	.+20     	; 0x3a0 <vfprintf+0x200>
     38c:	f5 01       	movw	r30, r10
     38e:	80 81       	ld	r24, Z
     390:	91 81       	ldd	r25, Z+1	; 0x01
     392:	9c 01       	movw	r18, r24
     394:	44 27       	eor	r20, r20
     396:	37 fd       	sbrc	r19, 7
     398:	40 95       	com	r20
     39a:	54 2f       	mov	r21, r20
     39c:	82 e0       	ldi	r24, 0x02	; 2
     39e:	90 e0       	ldi	r25, 0x00	; 0
     3a0:	a8 0e       	add	r10, r24
     3a2:	b9 1e       	adc	r11, r25
     3a4:	9f e6       	ldi	r25, 0x6F	; 111
     3a6:	f9 22       	and	r15, r25
     3a8:	57 ff       	sbrs	r21, 7
     3aa:	09 c0       	rjmp	.+18     	; 0x3be <vfprintf+0x21e>
     3ac:	50 95       	com	r21
     3ae:	40 95       	com	r20
     3b0:	30 95       	com	r19
     3b2:	21 95       	neg	r18
     3b4:	3f 4f       	sbci	r19, 0xFF	; 255
     3b6:	4f 4f       	sbci	r20, 0xFF	; 255
     3b8:	5f 4f       	sbci	r21, 0xFF	; 255
     3ba:	e0 e8       	ldi	r30, 0x80	; 128
     3bc:	fe 2a       	or	r15, r30
     3be:	ca 01       	movw	r24, r20
     3c0:	b9 01       	movw	r22, r18
     3c2:	a1 01       	movw	r20, r2
     3c4:	2a e0       	ldi	r18, 0x0A	; 10
     3c6:	30 e0       	ldi	r19, 0x00	; 0
     3c8:	0e 94 ef 02 	call	0x5de	; 0x5de <__ultoa_invert>
     3cc:	d8 2e       	mov	r13, r24
     3ce:	d2 18       	sub	r13, r2
     3d0:	40 c0       	rjmp	.+128    	; 0x452 <vfprintf+0x2b2>
     3d2:	95 37       	cpi	r25, 0x75	; 117
     3d4:	29 f4       	brne	.+10     	; 0x3e0 <vfprintf+0x240>
     3d6:	1f 2d       	mov	r17, r15
     3d8:	1f 7e       	andi	r17, 0xEF	; 239
     3da:	2a e0       	ldi	r18, 0x0A	; 10
     3dc:	30 e0       	ldi	r19, 0x00	; 0
     3de:	1d c0       	rjmp	.+58     	; 0x41a <vfprintf+0x27a>
     3e0:	1f 2d       	mov	r17, r15
     3e2:	19 7f       	andi	r17, 0xF9	; 249
     3e4:	9f 36       	cpi	r25, 0x6F	; 111
     3e6:	61 f0       	breq	.+24     	; 0x400 <vfprintf+0x260>
     3e8:	90 37       	cpi	r25, 0x70	; 112
     3ea:	20 f4       	brcc	.+8      	; 0x3f4 <vfprintf+0x254>
     3ec:	98 35       	cpi	r25, 0x58	; 88
     3ee:	09 f0       	breq	.+2      	; 0x3f2 <vfprintf+0x252>
     3f0:	ac c0       	rjmp	.+344    	; 0x54a <vfprintf+0x3aa>
     3f2:	0f c0       	rjmp	.+30     	; 0x412 <vfprintf+0x272>
     3f4:	90 37       	cpi	r25, 0x70	; 112
     3f6:	39 f0       	breq	.+14     	; 0x406 <vfprintf+0x266>
     3f8:	98 37       	cpi	r25, 0x78	; 120
     3fa:	09 f0       	breq	.+2      	; 0x3fe <vfprintf+0x25e>
     3fc:	a6 c0       	rjmp	.+332    	; 0x54a <vfprintf+0x3aa>
     3fe:	04 c0       	rjmp	.+8      	; 0x408 <vfprintf+0x268>
     400:	28 e0       	ldi	r18, 0x08	; 8
     402:	30 e0       	ldi	r19, 0x00	; 0
     404:	0a c0       	rjmp	.+20     	; 0x41a <vfprintf+0x27a>
     406:	10 61       	ori	r17, 0x10	; 16
     408:	14 fd       	sbrc	r17, 4
     40a:	14 60       	ori	r17, 0x04	; 4
     40c:	20 e1       	ldi	r18, 0x10	; 16
     40e:	30 e0       	ldi	r19, 0x00	; 0
     410:	04 c0       	rjmp	.+8      	; 0x41a <vfprintf+0x27a>
     412:	14 fd       	sbrc	r17, 4
     414:	16 60       	ori	r17, 0x06	; 6
     416:	20 e1       	ldi	r18, 0x10	; 16
     418:	32 e0       	ldi	r19, 0x02	; 2
     41a:	17 ff       	sbrs	r17, 7
     41c:	08 c0       	rjmp	.+16     	; 0x42e <vfprintf+0x28e>
     41e:	f5 01       	movw	r30, r10
     420:	60 81       	ld	r22, Z
     422:	71 81       	ldd	r23, Z+1	; 0x01
     424:	82 81       	ldd	r24, Z+2	; 0x02
     426:	93 81       	ldd	r25, Z+3	; 0x03
     428:	44 e0       	ldi	r20, 0x04	; 4
     42a:	50 e0       	ldi	r21, 0x00	; 0
     42c:	08 c0       	rjmp	.+16     	; 0x43e <vfprintf+0x29e>
     42e:	f5 01       	movw	r30, r10
     430:	80 81       	ld	r24, Z
     432:	91 81       	ldd	r25, Z+1	; 0x01
     434:	bc 01       	movw	r22, r24
     436:	80 e0       	ldi	r24, 0x00	; 0
     438:	90 e0       	ldi	r25, 0x00	; 0
     43a:	42 e0       	ldi	r20, 0x02	; 2
     43c:	50 e0       	ldi	r21, 0x00	; 0
     43e:	a4 0e       	add	r10, r20
     440:	b5 1e       	adc	r11, r21
     442:	a1 01       	movw	r20, r2
     444:	0e 94 ef 02 	call	0x5de	; 0x5de <__ultoa_invert>
     448:	d8 2e       	mov	r13, r24
     44a:	d2 18       	sub	r13, r2
     44c:	8f e7       	ldi	r24, 0x7F	; 127
     44e:	f8 2e       	mov	r15, r24
     450:	f1 22       	and	r15, r17
     452:	f6 fe       	sbrs	r15, 6
     454:	0b c0       	rjmp	.+22     	; 0x46c <vfprintf+0x2cc>
     456:	5e ef       	ldi	r21, 0xFE	; 254
     458:	f5 22       	and	r15, r21
     45a:	d9 14       	cp	r13, r9
     45c:	38 f4       	brcc	.+14     	; 0x46c <vfprintf+0x2cc>
     45e:	f4 fe       	sbrs	r15, 4
     460:	07 c0       	rjmp	.+14     	; 0x470 <vfprintf+0x2d0>
     462:	f2 fc       	sbrc	r15, 2
     464:	05 c0       	rjmp	.+10     	; 0x470 <vfprintf+0x2d0>
     466:	8f ee       	ldi	r24, 0xEF	; 239
     468:	f8 22       	and	r15, r24
     46a:	02 c0       	rjmp	.+4      	; 0x470 <vfprintf+0x2d0>
     46c:	1d 2d       	mov	r17, r13
     46e:	01 c0       	rjmp	.+2      	; 0x472 <vfprintf+0x2d2>
     470:	19 2d       	mov	r17, r9
     472:	f4 fe       	sbrs	r15, 4
     474:	0d c0       	rjmp	.+26     	; 0x490 <vfprintf+0x2f0>
     476:	fe 01       	movw	r30, r28
     478:	ed 0d       	add	r30, r13
     47a:	f1 1d       	adc	r31, r1
     47c:	80 81       	ld	r24, Z
     47e:	80 33       	cpi	r24, 0x30	; 48
     480:	19 f4       	brne	.+6      	; 0x488 <vfprintf+0x2e8>
     482:	99 ee       	ldi	r25, 0xE9	; 233
     484:	f9 22       	and	r15, r25
     486:	08 c0       	rjmp	.+16     	; 0x498 <vfprintf+0x2f8>
     488:	1f 5f       	subi	r17, 0xFF	; 255
     48a:	f2 fe       	sbrs	r15, 2
     48c:	05 c0       	rjmp	.+10     	; 0x498 <vfprintf+0x2f8>
     48e:	03 c0       	rjmp	.+6      	; 0x496 <vfprintf+0x2f6>
     490:	8f 2d       	mov	r24, r15
     492:	86 78       	andi	r24, 0x86	; 134
     494:	09 f0       	breq	.+2      	; 0x498 <vfprintf+0x2f8>
     496:	1f 5f       	subi	r17, 0xFF	; 255
     498:	0f 2d       	mov	r16, r15
     49a:	f3 fc       	sbrc	r15, 3
     49c:	14 c0       	rjmp	.+40     	; 0x4c6 <vfprintf+0x326>
     49e:	f0 fe       	sbrs	r15, 0
     4a0:	0f c0       	rjmp	.+30     	; 0x4c0 <vfprintf+0x320>
     4a2:	1e 15       	cp	r17, r14
     4a4:	10 f0       	brcs	.+4      	; 0x4aa <vfprintf+0x30a>
     4a6:	9d 2c       	mov	r9, r13
     4a8:	0b c0       	rjmp	.+22     	; 0x4c0 <vfprintf+0x320>
     4aa:	9d 2c       	mov	r9, r13
     4ac:	9e 0c       	add	r9, r14
     4ae:	91 1a       	sub	r9, r17
     4b0:	1e 2d       	mov	r17, r14
     4b2:	06 c0       	rjmp	.+12     	; 0x4c0 <vfprintf+0x320>
     4b4:	80 e2       	ldi	r24, 0x20	; 32
     4b6:	90 e0       	ldi	r25, 0x00	; 0
     4b8:	b3 01       	movw	r22, r6
     4ba:	0e 94 c3 02 	call	0x586	; 0x586 <fputc>
     4be:	1f 5f       	subi	r17, 0xFF	; 255
     4c0:	1e 15       	cp	r17, r14
     4c2:	c0 f3       	brcs	.-16     	; 0x4b4 <vfprintf+0x314>
     4c4:	04 c0       	rjmp	.+8      	; 0x4ce <vfprintf+0x32e>
     4c6:	1e 15       	cp	r17, r14
     4c8:	10 f4       	brcc	.+4      	; 0x4ce <vfprintf+0x32e>
     4ca:	e1 1a       	sub	r14, r17
     4cc:	01 c0       	rjmp	.+2      	; 0x4d0 <vfprintf+0x330>
     4ce:	ee 24       	eor	r14, r14
     4d0:	04 ff       	sbrs	r16, 4
     4d2:	0f c0       	rjmp	.+30     	; 0x4f2 <vfprintf+0x352>
     4d4:	80 e3       	ldi	r24, 0x30	; 48
     4d6:	90 e0       	ldi	r25, 0x00	; 0
     4d8:	b3 01       	movw	r22, r6
     4da:	0e 94 c3 02 	call	0x586	; 0x586 <fputc>
     4de:	02 ff       	sbrs	r16, 2
     4e0:	1d c0       	rjmp	.+58     	; 0x51c <vfprintf+0x37c>
     4e2:	01 fd       	sbrc	r16, 1
     4e4:	03 c0       	rjmp	.+6      	; 0x4ec <vfprintf+0x34c>
     4e6:	88 e7       	ldi	r24, 0x78	; 120
     4e8:	90 e0       	ldi	r25, 0x00	; 0
     4ea:	0e c0       	rjmp	.+28     	; 0x508 <vfprintf+0x368>
     4ec:	88 e5       	ldi	r24, 0x58	; 88
     4ee:	90 e0       	ldi	r25, 0x00	; 0
     4f0:	0b c0       	rjmp	.+22     	; 0x508 <vfprintf+0x368>
     4f2:	80 2f       	mov	r24, r16
     4f4:	86 78       	andi	r24, 0x86	; 134
     4f6:	91 f0       	breq	.+36     	; 0x51c <vfprintf+0x37c>
     4f8:	01 ff       	sbrs	r16, 1
     4fa:	02 c0       	rjmp	.+4      	; 0x500 <vfprintf+0x360>
     4fc:	8b e2       	ldi	r24, 0x2B	; 43
     4fe:	01 c0       	rjmp	.+2      	; 0x502 <vfprintf+0x362>
     500:	80 e2       	ldi	r24, 0x20	; 32
     502:	f7 fc       	sbrc	r15, 7
     504:	8d e2       	ldi	r24, 0x2D	; 45
     506:	90 e0       	ldi	r25, 0x00	; 0
     508:	b3 01       	movw	r22, r6
     50a:	0e 94 c3 02 	call	0x586	; 0x586 <fputc>
     50e:	06 c0       	rjmp	.+12     	; 0x51c <vfprintf+0x37c>
     510:	80 e3       	ldi	r24, 0x30	; 48
     512:	90 e0       	ldi	r25, 0x00	; 0
     514:	b3 01       	movw	r22, r6
     516:	0e 94 c3 02 	call	0x586	; 0x586 <fputc>
     51a:	9a 94       	dec	r9
     51c:	d9 14       	cp	r13, r9
     51e:	c0 f3       	brcs	.-16     	; 0x510 <vfprintf+0x370>
     520:	da 94       	dec	r13
     522:	f1 01       	movw	r30, r2
     524:	ed 0d       	add	r30, r13
     526:	f1 1d       	adc	r31, r1
     528:	80 81       	ld	r24, Z
     52a:	90 e0       	ldi	r25, 0x00	; 0
     52c:	b3 01       	movw	r22, r6
     52e:	0e 94 c3 02 	call	0x586	; 0x586 <fputc>
     532:	dd 20       	and	r13, r13
     534:	a9 f7       	brne	.-22     	; 0x520 <vfprintf+0x380>
     536:	06 c0       	rjmp	.+12     	; 0x544 <vfprintf+0x3a4>
     538:	80 e2       	ldi	r24, 0x20	; 32
     53a:	90 e0       	ldi	r25, 0x00	; 0
     53c:	b3 01       	movw	r22, r6
     53e:	0e 94 c3 02 	call	0x586	; 0x586 <fputc>
     542:	ea 94       	dec	r14
     544:	ee 20       	and	r14, r14
     546:	c1 f7       	brne	.-16     	; 0x538 <vfprintf+0x398>
     548:	43 ce       	rjmp	.-890    	; 0x1d0 <vfprintf+0x30>
     54a:	f3 01       	movw	r30, r6
     54c:	66 81       	ldd	r22, Z+6	; 0x06
     54e:	77 81       	ldd	r23, Z+7	; 0x07
     550:	cb 01       	movw	r24, r22
     552:	2b 96       	adiw	r28, 0x0b	; 11
     554:	e2 e1       	ldi	r30, 0x12	; 18
     556:	0c 94 b1 0f 	jmp	0x1f62	; 0x1f62 <__epilogue_restores__>

0000055a <strnlen_P>:
     55a:	fc 01       	movw	r30, r24
     55c:	05 90       	lpm	r0, Z+
     55e:	61 50       	subi	r22, 0x01	; 1
     560:	70 40       	sbci	r23, 0x00	; 0
     562:	01 10       	cpse	r0, r1
     564:	d8 f7       	brcc	.-10     	; 0x55c <strnlen_P+0x2>
     566:	80 95       	com	r24
     568:	90 95       	com	r25
     56a:	8e 0f       	add	r24, r30
     56c:	9f 1f       	adc	r25, r31
     56e:	08 95       	ret

00000570 <strnlen>:
     570:	fc 01       	movw	r30, r24
     572:	61 50       	subi	r22, 0x01	; 1
     574:	70 40       	sbci	r23, 0x00	; 0
     576:	01 90       	ld	r0, Z+
     578:	01 10       	cpse	r0, r1
     57a:	d8 f7       	brcc	.-10     	; 0x572 <strnlen+0x2>
     57c:	80 95       	com	r24
     57e:	90 95       	com	r25
     580:	8e 0f       	add	r24, r30
     582:	9f 1f       	adc	r25, r31
     584:	08 95       	ret

00000586 <fputc>:
     586:	0f 93       	push	r16
     588:	1f 93       	push	r17
     58a:	cf 93       	push	r28
     58c:	df 93       	push	r29
     58e:	8c 01       	movw	r16, r24
     590:	eb 01       	movw	r28, r22
     592:	8b 81       	ldd	r24, Y+3	; 0x03
     594:	81 ff       	sbrs	r24, 1
     596:	1b c0       	rjmp	.+54     	; 0x5ce <fputc+0x48>
     598:	82 ff       	sbrs	r24, 2
     59a:	0d c0       	rjmp	.+26     	; 0x5b6 <fputc+0x30>
     59c:	2e 81       	ldd	r18, Y+6	; 0x06
     59e:	3f 81       	ldd	r19, Y+7	; 0x07
     5a0:	8c 81       	ldd	r24, Y+4	; 0x04
     5a2:	9d 81       	ldd	r25, Y+5	; 0x05
     5a4:	28 17       	cp	r18, r24
     5a6:	39 07       	cpc	r19, r25
     5a8:	64 f4       	brge	.+24     	; 0x5c2 <fputc+0x3c>
     5aa:	e8 81       	ld	r30, Y
     5ac:	f9 81       	ldd	r31, Y+1	; 0x01
     5ae:	01 93       	st	Z+, r16
     5b0:	f9 83       	std	Y+1, r31	; 0x01
     5b2:	e8 83       	st	Y, r30
     5b4:	06 c0       	rjmp	.+12     	; 0x5c2 <fputc+0x3c>
     5b6:	e8 85       	ldd	r30, Y+8	; 0x08
     5b8:	f9 85       	ldd	r31, Y+9	; 0x09
     5ba:	80 2f       	mov	r24, r16
     5bc:	09 95       	icall
     5be:	89 2b       	or	r24, r25
     5c0:	31 f4       	brne	.+12     	; 0x5ce <fputc+0x48>
     5c2:	8e 81       	ldd	r24, Y+6	; 0x06
     5c4:	9f 81       	ldd	r25, Y+7	; 0x07
     5c6:	01 96       	adiw	r24, 0x01	; 1
     5c8:	9f 83       	std	Y+7, r25	; 0x07
     5ca:	8e 83       	std	Y+6, r24	; 0x06
     5cc:	02 c0       	rjmp	.+4      	; 0x5d2 <fputc+0x4c>
     5ce:	0f ef       	ldi	r16, 0xFF	; 255
     5d0:	1f ef       	ldi	r17, 0xFF	; 255
     5d2:	c8 01       	movw	r24, r16
     5d4:	df 91       	pop	r29
     5d6:	cf 91       	pop	r28
     5d8:	1f 91       	pop	r17
     5da:	0f 91       	pop	r16
     5dc:	08 95       	ret

000005de <__ultoa_invert>:
     5de:	fa 01       	movw	r30, r20
     5e0:	aa 27       	eor	r26, r26
     5e2:	28 30       	cpi	r18, 0x08	; 8
     5e4:	51 f1       	breq	.+84     	; 0x63a <__ultoa_invert+0x5c>
     5e6:	20 31       	cpi	r18, 0x10	; 16
     5e8:	81 f1       	breq	.+96     	; 0x64a <__ultoa_invert+0x6c>
     5ea:	e8 94       	clt
     5ec:	6f 93       	push	r22
     5ee:	6e 7f       	andi	r22, 0xFE	; 254
     5f0:	6e 5f       	subi	r22, 0xFE	; 254
     5f2:	7f 4f       	sbci	r23, 0xFF	; 255
     5f4:	8f 4f       	sbci	r24, 0xFF	; 255
     5f6:	9f 4f       	sbci	r25, 0xFF	; 255
     5f8:	af 4f       	sbci	r26, 0xFF	; 255
     5fa:	b1 e0       	ldi	r27, 0x01	; 1
     5fc:	3e d0       	rcall	.+124    	; 0x67a <__ultoa_invert+0x9c>
     5fe:	b4 e0       	ldi	r27, 0x04	; 4
     600:	3c d0       	rcall	.+120    	; 0x67a <__ultoa_invert+0x9c>
     602:	67 0f       	add	r22, r23
     604:	78 1f       	adc	r23, r24
     606:	89 1f       	adc	r24, r25
     608:	9a 1f       	adc	r25, r26
     60a:	a1 1d       	adc	r26, r1
     60c:	68 0f       	add	r22, r24
     60e:	79 1f       	adc	r23, r25
     610:	8a 1f       	adc	r24, r26
     612:	91 1d       	adc	r25, r1
     614:	a1 1d       	adc	r26, r1
     616:	6a 0f       	add	r22, r26
     618:	71 1d       	adc	r23, r1
     61a:	81 1d       	adc	r24, r1
     61c:	91 1d       	adc	r25, r1
     61e:	a1 1d       	adc	r26, r1
     620:	20 d0       	rcall	.+64     	; 0x662 <__ultoa_invert+0x84>
     622:	09 f4       	brne	.+2      	; 0x626 <__ultoa_invert+0x48>
     624:	68 94       	set
     626:	3f 91       	pop	r19
     628:	2a e0       	ldi	r18, 0x0A	; 10
     62a:	26 9f       	mul	r18, r22
     62c:	11 24       	eor	r1, r1
     62e:	30 19       	sub	r19, r0
     630:	30 5d       	subi	r19, 0xD0	; 208
     632:	31 93       	st	Z+, r19
     634:	de f6       	brtc	.-74     	; 0x5ec <__ultoa_invert+0xe>
     636:	cf 01       	movw	r24, r30
     638:	08 95       	ret
     63a:	46 2f       	mov	r20, r22
     63c:	47 70       	andi	r20, 0x07	; 7
     63e:	40 5d       	subi	r20, 0xD0	; 208
     640:	41 93       	st	Z+, r20
     642:	b3 e0       	ldi	r27, 0x03	; 3
     644:	0f d0       	rcall	.+30     	; 0x664 <__ultoa_invert+0x86>
     646:	c9 f7       	brne	.-14     	; 0x63a <__ultoa_invert+0x5c>
     648:	f6 cf       	rjmp	.-20     	; 0x636 <__ultoa_invert+0x58>
     64a:	46 2f       	mov	r20, r22
     64c:	4f 70       	andi	r20, 0x0F	; 15
     64e:	40 5d       	subi	r20, 0xD0	; 208
     650:	4a 33       	cpi	r20, 0x3A	; 58
     652:	18 f0       	brcs	.+6      	; 0x65a <__ultoa_invert+0x7c>
     654:	49 5d       	subi	r20, 0xD9	; 217
     656:	31 fd       	sbrc	r19, 1
     658:	40 52       	subi	r20, 0x20	; 32
     65a:	41 93       	st	Z+, r20
     65c:	02 d0       	rcall	.+4      	; 0x662 <__ultoa_invert+0x84>
     65e:	a9 f7       	brne	.-22     	; 0x64a <__ultoa_invert+0x6c>
     660:	ea cf       	rjmp	.-44     	; 0x636 <__ultoa_invert+0x58>
     662:	b4 e0       	ldi	r27, 0x04	; 4
     664:	a6 95       	lsr	r26
     666:	97 95       	ror	r25
     668:	87 95       	ror	r24
     66a:	77 95       	ror	r23
     66c:	67 95       	ror	r22
     66e:	ba 95       	dec	r27
     670:	c9 f7       	brne	.-14     	; 0x664 <__ultoa_invert+0x86>
     672:	00 97       	sbiw	r24, 0x00	; 0
     674:	61 05       	cpc	r22, r1
     676:	71 05       	cpc	r23, r1
     678:	08 95       	ret
     67a:	9b 01       	movw	r18, r22
     67c:	ac 01       	movw	r20, r24
     67e:	0a 2e       	mov	r0, r26
     680:	06 94       	lsr	r0
     682:	57 95       	ror	r21
     684:	47 95       	ror	r20
     686:	37 95       	ror	r19
     688:	27 95       	ror	r18
     68a:	ba 95       	dec	r27
     68c:	c9 f7       	brne	.-14     	; 0x680 <__ultoa_invert+0xa2>
     68e:	62 0f       	add	r22, r18
     690:	73 1f       	adc	r23, r19
     692:	84 1f       	adc	r24, r20
     694:	95 1f       	adc	r25, r21
     696:	a0 1d       	adc	r26, r0
     698:	08 95       	ret

0000069a <delay_ms>:
uchar cmd_buf[100];

/**
 * Some basic delay function
 */
void delay_ms(unsigned short ms) {
     69a:	df 93       	push	r29
     69c:	cf 93       	push	r28
     69e:	00 d0       	rcall	.+0      	; 0x6a0 <delay_ms+0x6>
     6a0:	00 d0       	rcall	.+0      	; 0x6a2 <delay_ms+0x8>
     6a2:	00 d0       	rcall	.+0      	; 0x6a4 <delay_ms+0xa>
     6a4:	cd b7       	in	r28, 0x3d	; 61
     6a6:	de b7       	in	r29, 0x3e	; 62
     6a8:	9e 83       	std	Y+6, r25	; 0x06
     6aa:	8d 83       	std	Y+5, r24	; 0x05
	unsigned short outer1, outer2;
	outer1 = 200 * 12;
     6ac:	80 e6       	ldi	r24, 0x60	; 96
     6ae:	99 e0       	ldi	r25, 0x09	; 9
     6b0:	9c 83       	std	Y+4, r25	; 0x04
     6b2:	8b 83       	std	Y+3, r24	; 0x03
     6b4:	1c c0       	rjmp	.+56     	; 0x6ee <delay_ms+0x54>

	while (outer1) {
		outer2 = 100;
     6b6:	84 e6       	ldi	r24, 0x64	; 100
     6b8:	90 e0       	ldi	r25, 0x00	; 0
     6ba:	9a 83       	std	Y+2, r25	; 0x02
     6bc:	89 83       	std	Y+1, r24	; 0x01
     6be:	0e c0       	rjmp	.+28     	; 0x6dc <delay_ms+0x42>
		while (outer2) {
			while (ms)
				ms--;
     6c0:	8d 81       	ldd	r24, Y+5	; 0x05
     6c2:	9e 81       	ldd	r25, Y+6	; 0x06
     6c4:	01 97       	sbiw	r24, 0x01	; 1
     6c6:	9e 83       	std	Y+6, r25	; 0x06
     6c8:	8d 83       	std	Y+5, r24	; 0x05
	outer1 = 200 * 12;

	while (outer1) {
		outer2 = 100;
		while (outer2) {
			while (ms)
     6ca:	8d 81       	ldd	r24, Y+5	; 0x05
     6cc:	9e 81       	ldd	r25, Y+6	; 0x06
     6ce:	00 97       	sbiw	r24, 0x00	; 0
     6d0:	b9 f7       	brne	.-18     	; 0x6c0 <delay_ms+0x26>
				ms--;
			outer2--;
     6d2:	89 81       	ldd	r24, Y+1	; 0x01
     6d4:	9a 81       	ldd	r25, Y+2	; 0x02
     6d6:	01 97       	sbiw	r24, 0x01	; 1
     6d8:	9a 83       	std	Y+2, r25	; 0x02
     6da:	89 83       	std	Y+1, r24	; 0x01
	unsigned short outer1, outer2;
	outer1 = 200 * 12;

	while (outer1) {
		outer2 = 100;
		while (outer2) {
     6dc:	89 81       	ldd	r24, Y+1	; 0x01
     6de:	9a 81       	ldd	r25, Y+2	; 0x02
     6e0:	00 97       	sbiw	r24, 0x00	; 0
     6e2:	99 f7       	brne	.-26     	; 0x6ca <delay_ms+0x30>
			while (ms)
				ms--;
			outer2--;
		}
		outer1--;
     6e4:	8b 81       	ldd	r24, Y+3	; 0x03
     6e6:	9c 81       	ldd	r25, Y+4	; 0x04
     6e8:	01 97       	sbiw	r24, 0x01	; 1
     6ea:	9c 83       	std	Y+4, r25	; 0x04
     6ec:	8b 83       	std	Y+3, r24	; 0x03
 */
void delay_ms(unsigned short ms) {
	unsigned short outer1, outer2;
	outer1 = 200 * 12;

	while (outer1) {
     6ee:	8b 81       	ldd	r24, Y+3	; 0x03
     6f0:	9c 81       	ldd	r25, Y+4	; 0x04
     6f2:	00 97       	sbiw	r24, 0x00	; 0
     6f4:	01 f7       	brne	.-64     	; 0x6b6 <delay_ms+0x1c>
				ms--;
			outer2--;
		}
		outer1--;
	}
}
     6f6:	26 96       	adiw	r28, 0x06	; 6
     6f8:	0f b6       	in	r0, 0x3f	; 63
     6fa:	f8 94       	cli
     6fc:	de bf       	out	0x3e, r29	; 62
     6fe:	0f be       	out	0x3f, r0	; 63
     700:	cd bf       	out	0x3d, r28	; 61
     702:	cf 91       	pop	r28
     704:	df 91       	pop	r29
     706:	08 95       	ret

00000708 <gpib_init>:
 * Init GPIB pins and variables.
 * \brief All signal lines not related to the controller part
 * 		are initialized with useful values.
 *		(The controller part initialization is done on gpib_controller_assert())
 */
void gpib_init(void) {
     708:	df 93       	push	r29
     70a:	cf 93       	push	r28
     70c:	cd b7       	in	r28, 0x3d	; 61
     70e:	de b7       	in	r29, 0x3e	; 62
	// data lines - complete port A as input
	DDRA = 0x00;
     710:	ea e3       	ldi	r30, 0x3A	; 58
     712:	f0 e0       	ldi	r31, 0x00	; 0
     714:	10 82       	st	Z, r1

	// handshake lines - on port D , everything as input
	DDRD &= ~_BV(G_DAV); // DAV 
     716:	a1 e3       	ldi	r26, 0x31	; 49
     718:	b0 e0       	ldi	r27, 0x00	; 0
     71a:	e1 e3       	ldi	r30, 0x31	; 49
     71c:	f0 e0       	ldi	r31, 0x00	; 0
     71e:	80 81       	ld	r24, Z
     720:	8b 7f       	andi	r24, 0xFB	; 251
     722:	8c 93       	st	X, r24
	DDRD &= ~_BV(G_EOI); // EOI 
     724:	a1 e3       	ldi	r26, 0x31	; 49
     726:	b0 e0       	ldi	r27, 0x00	; 0
     728:	e1 e3       	ldi	r30, 0x31	; 49
     72a:	f0 e0       	ldi	r31, 0x00	; 0
     72c:	80 81       	ld	r24, Z
     72e:	8f 7e       	andi	r24, 0xEF	; 239
     730:	8c 93       	st	X, r24
	DDRD &= ~_BV(G_SRQ); // SRQ 
     732:	a1 e3       	ldi	r26, 0x31	; 49
     734:	b0 e0       	ldi	r27, 0x00	; 0
     736:	e1 e3       	ldi	r30, 0x31	; 49
     738:	f0 e0       	ldi	r31, 0x00	; 0
     73a:	80 81       	ld	r24, Z
     73c:	8f 7b       	andi	r24, 0xBF	; 191
     73e:	8c 93       	st	X, r24
	DDRD &= ~_BV(G_ATN); // ATN  
     740:	a1 e3       	ldi	r26, 0x31	; 49
     742:	b0 e0       	ldi	r27, 0x00	; 0
     744:	e1 e3       	ldi	r30, 0x31	; 49
     746:	f0 e0       	ldi	r31, 0x00	; 0
     748:	80 81       	ld	r24, Z
     74a:	8f 77       	andi	r24, 0x7F	; 127
     74c:	8c 93       	st	X, r24
	DDRB &= ~_BV(G_REN); // REN  
     74e:	a7 e3       	ldi	r26, 0x37	; 55
     750:	b0 e0       	ldi	r27, 0x00	; 0
     752:	e7 e3       	ldi	r30, 0x37	; 55
     754:	f0 e0       	ldi	r31, 0x00	; 0
     756:	80 81       	ld	r24, Z
     758:	8d 7f       	andi	r24, 0xFD	; 253
     75a:	8c 93       	st	X, r24
	DDRB &= ~_BV(G_IFC); // IFC  
     75c:	a7 e3       	ldi	r26, 0x37	; 55
     75e:	b0 e0       	ldi	r27, 0x00	; 0
     760:	e7 e3       	ldi	r30, 0x37	; 55
     762:	f0 e0       	ldi	r31, 0x00	; 0
     764:	80 81       	ld	r24, Z
     766:	8e 7f       	andi	r24, 0xFE	; 254
     768:	8c 93       	st	X, r24

	// init handshake lines
	assign_bit(DDRD, PORTD, G_NRFD);
     76a:	a2 e3       	ldi	r26, 0x32	; 50
     76c:	b0 e0       	ldi	r27, 0x00	; 0
     76e:	e2 e3       	ldi	r30, 0x32	; 50
     770:	f0 e0       	ldi	r31, 0x00	; 0
     772:	80 81       	ld	r24, Z
     774:	87 7f       	andi	r24, 0xF7	; 247
     776:	8c 93       	st	X, r24
     778:	a1 e3       	ldi	r26, 0x31	; 49
     77a:	b0 e0       	ldi	r27, 0x00	; 0
     77c:	e1 e3       	ldi	r30, 0x31	; 49
     77e:	f0 e0       	ldi	r31, 0x00	; 0
     780:	80 81       	ld	r24, Z
     782:	88 60       	ori	r24, 0x08	; 8
     784:	8c 93       	st	X, r24
     786:	a2 e3       	ldi	r26, 0x32	; 50
     788:	b0 e0       	ldi	r27, 0x00	; 0
     78a:	e2 e3       	ldi	r30, 0x32	; 50
     78c:	f0 e0       	ldi	r31, 0x00	; 0
     78e:	80 81       	ld	r24, Z
     790:	87 7f       	andi	r24, 0xF7	; 247
     792:	8c 93       	st	X, r24
	// not ready for data now
	release_bit(DDRD, PORTD, G_NDAC);
     794:	a1 e3       	ldi	r26, 0x31	; 49
     796:	b0 e0       	ldi	r27, 0x00	; 0
     798:	e1 e3       	ldi	r30, 0x31	; 49
     79a:	f0 e0       	ldi	r31, 0x00	; 0
     79c:	80 81       	ld	r24, Z
     79e:	8f 7d       	andi	r24, 0xDF	; 223
     7a0:	8c 93       	st	X, r24
     7a2:	a2 e3       	ldi	r26, 0x32	; 50
     7a4:	b0 e0       	ldi	r27, 0x00	; 0
     7a6:	e2 e3       	ldi	r30, 0x32	; 50
     7a8:	f0 e0       	ldi	r31, 0x00	; 0
     7aa:	80 81       	ld	r24, Z
     7ac:	80 62       	ori	r24, 0x20	; 32
     7ae:	8c 93       	st	X, r24
	// initially: ok so far
}
     7b0:	cf 91       	pop	r28
     7b2:	df 91       	pop	r29
     7b4:	08 95       	ret

000007b6 <gpib_receive>:
 *  \returns		On any error, 0xff is returned. in this case, the value of parameter *_byte is undefined.
 * 		Otherwise the value of the EOI signal line during read is returned. If EOI was assigned, a 0x01 is
 * 		returned. If EOI was not assigned, a 0x00 is returned. Assignment of EOI means that the talker
 * 		is sending the last character for this transmission.
 */
uchar gpib_receive(uchar* _byte) {
     7b6:	df 93       	push	r29
     7b8:	cf 93       	push	r28
     7ba:	cd b7       	in	r28, 0x3d	; 61
     7bc:	de b7       	in	r29, 0x3e	; 62
     7be:	27 97       	sbiw	r28, 0x07	; 7
     7c0:	0f b6       	in	r0, 0x3f	; 63
     7c2:	f8 94       	cli
     7c4:	de bf       	out	0x3e, r29	; 62
     7c6:	0f be       	out	0x3f, r0	; 63
     7c8:	cd bf       	out	0x3d, r28	; 61
     7ca:	9e 83       	std	Y+6, r25	; 0x06
     7cc:	8d 83       	std	Y+5, r24	; 0x05
	int timeout;
	uchar byte, eoi;

	//uart_puts("\n\rgpib_receive()\n\r");

	if (controller.talks == 1) {
     7ce:	80 91 7d 04 	lds	r24, 0x047D
     7d2:	81 30       	cpi	r24, 0x01	; 1
     7d4:	39 f4       	brne	.+14     	; 0x7e4 <gpib_receive+0x2e>
		*_byte = 0xff;
     7d6:	ed 81       	ldd	r30, Y+5	; 0x05
     7d8:	fe 81       	ldd	r31, Y+6	; 0x06
     7da:	8f ef       	ldi	r24, 0xFF	; 255
     7dc:	80 83       	st	Z, r24
		return 0xff;
     7de:	8f ef       	ldi	r24, 0xFF	; 255
     7e0:	8f 83       	std	Y+7, r24	; 0x07
     7e2:	c6 c0       	rjmp	.+396    	; 0x970 <__stack+0x111>
	}

	// handshake: set nrfd, means i am ready to receive some data
	release_bit(DDRD, PORTD, G_NRFD);
     7e4:	a1 e3       	ldi	r26, 0x31	; 49
     7e6:	b0 e0       	ldi	r27, 0x00	; 0
     7e8:	e1 e3       	ldi	r30, 0x31	; 49
     7ea:	f0 e0       	ldi	r31, 0x00	; 0
     7ec:	80 81       	ld	r24, Z
     7ee:	87 7f       	andi	r24, 0xF7	; 247
     7f0:	8c 93       	st	X, r24
     7f2:	a2 e3       	ldi	r26, 0x32	; 50
     7f4:	b0 e0       	ldi	r27, 0x00	; 0
     7f6:	e2 e3       	ldi	r30, 0x32	; 50
     7f8:	f0 e0       	ldi	r31, 0x00	; 0
     7fa:	80 81       	ld	r24, Z
     7fc:	88 60       	ori	r24, 0x08	; 8
     7fe:	8c 93       	st	X, r24
	assign_bit(DDRD, PORTD, G_NDAC);
     800:	a2 e3       	ldi	r26, 0x32	; 50
     802:	b0 e0       	ldi	r27, 0x00	; 0
     804:	e2 e3       	ldi	r30, 0x32	; 50
     806:	f0 e0       	ldi	r31, 0x00	; 0
     808:	80 81       	ld	r24, Z
     80a:	8f 7d       	andi	r24, 0xDF	; 223
     80c:	8c 93       	st	X, r24
     80e:	a1 e3       	ldi	r26, 0x31	; 49
     810:	b0 e0       	ldi	r27, 0x00	; 0
     812:	e1 e3       	ldi	r30, 0x31	; 49
     814:	f0 e0       	ldi	r31, 0x00	; 0
     816:	80 81       	ld	r24, Z
     818:	80 62       	ori	r24, 0x20	; 32
     81a:	8c 93       	st	X, r24
     81c:	a2 e3       	ldi	r26, 0x32	; 50
     81e:	b0 e0       	ldi	r27, 0x00	; 0
     820:	e2 e3       	ldi	r30, 0x32	; 50
     822:	f0 e0       	ldi	r31, 0x00	; 0
     824:	80 81       	ld	r24, Z
     826:	8f 7d       	andi	r24, 0xDF	; 223
     828:	8c 93       	st	X, r24

	//gpib_info();

#ifdef WITH_TIMEOUT
	timeout = s + 5;
     82a:	80 91 84 05 	lds	r24, 0x0584
     82e:	88 2f       	mov	r24, r24
     830:	90 e0       	ldi	r25, 0x00	; 0
     832:	05 96       	adiw	r24, 0x05	; 5
     834:	9c 83       	std	Y+4, r25	; 0x04
     836:	8b 83       	std	Y+3, r24	; 0x03
     838:	10 c0       	rjmp	.+32     	; 0x85a <gpib_receive+0xa4>
	//gpib_info();
	while ((PIND & _BV(G_DAV)) && (s <= timeout)) {
		if (s == timeout) {
     83a:	80 91 84 05 	lds	r24, 0x0584
     83e:	28 2f       	mov	r18, r24
     840:	30 e0       	ldi	r19, 0x00	; 0
     842:	8b 81       	ldd	r24, Y+3	; 0x03
     844:	9c 81       	ldd	r25, Y+4	; 0x04
     846:	28 17       	cp	r18, r24
     848:	39 07       	cpc	r19, r25
     84a:	39 f4       	brne	.+14     	; 0x85a <gpib_receive+0xa4>
			uart_puts("\n\rError: DAV timeout (1)\n\r");
     84c:	80 e6       	ldi	r24, 0x60	; 96
     84e:	90 e0       	ldi	r25, 0x00	; 0
     850:	0e 94 50 0f 	call	0x1ea0	; 0x1ea0 <uart_puts>
			return 0xff;
     854:	8f ef       	ldi	r24, 0xFF	; 255
     856:	8f 83       	std	Y+7, r24	; 0x07
     858:	8b c0       	rjmp	.+278    	; 0x970 <__stack+0x111>
	//gpib_info();

#ifdef WITH_TIMEOUT
	timeout = s + 5;
	//gpib_info();
	while ((PIND & _BV(G_DAV)) && (s <= timeout)) {
     85a:	e0 e3       	ldi	r30, 0x30	; 48
     85c:	f0 e0       	ldi	r31, 0x00	; 0
     85e:	80 81       	ld	r24, Z
     860:	88 2f       	mov	r24, r24
     862:	90 e0       	ldi	r25, 0x00	; 0
     864:	84 70       	andi	r24, 0x04	; 4
     866:	90 70       	andi	r25, 0x00	; 0
     868:	00 97       	sbiw	r24, 0x00	; 0
     86a:	49 f0       	breq	.+18     	; 0x87e <__stack+0x1f>
     86c:	80 91 84 05 	lds	r24, 0x0584
     870:	28 2f       	mov	r18, r24
     872:	30 e0       	ldi	r19, 0x00	; 0
     874:	8b 81       	ldd	r24, Y+3	; 0x03
     876:	9c 81       	ldd	r25, Y+4	; 0x04
     878:	82 17       	cp	r24, r18
     87a:	93 07       	cpc	r25, r19
     87c:	f4 f6       	brge	.-68     	; 0x83a <gpib_receive+0x84>
#else
	loop_until_bit_is_clear(PIND,G_DAV);
#endif

	// handshake: clear NRFD, means i am busy now to read data
	assign_bit(DDRD, PORTD, G_NRFD);
     87e:	a2 e3       	ldi	r26, 0x32	; 50
     880:	b0 e0       	ldi	r27, 0x00	; 0
     882:	e2 e3       	ldi	r30, 0x32	; 50
     884:	f0 e0       	ldi	r31, 0x00	; 0
     886:	80 81       	ld	r24, Z
     888:	87 7f       	andi	r24, 0xF7	; 247
     88a:	8c 93       	st	X, r24
     88c:	a1 e3       	ldi	r26, 0x31	; 49
     88e:	b0 e0       	ldi	r27, 0x00	; 0
     890:	e1 e3       	ldi	r30, 0x31	; 49
     892:	f0 e0       	ldi	r31, 0x00	; 0
     894:	80 81       	ld	r24, Z
     896:	88 60       	ori	r24, 0x08	; 8
     898:	8c 93       	st	X, r24
     89a:	a2 e3       	ldi	r26, 0x32	; 50
     89c:	b0 e0       	ldi	r27, 0x00	; 0
     89e:	e2 e3       	ldi	r30, 0x32	; 50
     8a0:	f0 e0       	ldi	r31, 0x00	; 0
     8a2:	80 81       	ld	r24, Z
     8a4:	87 7f       	andi	r24, 0xF7	; 247
     8a6:	8c 93       	st	X, r24
	// read data
	byte = PINA ^ 0xff;
     8a8:	e9 e3       	ldi	r30, 0x39	; 57
     8aa:	f0 e0       	ldi	r31, 0x00	; 0
     8ac:	80 81       	ld	r24, Z
     8ae:	80 95       	com	r24
     8b0:	8a 83       	std	Y+2, r24	; 0x02

	// handshake: set ndac, means i have completed/accepted the read
	release_bit(DDRD, PORTD, G_NDAC);
     8b2:	a1 e3       	ldi	r26, 0x31	; 49
     8b4:	b0 e0       	ldi	r27, 0x00	; 0
     8b6:	e1 e3       	ldi	r30, 0x31	; 49
     8b8:	f0 e0       	ldi	r31, 0x00	; 0
     8ba:	80 81       	ld	r24, Z
     8bc:	8f 7d       	andi	r24, 0xDF	; 223
     8be:	8c 93       	st	X, r24
     8c0:	a2 e3       	ldi	r26, 0x32	; 50
     8c2:	b0 e0       	ldi	r27, 0x00	; 0
     8c4:	e2 e3       	ldi	r30, 0x32	; 50
     8c6:	f0 e0       	ldi	r31, 0x00	; 0
     8c8:	80 81       	ld	r24, Z
     8ca:	80 62       	ori	r24, 0x20	; 32
     8cc:	8c 93       	st	X, r24

#ifdef WITH_TIMEOUT
	timeout = s + 5;
     8ce:	80 91 84 05 	lds	r24, 0x0584
     8d2:	88 2f       	mov	r24, r24
     8d4:	90 e0       	ldi	r25, 0x00	; 0
     8d6:	05 96       	adiw	r24, 0x05	; 5
     8d8:	9c 83       	std	Y+4, r25	; 0x04
     8da:	8b 83       	std	Y+3, r24	; 0x03
     8dc:	10 c0       	rjmp	.+32     	; 0x8fe <__stack+0x9f>
	//gpib_info();
	while (!(PIND & _BV(G_DAV)) && (s <= timeout)) {
		if (s == timeout) {
     8de:	80 91 84 05 	lds	r24, 0x0584
     8e2:	28 2f       	mov	r18, r24
     8e4:	30 e0       	ldi	r19, 0x00	; 0
     8e6:	8b 81       	ldd	r24, Y+3	; 0x03
     8e8:	9c 81       	ldd	r25, Y+4	; 0x04
     8ea:	28 17       	cp	r18, r24
     8ec:	39 07       	cpc	r19, r25
     8ee:	39 f4       	brne	.+14     	; 0x8fe <__stack+0x9f>
			uart_puts("\n\rError: DAV timeout (2)\n\r");
     8f0:	8b e7       	ldi	r24, 0x7B	; 123
     8f2:	90 e0       	ldi	r25, 0x00	; 0
     8f4:	0e 94 50 0f 	call	0x1ea0	; 0x1ea0 <uart_puts>
			return 0xff;
     8f8:	8f ef       	ldi	r24, 0xFF	; 255
     8fa:	8f 83       	std	Y+7, r24	; 0x07
     8fc:	39 c0       	rjmp	.+114    	; 0x970 <__stack+0x111>
	release_bit(DDRD, PORTD, G_NDAC);

#ifdef WITH_TIMEOUT
	timeout = s + 5;
	//gpib_info();
	while (!(PIND & _BV(G_DAV)) && (s <= timeout)) {
     8fe:	e0 e3       	ldi	r30, 0x30	; 48
     900:	f0 e0       	ldi	r31, 0x00	; 0
     902:	80 81       	ld	r24, Z
     904:	88 2f       	mov	r24, r24
     906:	90 e0       	ldi	r25, 0x00	; 0
     908:	84 70       	andi	r24, 0x04	; 4
     90a:	90 70       	andi	r25, 0x00	; 0
     90c:	00 97       	sbiw	r24, 0x00	; 0
     90e:	49 f4       	brne	.+18     	; 0x922 <__stack+0xc3>
     910:	80 91 84 05 	lds	r24, 0x0584
     914:	28 2f       	mov	r18, r24
     916:	30 e0       	ldi	r19, 0x00	; 0
     918:	8b 81       	ldd	r24, Y+3	; 0x03
     91a:	9c 81       	ldd	r25, Y+4	; 0x04
     91c:	82 17       	cp	r24, r18
     91e:	93 07       	cpc	r25, r19
     920:	f4 f6       	brge	.-68     	; 0x8de <__stack+0x7f>
	}
#else
	loop_until_bit_is_set(PIND,G_DAV);
#endif
	// handshake: clear ndac (this is a prerequisite for receive next byte)
	assign_bit(DDRD, PORTD, G_NDAC);
     922:	a2 e3       	ldi	r26, 0x32	; 50
     924:	b0 e0       	ldi	r27, 0x00	; 0
     926:	e2 e3       	ldi	r30, 0x32	; 50
     928:	f0 e0       	ldi	r31, 0x00	; 0
     92a:	80 81       	ld	r24, Z
     92c:	8f 7d       	andi	r24, 0xDF	; 223
     92e:	8c 93       	st	X, r24
     930:	a1 e3       	ldi	r26, 0x31	; 49
     932:	b0 e0       	ldi	r27, 0x00	; 0
     934:	e1 e3       	ldi	r30, 0x31	; 49
     936:	f0 e0       	ldi	r31, 0x00	; 0
     938:	80 81       	ld	r24, Z
     93a:	80 62       	ori	r24, 0x20	; 32
     93c:	8c 93       	st	X, r24
     93e:	a2 e3       	ldi	r26, 0x32	; 50
     940:	b0 e0       	ldi	r27, 0x00	; 0
     942:	e2 e3       	ldi	r30, 0x32	; 50
     944:	f0 e0       	ldi	r31, 0x00	; 0
     946:	80 81       	ld	r24, Z
     948:	8f 7d       	andi	r24, 0xDF	; 223
     94a:	8c 93       	st	X, r24

	// check if last byte of transmission
	eoi = bit_is_clear(PIND, G_EOI);
     94c:	e0 e3       	ldi	r30, 0x30	; 48
     94e:	f0 e0       	ldi	r31, 0x00	; 0
     950:	80 81       	ld	r24, Z
     952:	88 2f       	mov	r24, r24
     954:	90 e0       	ldi	r25, 0x00	; 0
     956:	80 71       	andi	r24, 0x10	; 16
     958:	90 70       	andi	r25, 0x00	; 0
     95a:	19 82       	std	Y+1, r1	; 0x01
     95c:	00 97       	sbiw	r24, 0x00	; 0
     95e:	11 f4       	brne	.+4      	; 0x964 <__stack+0x105>
     960:	81 e0       	ldi	r24, 0x01	; 1
     962:	89 83       	std	Y+1, r24	; 0x01

	*_byte = byte;
     964:	ed 81       	ldd	r30, Y+5	; 0x05
     966:	fe 81       	ldd	r31, Y+6	; 0x06
     968:	8a 81       	ldd	r24, Y+2	; 0x02
     96a:	80 83       	st	Z, r24

	return eoi;
     96c:	89 81       	ldd	r24, Y+1	; 0x01
     96e:	8f 83       	std	Y+7, r24	; 0x07
     970:	8f 81       	ldd	r24, Y+7	; 0x07
}
     972:	27 96       	adiw	r28, 0x07	; 7
     974:	0f b6       	in	r0, 0x3f	; 63
     976:	f8 94       	cli
     978:	de bf       	out	0x3e, r29	; 62
     97a:	0f be       	out	0x3f, r0	; 63
     97c:	cd bf       	out	0x3d, r28	; 61
     97e:	cf 91       	pop	r28
     980:	df 91       	pop	r29
     982:	08 95       	ret

00000984 <gpib_add_partner_sad>:
//void queryPartners() {
//	controller.partners[0] = 0x02;
//	//controller.partners[1] = 0x01;
//	controller.partners[3] = 0x00; // end value is 0x00
//}
uchar gpib_add_partner_sad(uchar address) {
     984:	df 93       	push	r29
     986:	cf 93       	push	r28
     988:	00 d0       	rcall	.+0      	; 0x98a <gpib_add_partner_sad+0x6>
     98a:	cd b7       	in	r28, 0x3d	; 61
     98c:	de b7       	in	r29, 0x3e	; 62
     98e:	89 83       	std	Y+1, r24	; 0x01

}
     990:	0f 90       	pop	r0
     992:	0f 90       	pop	r0
     994:	cf 91       	pop	r28
     996:	df 91       	pop	r29
     998:	08 95       	ret

0000099a <gpib_remove_partner_sad>:

void gpib_remove_partner_sad(uchar address) {
     99a:	df 93       	push	r29
     99c:	cf 93       	push	r28
     99e:	0f 92       	push	r0
     9a0:	cd b7       	in	r28, 0x3d	; 61
     9a2:	de b7       	in	r29, 0x3e	; 62
     9a4:	89 83       	std	Y+1, r24	; 0x01

}
     9a6:	0f 90       	pop	r0
     9a8:	cf 91       	pop	r28
     9aa:	df 91       	pop	r29
     9ac:	08 95       	ret

000009ae <gpib_controller_assign>:
 * You have to change the initialization of the partner array according to your environment.
 * The partners-array is used by gpib_serial_poll() for looping over all existing devices.
 * 
 * \param address the address to be used by the controller. Usually 0x00.
 */
void gpib_controller_assign(uchar address) {
     9ae:	df 93       	push	r29
     9b0:	cf 93       	push	r28
     9b2:	0f 92       	push	r0
     9b4:	cd b7       	in	r28, 0x3d	; 61
     9b6:	de b7       	in	r29, 0x3e	; 62
     9b8:	89 83       	std	Y+1, r24	; 0x01
	controller.myaddress = address;
     9ba:	89 81       	ldd	r24, Y+1	; 0x01
     9bc:	80 93 7a 04 	sts	0x047A, r24
	controller.talks = 0;
     9c0:	10 92 7d 04 	sts	0x047D, r1
	controller.partner.primary = DEFAULT_PARTNER_ADDRESS; // init default active partner
     9c4:	81 e0       	ldi	r24, 0x01	; 1
     9c6:	80 93 7b 04 	sts	0x047B, r24
	controller.partner.secondary = ADDRESS_NOT_SET;
     9ca:	8f ef       	ldi	r24, 0xFF	; 255
     9cc:	80 93 7c 04 	sts	0x047C, r24
	/** get all partners on bus by querying them */
	//queryPartners();
	// set up initial state of bus
	assign_bit(DDRB, PORTB, G_IFC);
     9d0:	a8 e3       	ldi	r26, 0x38	; 56
     9d2:	b0 e0       	ldi	r27, 0x00	; 0
     9d4:	e8 e3       	ldi	r30, 0x38	; 56
     9d6:	f0 e0       	ldi	r31, 0x00	; 0
     9d8:	80 81       	ld	r24, Z
     9da:	8e 7f       	andi	r24, 0xFE	; 254
     9dc:	8c 93       	st	X, r24
     9de:	a7 e3       	ldi	r26, 0x37	; 55
     9e0:	b0 e0       	ldi	r27, 0x00	; 0
     9e2:	e7 e3       	ldi	r30, 0x37	; 55
     9e4:	f0 e0       	ldi	r31, 0x00	; 0
     9e6:	80 81       	ld	r24, Z
     9e8:	81 60       	ori	r24, 0x01	; 1
     9ea:	8c 93       	st	X, r24
     9ec:	a8 e3       	ldi	r26, 0x38	; 56
     9ee:	b0 e0       	ldi	r27, 0x00	; 0
     9f0:	e8 e3       	ldi	r30, 0x38	; 56
     9f2:	f0 e0       	ldi	r31, 0x00	; 0
     9f4:	80 81       	ld	r24, Z
     9f6:	8e 7f       	andi	r24, 0xFE	; 254
     9f8:	8c 93       	st	X, r24
	delay_ms(200);
     9fa:	88 ec       	ldi	r24, 0xC8	; 200
     9fc:	90 e0       	ldi	r25, 0x00	; 0
     9fe:	0e 94 4d 03 	call	0x69a	; 0x69a <delay_ms>
	release_bit(DDRB, PORTB, G_IFC);
     a02:	a7 e3       	ldi	r26, 0x37	; 55
     a04:	b0 e0       	ldi	r27, 0x00	; 0
     a06:	e7 e3       	ldi	r30, 0x37	; 55
     a08:	f0 e0       	ldi	r31, 0x00	; 0
     a0a:	80 81       	ld	r24, Z
     a0c:	8e 7f       	andi	r24, 0xFE	; 254
     a0e:	8c 93       	st	X, r24
     a10:	a8 e3       	ldi	r26, 0x38	; 56
     a12:	b0 e0       	ldi	r27, 0x00	; 0
     a14:	e8 e3       	ldi	r30, 0x38	; 56
     a16:	f0 e0       	ldi	r31, 0x00	; 0
     a18:	80 81       	ld	r24, Z
     a1a:	81 60       	ori	r24, 0x01	; 1
     a1c:	8c 93       	st	X, r24
	// set up all devices for remote control
	assign_bit(DDRB, PORTB, G_REN);
     a1e:	a8 e3       	ldi	r26, 0x38	; 56
     a20:	b0 e0       	ldi	r27, 0x00	; 0
     a22:	e8 e3       	ldi	r30, 0x38	; 56
     a24:	f0 e0       	ldi	r31, 0x00	; 0
     a26:	80 81       	ld	r24, Z
     a28:	8d 7f       	andi	r24, 0xFD	; 253
     a2a:	8c 93       	st	X, r24
     a2c:	a7 e3       	ldi	r26, 0x37	; 55
     a2e:	b0 e0       	ldi	r27, 0x00	; 0
     a30:	e7 e3       	ldi	r30, 0x37	; 55
     a32:	f0 e0       	ldi	r31, 0x00	; 0
     a34:	80 81       	ld	r24, Z
     a36:	82 60       	ori	r24, 0x02	; 2
     a38:	8c 93       	st	X, r24
     a3a:	a8 e3       	ldi	r26, 0x38	; 56
     a3c:	b0 e0       	ldi	r27, 0x00	; 0
     a3e:	e8 e3       	ldi	r30, 0x38	; 56
     a40:	f0 e0       	ldi	r31, 0x00	; 0
     a42:	80 81       	ld	r24, Z
     a44:	8d 7f       	andi	r24, 0xFD	; 253
     a46:	8c 93       	st	X, r24

	// DCL - device clear for all devices on bus
	cmd_buf[0] = G_CMD_DCL;
     a48:	84 e1       	ldi	r24, 0x14	; 20
     a4a:	80 93 cf 04 	sts	0x04CF, r24
	gpib_cmd(cmd_buf, 1);
     a4e:	8f ec       	ldi	r24, 0xCF	; 207
     a50:	94 e0       	ldi	r25, 0x04	; 4
     a52:	61 e0       	ldi	r22, 0x01	; 1
     a54:	70 e0       	ldi	r23, 0x00	; 0
     a56:	0e 94 86 05 	call	0xb0c	; 0xb0c <gpib_cmd>
}
     a5a:	0f 90       	pop	r0
     a5c:	cf 91       	pop	r28
     a5e:	df 91       	pop	r29
     a60:	08 95       	ret

00000a62 <gpib_controller_release>:

/**
 * Release bus 
 */
void gpib_controller_release(void) {
     a62:	df 93       	push	r29
     a64:	cf 93       	push	r28
     a66:	cd b7       	in	r28, 0x3d	; 61
     a68:	de b7       	in	r29, 0x3e	; 62
	// set up initial state of bus
	assign_bit(DDRB, PORTB, G_IFC);
     a6a:	a8 e3       	ldi	r26, 0x38	; 56
     a6c:	b0 e0       	ldi	r27, 0x00	; 0
     a6e:	e8 e3       	ldi	r30, 0x38	; 56
     a70:	f0 e0       	ldi	r31, 0x00	; 0
     a72:	80 81       	ld	r24, Z
     a74:	8e 7f       	andi	r24, 0xFE	; 254
     a76:	8c 93       	st	X, r24
     a78:	a7 e3       	ldi	r26, 0x37	; 55
     a7a:	b0 e0       	ldi	r27, 0x00	; 0
     a7c:	e7 e3       	ldi	r30, 0x37	; 55
     a7e:	f0 e0       	ldi	r31, 0x00	; 0
     a80:	80 81       	ld	r24, Z
     a82:	81 60       	ori	r24, 0x01	; 1
     a84:	8c 93       	st	X, r24
     a86:	a8 e3       	ldi	r26, 0x38	; 56
     a88:	b0 e0       	ldi	r27, 0x00	; 0
     a8a:	e8 e3       	ldi	r30, 0x38	; 56
     a8c:	f0 e0       	ldi	r31, 0x00	; 0
     a8e:	80 81       	ld	r24, Z
     a90:	8e 7f       	andi	r24, 0xFE	; 254
     a92:	8c 93       	st	X, r24
	delay_ms(200);
     a94:	88 ec       	ldi	r24, 0xC8	; 200
     a96:	90 e0       	ldi	r25, 0x00	; 0
     a98:	0e 94 4d 03 	call	0x69a	; 0x69a <delay_ms>
	release_bit(DDRB, PORTB, G_IFC);
     a9c:	a7 e3       	ldi	r26, 0x37	; 55
     a9e:	b0 e0       	ldi	r27, 0x00	; 0
     aa0:	e7 e3       	ldi	r30, 0x37	; 55
     aa2:	f0 e0       	ldi	r31, 0x00	; 0
     aa4:	80 81       	ld	r24, Z
     aa6:	8e 7f       	andi	r24, 0xFE	; 254
     aa8:	8c 93       	st	X, r24
     aaa:	a8 e3       	ldi	r26, 0x38	; 56
     aac:	b0 e0       	ldi	r27, 0x00	; 0
     aae:	e8 e3       	ldi	r30, 0x38	; 56
     ab0:	f0 e0       	ldi	r31, 0x00	; 0
     ab2:	80 81       	ld	r24, Z
     ab4:	81 60       	ori	r24, 0x01	; 1
     ab6:	8c 93       	st	X, r24
	// set up all devices for local control
	release_bit(DDRB, PORTB, G_REN);
     ab8:	a7 e3       	ldi	r26, 0x37	; 55
     aba:	b0 e0       	ldi	r27, 0x00	; 0
     abc:	e7 e3       	ldi	r30, 0x37	; 55
     abe:	f0 e0       	ldi	r31, 0x00	; 0
     ac0:	80 81       	ld	r24, Z
     ac2:	8d 7f       	andi	r24, 0xFD	; 253
     ac4:	8c 93       	st	X, r24
     ac6:	a8 e3       	ldi	r26, 0x38	; 56
     ac8:	b0 e0       	ldi	r27, 0x00	; 0
     aca:	e8 e3       	ldi	r30, 0x38	; 56
     acc:	f0 e0       	ldi	r31, 0x00	; 0
     ace:	80 81       	ld	r24, Z
     ad0:	82 60       	ori	r24, 0x02	; 2
     ad2:	8c 93       	st	X, r24
}
     ad4:	cf 91       	pop	r28
     ad6:	df 91       	pop	r29
     ad8:	08 95       	ret

00000ada <gpib_write>:

/**
 * Write GPIB string to bus
 * \brief See _gpib_write() for further information.
 */
uchar gpib_write(uchar *bytes, int length) {
     ada:	df 93       	push	r29
     adc:	cf 93       	push	r28
     ade:	00 d0       	rcall	.+0      	; 0xae0 <gpib_write+0x6>
     ae0:	00 d0       	rcall	.+0      	; 0xae2 <gpib_write+0x8>
     ae2:	cd b7       	in	r28, 0x3d	; 61
     ae4:	de b7       	in	r29, 0x3e	; 62
     ae6:	9a 83       	std	Y+2, r25	; 0x02
     ae8:	89 83       	std	Y+1, r24	; 0x01
     aea:	7c 83       	std	Y+4, r23	; 0x04
     aec:	6b 83       	std	Y+3, r22	; 0x03
	// set attention arg false for ordinary strings
	return _gpib_write(bytes, length, (uchar) 0);
     aee:	89 81       	ldd	r24, Y+1	; 0x01
     af0:	9a 81       	ldd	r25, Y+2	; 0x02
     af2:	2b 81       	ldd	r18, Y+3	; 0x03
     af4:	3c 81       	ldd	r19, Y+4	; 0x04
     af6:	b9 01       	movw	r22, r18
     af8:	40 e0       	ldi	r20, 0x00	; 0
     afa:	0e 94 9f 05 	call	0xb3e	; 0xb3e <_gpib_write>
}
     afe:	0f 90       	pop	r0
     b00:	0f 90       	pop	r0
     b02:	0f 90       	pop	r0
     b04:	0f 90       	pop	r0
     b06:	cf 91       	pop	r28
     b08:	df 91       	pop	r29
     b0a:	08 95       	ret

00000b0c <gpib_cmd>:

/**
 * Write GPIB command to bus
 * \brief See _gpib_write() for further information.
 */
uchar gpib_cmd(uchar *bytes, int length) {
     b0c:	df 93       	push	r29
     b0e:	cf 93       	push	r28
     b10:	00 d0       	rcall	.+0      	; 0xb12 <gpib_cmd+0x6>
     b12:	00 d0       	rcall	.+0      	; 0xb14 <gpib_cmd+0x8>
     b14:	cd b7       	in	r28, 0x3d	; 61
     b16:	de b7       	in	r29, 0x3e	; 62
     b18:	9a 83       	std	Y+2, r25	; 0x02
     b1a:	89 83       	std	Y+1, r24	; 0x01
     b1c:	7c 83       	std	Y+4, r23	; 0x04
     b1e:	6b 83       	std	Y+3, r22	; 0x03
	// set attention arg true for commands
	return _gpib_write(bytes, length, (uchar) 1);
     b20:	89 81       	ldd	r24, Y+1	; 0x01
     b22:	9a 81       	ldd	r25, Y+2	; 0x02
     b24:	2b 81       	ldd	r18, Y+3	; 0x03
     b26:	3c 81       	ldd	r19, Y+4	; 0x04
     b28:	b9 01       	movw	r22, r18
     b2a:	41 e0       	ldi	r20, 0x01	; 1
     b2c:	0e 94 9f 05 	call	0xb3e	; 0xb3e <_gpib_write>
}
     b30:	0f 90       	pop	r0
     b32:	0f 90       	pop	r0
     b34:	0f 90       	pop	r0
     b36:	0f 90       	pop	r0
     b38:	cf 91       	pop	r28
     b3a:	df 91       	pop	r29
     b3c:	08 95       	ret

00000b3e <_gpib_write>:
 * \param length length of valid bytes in byte array or zero.
 * for binary data, lenght must be defined. For strings, length can be set to zero. Then the length of
 * the string is calculated internally.
 * \param attention attention tur means assign ATN signal line during write.
 */
uchar _gpib_write(uchar *bytes, int length, uchar attention) {
     b3e:	df 93       	push	r29
     b40:	cf 93       	push	r28
     b42:	cd b7       	in	r28, 0x3d	; 61
     b44:	de b7       	in	r29, 0x3e	; 62
     b46:	2b 97       	sbiw	r28, 0x0b	; 11
     b48:	0f b6       	in	r0, 0x3f	; 63
     b4a:	f8 94       	cli
     b4c:	de bf       	out	0x3e, r29	; 62
     b4e:	0f be       	out	0x3f, r0	; 63
     b50:	cd bf       	out	0x3d, r28	; 61
     b52:	9f 83       	std	Y+7, r25	; 0x07
     b54:	8e 83       	std	Y+6, r24	; 0x06
     b56:	79 87       	std	Y+9, r23	; 0x09
     b58:	68 87       	std	Y+8, r22	; 0x08
     b5a:	4a 87       	std	Y+10, r20	; 0x0a
	int timeout;
	//uchar buf[64];

	// set talks state. This is used by ISR to recognize own talk
	// (controller must not talk to itself and must not take part in listener handshake when talking)
	controller.talks = 1;
     b5c:	81 e0       	ldi	r24, 0x01	; 1
     b5e:	80 93 7d 04 	sts	0x047D, r24

	if (attention) {
     b62:	8a 85       	ldd	r24, Y+10	; 0x0a
     b64:	88 23       	and	r24, r24
     b66:	a9 f0       	breq	.+42     	; 0xb92 <_gpib_write+0x54>
		//uart_puts("\n\rgpib_controller_write()\n\r");
		// assign ATN for commands
		assign_bit(DDRD, PORTD, G_ATN);
     b68:	a2 e3       	ldi	r26, 0x32	; 50
     b6a:	b0 e0       	ldi	r27, 0x00	; 0
     b6c:	e2 e3       	ldi	r30, 0x32	; 50
     b6e:	f0 e0       	ldi	r31, 0x00	; 0
     b70:	80 81       	ld	r24, Z
     b72:	8f 77       	andi	r24, 0x7F	; 127
     b74:	8c 93       	st	X, r24
     b76:	a1 e3       	ldi	r26, 0x31	; 49
     b78:	b0 e0       	ldi	r27, 0x00	; 0
     b7a:	e1 e3       	ldi	r30, 0x31	; 49
     b7c:	f0 e0       	ldi	r31, 0x00	; 0
     b7e:	80 81       	ld	r24, Z
     b80:	80 68       	ori	r24, 0x80	; 128
     b82:	8c 93       	st	X, r24
     b84:	a2 e3       	ldi	r26, 0x32	; 50
     b86:	b0 e0       	ldi	r27, 0x00	; 0
     b88:	e2 e3       	ldi	r30, 0x32	; 50
     b8a:	f0 e0       	ldi	r31, 0x00	; 0
     b8c:	80 81       	ld	r24, Z
     b8e:	8f 77       	andi	r24, 0x7F	; 127
     b90:	8c 93       	st	X, r24
	}

	if (length == 0) {
     b92:	88 85       	ldd	r24, Y+8	; 0x08
     b94:	99 85       	ldd	r25, Y+9	; 0x09
     b96:	00 97       	sbiw	r24, 0x00	; 0
     b98:	31 f4       	brne	.+12     	; 0xba6 <_gpib_write+0x68>
		// length==0 means this is a common C string, null-terminated.
		// then, length can be easily calculated
		length = strlen((char*) bytes);
     b9a:	8e 81       	ldd	r24, Y+6	; 0x06
     b9c:	9f 81       	ldd	r25, Y+7	; 0x07
     b9e:	0e 94 9b 00 	call	0x136	; 0x136 <strlen>
     ba2:	99 87       	std	Y+9, r25	; 0x09
     ba4:	88 87       	std	Y+8, r24	; 0x08
	//	else 
	//		sprintf( buf, "gpib_write: 0x%02x\n\r", bytes[0] );
	//	uart_puts((char*)buf);

	// release EOI during transmission
	release_bit(DDRD, PORTD, G_EOI);
     ba6:	a1 e3       	ldi	r26, 0x31	; 49
     ba8:	b0 e0       	ldi	r27, 0x00	; 0
     baa:	e1 e3       	ldi	r30, 0x31	; 49
     bac:	f0 e0       	ldi	r31, 0x00	; 0
     bae:	80 81       	ld	r24, Z
     bb0:	8f 7e       	andi	r24, 0xEF	; 239
     bb2:	8c 93       	st	X, r24
     bb4:	a2 e3       	ldi	r26, 0x32	; 50
     bb6:	b0 e0       	ldi	r27, 0x00	; 0
     bb8:	e2 e3       	ldi	r30, 0x32	; 50
     bba:	f0 e0       	ldi	r31, 0x00	; 0
     bbc:	80 81       	ld	r24, Z
     bbe:	80 61       	ori	r24, 0x10	; 16
     bc0:	8c 93       	st	X, r24
	// release DAV, data not valid anymore
	release_bit(DDRD, PORTD, G_DAV);
     bc2:	a1 e3       	ldi	r26, 0x31	; 49
     bc4:	b0 e0       	ldi	r27, 0x00	; 0
     bc6:	e1 e3       	ldi	r30, 0x31	; 49
     bc8:	f0 e0       	ldi	r31, 0x00	; 0
     bca:	80 81       	ld	r24, Z
     bcc:	8b 7f       	andi	r24, 0xFB	; 251
     bce:	8c 93       	st	X, r24
     bd0:	a2 e3       	ldi	r26, 0x32	; 50
     bd2:	b0 e0       	ldi	r27, 0x00	; 0
     bd4:	e2 e3       	ldi	r30, 0x32	; 50
     bd6:	f0 e0       	ldi	r31, 0x00	; 0
     bd8:	80 81       	ld	r24, Z
     bda:	84 60       	ori	r24, 0x04	; 4
     bdc:	8c 93       	st	X, r24
	// release NRFD (just to be sure)
	release_bit(DDRD, PORTD, G_NRFD);
     bde:	a1 e3       	ldi	r26, 0x31	; 49
     be0:	b0 e0       	ldi	r27, 0x00	; 0
     be2:	e1 e3       	ldi	r30, 0x31	; 49
     be4:	f0 e0       	ldi	r31, 0x00	; 0
     be6:	80 81       	ld	r24, Z
     be8:	87 7f       	andi	r24, 0xF7	; 247
     bea:	8c 93       	st	X, r24
     bec:	a2 e3       	ldi	r26, 0x32	; 50
     bee:	b0 e0       	ldi	r27, 0x00	; 0
     bf0:	e2 e3       	ldi	r30, 0x32	; 50
     bf2:	f0 e0       	ldi	r31, 0x00	; 0
     bf4:	80 81       	ld	r24, Z
     bf6:	88 60       	ori	r24, 0x08	; 8
     bf8:	8c 93       	st	X, r24

	// bytes[0] = 'a'
	// bytes[1] = 'b'
	// length = 2
	for (i = 0; i < length; i++) {
     bfa:	1c 82       	std	Y+4, r1	; 0x04
     bfc:	1b 82       	std	Y+3, r1	; 0x03
     bfe:	34 c2       	rjmp	.+1128   	; 0x1068 <_gpib_write+0x52a>

		// put data on bus
		c = bytes[i];
     c00:	2b 81       	ldd	r18, Y+3	; 0x03
     c02:	3c 81       	ldd	r19, Y+4	; 0x04
     c04:	8e 81       	ldd	r24, Y+6	; 0x06
     c06:	9f 81       	ldd	r25, Y+7	; 0x07
     c08:	fc 01       	movw	r30, r24
     c0a:	e2 0f       	add	r30, r18
     c0c:	f3 1f       	adc	r31, r19
     c0e:	80 81       	ld	r24, Z
     c10:	8d 83       	std	Y+5, r24	; 0x05
		//sprintf( buf, "char: %c\n\r", c );
		//uart_puts(buf);		

		release_bit(DDRD, PORTD, G_NDAC);
     c12:	a1 e3       	ldi	r26, 0x31	; 49
     c14:	b0 e0       	ldi	r27, 0x00	; 0
     c16:	e1 e3       	ldi	r30, 0x31	; 49
     c18:	f0 e0       	ldi	r31, 0x00	; 0
     c1a:	80 81       	ld	r24, Z
     c1c:	8f 7d       	andi	r24, 0xDF	; 223
     c1e:	8c 93       	st	X, r24
     c20:	a2 e3       	ldi	r26, 0x32	; 50
     c22:	b0 e0       	ldi	r27, 0x00	; 0
     c24:	e2 e3       	ldi	r30, 0x32	; 50
     c26:	f0 e0       	ldi	r31, 0x00	; 0
     c28:	80 81       	ld	r24, Z
     c2a:	80 62       	ori	r24, 0x20	; 32
     c2c:	8c 93       	st	X, r24
		//uart_puts("0");
		// wait for NDAC assign from all listeners
#ifdef WITH_TIMEOUT
		timeout = s + 5;
     c2e:	80 91 84 05 	lds	r24, 0x0584
     c32:	88 2f       	mov	r24, r24
     c34:	90 e0       	ldi	r25, 0x00	; 0
     c36:	05 96       	adiw	r24, 0x05	; 5
     c38:	9a 83       	std	Y+2, r25	; 0x02
     c3a:	89 83       	std	Y+1, r24	; 0x01
     c3c:	10 c0       	rjmp	.+32     	; 0xc5e <_gpib_write+0x120>
		//gpib_info();
		while ((PIND & _BV(G_NDAC)) && (s <= timeout)) {
			if (s == timeout) {
     c3e:	80 91 84 05 	lds	r24, 0x0584
     c42:	28 2f       	mov	r18, r24
     c44:	30 e0       	ldi	r19, 0x00	; 0
     c46:	89 81       	ldd	r24, Y+1	; 0x01
     c48:	9a 81       	ldd	r25, Y+2	; 0x02
     c4a:	28 17       	cp	r18, r24
     c4c:	39 07       	cpc	r19, r25
     c4e:	39 f4       	brne	.+14     	; 0xc5e <_gpib_write+0x120>
				uart_puts("\n\rError: NDAC timeout\n\r");
     c50:	86 e9       	ldi	r24, 0x96	; 150
     c52:	90 e0       	ldi	r25, 0x00	; 0
     c54:	0e 94 50 0f 	call	0x1ea0	; 0x1ea0 <uart_puts>
				return 0xff;
     c58:	8f ef       	ldi	r24, 0xFF	; 255
     c5a:	8b 87       	std	Y+11, r24	; 0x0b
     c5c:	21 c2       	rjmp	.+1090   	; 0x10a0 <_gpib_write+0x562>
		//uart_puts("0");
		// wait for NDAC assign from all listeners
#ifdef WITH_TIMEOUT
		timeout = s + 5;
		//gpib_info();
		while ((PIND & _BV(G_NDAC)) && (s <= timeout)) {
     c5e:	e0 e3       	ldi	r30, 0x30	; 48
     c60:	f0 e0       	ldi	r31, 0x00	; 0
     c62:	80 81       	ld	r24, Z
     c64:	88 2f       	mov	r24, r24
     c66:	90 e0       	ldi	r25, 0x00	; 0
     c68:	80 72       	andi	r24, 0x20	; 32
     c6a:	90 70       	andi	r25, 0x00	; 0
     c6c:	00 97       	sbiw	r24, 0x00	; 0
     c6e:	49 f0       	breq	.+18     	; 0xc82 <_gpib_write+0x144>
     c70:	80 91 84 05 	lds	r24, 0x0584
     c74:	28 2f       	mov	r18, r24
     c76:	30 e0       	ldi	r19, 0x00	; 0
     c78:	89 81       	ldd	r24, Y+1	; 0x01
     c7a:	9a 81       	ldd	r25, Y+2	; 0x02
     c7c:	82 17       	cp	r24, r18
     c7e:	93 07       	cpc	r25, r19
     c80:	f4 f6       	brge	.-68     	; 0xc3e <_gpib_write+0x100>
		}
#else
		loop_until_bit_is_clear(PIND,G_NDAC);
#endif

		DDRA = 0x00;
     c82:	ea e3       	ldi	r30, 0x3A	; 58
     c84:	f0 e0       	ldi	r31, 0x00	; 0
     c86:	10 82       	st	Z, r1
		if (c & 0x01) {
     c88:	8d 81       	ldd	r24, Y+5	; 0x05
     c8a:	88 2f       	mov	r24, r24
     c8c:	90 e0       	ldi	r25, 0x00	; 0
     c8e:	81 70       	andi	r24, 0x01	; 1
     c90:	90 70       	andi	r25, 0x00	; 0
     c92:	88 23       	and	r24, r24
     c94:	b1 f0       	breq	.+44     	; 0xcc2 <_gpib_write+0x184>
			assign_bit(DDRA, PORTA, PA0);
     c96:	ab e3       	ldi	r26, 0x3B	; 59
     c98:	b0 e0       	ldi	r27, 0x00	; 0
     c9a:	eb e3       	ldi	r30, 0x3B	; 59
     c9c:	f0 e0       	ldi	r31, 0x00	; 0
     c9e:	80 81       	ld	r24, Z
     ca0:	8e 7f       	andi	r24, 0xFE	; 254
     ca2:	8c 93       	st	X, r24
     ca4:	aa e3       	ldi	r26, 0x3A	; 58
     ca6:	b0 e0       	ldi	r27, 0x00	; 0
     ca8:	ea e3       	ldi	r30, 0x3A	; 58
     caa:	f0 e0       	ldi	r31, 0x00	; 0
     cac:	80 81       	ld	r24, Z
     cae:	81 60       	ori	r24, 0x01	; 1
     cb0:	8c 93       	st	X, r24
     cb2:	ab e3       	ldi	r26, 0x3B	; 59
     cb4:	b0 e0       	ldi	r27, 0x00	; 0
     cb6:	eb e3       	ldi	r30, 0x3B	; 59
     cb8:	f0 e0       	ldi	r31, 0x00	; 0
     cba:	80 81       	ld	r24, Z
     cbc:	8e 7f       	andi	r24, 0xFE	; 254
     cbe:	8c 93       	st	X, r24
     cc0:	0e c0       	rjmp	.+28     	; 0xcde <_gpib_write+0x1a0>
		} else {
			release_bit(DDRA, PORTA, PA0)
     cc2:	aa e3       	ldi	r26, 0x3A	; 58
     cc4:	b0 e0       	ldi	r27, 0x00	; 0
     cc6:	ea e3       	ldi	r30, 0x3A	; 58
     cc8:	f0 e0       	ldi	r31, 0x00	; 0
     cca:	80 81       	ld	r24, Z
     ccc:	8e 7f       	andi	r24, 0xFE	; 254
     cce:	8c 93       	st	X, r24
     cd0:	ab e3       	ldi	r26, 0x3B	; 59
     cd2:	b0 e0       	ldi	r27, 0x00	; 0
     cd4:	eb e3       	ldi	r30, 0x3B	; 59
     cd6:	f0 e0       	ldi	r31, 0x00	; 0
     cd8:	80 81       	ld	r24, Z
     cda:	81 60       	ori	r24, 0x01	; 1
     cdc:	8c 93       	st	X, r24
		}

		if (c & 0x02) {
     cde:	8d 81       	ldd	r24, Y+5	; 0x05
     ce0:	88 2f       	mov	r24, r24
     ce2:	90 e0       	ldi	r25, 0x00	; 0
     ce4:	82 70       	andi	r24, 0x02	; 2
     ce6:	90 70       	andi	r25, 0x00	; 0
     ce8:	00 97       	sbiw	r24, 0x00	; 0
     cea:	b1 f0       	breq	.+44     	; 0xd18 <_gpib_write+0x1da>
			assign_bit(DDRA, PORTA, PA1)
     cec:	ab e3       	ldi	r26, 0x3B	; 59
     cee:	b0 e0       	ldi	r27, 0x00	; 0
     cf0:	eb e3       	ldi	r30, 0x3B	; 59
     cf2:	f0 e0       	ldi	r31, 0x00	; 0
     cf4:	80 81       	ld	r24, Z
     cf6:	8d 7f       	andi	r24, 0xFD	; 253
     cf8:	8c 93       	st	X, r24
     cfa:	aa e3       	ldi	r26, 0x3A	; 58
     cfc:	b0 e0       	ldi	r27, 0x00	; 0
     cfe:	ea e3       	ldi	r30, 0x3A	; 58
     d00:	f0 e0       	ldi	r31, 0x00	; 0
     d02:	80 81       	ld	r24, Z
     d04:	82 60       	ori	r24, 0x02	; 2
     d06:	8c 93       	st	X, r24
     d08:	ab e3       	ldi	r26, 0x3B	; 59
     d0a:	b0 e0       	ldi	r27, 0x00	; 0
     d0c:	eb e3       	ldi	r30, 0x3B	; 59
     d0e:	f0 e0       	ldi	r31, 0x00	; 0
     d10:	80 81       	ld	r24, Z
     d12:	8d 7f       	andi	r24, 0xFD	; 253
     d14:	8c 93       	st	X, r24
     d16:	0e c0       	rjmp	.+28     	; 0xd34 <_gpib_write+0x1f6>
		} else {
			release_bit(DDRA, PORTA, PA1);
     d18:	aa e3       	ldi	r26, 0x3A	; 58
     d1a:	b0 e0       	ldi	r27, 0x00	; 0
     d1c:	ea e3       	ldi	r30, 0x3A	; 58
     d1e:	f0 e0       	ldi	r31, 0x00	; 0
     d20:	80 81       	ld	r24, Z
     d22:	8d 7f       	andi	r24, 0xFD	; 253
     d24:	8c 93       	st	X, r24
     d26:	ab e3       	ldi	r26, 0x3B	; 59
     d28:	b0 e0       	ldi	r27, 0x00	; 0
     d2a:	eb e3       	ldi	r30, 0x3B	; 59
     d2c:	f0 e0       	ldi	r31, 0x00	; 0
     d2e:	80 81       	ld	r24, Z
     d30:	82 60       	ori	r24, 0x02	; 2
     d32:	8c 93       	st	X, r24
		}

		if (c & 0x04) {
     d34:	8d 81       	ldd	r24, Y+5	; 0x05
     d36:	88 2f       	mov	r24, r24
     d38:	90 e0       	ldi	r25, 0x00	; 0
     d3a:	84 70       	andi	r24, 0x04	; 4
     d3c:	90 70       	andi	r25, 0x00	; 0
     d3e:	00 97       	sbiw	r24, 0x00	; 0
     d40:	b1 f0       	breq	.+44     	; 0xd6e <_gpib_write+0x230>
			assign_bit(DDRA, PORTA, PA2);
     d42:	ab e3       	ldi	r26, 0x3B	; 59
     d44:	b0 e0       	ldi	r27, 0x00	; 0
     d46:	eb e3       	ldi	r30, 0x3B	; 59
     d48:	f0 e0       	ldi	r31, 0x00	; 0
     d4a:	80 81       	ld	r24, Z
     d4c:	8b 7f       	andi	r24, 0xFB	; 251
     d4e:	8c 93       	st	X, r24
     d50:	aa e3       	ldi	r26, 0x3A	; 58
     d52:	b0 e0       	ldi	r27, 0x00	; 0
     d54:	ea e3       	ldi	r30, 0x3A	; 58
     d56:	f0 e0       	ldi	r31, 0x00	; 0
     d58:	80 81       	ld	r24, Z
     d5a:	84 60       	ori	r24, 0x04	; 4
     d5c:	8c 93       	st	X, r24
     d5e:	ab e3       	ldi	r26, 0x3B	; 59
     d60:	b0 e0       	ldi	r27, 0x00	; 0
     d62:	eb e3       	ldi	r30, 0x3B	; 59
     d64:	f0 e0       	ldi	r31, 0x00	; 0
     d66:	80 81       	ld	r24, Z
     d68:	8b 7f       	andi	r24, 0xFB	; 251
     d6a:	8c 93       	st	X, r24
     d6c:	0e c0       	rjmp	.+28     	; 0xd8a <_gpib_write+0x24c>
		} else {
			release_bit(DDRA, PORTA, PA2);
     d6e:	aa e3       	ldi	r26, 0x3A	; 58
     d70:	b0 e0       	ldi	r27, 0x00	; 0
     d72:	ea e3       	ldi	r30, 0x3A	; 58
     d74:	f0 e0       	ldi	r31, 0x00	; 0
     d76:	80 81       	ld	r24, Z
     d78:	8b 7f       	andi	r24, 0xFB	; 251
     d7a:	8c 93       	st	X, r24
     d7c:	ab e3       	ldi	r26, 0x3B	; 59
     d7e:	b0 e0       	ldi	r27, 0x00	; 0
     d80:	eb e3       	ldi	r30, 0x3B	; 59
     d82:	f0 e0       	ldi	r31, 0x00	; 0
     d84:	80 81       	ld	r24, Z
     d86:	84 60       	ori	r24, 0x04	; 4
     d88:	8c 93       	st	X, r24
		}

		if (c & 0x08) {
     d8a:	8d 81       	ldd	r24, Y+5	; 0x05
     d8c:	88 2f       	mov	r24, r24
     d8e:	90 e0       	ldi	r25, 0x00	; 0
     d90:	88 70       	andi	r24, 0x08	; 8
     d92:	90 70       	andi	r25, 0x00	; 0
     d94:	00 97       	sbiw	r24, 0x00	; 0
     d96:	b1 f0       	breq	.+44     	; 0xdc4 <_gpib_write+0x286>
			assign_bit(DDRA, PORTA, PA3);
     d98:	ab e3       	ldi	r26, 0x3B	; 59
     d9a:	b0 e0       	ldi	r27, 0x00	; 0
     d9c:	eb e3       	ldi	r30, 0x3B	; 59
     d9e:	f0 e0       	ldi	r31, 0x00	; 0
     da0:	80 81       	ld	r24, Z
     da2:	87 7f       	andi	r24, 0xF7	; 247
     da4:	8c 93       	st	X, r24
     da6:	aa e3       	ldi	r26, 0x3A	; 58
     da8:	b0 e0       	ldi	r27, 0x00	; 0
     daa:	ea e3       	ldi	r30, 0x3A	; 58
     dac:	f0 e0       	ldi	r31, 0x00	; 0
     dae:	80 81       	ld	r24, Z
     db0:	88 60       	ori	r24, 0x08	; 8
     db2:	8c 93       	st	X, r24
     db4:	ab e3       	ldi	r26, 0x3B	; 59
     db6:	b0 e0       	ldi	r27, 0x00	; 0
     db8:	eb e3       	ldi	r30, 0x3B	; 59
     dba:	f0 e0       	ldi	r31, 0x00	; 0
     dbc:	80 81       	ld	r24, Z
     dbe:	87 7f       	andi	r24, 0xF7	; 247
     dc0:	8c 93       	st	X, r24
     dc2:	0e c0       	rjmp	.+28     	; 0xde0 <_gpib_write+0x2a2>
		} else {
			release_bit(DDRA, PORTA, PA3);
     dc4:	aa e3       	ldi	r26, 0x3A	; 58
     dc6:	b0 e0       	ldi	r27, 0x00	; 0
     dc8:	ea e3       	ldi	r30, 0x3A	; 58
     dca:	f0 e0       	ldi	r31, 0x00	; 0
     dcc:	80 81       	ld	r24, Z
     dce:	87 7f       	andi	r24, 0xF7	; 247
     dd0:	8c 93       	st	X, r24
     dd2:	ab e3       	ldi	r26, 0x3B	; 59
     dd4:	b0 e0       	ldi	r27, 0x00	; 0
     dd6:	eb e3       	ldi	r30, 0x3B	; 59
     dd8:	f0 e0       	ldi	r31, 0x00	; 0
     dda:	80 81       	ld	r24, Z
     ddc:	88 60       	ori	r24, 0x08	; 8
     dde:	8c 93       	st	X, r24
		}

		if (c & 0x10) {
     de0:	8d 81       	ldd	r24, Y+5	; 0x05
     de2:	88 2f       	mov	r24, r24
     de4:	90 e0       	ldi	r25, 0x00	; 0
     de6:	80 71       	andi	r24, 0x10	; 16
     de8:	90 70       	andi	r25, 0x00	; 0
     dea:	00 97       	sbiw	r24, 0x00	; 0
     dec:	b1 f0       	breq	.+44     	; 0xe1a <_gpib_write+0x2dc>
			assign_bit(DDRA, PORTA, PA4);
     dee:	ab e3       	ldi	r26, 0x3B	; 59
     df0:	b0 e0       	ldi	r27, 0x00	; 0
     df2:	eb e3       	ldi	r30, 0x3B	; 59
     df4:	f0 e0       	ldi	r31, 0x00	; 0
     df6:	80 81       	ld	r24, Z
     df8:	8f 7e       	andi	r24, 0xEF	; 239
     dfa:	8c 93       	st	X, r24
     dfc:	aa e3       	ldi	r26, 0x3A	; 58
     dfe:	b0 e0       	ldi	r27, 0x00	; 0
     e00:	ea e3       	ldi	r30, 0x3A	; 58
     e02:	f0 e0       	ldi	r31, 0x00	; 0
     e04:	80 81       	ld	r24, Z
     e06:	80 61       	ori	r24, 0x10	; 16
     e08:	8c 93       	st	X, r24
     e0a:	ab e3       	ldi	r26, 0x3B	; 59
     e0c:	b0 e0       	ldi	r27, 0x00	; 0
     e0e:	eb e3       	ldi	r30, 0x3B	; 59
     e10:	f0 e0       	ldi	r31, 0x00	; 0
     e12:	80 81       	ld	r24, Z
     e14:	8f 7e       	andi	r24, 0xEF	; 239
     e16:	8c 93       	st	X, r24
     e18:	0e c0       	rjmp	.+28     	; 0xe36 <_gpib_write+0x2f8>
		} else {
			release_bit(DDRA, PORTA, PA4);
     e1a:	aa e3       	ldi	r26, 0x3A	; 58
     e1c:	b0 e0       	ldi	r27, 0x00	; 0
     e1e:	ea e3       	ldi	r30, 0x3A	; 58
     e20:	f0 e0       	ldi	r31, 0x00	; 0
     e22:	80 81       	ld	r24, Z
     e24:	8f 7e       	andi	r24, 0xEF	; 239
     e26:	8c 93       	st	X, r24
     e28:	ab e3       	ldi	r26, 0x3B	; 59
     e2a:	b0 e0       	ldi	r27, 0x00	; 0
     e2c:	eb e3       	ldi	r30, 0x3B	; 59
     e2e:	f0 e0       	ldi	r31, 0x00	; 0
     e30:	80 81       	ld	r24, Z
     e32:	80 61       	ori	r24, 0x10	; 16
     e34:	8c 93       	st	X, r24
		}

		if (c & 0x20) {
     e36:	8d 81       	ldd	r24, Y+5	; 0x05
     e38:	88 2f       	mov	r24, r24
     e3a:	90 e0       	ldi	r25, 0x00	; 0
     e3c:	80 72       	andi	r24, 0x20	; 32
     e3e:	90 70       	andi	r25, 0x00	; 0
     e40:	00 97       	sbiw	r24, 0x00	; 0
     e42:	b1 f0       	breq	.+44     	; 0xe70 <_gpib_write+0x332>
			assign_bit(DDRA, PORTA, PA5);
     e44:	ab e3       	ldi	r26, 0x3B	; 59
     e46:	b0 e0       	ldi	r27, 0x00	; 0
     e48:	eb e3       	ldi	r30, 0x3B	; 59
     e4a:	f0 e0       	ldi	r31, 0x00	; 0
     e4c:	80 81       	ld	r24, Z
     e4e:	8f 7d       	andi	r24, 0xDF	; 223
     e50:	8c 93       	st	X, r24
     e52:	aa e3       	ldi	r26, 0x3A	; 58
     e54:	b0 e0       	ldi	r27, 0x00	; 0
     e56:	ea e3       	ldi	r30, 0x3A	; 58
     e58:	f0 e0       	ldi	r31, 0x00	; 0
     e5a:	80 81       	ld	r24, Z
     e5c:	80 62       	ori	r24, 0x20	; 32
     e5e:	8c 93       	st	X, r24
     e60:	ab e3       	ldi	r26, 0x3B	; 59
     e62:	b0 e0       	ldi	r27, 0x00	; 0
     e64:	eb e3       	ldi	r30, 0x3B	; 59
     e66:	f0 e0       	ldi	r31, 0x00	; 0
     e68:	80 81       	ld	r24, Z
     e6a:	8f 7d       	andi	r24, 0xDF	; 223
     e6c:	8c 93       	st	X, r24
     e6e:	0e c0       	rjmp	.+28     	; 0xe8c <_gpib_write+0x34e>
		} else {
			release_bit(DDRA, PORTA, PA5);
     e70:	aa e3       	ldi	r26, 0x3A	; 58
     e72:	b0 e0       	ldi	r27, 0x00	; 0
     e74:	ea e3       	ldi	r30, 0x3A	; 58
     e76:	f0 e0       	ldi	r31, 0x00	; 0
     e78:	80 81       	ld	r24, Z
     e7a:	8f 7d       	andi	r24, 0xDF	; 223
     e7c:	8c 93       	st	X, r24
     e7e:	ab e3       	ldi	r26, 0x3B	; 59
     e80:	b0 e0       	ldi	r27, 0x00	; 0
     e82:	eb e3       	ldi	r30, 0x3B	; 59
     e84:	f0 e0       	ldi	r31, 0x00	; 0
     e86:	80 81       	ld	r24, Z
     e88:	80 62       	ori	r24, 0x20	; 32
     e8a:	8c 93       	st	X, r24
		}

		if (c & 0x40) {
     e8c:	8d 81       	ldd	r24, Y+5	; 0x05
     e8e:	88 2f       	mov	r24, r24
     e90:	90 e0       	ldi	r25, 0x00	; 0
     e92:	80 74       	andi	r24, 0x40	; 64
     e94:	90 70       	andi	r25, 0x00	; 0
     e96:	00 97       	sbiw	r24, 0x00	; 0
     e98:	b1 f0       	breq	.+44     	; 0xec6 <_gpib_write+0x388>
			assign_bit(DDRA, PORTA, PA6);
     e9a:	ab e3       	ldi	r26, 0x3B	; 59
     e9c:	b0 e0       	ldi	r27, 0x00	; 0
     e9e:	eb e3       	ldi	r30, 0x3B	; 59
     ea0:	f0 e0       	ldi	r31, 0x00	; 0
     ea2:	80 81       	ld	r24, Z
     ea4:	8f 7b       	andi	r24, 0xBF	; 191
     ea6:	8c 93       	st	X, r24
     ea8:	aa e3       	ldi	r26, 0x3A	; 58
     eaa:	b0 e0       	ldi	r27, 0x00	; 0
     eac:	ea e3       	ldi	r30, 0x3A	; 58
     eae:	f0 e0       	ldi	r31, 0x00	; 0
     eb0:	80 81       	ld	r24, Z
     eb2:	80 64       	ori	r24, 0x40	; 64
     eb4:	8c 93       	st	X, r24
     eb6:	ab e3       	ldi	r26, 0x3B	; 59
     eb8:	b0 e0       	ldi	r27, 0x00	; 0
     eba:	eb e3       	ldi	r30, 0x3B	; 59
     ebc:	f0 e0       	ldi	r31, 0x00	; 0
     ebe:	80 81       	ld	r24, Z
     ec0:	8f 7b       	andi	r24, 0xBF	; 191
     ec2:	8c 93       	st	X, r24
     ec4:	0e c0       	rjmp	.+28     	; 0xee2 <_gpib_write+0x3a4>
		} else {
			release_bit(DDRA, PORTA, PA6);
     ec6:	aa e3       	ldi	r26, 0x3A	; 58
     ec8:	b0 e0       	ldi	r27, 0x00	; 0
     eca:	ea e3       	ldi	r30, 0x3A	; 58
     ecc:	f0 e0       	ldi	r31, 0x00	; 0
     ece:	80 81       	ld	r24, Z
     ed0:	8f 7b       	andi	r24, 0xBF	; 191
     ed2:	8c 93       	st	X, r24
     ed4:	ab e3       	ldi	r26, 0x3B	; 59
     ed6:	b0 e0       	ldi	r27, 0x00	; 0
     ed8:	eb e3       	ldi	r30, 0x3B	; 59
     eda:	f0 e0       	ldi	r31, 0x00	; 0
     edc:	80 81       	ld	r24, Z
     ede:	80 64       	ori	r24, 0x40	; 64
     ee0:	8c 93       	st	X, r24
		}

		if (c & 0x80) {
     ee2:	8d 81       	ldd	r24, Y+5	; 0x05
     ee4:	88 23       	and	r24, r24
     ee6:	b4 f4       	brge	.+44     	; 0xf14 <_gpib_write+0x3d6>
			assign_bit(DDRA, PORTA, PA7);
     ee8:	ab e3       	ldi	r26, 0x3B	; 59
     eea:	b0 e0       	ldi	r27, 0x00	; 0
     eec:	eb e3       	ldi	r30, 0x3B	; 59
     eee:	f0 e0       	ldi	r31, 0x00	; 0
     ef0:	80 81       	ld	r24, Z
     ef2:	8f 77       	andi	r24, 0x7F	; 127
     ef4:	8c 93       	st	X, r24
     ef6:	aa e3       	ldi	r26, 0x3A	; 58
     ef8:	b0 e0       	ldi	r27, 0x00	; 0
     efa:	ea e3       	ldi	r30, 0x3A	; 58
     efc:	f0 e0       	ldi	r31, 0x00	; 0
     efe:	80 81       	ld	r24, Z
     f00:	80 68       	ori	r24, 0x80	; 128
     f02:	8c 93       	st	X, r24
     f04:	ab e3       	ldi	r26, 0x3B	; 59
     f06:	b0 e0       	ldi	r27, 0x00	; 0
     f08:	eb e3       	ldi	r30, 0x3B	; 59
     f0a:	f0 e0       	ldi	r31, 0x00	; 0
     f0c:	80 81       	ld	r24, Z
     f0e:	8f 77       	andi	r24, 0x7F	; 127
     f10:	8c 93       	st	X, r24
     f12:	0e c0       	rjmp	.+28     	; 0xf30 <_gpib_write+0x3f2>
		} else {
			release_bit(DDRA, PORTA, PA7);
     f14:	aa e3       	ldi	r26, 0x3A	; 58
     f16:	b0 e0       	ldi	r27, 0x00	; 0
     f18:	ea e3       	ldi	r30, 0x3A	; 58
     f1a:	f0 e0       	ldi	r31, 0x00	; 0
     f1c:	80 81       	ld	r24, Z
     f1e:	8f 77       	andi	r24, 0x7F	; 127
     f20:	8c 93       	st	X, r24
     f22:	ab e3       	ldi	r26, 0x3B	; 59
     f24:	b0 e0       	ldi	r27, 0x00	; 0
     f26:	eb e3       	ldi	r30, 0x3B	; 59
     f28:	f0 e0       	ldi	r31, 0x00	; 0
     f2a:	80 81       	ld	r24, Z
     f2c:	80 68       	ori	r24, 0x80	; 128
     f2e:	8c 93       	st	X, r24
		}

		// wait until listeners release NRFD
		//uart_puts("1");
		release_bit(DDRD, PORTD, G_NRFD);
     f30:	a1 e3       	ldi	r26, 0x31	; 49
     f32:	b0 e0       	ldi	r27, 0x00	; 0
     f34:	e1 e3       	ldi	r30, 0x31	; 49
     f36:	f0 e0       	ldi	r31, 0x00	; 0
     f38:	80 81       	ld	r24, Z
     f3a:	87 7f       	andi	r24, 0xF7	; 247
     f3c:	8c 93       	st	X, r24
     f3e:	a2 e3       	ldi	r26, 0x32	; 50
     f40:	b0 e0       	ldi	r27, 0x00	; 0
     f42:	e2 e3       	ldi	r30, 0x32	; 50
     f44:	f0 e0       	ldi	r31, 0x00	; 0
     f46:	80 81       	ld	r24, Z
     f48:	88 60       	ori	r24, 0x08	; 8
     f4a:	8c 93       	st	X, r24
#ifdef WITH_TIMEOUT
		//gpib_info();
		timeout = s + 5;
     f4c:	80 91 84 05 	lds	r24, 0x0584
     f50:	88 2f       	mov	r24, r24
     f52:	90 e0       	ldi	r25, 0x00	; 0
     f54:	05 96       	adiw	r24, 0x05	; 5
     f56:	9a 83       	std	Y+2, r25	; 0x02
     f58:	89 83       	std	Y+1, r24	; 0x01
     f5a:	10 c0       	rjmp	.+32     	; 0xf7c <_gpib_write+0x43e>
		while (!(PIND & _BV(G_NRFD)) && (s <= timeout)) {
			if (s == timeout) {
     f5c:	80 91 84 05 	lds	r24, 0x0584
     f60:	28 2f       	mov	r18, r24
     f62:	30 e0       	ldi	r19, 0x00	; 0
     f64:	89 81       	ldd	r24, Y+1	; 0x01
     f66:	9a 81       	ldd	r25, Y+2	; 0x02
     f68:	28 17       	cp	r18, r24
     f6a:	39 07       	cpc	r19, r25
     f6c:	39 f4       	brne	.+14     	; 0xf7c <_gpib_write+0x43e>
				uart_puts("\n\rError: NRFD timeout\n\r");
     f6e:	8e ea       	ldi	r24, 0xAE	; 174
     f70:	90 e0       	ldi	r25, 0x00	; 0
     f72:	0e 94 50 0f 	call	0x1ea0	; 0x1ea0 <uart_puts>
				return 0xff;
     f76:	8f ef       	ldi	r24, 0xFF	; 255
     f78:	8b 87       	std	Y+11, r24	; 0x0b
     f7a:	92 c0       	rjmp	.+292    	; 0x10a0 <_gpib_write+0x562>
		//uart_puts("1");
		release_bit(DDRD, PORTD, G_NRFD);
#ifdef WITH_TIMEOUT
		//gpib_info();
		timeout = s + 5;
		while (!(PIND & _BV(G_NRFD)) && (s <= timeout)) {
     f7c:	e0 e3       	ldi	r30, 0x30	; 48
     f7e:	f0 e0       	ldi	r31, 0x00	; 0
     f80:	80 81       	ld	r24, Z
     f82:	88 2f       	mov	r24, r24
     f84:	90 e0       	ldi	r25, 0x00	; 0
     f86:	88 70       	andi	r24, 0x08	; 8
     f88:	90 70       	andi	r25, 0x00	; 0
     f8a:	00 97       	sbiw	r24, 0x00	; 0
     f8c:	49 f4       	brne	.+18     	; 0xfa0 <_gpib_write+0x462>
     f8e:	80 91 84 05 	lds	r24, 0x0584
     f92:	28 2f       	mov	r18, r24
     f94:	30 e0       	ldi	r19, 0x00	; 0
     f96:	89 81       	ldd	r24, Y+1	; 0x01
     f98:	9a 81       	ldd	r25, Y+2	; 0x02
     f9a:	82 17       	cp	r24, r18
     f9c:	93 07       	cpc	r25, r19
     f9e:	f4 f6       	brge	.-68     	; 0xf5c <_gpib_write+0x41e>
#else
		loop_until_bit_is_set(PIND,G_NRFD);
#endif

		// assign EOI during transmission of only last byte
		if ((i == length - 1) && !attention) {
     fa0:	88 85       	ldd	r24, Y+8	; 0x08
     fa2:	99 85       	ldd	r25, Y+9	; 0x09
     fa4:	9c 01       	movw	r18, r24
     fa6:	21 50       	subi	r18, 0x01	; 1
     fa8:	30 40       	sbci	r19, 0x00	; 0
     faa:	8b 81       	ldd	r24, Y+3	; 0x03
     fac:	9c 81       	ldd	r25, Y+4	; 0x04
     fae:	28 17       	cp	r18, r24
     fb0:	39 07       	cpc	r19, r25
     fb2:	c1 f4       	brne	.+48     	; 0xfe4 <_gpib_write+0x4a6>
     fb4:	8a 85       	ldd	r24, Y+10	; 0x0a
     fb6:	88 23       	and	r24, r24
     fb8:	a9 f4       	brne	.+42     	; 0xfe4 <_gpib_write+0x4a6>
			//uart_puts("\n\rE\n\r");
			assign_bit(DDRD, PORTD, G_EOI);
     fba:	a2 e3       	ldi	r26, 0x32	; 50
     fbc:	b0 e0       	ldi	r27, 0x00	; 0
     fbe:	e2 e3       	ldi	r30, 0x32	; 50
     fc0:	f0 e0       	ldi	r31, 0x00	; 0
     fc2:	80 81       	ld	r24, Z
     fc4:	8f 7e       	andi	r24, 0xEF	; 239
     fc6:	8c 93       	st	X, r24
     fc8:	a1 e3       	ldi	r26, 0x31	; 49
     fca:	b0 e0       	ldi	r27, 0x00	; 0
     fcc:	e1 e3       	ldi	r30, 0x31	; 49
     fce:	f0 e0       	ldi	r31, 0x00	; 0
     fd0:	80 81       	ld	r24, Z
     fd2:	80 61       	ori	r24, 0x10	; 16
     fd4:	8c 93       	st	X, r24
     fd6:	a2 e3       	ldi	r26, 0x32	; 50
     fd8:	b0 e0       	ldi	r27, 0x00	; 0
     fda:	e2 e3       	ldi	r30, 0x32	; 50
     fdc:	f0 e0       	ldi	r31, 0x00	; 0
     fde:	80 81       	ld	r24, Z
     fe0:	8f 7e       	andi	r24, 0xEF	; 239
     fe2:	8c 93       	st	X, r24
		}

		// assign DAV, data valid for listeners
		assign_bit(DDRD, PORTD, G_DAV);
     fe4:	a2 e3       	ldi	r26, 0x32	; 50
     fe6:	b0 e0       	ldi	r27, 0x00	; 0
     fe8:	e2 e3       	ldi	r30, 0x32	; 50
     fea:	f0 e0       	ldi	r31, 0x00	; 0
     fec:	80 81       	ld	r24, Z
     fee:	8b 7f       	andi	r24, 0xFB	; 251
     ff0:	8c 93       	st	X, r24
     ff2:	a1 e3       	ldi	r26, 0x31	; 49
     ff4:	b0 e0       	ldi	r27, 0x00	; 0
     ff6:	e1 e3       	ldi	r30, 0x31	; 49
     ff8:	f0 e0       	ldi	r31, 0x00	; 0
     ffa:	80 81       	ld	r24, Z
     ffc:	84 60       	ori	r24, 0x04	; 4
     ffe:	8c 93       	st	X, r24
    1000:	a2 e3       	ldi	r26, 0x32	; 50
    1002:	b0 e0       	ldi	r27, 0x00	; 0
    1004:	e2 e3       	ldi	r30, 0x32	; 50
    1006:	f0 e0       	ldi	r31, 0x00	; 0
    1008:	80 81       	ld	r24, Z
    100a:	8b 7f       	andi	r24, 0xFB	; 251
    100c:	8c 93       	st	X, r24

		// wait for NDAC release
		//uart_puts("2");
		release_bit(DDRD, PORTD, G_NDAC);
    100e:	a1 e3       	ldi	r26, 0x31	; 49
    1010:	b0 e0       	ldi	r27, 0x00	; 0
    1012:	e1 e3       	ldi	r30, 0x31	; 49
    1014:	f0 e0       	ldi	r31, 0x00	; 0
    1016:	80 81       	ld	r24, Z
    1018:	8f 7d       	andi	r24, 0xDF	; 223
    101a:	8c 93       	st	X, r24
    101c:	a2 e3       	ldi	r26, 0x32	; 50
    101e:	b0 e0       	ldi	r27, 0x00	; 0
    1020:	e2 e3       	ldi	r30, 0x32	; 50
    1022:	f0 e0       	ldi	r31, 0x00	; 0
    1024:	80 81       	ld	r24, Z
    1026:	80 62       	ori	r24, 0x20	; 32
    1028:	8c 93       	st	X, r24
		loop_until_bit_is_set(PIND, G_NDAC);
    102a:	e0 e3       	ldi	r30, 0x30	; 48
    102c:	f0 e0       	ldi	r31, 0x00	; 0
    102e:	80 81       	ld	r24, Z
    1030:	88 2f       	mov	r24, r24
    1032:	90 e0       	ldi	r25, 0x00	; 0
    1034:	80 72       	andi	r24, 0x20	; 32
    1036:	90 70       	andi	r25, 0x00	; 0
    1038:	00 97       	sbiw	r24, 0x00	; 0
    103a:	b9 f3       	breq	.-18     	; 0x102a <_gpib_write+0x4ec>

		// release DAV, data not valid anymore
		release_bit(DDRD, PORTD, G_DAV);
    103c:	a1 e3       	ldi	r26, 0x31	; 49
    103e:	b0 e0       	ldi	r27, 0x00	; 0
    1040:	e1 e3       	ldi	r30, 0x31	; 49
    1042:	f0 e0       	ldi	r31, 0x00	; 0
    1044:	80 81       	ld	r24, Z
    1046:	8b 7f       	andi	r24, 0xFB	; 251
    1048:	8c 93       	st	X, r24
    104a:	a2 e3       	ldi	r26, 0x32	; 50
    104c:	b0 e0       	ldi	r27, 0x00	; 0
    104e:	e2 e3       	ldi	r30, 0x32	; 50
    1050:	f0 e0       	ldi	r31, 0x00	; 0
    1052:	80 81       	ld	r24, Z
    1054:	84 60       	ori	r24, 0x04	; 4
    1056:	8c 93       	st	X, r24

		// reset Port to all input
		DDRA = 0x00;
    1058:	ea e3       	ldi	r30, 0x3A	; 58
    105a:	f0 e0       	ldi	r31, 0x00	; 0
    105c:	10 82       	st	Z, r1
	release_bit(DDRD, PORTD, G_NRFD);

	// bytes[0] = 'a'
	// bytes[1] = 'b'
	// length = 2
	for (i = 0; i < length; i++) {
    105e:	8b 81       	ldd	r24, Y+3	; 0x03
    1060:	9c 81       	ldd	r25, Y+4	; 0x04
    1062:	01 96       	adiw	r24, 0x01	; 1
    1064:	9c 83       	std	Y+4, r25	; 0x04
    1066:	8b 83       	std	Y+3, r24	; 0x03
    1068:	2b 81       	ldd	r18, Y+3	; 0x03
    106a:	3c 81       	ldd	r19, Y+4	; 0x04
    106c:	88 85       	ldd	r24, Y+8	; 0x08
    106e:	99 85       	ldd	r25, Y+9	; 0x09
    1070:	28 17       	cp	r18, r24
    1072:	39 07       	cpc	r19, r25
    1074:	0c f4       	brge	.+2      	; 0x1078 <_gpib_write+0x53a>
    1076:	c4 cd       	rjmp	.-1144   	; 0xc00 <_gpib_write+0xc2>
		DDRA = 0x00;

		//uart_puts("3\r\n");
	}

	if (attention) {
    1078:	8a 85       	ldd	r24, Y+10	; 0x0a
    107a:	88 23       	and	r24, r24
    107c:	71 f0       	breq	.+28     	; 0x109a <_gpib_write+0x55c>
		// assign ATN for commands
		release_bit(DDRD, PORTD, G_ATN);
    107e:	a1 e3       	ldi	r26, 0x31	; 49
    1080:	b0 e0       	ldi	r27, 0x00	; 0
    1082:	e1 e3       	ldi	r30, 0x31	; 49
    1084:	f0 e0       	ldi	r31, 0x00	; 0
    1086:	80 81       	ld	r24, Z
    1088:	8f 77       	andi	r24, 0x7F	; 127
    108a:	8c 93       	st	X, r24
    108c:	a2 e3       	ldi	r26, 0x32	; 50
    108e:	b0 e0       	ldi	r27, 0x00	; 0
    1090:	e2 e3       	ldi	r30, 0x32	; 50
    1092:	f0 e0       	ldi	r31, 0x00	; 0
    1094:	80 81       	ld	r24, Z
    1096:	80 68       	ori	r24, 0x80	; 128
    1098:	8c 93       	st	X, r24
	}

	// clear talk state.Controller does not talk anymore.
	controller.talks = 0;
    109a:	10 92 7d 04 	sts	0x047D, r1

	return 0x00;
    109e:	1b 86       	std	Y+11, r1	; 0x0b
    10a0:	8b 85       	ldd	r24, Y+11	; 0x0b
}
    10a2:	2b 96       	adiw	r28, 0x0b	; 11
    10a4:	0f b6       	in	r0, 0x3f	; 63
    10a6:	f8 94       	cli
    10a8:	de bf       	out	0x3e, r29	; 62
    10aa:	0f be       	out	0x3f, r0	; 63
    10ac:	cd bf       	out	0x3d, r28	; 61
    10ae:	cf 91       	pop	r28
    10b0:	df 91       	pop	r29
    10b2:	08 95       	ret

000010b4 <gpib_info>:

/**
 * print some useful info about bus state (for example value of handshake pins)
 */
void gpib_info(void) {
    10b4:	af 92       	push	r10
    10b6:	bf 92       	push	r11
    10b8:	cf 92       	push	r12
    10ba:	df 92       	push	r13
    10bc:	ef 92       	push	r14
    10be:	ff 92       	push	r15
    10c0:	0f 93       	push	r16
    10c2:	1f 93       	push	r17
    10c4:	df 93       	push	r29
    10c6:	cf 93       	push	r28
    10c8:	cd b7       	in	r28, 0x3d	; 61
    10ca:	de b7       	in	r29, 0x3e	; 62
    10cc:	2a 97       	sbiw	r28, 0x0a	; 10
    10ce:	0f b6       	in	r0, 0x3f	; 63
    10d0:	f8 94       	cli
    10d2:	de bf       	out	0x3e, r29	; 62
    10d4:	0f be       	out	0x3f, r0	; 63
    10d6:	cd bf       	out	0x3d, r28	; 61
	uchar dav, nrfd, ndac, eoi, atn, srq, ifc, ren;
	extern uchar buf[80];

	sprintf(buf, "Partner address: primary: %u, secondary: %u\n\r",
    10d8:	0e 94 a9 0a 	call	0x1552	; 0x1552 <gpib_get_partner_pad>
    10dc:	08 2f       	mov	r16, r24
    10de:	10 e0       	ldi	r17, 0x00	; 0
    10e0:	0e 94 b2 0a 	call	0x1564	; 0x1564 <gpib_get_partner_sad>
    10e4:	28 2f       	mov	r18, r24
    10e6:	30 e0       	ldi	r19, 0x00	; 0
    10e8:	8d b7       	in	r24, 0x3d	; 61
    10ea:	9e b7       	in	r25, 0x3e	; 62
    10ec:	08 97       	sbiw	r24, 0x08	; 8
    10ee:	0f b6       	in	r0, 0x3f	; 63
    10f0:	f8 94       	cli
    10f2:	9e bf       	out	0x3e, r25	; 62
    10f4:	0f be       	out	0x3f, r0	; 63
    10f6:	8d bf       	out	0x3d, r24	; 61
    10f8:	ed b7       	in	r30, 0x3d	; 61
    10fa:	fe b7       	in	r31, 0x3e	; 62
    10fc:	31 96       	adiw	r30, 0x01	; 1
    10fe:	83 e3       	ldi	r24, 0x33	; 51
    1100:	95 e0       	ldi	r25, 0x05	; 5
    1102:	91 83       	std	Z+1, r25	; 0x01
    1104:	80 83       	st	Z, r24
    1106:	86 ec       	ldi	r24, 0xC6	; 198
    1108:	90 e0       	ldi	r25, 0x00	; 0
    110a:	93 83       	std	Z+3, r25	; 0x03
    110c:	82 83       	std	Z+2, r24	; 0x02
    110e:	15 83       	std	Z+5, r17	; 0x05
    1110:	04 83       	std	Z+4, r16	; 0x04
    1112:	37 83       	std	Z+7, r19	; 0x07
    1114:	26 83       	std	Z+6, r18	; 0x06
    1116:	0e 94 ac 00 	call	0x158	; 0x158 <sprintf>
    111a:	8d b7       	in	r24, 0x3d	; 61
    111c:	9e b7       	in	r25, 0x3e	; 62
    111e:	08 96       	adiw	r24, 0x08	; 8
    1120:	0f b6       	in	r0, 0x3f	; 63
    1122:	f8 94       	cli
    1124:	9e bf       	out	0x3e, r25	; 62
    1126:	0f be       	out	0x3f, r0	; 63
    1128:	8d bf       	out	0x3d, r24	; 61
			gpib_get_partner_pad(), gpib_get_partner_sad());
	uart_puts(buf);
    112a:	83 e3       	ldi	r24, 0x33	; 51
    112c:	95 e0       	ldi	r25, 0x05	; 5
    112e:	0e 94 50 0f 	call	0x1ea0	; 0x1ea0 <uart_puts>

	sprintf(buf, "Partner list\n\r");
    1132:	83 e3       	ldi	r24, 0x33	; 51
    1134:	95 e0       	ldi	r25, 0x05	; 5
    1136:	24 ef       	ldi	r18, 0xF4	; 244
    1138:	30 e0       	ldi	r19, 0x00	; 0
    113a:	b9 01       	movw	r22, r18
    113c:	4f e0       	ldi	r20, 0x0F	; 15
    113e:	50 e0       	ldi	r21, 0x00	; 0
    1140:	0e 94 87 00 	call	0x10e	; 0x10e <memcpy>
	uart_puts(buf);
    1144:	83 e3       	ldi	r24, 0x33	; 51
    1146:	95 e0       	ldi	r25, 0x05	; 5
    1148:	0e 94 50 0f 	call	0x1ea0	; 0x1ea0 <uart_puts>
	for (int i = 0; i < MAX_PARTNER; i++) {
    114c:	1a 82       	std	Y+2, r1	; 0x02
    114e:	19 82       	std	Y+1, r1	; 0x01
    1150:	46 c0       	rjmp	.+140    	; 0x11de <gpib_info+0x12a>
		if (controller.partners[i].primary != ADDRESS_NOT_SET) {
    1152:	89 81       	ldd	r24, Y+1	; 0x01
    1154:	9a 81       	ldd	r25, Y+2	; 0x02
    1156:	02 96       	adiw	r24, 0x02	; 2
    1158:	88 0f       	add	r24, r24
    115a:	99 1f       	adc	r25, r25
    115c:	fc 01       	movw	r30, r24
    115e:	e6 58       	subi	r30, 0x86	; 134
    1160:	fb 4f       	sbci	r31, 0xFB	; 251
    1162:	80 81       	ld	r24, Z
    1164:	8f 3f       	cpi	r24, 0xFF	; 255
    1166:	b1 f1       	breq	.+108    	; 0x11d4 <gpib_info+0x120>
			sprintf(buf, "Partner address: primary: %u, secondary: %u\n\r",
    1168:	89 81       	ldd	r24, Y+1	; 0x01
    116a:	9a 81       	ldd	r25, Y+2	; 0x02
    116c:	02 96       	adiw	r24, 0x02	; 2
    116e:	88 0f       	add	r24, r24
    1170:	99 1f       	adc	r25, r25
    1172:	fc 01       	movw	r30, r24
    1174:	e6 58       	subi	r30, 0x86	; 134
    1176:	fb 4f       	sbci	r31, 0xFB	; 251
    1178:	80 81       	ld	r24, Z
    117a:	48 2f       	mov	r20, r24
    117c:	50 e0       	ldi	r21, 0x00	; 0
    117e:	89 81       	ldd	r24, Y+1	; 0x01
    1180:	9a 81       	ldd	r25, Y+2	; 0x02
    1182:	88 0f       	add	r24, r24
    1184:	99 1f       	adc	r25, r25
    1186:	fc 01       	movw	r30, r24
    1188:	e1 58       	subi	r30, 0x81	; 129
    118a:	fb 4f       	sbci	r31, 0xFB	; 251
    118c:	80 81       	ld	r24, Z
    118e:	28 2f       	mov	r18, r24
    1190:	30 e0       	ldi	r19, 0x00	; 0
    1192:	8d b7       	in	r24, 0x3d	; 61
    1194:	9e b7       	in	r25, 0x3e	; 62
    1196:	08 97       	sbiw	r24, 0x08	; 8
    1198:	0f b6       	in	r0, 0x3f	; 63
    119a:	f8 94       	cli
    119c:	9e bf       	out	0x3e, r25	; 62
    119e:	0f be       	out	0x3f, r0	; 63
    11a0:	8d bf       	out	0x3d, r24	; 61
    11a2:	ed b7       	in	r30, 0x3d	; 61
    11a4:	fe b7       	in	r31, 0x3e	; 62
    11a6:	31 96       	adiw	r30, 0x01	; 1
    11a8:	83 e3       	ldi	r24, 0x33	; 51
    11aa:	95 e0       	ldi	r25, 0x05	; 5
    11ac:	91 83       	std	Z+1, r25	; 0x01
    11ae:	80 83       	st	Z, r24
    11b0:	86 ec       	ldi	r24, 0xC6	; 198
    11b2:	90 e0       	ldi	r25, 0x00	; 0
    11b4:	93 83       	std	Z+3, r25	; 0x03
    11b6:	82 83       	std	Z+2, r24	; 0x02
    11b8:	55 83       	std	Z+5, r21	; 0x05
    11ba:	44 83       	std	Z+4, r20	; 0x04
    11bc:	37 83       	std	Z+7, r19	; 0x07
    11be:	26 83       	std	Z+6, r18	; 0x06
    11c0:	0e 94 ac 00 	call	0x158	; 0x158 <sprintf>
    11c4:	8d b7       	in	r24, 0x3d	; 61
    11c6:	9e b7       	in	r25, 0x3e	; 62
    11c8:	08 96       	adiw	r24, 0x08	; 8
    11ca:	0f b6       	in	r0, 0x3f	; 63
    11cc:	f8 94       	cli
    11ce:	9e bf       	out	0x3e, r25	; 62
    11d0:	0f be       	out	0x3f, r0	; 63
    11d2:	8d bf       	out	0x3d, r24	; 61
			gpib_get_partner_pad(), gpib_get_partner_sad());
	uart_puts(buf);

	sprintf(buf, "Partner list\n\r");
	uart_puts(buf);
	for (int i = 0; i < MAX_PARTNER; i++) {
    11d4:	89 81       	ldd	r24, Y+1	; 0x01
    11d6:	9a 81       	ldd	r25, Y+2	; 0x02
    11d8:	01 96       	adiw	r24, 0x01	; 1
    11da:	9a 83       	std	Y+2, r25	; 0x02
    11dc:	89 83       	std	Y+1, r24	; 0x01
    11de:	89 81       	ldd	r24, Y+1	; 0x01
    11e0:	9a 81       	ldd	r25, Y+2	; 0x02
    11e2:	85 30       	cpi	r24, 0x05	; 5
    11e4:	91 05       	cpc	r25, r1
    11e6:	0c f4       	brge	.+2      	; 0x11ea <gpib_info+0x136>
    11e8:	b4 cf       	rjmp	.-152    	; 0x1152 <gpib_info+0x9e>
			sprintf(buf, "Partner address: primary: %u, secondary: %u\n\r",
					controller.partners[i].primary, controller.partners[i].secondary);
		}
	}

	dav = bit_is_set(PIND, G_DAV);
    11ea:	e0 e3       	ldi	r30, 0x30	; 48
    11ec:	f0 e0       	ldi	r31, 0x00	; 0
    11ee:	80 81       	ld	r24, Z
    11f0:	84 70       	andi	r24, 0x04	; 4
    11f2:	8a 87       	std	Y+10, r24	; 0x0a
	nrfd = bit_is_set(PIND, G_NRFD);
    11f4:	e0 e3       	ldi	r30, 0x30	; 48
    11f6:	f0 e0       	ldi	r31, 0x00	; 0
    11f8:	80 81       	ld	r24, Z
    11fa:	88 70       	andi	r24, 0x08	; 8
    11fc:	89 87       	std	Y+9, r24	; 0x09
	ndac = bit_is_set(PIND, G_NDAC);
    11fe:	e0 e3       	ldi	r30, 0x30	; 48
    1200:	f0 e0       	ldi	r31, 0x00	; 0
    1202:	80 81       	ld	r24, Z
    1204:	80 72       	andi	r24, 0x20	; 32
    1206:	88 87       	std	Y+8, r24	; 0x08
	eoi = bit_is_set(PIND, G_EOI);
    1208:	e0 e3       	ldi	r30, 0x30	; 48
    120a:	f0 e0       	ldi	r31, 0x00	; 0
    120c:	80 81       	ld	r24, Z
    120e:	80 71       	andi	r24, 0x10	; 16
    1210:	8f 83       	std	Y+7, r24	; 0x07
	atn = bit_is_set(PIND, G_ATN);
    1212:	e0 e3       	ldi	r30, 0x30	; 48
    1214:	f0 e0       	ldi	r31, 0x00	; 0
    1216:	80 81       	ld	r24, Z
    1218:	80 78       	andi	r24, 0x80	; 128
    121a:	8e 83       	std	Y+6, r24	; 0x06
	srq = bit_is_set(PIND, G_SRQ);
    121c:	e0 e3       	ldi	r30, 0x30	; 48
    121e:	f0 e0       	ldi	r31, 0x00	; 0
    1220:	80 81       	ld	r24, Z
    1222:	80 74       	andi	r24, 0x40	; 64
    1224:	8d 83       	std	Y+5, r24	; 0x05
	ifc = bit_is_set(PINB, G_IFC);
    1226:	e6 e3       	ldi	r30, 0x36	; 54
    1228:	f0 e0       	ldi	r31, 0x00	; 0
    122a:	80 81       	ld	r24, Z
    122c:	81 70       	andi	r24, 0x01	; 1
    122e:	8c 83       	std	Y+4, r24	; 0x04
	ren = bit_is_set(PINB, G_REN);
    1230:	e6 e3       	ldi	r30, 0x36	; 54
    1232:	f0 e0       	ldi	r31, 0x00	; 0
    1234:	80 81       	ld	r24, Z
    1236:	82 70       	andi	r24, 0x02	; 2
    1238:	8b 83       	std	Y+3, r24	; 0x03
	//d = PINA;
	//di = d ^ 0xff;
	if (dav == 0x00)
    123a:	8a 85       	ldd	r24, Y+10	; 0x0a
    123c:	88 23       	and	r24, r24
    123e:	19 f4       	brne	.+6      	; 0x1246 <gpib_info+0x192>
		dav = '0';
    1240:	80 e3       	ldi	r24, 0x30	; 48
    1242:	8a 87       	std	Y+10, r24	; 0x0a
    1244:	02 c0       	rjmp	.+4      	; 0x124a <gpib_info+0x196>
	else
		dav = '1';
    1246:	81 e3       	ldi	r24, 0x31	; 49
    1248:	8a 87       	std	Y+10, r24	; 0x0a
	if (nrfd == 0x00)
    124a:	89 85       	ldd	r24, Y+9	; 0x09
    124c:	88 23       	and	r24, r24
    124e:	19 f4       	brne	.+6      	; 0x1256 <gpib_info+0x1a2>
		nrfd = '0';
    1250:	80 e3       	ldi	r24, 0x30	; 48
    1252:	89 87       	std	Y+9, r24	; 0x09
    1254:	02 c0       	rjmp	.+4      	; 0x125a <gpib_info+0x1a6>
	else
		nrfd = '1';
    1256:	81 e3       	ldi	r24, 0x31	; 49
    1258:	89 87       	std	Y+9, r24	; 0x09
	if (ndac == 0x00)
    125a:	88 85       	ldd	r24, Y+8	; 0x08
    125c:	88 23       	and	r24, r24
    125e:	19 f4       	brne	.+6      	; 0x1266 <gpib_info+0x1b2>
		ndac = '0';
    1260:	80 e3       	ldi	r24, 0x30	; 48
    1262:	88 87       	std	Y+8, r24	; 0x08
    1264:	02 c0       	rjmp	.+4      	; 0x126a <gpib_info+0x1b6>
	else
		ndac = '1';
    1266:	81 e3       	ldi	r24, 0x31	; 49
    1268:	88 87       	std	Y+8, r24	; 0x08
	if (eoi == 0x00)
    126a:	8f 81       	ldd	r24, Y+7	; 0x07
    126c:	88 23       	and	r24, r24
    126e:	19 f4       	brne	.+6      	; 0x1276 <gpib_info+0x1c2>
		eoi = '0';
    1270:	80 e3       	ldi	r24, 0x30	; 48
    1272:	8f 83       	std	Y+7, r24	; 0x07
    1274:	02 c0       	rjmp	.+4      	; 0x127a <gpib_info+0x1c6>
	else
		eoi = '1';
    1276:	81 e3       	ldi	r24, 0x31	; 49
    1278:	8f 83       	std	Y+7, r24	; 0x07
	if (atn == 0x00)
    127a:	8e 81       	ldd	r24, Y+6	; 0x06
    127c:	88 23       	and	r24, r24
    127e:	19 f4       	brne	.+6      	; 0x1286 <gpib_info+0x1d2>
		atn = '0';
    1280:	80 e3       	ldi	r24, 0x30	; 48
    1282:	8e 83       	std	Y+6, r24	; 0x06
    1284:	02 c0       	rjmp	.+4      	; 0x128a <gpib_info+0x1d6>
	else
		atn = '1';
    1286:	81 e3       	ldi	r24, 0x31	; 49
    1288:	8e 83       	std	Y+6, r24	; 0x06
	if (srq == 0x00)
    128a:	8d 81       	ldd	r24, Y+5	; 0x05
    128c:	88 23       	and	r24, r24
    128e:	19 f4       	brne	.+6      	; 0x1296 <gpib_info+0x1e2>
		srq = '0';
    1290:	80 e3       	ldi	r24, 0x30	; 48
    1292:	8d 83       	std	Y+5, r24	; 0x05
    1294:	02 c0       	rjmp	.+4      	; 0x129a <gpib_info+0x1e6>
	else
		srq = '1';
    1296:	81 e3       	ldi	r24, 0x31	; 49
    1298:	8d 83       	std	Y+5, r24	; 0x05
	if (ifc == 0x00)
    129a:	8c 81       	ldd	r24, Y+4	; 0x04
    129c:	88 23       	and	r24, r24
    129e:	19 f4       	brne	.+6      	; 0x12a6 <gpib_info+0x1f2>
		ifc = '0';
    12a0:	80 e3       	ldi	r24, 0x30	; 48
    12a2:	8c 83       	std	Y+4, r24	; 0x04
    12a4:	02 c0       	rjmp	.+4      	; 0x12aa <gpib_info+0x1f6>
	else
		ifc = '1';
    12a6:	81 e3       	ldi	r24, 0x31	; 49
    12a8:	8c 83       	std	Y+4, r24	; 0x04
	if (ren == 0x00)
    12aa:	8b 81       	ldd	r24, Y+3	; 0x03
    12ac:	88 23       	and	r24, r24
    12ae:	19 f4       	brne	.+6      	; 0x12b6 <gpib_info+0x202>
		ren = '0';
    12b0:	80 e3       	ldi	r24, 0x30	; 48
    12b2:	8b 83       	std	Y+3, r24	; 0x03
    12b4:	02 c0       	rjmp	.+4      	; 0x12ba <gpib_info+0x206>
	else
		ren = '1';
    12b6:	81 e3       	ldi	r24, 0x31	; 49
    12b8:	8b 83       	std	Y+3, r24	; 0x03

	sprintf(buf,
    12ba:	8a 85       	ldd	r24, Y+10	; 0x0a
    12bc:	a8 2e       	mov	r10, r24
    12be:	bb 24       	eor	r11, r11
    12c0:	89 85       	ldd	r24, Y+9	; 0x09
    12c2:	28 2f       	mov	r18, r24
    12c4:	30 e0       	ldi	r19, 0x00	; 0
    12c6:	88 85       	ldd	r24, Y+8	; 0x08
    12c8:	48 2f       	mov	r20, r24
    12ca:	50 e0       	ldi	r21, 0x00	; 0
    12cc:	8f 81       	ldd	r24, Y+7	; 0x07
    12ce:	68 2f       	mov	r22, r24
    12d0:	70 e0       	ldi	r23, 0x00	; 0
    12d2:	8c 81       	ldd	r24, Y+4	; 0x04
    12d4:	a8 2f       	mov	r26, r24
    12d6:	b0 e0       	ldi	r27, 0x00	; 0
    12d8:	8b 81       	ldd	r24, Y+3	; 0x03
    12da:	08 2f       	mov	r16, r24
    12dc:	10 e0       	ldi	r17, 0x00	; 0
    12de:	8e 81       	ldd	r24, Y+6	; 0x06
    12e0:	e8 2e       	mov	r14, r24
    12e2:	ff 24       	eor	r15, r15
    12e4:	8d 81       	ldd	r24, Y+5	; 0x05
    12e6:	c8 2e       	mov	r12, r24
    12e8:	dd 24       	eor	r13, r13
    12ea:	8d b7       	in	r24, 0x3d	; 61
    12ec:	9e b7       	in	r25, 0x3e	; 62
    12ee:	44 97       	sbiw	r24, 0x14	; 20
    12f0:	0f b6       	in	r0, 0x3f	; 63
    12f2:	f8 94       	cli
    12f4:	9e bf       	out	0x3e, r25	; 62
    12f6:	0f be       	out	0x3f, r0	; 63
    12f8:	8d bf       	out	0x3d, r24	; 61
    12fa:	ed b7       	in	r30, 0x3d	; 61
    12fc:	fe b7       	in	r31, 0x3e	; 62
    12fe:	31 96       	adiw	r30, 0x01	; 1
    1300:	83 e3       	ldi	r24, 0x33	; 51
    1302:	95 e0       	ldi	r25, 0x05	; 5
    1304:	91 83       	std	Z+1, r25	; 0x01
    1306:	80 83       	st	Z, r24
    1308:	83 e0       	ldi	r24, 0x03	; 3
    130a:	91 e0       	ldi	r25, 0x01	; 1
    130c:	93 83       	std	Z+3, r25	; 0x03
    130e:	82 83       	std	Z+2, r24	; 0x02
    1310:	b5 82       	std	Z+5, r11	; 0x05
    1312:	a4 82       	std	Z+4, r10	; 0x04
    1314:	37 83       	std	Z+7, r19	; 0x07
    1316:	26 83       	std	Z+6, r18	; 0x06
    1318:	51 87       	std	Z+9, r21	; 0x09
    131a:	40 87       	std	Z+8, r20	; 0x08
    131c:	73 87       	std	Z+11, r23	; 0x0b
    131e:	62 87       	std	Z+10, r22	; 0x0a
    1320:	b5 87       	std	Z+13, r27	; 0x0d
    1322:	a4 87       	std	Z+12, r26	; 0x0c
    1324:	17 87       	std	Z+15, r17	; 0x0f
    1326:	06 87       	std	Z+14, r16	; 0x0e
    1328:	f1 8a       	std	Z+17, r15	; 0x11
    132a:	e0 8a       	std	Z+16, r14	; 0x10
    132c:	d3 8a       	std	Z+19, r13	; 0x13
    132e:	c2 8a       	std	Z+18, r12	; 0x12
    1330:	0e 94 ac 00 	call	0x158	; 0x158 <sprintf>
    1334:	8d b7       	in	r24, 0x3d	; 61
    1336:	9e b7       	in	r25, 0x3e	; 62
    1338:	44 96       	adiw	r24, 0x14	; 20
    133a:	0f b6       	in	r0, 0x3f	; 63
    133c:	f8 94       	cli
    133e:	9e bf       	out	0x3e, r25	; 62
    1340:	0f be       	out	0x3f, r0	; 63
    1342:	8d bf       	out	0x3d, r24	; 61
			"dav=%c,nrfd=%c,ndac=%c, eoi=%c, ifc=%c,ren=%c,atn=%c,srq=%c\n\r",
			dav, nrfd, ndac, eoi, ifc, ren, atn, srq);
	uart_puts(buf);
    1344:	83 e3       	ldi	r24, 0x33	; 51
    1346:	95 e0       	ldi	r25, 0x05	; 5
    1348:	0e 94 50 0f 	call	0x1ea0	; 0x1ea0 <uart_puts>
}
    134c:	2a 96       	adiw	r28, 0x0a	; 10
    134e:	0f b6       	in	r0, 0x3f	; 63
    1350:	f8 94       	cli
    1352:	de bf       	out	0x3e, r29	; 62
    1354:	0f be       	out	0x3f, r0	; 63
    1356:	cd bf       	out	0x3d, r28	; 61
    1358:	cf 91       	pop	r28
    135a:	df 91       	pop	r29
    135c:	1f 91       	pop	r17
    135e:	0f 91       	pop	r16
    1360:	ff 90       	pop	r15
    1362:	ef 90       	pop	r14
    1364:	df 90       	pop	r13
    1366:	cf 90       	pop	r12
    1368:	bf 90       	pop	r11
    136a:	af 90       	pop	r10
    136c:	08 95       	ret

0000136e <gpib_serial_poll>:
/**
 * execute serial polling
 *
 * We return the physical address of the device that created the SRQ.
 */
uchar gpib_serial_poll(void) {
    136e:	df 93       	push	r29
    1370:	cf 93       	push	r28
    1372:	cd b7       	in	r28, 0x3d	; 61
    1374:	de b7       	in	r29, 0x3e	; 62
    1376:	27 97       	sbiw	r28, 0x07	; 7
    1378:	0f b6       	in	r0, 0x3f	; 63
    137a:	f8 94       	cli
    137c:	de bf       	out	0x3e, r29	; 62
    137e:	0f be       	out	0x3f, r0	; 63
    1380:	cd bf       	out	0x3d, r28	; 61
	uchar b, e;
	uchar address = 0, found = 0, foundPhysical = 0;
    1382:	1d 82       	std	Y+5, r1	; 0x05
    1384:	1c 82       	std	Y+4, r1	; 0x04
    1386:	1b 82       	std	Y+3, r1	; 0x03
	int i;

	// send UNT and UNL commands (unlisten and untalk)
	// effect: all talker stop talking and all listeners stop listening
	cmd_buf[0] = G_CMD_UNT;
    1388:	8f e5       	ldi	r24, 0x5F	; 95
    138a:	80 93 cf 04 	sts	0x04CF, r24
	gpib_cmd(cmd_buf, 1);
    138e:	8f ec       	ldi	r24, 0xCF	; 207
    1390:	94 e0       	ldi	r25, 0x04	; 4
    1392:	61 e0       	ldi	r22, 0x01	; 1
    1394:	70 e0       	ldi	r23, 0x00	; 0
    1396:	0e 94 86 05 	call	0xb0c	; 0xb0c <gpib_cmd>
	cmd_buf[0] = G_CMD_UNL;
    139a:	8f e3       	ldi	r24, 0x3F	; 63
    139c:	80 93 cf 04 	sts	0x04CF, r24
	gpib_cmd(cmd_buf, 1);
    13a0:	8f ec       	ldi	r24, 0xCF	; 207
    13a2:	94 e0       	ldi	r25, 0x04	; 4
    13a4:	61 e0       	ldi	r22, 0x01	; 1
    13a6:	70 e0       	ldi	r23, 0x00	; 0
    13a8:	0e 94 86 05 	call	0xb0c	; 0xb0c <gpib_cmd>

	// serial poll enable
	// effect: all devices will send status byte instead of normal data when addressed
	// as talker
	//uart_puts("before SPE\r\n");
	cmd_buf[0] = G_CMD_SPE;
    13ac:	88 e1       	ldi	r24, 0x18	; 24
    13ae:	80 93 cf 04 	sts	0x04CF, r24
	gpib_cmd(cmd_buf, 1);
    13b2:	8f ec       	ldi	r24, 0xCF	; 207
    13b4:	94 e0       	ldi	r25, 0x04	; 4
    13b6:	61 e0       	ldi	r22, 0x01	; 1
    13b8:	70 e0       	ldi	r23, 0x00	; 0
    13ba:	0e 94 86 05 	call	0xb0c	; 0xb0c <gpib_cmd>
	//uart_puts("after SPE\r\n");

	// searching for SRQ emitter in a loop ...
	for (i = 0; (controller.partners[i].primary != 0x00) && !found; i++) {
    13be:	1a 82       	std	Y+2, r1	; 0x02
    13c0:	19 82       	std	Y+1, r1	; 0x01
    13c2:	8b c0       	rjmp	.+278    	; 0x14da <gpib_serial_poll+0x16c>

		// set partner to talker mode
		address = address2TalkerAddress(controller.partners[i].primary);
    13c4:	89 81       	ldd	r24, Y+1	; 0x01
    13c6:	9a 81       	ldd	r25, Y+2	; 0x02
    13c8:	02 96       	adiw	r24, 0x02	; 2
    13ca:	88 0f       	add	r24, r24
    13cc:	99 1f       	adc	r25, r25
    13ce:	fc 01       	movw	r30, r24
    13d0:	e6 58       	subi	r30, 0x86	; 134
    13d2:	fb 4f       	sbci	r31, 0xFB	; 251
    13d4:	80 81       	ld	r24, Z
    13d6:	80 5c       	subi	r24, 0xC0	; 192
    13d8:	8d 83       	std	Y+5, r24	; 0x05
		// TODO: handle secondary address
		cmd_buf[0] = address;
    13da:	8d 81       	ldd	r24, Y+5	; 0x05
    13dc:	80 93 cf 04 	sts	0x04CF, r24
		//uart_puts("before talker address write\r\n");
		gpib_cmd(cmd_buf, 1);
    13e0:	8f ec       	ldi	r24, 0xCF	; 207
    13e2:	94 e0       	ldi	r25, 0x04	; 4
    13e4:	61 e0       	ldi	r22, 0x01	; 1
    13e6:	70 e0       	ldi	r23, 0x00	; 0
    13e8:	0e 94 86 05 	call	0xb0c	; 0xb0c <gpib_cmd>
		//uart_puts("after talker address write\r\n");

		// now receive data
		//uart_puts("before status byte receive\r\n");
		e = gpib_receive(&b);
    13ec:	ce 01       	movw	r24, r28
    13ee:	07 96       	adiw	r24, 0x07	; 7
    13f0:	0e 94 db 03 	call	0x7b6	; 0x7b6 <gpib_receive>
    13f4:	8e 83       	std	Y+6, r24	; 0x06
		//uart_puts("after status byte receive\r\n");
		// status byte is now in b
		sprintf((char*) cmd_buf,
    13f6:	8d 81       	ldd	r24, Y+5	; 0x05
    13f8:	88 2f       	mov	r24, r24
    13fa:	90 e0       	ldi	r25, 0x00	; 0
    13fc:	9c 01       	movw	r18, r24
    13fe:	20 54       	subi	r18, 0x40	; 64
    1400:	30 40       	sbci	r19, 0x00	; 0
    1402:	8f 81       	ldd	r24, Y+7	; 0x07
    1404:	48 2f       	mov	r20, r24
    1406:	50 e0       	ldi	r21, 0x00	; 0
    1408:	8d b7       	in	r24, 0x3d	; 61
    140a:	9e b7       	in	r25, 0x3e	; 62
    140c:	08 97       	sbiw	r24, 0x08	; 8
    140e:	0f b6       	in	r0, 0x3f	; 63
    1410:	f8 94       	cli
    1412:	9e bf       	out	0x3e, r25	; 62
    1414:	0f be       	out	0x3f, r0	; 63
    1416:	8d bf       	out	0x3d, r24	; 61
    1418:	ed b7       	in	r30, 0x3d	; 61
    141a:	fe b7       	in	r31, 0x3e	; 62
    141c:	31 96       	adiw	r30, 0x01	; 1
    141e:	8f ec       	ldi	r24, 0xCF	; 207
    1420:	94 e0       	ldi	r25, 0x04	; 4
    1422:	91 83       	std	Z+1, r25	; 0x01
    1424:	80 83       	st	Z, r24
    1426:	81 e4       	ldi	r24, 0x41	; 65
    1428:	91 e0       	ldi	r25, 0x01	; 1
    142a:	93 83       	std	Z+3, r25	; 0x03
    142c:	82 83       	std	Z+2, r24	; 0x02
    142e:	35 83       	std	Z+5, r19	; 0x05
    1430:	24 83       	std	Z+4, r18	; 0x04
    1432:	57 83       	std	Z+7, r21	; 0x07
    1434:	46 83       	std	Z+6, r20	; 0x06
    1436:	0e 94 ac 00 	call	0x158	; 0x158 <sprintf>
    143a:	8d b7       	in	r24, 0x3d	; 61
    143c:	9e b7       	in	r25, 0x3e	; 62
    143e:	08 96       	adiw	r24, 0x08	; 8
    1440:	0f b6       	in	r0, 0x3f	; 63
    1442:	f8 94       	cli
    1444:	9e bf       	out	0x3e, r25	; 62
    1446:	0f be       	out	0x3f, r0	; 63
    1448:	8d bf       	out	0x3d, r24	; 61
				"Status byte from device 0x%02x (physical address) = 0x%02x\n\r",
				TalkerAddress2Address(address), b);
		uart_puts((char*) cmd_buf);
    144a:	8f ec       	ldi	r24, 0xCF	; 207
    144c:	94 e0       	ldi	r25, 0x04	; 4
    144e:	0e 94 50 0f 	call	0x1ea0	; 0x1ea0 <uart_puts>

		// send UNT and UNL commands (unlisten and untalk)
		// effect: all talker stop talking and all listeners stop listening
		cmd_buf[0] = G_CMD_UNT;
    1452:	8f e5       	ldi	r24, 0x5F	; 95
    1454:	80 93 cf 04 	sts	0x04CF, r24
		gpib_cmd(cmd_buf, 1);
    1458:	8f ec       	ldi	r24, 0xCF	; 207
    145a:	94 e0       	ldi	r25, 0x04	; 4
    145c:	61 e0       	ldi	r22, 0x01	; 1
    145e:	70 e0       	ldi	r23, 0x00	; 0
    1460:	0e 94 86 05 	call	0xb0c	; 0xb0c <gpib_cmd>
		cmd_buf[0] = G_CMD_UNL;
    1464:	8f e3       	ldi	r24, 0x3F	; 63
    1466:	80 93 cf 04 	sts	0x04CF, r24
		gpib_cmd(cmd_buf, 1);
    146a:	8f ec       	ldi	r24, 0xCF	; 207
    146c:	94 e0       	ldi	r25, 0x04	; 4
    146e:	61 e0       	ldi	r22, 0x01	; 1
    1470:	70 e0       	ldi	r23, 0x00	; 0
    1472:	0e 94 86 05 	call	0xb0c	; 0xb0c <gpib_cmd>

		if (b & (1 << 6)) {
    1476:	8f 81       	ldd	r24, Y+7	; 0x07
    1478:	88 2f       	mov	r24, r24
    147a:	90 e0       	ldi	r25, 0x00	; 0
    147c:	80 74       	andi	r24, 0x40	; 64
    147e:	90 70       	andi	r25, 0x00	; 0
    1480:	00 97       	sbiw	r24, 0x00	; 0
    1482:	31 f1       	breq	.+76     	; 0x14d0 <gpib_serial_poll+0x162>
			found = address;
    1484:	8d 81       	ldd	r24, Y+5	; 0x05
    1486:	8c 83       	std	Y+4, r24	; 0x04
			foundPhysical = TalkerAddress2Address(found);
    1488:	8c 81       	ldd	r24, Y+4	; 0x04
    148a:	80 54       	subi	r24, 0x40	; 64
    148c:	8b 83       	std	Y+3, r24	; 0x03
			// bit 6 of status byte of SRQ emitter is 1
			// when reading status byte from emitter, he releases SRQ line (may also be tested here)
			sprintf((char*) cmd_buf,
    148e:	8b 81       	ldd	r24, Y+3	; 0x03
    1490:	28 2f       	mov	r18, r24
    1492:	30 e0       	ldi	r19, 0x00	; 0
    1494:	00 d0       	rcall	.+0      	; 0x1496 <gpib_serial_poll+0x128>
    1496:	00 d0       	rcall	.+0      	; 0x1498 <gpib_serial_poll+0x12a>
    1498:	00 d0       	rcall	.+0      	; 0x149a <gpib_serial_poll+0x12c>
    149a:	ed b7       	in	r30, 0x3d	; 61
    149c:	fe b7       	in	r31, 0x3e	; 62
    149e:	31 96       	adiw	r30, 0x01	; 1
    14a0:	8f ec       	ldi	r24, 0xCF	; 207
    14a2:	94 e0       	ldi	r25, 0x04	; 4
    14a4:	91 83       	std	Z+1, r25	; 0x01
    14a6:	80 83       	st	Z, r24
    14a8:	8e e7       	ldi	r24, 0x7E	; 126
    14aa:	91 e0       	ldi	r25, 0x01	; 1
    14ac:	93 83       	std	Z+3, r25	; 0x03
    14ae:	82 83       	std	Z+2, r24	; 0x02
    14b0:	35 83       	std	Z+5, r19	; 0x05
    14b2:	24 83       	std	Z+4, r18	; 0x04
    14b4:	0e 94 ac 00 	call	0x158	; 0x158 <sprintf>
    14b8:	8d b7       	in	r24, 0x3d	; 61
    14ba:	9e b7       	in	r25, 0x3e	; 62
    14bc:	06 96       	adiw	r24, 0x06	; 6
    14be:	0f b6       	in	r0, 0x3f	; 63
    14c0:	f8 94       	cli
    14c2:	9e bf       	out	0x3e, r25	; 62
    14c4:	0f be       	out	0x3f, r0	; 63
    14c6:	8d bf       	out	0x3d, r24	; 61
					"SRQ emitter is device = 0x%02x (physical address)\n\r",
					foundPhysical);
			uart_puts((char*) cmd_buf);
    14c8:	8f ec       	ldi	r24, 0xCF	; 207
    14ca:	94 e0       	ldi	r25, 0x04	; 4
    14cc:	0e 94 50 0f 	call	0x1ea0	; 0x1ea0 <uart_puts>
	cmd_buf[0] = G_CMD_SPE;
	gpib_cmd(cmd_buf, 1);
	//uart_puts("after SPE\r\n");

	// searching for SRQ emitter in a loop ...
	for (i = 0; (controller.partners[i].primary != 0x00) && !found; i++) {
    14d0:	89 81       	ldd	r24, Y+1	; 0x01
    14d2:	9a 81       	ldd	r25, Y+2	; 0x02
    14d4:	01 96       	adiw	r24, 0x01	; 1
    14d6:	9a 83       	std	Y+2, r25	; 0x02
    14d8:	89 83       	std	Y+1, r24	; 0x01
    14da:	89 81       	ldd	r24, Y+1	; 0x01
    14dc:	9a 81       	ldd	r25, Y+2	; 0x02
    14de:	02 96       	adiw	r24, 0x02	; 2
    14e0:	88 0f       	add	r24, r24
    14e2:	99 1f       	adc	r25, r25
    14e4:	fc 01       	movw	r30, r24
    14e6:	e6 58       	subi	r30, 0x86	; 134
    14e8:	fb 4f       	sbci	r31, 0xFB	; 251
    14ea:	80 81       	ld	r24, Z
    14ec:	88 23       	and	r24, r24
    14ee:	21 f0       	breq	.+8      	; 0x14f8 <gpib_serial_poll+0x18a>
    14f0:	8c 81       	ldd	r24, Y+4	; 0x04
    14f2:	88 23       	and	r24, r24
    14f4:	09 f4       	brne	.+2      	; 0x14f8 <gpib_serial_poll+0x18a>
    14f6:	66 cf       	rjmp	.-308    	; 0x13c4 <gpib_serial_poll+0x56>
		}
	}

	// serial poll disable
	// effect: all devices will return to normal behaviour as talker
	cmd_buf[0] = G_CMD_SPD;
    14f8:	89 e1       	ldi	r24, 0x19	; 25
    14fa:	80 93 cf 04 	sts	0x04CF, r24
	//uart_puts("before SPD\r\n");
	gpib_cmd(cmd_buf, 1);
    14fe:	8f ec       	ldi	r24, 0xCF	; 207
    1500:	94 e0       	ldi	r25, 0x04	; 4
    1502:	61 e0       	ldi	r22, 0x01	; 1
    1504:	70 e0       	ldi	r23, 0x00	; 0
    1506:	0e 94 86 05 	call	0xb0c	; 0xb0c <gpib_cmd>
	//uart_puts("after SPD\r\n");

	// return SRQ emitter address if found
	return foundPhysical;
    150a:	8b 81       	ldd	r24, Y+3	; 0x03
}
    150c:	27 96       	adiw	r28, 0x07	; 7
    150e:	0f b6       	in	r0, 0x3f	; 63
    1510:	f8 94       	cli
    1512:	de bf       	out	0x3e, r29	; 62
    1514:	0f be       	out	0x3f, r0	; 63
    1516:	cd bf       	out	0x3d, r28	; 61
    1518:	cf 91       	pop	r28
    151a:	df 91       	pop	r29
    151c:	08 95       	ret

0000151e <gpib_set_partner_pad>:

/**
 * Set device to be controlled.
 * \param address Address of device.
 */
void gpib_set_partner_pad(uchar address) {
    151e:	df 93       	push	r29
    1520:	cf 93       	push	r28
    1522:	0f 92       	push	r0
    1524:	cd b7       	in	r28, 0x3d	; 61
    1526:	de b7       	in	r29, 0x3e	; 62
    1528:	89 83       	std	Y+1, r24	; 0x01
	controller.partner.primary = address;
    152a:	89 81       	ldd	r24, Y+1	; 0x01
    152c:	80 93 7b 04 	sts	0x047B, r24
}
    1530:	0f 90       	pop	r0
    1532:	cf 91       	pop	r28
    1534:	df 91       	pop	r29
    1536:	08 95       	ret

00001538 <gpib_set_partner_sad>:

/**
 * Set device to be controlled.
 * \param address Address of device.
 */
void gpib_set_partner_sad(uchar address) {
    1538:	df 93       	push	r29
    153a:	cf 93       	push	r28
    153c:	0f 92       	push	r0
    153e:	cd b7       	in	r28, 0x3d	; 61
    1540:	de b7       	in	r29, 0x3e	; 62
    1542:	89 83       	std	Y+1, r24	; 0x01
	controller.partner.secondary = address;
    1544:	89 81       	ldd	r24, Y+1	; 0x01
    1546:	80 93 7c 04 	sts	0x047C, r24
}
    154a:	0f 90       	pop	r0
    154c:	cf 91       	pop	r28
    154e:	df 91       	pop	r29
    1550:	08 95       	ret

00001552 <gpib_get_partner_pad>:

/**
 * Get primary address of device currently controlled.
 * \returns primary address Address of device.
 */
uchar gpib_get_partner_pad(void) {
    1552:	df 93       	push	r29
    1554:	cf 93       	push	r28
    1556:	cd b7       	in	r28, 0x3d	; 61
    1558:	de b7       	in	r29, 0x3e	; 62
	return controller.partner.primary;
    155a:	80 91 7b 04 	lds	r24, 0x047B
}
    155e:	cf 91       	pop	r28
    1560:	df 91       	pop	r29
    1562:	08 95       	ret

00001564 <gpib_get_partner_sad>:

/**
 * Get secondary address of device currently controlled.
 * \returns secondary address Address of device.
 */
uchar gpib_get_partner_sad(void) {
    1564:	df 93       	push	r29
    1566:	cf 93       	push	r28
    1568:	cd b7       	in	r28, 0x3d	; 61
    156a:	de b7       	in	r29, 0x3e	; 62
	return controller.partner.secondary;
    156c:	80 91 7c 04 	lds	r24, 0x047C
}
    1570:	cf 91       	pop	r28
    1572:	df 91       	pop	r29
    1574:	08 95       	ret

00001576 <gpib_get_address>:

/**
 * Get controller address.
 * \returns address of controller.
 */
uchar gpib_get_address(void) {
    1576:	df 93       	push	r29
    1578:	cf 93       	push	r28
    157a:	cd b7       	in	r28, 0x3d	; 61
    157c:	de b7       	in	r29, 0x3e	; 62
	return controller.myaddress;
    157e:	80 91 7a 04 	lds	r24, 0x047A
}
    1582:	cf 91       	pop	r28
    1584:	df 91       	pop	r29
    1586:	08 95       	ret

00001588 <gpib_clear_partners>:

void gpib_clear_partners() {
    1588:	df 93       	push	r29
    158a:	cf 93       	push	r28
    158c:	00 d0       	rcall	.+0      	; 0x158e <gpib_clear_partners+0x6>
    158e:	cd b7       	in	r28, 0x3d	; 61
    1590:	de b7       	in	r29, 0x3e	; 62
	for (int i = 0; i < MAX_PARTNER; i++) {
    1592:	1a 82       	std	Y+2, r1	; 0x02
    1594:	19 82       	std	Y+1, r1	; 0x01
    1596:	0f c0       	rjmp	.+30     	; 0x15b6 <gpib_clear_partners+0x2e>
		controller.partners[i].primary = ADDRESS_NOT_SET;
    1598:	89 81       	ldd	r24, Y+1	; 0x01
    159a:	9a 81       	ldd	r25, Y+2	; 0x02
    159c:	02 96       	adiw	r24, 0x02	; 2
    159e:	88 0f       	add	r24, r24
    15a0:	99 1f       	adc	r25, r25
    15a2:	fc 01       	movw	r30, r24
    15a4:	e6 58       	subi	r30, 0x86	; 134
    15a6:	fb 4f       	sbci	r31, 0xFB	; 251
    15a8:	8f ef       	ldi	r24, 0xFF	; 255
    15aa:	80 83       	st	Z, r24
uchar gpib_get_address(void) {
	return controller.myaddress;
}

void gpib_clear_partners() {
	for (int i = 0; i < MAX_PARTNER; i++) {
    15ac:	89 81       	ldd	r24, Y+1	; 0x01
    15ae:	9a 81       	ldd	r25, Y+2	; 0x02
    15b0:	01 96       	adiw	r24, 0x01	; 1
    15b2:	9a 83       	std	Y+2, r25	; 0x02
    15b4:	89 83       	std	Y+1, r24	; 0x01
    15b6:	89 81       	ldd	r24, Y+1	; 0x01
    15b8:	9a 81       	ldd	r25, Y+2	; 0x02
    15ba:	85 30       	cpi	r24, 0x05	; 5
    15bc:	91 05       	cpc	r25, r1
    15be:	64 f3       	brlt	.-40     	; 0x1598 <gpib_clear_partners+0x10>
		controller.partners[i].primary = ADDRESS_NOT_SET;
	}
}
    15c0:	0f 90       	pop	r0
    15c2:	0f 90       	pop	r0
    15c4:	cf 91       	pop	r28
    15c6:	df 91       	pop	r29
    15c8:	08 95       	ret

000015ca <main>:
 * \brief Implementation of GPIB controller. Reads a command from RS232, sends it via bus.
 * If The command contains a '?', an answer from the device is expected and read in. The
 * answer then is printed out. If an SRQ occured, a serial poll is initiated.
 * 
 */
int main(void) {
    15ca:	df 93       	push	r29
    15cc:	cf 93       	push	r28
    15ce:	cd b7       	in	r28, 0x3d	; 61
    15d0:	de b7       	in	r29, 0x3e	; 62
    15d2:	ab 97       	sbiw	r28, 0x2b	; 43
    15d4:	0f b6       	in	r0, 0x3f	; 63
    15d6:	f8 94       	cli
    15d8:	de bf       	out	0x3e, r29	; 62
    15da:	0f be       	out	0x3f, r0	; 63
    15dc:	cd bf       	out	0x3d, r28	; 61
	uchar b, e;
	uchar val;
	int old_time = 0;
    15de:	1e 82       	std	Y+6, r1	; 0x06
    15e0:	1d 82       	std	Y+5, r1	; 0x05
	uchar srq;
	uchar is_query = 0;
    15e2:	1b 82       	std	Y+3, r1	; 0x03
	uchar command_ready = 0;
    15e4:	1a 82       	std	Y+2, r1	; 0x02
	char sbuf[32];
	uchar do_prompt = 1;
    15e6:	81 e0       	ldi	r24, 0x01	; 1
    15e8:	89 83       	std	Y+1, r24	; 0x01

	/*
	 *  Initialize UART library, pass baudrate and avr cpu clock 
	 *  with the macro UART_BAUD_SELECT()
	 */DI();
    15ea:	8c e0       	ldi	r24, 0x0C	; 12
    15ec:	90 e0       	ldi	r25, 0x00	; 0
    15ee:	0e 94 be 0e 	call	0x1d7c	; 0x1d7c <uart_init>

	/*
	 * now enable interrupt, since UART and TIMER library is interrupt controlled
	 */sei();
    15f2:	78 94       	sei

	/** print some usage infos */
	printHelp();
    15f4:	0e 94 b7 0d 	call	0x1b6e	; 0x1b6e <printHelp>

	/** clear secondary address */
	gpib_set_partner_sad(ADDRESS_NOT_SET);
    15f8:	8f ef       	ldi	r24, 0xFF	; 255
    15fa:	0e 94 9c 0a 	call	0x1538	; 0x1538 <gpib_set_partner_sad>
	/** clear list of partners */
	gpib_clear_partners();
    15fe:	0e 94 c4 0a 	call	0x1588	; 0x1588 <gpib_clear_partners>
	/*
	 * WRITE: Controller talks and listens
	 */

	// init timer for timeout detection
	timer16_init();
    1602:	0e 94 1c 0e 	call	0x1c38	; 0x1c38 <timer16_init>

	// init gpib lines
	gpib_init();
    1606:	0e 94 84 03 	call	0x708	; 0x708 <gpib_init>
	// init controller part - assign bus 
	gpib_controller_assign(0x00);
    160a:	80 e0       	ldi	r24, 0x00	; 0
    160c:	0e 94 d7 04 	call	0x9ae	; 0x9ae <gpib_controller_assign>
	 * 3. if command was a query, read the answer from device (become listener and set device to talker)
	 * 	4. check if SRQ occured and handle that
	 */
	for (;;) {

		if (do_prompt) {
    1610:	89 81       	ldd	r24, Y+1	; 0x01
    1612:	88 23       	and	r24, r24
    1614:	29 f0       	breq	.+10     	; 0x1620 <main+0x56>
			uart_puts("> ");
    1616:	82 eb       	ldi	r24, 0xB2	; 178
    1618:	91 e0       	ldi	r25, 0x01	; 1
    161a:	0e 94 50 0f 	call	0x1ea0	; 0x1ea0 <uart_puts>
			do_prompt = 0;
    161e:	19 82       	std	Y+1, r1	; 0x01
		}
		// input processing via rs232
		// command_ready may already been set by SRQ that occured before
		if (!command_ready)
    1620:	8a 81       	ldd	r24, Y+2	; 0x02
    1622:	88 23       	and	r24, r24
    1624:	19 f4       	brne	.+6      	; 0x162c <main+0x62>
			command_ready = input_process();
    1626:	0e 94 42 0d 	call	0x1a84	; 0x1a84 <input_process>
    162a:	8a 83       	std	Y+2, r24	; 0x02

		// check for internal command
		if (command_ready) {
    162c:	8a 81       	ldd	r24, Y+2	; 0x02
    162e:	88 23       	and	r24, r24
    1630:	09 f4       	brne	.+2      	; 0x1634 <main+0x6a>
    1632:	fd c0       	rjmp	.+506    	; 0x182e <main+0x264>
			// all internal cmds start with a '.'
			if (buf[0] == '.') {
    1634:	80 91 33 05 	lds	r24, 0x0533
    1638:	8e 32       	cpi	r24, 0x2E	; 46
    163a:	09 f0       	breq	.+2      	; 0x163e <main+0x74>
    163c:	f8 c0       	rjmp	.+496    	; 0x182e <main+0x264>
				uart_puts("\n\rInternal command: ");
    163e:	85 eb       	ldi	r24, 0xB5	; 181
    1640:	91 e0       	ldi	r25, 0x01	; 1
    1642:	0e 94 50 0f 	call	0x1ea0	; 0x1ea0 <uart_puts>
				uart_puts((char*) buf);
    1646:	83 e3       	ldi	r24, 0x33	; 51
    1648:	95 e0       	ldi	r25, 0x05	; 5
    164a:	0e 94 50 0f 	call	0x1ea0	; 0x1ea0 <uart_puts>
				uart_puts("\n\r");
    164e:	8a ec       	ldi	r24, 0xCA	; 202
    1650:	91 e0       	ldi	r25, 0x01	; 1
    1652:	0e 94 50 0f 	call	0x1ea0	; 0x1ea0 <uart_puts>
				// reset local vars for command string reading
				buf_ptr = 0;
    1656:	10 92 89 04 	sts	0x0489, r1
    165a:	10 92 88 04 	sts	0x0488, r1
				command_ready = 0;
    165e:	1a 82       	std	Y+2, r1	; 0x02

				switch (buf[1]) {
    1660:	80 91 34 05 	lds	r24, 0x0534
    1664:	28 2f       	mov	r18, r24
    1666:	30 e0       	ldi	r19, 0x00	; 0
    1668:	3b a7       	std	Y+43, r19	; 0x2b
    166a:	2a a7       	std	Y+42, r18	; 0x2a
    166c:	8a a5       	ldd	r24, Y+42	; 0x2a
    166e:	9b a5       	ldd	r25, Y+43	; 0x2b
    1670:	88 36       	cpi	r24, 0x68	; 104
    1672:	91 05       	cpc	r25, r1
    1674:	09 f4       	brne	.+2      	; 0x1678 <main+0xae>
    1676:	cd c0       	rjmp	.+410    	; 0x1812 <main+0x248>
    1678:	2a a5       	ldd	r18, Y+42	; 0x2a
    167a:	3b a5       	ldd	r19, Y+43	; 0x2b
    167c:	29 36       	cpi	r18, 0x69	; 105
    167e:	31 05       	cpc	r19, r1
    1680:	94 f4       	brge	.+36     	; 0x16a6 <main+0xdc>
    1682:	8a a5       	ldd	r24, Y+42	; 0x2a
    1684:	9b a5       	ldd	r25, Y+43	; 0x2b
    1686:	8d 32       	cpi	r24, 0x2D	; 45
    1688:	91 05       	cpc	r25, r1
    168a:	09 f4       	brne	.+2      	; 0x168e <main+0xc4>
    168c:	98 c0       	rjmp	.+304    	; 0x17be <main+0x1f4>
    168e:	2a a5       	ldd	r18, Y+42	; 0x2a
    1690:	3b a5       	ldd	r19, Y+43	; 0x2b
    1692:	21 36       	cpi	r18, 0x61	; 97
    1694:	31 05       	cpc	r19, r1
    1696:	99 f0       	breq	.+38     	; 0x16be <main+0xf4>
    1698:	8a a5       	ldd	r24, Y+42	; 0x2a
    169a:	9b a5       	ldd	r25, Y+43	; 0x2b
    169c:	8b 32       	cpi	r24, 0x2B	; 43
    169e:	91 05       	cpc	r25, r1
    16a0:	09 f4       	brne	.+2      	; 0x16a4 <main+0xda>
    16a2:	62 c0       	rjmp	.+196    	; 0x1768 <main+0x19e>
    16a4:	bc c0       	rjmp	.+376    	; 0x181e <main+0x254>
    16a6:	2a a5       	ldd	r18, Y+42	; 0x2a
    16a8:	3b a5       	ldd	r19, Y+43	; 0x2b
    16aa:	29 36       	cpi	r18, 0x69	; 105
    16ac:	31 05       	cpc	r19, r1
    16ae:	09 f4       	brne	.+2      	; 0x16b2 <main+0xe8>
    16b0:	b3 c0       	rjmp	.+358    	; 0x1818 <main+0x24e>
    16b2:	8a a5       	ldd	r24, Y+42	; 0x2a
    16b4:	9b a5       	ldd	r25, Y+43	; 0x2b
    16b6:	83 37       	cpi	r24, 0x73	; 115
    16b8:	91 05       	cpc	r25, r1
    16ba:	61 f1       	breq	.+88     	; 0x1714 <main+0x14a>
    16bc:	b0 c0       	rjmp	.+352    	; 0x181e <main+0x254>
				case 'a':
					/* set partner address */
					val = atoi((char*) (&(buf[2])));
    16be:	85 e3       	ldi	r24, 0x35	; 53
    16c0:	95 e0       	ldi	r25, 0x05	; 5
    16c2:	0e 94 69 00 	call	0xd2	; 0xd2 <atoi>
    16c6:	8f 83       	std	Y+7, r24	; 0x07
					sprintf(sbuf, "Set partner address to %u\n\r", val);
    16c8:	8f 81       	ldd	r24, Y+7	; 0x07
    16ca:	28 2f       	mov	r18, r24
    16cc:	30 e0       	ldi	r19, 0x00	; 0
    16ce:	00 d0       	rcall	.+0      	; 0x16d0 <main+0x106>
    16d0:	00 d0       	rcall	.+0      	; 0x16d2 <main+0x108>
    16d2:	00 d0       	rcall	.+0      	; 0x16d4 <main+0x10a>
    16d4:	ed b7       	in	r30, 0x3d	; 61
    16d6:	fe b7       	in	r31, 0x3e	; 62
    16d8:	31 96       	adiw	r30, 0x01	; 1
    16da:	ce 01       	movw	r24, r28
    16dc:	0a 96       	adiw	r24, 0x0a	; 10
    16de:	91 83       	std	Z+1, r25	; 0x01
    16e0:	80 83       	st	Z, r24
    16e2:	8d ec       	ldi	r24, 0xCD	; 205
    16e4:	91 e0       	ldi	r25, 0x01	; 1
    16e6:	93 83       	std	Z+3, r25	; 0x03
    16e8:	82 83       	std	Z+2, r24	; 0x02
    16ea:	35 83       	std	Z+5, r19	; 0x05
    16ec:	24 83       	std	Z+4, r18	; 0x04
    16ee:	0e 94 ac 00 	call	0x158	; 0x158 <sprintf>
    16f2:	2d b7       	in	r18, 0x3d	; 61
    16f4:	3e b7       	in	r19, 0x3e	; 62
    16f6:	2a 5f       	subi	r18, 0xFA	; 250
    16f8:	3f 4f       	sbci	r19, 0xFF	; 255
    16fa:	0f b6       	in	r0, 0x3f	; 63
    16fc:	f8 94       	cli
    16fe:	3e bf       	out	0x3e, r19	; 62
    1700:	0f be       	out	0x3f, r0	; 63
    1702:	2d bf       	out	0x3d, r18	; 61
					uart_puts(sbuf);
    1704:	ce 01       	movw	r24, r28
    1706:	0a 96       	adiw	r24, 0x0a	; 10
    1708:	0e 94 50 0f 	call	0x1ea0	; 0x1ea0 <uart_puts>
					gpib_set_partner_pad(val);
    170c:	8f 81       	ldd	r24, Y+7	; 0x07
    170e:	0e 94 8f 0a 	call	0x151e	; 0x151e <gpib_set_partner_pad>
    1712:	8b c0       	rjmp	.+278    	; 0x182a <main+0x260>
					break;
				case 's':
					/* set partner secondary address */
					val = atoi((char*) (&(buf[2])));
    1714:	85 e3       	ldi	r24, 0x35	; 53
    1716:	95 e0       	ldi	r25, 0x05	; 5
    1718:	0e 94 69 00 	call	0xd2	; 0xd2 <atoi>
    171c:	8f 83       	std	Y+7, r24	; 0x07
					sprintf(sbuf, "Set partner secondary address to %u\n\r",
    171e:	8f 81       	ldd	r24, Y+7	; 0x07
    1720:	28 2f       	mov	r18, r24
    1722:	30 e0       	ldi	r19, 0x00	; 0
    1724:	00 d0       	rcall	.+0      	; 0x1726 <main+0x15c>
    1726:	00 d0       	rcall	.+0      	; 0x1728 <main+0x15e>
    1728:	00 d0       	rcall	.+0      	; 0x172a <main+0x160>
    172a:	ed b7       	in	r30, 0x3d	; 61
    172c:	fe b7       	in	r31, 0x3e	; 62
    172e:	31 96       	adiw	r30, 0x01	; 1
    1730:	ce 01       	movw	r24, r28
    1732:	0a 96       	adiw	r24, 0x0a	; 10
    1734:	91 83       	std	Z+1, r25	; 0x01
    1736:	80 83       	st	Z, r24
    1738:	89 ee       	ldi	r24, 0xE9	; 233
    173a:	91 e0       	ldi	r25, 0x01	; 1
    173c:	93 83       	std	Z+3, r25	; 0x03
    173e:	82 83       	std	Z+2, r24	; 0x02
    1740:	35 83       	std	Z+5, r19	; 0x05
    1742:	24 83       	std	Z+4, r18	; 0x04
    1744:	0e 94 ac 00 	call	0x158	; 0x158 <sprintf>
    1748:	8d b7       	in	r24, 0x3d	; 61
    174a:	9e b7       	in	r25, 0x3e	; 62
    174c:	06 96       	adiw	r24, 0x06	; 6
    174e:	0f b6       	in	r0, 0x3f	; 63
    1750:	f8 94       	cli
    1752:	9e bf       	out	0x3e, r25	; 62
    1754:	0f be       	out	0x3f, r0	; 63
    1756:	8d bf       	out	0x3d, r24	; 61
							val);
					uart_puts(sbuf);
    1758:	ce 01       	movw	r24, r28
    175a:	0a 96       	adiw	r24, 0x0a	; 10
    175c:	0e 94 50 0f 	call	0x1ea0	; 0x1ea0 <uart_puts>
					gpib_set_partner_sad(val);
    1760:	8f 81       	ldd	r24, Y+7	; 0x07
    1762:	0e 94 9c 0a 	call	0x1538	; 0x1538 <gpib_set_partner_sad>
    1766:	61 c0       	rjmp	.+194    	; 0x182a <main+0x260>
					break;
				case '+':
					/* add device */
					val = atoi((char*) (&(buf[2])));
    1768:	85 e3       	ldi	r24, 0x35	; 53
    176a:	95 e0       	ldi	r25, 0x05	; 5
    176c:	0e 94 69 00 	call	0xd2	; 0xd2 <atoi>
    1770:	8f 83       	std	Y+7, r24	; 0x07
					sprintf(sbuf, "Added device with address %u\n\r",
    1772:	8f 81       	ldd	r24, Y+7	; 0x07
    1774:	28 2f       	mov	r18, r24
    1776:	30 e0       	ldi	r19, 0x00	; 0
    1778:	00 d0       	rcall	.+0      	; 0x177a <main+0x1b0>
    177a:	00 d0       	rcall	.+0      	; 0x177c <main+0x1b2>
    177c:	00 d0       	rcall	.+0      	; 0x177e <main+0x1b4>
    177e:	ed b7       	in	r30, 0x3d	; 61
    1780:	fe b7       	in	r31, 0x3e	; 62
    1782:	31 96       	adiw	r30, 0x01	; 1
    1784:	ce 01       	movw	r24, r28
    1786:	0a 96       	adiw	r24, 0x0a	; 10
    1788:	91 83       	std	Z+1, r25	; 0x01
    178a:	80 83       	st	Z, r24
    178c:	8f e0       	ldi	r24, 0x0F	; 15
    178e:	92 e0       	ldi	r25, 0x02	; 2
    1790:	93 83       	std	Z+3, r25	; 0x03
    1792:	82 83       	std	Z+2, r24	; 0x02
    1794:	35 83       	std	Z+5, r19	; 0x05
    1796:	24 83       	std	Z+4, r18	; 0x04
    1798:	0e 94 ac 00 	call	0x158	; 0x158 <sprintf>
    179c:	2d b7       	in	r18, 0x3d	; 61
    179e:	3e b7       	in	r19, 0x3e	; 62
    17a0:	2a 5f       	subi	r18, 0xFA	; 250
    17a2:	3f 4f       	sbci	r19, 0xFF	; 255
    17a4:	0f b6       	in	r0, 0x3f	; 63
    17a6:	f8 94       	cli
    17a8:	3e bf       	out	0x3e, r19	; 62
    17aa:	0f be       	out	0x3f, r0	; 63
    17ac:	2d bf       	out	0x3d, r18	; 61
							val);
					uart_puts(sbuf);
    17ae:	ce 01       	movw	r24, r28
    17b0:	0a 96       	adiw	r24, 0x0a	; 10
    17b2:	0e 94 50 0f 	call	0x1ea0	; 0x1ea0 <uart_puts>
					gpib_add_partner_sad(val);
    17b6:	8f 81       	ldd	r24, Y+7	; 0x07
    17b8:	0e 94 c2 04 	call	0x984	; 0x984 <gpib_add_partner_sad>
    17bc:	36 c0       	rjmp	.+108    	; 0x182a <main+0x260>
					break;
				case '-':
					/* add device */
					val = atoi((char*) (&(buf[2])));
    17be:	85 e3       	ldi	r24, 0x35	; 53
    17c0:	95 e0       	ldi	r25, 0x05	; 5
    17c2:	0e 94 69 00 	call	0xd2	; 0xd2 <atoi>
    17c6:	8f 83       	std	Y+7, r24	; 0x07
					sprintf(sbuf, "Removed device with address %u\n\r",
    17c8:	8f 81       	ldd	r24, Y+7	; 0x07
    17ca:	28 2f       	mov	r18, r24
    17cc:	30 e0       	ldi	r19, 0x00	; 0
    17ce:	00 d0       	rcall	.+0      	; 0x17d0 <main+0x206>
    17d0:	00 d0       	rcall	.+0      	; 0x17d2 <main+0x208>
    17d2:	00 d0       	rcall	.+0      	; 0x17d4 <main+0x20a>
    17d4:	ed b7       	in	r30, 0x3d	; 61
    17d6:	fe b7       	in	r31, 0x3e	; 62
    17d8:	31 96       	adiw	r30, 0x01	; 1
    17da:	ce 01       	movw	r24, r28
    17dc:	0a 96       	adiw	r24, 0x0a	; 10
    17de:	91 83       	std	Z+1, r25	; 0x01
    17e0:	80 83       	st	Z, r24
    17e2:	8e e2       	ldi	r24, 0x2E	; 46
    17e4:	92 e0       	ldi	r25, 0x02	; 2
    17e6:	93 83       	std	Z+3, r25	; 0x03
    17e8:	82 83       	std	Z+2, r24	; 0x02
    17ea:	35 83       	std	Z+5, r19	; 0x05
    17ec:	24 83       	std	Z+4, r18	; 0x04
    17ee:	0e 94 ac 00 	call	0x158	; 0x158 <sprintf>
    17f2:	8d b7       	in	r24, 0x3d	; 61
    17f4:	9e b7       	in	r25, 0x3e	; 62
    17f6:	06 96       	adiw	r24, 0x06	; 6
    17f8:	0f b6       	in	r0, 0x3f	; 63
    17fa:	f8 94       	cli
    17fc:	9e bf       	out	0x3e, r25	; 62
    17fe:	0f be       	out	0x3f, r0	; 63
    1800:	8d bf       	out	0x3d, r24	; 61
							val);
					uart_puts(sbuf);
    1802:	ce 01       	movw	r24, r28
    1804:	0a 96       	adiw	r24, 0x0a	; 10
    1806:	0e 94 50 0f 	call	0x1ea0	; 0x1ea0 <uart_puts>
					gpib_remove_partner_sad(val);
    180a:	8f 81       	ldd	r24, Y+7	; 0x07
    180c:	0e 94 cd 04 	call	0x99a	; 0x99a <gpib_remove_partner_sad>
    1810:	0c c0       	rjmp	.+24     	; 0x182a <main+0x260>
					break;
				case 'h':
					/* print some usage infos */
					printHelp();
    1812:	0e 94 b7 0d 	call	0x1b6e	; 0x1b6e <printHelp>
    1816:	09 c0       	rjmp	.+18     	; 0x182a <main+0x260>
					break;
				case 'i':
					gpib_info();
    1818:	0e 94 5a 08 	call	0x10b4	; 0x10b4 <gpib_info>
    181c:	06 c0       	rjmp	.+12     	; 0x182a <main+0x260>
					break;
				default:
					uart_puts("unknown command\n\r");
    181e:	8f e4       	ldi	r24, 0x4F	; 79
    1820:	92 e0       	ldi	r25, 0x02	; 2
    1822:	0e 94 50 0f 	call	0x1ea0	; 0x1ea0 <uart_puts>
					printHelp();
    1826:	0e 94 b7 0d 	call	0x1b6e	; 0x1b6e <printHelp>
					break;
				}
				do_prompt = 1;
    182a:	81 e0       	ldi	r24, 0x01	; 1
    182c:	89 83       	std	Y+1, r24	; 0x01
			}
		}

		if (command_ready == 1 && (gpib_get_partner_pad() == ADDRESS_NOT_SET)) {
    182e:	8a 81       	ldd	r24, Y+2	; 0x02
    1830:	81 30       	cpi	r24, 0x01	; 1
    1832:	99 f4       	brne	.+38     	; 0x185a <main+0x290>
    1834:	0e 94 a9 0a 	call	0x1552	; 0x1552 <gpib_get_partner_pad>
    1838:	8f 3f       	cpi	r24, 0xFF	; 255
    183a:	79 f4       	brne	.+30     	; 0x185a <main+0x290>
			uart_puts("\n\rDevice address is not set. Will not send commands.");
    183c:	81 e6       	ldi	r24, 0x61	; 97
    183e:	92 e0       	ldi	r25, 0x02	; 2
    1840:	0e 94 50 0f 	call	0x1ea0	; 0x1ea0 <uart_puts>
			uart_puts("\n\r");
    1844:	8a ec       	ldi	r24, 0xCA	; 202
    1846:	91 e0       	ldi	r25, 0x01	; 1
    1848:	0e 94 50 0f 	call	0x1ea0	; 0x1ea0 <uart_puts>
			command_ready = 0;
    184c:	1a 82       	std	Y+2, r1	; 0x02
			buf_ptr = 0;
    184e:	10 92 89 04 	sts	0x0489, r1
    1852:	10 92 88 04 	sts	0x0488, r1
			do_prompt = 1;
    1856:	81 e0       	ldi	r24, 0x01	; 1
    1858:	89 83       	std	Y+1, r24	; 0x01
		}

		// if a command was entered, send it to listeners
		if (command_ready) {
    185a:	8a 81       	ldd	r24, Y+2	; 0x02
    185c:	88 23       	and	r24, r24
    185e:	09 f4       	brne	.+2      	; 0x1862 <main+0x298>
    1860:	62 c0       	rjmp	.+196    	; 0x1926 <main+0x35c>
			// send UNT and UNL commands (unlisten and untalk)
			// effect: all talker stop talking and all listeners stop listening
			cmd_buf[0] = G_CMD_UNT;
    1862:	8f e5       	ldi	r24, 0x5F	; 95
    1864:	80 93 cf 04 	sts	0x04CF, r24
			gpib_cmd(cmd_buf, 1);
    1868:	8f ec       	ldi	r24, 0xCF	; 207
    186a:	94 e0       	ldi	r25, 0x04	; 4
    186c:	61 e0       	ldi	r22, 0x01	; 1
    186e:	70 e0       	ldi	r23, 0x00	; 0
    1870:	0e 94 86 05 	call	0xb0c	; 0xb0c <gpib_cmd>
			cmd_buf[0] = G_CMD_UNL;
    1874:	8f e3       	ldi	r24, 0x3F	; 63
    1876:	80 93 cf 04 	sts	0x04CF, r24
			gpib_cmd(cmd_buf, 1);
    187a:	8f ec       	ldi	r24, 0xCF	; 207
    187c:	94 e0       	ldi	r25, 0x04	; 4
    187e:	61 e0       	ldi	r22, 0x01	; 1
    1880:	70 e0       	ldi	r23, 0x00	; 0
    1882:	0e 94 86 05 	call	0xb0c	; 0xb0c <gpib_cmd>

			// set device to listener mode
			//partnerAddress = address2ListenerAddress(gpib_get_partner_pad());
			cmd_buf[0] = address2ListenerAddress(gpib_get_partner_pad());
    1886:	0e 94 a9 0a 	call	0x1552	; 0x1552 <gpib_get_partner_pad>
    188a:	80 5e       	subi	r24, 0xE0	; 224
    188c:	80 93 cf 04 	sts	0x04CF, r24
			gpib_cmd(cmd_buf, 1);
    1890:	8f ec       	ldi	r24, 0xCF	; 207
    1892:	94 e0       	ldi	r25, 0x04	; 4
    1894:	61 e0       	ldi	r22, 0x01	; 1
    1896:	70 e0       	ldi	r23, 0x00	; 0
    1898:	0e 94 86 05 	call	0xb0c	; 0xb0c <gpib_cmd>

			// send secondary address if required
			if (gpib_get_partner_sad() != ADDRESS_NOT_SET) {
    189c:	0e 94 b2 0a 	call	0x1564	; 0x1564 <gpib_get_partner_sad>
    18a0:	8f 3f       	cpi	r24, 0xFF	; 255
    18a2:	59 f0       	breq	.+22     	; 0x18ba <main+0x2f0>
				cmd_buf[0] = secondaryAdressToAdressByte(
    18a4:	0e 94 b2 0a 	call	0x1564	; 0x1564 <gpib_get_partner_sad>
    18a8:	80 66       	ori	r24, 0x60	; 96
    18aa:	80 93 cf 04 	sts	0x04CF, r24
						gpib_get_partner_sad());
				gpib_cmd(cmd_buf, 1);
    18ae:	8f ec       	ldi	r24, 0xCF	; 207
    18b0:	94 e0       	ldi	r25, 0x04	; 4
    18b2:	61 e0       	ldi	r22, 0x01	; 1
    18b4:	70 e0       	ldi	r23, 0x00	; 0
    18b6:	0e 94 86 05 	call	0xb0c	; 0xb0c <gpib_cmd>
			}

			// set myself (controller) to talker mode
			cmd_buf[0] = address2TalkerAddress(gpib_get_address());
    18ba:	0e 94 bb 0a 	call	0x1576	; 0x1576 <gpib_get_address>
    18be:	80 5c       	subi	r24, 0xC0	; 192
    18c0:	80 93 cf 04 	sts	0x04CF, r24
			gpib_cmd(cmd_buf, 1);
    18c4:	8f ec       	ldi	r24, 0xCF	; 207
    18c6:	94 e0       	ldi	r25, 0x04	; 4
    18c8:	61 e0       	ldi	r22, 0x01	; 1
    18ca:	70 e0       	ldi	r23, 0x00	; 0
    18cc:	0e 94 86 05 	call	0xb0c	; 0xb0c <gpib_cmd>

			// put out command to listeners
			uart_puts("\n\rcommand: ");
    18d0:	86 e9       	ldi	r24, 0x96	; 150
    18d2:	92 e0       	ldi	r25, 0x02	; 2
    18d4:	0e 94 50 0f 	call	0x1ea0	; 0x1ea0 <uart_puts>
			uart_puts((char*) buf);
    18d8:	83 e3       	ldi	r24, 0x33	; 51
    18da:	95 e0       	ldi	r25, 0x05	; 5
    18dc:	0e 94 50 0f 	call	0x1ea0	; 0x1ea0 <uart_puts>
			uart_puts("\n\r");
    18e0:	8a ec       	ldi	r24, 0xCA	; 202
    18e2:	91 e0       	ldi	r25, 0x01	; 1
    18e4:	0e 94 50 0f 	call	0x1ea0	; 0x1ea0 <uart_puts>
			// gpib bus write
			gpib_write(buf, 0);
    18e8:	83 e3       	ldi	r24, 0x33	; 51
    18ea:	95 e0       	ldi	r25, 0x05	; 5
    18ec:	60 e0       	ldi	r22, 0x00	; 0
    18ee:	70 e0       	ldi	r23, 0x00	; 0
    18f0:	0e 94 6d 05 	call	0xada	; 0xada <gpib_write>

			// check if query or command only
			// all queries contain a '?'
			if (strchr((char*) buf, '?') != NULL) {
    18f4:	83 e3       	ldi	r24, 0x33	; 51
    18f6:	95 e0       	ldi	r25, 0x05	; 5
    18f8:	6f e3       	ldi	r22, 0x3F	; 63
    18fa:	70 e0       	ldi	r23, 0x00	; 0
    18fc:	0e 94 90 00 	call	0x120	; 0x120 <strchr>
    1900:	00 97       	sbiw	r24, 0x00	; 0
    1902:	39 f0       	breq	.+14     	; 0x1912 <main+0x348>
				uart_puts("Query. Will check for answer.\n\r");
    1904:	82 ea       	ldi	r24, 0xA2	; 162
    1906:	92 e0       	ldi	r25, 0x02	; 2
    1908:	0e 94 50 0f 	call	0x1ea0	; 0x1ea0 <uart_puts>
				is_query = 1;
    190c:	81 e0       	ldi	r24, 0x01	; 1
    190e:	8b 83       	std	Y+3, r24	; 0x03
    1910:	05 c0       	rjmp	.+10     	; 0x191c <main+0x352>
			} else {
				uart_puts("Command only.\n\r> ");
    1912:	82 ec       	ldi	r24, 0xC2	; 194
    1914:	92 e0       	ldi	r25, 0x02	; 2
    1916:	0e 94 50 0f 	call	0x1ea0	; 0x1ea0 <uart_puts>
				is_query = 0;
    191a:	1b 82       	std	Y+3, r1	; 0x03
			}

			// reset local vars for command string reading
			buf_ptr = 0;
    191c:	10 92 89 04 	sts	0x0489, r1
    1920:	10 92 88 04 	sts	0x0488, r1
			command_ready = 0;
    1924:	1a 82       	std	Y+2, r1	; 0x02
		}

		// if we sent a query, read the answer
		if (is_query) {
    1926:	8b 81       	ldd	r24, Y+3	; 0x03
    1928:	88 23       	and	r24, r24
    192a:	09 f4       	brne	.+2      	; 0x192e <main+0x364>
    192c:	5d c0       	rjmp	.+186    	; 0x19e8 <main+0x41e>
			// UNT and UNL
			cmd_buf[0] = G_CMD_UNT;
    192e:	8f e5       	ldi	r24, 0x5F	; 95
    1930:	80 93 cf 04 	sts	0x04CF, r24
			gpib_cmd(cmd_buf, 1);
    1934:	8f ec       	ldi	r24, 0xCF	; 207
    1936:	94 e0       	ldi	r25, 0x04	; 4
    1938:	61 e0       	ldi	r22, 0x01	; 1
    193a:	70 e0       	ldi	r23, 0x00	; 0
    193c:	0e 94 86 05 	call	0xb0c	; 0xb0c <gpib_cmd>
			cmd_buf[0] = G_CMD_UNL;
    1940:	8f e3       	ldi	r24, 0x3F	; 63
    1942:	80 93 cf 04 	sts	0x04CF, r24
			gpib_cmd(cmd_buf, 1);
    1946:	8f ec       	ldi	r24, 0xCF	; 207
    1948:	94 e0       	ldi	r25, 0x04	; 4
    194a:	61 e0       	ldi	r22, 0x01	; 1
    194c:	70 e0       	ldi	r23, 0x00	; 0
    194e:	0e 94 86 05 	call	0xb0c	; 0xb0c <gpib_cmd>

			// set myself (controller) to listener mode
			cmd_buf[0] = address2ListenerAddress(gpib_get_address());
    1952:	0e 94 bb 0a 	call	0x1576	; 0x1576 <gpib_get_address>
    1956:	80 5e       	subi	r24, 0xE0	; 224
    1958:	80 93 cf 04 	sts	0x04CF, r24
			gpib_cmd(cmd_buf, 1);
    195c:	8f ec       	ldi	r24, 0xCF	; 207
    195e:	94 e0       	ldi	r25, 0x04	; 4
    1960:	61 e0       	ldi	r22, 0x01	; 1
    1962:	70 e0       	ldi	r23, 0x00	; 0
    1964:	0e 94 86 05 	call	0xb0c	; 0xb0c <gpib_cmd>

			// set device (oszi) to talker mode
			cmd_buf[0] = address2TalkerAddress(gpib_get_partner_pad());
    1968:	0e 94 a9 0a 	call	0x1552	; 0x1552 <gpib_get_partner_pad>
    196c:	80 5c       	subi	r24, 0xC0	; 192
    196e:	80 93 cf 04 	sts	0x04CF, r24
			gpib_cmd(cmd_buf, 1);
    1972:	8f ec       	ldi	r24, 0xCF	; 207
    1974:	94 e0       	ldi	r25, 0x04	; 4
    1976:	61 e0       	ldi	r22, 0x01	; 1
    1978:	70 e0       	ldi	r23, 0x00	; 0
    197a:	0e 94 86 05 	call	0xb0c	; 0xb0c <gpib_cmd>
			// secondary address if required
			if (gpib_get_partner_sad() != ADDRESS_NOT_SET) {
    197e:	0e 94 b2 0a 	call	0x1564	; 0x1564 <gpib_get_partner_sad>
    1982:	8f 3f       	cpi	r24, 0xFF	; 255
    1984:	59 f0       	breq	.+22     	; 0x199c <main+0x3d2>
				cmd_buf[0] = secondaryAdressToAdressByte(
    1986:	0e 94 b2 0a 	call	0x1564	; 0x1564 <gpib_get_partner_sad>
    198a:	80 66       	ori	r24, 0x60	; 96
    198c:	80 93 cf 04 	sts	0x04CF, r24
						gpib_get_partner_sad());
				gpib_cmd(cmd_buf, 1);
    1990:	8f ec       	ldi	r24, 0xCF	; 207
    1992:	94 e0       	ldi	r25, 0x04	; 4
    1994:	61 e0       	ldi	r22, 0x01	; 1
    1996:	70 e0       	ldi	r23, 0x00	; 0
    1998:	0e 94 86 05 	call	0xb0c	; 0xb0c <gpib_cmd>
			}

			// read the answer until EOI is detected (then e becomes true)
			do {
				// gpib bus receive
				e = gpib_receive(&b);
    199c:	ce 01       	movw	r24, r28
    199e:	09 96       	adiw	r24, 0x09	; 9
    19a0:	0e 94 db 03 	call	0x7b6	; 0x7b6 <gpib_receive>
    19a4:	88 87       	std	Y+8, r24	; 0x08
				// write out character
				uart_putc(b);
    19a6:	89 85       	ldd	r24, Y+9	; 0x09
    19a8:	0e 94 29 0f 	call	0x1e52	; 0x1e52 <uart_putc>
				//sprintf((char*)buf,"%02x - %c\n\r", b, b);
				//uart_puts((char*)buf);
			} while (!e);
    19ac:	88 85       	ldd	r24, Y+8	; 0x08
    19ae:	88 23       	and	r24, r24
    19b0:	a9 f3       	breq	.-22     	; 0x199c <main+0x3d2>

			// send UNT and UNL commands (unlisten and untalk)
			// effect: all talker stop talking and all listeners stop listening
			cmd_buf[0] = G_CMD_UNT;
    19b2:	8f e5       	ldi	r24, 0x5F	; 95
    19b4:	80 93 cf 04 	sts	0x04CF, r24
			gpib_cmd(cmd_buf, 1);
    19b8:	8f ec       	ldi	r24, 0xCF	; 207
    19ba:	94 e0       	ldi	r25, 0x04	; 4
    19bc:	61 e0       	ldi	r22, 0x01	; 1
    19be:	70 e0       	ldi	r23, 0x00	; 0
    19c0:	0e 94 86 05 	call	0xb0c	; 0xb0c <gpib_cmd>
			cmd_buf[0] = G_CMD_UNL;
    19c4:	8f e3       	ldi	r24, 0x3F	; 63
    19c6:	80 93 cf 04 	sts	0x04CF, r24
			gpib_cmd(cmd_buf, 1);
    19ca:	8f ec       	ldi	r24, 0xCF	; 207
    19cc:	94 e0       	ldi	r25, 0x04	; 4
    19ce:	61 e0       	ldi	r22, 0x01	; 1
    19d0:	70 e0       	ldi	r23, 0x00	; 0
    19d2:	0e 94 86 05 	call	0xb0c	; 0xb0c <gpib_cmd>

			uart_puts("\n\r"); // tek1241 is not sending cr,lf at command end, so create it always itself
    19d6:	8a ec       	ldi	r24, 0xCA	; 202
    19d8:	91 e0       	ldi	r25, 0x01	; 1
    19da:	0e 94 50 0f 	call	0x1ea0	; 0x1ea0 <uart_puts>
			uart_puts("> ");
    19de:	82 eb       	ldi	r24, 0xB2	; 178
    19e0:	91 e0       	ldi	r25, 0x01	; 1
    19e2:	0e 94 50 0f 	call	0x1ea0	; 0x1ea0 <uart_puts>
			// reset for next command
			is_query = 0;
    19e6:	1b 82       	std	Y+3, r1	; 0x03
		}

		// SRQ detection - do this every time when time value s has changed
		// s is incremented every second. So we check once a second.
		srq = 0;
    19e8:	1c 82       	std	Y+4, r1	; 0x04
		if (old_time == 0) {
    19ea:	8d 81       	ldd	r24, Y+5	; 0x05
    19ec:	9e 81       	ldd	r25, Y+6	; 0x06
    19ee:	00 97       	sbiw	r24, 0x00	; 0
    19f0:	39 f4       	brne	.+14     	; 0x1a00 <main+0x436>
			// old_time value initialization on first call with value s
			old_time = s;
    19f2:	80 91 84 05 	lds	r24, 0x0584
    19f6:	88 2f       	mov	r24, r24
    19f8:	90 e0       	ldi	r25, 0x00	; 0
    19fa:	9e 83       	std	Y+6, r25	; 0x06
    19fc:	8d 83       	std	Y+5, r24	; 0x05
    19fe:	1c c0       	rjmp	.+56     	; 0x1a38 <main+0x46e>
		} else {
			if (s > old_time) {
    1a00:	80 91 84 05 	lds	r24, 0x0584
    1a04:	28 2f       	mov	r18, r24
    1a06:	30 e0       	ldi	r19, 0x00	; 0
    1a08:	8d 81       	ldd	r24, Y+5	; 0x05
    1a0a:	9e 81       	ldd	r25, Y+6	; 0x06
    1a0c:	82 17       	cp	r24, r18
    1a0e:	93 07       	cpc	r25, r19
    1a10:	9c f4       	brge	.+38     	; 0x1a38 <main+0x46e>
				// some time has passed - check if srq was set
				srq = bit_is_clear(PIND, G_SRQ);
    1a12:	e0 e3       	ldi	r30, 0x30	; 48
    1a14:	f0 e0       	ldi	r31, 0x00	; 0
    1a16:	80 81       	ld	r24, Z
    1a18:	88 2f       	mov	r24, r24
    1a1a:	90 e0       	ldi	r25, 0x00	; 0
    1a1c:	80 74       	andi	r24, 0x40	; 64
    1a1e:	90 70       	andi	r25, 0x00	; 0
    1a20:	1c 82       	std	Y+4, r1	; 0x04
    1a22:	00 97       	sbiw	r24, 0x00	; 0
    1a24:	11 f4       	brne	.+4      	; 0x1a2a <main+0x460>
    1a26:	81 e0       	ldi	r24, 0x01	; 1
    1a28:	8c 83       	std	Y+4, r24	; 0x04
				if (srq)
    1a2a:	8c 81       	ldd	r24, Y+4	; 0x04
    1a2c:	88 23       	and	r24, r24
    1a2e:	21 f0       	breq	.+8      	; 0x1a38 <main+0x46e>
					uart_puts("\n\rSRQ detected.\n\r");
    1a30:	84 ed       	ldi	r24, 0xD4	; 212
    1a32:	92 e0       	ldi	r25, 0x02	; 2
    1a34:	0e 94 50 0f 	call	0x1ea0	; 0x1ea0 <uart_puts>
			}
		}

		// SRQ handling by doing serial poll
		if (srq) {
    1a38:	8c 81       	ldd	r24, Y+4	; 0x04
    1a3a:	88 23       	and	r24, r24
    1a3c:	09 f4       	brne	.+2      	; 0x1a40 <main+0x476>
    1a3e:	e8 cd       	rjmp	.-1072   	; 0x1610 <main+0x46>
			// reset srq for next call
			srq = 0;
    1a40:	1c 82       	std	Y+4, r1	; 0x04
			// handle srq with serial poll
			gpib_set_partner_pad(gpib_serial_poll());
    1a42:	0e 94 b7 09 	call	0x136e	; 0x136e <gpib_serial_poll>
    1a46:	0e 94 8f 0a 	call	0x151e	; 0x151e <gpib_set_partner_pad>
			// check status for reason
			buf[0] = 'E';
    1a4a:	85 e4       	ldi	r24, 0x45	; 69
    1a4c:	80 93 33 05 	sts	0x0533, r24
			buf[1] = 'V';
    1a50:	86 e5       	ldi	r24, 0x56	; 86
    1a52:	80 93 34 05 	sts	0x0534, r24
			buf[2] = 'E';
    1a56:	85 e4       	ldi	r24, 0x45	; 69
    1a58:	80 93 35 05 	sts	0x0535, r24
			buf[3] = 'N';
    1a5c:	8e e4       	ldi	r24, 0x4E	; 78
    1a5e:	80 93 36 05 	sts	0x0536, r24
			buf[4] = 'T';
    1a62:	84 e5       	ldi	r24, 0x54	; 84
    1a64:	80 93 37 05 	sts	0x0537, r24
			buf[5] = '?';
    1a68:	8f e3       	ldi	r24, 0x3F	; 63
    1a6a:	80 93 38 05 	sts	0x0538, r24
			buf[6] = '\0';
    1a6e:	10 92 39 05 	sts	0x0539, r1
			buf_ptr = 6;
    1a72:	86 e0       	ldi	r24, 0x06	; 6
    1a74:	90 e0       	ldi	r25, 0x00	; 0
    1a76:	90 93 89 04 	sts	0x0489, r25
    1a7a:	80 93 88 04 	sts	0x0488, r24
			command_ready = 1;
    1a7e:	81 e0       	ldi	r24, 0x01	; 1
    1a80:	8a 83       	std	Y+2, r24	; 0x02
    1a82:	c6 cd       	rjmp	.-1140   	; 0x1610 <main+0x46>

00001a84 <input_process>:
 * Processing user input
 * \brief Read in user input via rs232 using peter fleurys UART library.
 * \returns The character read in
 */

uchar input_process(void) {
    1a84:	df 93       	push	r29
    1a86:	cf 93       	push	r28
    1a88:	00 d0       	rcall	.+0      	; 0x1a8a <input_process+0x6>
    1a8a:	00 d0       	rcall	.+0      	; 0x1a8c <input_process+0x8>
    1a8c:	0f 92       	push	r0
    1a8e:	cd b7       	in	r28, 0x3d	; 61
    1a90:	de b7       	in	r29, 0x3e	; 62
	unsigned int c;
	uchar ch;
	uchar ret = 0;
    1a92:	19 82       	std	Y+1, r1	; 0x01
	 * uart_getc() returns in the lower byte the received character and 
	 * in the higher byte (bitmask) the last receive error
	 * UART_NO_DATA is returned when no data is available.
	 *
	 */
	c = uart_getc();
    1a94:	0e 94 f2 0e 	call	0x1de4	; 0x1de4 <uart_getc>
    1a98:	9c 83       	std	Y+4, r25	; 0x04
    1a9a:	8b 83       	std	Y+3, r24	; 0x03
	if (c & UART_NO_DATA) {
    1a9c:	8b 81       	ldd	r24, Y+3	; 0x03
    1a9e:	9c 81       	ldd	r25, Y+4	; 0x04
    1aa0:	80 70       	andi	r24, 0x00	; 0
    1aa2:	91 70       	andi	r25, 0x01	; 1
    1aa4:	00 97       	sbiw	r24, 0x00	; 0
    1aa6:	11 f0       	breq	.+4      	; 0x1aac <input_process+0x28>
		// no data available from UART
		return 0;
    1aa8:	1d 82       	std	Y+5, r1	; 0x05
    1aaa:	58 c0       	rjmp	.+176    	; 0x1b5c <input_process+0xd8>

	/*
	 * new data available from UART
	 * check for Frame or Overrun error
	 */
	if (c & UART_FRAME_ERROR) {
    1aac:	8b 81       	ldd	r24, Y+3	; 0x03
    1aae:	9c 81       	ldd	r25, Y+4	; 0x04
    1ab0:	80 70       	andi	r24, 0x00	; 0
    1ab2:	98 70       	andi	r25, 0x08	; 8
    1ab4:	00 97       	sbiw	r24, 0x00	; 0
    1ab6:	21 f0       	breq	.+8      	; 0x1ac0 <input_process+0x3c>
		/* Framing Error detected, i.e no stop bit detected */
		uart_puts_P("UART Frame Error: ");
    1ab8:	81 e8       	ldi	r24, 0x81	; 129
    1aba:	90 e0       	ldi	r25, 0x00	; 0
    1abc:	0e 94 6d 0f 	call	0x1eda	; 0x1eda <uart_puts_p>
	}
	if (c & UART_OVERRUN_ERROR) {
    1ac0:	8b 81       	ldd	r24, Y+3	; 0x03
    1ac2:	9c 81       	ldd	r25, Y+4	; 0x04
    1ac4:	80 70       	andi	r24, 0x00	; 0
    1ac6:	94 70       	andi	r25, 0x04	; 4
    1ac8:	00 97       	sbiw	r24, 0x00	; 0
    1aca:	21 f0       	breq	.+8      	; 0x1ad4 <input_process+0x50>
		/* 
		 * Overrun, a character already present in the UART UDR register was 
		 * not read by the interrupt handler before the next character arrived,
		 * one or more received characters have been dropped
		 */
		uart_puts_P("UART Overrun Error: ");
    1acc:	8c e6       	ldi	r24, 0x6C	; 108
    1ace:	90 e0       	ldi	r25, 0x00	; 0
    1ad0:	0e 94 6d 0f 	call	0x1eda	; 0x1eda <uart_puts_p>
	}
	if (c & UART_BUFFER_OVERFLOW) {
    1ad4:	8b 81       	ldd	r24, Y+3	; 0x03
    1ad6:	9c 81       	ldd	r25, Y+4	; 0x04
    1ad8:	80 70       	andi	r24, 0x00	; 0
    1ada:	92 70       	andi	r25, 0x02	; 2
    1adc:	00 97       	sbiw	r24, 0x00	; 0
    1ade:	21 f0       	breq	.+8      	; 0x1ae8 <input_process+0x64>
		/* 
		 * We are not reading the receive buffer fast enough,
		 * one or more received character have been dropped 
		 */
		uart_puts_P("Buffer overflow error: ");
    1ae0:	84 e5       	ldi	r24, 0x54	; 84
    1ae2:	90 e0       	ldi	r25, 0x00	; 0
    1ae4:	0e 94 6d 0f 	call	0x1eda	; 0x1eda <uart_puts_p>
	}

	/* 
	 * send received character back depending on global flag
	 */
	if (rs232_remote_echo)
    1ae8:	80 91 77 04 	lds	r24, 0x0477
    1aec:	90 91 78 04 	lds	r25, 0x0478
    1af0:	00 97       	sbiw	r24, 0x00	; 0
    1af2:	19 f0       	breq	.+6      	; 0x1afa <input_process+0x76>
		uart_putc((unsigned char) c);
    1af4:	8b 81       	ldd	r24, Y+3	; 0x03
    1af6:	0e 94 29 0f 	call	0x1e52	; 0x1e52 <uart_putc>

	// make uchar from character in int value
	ch = (uchar) c;
    1afa:	8b 81       	ldd	r24, Y+3	; 0x03
    1afc:	8a 83       	std	Y+2, r24	; 0x02
	// add to buffer
	buf[buf_ptr++] = ch;
    1afe:	20 91 88 04 	lds	r18, 0x0488
    1b02:	30 91 89 04 	lds	r19, 0x0489
    1b06:	f9 01       	movw	r30, r18
    1b08:	ed 5c       	subi	r30, 0xCD	; 205
    1b0a:	fa 4f       	sbci	r31, 0xFA	; 250
    1b0c:	8a 81       	ldd	r24, Y+2	; 0x02
    1b0e:	80 83       	st	Z, r24
    1b10:	c9 01       	movw	r24, r18
    1b12:	01 96       	adiw	r24, 0x01	; 1
    1b14:	90 93 89 04 	sts	0x0489, r25
    1b18:	80 93 88 04 	sts	0x0488, r24
	// terminate string
	buf[buf_ptr] = '\0';
    1b1c:	80 91 88 04 	lds	r24, 0x0488
    1b20:	90 91 89 04 	lds	r25, 0x0489
    1b24:	fc 01       	movw	r30, r24
    1b26:	ed 5c       	subi	r30, 0xCD	; 205
    1b28:	fa 4f       	sbci	r31, 0xFA	; 250
    1b2a:	10 82       	st	Z, r1

	// <CR> means command input is complete
	if (ch == ASCII_CODE_CR) {
    1b2c:	8a 81       	ldd	r24, Y+2	; 0x02
    1b2e:	8d 30       	cpi	r24, 0x0D	; 13
    1b30:	99 f4       	brne	.+38     	; 0x1b58 <input_process+0xd4>
		// adjust string terminator
		buf[--buf_ptr] = '\0';
    1b32:	80 91 88 04 	lds	r24, 0x0488
    1b36:	90 91 89 04 	lds	r25, 0x0489
    1b3a:	01 97       	sbiw	r24, 0x01	; 1
    1b3c:	90 93 89 04 	sts	0x0489, r25
    1b40:	80 93 88 04 	sts	0x0488, r24
    1b44:	80 91 88 04 	lds	r24, 0x0488
    1b48:	90 91 89 04 	lds	r25, 0x0489
    1b4c:	fc 01       	movw	r30, r24
    1b4e:	ed 5c       	subi	r30, 0xCD	; 205
    1b50:	fa 4f       	sbci	r31, 0xFA	; 250
    1b52:	10 82       	st	Z, r1
		ret = 1;
    1b54:	81 e0       	ldi	r24, 0x01	; 1
    1b56:	89 83       	std	Y+1, r24	; 0x01
	}

	return ret;
    1b58:	89 81       	ldd	r24, Y+1	; 0x01
    1b5a:	8d 83       	std	Y+5, r24	; 0x05
    1b5c:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1b5e:	0f 90       	pop	r0
    1b60:	0f 90       	pop	r0
    1b62:	0f 90       	pop	r0
    1b64:	0f 90       	pop	r0
    1b66:	0f 90       	pop	r0
    1b68:	cf 91       	pop	r28
    1b6a:	df 91       	pop	r29
    1b6c:	08 95       	ret

00001b6e <printHelp>:

#define REVISION "0.7"

void printHelp() {
    1b6e:	df 93       	push	r29
    1b70:	cf 93       	push	r28
    1b72:	cd b7       	in	r28, 0x3d	; 61
    1b74:	de b7       	in	r29, 0x3e	; 62
#ifdef WRITE
	sprintf(buf,
    1b76:	00 d0       	rcall	.+0      	; 0x1b78 <printHelp+0xa>
    1b78:	00 d0       	rcall	.+0      	; 0x1b7a <printHelp+0xc>
    1b7a:	00 d0       	rcall	.+0      	; 0x1b7c <printHelp+0xe>
    1b7c:	ed b7       	in	r30, 0x3d	; 61
    1b7e:	fe b7       	in	r31, 0x3e	; 62
    1b80:	31 96       	adiw	r30, 0x01	; 1
    1b82:	83 e3       	ldi	r24, 0x33	; 51
    1b84:	95 e0       	ldi	r25, 0x05	; 5
    1b86:	91 83       	std	Z+1, r25	; 0x01
    1b88:	80 83       	st	Z, r24
    1b8a:	86 ee       	ldi	r24, 0xE6	; 230
    1b8c:	92 e0       	ldi	r25, 0x02	; 2
    1b8e:	93 83       	std	Z+3, r25	; 0x03
    1b90:	82 83       	std	Z+2, r24	; 0x02
    1b92:	86 e2       	ldi	r24, 0x26	; 38
    1b94:	93 e0       	ldi	r25, 0x03	; 3
    1b96:	95 83       	std	Z+5, r25	; 0x05
    1b98:	84 83       	std	Z+4, r24	; 0x04
    1b9a:	0e 94 ac 00 	call	0x158	; 0x158 <sprintf>
    1b9e:	8d b7       	in	r24, 0x3d	; 61
    1ba0:	9e b7       	in	r25, 0x3e	; 62
    1ba2:	06 96       	adiw	r24, 0x06	; 6
    1ba4:	0f b6       	in	r0, 0x3f	; 63
    1ba6:	f8 94       	cli
    1ba8:	9e bf       	out	0x3e, r25	; 62
    1baa:	0f be       	out	0x3f, r0	; 63
    1bac:	8d bf       	out	0x3d, r24	; 61
			"\n\rGPIB Controller (T/L/C) (Rev.%s) (c) spurtikus.de 2008-2015\n\r",
			REVISION);
	uart_puts(buf);
    1bae:	83 e3       	ldi	r24, 0x33	; 51
    1bb0:	95 e0       	ldi	r25, 0x05	; 5
    1bb2:	0e 94 50 0f 	call	0x1ea0	; 0x1ea0 <uart_puts>
#else
	uart_puts("\n\rGPIB Listener Only (L) (Rev.%s) (c) spurtikus.de 2008-2015\n\r", REVISION);
	uart_puts(buf);
#endif
	uart_puts("Internal commands:\n\r");
    1bb6:	8a e2       	ldi	r24, 0x2A	; 42
    1bb8:	93 e0       	ldi	r25, 0x03	; 3
    1bba:	0e 94 50 0f 	call	0x1ea0	; 0x1ea0 <uart_puts>
	uart_puts(".a <device address> - set primary address of remote device\n\r");
    1bbe:	8f e3       	ldi	r24, 0x3F	; 63
    1bc0:	93 e0       	ldi	r25, 0x03	; 3
    1bc2:	0e 94 50 0f 	call	0x1ea0	; 0x1ea0 <uart_puts>
	uart_puts(".+ <n> - add partner device address to list of known devices.\n\r");
    1bc6:	8c e7       	ldi	r24, 0x7C	; 124
    1bc8:	93 e0       	ldi	r25, 0x03	; 3
    1bca:	0e 94 50 0f 	call	0x1ea0	; 0x1ea0 <uart_puts>
	uart_puts(".- <n> - remove partner device address from list of known devices.\n\r");
    1bce:	8c eb       	ldi	r24, 0xBC	; 188
    1bd0:	93 e0       	ldi	r25, 0x03	; 3
    1bd2:	0e 94 50 0f 	call	0x1ea0	; 0x1ea0 <uart_puts>
	uart_puts(
    1bd6:	81 e0       	ldi	r24, 0x01	; 1
    1bd8:	94 e0       	ldi	r25, 0x04	; 4
    1bda:	0e 94 50 0f 	call	0x1ea0	; 0x1ea0 <uart_puts>
			".s <device address> - set secondary address of of remote device\n\r");
	uart_puts(".h - print help\n\r");
    1bde:	83 e4       	ldi	r24, 0x43	; 67
    1be0:	94 e0       	ldi	r25, 0x04	; 4
    1be2:	0e 94 50 0f 	call	0x1ea0	; 0x1ea0 <uart_puts>
	uart_puts(".i - dump info about GPIB lines\n\r");
    1be6:	85 e5       	ldi	r24, 0x55	; 85
    1be8:	94 e0       	ldi	r25, 0x04	; 4
    1bea:	0e 94 50 0f 	call	0x1ea0	; 0x1ea0 <uart_puts>
}
    1bee:	cf 91       	pop	r28
    1bf0:	df 91       	pop	r29
    1bf2:	08 95       	ret

00001bf4 <__vector_7>:

/**
 * Interrupt Service Routine - do not call directly
 *  This routine is called when the Timer Value TCNT1 reaches the Output Compare Register Value OCR1A
 */ 
ISR(TIMER1_COMPA_vect) {
    1bf4:	1f 92       	push	r1
    1bf6:	0f 92       	push	r0
    1bf8:	0f b6       	in	r0, 0x3f	; 63
    1bfa:	0f 92       	push	r0
    1bfc:	11 24       	eor	r1, r1
    1bfe:	8f 93       	push	r24
    1c00:	df 93       	push	r29
    1c02:	cf 93       	push	r28
    1c04:	cd b7       	in	r28, 0x3d	; 61
    1c06:	de b7       	in	r29, 0x3e	; 62
#if XTAL_CPU % DEBOUNCE
	OCR1A = XTAL_CPU / DEBOUNCE - 1;
#endif
	if (--timer==0) {
    1c08:	80 91 83 05 	lds	r24, 0x0583
    1c0c:	81 50       	subi	r24, 0x01	; 1
    1c0e:	80 93 83 05 	sts	0x0583, r24
    1c12:	80 91 83 05 	lds	r24, 0x0583
    1c16:	88 23       	and	r24, r24
    1c18:	39 f4       	brne	.+14     	; 0x1c28 <__vector_7+0x34>
		timer=(uint8_t) DEBOUNCE;
    1c1a:	10 92 83 05 	sts	0x0583, r1
		s++;
    1c1e:	80 91 84 05 	lds	r24, 0x0584
    1c22:	8f 5f       	subi	r24, 0xFF	; 255
    1c24:	80 93 84 05 	sts	0x0584, r24
#if XTAL_CPU % DEBOUNCE
		OCR1A = XTAL_CPU / DEBOUNCE + XTAL_CPU % DEBOUNCE - 1;
#endif
	}
}
    1c28:	cf 91       	pop	r28
    1c2a:	df 91       	pop	r29
    1c2c:	8f 91       	pop	r24
    1c2e:	0f 90       	pop	r0
    1c30:	0f be       	out	0x3f, r0	; 63
    1c32:	0f 90       	pop	r0
    1c34:	1f 90       	pop	r1
    1c36:	18 95       	reti

00001c38 <timer16_init>:
/**
 * Timer initialisation.
 *  \brief initializes all registers ands sets second value 's' to zero. Timer is immediately
 * started.
 */ 
void timer16_init( void ) {
    1c38:	df 93       	push	r29
    1c3a:	cf 93       	push	r28
    1c3c:	cd b7       	in	r28, 0x3d	; 61
    1c3e:	de b7       	in	r29, 0x3e	; 62

	// OCR1A=XTAL/DEBOUNCE-1 -> Bei Erreichen dieses Wertes (31249) wird die ISR besucht
	// die ISR wird also alle 1/256s aufgerufen. Wenn man dort also bis 256 hochzählt, ist genau
	// 1 Sekunde um! 256 ist der Wert der Variable timer und wird über das define DEBOUNCE festgelegt

	TCCR1B = (1<<CS10) ^ (1<<WGM12);	// Prescaler of 1 | CTC mode
    1c40:	ee e4       	ldi	r30, 0x4E	; 78
    1c42:	f0 e0       	ldi	r31, 0x00	; 0
    1c44:	89 e0       	ldi	r24, 0x09	; 9
    1c46:	80 83       	st	Z, r24
	OCR1A  = F_CPU/DEBOUNCE-1;		// Output compare register value 
    1c48:	ea e4       	ldi	r30, 0x4A	; 74
    1c4a:	f0 e0       	ldi	r31, 0x00	; 0
    1c4c:	81 e1       	ldi	r24, 0x11	; 17
    1c4e:	9a e7       	ldi	r25, 0x7A	; 122
    1c50:	91 83       	std	Z+1, r25	; 0x01
    1c52:	80 83       	st	Z, r24
	TCNT1 = 0; // Start value for timer register
    1c54:	ec e4       	ldi	r30, 0x4C	; 76
    1c56:	f0 e0       	ldi	r31, 0x00	; 0
    1c58:	11 82       	std	Z+1, r1	; 0x01
    1c5a:	10 82       	st	Z, r1
	s=0; // Initialize second value (s) to zero
    1c5c:	10 92 84 05 	sts	0x0584, r1
	timer = (uint8_t)DEBOUNCE; 
    1c60:	10 92 83 05 	sts	0x0583, r1
	TIMSK |= (1<<OCIE1A);		// activate timer interrupts which starts timer run
    1c64:	a9 e5       	ldi	r26, 0x59	; 89
    1c66:	b0 e0       	ldi	r27, 0x00	; 0
    1c68:	e9 e5       	ldi	r30, 0x59	; 89
    1c6a:	f0 e0       	ldi	r31, 0x00	; 0
    1c6c:	80 81       	ld	r24, Z
    1c6e:	80 61       	ori	r24, 0x10	; 16
    1c70:	8c 93       	st	X, r24
}
    1c72:	cf 91       	pop	r28
    1c74:	df 91       	pop	r29
    1c76:	08 95       	ret

00001c78 <__vector_13>:
SIGNAL(UART0_RECEIVE_INTERRUPT)
/*************************************************************************
Function: UART Receive Complete interrupt
Purpose:  called when the UART has received a character
**************************************************************************/
{
    1c78:	1f 92       	push	r1
    1c7a:	0f 92       	push	r0
    1c7c:	0f b6       	in	r0, 0x3f	; 63
    1c7e:	0f 92       	push	r0
    1c80:	11 24       	eor	r1, r1
    1c82:	8f 93       	push	r24
    1c84:	9f 93       	push	r25
    1c86:	ef 93       	push	r30
    1c88:	ff 93       	push	r31
    1c8a:	df 93       	push	r29
    1c8c:	cf 93       	push	r28
    1c8e:	00 d0       	rcall	.+0      	; 0x1c90 <__vector_13+0x18>
    1c90:	00 d0       	rcall	.+0      	; 0x1c92 <__vector_13+0x1a>
    1c92:	cd b7       	in	r28, 0x3d	; 61
    1c94:	de b7       	in	r29, 0x3e	; 62
    unsigned char usr;
    unsigned char lastRxError;
 
 
    /* read UART status register and UART data register */ 
    usr  = UART0_STATUS;
    1c96:	eb e2       	ldi	r30, 0x2B	; 43
    1c98:	f0 e0       	ldi	r31, 0x00	; 0
    1c9a:	80 81       	ld	r24, Z
    1c9c:	8a 83       	std	Y+2, r24	; 0x02
    data = UART0_DATA;
    1c9e:	ec e2       	ldi	r30, 0x2C	; 44
    1ca0:	f0 e0       	ldi	r31, 0x00	; 0
    1ca2:	80 81       	ld	r24, Z
    1ca4:	8b 83       	std	Y+3, r24	; 0x03
    
    /* */
#if defined( AT90_UART )
    lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
#elif defined( ATMEGA_USART )
    lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
    1ca6:	8a 81       	ldd	r24, Y+2	; 0x02
    1ca8:	88 71       	andi	r24, 0x18	; 24
    1caa:	89 83       	std	Y+1, r24	; 0x01
#elif defined ( ATMEGA_UART )
    lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
#endif
        
    /* calculate buffer index */ 
    tmphead = ( UART_RxHead + 1) & UART_RX_BUFFER_MASK;
    1cac:	80 91 cc 04 	lds	r24, 0x04CC
    1cb0:	8f 5f       	subi	r24, 0xFF	; 255
    1cb2:	8f 71       	andi	r24, 0x1F	; 31
    1cb4:	8c 83       	std	Y+4, r24	; 0x04
    
    if ( tmphead == UART_RxTail ) {
    1cb6:	90 91 cd 04 	lds	r25, 0x04CD
    1cba:	8c 81       	ldd	r24, Y+4	; 0x04
    1cbc:	89 17       	cp	r24, r25
    1cbe:	19 f4       	brne	.+6      	; 0x1cc6 <__vector_13+0x4e>
        /* error: receive buffer overflow */
        lastRxError = UART_BUFFER_OVERFLOW >> 8;
    1cc0:	82 e0       	ldi	r24, 0x02	; 2
    1cc2:	89 83       	std	Y+1, r24	; 0x01
    1cc4:	0b c0       	rjmp	.+22     	; 0x1cdc <__vector_13+0x64>
    }else{
        /* store new index */
        UART_RxHead = tmphead;
    1cc6:	8c 81       	ldd	r24, Y+4	; 0x04
    1cc8:	80 93 cc 04 	sts	0x04CC, r24
        /* store received data in buffer */
        UART_RxBuf[tmphead] = data;
    1ccc:	8c 81       	ldd	r24, Y+4	; 0x04
    1cce:	88 2f       	mov	r24, r24
    1cd0:	90 e0       	ldi	r25, 0x00	; 0
    1cd2:	fc 01       	movw	r30, r24
    1cd4:	e6 55       	subi	r30, 0x56	; 86
    1cd6:	fb 4f       	sbci	r31, 0xFB	; 251
    1cd8:	8b 81       	ldd	r24, Y+3	; 0x03
    1cda:	80 83       	st	Z, r24
    }
    UART_LastRxError = lastRxError;   
    1cdc:	89 81       	ldd	r24, Y+1	; 0x01
    1cde:	80 93 ce 04 	sts	0x04CE, r24
}
    1ce2:	0f 90       	pop	r0
    1ce4:	0f 90       	pop	r0
    1ce6:	0f 90       	pop	r0
    1ce8:	0f 90       	pop	r0
    1cea:	cf 91       	pop	r28
    1cec:	df 91       	pop	r29
    1cee:	ff 91       	pop	r31
    1cf0:	ef 91       	pop	r30
    1cf2:	9f 91       	pop	r25
    1cf4:	8f 91       	pop	r24
    1cf6:	0f 90       	pop	r0
    1cf8:	0f be       	out	0x3f, r0	; 63
    1cfa:	0f 90       	pop	r0
    1cfc:	1f 90       	pop	r1
    1cfe:	18 95       	reti

00001d00 <__vector_14>:
SIGNAL(UART0_TRANSMIT_INTERRUPT)
/*************************************************************************
Function: UART Data Register Empty interrupt
Purpose:  called when the UART is ready to transmit the next byte
**************************************************************************/
{
    1d00:	1f 92       	push	r1
    1d02:	0f 92       	push	r0
    1d04:	0f b6       	in	r0, 0x3f	; 63
    1d06:	0f 92       	push	r0
    1d08:	11 24       	eor	r1, r1
    1d0a:	8f 93       	push	r24
    1d0c:	9f 93       	push	r25
    1d0e:	af 93       	push	r26
    1d10:	bf 93       	push	r27
    1d12:	ef 93       	push	r30
    1d14:	ff 93       	push	r31
    1d16:	df 93       	push	r29
    1d18:	cf 93       	push	r28
    1d1a:	0f 92       	push	r0
    1d1c:	cd b7       	in	r28, 0x3d	; 61
    1d1e:	de b7       	in	r29, 0x3e	; 62
    unsigned char tmptail;

    
    if ( UART_TxHead != UART_TxTail) {
    1d20:	90 91 ca 04 	lds	r25, 0x04CA
    1d24:	80 91 cb 04 	lds	r24, 0x04CB
    1d28:	98 17       	cp	r25, r24
    1d2a:	99 f0       	breq	.+38     	; 0x1d52 <__vector_14+0x52>
        /* calculate and store new buffer index */
        tmptail = (UART_TxTail + 1) & UART_TX_BUFFER_MASK;
    1d2c:	80 91 cb 04 	lds	r24, 0x04CB
    1d30:	8f 5f       	subi	r24, 0xFF	; 255
    1d32:	8f 71       	andi	r24, 0x1F	; 31
    1d34:	89 83       	std	Y+1, r24	; 0x01
        UART_TxTail = tmptail;
    1d36:	89 81       	ldd	r24, Y+1	; 0x01
    1d38:	80 93 cb 04 	sts	0x04CB, r24
        /* get one byte from buffer and write it to UART */
        UART0_DATA = UART_TxBuf[tmptail];  /* start transmission */
    1d3c:	ac e2       	ldi	r26, 0x2C	; 44
    1d3e:	b0 e0       	ldi	r27, 0x00	; 0
    1d40:	89 81       	ldd	r24, Y+1	; 0x01
    1d42:	88 2f       	mov	r24, r24
    1d44:	90 e0       	ldi	r25, 0x00	; 0
    1d46:	fc 01       	movw	r30, r24
    1d48:	e6 57       	subi	r30, 0x76	; 118
    1d4a:	fb 4f       	sbci	r31, 0xFB	; 251
    1d4c:	80 81       	ld	r24, Z
    1d4e:	8c 93       	st	X, r24
    1d50:	07 c0       	rjmp	.+14     	; 0x1d60 <__vector_14+0x60>
    }else{
        /* tx buffer empty, disable UDRE interrupt */
        UART0_CONTROL &= ~_BV(UART0_UDRIE);
    1d52:	aa e2       	ldi	r26, 0x2A	; 42
    1d54:	b0 e0       	ldi	r27, 0x00	; 0
    1d56:	ea e2       	ldi	r30, 0x2A	; 42
    1d58:	f0 e0       	ldi	r31, 0x00	; 0
    1d5a:	80 81       	ld	r24, Z
    1d5c:	8f 7d       	andi	r24, 0xDF	; 223
    1d5e:	8c 93       	st	X, r24
    }
}
    1d60:	0f 90       	pop	r0
    1d62:	cf 91       	pop	r28
    1d64:	df 91       	pop	r29
    1d66:	ff 91       	pop	r31
    1d68:	ef 91       	pop	r30
    1d6a:	bf 91       	pop	r27
    1d6c:	af 91       	pop	r26
    1d6e:	9f 91       	pop	r25
    1d70:	8f 91       	pop	r24
    1d72:	0f 90       	pop	r0
    1d74:	0f be       	out	0x3f, r0	; 63
    1d76:	0f 90       	pop	r0
    1d78:	1f 90       	pop	r1
    1d7a:	18 95       	reti

00001d7c <uart_init>:
Purpose:  initialize UART and set baudrate
Input:    baudrate using macro UART_BAUD_SELECT()
Returns:  none
**************************************************************************/
void uart_init(unsigned int baudrate)
{
    1d7c:	df 93       	push	r29
    1d7e:	cf 93       	push	r28
    1d80:	00 d0       	rcall	.+0      	; 0x1d82 <uart_init+0x6>
    1d82:	cd b7       	in	r28, 0x3d	; 61
    1d84:	de b7       	in	r29, 0x3e	; 62
    1d86:	9a 83       	std	Y+2, r25	; 0x02
    1d88:	89 83       	std	Y+1, r24	; 0x01
    UART_TxHead = 0;
    1d8a:	10 92 ca 04 	sts	0x04CA, r1
    UART_TxTail = 0;
    1d8e:	10 92 cb 04 	sts	0x04CB, r1
    UART_RxHead = 0;
    1d92:	10 92 cc 04 	sts	0x04CC, r1
    UART_RxTail = 0;
    1d96:	10 92 cd 04 	sts	0x04CD, r1
    /* enable UART receiver and transmmitter and receive complete interrupt */
    UART0_CONTROL = _BV(RXCIE)|_BV(RXEN)|_BV(TXEN);

#elif defined (ATMEGA_USART)
    /* Set baud rate */
    if ( baudrate & 0x8000 )
    1d9a:	89 81       	ldd	r24, Y+1	; 0x01
    1d9c:	9a 81       	ldd	r25, Y+2	; 0x02
    1d9e:	99 23       	and	r25, r25
    1da0:	4c f4       	brge	.+18     	; 0x1db4 <uart_init+0x38>
    {
    	 UART0_STATUS = (1<<U2X);  //Enable 2x speed 
    1da2:	eb e2       	ldi	r30, 0x2B	; 43
    1da4:	f0 e0       	ldi	r31, 0x00	; 0
    1da6:	82 e0       	ldi	r24, 0x02	; 2
    1da8:	80 83       	st	Z, r24
    	 baudrate &= ~0x8000;
    1daa:	89 81       	ldd	r24, Y+1	; 0x01
    1dac:	9a 81       	ldd	r25, Y+2	; 0x02
    1dae:	9f 77       	andi	r25, 0x7F	; 127
    1db0:	9a 83       	std	Y+2, r25	; 0x02
    1db2:	89 83       	std	Y+1, r24	; 0x01
    }
    UBRRH = (unsigned char)(baudrate>>8);
    1db4:	e0 e4       	ldi	r30, 0x40	; 64
    1db6:	f0 e0       	ldi	r31, 0x00	; 0
    1db8:	89 81       	ldd	r24, Y+1	; 0x01
    1dba:	9a 81       	ldd	r25, Y+2	; 0x02
    1dbc:	89 2f       	mov	r24, r25
    1dbe:	99 27       	eor	r25, r25
    1dc0:	80 83       	st	Z, r24
    UBRRL = (unsigned char) baudrate;
    1dc2:	e9 e2       	ldi	r30, 0x29	; 41
    1dc4:	f0 e0       	ldi	r31, 0x00	; 0
    1dc6:	89 81       	ldd	r24, Y+1	; 0x01
    1dc8:	80 83       	st	Z, r24
   
    /* Enable USART receiver and transmitter and receive complete interrupt */
    UART0_CONTROL = _BV(RXCIE)|(1<<RXEN)|(1<<TXEN);
    1dca:	ea e2       	ldi	r30, 0x2A	; 42
    1dcc:	f0 e0       	ldi	r31, 0x00	; 0
    1dce:	88 e9       	ldi	r24, 0x98	; 152
    1dd0:	80 83       	st	Z, r24
    
    /* Set frame format: asynchronous, 8data, no parity, 1stop bit */
    #ifdef URSEL
    UCSRC = (1<<URSEL)|(3<<UCSZ0);
    1dd2:	e0 e4       	ldi	r30, 0x40	; 64
    1dd4:	f0 e0       	ldi	r31, 0x00	; 0
    1dd6:	86 e8       	ldi	r24, 0x86	; 134
    1dd8:	80 83       	st	Z, r24
    /* Enable UART receiver and transmitter and receive complete interrupt */
    UART0_CONTROL = _BV(RXCIE)|(1<<RXEN)|(1<<TXEN);

#endif

}/* uart_init */
    1dda:	0f 90       	pop	r0
    1ddc:	0f 90       	pop	r0
    1dde:	cf 91       	pop	r28
    1de0:	df 91       	pop	r29
    1de2:	08 95       	ret

00001de4 <uart_getc>:
Purpose:  return byte from ringbuffer  
Returns:  lower byte:  received byte from ringbuffer
          higher byte: last receive error
**************************************************************************/
unsigned int uart_getc(void)
{    
    1de4:	df 93       	push	r29
    1de6:	cf 93       	push	r28
    1de8:	00 d0       	rcall	.+0      	; 0x1dea <uart_getc+0x6>
    1dea:	00 d0       	rcall	.+0      	; 0x1dec <uart_getc+0x8>
    1dec:	cd b7       	in	r28, 0x3d	; 61
    1dee:	de b7       	in	r29, 0x3e	; 62
    unsigned char tmptail;
    unsigned char data;


    if ( UART_RxHead == UART_RxTail ) {
    1df0:	90 91 cc 04 	lds	r25, 0x04CC
    1df4:	80 91 cd 04 	lds	r24, 0x04CD
    1df8:	98 17       	cp	r25, r24
    1dfa:	29 f4       	brne	.+10     	; 0x1e06 <uart_getc+0x22>
        return UART_NO_DATA;   /* no data available */
    1dfc:	80 e0       	ldi	r24, 0x00	; 0
    1dfe:	91 e0       	ldi	r25, 0x01	; 1
    1e00:	9c 83       	std	Y+4, r25	; 0x04
    1e02:	8b 83       	std	Y+3, r24	; 0x03
    1e04:	1d c0       	rjmp	.+58     	; 0x1e40 <uart_getc+0x5c>
    }
    
    /* calculate /store buffer index */
    tmptail = (UART_RxTail + 1) & UART_RX_BUFFER_MASK;
    1e06:	80 91 cd 04 	lds	r24, 0x04CD
    1e0a:	8f 5f       	subi	r24, 0xFF	; 255
    1e0c:	8f 71       	andi	r24, 0x1F	; 31
    1e0e:	8a 83       	std	Y+2, r24	; 0x02
    UART_RxTail = tmptail; 
    1e10:	8a 81       	ldd	r24, Y+2	; 0x02
    1e12:	80 93 cd 04 	sts	0x04CD, r24
    
    /* get data from receive buffer */
    data = UART_RxBuf[tmptail];
    1e16:	8a 81       	ldd	r24, Y+2	; 0x02
    1e18:	88 2f       	mov	r24, r24
    1e1a:	90 e0       	ldi	r25, 0x00	; 0
    1e1c:	fc 01       	movw	r30, r24
    1e1e:	e6 55       	subi	r30, 0x56	; 86
    1e20:	fb 4f       	sbci	r31, 0xFB	; 251
    1e22:	80 81       	ld	r24, Z
    1e24:	89 83       	std	Y+1, r24	; 0x01
    
    return (UART_LastRxError << 8) + data;
    1e26:	80 91 ce 04 	lds	r24, 0x04CE
    1e2a:	88 2f       	mov	r24, r24
    1e2c:	90 e0       	ldi	r25, 0x00	; 0
    1e2e:	38 2f       	mov	r19, r24
    1e30:	22 27       	eor	r18, r18
    1e32:	89 81       	ldd	r24, Y+1	; 0x01
    1e34:	88 2f       	mov	r24, r24
    1e36:	90 e0       	ldi	r25, 0x00	; 0
    1e38:	82 0f       	add	r24, r18
    1e3a:	93 1f       	adc	r25, r19
    1e3c:	9c 83       	std	Y+4, r25	; 0x04
    1e3e:	8b 83       	std	Y+3, r24	; 0x03
    1e40:	8b 81       	ldd	r24, Y+3	; 0x03
    1e42:	9c 81       	ldd	r25, Y+4	; 0x04

}/* uart_getc */
    1e44:	0f 90       	pop	r0
    1e46:	0f 90       	pop	r0
    1e48:	0f 90       	pop	r0
    1e4a:	0f 90       	pop	r0
    1e4c:	cf 91       	pop	r28
    1e4e:	df 91       	pop	r29
    1e50:	08 95       	ret

00001e52 <uart_putc>:
Purpose:  write byte to ringbuffer for transmitting via UART
Input:    byte to be transmitted
Returns:  none          
**************************************************************************/
void uart_putc(unsigned char data)
{
    1e52:	df 93       	push	r29
    1e54:	cf 93       	push	r28
    1e56:	00 d0       	rcall	.+0      	; 0x1e58 <uart_putc+0x6>
    1e58:	cd b7       	in	r28, 0x3d	; 61
    1e5a:	de b7       	in	r29, 0x3e	; 62
    1e5c:	8a 83       	std	Y+2, r24	; 0x02
    unsigned char tmphead;

    
    tmphead  = (UART_TxHead + 1) & UART_TX_BUFFER_MASK;
    1e5e:	80 91 ca 04 	lds	r24, 0x04CA
    1e62:	8f 5f       	subi	r24, 0xFF	; 255
    1e64:	8f 71       	andi	r24, 0x1F	; 31
    1e66:	89 83       	std	Y+1, r24	; 0x01
    
    while ( tmphead == UART_TxTail ){
    1e68:	90 91 cb 04 	lds	r25, 0x04CB
    1e6c:	89 81       	ldd	r24, Y+1	; 0x01
    1e6e:	89 17       	cp	r24, r25
    1e70:	d9 f3       	breq	.-10     	; 0x1e68 <uart_putc+0x16>
        ;/* wait for free space in buffer */
    }
    
    UART_TxBuf[tmphead] = data;
    1e72:	89 81       	ldd	r24, Y+1	; 0x01
    1e74:	88 2f       	mov	r24, r24
    1e76:	90 e0       	ldi	r25, 0x00	; 0
    1e78:	fc 01       	movw	r30, r24
    1e7a:	e6 57       	subi	r30, 0x76	; 118
    1e7c:	fb 4f       	sbci	r31, 0xFB	; 251
    1e7e:	8a 81       	ldd	r24, Y+2	; 0x02
    1e80:	80 83       	st	Z, r24
    UART_TxHead = tmphead;
    1e82:	89 81       	ldd	r24, Y+1	; 0x01
    1e84:	80 93 ca 04 	sts	0x04CA, r24

    /* enable UDRE interrupt */
    UART0_CONTROL    |= _BV(UART0_UDRIE);
    1e88:	aa e2       	ldi	r26, 0x2A	; 42
    1e8a:	b0 e0       	ldi	r27, 0x00	; 0
    1e8c:	ea e2       	ldi	r30, 0x2A	; 42
    1e8e:	f0 e0       	ldi	r31, 0x00	; 0
    1e90:	80 81       	ld	r24, Z
    1e92:	80 62       	ori	r24, 0x20	; 32
    1e94:	8c 93       	st	X, r24

}/* uart_putc */
    1e96:	0f 90       	pop	r0
    1e98:	0f 90       	pop	r0
    1e9a:	cf 91       	pop	r28
    1e9c:	df 91       	pop	r29
    1e9e:	08 95       	ret

00001ea0 <uart_puts>:
Purpose:  transmit string to UART
Input:    string to be transmitted
Returns:  none          
**************************************************************************/
void uart_puts(const char *s )
{
    1ea0:	df 93       	push	r29
    1ea2:	cf 93       	push	r28
    1ea4:	00 d0       	rcall	.+0      	; 0x1ea6 <uart_puts+0x6>
    1ea6:	cd b7       	in	r28, 0x3d	; 61
    1ea8:	de b7       	in	r29, 0x3e	; 62
    1eaa:	9a 83       	std	Y+2, r25	; 0x02
    1eac:	89 83       	std	Y+1, r24	; 0x01
    1eae:	0b c0       	rjmp	.+22     	; 0x1ec6 <uart_puts+0x26>
    while (*s) 
      uart_putc(*s++);
    1eb0:	e9 81       	ldd	r30, Y+1	; 0x01
    1eb2:	fa 81       	ldd	r31, Y+2	; 0x02
    1eb4:	20 81       	ld	r18, Z
    1eb6:	89 81       	ldd	r24, Y+1	; 0x01
    1eb8:	9a 81       	ldd	r25, Y+2	; 0x02
    1eba:	01 96       	adiw	r24, 0x01	; 1
    1ebc:	9a 83       	std	Y+2, r25	; 0x02
    1ebe:	89 83       	std	Y+1, r24	; 0x01
    1ec0:	82 2f       	mov	r24, r18
    1ec2:	0e 94 29 0f 	call	0x1e52	; 0x1e52 <uart_putc>
Input:    string to be transmitted
Returns:  none          
**************************************************************************/
void uart_puts(const char *s )
{
    while (*s) 
    1ec6:	e9 81       	ldd	r30, Y+1	; 0x01
    1ec8:	fa 81       	ldd	r31, Y+2	; 0x02
    1eca:	80 81       	ld	r24, Z
    1ecc:	88 23       	and	r24, r24
    1ece:	81 f7       	brne	.-32     	; 0x1eb0 <uart_puts+0x10>
      uart_putc(*s++);

}/* uart_puts */
    1ed0:	0f 90       	pop	r0
    1ed2:	0f 90       	pop	r0
    1ed4:	cf 91       	pop	r28
    1ed6:	df 91       	pop	r29
    1ed8:	08 95       	ret

00001eda <uart_puts_p>:
Purpose:  transmit string from program memory to UART
Input:    program memory string to be transmitted
Returns:  none
**************************************************************************/
void uart_puts_p(const char *progmem_s )
{
    1eda:	df 93       	push	r29
    1edc:	cf 93       	push	r28
    1ede:	00 d0       	rcall	.+0      	; 0x1ee0 <uart_puts_p+0x6>
    1ee0:	00 d0       	rcall	.+0      	; 0x1ee2 <uart_puts_p+0x8>
    1ee2:	00 d0       	rcall	.+0      	; 0x1ee4 <uart_puts_p+0xa>
    1ee4:	cd b7       	in	r28, 0x3d	; 61
    1ee6:	de b7       	in	r29, 0x3e	; 62
    1ee8:	9d 83       	std	Y+5, r25	; 0x05
    1eea:	8c 83       	std	Y+4, r24	; 0x04
    1eec:	03 c0       	rjmp	.+6      	; 0x1ef4 <uart_puts_p+0x1a>
    register char c;
    
    while ( (c = pgm_read_byte(progmem_s++)) ) 
      uart_putc(c);
    1eee:	8e 81       	ldd	r24, Y+6	; 0x06
    1ef0:	0e 94 29 0f 	call	0x1e52	; 0x1e52 <uart_putc>
**************************************************************************/
void uart_puts_p(const char *progmem_s )
{
    register char c;
    
    while ( (c = pgm_read_byte(progmem_s++)) ) 
    1ef4:	8c 81       	ldd	r24, Y+4	; 0x04
    1ef6:	9d 81       	ldd	r25, Y+5	; 0x05
    1ef8:	9b 83       	std	Y+3, r25	; 0x03
    1efa:	8a 83       	std	Y+2, r24	; 0x02
    1efc:	8c 81       	ldd	r24, Y+4	; 0x04
    1efe:	9d 81       	ldd	r25, Y+5	; 0x05
    1f00:	01 96       	adiw	r24, 0x01	; 1
    1f02:	9d 83       	std	Y+5, r25	; 0x05
    1f04:	8c 83       	std	Y+4, r24	; 0x04
    1f06:	ea 81       	ldd	r30, Y+2	; 0x02
    1f08:	fb 81       	ldd	r31, Y+3	; 0x03
    1f0a:	84 91       	lpm	r24, Z+
    1f0c:	89 83       	std	Y+1, r24	; 0x01
    1f0e:	89 81       	ldd	r24, Y+1	; 0x01
    1f10:	8e 83       	std	Y+6, r24	; 0x06
    1f12:	8e 81       	ldd	r24, Y+6	; 0x06
    1f14:	88 23       	and	r24, r24
    1f16:	59 f7       	brne	.-42     	; 0x1eee <uart_puts_p+0x14>
      uart_putc(c);

}/* uart_puts_p */
    1f18:	26 96       	adiw	r28, 0x06	; 6
    1f1a:	0f b6       	in	r0, 0x3f	; 63
    1f1c:	f8 94       	cli
    1f1e:	de bf       	out	0x3e, r29	; 62
    1f20:	0f be       	out	0x3f, r0	; 63
    1f22:	cd bf       	out	0x3d, r28	; 61
    1f24:	cf 91       	pop	r28
    1f26:	df 91       	pop	r29
    1f28:	08 95       	ret

00001f2a <__prologue_saves__>:
    1f2a:	2f 92       	push	r2
    1f2c:	3f 92       	push	r3
    1f2e:	4f 92       	push	r4
    1f30:	5f 92       	push	r5
    1f32:	6f 92       	push	r6
    1f34:	7f 92       	push	r7
    1f36:	8f 92       	push	r8
    1f38:	9f 92       	push	r9
    1f3a:	af 92       	push	r10
    1f3c:	bf 92       	push	r11
    1f3e:	cf 92       	push	r12
    1f40:	df 92       	push	r13
    1f42:	ef 92       	push	r14
    1f44:	ff 92       	push	r15
    1f46:	0f 93       	push	r16
    1f48:	1f 93       	push	r17
    1f4a:	cf 93       	push	r28
    1f4c:	df 93       	push	r29
    1f4e:	cd b7       	in	r28, 0x3d	; 61
    1f50:	de b7       	in	r29, 0x3e	; 62
    1f52:	ca 1b       	sub	r28, r26
    1f54:	db 0b       	sbc	r29, r27
    1f56:	0f b6       	in	r0, 0x3f	; 63
    1f58:	f8 94       	cli
    1f5a:	de bf       	out	0x3e, r29	; 62
    1f5c:	0f be       	out	0x3f, r0	; 63
    1f5e:	cd bf       	out	0x3d, r28	; 61
    1f60:	09 94       	ijmp

00001f62 <__epilogue_restores__>:
    1f62:	2a 88       	ldd	r2, Y+18	; 0x12
    1f64:	39 88       	ldd	r3, Y+17	; 0x11
    1f66:	48 88       	ldd	r4, Y+16	; 0x10
    1f68:	5f 84       	ldd	r5, Y+15	; 0x0f
    1f6a:	6e 84       	ldd	r6, Y+14	; 0x0e
    1f6c:	7d 84       	ldd	r7, Y+13	; 0x0d
    1f6e:	8c 84       	ldd	r8, Y+12	; 0x0c
    1f70:	9b 84       	ldd	r9, Y+11	; 0x0b
    1f72:	aa 84       	ldd	r10, Y+10	; 0x0a
    1f74:	b9 84       	ldd	r11, Y+9	; 0x09
    1f76:	c8 84       	ldd	r12, Y+8	; 0x08
    1f78:	df 80       	ldd	r13, Y+7	; 0x07
    1f7a:	ee 80       	ldd	r14, Y+6	; 0x06
    1f7c:	fd 80       	ldd	r15, Y+5	; 0x05
    1f7e:	0c 81       	ldd	r16, Y+4	; 0x04
    1f80:	1b 81       	ldd	r17, Y+3	; 0x03
    1f82:	aa 81       	ldd	r26, Y+2	; 0x02
    1f84:	b9 81       	ldd	r27, Y+1	; 0x01
    1f86:	ce 0f       	add	r28, r30
    1f88:	d1 1d       	adc	r29, r1
    1f8a:	0f b6       	in	r0, 0x3f	; 63
    1f8c:	f8 94       	cli
    1f8e:	de bf       	out	0x3e, r29	; 62
    1f90:	0f be       	out	0x3f, r0	; 63
    1f92:	cd bf       	out	0x3d, r28	; 61
    1f94:	ed 01       	movw	r28, r26
    1f96:	08 95       	ret

00001f98 <_exit>:
    1f98:	f8 94       	cli

00001f9a <__stop_program>:
    1f9a:	ff cf       	rjmp	.-2      	; 0x1f9a <__stop_program>
