<def f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='63' ll='66' type='unsigned int llvm::MCRegisterClass::getRegister(unsigned int i) const'/>
<doc f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='61'>/// getRegister - Return the specified register in the class.
  ///</doc>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='84' u='c' c='_ZNK4llvm19TargetRegisterClass11getRegisterEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='1989' u='c' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser19ParseAMDGPURegisterERNS_12RegisterKindERjS3_S3_Pj'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='6216' u='c' c='_ZN12_GLOBAL__N_112ARMAsmParser17fixupGNULDRDAliasEN4llvm9StringRefERNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS5_EEEE'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='931' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand11getGPR32RegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='939' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand13getGPRMM16RegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='947' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand11getGPR64RegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='992' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand12getMSA128RegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='1000' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand13getMSACtrlRegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='1008' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand10getCOP0RegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='1016' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand10getCOP2RegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='1024' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand10getCOP3RegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='1032' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand14getACC64DSPRegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='1040' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand13getHI32DSPRegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='1048' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand13getLO32DSPRegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='1056' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand9getCCRRegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='1064' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand12getHWRegsRegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='1071' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand17getCheriHWRegsRegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='1083' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand11getCheriRegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='1092' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand17getCheriReg0IsDDCEv'/>
