<sld_project_info>
  <project>
    <hash md5_digest_80b="60e97ee1a9622333e6af"/>
  </project>
  <file_info>
    <file device="5CSEMA5F31C6" path="CV_8052.sof" usercode="0xFFFFFFFF"/>
  </file_info>
  <hub_info hub_ir_width="12" ir_width="12" node_addr_width="3" node_count="4"/>
  <node_info>
    <node hpath="Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced" instance_id="0" mfg_id="110" node_id="4" sld_node_info="0x18206E00" version="3">
      <parameters>
        <parameter name="QUAD_SPI_SUPPORT" type="dec" value="1"/>
        <parameter name="NCSO_WIDTH" type="dec" value="1"/>
        <parameter name="OPCODE_REG_WIDTH" type="dec" value="8"/>
        <parameter name="RSTATUS_REG_WIDTH" type="dec" value="16"/>
        <parameter name="RDI_REG_WIDTH" type="dec" value="32"/>
        <parameter name="RSIID_REG_WIDTH" type="dec" value="40"/>
        <parameter name="DATA_REG_WIDTH" type="dec" value="2080"/>
        <parameter name="COUNTER_WIDTH" type="dec" value="12"/>
        <parameter name="SLD_NODE_INFO" type="dec" value="404778496"/>
        <parameter name="AAI_WRITE_WIDTH" type="dec" value="48"/>
        <parameter name="AAI_DATA_WIDTH" type="dec" value="24"/>
        <parameter name="DATA_EN4B_REG_WIDTH" type="dec" value="2088"/>
        <parameter name="DATA_SPEED_REG_WIDTH" type="dec" value="2108"/>
        <parameter name="DATA_SPEED_WRITE_WIDTH" type="dec" value="2096"/>
        <parameter name="DATA_SPEED_EN4B_WRITE_WIDTH" type="dec" value="2104"/>
        <parameter name="CRC_START_COUNT" type="dec" value="33"/>
        <parameter name="CRC_EN4B_START_COUNT" type="dec" value="41"/>
        <parameter name="CRC_END_COUNT" type="dec" value="2081"/>
        <parameter name="CRC_EN4B_END_COUNT" type="dec" value="2089"/>
        <parameter name="CRC_DATA_WIDTH" type="dec" value="16"/>
        <parameter name="CRC_STORAGE_WIDTH" type="dec" value="8192"/>
        <parameter name=" constraint(scein)" type="string" value="0 downto 0"/>
      </parameters>
      <inputs>
        <port name="data0out" source="Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_7:asmi_inst"/>
        <port name="data1out" source="Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_7:asmi_inst"/>
        <port name="data2out" source="Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_7:asmi_inst"/>
        <port name="data3out" source="Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_7:asmi_inst"/>
        <port name="asmi_access_granted" source="Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|asmi_access_granted"/>
        <port name="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_ir_in_0_" source="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_ir_in_0_"/>
        <port name="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_ir_in_1_" source="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_ir_in_1_"/>
        <port name="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_ir_in_2_" source="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_ir_in_2_"/>
        <port name="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_ir_in_3_" source="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_ir_in_3_"/>
        <port name="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_ir_in_4_" source="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_ir_in_4_"/>
        <port name="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_ir_in_5_" source="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_ir_in_5_"/>
        <port name="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_ir_in_6_" source="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_ir_in_6_"/>
        <port name="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_ir_in_7_" source="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_ir_in_7_"/>
        <port name="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_ir_in_8_" source="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_ir_in_8_"/>
        <port name="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_ir_in_9_" source="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_ir_in_9_"/>
        <port name="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_ir_in_10_" source="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_ir_in_10_"/>
        <port name="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_ir_in_11_" source="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_ir_in_11_"/>
        <port name="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_tdi" source="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_tdi"/>
        <port name="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_raw_tck" source="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_raw_tck"/>
        <port name="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_usr1" source="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_usr1"/>
        <port name="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_jtag_state_sdrs" source="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_jtag_state_sdrs"/>
        <port name="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_jtag_state_sdr" source="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_jtag_state_sdr"/>
        <port name="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_jtag_state_udr" source="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_jtag_state_udr"/>
        <port name="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_jtag_state_rti" source="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_jtag_state_rti"/>
      </inputs>
      <outputs>
        <port name="dclkin"/>
        <port name="scein[0]"/>
        <port name="sdoin"/>
        <port name="data1in"/>
        <port name="data2in"/>
        <port name="data3in"/>
        <port name="data0oe"/>
        <port name="data1oe"/>
        <port name="data2oe"/>
        <port name="data3oe"/>
        <port name="asmi_access_request"/>
        <port name="asmi_access_request"/>
        <port name="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_ir_out_0_"/>
        <port name="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_ir_out_1_"/>
        <port name="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_ir_out_2_"/>
        <port name="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_ir_out_3_"/>
        <port name="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_ir_out_4_"/>
        <port name="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_ir_out_5_"/>
        <port name="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_ir_out_6_"/>
        <port name="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_ir_out_7_"/>
        <port name="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_ir_out_8_"/>
        <port name="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_ir_out_9_"/>
        <port name="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_ir_out_10_"/>
        <port name="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_ir_out_11_"/>
        <port name="jtag.bp.SPI_FLASH_altserial_flash_loader_component__ENHANCED_PGM_QUAD_sfl_inst_enhanced_tdo"/>
      </outputs>
    </node>
    <node hpath="SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="0" mfg_id="110" node_id="3" sld_node_info="0x8186E00" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="32768"/>
        <parameter name="widthad" type="unknown" value="15"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1129268293"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|altsyncram_lre2:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|altsyncram_lre2:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|altsyncram_lre2:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|altsyncram_lre2:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|altsyncram_lre2:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|altsyncram_lre2:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|altsyncram_lre2:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|altsyncram_lre2:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.ram1b_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.ram1b_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.ram1b_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.ram1b_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.ram1b_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.ram1b_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.ram1b_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.ram1b_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.ram1b_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.ram1b_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.ram1b_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.ram1b_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.ram1b_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.ram1b_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.ram1b_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.ram1b_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.ram1b_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.ram1b_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.ram1b_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.ram1b_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.ram1b_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.ram1b_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.ram1b_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.ram1b_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.ram1b_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.ram1b_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.ram1b_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.ram1b_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.ram1b_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.ram1b_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="address[5]"/>
        <port name="address[6]"/>
        <port name="address[7]"/>
        <port name="address[8]"/>
        <port name="address[9]"/>
        <port name="address[10]"/>
        <port name="address[11]"/>
        <port name="address[12]"/>
        <port name="address[13]"/>
        <port name="address[14]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.ram1b_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.ram1b_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.ram1b_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.ram1b_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.ram1b_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.ram1b_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_8cj1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="1" mfg_id="110" node_id="3" sld_node_info="0x8186E01" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="32768"/>
        <parameter name="widthad" type="unknown" value="15"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1480868180"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_8cj1:auto_generated|altsyncram_lre2:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_8cj1:auto_generated|altsyncram_lre2:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_8cj1:auto_generated|altsyncram_lre2:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_8cj1:auto_generated|altsyncram_lre2:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_8cj1:auto_generated|altsyncram_lre2:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_8cj1:auto_generated|altsyncram_lre2:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_8cj1:auto_generated|altsyncram_lre2:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_8cj1:auto_generated|altsyncram_lre2:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.ram2b_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.ram2b_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.ram2b_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.ram2b_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.ram2b_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.ram2b_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.ram2b_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.ram2b_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.ram2b_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.ram2b_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.ram2b_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.ram2b_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.ram2b_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.ram2b_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.ram2b_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.ram2b_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.ram2b_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.ram2b_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.ram2b_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.ram2b_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.ram2b_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.ram2b_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.ram2b_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.ram2b_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.ram2b_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.ram2b_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.ram2b_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.ram2b_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.ram2b_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.ram2b_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="address[5]"/>
        <port name="address[6]"/>
        <port name="address[7]"/>
        <port name="address[8]"/>
        <port name="address[9]"/>
        <port name="address[10]"/>
        <port name="address[11]"/>
        <port name="address[12]"/>
        <port name="address[13]"/>
        <port name="address[14]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.ram2b_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.ram2b_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.ram2b_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.ram2b_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.ram2b_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.ram2b_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_jbj1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="2" mfg_id="110" node_id="3" sld_node_info="0x8186E02" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="16384"/>
        <parameter name="widthad" type="unknown" value="14"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1145389653"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_jbj1:auto_generated|altsyncram_bre2:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_jbj1:auto_generated|altsyncram_bre2:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_jbj1:auto_generated|altsyncram_bre2:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_jbj1:auto_generated|altsyncram_bre2:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_jbj1:auto_generated|altsyncram_bre2:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_jbj1:auto_generated|altsyncram_bre2:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_jbj1:auto_generated|altsyncram_bre2:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_jbj1:auto_generated|altsyncram_bre2:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.ram3b_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.ram3b_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.ram3b_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.ram3b_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.ram3b_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.ram3b_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.ram3b_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.ram3b_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.ram3b_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.ram3b_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.ram3b_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.ram3b_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.ram3b_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.ram3b_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.ram3b_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.ram3b_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.ram3b_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.ram3b_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.ram3b_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.ram3b_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.ram3b_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.ram3b_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.ram3b_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.ram3b_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.ram3b_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.ram3b_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.ram3b_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.ram3b_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.ram3b_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.ram3b_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="address[5]"/>
        <port name="address[6]"/>
        <port name="address[7]"/>
        <port name="address[8]"/>
        <port name="address[9]"/>
        <port name="address[10]"/>
        <port name="address[11]"/>
        <port name="address[12]"/>
        <port name="address[13]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.ram3b_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.ram3b_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.ram3b_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.ram3b_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.ram3b_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.ram3b_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
  </node_info>
  <sld_infos>
    <sld_info hpath="sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:instrumentation_fabric" library="alt_sld_fab" name="instrumentation_fabric">
      <assignment_values>
        <assignment_value text="QSYS_NAME alt_sld_fab HAS_SOPCINFO 1"/>
      </assignment_values>
      <parameters/>
    </sld_info>
  </sld_infos>
</sld_project_info>
