==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 6ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 0.1ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12t-csg325-1Q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './source/course_prj.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 3468 ; free virtual = 8224
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 3468 ; free virtual = 8224
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 3465 ; free virtual = 8223
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'filter' into 'gauss_blur' (./source/course_prj.c:75) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 3466 ; free virtual = 8223
INFO: [XFORM 203-102] Partitioning array 'part_buffer' (./source/course_prj.c:44) in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'filter' into 'gauss_blur' (./source/course_prj.c:75) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./source/course_prj.c:46:47) to (./source/course_prj.c:54:17) in function 'gauss_blur'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'gauss_blur' (./source/course_prj.c:31)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 3447 ; free virtual = 8206
INFO: [HLS 200-472] Inferring partial write operation for 'kernel' (./source/course_prj.c:40:4)
INFO: [HLS 200-472] Inferring partial write operation for 'window' (./source/course_prj.c:55:5)
INFO: [HLS 200-472] Inferring partial write operation for 'window' (./source/course_prj.c:56:5)
INFO: [HLS 200-472] Inferring partial write operation for 'window' (./source/course_prj.c:61:5)
INFO: [HLS 200-472] Inferring partial write operation for 'part_buffer[0]' (./source/course_prj.c:62:5)
INFO: [HLS 200-472] Inferring partial write operation for 'part_buffer[1]' (./source/course_prj.c:63:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 3446 ; free virtual = 8205
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'gauss_blur' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gauss_blur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.08 seconds; current allocated memory: 91.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 92.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gauss_blur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'gauss_blur/inImage' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gauss_blur/gauss_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gauss_blur/outImage' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'gauss_blur' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'gauss_blur_part_buffer_0' to 'gauss_blur_part_bbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gauss_blur_part_buffer_1' to 'gauss_blur_part_bcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gauss_blur_mac_muladd_8ns_8ns_32ns_32_3_1' to 'gauss_blur_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'gauss_blur_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gauss_blur'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 93.401 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 172.70 MHz
INFO: [RTMG 210-278] Implementing memory 'gauss_blur_window_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'gauss_blur_kernel_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'gauss_blur_part_bbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 3438 ; free virtual = 8200
INFO: [VHDL 208-304] Generating VHDL RTL for gauss_blur.
INFO: [VLOG 209-307] Generating Verilog RTL for gauss_blur.
INFO: [HLS 200-10] Creating and opening solution '/home/sokrat/project/learn/Hybridsystem/KP_01502_10/course_prj/sol2'.
INFO: [HLS 200-10] Cleaning up the solution database.
