{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 18 21:57:27 2022 " "Info: Processing started: Fri Feb 18 21:57:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off kx9016 -c kx9016 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off kx9016 -c kx9016 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 632 1080 1248 648 "CLK" "" } { 624 1248 1296 640 "CLK" "" } { -112 1472 1488 -63 "CLK" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "STEP " "Info: Assuming node \"STEP\" is an undefined clock" {  } { { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 600 1080 1248 616 "STEP" "" } { 592 1248 1296 608 "STEP" "" } { 312 1808 1824 368 "STEP" "" } { -96 1512 1528 -62 "STEP" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STEP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "61 " "Warning: Found 61 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst19 " "Info: Detected gated clock \"inst19\" as buffer" {  } { { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -72 944 1008 -24 "inst19" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.reset1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.reset1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.reset1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst18 " "Info: Detected gated clock \"inst18\" as buffer" {  } { { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 128 680 744 176 "inst18" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr6~5 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr6~5\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 103 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr6~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.jmpeq1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.jmpeq1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.jmpeq1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.loadI2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.loadI2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.loadI2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.jmplt1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.jmplt1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.jmplt1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.incPC " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.incPC\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.incPC" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.and4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.and4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.and4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.add4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.add4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.add4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.or4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.or4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.or4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.xor4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.xor4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.xor4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.loadPc2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.loadPc2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.loadPc2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.incPc3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.incPc3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.incPc3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.reset3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.reset3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.reset3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.loadI6 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.loadI6\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.loadI6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.load3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.load3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.load3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst21 " "Info: Detected gated clock \"inst21\" as buffer" {  } { { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 264 1568 1632 312 "inst21" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst20 " "Info: Detected gated clock \"inst20\" as buffer" {  } { { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 384 1216 1280 432 "inst20" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.or3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.or3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.or3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.dec2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.dec2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.dec2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.xor3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.xor3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.xor3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.add3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.add3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.add3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.and3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.and3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.and3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.rotr1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.rotr1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.rotr1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.not2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.not2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.not2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.shftl1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.shftl1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.shftl1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.rotl1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.rotl1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.rotl1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.shftr1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.shftr1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.shftr1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.sub3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.sub3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.sub3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.move1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.move1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.move1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.jmp1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.jmp1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.jmp1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr6~0 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr6~0\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 103 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.jmpgt1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.jmpgt1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.jmpgt1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.jmplte1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.jmplte1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.jmplte1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.move2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.move2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.move2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.shftr2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.shftr2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.shftr2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.shftl2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.shftl2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.shftl2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.inc4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.inc4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.inc4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|Selector7~0 " "Info: Detected gated clock \"CONTRLA:inst5\|Selector7~0\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 103 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|Selector7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.sub4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.sub4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.sub4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.rotl2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.rotl2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.rotl2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.not4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.not4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.not4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.rotr2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.rotr2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.rotr2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.dec4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.dec4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.dec4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr14~5 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr14~5\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 103 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr14~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "REGA_V:inst10\|c_out\[15\] " "Info: Detected ripple clock \"REGA_V:inst10\|c_out\[15\]\" as buffer" {  } { { "REGA_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGA_V.vhd" 16 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "REGA_V:inst10\|c_out\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr6~3 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr6~3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 103 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr6~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr6~2 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr6~2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 103 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr6~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.inc2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.inc2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.inc2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "REGT_V:inst11\|v1\[2\]~0 " "Info: Detected gated clock \"REGT_V:inst11\|v1\[2\]~0\" as buffer" {  } { { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 19 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "REGT_V:inst11\|v1\[2\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr6~1 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr6~1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 103 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr6~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr11~4 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr11~4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 103 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr11~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|Selector7~1 " "Info: Detected gated clock \"CONTRLA:inst5\|Selector7~1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 103 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|Selector7~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr11~5 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr11~5\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 103 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr11~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP2:inst17\|inst1 " "Info: Detected ripple clock \"STEP2:inst17\|inst1\" as buffer" {  } { { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/STEP2.bdf" { { 168 440 504 248 "inst1" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STEP2:inst17\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP2:inst17\|inst2 " "Info: Detected ripple clock \"STEP2:inst17\|inst2\" as buffer" {  } { { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/STEP2.bdf" { { 168 560 624 248 "inst2" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STEP2:inst17\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr6~4 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr6~4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 103 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr6~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STEP2:inst17\|inst3 " "Info: Detected gated clock \"STEP2:inst17\|inst3\" as buffer" {  } { { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/STEP2.bdf" { { 168 136 200 216 "inst3" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STEP2:inst17\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP2:inst17\|inst " "Info: Detected ripple clock \"STEP2:inst17\|inst\" as buffer" {  } { { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/STEP2.bdf" { { 168 328 392 248 "inst" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STEP2:inst17\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.store3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.store3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.store3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register REG16A_V:inst2\|c_out\[4\] register REGT_V:inst11\|v1\[2\] 105.97 MHz 9.437 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 105.97 MHz between source register \"REG16A_V:inst2\|c_out\[4\]\" and destination register \"REGT_V:inst11\|v1\[2\]\" (period= 9.437 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.031 ns + Longest register register " "Info: + Longest register to register delay is 11.031 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG16A_V:inst2\|c_out\[4\] 1 REG LCFF_X29_Y24_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y24_N17; Fanout = 2; REG Node = 'REG16A_V:inst2\|c_out\[4\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG16A_V:inst2|c_out[4] } "NODE_NAME" } } { "REG16A_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.525 ns) + CELL(0.420 ns) 0.945 ns CONTRLA:inst5\|Selector6~0 2 COMB LCCOMB_X29_Y24_N22 1 " "Info: 2: + IC(0.525 ns) + CELL(0.420 ns) = 0.945 ns; Loc. = LCCOMB_X29_Y24_N22; Fanout = 1; COMB Node = 'CONTRLA:inst5\|Selector6~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.945 ns" { REG16A_V:inst2|c_out[4] CONTRLA:inst5|Selector6~0 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.150 ns) 1.759 ns CONTRLA:inst5\|Selector6~1 3 COMB LCCOMB_X29_Y24_N18 49 " "Info: 3: + IC(0.664 ns) + CELL(0.150 ns) = 1.759 ns; Loc. = LCCOMB_X29_Y24_N18; Fanout = 49; COMB Node = 'CONTRLA:inst5\|Selector6~1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.814 ns" { CONTRLA:inst5|Selector6~0 CONTRLA:inst5|Selector6~1 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.437 ns) 3.034 ns REG_AR7:inst8\|ramdata~158 4 COMB LCCOMB_X29_Y21_N2 1 " "Info: 4: + IC(0.838 ns) + CELL(0.437 ns) = 3.034 ns; Loc. = LCCOMB_X29_Y21_N2; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~158'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.275 ns" { CONTRLA:inst5|Selector6~1 REG_AR7:inst8|ramdata~158 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.150 ns) 3.901 ns REG_AR7:inst8\|ramdata~159 5 COMB LCCOMB_X28_Y22_N8 1 " "Info: 5: + IC(0.717 ns) + CELL(0.150 ns) = 3.901 ns; Loc. = LCCOMB_X28_Y22_N8; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~159'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.867 ns" { REG_AR7:inst8|ramdata~158 REG_AR7:inst8|ramdata~159 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.271 ns) 4.420 ns REG_AR7:inst8\|ramdata~162 6 COMB LCCOMB_X28_Y22_N28 3 " "Info: 6: + IC(0.248 ns) + CELL(0.271 ns) = 4.420 ns; Loc. = LCCOMB_X28_Y22_N28; Fanout = 3; COMB Node = 'REG_AR7:inst8\|ramdata~162'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.519 ns" { REG_AR7:inst8|ramdata~159 REG_AR7:inst8|ramdata~162 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.150 ns) 5.556 ns REGT_V:inst11\|c_out\[1\]~11 7 COMB LCCOMB_X24_Y23_N10 24 " "Info: 7: + IC(0.986 ns) + CELL(0.150 ns) = 5.556 ns; Loc. = LCCOMB_X24_Y23_N10; Fanout = 24; COMB Node = 'REGT_V:inst11\|c_out\[1\]~11'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.136 ns" { REG_AR7:inst8|ramdata~162 REGT_V:inst11|c_out[1]~11 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.414 ns) 6.242 ns ALU_V:inst1\|Add0~24 8 COMB LCCOMB_X24_Y23_N20 2 " "Info: 8: + IC(0.272 ns) + CELL(0.414 ns) = 6.242 ns; Loc. = LCCOMB_X24_Y23_N20; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~24'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.686 ns" { REGT_V:inst11|c_out[1]~11 ALU_V:inst1|Add0~24 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.652 ns ALU_V:inst1\|Add0~25 9 COMB LCCOMB_X24_Y23_N22 1 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 6.652 ns; Loc. = LCCOMB_X24_Y23_N22; Fanout = 1; COMB Node = 'ALU_V:inst1\|Add0~25'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU_V:inst1|Add0~24 ALU_V:inst1|Add0~25 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.150 ns) 7.750 ns ALU_V:inst1\|Add0~98 10 COMB LCCOMB_X22_Y21_N8 1 " "Info: 10: + IC(0.948 ns) + CELL(0.150 ns) = 7.750 ns; Loc. = LCCOMB_X22_Y21_N8; Fanout = 1; COMB Node = 'ALU_V:inst1\|Add0~98'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.098 ns" { ALU_V:inst1|Add0~25 ALU_V:inst1|Add0~98 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.245 ns) 8.901 ns ALU_V:inst1\|Add0~99 11 COMB LCCOMB_X28_Y21_N4 5 " "Info: 11: + IC(0.906 ns) + CELL(0.245 ns) = 8.901 ns; Loc. = LCCOMB_X28_Y21_N4; Fanout = 5; COMB Node = 'ALU_V:inst1\|Add0~99'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.151 ns" { ALU_V:inst1|Add0~98 ALU_V:inst1|Add0~99 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.150 ns) 10.068 ns SFT4A:inst12\|Mux13~0 12 COMB LCCOMB_X25_Y25_N28 1 " "Info: 12: + IC(1.017 ns) + CELL(0.150 ns) = 10.068 ns; Loc. = LCCOMB_X25_Y25_N28; Fanout = 1; COMB Node = 'SFT4A:inst12\|Mux13~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.167 ns" { ALU_V:inst1|Add0~99 SFT4A:inst12|Mux13~0 } "NODE_NAME" } } { "SFT4A.vhd" "" { Text "D:/Documents/Thesis/kx9016/SFT4A.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.150 ns) 10.947 ns SFT4A:inst12\|Mux13~1 13 COMB LCCOMB_X25_Y21_N14 1 " "Info: 13: + IC(0.729 ns) + CELL(0.150 ns) = 10.947 ns; Loc. = LCCOMB_X25_Y21_N14; Fanout = 1; COMB Node = 'SFT4A:inst12\|Mux13~1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.879 ns" { SFT4A:inst12|Mux13~0 SFT4A:inst12|Mux13~1 } "NODE_NAME" } } { "SFT4A.vhd" "" { Text "D:/Documents/Thesis/kx9016/SFT4A.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 11.031 ns REGT_V:inst11\|v1\[2\] 14 REG LCFF_X25_Y21_N15 1 " "Info: 14: + IC(0.000 ns) + CELL(0.084 ns) = 11.031 ns; Loc. = LCFF_X25_Y21_N15; Fanout = 1; REG Node = 'REGT_V:inst11\|v1\[2\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { SFT4A:inst12|Mux13~1 REGT_V:inst11|v1[2] } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.181 ns ( 28.84 % ) " "Info: Total cell delay = 3.181 ns ( 28.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.850 ns ( 71.16 % ) " "Info: Total interconnect delay = 7.850 ns ( 71.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "11.031 ns" { REG16A_V:inst2|c_out[4] CONTRLA:inst5|Selector6~0 CONTRLA:inst5|Selector6~1 REG_AR7:inst8|ramdata~158 REG_AR7:inst8|ramdata~159 REG_AR7:inst8|ramdata~162 REGT_V:inst11|c_out[1]~11 ALU_V:inst1|Add0~24 ALU_V:inst1|Add0~25 ALU_V:inst1|Add0~98 ALU_V:inst1|Add0~99 SFT4A:inst12|Mux13~0 SFT4A:inst12|Mux13~1 REGT_V:inst11|v1[2] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "11.031 ns" { REG16A_V:inst2|c_out[4] {} CONTRLA:inst5|Selector6~0 {} CONTRLA:inst5|Selector6~1 {} REG_AR7:inst8|ramdata~158 {} REG_AR7:inst8|ramdata~159 {} REG_AR7:inst8|ramdata~162 {} REGT_V:inst11|c_out[1]~11 {} ALU_V:inst1|Add0~24 {} ALU_V:inst1|Add0~25 {} ALU_V:inst1|Add0~98 {} ALU_V:inst1|Add0~99 {} SFT4A:inst12|Mux13~0 {} SFT4A:inst12|Mux13~1 {} REGT_V:inst11|v1[2] {} } { 0.000ns 0.525ns 0.664ns 0.838ns 0.717ns 0.248ns 0.986ns 0.272ns 0.000ns 0.948ns 0.906ns 1.017ns 0.729ns 0.000ns } { 0.000ns 0.420ns 0.150ns 0.437ns 0.150ns 0.271ns 0.150ns 0.414ns 0.410ns 0.150ns 0.245ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.808 ns - Smallest " "Info: - Smallest clock skew is 1.808 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 9.523 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 9.523 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns CLK 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 632 1080 1248 648 "CLK" "" } { 624 1248 1296 640 "CLK" "" } { -112 1472 1488 -63 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.754 ns) + CELL(0.149 ns) 2.755 ns STEP2:inst17\|inst3 2 COMB LCCOMB_X22_Y22_N10 3 " "Info: 2: + IC(1.754 ns) + CELL(0.149 ns) = 2.755 ns; Loc. = LCCOMB_X22_Y22_N10; Fanout = 3; COMB Node = 'STEP2:inst17\|inst3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.903 ns" { CLK STEP2:inst17|inst3 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/STEP2.bdf" { { 168 136 200 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.787 ns) 3.770 ns STEP2:inst17\|inst1 3 REG LCFF_X22_Y22_N21 8 " "Info: 3: + IC(0.228 ns) + CELL(0.787 ns) = 3.770 ns; Loc. = LCFF_X22_Y22_N21; Fanout = 8; REG Node = 'STEP2:inst17\|inst1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.015 ns" { STEP2:inst17|inst3 STEP2:inst17|inst1 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/STEP2.bdf" { { 168 440 504 248 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.935 ns) + CELL(0.438 ns) 6.143 ns inst20 4 COMB LCCOMB_X21_Y24_N22 1 " "Info: 4: + IC(1.935 ns) + CELL(0.438 ns) = 6.143 ns; Loc. = LCCOMB_X21_Y24_N22; Fanout = 1; COMB Node = 'inst20'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.373 ns" { STEP2:inst17|inst1 inst20 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 384 1216 1280 432 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.817 ns) + CELL(0.000 ns) 7.960 ns inst20~clkctrl 5 COMB CLKCTRL_G10 16 " "Info: 5: + IC(1.817 ns) + CELL(0.000 ns) = 7.960 ns; Loc. = CLKCTRL_G10; Fanout = 16; COMB Node = 'inst20~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.817 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 384 1216 1280 432 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 9.523 ns REGT_V:inst11\|v1\[2\] 6 REG LCFF_X25_Y21_N15 1 " "Info: 6: + IC(1.026 ns) + CELL(0.537 ns) = 9.523 ns; Loc. = LCFF_X25_Y21_N15; Fanout = 1; REG Node = 'REGT_V:inst11\|v1\[2\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.563 ns" { inst20~clkctrl REGT_V:inst11|v1[2] } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.763 ns ( 29.01 % ) " "Info: Total cell delay = 2.763 ns ( 29.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.760 ns ( 70.99 % ) " "Info: Total interconnect delay = 6.760 ns ( 70.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.523 ns" { CLK STEP2:inst17|inst3 STEP2:inst17|inst1 inst20 inst20~clkctrl REGT_V:inst11|v1[2] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.523 ns" { CLK {} CLK~combout {} STEP2:inst17|inst3 {} STEP2:inst17|inst1 {} inst20 {} inst20~clkctrl {} REGT_V:inst11|v1[2] {} } { 0.000ns 0.000ns 1.754ns 0.228ns 1.935ns 1.817ns 1.026ns } { 0.000ns 0.852ns 0.149ns 0.787ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.715 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 7.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns CLK 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 632 1080 1248 648 "CLK" "" } { 624 1248 1296 640 "CLK" "" } { -112 1472 1488 -63 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.754 ns) + CELL(0.149 ns) 2.755 ns STEP2:inst17\|inst3 2 COMB LCCOMB_X22_Y22_N10 3 " "Info: 2: + IC(1.754 ns) + CELL(0.149 ns) = 2.755 ns; Loc. = LCCOMB_X22_Y22_N10; Fanout = 3; COMB Node = 'STEP2:inst17\|inst3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.903 ns" { CLK STEP2:inst17|inst3 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/STEP2.bdf" { { 168 136 200 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.787 ns) 3.770 ns STEP2:inst17\|inst1 3 REG LCFF_X22_Y22_N21 8 " "Info: 3: + IC(0.228 ns) + CELL(0.787 ns) = 3.770 ns; Loc. = LCFF_X22_Y22_N21; Fanout = 8; REG Node = 'STEP2:inst17\|inst1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.015 ns" { STEP2:inst17|inst3 STEP2:inst17|inst1 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/STEP2.bdf" { { 168 440 504 248 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.438 ns) 4.571 ns inst21 4 COMB LCCOMB_X22_Y22_N4 1 " "Info: 4: + IC(0.363 ns) + CELL(0.438 ns) = 4.571 ns; Loc. = LCCOMB_X22_Y22_N4; Fanout = 1; COMB Node = 'inst21'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.801 ns" { STEP2:inst17|inst1 inst21 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 264 1568 1632 312 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.580 ns) + CELL(0.000 ns) 6.151 ns inst21~clkctrl 5 COMB CLKCTRL_G2 11 " "Info: 5: + IC(1.580 ns) + CELL(0.000 ns) = 6.151 ns; Loc. = CLKCTRL_G2; Fanout = 11; COMB Node = 'inst21~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.580 ns" { inst21 inst21~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 264 1568 1632 312 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 7.715 ns REG16A_V:inst2\|c_out\[4\] 6 REG LCFF_X29_Y24_N17 2 " "Info: 6: + IC(1.027 ns) + CELL(0.537 ns) = 7.715 ns; Loc. = LCFF_X29_Y24_N17; Fanout = 2; REG Node = 'REG16A_V:inst2\|c_out\[4\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.564 ns" { inst21~clkctrl REG16A_V:inst2|c_out[4] } "NODE_NAME" } } { "REG16A_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.763 ns ( 35.81 % ) " "Info: Total cell delay = 2.763 ns ( 35.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.952 ns ( 64.19 % ) " "Info: Total interconnect delay = 4.952 ns ( 64.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "7.715 ns" { CLK STEP2:inst17|inst3 STEP2:inst17|inst1 inst21 inst21~clkctrl REG16A_V:inst2|c_out[4] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "7.715 ns" { CLK {} CLK~combout {} STEP2:inst17|inst3 {} STEP2:inst17|inst1 {} inst21 {} inst21~clkctrl {} REG16A_V:inst2|c_out[4] {} } { 0.000ns 0.000ns 1.754ns 0.228ns 0.363ns 1.580ns 1.027ns } { 0.000ns 0.852ns 0.149ns 0.787ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.523 ns" { CLK STEP2:inst17|inst3 STEP2:inst17|inst1 inst20 inst20~clkctrl REGT_V:inst11|v1[2] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.523 ns" { CLK {} CLK~combout {} STEP2:inst17|inst3 {} STEP2:inst17|inst1 {} inst20 {} inst20~clkctrl {} REGT_V:inst11|v1[2] {} } { 0.000ns 0.000ns 1.754ns 0.228ns 1.935ns 1.817ns 1.026ns } { 0.000ns 0.852ns 0.149ns 0.787ns 0.438ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "7.715 ns" { CLK STEP2:inst17|inst3 STEP2:inst17|inst1 inst21 inst21~clkctrl REG16A_V:inst2|c_out[4] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "7.715 ns" { CLK {} CLK~combout {} STEP2:inst17|inst3 {} STEP2:inst17|inst1 {} inst21 {} inst21~clkctrl {} REG16A_V:inst2|c_out[4] {} } { 0.000ns 0.000ns 1.754ns 0.228ns 0.363ns 1.580ns 1.027ns } { 0.000ns 0.852ns 0.149ns 0.787ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "REG16A_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "11.031 ns" { REG16A_V:inst2|c_out[4] CONTRLA:inst5|Selector6~0 CONTRLA:inst5|Selector6~1 REG_AR7:inst8|ramdata~158 REG_AR7:inst8|ramdata~159 REG_AR7:inst8|ramdata~162 REGT_V:inst11|c_out[1]~11 ALU_V:inst1|Add0~24 ALU_V:inst1|Add0~25 ALU_V:inst1|Add0~98 ALU_V:inst1|Add0~99 SFT4A:inst12|Mux13~0 SFT4A:inst12|Mux13~1 REGT_V:inst11|v1[2] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "11.031 ns" { REG16A_V:inst2|c_out[4] {} CONTRLA:inst5|Selector6~0 {} CONTRLA:inst5|Selector6~1 {} REG_AR7:inst8|ramdata~158 {} REG_AR7:inst8|ramdata~159 {} REG_AR7:inst8|ramdata~162 {} REGT_V:inst11|c_out[1]~11 {} ALU_V:inst1|Add0~24 {} ALU_V:inst1|Add0~25 {} ALU_V:inst1|Add0~98 {} ALU_V:inst1|Add0~99 {} SFT4A:inst12|Mux13~0 {} SFT4A:inst12|Mux13~1 {} REGT_V:inst11|v1[2] {} } { 0.000ns 0.525ns 0.664ns 0.838ns 0.717ns 0.248ns 0.986ns 0.272ns 0.000ns 0.948ns 0.906ns 1.017ns 0.729ns 0.000ns } { 0.000ns 0.420ns 0.150ns 0.437ns 0.150ns 0.271ns 0.150ns 0.414ns 0.410ns 0.150ns 0.245ns 0.150ns 0.150ns 0.084ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.523 ns" { CLK STEP2:inst17|inst3 STEP2:inst17|inst1 inst20 inst20~clkctrl REGT_V:inst11|v1[2] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.523 ns" { CLK {} CLK~combout {} STEP2:inst17|inst3 {} STEP2:inst17|inst1 {} inst20 {} inst20~clkctrl {} REGT_V:inst11|v1[2] {} } { 0.000ns 0.000ns 1.754ns 0.228ns 1.935ns 1.817ns 1.026ns } { 0.000ns 0.852ns 0.149ns 0.787ns 0.438ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "7.715 ns" { CLK STEP2:inst17|inst3 STEP2:inst17|inst1 inst21 inst21~clkctrl REG16A_V:inst2|c_out[4] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "7.715 ns" { CLK {} CLK~combout {} STEP2:inst17|inst3 {} STEP2:inst17|inst1 {} inst21 {} inst21~clkctrl {} REG16A_V:inst2|c_out[4] {} } { 0.000ns 0.000ns 1.754ns 0.228ns 0.363ns 1.580ns 1.027ns } { 0.000ns 0.852ns 0.149ns 0.787ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "STEP register REG_AR7:inst8\|ramdata~38 register CONTRLA:inst5\|current_state.jmpgt6 67.27 MHz 14.865 ns Internal " "Info: Clock \"STEP\" has Internal fmax of 67.27 MHz between source register \"REG_AR7:inst8\|ramdata~38\" and destination register \"CONTRLA:inst5\|current_state.jmpgt6\" (period= 14.865 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.900 ns + Longest register register " "Info: + Longest register to register delay is 7.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG_AR7:inst8\|ramdata~38 1 REG LCFF_X25_Y26_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y26_N9; Fanout = 1; REG Node = 'REG_AR7:inst8\|ramdata~38'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG_AR7:inst8|ramdata~38 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.150 ns) 1.189 ns REG_AR7:inst8\|ramdata~175 2 COMB LCCOMB_X29_Y23_N16 1 " "Info: 2: + IC(1.039 ns) + CELL(0.150 ns) = 1.189 ns; Loc. = LCCOMB_X29_Y23_N16; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~175'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.189 ns" { REG_AR7:inst8|ramdata~38 REG_AR7:inst8|ramdata~175 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.150 ns) 1.781 ns REG_AR7:inst8\|ramdata~176 3 COMB LCCOMB_X29_Y23_N14 1 " "Info: 3: + IC(0.442 ns) + CELL(0.150 ns) = 1.781 ns; Loc. = LCCOMB_X29_Y23_N14; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~176'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.592 ns" { REG_AR7:inst8|ramdata~175 REG_AR7:inst8|ramdata~176 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.271 ns) 2.303 ns REG_AR7:inst8\|ramdata~177 4 COMB LCCOMB_X29_Y23_N10 3 " "Info: 4: + IC(0.251 ns) + CELL(0.271 ns) = 2.303 ns; Loc. = LCCOMB_X29_Y23_N10; Fanout = 3; COMB Node = 'REG_AR7:inst8\|ramdata~177'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.522 ns" { REG_AR7:inst8|ramdata~176 REG_AR7:inst8|ramdata~177 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.271 ns) 3.534 ns REGT_V:inst11\|c_out\[2\]~20 5 COMB LCCOMB_X24_Y23_N2 24 " "Info: 5: + IC(0.960 ns) + CELL(0.271 ns) = 3.534 ns; Loc. = LCCOMB_X24_Y23_N2; Fanout = 24; COMB Node = 'REGT_V:inst11\|c_out\[2\]~20'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.231 ns" { REG_AR7:inst8|ramdata~177 REGT_V:inst11|c_out[2]~20 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.393 ns) 4.629 ns COMP_V:inst4\|LessThan1~5 6 COMB LCCOMB_X23_Y23_N4 1 " "Info: 6: + IC(0.702 ns) + CELL(0.393 ns) = 4.629 ns; Loc. = LCCOMB_X23_Y23_N4; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~5'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.095 ns" { REGT_V:inst11|c_out[2]~20 COMP_V:inst4|LessThan1~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.700 ns COMP_V:inst4\|LessThan1~7 7 COMB LCCOMB_X23_Y23_N6 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.700 ns; Loc. = LCCOMB_X23_Y23_N6; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~7'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~5 COMP_V:inst4|LessThan1~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.771 ns COMP_V:inst4\|LessThan1~9 8 COMB LCCOMB_X23_Y23_N8 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.771 ns; Loc. = LCCOMB_X23_Y23_N8; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~9'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~7 COMP_V:inst4|LessThan1~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.842 ns COMP_V:inst4\|LessThan1~11 9 COMB LCCOMB_X23_Y23_N10 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.842 ns; Loc. = LCCOMB_X23_Y23_N10; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~11'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~9 COMP_V:inst4|LessThan1~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.913 ns COMP_V:inst4\|LessThan1~13 10 COMB LCCOMB_X23_Y23_N12 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.913 ns; Loc. = LCCOMB_X23_Y23_N12; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~13'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~11 COMP_V:inst4|LessThan1~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 5.072 ns COMP_V:inst4\|LessThan1~15 11 COMB LCCOMB_X23_Y23_N14 1 " "Info: 11: + IC(0.000 ns) + CELL(0.159 ns) = 5.072 ns; Loc. = LCCOMB_X23_Y23_N14; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~15'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { COMP_V:inst4|LessThan1~13 COMP_V:inst4|LessThan1~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.143 ns COMP_V:inst4\|LessThan1~17 12 COMB LCCOMB_X23_Y23_N16 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 5.143 ns; Loc. = LCCOMB_X23_Y23_N16; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~17'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~15 COMP_V:inst4|LessThan1~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.214 ns COMP_V:inst4\|LessThan1~19 13 COMB LCCOMB_X23_Y23_N18 1 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 5.214 ns; Loc. = LCCOMB_X23_Y23_N18; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~19'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~17 COMP_V:inst4|LessThan1~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.285 ns COMP_V:inst4\|LessThan1~21 14 COMB LCCOMB_X23_Y23_N20 1 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 5.285 ns; Loc. = LCCOMB_X23_Y23_N20; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~21'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~19 COMP_V:inst4|LessThan1~21 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.356 ns COMP_V:inst4\|LessThan1~23 15 COMB LCCOMB_X23_Y23_N22 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 5.356 ns; Loc. = LCCOMB_X23_Y23_N22; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~23'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~21 COMP_V:inst4|LessThan1~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.427 ns COMP_V:inst4\|LessThan1~25 16 COMB LCCOMB_X23_Y23_N24 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 5.427 ns; Loc. = LCCOMB_X23_Y23_N24; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~25'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~23 COMP_V:inst4|LessThan1~25 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.498 ns COMP_V:inst4\|LessThan1~27 17 COMB LCCOMB_X23_Y23_N26 1 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 5.498 ns; Loc. = LCCOMB_X23_Y23_N26; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~27'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~25 COMP_V:inst4|LessThan1~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.569 ns COMP_V:inst4\|LessThan1~29 18 COMB LCCOMB_X23_Y23_N28 1 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 5.569 ns; Loc. = LCCOMB_X23_Y23_N28; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~29'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~27 COMP_V:inst4|LessThan1~29 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.979 ns COMP_V:inst4\|LessThan1~30 19 COMB LCCOMB_X23_Y23_N30 1 " "Info: 19: + IC(0.000 ns) + CELL(0.410 ns) = 5.979 ns; Loc. = LCCOMB_X23_Y23_N30; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~30'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { COMP_V:inst4|LessThan1~29 COMP_V:inst4|LessThan1~30 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.275 ns) 6.990 ns COMP_V:inst4\|Mux0~13 20 COMB LCCOMB_X23_Y24_N18 1 " "Info: 20: + IC(0.736 ns) + CELL(0.275 ns) = 6.990 ns; Loc. = LCCOMB_X23_Y24_N18; Fanout = 1; COMB Node = 'COMP_V:inst4\|Mux0~13'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.011 ns" { COMP_V:inst4|LessThan1~30 COMP_V:inst4|Mux0~13 } "NODE_NAME" } } { "COMP_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/COMP_V.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 7.393 ns COMP_V:inst4\|Mux0~14 21 COMB LCCOMB_X23_Y24_N28 6 " "Info: 21: + IC(0.253 ns) + CELL(0.150 ns) = 7.393 ns; Loc. = LCCOMB_X23_Y24_N28; Fanout = 6; COMB Node = 'COMP_V:inst4\|Mux0~14'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.403 ns" { COMP_V:inst4|Mux0~13 COMP_V:inst4|Mux0~14 } "NODE_NAME" } } { "COMP_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/COMP_V.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.150 ns) 7.816 ns CONTRLA:inst5\|next_state.jmpgt6~0 22 COMB LCCOMB_X23_Y24_N4 1 " "Info: 22: + IC(0.273 ns) + CELL(0.150 ns) = 7.816 ns; Loc. = LCCOMB_X23_Y24_N4; Fanout = 1; COMB Node = 'CONTRLA:inst5\|next_state.jmpgt6~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.423 ns" { COMP_V:inst4|Mux0~14 CONTRLA:inst5|next_state.jmpgt6~0 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.900 ns CONTRLA:inst5\|current_state.jmpgt6 23 REG LCFF_X23_Y24_N5 2 " "Info: 23: + IC(0.000 ns) + CELL(0.084 ns) = 7.900 ns; Loc. = LCFF_X23_Y24_N5; Fanout = 2; REG Node = 'CONTRLA:inst5\|current_state.jmpgt6'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { CONTRLA:inst5|next_state.jmpgt6~0 CONTRLA:inst5|current_state.jmpgt6 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.244 ns ( 41.06 % ) " "Info: Total cell delay = 3.244 ns ( 41.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.656 ns ( 58.94 % ) " "Info: Total interconnect delay = 4.656 ns ( 58.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "7.900 ns" { REG_AR7:inst8|ramdata~38 REG_AR7:inst8|ramdata~175 REG_AR7:inst8|ramdata~176 REG_AR7:inst8|ramdata~177 REGT_V:inst11|c_out[2]~20 COMP_V:inst4|LessThan1~5 COMP_V:inst4|LessThan1~7 COMP_V:inst4|LessThan1~9 COMP_V:inst4|LessThan1~11 COMP_V:inst4|LessThan1~13 COMP_V:inst4|LessThan1~15 COMP_V:inst4|LessThan1~17 COMP_V:inst4|LessThan1~19 COMP_V:inst4|LessThan1~21 COMP_V:inst4|LessThan1~23 COMP_V:inst4|LessThan1~25 COMP_V:inst4|LessThan1~27 COMP_V:inst4|LessThan1~29 COMP_V:inst4|LessThan1~30 COMP_V:inst4|Mux0~13 COMP_V:inst4|Mux0~14 CONTRLA:inst5|next_state.jmpgt6~0 CONTRLA:inst5|current_state.jmpgt6 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "7.900 ns" { REG_AR7:inst8|ramdata~38 {} REG_AR7:inst8|ramdata~175 {} REG_AR7:inst8|ramdata~176 {} REG_AR7:inst8|ramdata~177 {} REGT_V:inst11|c_out[2]~20 {} COMP_V:inst4|LessThan1~5 {} COMP_V:inst4|LessThan1~7 {} COMP_V:inst4|LessThan1~9 {} COMP_V:inst4|LessThan1~11 {} COMP_V:inst4|LessThan1~13 {} COMP_V:inst4|LessThan1~15 {} COMP_V:inst4|LessThan1~17 {} COMP_V:inst4|LessThan1~19 {} COMP_V:inst4|LessThan1~21 {} COMP_V:inst4|LessThan1~23 {} COMP_V:inst4|LessThan1~25 {} COMP_V:inst4|LessThan1~27 {} COMP_V:inst4|LessThan1~29 {} COMP_V:inst4|LessThan1~30 {} COMP_V:inst4|Mux0~13 {} COMP_V:inst4|Mux0~14 {} CONTRLA:inst5|next_state.jmpgt6~0 {} CONTRLA:inst5|current_state.jmpgt6 {} } { 0.000ns 1.039ns 0.442ns 0.251ns 0.960ns 0.702ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.736ns 0.253ns 0.273ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.271ns 0.271ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.751 ns - Smallest " "Info: - Smallest clock skew is -6.751 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STEP destination 2.674 ns + Shortest register " "Info: + Shortest clock path from clock \"STEP\" to destination register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns STEP 1 CLK PIN_P2 41 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 41; CLK Node = 'STEP'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 600 1080 1248 616 "STEP" "" } { 592 1248 1296 608 "STEP" "" } { 312 1808 1824 368 "STEP" "" } { -96 1512 1528 -62 "STEP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns STEP~clkctrl 2 COMB CLKCTRL_G3 47 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 47; COMB Node = 'STEP~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { STEP STEP~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 600 1080 1248 616 "STEP" "" } { 592 1248 1296 608 "STEP" "" } { 312 1808 1824 368 "STEP" "" } { -96 1512 1528 -62 "STEP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.674 ns CONTRLA:inst5\|current_state.jmpgt6 3 REG LCFF_X23_Y24_N5 2 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X23_Y24_N5; Fanout = 2; REG Node = 'CONTRLA:inst5\|current_state.jmpgt6'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.557 ns" { STEP~clkctrl CONTRLA:inst5|current_state.jmpgt6 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.44 % ) " "Info: Total cell delay = 1.536 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.56 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.674 ns" { STEP STEP~clkctrl CONTRLA:inst5|current_state.jmpgt6 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.674 ns" { STEP {} STEP~combout {} STEP~clkctrl {} CONTRLA:inst5|current_state.jmpgt6 {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STEP source 9.425 ns - Longest register " "Info: - Longest clock path from clock \"STEP\" to source register is 9.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns STEP 1 CLK PIN_P2 41 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 41; CLK Node = 'STEP'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 600 1080 1248 616 "STEP" "" } { 592 1248 1296 608 "STEP" "" } { 312 1808 1824 368 "STEP" "" } { -96 1512 1528 -62 "STEP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.734 ns) + CELL(0.787 ns) 3.520 ns CONTRLA:inst5\|current_state.and4 2 REG LCFF_X29_Y24_N5 1 " "Info: 2: + IC(1.734 ns) + CELL(0.787 ns) = 3.520 ns; Loc. = LCFF_X29_Y24_N5; Fanout = 1; REG Node = 'CONTRLA:inst5\|current_state.and4'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.521 ns" { STEP CONTRLA:inst5|current_state.and4 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.150 ns) 4.393 ns CONTRLA:inst5\|Selector7~0 3 COMB LCCOMB_X29_Y24_N0 1 " "Info: 3: + IC(0.723 ns) + CELL(0.150 ns) = 4.393 ns; Loc. = LCCOMB_X29_Y24_N0; Fanout = 1; COMB Node = 'CONTRLA:inst5\|Selector7~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.873 ns" { CONTRLA:inst5|current_state.and4 CONTRLA:inst5|Selector7~0 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 4.788 ns CONTRLA:inst5\|Selector7~1 4 COMB LCCOMB_X29_Y24_N24 13 " "Info: 4: + IC(0.245 ns) + CELL(0.150 ns) = 4.788 ns; Loc. = LCCOMB_X29_Y24_N24; Fanout = 13; COMB Node = 'CONTRLA:inst5\|Selector7~1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.395 ns" { CONTRLA:inst5|Selector7~0 CONTRLA:inst5|Selector7~1 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.275 ns) 6.306 ns inst18 5 COMB LCCOMB_X22_Y22_N12 1 " "Info: 5: + IC(1.243 ns) + CELL(0.275 ns) = 6.306 ns; Loc. = LCCOMB_X22_Y22_N12; Fanout = 1; COMB Node = 'inst18'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.518 ns" { CONTRLA:inst5|Selector7~1 inst18 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 128 680 744 176 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.572 ns) + CELL(0.000 ns) 7.878 ns inst18~clkctrl 6 COMB CLKCTRL_G0 128 " "Info: 6: + IC(1.572 ns) + CELL(0.000 ns) = 7.878 ns; Loc. = CLKCTRL_G0; Fanout = 128; COMB Node = 'inst18~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.572 ns" { inst18 inst18~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 128 680 744 176 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 9.425 ns REG_AR7:inst8\|ramdata~38 7 REG LCFF_X25_Y26_N9 1 " "Info: 7: + IC(1.010 ns) + CELL(0.537 ns) = 9.425 ns; Loc. = LCFF_X25_Y26_N9; Fanout = 1; REG Node = 'REG_AR7:inst8\|ramdata~38'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.547 ns" { inst18~clkctrl REG_AR7:inst8|ramdata~38 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.898 ns ( 30.75 % ) " "Info: Total cell delay = 2.898 ns ( 30.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.527 ns ( 69.25 % ) " "Info: Total interconnect delay = 6.527 ns ( 69.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.425 ns" { STEP CONTRLA:inst5|current_state.and4 CONTRLA:inst5|Selector7~0 CONTRLA:inst5|Selector7~1 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~38 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.425 ns" { STEP {} STEP~combout {} CONTRLA:inst5|current_state.and4 {} CONTRLA:inst5|Selector7~0 {} CONTRLA:inst5|Selector7~1 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~38 {} } { 0.000ns 0.000ns 1.734ns 0.723ns 0.245ns 1.243ns 1.572ns 1.010ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.674 ns" { STEP STEP~clkctrl CONTRLA:inst5|current_state.jmpgt6 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.674 ns" { STEP {} STEP~combout {} STEP~clkctrl {} CONTRLA:inst5|current_state.jmpgt6 {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.425 ns" { STEP CONTRLA:inst5|current_state.and4 CONTRLA:inst5|Selector7~0 CONTRLA:inst5|Selector7~1 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~38 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.425 ns" { STEP {} STEP~combout {} CONTRLA:inst5|current_state.and4 {} CONTRLA:inst5|Selector7~0 {} CONTRLA:inst5|Selector7~1 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~38 {} } { 0.000ns 0.000ns 1.734ns 0.723ns 0.245ns 1.243ns 1.572ns 1.010ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "REG_AR7.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "7.900 ns" { REG_AR7:inst8|ramdata~38 REG_AR7:inst8|ramdata~175 REG_AR7:inst8|ramdata~176 REG_AR7:inst8|ramdata~177 REGT_V:inst11|c_out[2]~20 COMP_V:inst4|LessThan1~5 COMP_V:inst4|LessThan1~7 COMP_V:inst4|LessThan1~9 COMP_V:inst4|LessThan1~11 COMP_V:inst4|LessThan1~13 COMP_V:inst4|LessThan1~15 COMP_V:inst4|LessThan1~17 COMP_V:inst4|LessThan1~19 COMP_V:inst4|LessThan1~21 COMP_V:inst4|LessThan1~23 COMP_V:inst4|LessThan1~25 COMP_V:inst4|LessThan1~27 COMP_V:inst4|LessThan1~29 COMP_V:inst4|LessThan1~30 COMP_V:inst4|Mux0~13 COMP_V:inst4|Mux0~14 CONTRLA:inst5|next_state.jmpgt6~0 CONTRLA:inst5|current_state.jmpgt6 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "7.900 ns" { REG_AR7:inst8|ramdata~38 {} REG_AR7:inst8|ramdata~175 {} REG_AR7:inst8|ramdata~176 {} REG_AR7:inst8|ramdata~177 {} REGT_V:inst11|c_out[2]~20 {} COMP_V:inst4|LessThan1~5 {} COMP_V:inst4|LessThan1~7 {} COMP_V:inst4|LessThan1~9 {} COMP_V:inst4|LessThan1~11 {} COMP_V:inst4|LessThan1~13 {} COMP_V:inst4|LessThan1~15 {} COMP_V:inst4|LessThan1~17 {} COMP_V:inst4|LessThan1~19 {} COMP_V:inst4|LessThan1~21 {} COMP_V:inst4|LessThan1~23 {} COMP_V:inst4|LessThan1~25 {} COMP_V:inst4|LessThan1~27 {} COMP_V:inst4|LessThan1~29 {} COMP_V:inst4|LessThan1~30 {} COMP_V:inst4|Mux0~13 {} COMP_V:inst4|Mux0~14 {} CONTRLA:inst5|next_state.jmpgt6~0 {} CONTRLA:inst5|current_state.jmpgt6 {} } { 0.000ns 1.039ns 0.442ns 0.251ns 0.960ns 0.702ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.736ns 0.253ns 0.273ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.271ns 0.271ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.674 ns" { STEP STEP~clkctrl CONTRLA:inst5|current_state.jmpgt6 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.674 ns" { STEP {} STEP~combout {} STEP~clkctrl {} CONTRLA:inst5|current_state.jmpgt6 {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.425 ns" { STEP CONTRLA:inst5|current_state.and4 CONTRLA:inst5|Selector7~0 CONTRLA:inst5|Selector7~1 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~38 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.425 ns" { STEP {} STEP~combout {} CONTRLA:inst5|current_state.and4 {} CONTRLA:inst5|Selector7~0 {} CONTRLA:inst5|Selector7~1 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~38 {} } { 0.000ns 0.000ns 1.734ns 0.723ns 0.245ns 1.243ns 1.572ns 1.010ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "STEP 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"STEP\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "CONTRLA:inst5\|current_state.rotl1 REGT_V:inst11\|v1\[15\] STEP 5.401 ns " "Info: Found hold time violation between source  pin or register \"CONTRLA:inst5\|current_state.rotl1\" and destination pin or register \"REGT_V:inst11\|v1\[15\]\" for clock \"STEP\" (Hold time is 5.401 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.695 ns + Largest " "Info: + Largest clock skew is 6.695 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STEP destination 9.686 ns + Longest register " "Info: + Longest clock path from clock \"STEP\" to destination register is 9.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns STEP 1 CLK PIN_P2 41 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 41; CLK Node = 'STEP'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 600 1080 1248 616 "STEP" "" } { 592 1248 1296 608 "STEP" "" } { 312 1808 1824 368 "STEP" "" } { -96 1512 1528 -62 "STEP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.787 ns) 3.386 ns CONTRLA:inst5\|current_state.xor3 2 REG LCFF_X21_Y25_N25 3 " "Info: 2: + IC(1.600 ns) + CELL(0.787 ns) = 3.386 ns; Loc. = LCFF_X21_Y25_N25; Fanout = 3; REG Node = 'CONTRLA:inst5\|current_state.xor3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.387 ns" { STEP CONTRLA:inst5|current_state.xor3 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.742 ns) + CELL(0.398 ns) 4.526 ns CONTRLA:inst5\|WideOr6~3 3 COMB LCCOMB_X21_Y25_N18 1 " "Info: 3: + IC(0.742 ns) + CELL(0.398 ns) = 4.526 ns; Loc. = LCCOMB_X21_Y25_N18; Fanout = 1; COMB Node = 'CONTRLA:inst5\|WideOr6~3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.140 ns" { CONTRLA:inst5|current_state.xor3 CONTRLA:inst5|WideOr6~3 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.150 ns) 5.416 ns CONTRLA:inst5\|WideOr6~4 4 COMB LCCOMB_X22_Y22_N6 4 " "Info: 4: + IC(0.740 ns) + CELL(0.150 ns) = 5.416 ns; Loc. = LCCOMB_X22_Y22_N6; Fanout = 4; COMB Node = 'CONTRLA:inst5\|WideOr6~4'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { CONTRLA:inst5|WideOr6~3 CONTRLA:inst5|WideOr6~4 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.150 ns) 6.316 ns inst20 5 COMB LCCOMB_X21_Y24_N22 1 " "Info: 5: + IC(0.750 ns) + CELL(0.150 ns) = 6.316 ns; Loc. = LCCOMB_X21_Y24_N22; Fanout = 1; COMB Node = 'inst20'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.900 ns" { CONTRLA:inst5|WideOr6~4 inst20 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 384 1216 1280 432 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.817 ns) + CELL(0.000 ns) 8.133 ns inst20~clkctrl 6 COMB CLKCTRL_G10 16 " "Info: 6: + IC(1.817 ns) + CELL(0.000 ns) = 8.133 ns; Loc. = CLKCTRL_G10; Fanout = 16; COMB Node = 'inst20~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.817 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 384 1216 1280 432 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 9.686 ns REGT_V:inst11\|v1\[15\] 7 REG LCFF_X22_Y23_N21 1 " "Info: 7: + IC(1.016 ns) + CELL(0.537 ns) = 9.686 ns; Loc. = LCFF_X22_Y23_N21; Fanout = 1; REG Node = 'REGT_V:inst11\|v1\[15\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.553 ns" { inst20~clkctrl REGT_V:inst11|v1[15] } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.021 ns ( 31.19 % ) " "Info: Total cell delay = 3.021 ns ( 31.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.665 ns ( 68.81 % ) " "Info: Total interconnect delay = 6.665 ns ( 68.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.686 ns" { STEP CONTRLA:inst5|current_state.xor3 CONTRLA:inst5|WideOr6~3 CONTRLA:inst5|WideOr6~4 inst20 inst20~clkctrl REGT_V:inst11|v1[15] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.686 ns" { STEP {} STEP~combout {} CONTRLA:inst5|current_state.xor3 {} CONTRLA:inst5|WideOr6~3 {} CONTRLA:inst5|WideOr6~4 {} inst20 {} inst20~clkctrl {} REGT_V:inst11|v1[15] {} } { 0.000ns 0.000ns 1.600ns 0.742ns 0.740ns 0.750ns 1.817ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STEP source 2.991 ns - Shortest register " "Info: - Shortest clock path from clock \"STEP\" to source register is 2.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns STEP 1 CLK PIN_P2 41 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 41; CLK Node = 'STEP'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 600 1080 1248 616 "STEP" "" } { 592 1248 1296 608 "STEP" "" } { 312 1808 1824 368 "STEP" "" } { -96 1512 1528 -62 "STEP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.455 ns) + CELL(0.537 ns) 2.991 ns CONTRLA:inst5\|current_state.rotl1 2 REG LCFF_X22_Y24_N23 6 " "Info: 2: + IC(1.455 ns) + CELL(0.537 ns) = 2.991 ns; Loc. = LCFF_X22_Y24_N23; Fanout = 6; REG Node = 'CONTRLA:inst5\|current_state.rotl1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.992 ns" { STEP CONTRLA:inst5|current_state.rotl1 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 51.35 % ) " "Info: Total cell delay = 1.536 ns ( 51.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.455 ns ( 48.65 % ) " "Info: Total interconnect delay = 1.455 ns ( 48.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.991 ns" { STEP CONTRLA:inst5|current_state.rotl1 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.991 ns" { STEP {} STEP~combout {} CONTRLA:inst5|current_state.rotl1 {} } { 0.000ns 0.000ns 1.455ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.686 ns" { STEP CONTRLA:inst5|current_state.xor3 CONTRLA:inst5|WideOr6~3 CONTRLA:inst5|WideOr6~4 inst20 inst20~clkctrl REGT_V:inst11|v1[15] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.686 ns" { STEP {} STEP~combout {} CONTRLA:inst5|current_state.xor3 {} CONTRLA:inst5|WideOr6~3 {} CONTRLA:inst5|WideOr6~4 {} inst20 {} inst20~clkctrl {} REGT_V:inst11|v1[15] {} } { 0.000ns 0.000ns 1.600ns 0.742ns 0.740ns 0.750ns 1.817ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.991 ns" { STEP CONTRLA:inst5|current_state.rotl1 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.991 ns" { STEP {} STEP~combout {} CONTRLA:inst5|current_state.rotl1 {} } { 0.000ns 0.000ns 1.455ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.310 ns - Shortest register register " "Info: - Shortest register to register delay is 1.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CONTRLA:inst5\|current_state.rotl1 1 REG LCFF_X22_Y24_N23 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y24_N23; Fanout = 6; REG Node = 'CONTRLA:inst5\|current_state.rotl1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTRLA:inst5|current_state.rotl1 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.807 ns) + CELL(0.419 ns) 1.226 ns SFT4A:inst12\|Mux0~18 2 COMB LCCOMB_X22_Y23_N20 1 " "Info: 2: + IC(0.807 ns) + CELL(0.419 ns) = 1.226 ns; Loc. = LCCOMB_X22_Y23_N20; Fanout = 1; COMB Node = 'SFT4A:inst12\|Mux0~18'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.226 ns" { CONTRLA:inst5|current_state.rotl1 SFT4A:inst12|Mux0~18 } "NODE_NAME" } } { "SFT4A.vhd" "" { Text "D:/Documents/Thesis/kx9016/SFT4A.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.310 ns REGT_V:inst11\|v1\[15\] 3 REG LCFF_X22_Y23_N21 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.310 ns; Loc. = LCFF_X22_Y23_N21; Fanout = 1; REG Node = 'REGT_V:inst11\|v1\[15\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { SFT4A:inst12|Mux0~18 REGT_V:inst11|v1[15] } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.503 ns ( 38.40 % ) " "Info: Total cell delay = 0.503 ns ( 38.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.807 ns ( 61.60 % ) " "Info: Total interconnect delay = 0.807 ns ( 61.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.310 ns" { CONTRLA:inst5|current_state.rotl1 SFT4A:inst12|Mux0~18 REGT_V:inst11|v1[15] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "1.310 ns" { CONTRLA:inst5|current_state.rotl1 {} SFT4A:inst12|Mux0~18 {} REGT_V:inst11|v1[15] {} } { 0.000ns 0.807ns 0.000ns } { 0.000ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.686 ns" { STEP CONTRLA:inst5|current_state.xor3 CONTRLA:inst5|WideOr6~3 CONTRLA:inst5|WideOr6~4 inst20 inst20~clkctrl REGT_V:inst11|v1[15] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.686 ns" { STEP {} STEP~combout {} CONTRLA:inst5|current_state.xor3 {} CONTRLA:inst5|WideOr6~3 {} CONTRLA:inst5|WideOr6~4 {} inst20 {} inst20~clkctrl {} REGT_V:inst11|v1[15] {} } { 0.000ns 0.000ns 1.600ns 0.742ns 0.740ns 0.750ns 1.817ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.991 ns" { STEP CONTRLA:inst5|current_state.rotl1 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.991 ns" { STEP {} STEP~combout {} CONTRLA:inst5|current_state.rotl1 {} } { 0.000ns 0.000ns 1.455ns } { 0.000ns 0.999ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.310 ns" { CONTRLA:inst5|current_state.rotl1 SFT4A:inst12|Mux0~18 REGT_V:inst11|v1[15] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "1.310 ns" { CONTRLA:inst5|current_state.rotl1 {} SFT4A:inst12|Mux0~18 {} REGT_V:inst11|v1[15] {} } { 0.000ns 0.807ns 0.000ns } { 0.000ns 0.419ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CONTRLA:inst5\|current_state.jmpgt6 IN\[8\] STEP 10.833 ns register " "Info: tsu for register \"CONTRLA:inst5\|current_state.jmpgt6\" (data pin = \"IN\[8\]\", clock pin = \"STEP\") is 10.833 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.543 ns + Longest pin register " "Info: + Longest pin to register delay is 13.543 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns IN\[8\] 1 PIN PIN_K18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_K18; Fanout = 1; PIN Node = 'IN\[8\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[8] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -88 416 584 -72 "IN\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.796 ns) + CELL(0.438 ns) 7.066 ns REGT_V:inst11\|c_out\[8\]~36 2 COMB LCCOMB_X24_Y25_N30 1 " "Info: 2: + IC(5.796 ns) + CELL(0.438 ns) = 7.066 ns; Loc. = LCCOMB_X24_Y25_N30; Fanout = 1; COMB Node = 'REGT_V:inst11\|c_out\[8\]~36'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "6.234 ns" { IN[8] REGT_V:inst11|c_out[8]~36 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.269 ns) + CELL(0.275 ns) 8.610 ns REGT_V:inst11\|c_out\[8\]~37 3 COMB LCCOMB_X27_Y24_N0 2 " "Info: 3: + IC(1.269 ns) + CELL(0.275 ns) = 8.610 ns; Loc. = LCCOMB_X27_Y24_N0; Fanout = 2; COMB Node = 'REGT_V:inst11\|c_out\[8\]~37'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.544 ns" { REGT_V:inst11|c_out[8]~36 REGT_V:inst11|c_out[8]~37 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.271 ns) 9.583 ns REGT_V:inst11\|c_out\[8\]~38 4 COMB LCCOMB_X24_Y25_N26 23 " "Info: 4: + IC(0.702 ns) + CELL(0.271 ns) = 9.583 ns; Loc. = LCCOMB_X24_Y25_N26; Fanout = 23; COMB Node = 'REGT_V:inst11\|c_out\[8\]~38'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.973 ns" { REGT_V:inst11|c_out[8]~37 REGT_V:inst11|c_out[8]~38 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(0.414 ns) 10.786 ns COMP_V:inst4\|LessThan1~17 5 COMB LCCOMB_X23_Y23_N16 1 " "Info: 5: + IC(0.789 ns) + CELL(0.414 ns) = 10.786 ns; Loc. = LCCOMB_X23_Y23_N16; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~17'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.203 ns" { REGT_V:inst11|c_out[8]~38 COMP_V:inst4|LessThan1~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.857 ns COMP_V:inst4\|LessThan1~19 6 COMB LCCOMB_X23_Y23_N18 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 10.857 ns; Loc. = LCCOMB_X23_Y23_N18; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~19'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~17 COMP_V:inst4|LessThan1~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.928 ns COMP_V:inst4\|LessThan1~21 7 COMB LCCOMB_X23_Y23_N20 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 10.928 ns; Loc. = LCCOMB_X23_Y23_N20; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~21'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~19 COMP_V:inst4|LessThan1~21 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.999 ns COMP_V:inst4\|LessThan1~23 8 COMB LCCOMB_X23_Y23_N22 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 10.999 ns; Loc. = LCCOMB_X23_Y23_N22; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~23'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~21 COMP_V:inst4|LessThan1~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.070 ns COMP_V:inst4\|LessThan1~25 9 COMB LCCOMB_X23_Y23_N24 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 11.070 ns; Loc. = LCCOMB_X23_Y23_N24; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~25'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~23 COMP_V:inst4|LessThan1~25 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.141 ns COMP_V:inst4\|LessThan1~27 10 COMB LCCOMB_X23_Y23_N26 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 11.141 ns; Loc. = LCCOMB_X23_Y23_N26; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~27'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~25 COMP_V:inst4|LessThan1~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.212 ns COMP_V:inst4\|LessThan1~29 11 COMB LCCOMB_X23_Y23_N28 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 11.212 ns; Loc. = LCCOMB_X23_Y23_N28; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~29'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~27 COMP_V:inst4|LessThan1~29 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.622 ns COMP_V:inst4\|LessThan1~30 12 COMB LCCOMB_X23_Y23_N30 1 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 11.622 ns; Loc. = LCCOMB_X23_Y23_N30; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~30'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { COMP_V:inst4|LessThan1~29 COMP_V:inst4|LessThan1~30 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.275 ns) 12.633 ns COMP_V:inst4\|Mux0~13 13 COMB LCCOMB_X23_Y24_N18 1 " "Info: 13: + IC(0.736 ns) + CELL(0.275 ns) = 12.633 ns; Loc. = LCCOMB_X23_Y24_N18; Fanout = 1; COMB Node = 'COMP_V:inst4\|Mux0~13'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.011 ns" { COMP_V:inst4|LessThan1~30 COMP_V:inst4|Mux0~13 } "NODE_NAME" } } { "COMP_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/COMP_V.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 13.036 ns COMP_V:inst4\|Mux0~14 14 COMB LCCOMB_X23_Y24_N28 6 " "Info: 14: + IC(0.253 ns) + CELL(0.150 ns) = 13.036 ns; Loc. = LCCOMB_X23_Y24_N28; Fanout = 6; COMB Node = 'COMP_V:inst4\|Mux0~14'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.403 ns" { COMP_V:inst4|Mux0~13 COMP_V:inst4|Mux0~14 } "NODE_NAME" } } { "COMP_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/COMP_V.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.150 ns) 13.459 ns CONTRLA:inst5\|next_state.jmpgt6~0 15 COMB LCCOMB_X23_Y24_N4 1 " "Info: 15: + IC(0.273 ns) + CELL(0.150 ns) = 13.459 ns; Loc. = LCCOMB_X23_Y24_N4; Fanout = 1; COMB Node = 'CONTRLA:inst5\|next_state.jmpgt6~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.423 ns" { COMP_V:inst4|Mux0~14 CONTRLA:inst5|next_state.jmpgt6~0 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 13.543 ns CONTRLA:inst5\|current_state.jmpgt6 16 REG LCFF_X23_Y24_N5 2 " "Info: 16: + IC(0.000 ns) + CELL(0.084 ns) = 13.543 ns; Loc. = LCFF_X23_Y24_N5; Fanout = 2; REG Node = 'CONTRLA:inst5\|current_state.jmpgt6'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { CONTRLA:inst5|next_state.jmpgt6~0 CONTRLA:inst5|current_state.jmpgt6 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.725 ns ( 27.50 % ) " "Info: Total cell delay = 3.725 ns ( 27.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.818 ns ( 72.50 % ) " "Info: Total interconnect delay = 9.818 ns ( 72.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "13.543 ns" { IN[8] REGT_V:inst11|c_out[8]~36 REGT_V:inst11|c_out[8]~37 REGT_V:inst11|c_out[8]~38 COMP_V:inst4|LessThan1~17 COMP_V:inst4|LessThan1~19 COMP_V:inst4|LessThan1~21 COMP_V:inst4|LessThan1~23 COMP_V:inst4|LessThan1~25 COMP_V:inst4|LessThan1~27 COMP_V:inst4|LessThan1~29 COMP_V:inst4|LessThan1~30 COMP_V:inst4|Mux0~13 COMP_V:inst4|Mux0~14 CONTRLA:inst5|next_state.jmpgt6~0 CONTRLA:inst5|current_state.jmpgt6 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "13.543 ns" { IN[8] {} IN[8]~combout {} REGT_V:inst11|c_out[8]~36 {} REGT_V:inst11|c_out[8]~37 {} REGT_V:inst11|c_out[8]~38 {} COMP_V:inst4|LessThan1~17 {} COMP_V:inst4|LessThan1~19 {} COMP_V:inst4|LessThan1~21 {} COMP_V:inst4|LessThan1~23 {} COMP_V:inst4|LessThan1~25 {} COMP_V:inst4|LessThan1~27 {} COMP_V:inst4|LessThan1~29 {} COMP_V:inst4|LessThan1~30 {} COMP_V:inst4|Mux0~13 {} COMP_V:inst4|Mux0~14 {} CONTRLA:inst5|next_state.jmpgt6~0 {} CONTRLA:inst5|current_state.jmpgt6 {} } { 0.000ns 0.000ns 5.796ns 1.269ns 0.702ns 0.789ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.736ns 0.253ns 0.273ns 0.000ns } { 0.000ns 0.832ns 0.438ns 0.275ns 0.271ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STEP destination 2.674 ns - Shortest register " "Info: - Shortest clock path from clock \"STEP\" to destination register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns STEP 1 CLK PIN_P2 41 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 41; CLK Node = 'STEP'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 600 1080 1248 616 "STEP" "" } { 592 1248 1296 608 "STEP" "" } { 312 1808 1824 368 "STEP" "" } { -96 1512 1528 -62 "STEP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns STEP~clkctrl 2 COMB CLKCTRL_G3 47 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 47; COMB Node = 'STEP~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { STEP STEP~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 600 1080 1248 616 "STEP" "" } { 592 1248 1296 608 "STEP" "" } { 312 1808 1824 368 "STEP" "" } { -96 1512 1528 -62 "STEP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.674 ns CONTRLA:inst5\|current_state.jmpgt6 3 REG LCFF_X23_Y24_N5 2 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X23_Y24_N5; Fanout = 2; REG Node = 'CONTRLA:inst5\|current_state.jmpgt6'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.557 ns" { STEP~clkctrl CONTRLA:inst5|current_state.jmpgt6 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.44 % ) " "Info: Total cell delay = 1.536 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.56 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.674 ns" { STEP STEP~clkctrl CONTRLA:inst5|current_state.jmpgt6 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.674 ns" { STEP {} STEP~combout {} STEP~clkctrl {} CONTRLA:inst5|current_state.jmpgt6 {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "13.543 ns" { IN[8] REGT_V:inst11|c_out[8]~36 REGT_V:inst11|c_out[8]~37 REGT_V:inst11|c_out[8]~38 COMP_V:inst4|LessThan1~17 COMP_V:inst4|LessThan1~19 COMP_V:inst4|LessThan1~21 COMP_V:inst4|LessThan1~23 COMP_V:inst4|LessThan1~25 COMP_V:inst4|LessThan1~27 COMP_V:inst4|LessThan1~29 COMP_V:inst4|LessThan1~30 COMP_V:inst4|Mux0~13 COMP_V:inst4|Mux0~14 CONTRLA:inst5|next_state.jmpgt6~0 CONTRLA:inst5|current_state.jmpgt6 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "13.543 ns" { IN[8] {} IN[8]~combout {} REGT_V:inst11|c_out[8]~36 {} REGT_V:inst11|c_out[8]~37 {} REGT_V:inst11|c_out[8]~38 {} COMP_V:inst4|LessThan1~17 {} COMP_V:inst4|LessThan1~19 {} COMP_V:inst4|LessThan1~21 {} COMP_V:inst4|LessThan1~23 {} COMP_V:inst4|LessThan1~25 {} COMP_V:inst4|LessThan1~27 {} COMP_V:inst4|LessThan1~29 {} COMP_V:inst4|LessThan1~30 {} COMP_V:inst4|Mux0~13 {} COMP_V:inst4|Mux0~14 {} CONTRLA:inst5|next_state.jmpgt6~0 {} CONTRLA:inst5|current_state.jmpgt6 {} } { 0.000ns 0.000ns 5.796ns 1.269ns 0.702ns 0.789ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.736ns 0.253ns 0.273ns 0.000ns } { 0.000ns 0.832ns 0.438ns 0.275ns 0.271ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.674 ns" { STEP STEP~clkctrl CONTRLA:inst5|current_state.jmpgt6 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.674 ns" { STEP {} STEP~combout {} STEP~clkctrl {} CONTRLA:inst5|current_state.jmpgt6 {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK ALU\[11\] REG16A_V:inst2\|c_out\[4\] 22.258 ns register " "Info: tco from clock \"CLK\" to destination pin \"ALU\[11\]\" through register \"REG16A_V:inst2\|c_out\[4\]\" is 22.258 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.715 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 7.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns CLK 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 632 1080 1248 648 "CLK" "" } { 624 1248 1296 640 "CLK" "" } { -112 1472 1488 -63 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.754 ns) + CELL(0.149 ns) 2.755 ns STEP2:inst17\|inst3 2 COMB LCCOMB_X22_Y22_N10 3 " "Info: 2: + IC(1.754 ns) + CELL(0.149 ns) = 2.755 ns; Loc. = LCCOMB_X22_Y22_N10; Fanout = 3; COMB Node = 'STEP2:inst17\|inst3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.903 ns" { CLK STEP2:inst17|inst3 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/STEP2.bdf" { { 168 136 200 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.787 ns) 3.770 ns STEP2:inst17\|inst1 3 REG LCFF_X22_Y22_N21 8 " "Info: 3: + IC(0.228 ns) + CELL(0.787 ns) = 3.770 ns; Loc. = LCFF_X22_Y22_N21; Fanout = 8; REG Node = 'STEP2:inst17\|inst1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.015 ns" { STEP2:inst17|inst3 STEP2:inst17|inst1 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/STEP2.bdf" { { 168 440 504 248 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.438 ns) 4.571 ns inst21 4 COMB LCCOMB_X22_Y22_N4 1 " "Info: 4: + IC(0.363 ns) + CELL(0.438 ns) = 4.571 ns; Loc. = LCCOMB_X22_Y22_N4; Fanout = 1; COMB Node = 'inst21'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.801 ns" { STEP2:inst17|inst1 inst21 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 264 1568 1632 312 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.580 ns) + CELL(0.000 ns) 6.151 ns inst21~clkctrl 5 COMB CLKCTRL_G2 11 " "Info: 5: + IC(1.580 ns) + CELL(0.000 ns) = 6.151 ns; Loc. = CLKCTRL_G2; Fanout = 11; COMB Node = 'inst21~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.580 ns" { inst21 inst21~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 264 1568 1632 312 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 7.715 ns REG16A_V:inst2\|c_out\[4\] 6 REG LCFF_X29_Y24_N17 2 " "Info: 6: + IC(1.027 ns) + CELL(0.537 ns) = 7.715 ns; Loc. = LCFF_X29_Y24_N17; Fanout = 2; REG Node = 'REG16A_V:inst2\|c_out\[4\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.564 ns" { inst21~clkctrl REG16A_V:inst2|c_out[4] } "NODE_NAME" } } { "REG16A_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.763 ns ( 35.81 % ) " "Info: Total cell delay = 2.763 ns ( 35.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.952 ns ( 64.19 % ) " "Info: Total interconnect delay = 4.952 ns ( 64.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "7.715 ns" { CLK STEP2:inst17|inst3 STEP2:inst17|inst1 inst21 inst21~clkctrl REG16A_V:inst2|c_out[4] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "7.715 ns" { CLK {} CLK~combout {} STEP2:inst17|inst3 {} STEP2:inst17|inst1 {} inst21 {} inst21~clkctrl {} REG16A_V:inst2|c_out[4] {} } { 0.000ns 0.000ns 1.754ns 0.228ns 0.363ns 1.580ns 1.027ns } { 0.000ns 0.852ns 0.149ns 0.787ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "REG16A_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.293 ns + Longest register pin " "Info: + Longest register to pin delay is 14.293 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG16A_V:inst2\|c_out\[4\] 1 REG LCFF_X29_Y24_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y24_N17; Fanout = 2; REG Node = 'REG16A_V:inst2\|c_out\[4\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG16A_V:inst2|c_out[4] } "NODE_NAME" } } { "REG16A_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.525 ns) + CELL(0.420 ns) 0.945 ns CONTRLA:inst5\|Selector6~0 2 COMB LCCOMB_X29_Y24_N22 1 " "Info: 2: + IC(0.525 ns) + CELL(0.420 ns) = 0.945 ns; Loc. = LCCOMB_X29_Y24_N22; Fanout = 1; COMB Node = 'CONTRLA:inst5\|Selector6~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.945 ns" { REG16A_V:inst2|c_out[4] CONTRLA:inst5|Selector6~0 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.150 ns) 1.759 ns CONTRLA:inst5\|Selector6~1 3 COMB LCCOMB_X29_Y24_N18 49 " "Info: 3: + IC(0.664 ns) + CELL(0.150 ns) = 1.759 ns; Loc. = LCCOMB_X29_Y24_N18; Fanout = 49; COMB Node = 'CONTRLA:inst5\|Selector6~1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.814 ns" { CONTRLA:inst5|Selector6~0 CONTRLA:inst5|Selector6~1 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.437 ns) 3.040 ns REG_AR7:inst8\|ramdata~208 4 COMB LCCOMB_X30_Y22_N10 1 " "Info: 4: + IC(0.844 ns) + CELL(0.437 ns) = 3.040 ns; Loc. = LCCOMB_X30_Y22_N10; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~208'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.281 ns" { CONTRLA:inst5|Selector6~1 REG_AR7:inst8|ramdata~208 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.956 ns) + CELL(0.150 ns) 4.146 ns REG_AR7:inst8\|ramdata~209 5 COMB LCCOMB_X27_Y23_N4 1 " "Info: 5: + IC(0.956 ns) + CELL(0.150 ns) = 4.146 ns; Loc. = LCCOMB_X27_Y23_N4; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~209'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.106 ns" { REG_AR7:inst8|ramdata~208 REG_AR7:inst8|ramdata~209 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.271 ns) 5.155 ns REG_AR7:inst8\|ramdata~212 6 COMB LCCOMB_X27_Y25_N8 3 " "Info: 6: + IC(0.738 ns) + CELL(0.271 ns) = 5.155 ns; Loc. = LCCOMB_X27_Y25_N8; Fanout = 3; COMB Node = 'REG_AR7:inst8\|ramdata~212'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.009 ns" { REG_AR7:inst8|ramdata~209 REG_AR7:inst8|ramdata~212 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.150 ns) 6.019 ns REGT_V:inst11\|c_out\[11\]~41 7 COMB LCCOMB_X24_Y25_N20 24 " "Info: 7: + IC(0.714 ns) + CELL(0.150 ns) = 6.019 ns; Loc. = LCCOMB_X24_Y25_N20; Fanout = 24; COMB Node = 'REGT_V:inst11\|c_out\[11\]~41'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.864 ns" { REG_AR7:inst8|ramdata~212 REGT_V:inst11|c_out[11]~41 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.275 ns) 7.069 ns ALU_V:inst1\|Mux4~9 8 COMB LCCOMB_X23_Y26_N4 1 " "Info: 8: + IC(0.775 ns) + CELL(0.275 ns) = 7.069 ns; Loc. = LCCOMB_X23_Y26_N4; Fanout = 1; COMB Node = 'ALU_V:inst1\|Mux4~9'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.050 ns" { REGT_V:inst11|c_out[11]~41 ALU_V:inst1|Mux4~9 } "NODE_NAME" } } { "ALU_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/ALU_V.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.275 ns) 7.597 ns ALU_V:inst1\|Mux4~6 9 COMB LCCOMB_X23_Y26_N20 1 " "Info: 9: + IC(0.253 ns) + CELL(0.275 ns) = 7.597 ns; Loc. = LCCOMB_X23_Y26_N20; Fanout = 1; COMB Node = 'ALU_V:inst1\|Mux4~6'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.528 ns" { ALU_V:inst1|Mux4~9 ALU_V:inst1|Mux4~6 } "NODE_NAME" } } { "ALU_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/ALU_V.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.271 ns) 8.116 ns ALU_V:inst1\|Mux4~7 10 COMB LCCOMB_X23_Y26_N30 1 " "Info: 10: + IC(0.248 ns) + CELL(0.271 ns) = 8.116 ns; Loc. = LCCOMB_X23_Y26_N30; Fanout = 1; COMB Node = 'ALU_V:inst1\|Mux4~7'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.519 ns" { ALU_V:inst1|Mux4~6 ALU_V:inst1|Mux4~7 } "NODE_NAME" } } { "ALU_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/ALU_V.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.420 ns) 9.299 ns ALU_V:inst1\|Add0~67 11 COMB LCCOMB_X23_Y22_N16 4 " "Info: 11: + IC(0.763 ns) + CELL(0.420 ns) = 9.299 ns; Loc. = LCCOMB_X23_Y22_N16; Fanout = 4; COMB Node = 'ALU_V:inst1\|Add0~67'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.183 ns" { ALU_V:inst1|Mux4~7 ALU_V:inst1|Add0~67 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.352 ns) + CELL(2.642 ns) 14.293 ns ALU\[11\] 12 PIN PIN_T9 0 " "Info: 12: + IC(2.352 ns) + CELL(2.642 ns) = 14.293 ns; Loc. = PIN_T9; Fanout = 0; PIN Node = 'ALU\[11\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.994 ns" { ALU_V:inst1|Add0~67 ALU[11] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 696 584 760 712 "ALU\[15..0\]" "" } { 32 968 1031 48 "ALU\[15..0\]" "" } { 688 536 589 704 "ALU\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.461 ns ( 38.21 % ) " "Info: Total cell delay = 5.461 ns ( 38.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.832 ns ( 61.79 % ) " "Info: Total interconnect delay = 8.832 ns ( 61.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "14.293 ns" { REG16A_V:inst2|c_out[4] CONTRLA:inst5|Selector6~0 CONTRLA:inst5|Selector6~1 REG_AR7:inst8|ramdata~208 REG_AR7:inst8|ramdata~209 REG_AR7:inst8|ramdata~212 REGT_V:inst11|c_out[11]~41 ALU_V:inst1|Mux4~9 ALU_V:inst1|Mux4~6 ALU_V:inst1|Mux4~7 ALU_V:inst1|Add0~67 ALU[11] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "14.293 ns" { REG16A_V:inst2|c_out[4] {} CONTRLA:inst5|Selector6~0 {} CONTRLA:inst5|Selector6~1 {} REG_AR7:inst8|ramdata~208 {} REG_AR7:inst8|ramdata~209 {} REG_AR7:inst8|ramdata~212 {} REGT_V:inst11|c_out[11]~41 {} ALU_V:inst1|Mux4~9 {} ALU_V:inst1|Mux4~6 {} ALU_V:inst1|Mux4~7 {} ALU_V:inst1|Add0~67 {} ALU[11] {} } { 0.000ns 0.525ns 0.664ns 0.844ns 0.956ns 0.738ns 0.714ns 0.775ns 0.253ns 0.248ns 0.763ns 2.352ns } { 0.000ns 0.420ns 0.150ns 0.437ns 0.150ns 0.271ns 0.150ns 0.275ns 0.275ns 0.271ns 0.420ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "7.715 ns" { CLK STEP2:inst17|inst3 STEP2:inst17|inst1 inst21 inst21~clkctrl REG16A_V:inst2|c_out[4] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "7.715 ns" { CLK {} CLK~combout {} STEP2:inst17|inst3 {} STEP2:inst17|inst1 {} inst21 {} inst21~clkctrl {} REG16A_V:inst2|c_out[4] {} } { 0.000ns 0.000ns 1.754ns 0.228ns 0.363ns 1.580ns 1.027ns } { 0.000ns 0.852ns 0.149ns 0.787ns 0.438ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "14.293 ns" { REG16A_V:inst2|c_out[4] CONTRLA:inst5|Selector6~0 CONTRLA:inst5|Selector6~1 REG_AR7:inst8|ramdata~208 REG_AR7:inst8|ramdata~209 REG_AR7:inst8|ramdata~212 REGT_V:inst11|c_out[11]~41 ALU_V:inst1|Mux4~9 ALU_V:inst1|Mux4~6 ALU_V:inst1|Mux4~7 ALU_V:inst1|Add0~67 ALU[11] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "14.293 ns" { REG16A_V:inst2|c_out[4] {} CONTRLA:inst5|Selector6~0 {} CONTRLA:inst5|Selector6~1 {} REG_AR7:inst8|ramdata~208 {} REG_AR7:inst8|ramdata~209 {} REG_AR7:inst8|ramdata~212 {} REGT_V:inst11|c_out[11]~41 {} ALU_V:inst1|Mux4~9 {} ALU_V:inst1|Mux4~6 {} ALU_V:inst1|Mux4~7 {} ALU_V:inst1|Add0~67 {} ALU[11] {} } { 0.000ns 0.525ns 0.664ns 0.844ns 0.956ns 0.738ns 0.714ns 0.775ns 0.253ns 0.248ns 0.763ns 2.352ns } { 0.000ns 0.420ns 0.150ns 0.437ns 0.150ns 0.271ns 0.150ns 0.275ns 0.275ns 0.271ns 0.420ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "IN\[8\] ALU\[12\] 17.832 ns Longest " "Info: Longest tpd from source pin \"IN\[8\]\" to destination pin \"ALU\[12\]\" is 17.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns IN\[8\] 1 PIN PIN_K18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_K18; Fanout = 1; PIN Node = 'IN\[8\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[8] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -88 416 584 -72 "IN\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.796 ns) + CELL(0.438 ns) 7.066 ns REGT_V:inst11\|c_out\[8\]~36 2 COMB LCCOMB_X24_Y25_N30 1 " "Info: 2: + IC(5.796 ns) + CELL(0.438 ns) = 7.066 ns; Loc. = LCCOMB_X24_Y25_N30; Fanout = 1; COMB Node = 'REGT_V:inst11\|c_out\[8\]~36'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "6.234 ns" { IN[8] REGT_V:inst11|c_out[8]~36 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.269 ns) + CELL(0.275 ns) 8.610 ns REGT_V:inst11\|c_out\[8\]~37 3 COMB LCCOMB_X27_Y24_N0 2 " "Info: 3: + IC(1.269 ns) + CELL(0.275 ns) = 8.610 ns; Loc. = LCCOMB_X27_Y24_N0; Fanout = 2; COMB Node = 'REGT_V:inst11\|c_out\[8\]~37'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.544 ns" { REGT_V:inst11|c_out[8]~36 REGT_V:inst11|c_out[8]~37 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.271 ns) 9.583 ns REGT_V:inst11\|c_out\[8\]~38 4 COMB LCCOMB_X24_Y25_N26 23 " "Info: 4: + IC(0.702 ns) + CELL(0.271 ns) = 9.583 ns; Loc. = LCCOMB_X24_Y25_N26; Fanout = 23; COMB Node = 'REGT_V:inst11\|c_out\[8\]~38'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.973 ns" { REGT_V:inst11|c_out[8]~37 REGT_V:inst11|c_out[8]~38 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.795 ns) + CELL(0.393 ns) 10.771 ns ALU_V:inst1\|Add0~38 5 COMB LCCOMB_X24_Y22_N2 2 " "Info: 5: + IC(0.795 ns) + CELL(0.393 ns) = 10.771 ns; Loc. = LCCOMB_X24_Y22_N2; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~38'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.188 ns" { REGT_V:inst11|c_out[8]~38 ALU_V:inst1|Add0~38 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.842 ns ALU_V:inst1\|Add0~40 6 COMB LCCOMB_X24_Y22_N4 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 10.842 ns; Loc. = LCCOMB_X24_Y22_N4; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~40'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~38 ALU_V:inst1|Add0~40 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.913 ns ALU_V:inst1\|Add0~42 7 COMB LCCOMB_X24_Y22_N6 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 10.913 ns; Loc. = LCCOMB_X24_Y22_N6; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~42'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~40 ALU_V:inst1|Add0~42 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.984 ns ALU_V:inst1\|Add0~44 8 COMB LCCOMB_X24_Y22_N8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 10.984 ns; Loc. = LCCOMB_X24_Y22_N8; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~44'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~42 ALU_V:inst1|Add0~44 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.394 ns ALU_V:inst1\|Add0~45 9 COMB LCCOMB_X24_Y22_N10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 11.394 ns; Loc. = LCCOMB_X24_Y22_N10; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~45'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU_V:inst1|Add0~44 ALU_V:inst1|Add0~45 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.150 ns) 12.272 ns ALU_V:inst1\|Add0~63 10 COMB LCCOMB_X23_Y21_N12 1 " "Info: 10: + IC(0.728 ns) + CELL(0.150 ns) = 12.272 ns; Loc. = LCCOMB_X23_Y21_N12; Fanout = 1; COMB Node = 'ALU_V:inst1\|Add0~63'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.878 ns" { ALU_V:inst1|Add0~45 ALU_V:inst1|Add0~63 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.149 ns) 12.676 ns ALU_V:inst1\|Add0~64 11 COMB LCCOMB_X23_Y21_N10 3 " "Info: 11: + IC(0.255 ns) + CELL(0.149 ns) = 12.676 ns; Loc. = LCCOMB_X23_Y21_N10; Fanout = 3; COMB Node = 'ALU_V:inst1\|Add0~64'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.404 ns" { ALU_V:inst1|Add0~63 ALU_V:inst1|Add0~64 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.348 ns) + CELL(2.808 ns) 17.832 ns ALU\[12\] 12 PIN PIN_A7 0 " "Info: 12: + IC(2.348 ns) + CELL(2.808 ns) = 17.832 ns; Loc. = PIN_A7; Fanout = 0; PIN Node = 'ALU\[12\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "5.156 ns" { ALU_V:inst1|Add0~64 ALU[12] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 696 584 760 712 "ALU\[15..0\]" "" } { 32 968 1031 48 "ALU\[15..0\]" "" } { 688 536 589 704 "ALU\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.939 ns ( 33.31 % ) " "Info: Total cell delay = 5.939 ns ( 33.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.893 ns ( 66.69 % ) " "Info: Total interconnect delay = 11.893 ns ( 66.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "17.832 ns" { IN[8] REGT_V:inst11|c_out[8]~36 REGT_V:inst11|c_out[8]~37 REGT_V:inst11|c_out[8]~38 ALU_V:inst1|Add0~38 ALU_V:inst1|Add0~40 ALU_V:inst1|Add0~42 ALU_V:inst1|Add0~44 ALU_V:inst1|Add0~45 ALU_V:inst1|Add0~63 ALU_V:inst1|Add0~64 ALU[12] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "17.832 ns" { IN[8] {} IN[8]~combout {} REGT_V:inst11|c_out[8]~36 {} REGT_V:inst11|c_out[8]~37 {} REGT_V:inst11|c_out[8]~38 {} ALU_V:inst1|Add0~38 {} ALU_V:inst1|Add0~40 {} ALU_V:inst1|Add0~42 {} ALU_V:inst1|Add0~44 {} ALU_V:inst1|Add0~45 {} ALU_V:inst1|Add0~63 {} ALU_V:inst1|Add0~64 {} ALU[12] {} } { 0.000ns 0.000ns 5.796ns 1.269ns 0.702ns 0.795ns 0.000ns 0.000ns 0.000ns 0.000ns 0.728ns 0.255ns 2.348ns } { 0.000ns 0.832ns 0.438ns 0.275ns 0.271ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.149ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "REG16A_V:inst\|c_out\[15\] IN\[15\] CLK 4.691 ns register " "Info: th for register \"REG16A_V:inst\|c_out\[15\]\" (data pin = \"IN\[15\]\", clock pin = \"CLK\") is 4.691 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 10.025 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 10.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns CLK 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 632 1080 1248 648 "CLK" "" } { 624 1248 1296 640 "CLK" "" } { -112 1472 1488 -63 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.754 ns) + CELL(0.149 ns) 2.755 ns STEP2:inst17\|inst3 2 COMB LCCOMB_X22_Y22_N10 3 " "Info: 2: + IC(1.754 ns) + CELL(0.149 ns) = 2.755 ns; Loc. = LCCOMB_X22_Y22_N10; Fanout = 3; COMB Node = 'STEP2:inst17\|inst3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.903 ns" { CLK STEP2:inst17|inst3 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/STEP2.bdf" { { 168 136 200 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.787 ns) 3.770 ns STEP2:inst17\|inst1 3 REG LCFF_X22_Y22_N21 8 " "Info: 3: + IC(0.228 ns) + CELL(0.787 ns) = 3.770 ns; Loc. = LCFF_X22_Y22_N21; Fanout = 8; REG Node = 'STEP2:inst17\|inst1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.015 ns" { STEP2:inst17|inst3 STEP2:inst17|inst1 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/STEP2.bdf" { { 168 440 504 248 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.787 ns) 5.580 ns REGA_V:inst10\|c_out\[15\] 4 REG LCFF_X25_Y23_N29 3 " "Info: 4: + IC(1.023 ns) + CELL(0.787 ns) = 5.580 ns; Loc. = LCFF_X25_Y23_N29; Fanout = 3; REG Node = 'REGA_V:inst10\|c_out\[15\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.810 ns" { STEP2:inst17|inst1 REGA_V:inst10|c_out[15] } "NODE_NAME" } } { "REGA_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGA_V.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.074 ns) + CELL(0.150 ns) 6.804 ns inst19 5 COMB LCCOMB_X27_Y21_N12 1 " "Info: 5: + IC(1.074 ns) + CELL(0.150 ns) = 6.804 ns; Loc. = LCCOMB_X27_Y21_N12; Fanout = 1; COMB Node = 'inst19'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.224 ns" { REGA_V:inst10|c_out[15] inst19 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -72 944 1008 -24 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.654 ns) + CELL(0.000 ns) 8.458 ns inst19~clkctrl 6 COMB CLKCTRL_G11 16 " "Info: 6: + IC(1.654 ns) + CELL(0.000 ns) = 8.458 ns; Loc. = CLKCTRL_G11; Fanout = 16; COMB Node = 'inst19~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.654 ns" { inst19 inst19~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -72 944 1008 -24 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 10.025 ns REG16A_V:inst\|c_out\[15\] 7 REG LCFF_X28_Y21_N31 1 " "Info: 7: + IC(1.030 ns) + CELL(0.537 ns) = 10.025 ns; Loc. = LCFF_X28_Y21_N31; Fanout = 1; REG Node = 'REG16A_V:inst\|c_out\[15\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.567 ns" { inst19~clkctrl REG16A_V:inst|c_out[15] } "NODE_NAME" } } { "REG16A_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.262 ns ( 32.54 % ) " "Info: Total cell delay = 3.262 ns ( 32.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.763 ns ( 67.46 % ) " "Info: Total interconnect delay = 6.763 ns ( 67.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "10.025 ns" { CLK STEP2:inst17|inst3 STEP2:inst17|inst1 REGA_V:inst10|c_out[15] inst19 inst19~clkctrl REG16A_V:inst|c_out[15] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "10.025 ns" { CLK {} CLK~combout {} STEP2:inst17|inst3 {} STEP2:inst17|inst1 {} REGA_V:inst10|c_out[15] {} inst19 {} inst19~clkctrl {} REG16A_V:inst|c_out[15] {} } { 0.000ns 0.000ns 1.754ns 0.228ns 1.023ns 1.074ns 1.654ns 1.030ns } { 0.000ns 0.852ns 0.149ns 0.787ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "REG16A_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.600 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns IN\[15\] 1 PIN PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'IN\[15\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[15] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -88 416 584 -72 "IN\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.723 ns) + CELL(0.420 ns) 3.122 ns REGT_V:inst11\|c_out\[15\]~0 2 COMB LCCOMB_X25_Y23_N30 1 " "Info: 2: + IC(1.723 ns) + CELL(0.420 ns) = 3.122 ns; Loc. = LCCOMB_X25_Y23_N30; Fanout = 1; COMB Node = 'REGT_V:inst11\|c_out\[15\]~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.143 ns" { IN[15] REGT_V:inst11|c_out[15]~0 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.393 ns) 3.763 ns REGT_V:inst11\|c_out\[15\]~2 3 COMB LCCOMB_X25_Y23_N12 5 " "Info: 3: + IC(0.248 ns) + CELL(0.393 ns) = 3.763 ns; Loc. = LCCOMB_X25_Y23_N12; Fanout = 5; COMB Node = 'REGT_V:inst11\|c_out\[15\]~2'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.641 ns" { REGT_V:inst11|c_out[15]~0 REGT_V:inst11|c_out[15]~2 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.149 ns) 4.163 ns REGT_V:inst11\|c_out\[15\]~4 4 COMB LCCOMB_X25_Y23_N24 20 " "Info: 4: + IC(0.251 ns) + CELL(0.149 ns) = 4.163 ns; Loc. = LCCOMB_X25_Y23_N24; Fanout = 20; COMB Node = 'REGT_V:inst11\|c_out\[15\]~4'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.400 ns" { REGT_V:inst11|c_out[15]~2 REGT_V:inst11|c_out[15]~4 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.071 ns) + CELL(0.366 ns) 5.600 ns REG16A_V:inst\|c_out\[15\] 5 REG LCFF_X28_Y21_N31 1 " "Info: 5: + IC(1.071 ns) + CELL(0.366 ns) = 5.600 ns; Loc. = LCFF_X28_Y21_N31; Fanout = 1; REG Node = 'REG16A_V:inst\|c_out\[15\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.437 ns" { REGT_V:inst11|c_out[15]~4 REG16A_V:inst|c_out[15] } "NODE_NAME" } } { "REG16A_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.307 ns ( 41.20 % ) " "Info: Total cell delay = 2.307 ns ( 41.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.293 ns ( 58.80 % ) " "Info: Total interconnect delay = 3.293 ns ( 58.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "5.600 ns" { IN[15] REGT_V:inst11|c_out[15]~0 REGT_V:inst11|c_out[15]~2 REGT_V:inst11|c_out[15]~4 REG16A_V:inst|c_out[15] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "5.600 ns" { IN[15] {} IN[15]~combout {} REGT_V:inst11|c_out[15]~0 {} REGT_V:inst11|c_out[15]~2 {} REGT_V:inst11|c_out[15]~4 {} REG16A_V:inst|c_out[15] {} } { 0.000ns 0.000ns 1.723ns 0.248ns 0.251ns 1.071ns } { 0.000ns 0.979ns 0.420ns 0.393ns 0.149ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "10.025 ns" { CLK STEP2:inst17|inst3 STEP2:inst17|inst1 REGA_V:inst10|c_out[15] inst19 inst19~clkctrl REG16A_V:inst|c_out[15] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "10.025 ns" { CLK {} CLK~combout {} STEP2:inst17|inst3 {} STEP2:inst17|inst1 {} REGA_V:inst10|c_out[15] {} inst19 {} inst19~clkctrl {} REG16A_V:inst|c_out[15] {} } { 0.000ns 0.000ns 1.754ns 0.228ns 1.023ns 1.074ns 1.654ns 1.030ns } { 0.000ns 0.852ns 0.149ns 0.787ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "5.600 ns" { IN[15] REGT_V:inst11|c_out[15]~0 REGT_V:inst11|c_out[15]~2 REGT_V:inst11|c_out[15]~4 REG16A_V:inst|c_out[15] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "5.600 ns" { IN[15] {} IN[15]~combout {} REGT_V:inst11|c_out[15]~0 {} REGT_V:inst11|c_out[15]~2 {} REGT_V:inst11|c_out[15]~4 {} REG16A_V:inst|c_out[15] {} } { 0.000ns 0.000ns 1.723ns 0.248ns 0.251ns 1.071ns } { 0.000ns 0.979ns 0.420ns 0.393ns 0.149ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4376 " "Info: Peak virtual memory: 4376 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 18 21:57:27 2022 " "Info: Processing ended: Fri Feb 18 21:57:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
