<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.19: https://docutils.sourceforge.io/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>CACHE HAL &mdash; nrfx  documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/nordic.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/nrfx.css" type="text/css" /> 
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../_static/jquery.js"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script data-url_root="../../" id="documentation_options" src="../../_static/documentation_options.js"></script>
        <script src="../../_static/doctools.js"></script>
        <script src="../../_static/sphinx_highlight.js"></script>
    <script src="../../_static/js/theme.js"></script>
<script
  type="text/javascript"
  src="../../_static/js/ncs.js"
></script>
<script src="../../_static/js/bootstrap.bundle.min.js"></script>

    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="CCM" href="../ccm/index.html" />
    <link rel="prev" title="CACHE" href="index.html" />
<link
  href="../../_static/css/bootstrap.min.css"
  rel="stylesheet"
/>
<link
  rel="shortcut icon"
  href="../../_static/images/favicon.ico"
/>

</head>

<body class="wy-body-for-nav">

<div class="announcement">
</div>
<div class="d-print-none ncs-header">
  <div class="container-xl ncs-header-top">
    <div class="row h-100">
      <div class="d-none d-md-block col-2">
        <div class="bg-white py-4 px-3 ml-2 ncs-header-logo">
          <img
            class="ncs-header-logo"
            src="../../_static/images/nordic-logo.png"
            alt=""
          />
        </div>
      </div>
      <div
        class="col-8 col-md-7 pl-md-4 d-flex align-self-center justify-content-center"
      >
        <form class="w-75" action="../../search.html" method="get">
          <div class="form-group">
            <input
              type="text"
              name="q"
              class="ncs-search-input form-control"
              placeholder="Search all docs..."
            />
          </div>
        </form>
      </div>
    </div>
  </div>
</div>

  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

<a href="../../index.html">
  nrfx
</a>
  <div class="version">
    3.5
  </div>
<div id="searchbox" role="search">
  <div class="searchformwrapper">
    <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
      <input type="text" name="q" placeholder="Search docs" />
      <input type="hidden" name="check_keywords" value="yes" />
      <input type="hidden" name="area" value="default" />
    </form>
  </div>
</div>
<script>$('#searchbox').show(0);</script>


        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../changelog.html">Changelog</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../drv_supp_matrix.html">Driver support overview</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../api_reference.html">API Reference</a><ul class="current">
<li class="toctree-l2 current"><a class="reference internal" href="../index.html">Drivers</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="../aar/index.html">AAR</a></li>
<li class="toctree-l3"><a class="reference internal" href="../acl/index.html">ACL</a></li>
<li class="toctree-l3"><a class="reference internal" href="../adc/index.html">ADC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../bellboard/index.html">BELLBOARD</a></li>
<li class="toctree-l3"><a class="reference internal" href="../bprot/index.html">BPROT</a></li>
<li class="toctree-l3 current"><a class="reference internal" href="index.html">CACHE</a><ul class="current">
<li class="toctree-l4 current"><a class="current reference internal" href="#">CACHE HAL</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../ccm/index.html">CCM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../clock/index.html">CLOCK</a></li>
<li class="toctree-l3"><a class="reference internal" href="../comp/index.html">COMP</a></li>
<li class="toctree-l3"><a class="reference internal" href="../cracen/index.html">CRACEN</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ctrlap/index.html">CTRL-AP</a></li>
<li class="toctree-l3"><a class="reference internal" href="../dcnf/index.html">DCNF</a></li>
<li class="toctree-l3"><a class="reference internal" href="../dppi/index.html">DPPI</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ecb/index.html">ECB</a></li>
<li class="toctree-l3"><a class="reference internal" href="../egu/index.html">EGU</a></li>
<li class="toctree-l3"><a class="reference internal" href="../exmif/index.html">EXMIF</a></li>
<li class="toctree-l3"><a class="reference internal" href="../fpu/index.html">FPU</a></li>
<li class="toctree-l3"><a class="reference internal" href="../gpio/index.html">GPIO</a></li>
<li class="toctree-l3"><a class="reference internal" href="../gpiote/index.html">GPIOTE</a></li>
<li class="toctree-l3"><a class="reference internal" href="../grtc/index.html">GRTC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../i2s/index.html">I2S</a></li>
<li class="toctree-l3"><a class="reference internal" href="../icr/index.html">ICR</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ipc/index.html">IPC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ipct/index.html">IPCT</a></li>
<li class="toctree-l3"><a class="reference internal" href="../kmu/index.html">KMU</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lpcomp/index.html">LPCOMP</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lrc/index.html">LRC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../memconf/index.html">MEMCONF</a></li>
<li class="toctree-l3"><a class="reference internal" href="../mpc/index.html">MPC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../mpu/index.html">MPU</a></li>
<li class="toctree-l3"><a class="reference internal" href="../mutex/index.html">MUTEX</a></li>
<li class="toctree-l3"><a class="reference internal" href="../mvdma/index.html">MVDMA</a></li>
<li class="toctree-l3"><a class="reference internal" href="../mwu/index.html">MWU</a></li>
<li class="toctree-l3"><a class="reference internal" href="../nfct/index.html">NFCT</a></li>
<li class="toctree-l3"><a class="reference internal" href="../nvmc/index.html">NVMC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../pdm/index.html">PDM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../power/index.html">POWER</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ppi/index.html">PPI</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ppib/index.html">PPIB</a></li>
<li class="toctree-l3"><a class="reference internal" href="../pwm/index.html">PWM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../qdec/index.html">QDEC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../qspi/index.html">QSPI</a></li>
<li class="toctree-l3"><a class="reference internal" href="../radio/index.html">RADIO</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ramc/index.html">RAMC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../resetinfo/index.html">RESETINFO</a></li>
<li class="toctree-l3"><a class="reference internal" href="../rng/index.html">RNG</a></li>
<li class="toctree-l3"><a class="reference internal" href="../rramc/index.html">RRAMC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../rtc/index.html">RTC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../saadc/index.html">SAADC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spi/index.html">SPI</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spim/index.html">SPIM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spis/index.html">SPIS</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spu/index.html">SPU</a></li>
<li class="toctree-l3"><a class="reference internal" href="../stm/index.html">STM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../systick/index.html">SYSTICK</a></li>
<li class="toctree-l3"><a class="reference internal" href="../tampc/index.html">TAMPC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../tbm/index.html">TBM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../tdm/index.html">TDM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../temp/index.html">TEMP</a></li>
<li class="toctree-l3"><a class="reference internal" href="../timer/index.html">TIMER</a></li>
<li class="toctree-l3"><a class="reference internal" href="../twi/index.html">TWI</a></li>
<li class="toctree-l3"><a class="reference internal" href="../twim/index.html">TWIM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../twis/index.html">TWIS</a></li>
<li class="toctree-l3"><a class="reference internal" href="../uart/index.html">UART</a></li>
<li class="toctree-l3"><a class="reference internal" href="../uarte/index.html">UARTE</a></li>
<li class="toctree-l3"><a class="reference internal" href="../usbd/index.html">USBD</a></li>
<li class="toctree-l3"><a class="reference internal" href="../usbhs/index.html">USBHS</a></li>
<li class="toctree-l3"><a class="reference internal" href="../vmc/index.html">VMC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../vpr/index.html">VPR</a></li>
<li class="toctree-l3"><a class="reference internal" href="../wdt/index.html">WDT</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../nrfx_api/index.html">nrfx API</a></li>
</ul>
</li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">nrfx</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../../api_reference.html">API Reference</a></li>
          <li class="breadcrumb-item"><a href="../index.html">Drivers</a></li>
          <li class="breadcrumb-item"><a href="index.html">CACHE</a></li>
      <li class="breadcrumb-item active">CACHE HAL</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/drivers/cache/hal.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="cache-hal">
<h1>CACHE HAL<a class="headerlink" href="#cache-hal" title="Permalink to this heading"></a></h1>
<dl>
<dt class="sig sig-object cpp">
<span class="target" id="group__nrf__cache__hal"></span><em><span class="pre">group</span></em> <span class="sig-name descname"><span class="pre">nrf_cache_hal</span></span></dt>
<dd><p>The hardware access layer for managing the CACHE peripheral. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-defines">Defines</p>
<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_CACHE_HAS_CACHEDATA">
<span class="target" id="group__nrf__cache__hal_1ga32ac18f436cb69269be29078ca6ca81b"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_CACHE_HAS_CACHEDATA</span></span></span><a class="headerlink" href="#c.NRF_CACHE_HAS_CACHEDATA" title="Permalink to this definition"></a><br /></dt>
<dd><p>Presence of the CACHEDATA feature. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_CACHE_HAS_CACHEDATA_DU">
<span class="target" id="group__nrf__cache__hal_1gaec83162a6d4722ed7ce6e81ab4258060"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_CACHE_HAS_CACHEDATA_DU</span></span></span><a class="headerlink" href="#c.NRF_CACHE_HAS_CACHEDATA_DU" title="Permalink to this definition"></a><br /></dt>
<dd><p>Presence of the CACHE data units feature. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_CACHE_HAS_CACHEINFO">
<span class="target" id="group__nrf__cache__hal_1gad02dbd3d08bd18d77529b89992dbc918"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_CACHE_HAS_CACHEINFO</span></span></span><a class="headerlink" href="#c.NRF_CACHE_HAS_CACHEINFO" title="Permalink to this definition"></a><br /></dt>
<dd><p>Presence of the CACHEINFO feature. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_CACHE_HAS_TASKS">
<span class="target" id="group__nrf__cache__hal_1ga0ccad93be73a274f268a6e22bb3f5c8a"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_CACHE_HAS_TASKS</span></span></span><a class="headerlink" href="#c.NRF_CACHE_HAS_TASKS" title="Permalink to this definition"></a><br /></dt>
<dd><p>Symbol indicating whether cache tasks are supported. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_CACHE_HAS_TASK_CLEAN">
<span class="target" id="group__nrf__cache__hal_1gadddcee2ef281a0b684aafabc484caaa5"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_CACHE_HAS_TASK_CLEAN</span></span></span><a class="headerlink" href="#c.NRF_CACHE_HAS_TASK_CLEAN" title="Permalink to this definition"></a><br /></dt>
<dd><p>Symbol indicating whether the CLEAN cache/line tasks are supported. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_CACHE_HAS_TASK_FLUSH">
<span class="target" id="group__nrf__cache__hal_1gae219d8ccd77dcc3a5536d91e204d160d"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_CACHE_HAS_TASK_FLUSH</span></span></span><a class="headerlink" href="#c.NRF_CACHE_HAS_TASK_FLUSH" title="Permalink to this definition"></a><br /></dt>
<dd><p>Symbol indicating whether the FLUSH cache/line tasks are supported. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_CACHE_HAS_TASK_SAVE_RESTORE">
<span class="target" id="group__nrf__cache__hal_1ga647b07ab7cad0cfe3d9ef022f7c03102"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_CACHE_HAS_TASK_SAVE_RESTORE</span></span></span><a class="headerlink" href="#c.NRF_CACHE_HAS_TASK_SAVE_RESTORE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Symbol indicating whether save and restore tasks are supported. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_CACHE_HAS_STATUS">
<span class="target" id="group__nrf__cache__hal_1gae91fc8215b8a8d5f550d3990d04157c7"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_CACHE_HAS_STATUS</span></span></span><a class="headerlink" href="#c.NRF_CACHE_HAS_STATUS" title="Permalink to this definition"></a><br /></dt>
<dd><p>Symbol indicating whether status check is supported. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_CACHE_HAS_RAM_MODE">
<span class="target" id="group__nrf__cache__hal_1ga68d568a37bd28713c6856caa2a4d8cf4"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_CACHE_HAS_RAM_MODE</span></span></span><a class="headerlink" href="#c.NRF_CACHE_HAS_RAM_MODE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Symbol indicating whether splitting the dedicated RAM between cache and generic memory is supported. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_CACHE_HAS_RAMSIZE">
<span class="target" id="group__nrf__cache__hal_1ga725c921400abd2c84a86d9fc5c48df79"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_CACHE_HAS_RAMSIZE</span></span></span><a class="headerlink" href="#c.NRF_CACHE_HAS_RAMSIZE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Symbol indicating whether configuration of split of dedicated RAM between cache and generic memory is supported. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_CACHE_HAS_CACHEINFO_DU_DIRTY">
<span class="target" id="group__nrf__cache__hal_1ga860a47018b86190aaa175203860340e0"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_CACHE_HAS_CACHEINFO_DU_DIRTY</span></span></span><a class="headerlink" href="#c.NRF_CACHE_HAS_CACHEINFO_DU_DIRTY" title="Permalink to this definition"></a><br /></dt>
<dd><p>Symbol indicating whether dirtiness check functionality for cache is supported. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_CACHE_HAS_CACHEINFO_DU_VALIDATION">
<span class="target" id="group__nrf__cache__hal_1gab20b72f49bea8a7fcb1c9794184187b4"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_CACHE_HAS_CACHEINFO_DU_VALIDATION</span></span></span><a class="headerlink" href="#c.NRF_CACHE_HAS_CACHEINFO_DU_VALIDATION" title="Permalink to this definition"></a><br /></dt>
<dd><p>Symbol indicating whether data unit validation functionality for cache is supported. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_CACHE_HAS_CACHEINFO_SET_WAY_INFO">
<span class="target" id="group__nrf__cache__hal_1ga3fa376ece57b8058ded3edcc1e9823b7"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_CACHE_HAS_CACHEINFO_SET_WAY_INFO</span></span></span><a class="headerlink" href="#c.NRF_CACHE_HAS_CACHEINFO_SET_WAY_INFO" title="Permalink to this definition"></a><br /></dt>
<dd><p>Symbol indicating whether cache info has INFO register. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_CACHEDATA_DATA_WORDS_IN_UNIT_MAX">
<span class="target" id="group__nrf__cache__hal_1gaba704e23dc434ea4178bf71d750e7595"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_CACHEDATA_DATA_WORDS_IN_UNIT_MAX</span></span></span><a class="headerlink" href="#c.NRF_CACHEDATA_DATA_WORDS_IN_UNIT_MAX" title="Permalink to this definition"></a><br /></dt>
<dd><p>Max number of words in CACHEDATA data units. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_CACHEDATA_DATA_UNITS_MAX">
<span class="target" id="group__nrf__cache__hal_1ga3a5879d2e51d1bcaf2b79f8297f4b076"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_CACHEDATA_DATA_UNITS_MAX</span></span></span><a class="headerlink" href="#c.NRF_CACHEDATA_DATA_UNITS_MAX" title="Permalink to this definition"></a><br /></dt>
<dd><p>Max number of CACHEDATA data units. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_CACHEDATA_WORD_INDEX_MAX">
<span class="target" id="group__nrf__cache__hal_1gaec18b55decdc118a55febe0f73882e7f"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_CACHEDATA_WORD_INDEX_MAX</span></span></span><a class="headerlink" href="#c.NRF_CACHEDATA_WORD_INDEX_MAX" title="Permalink to this definition"></a><br /></dt>
<dd><p>Max number of CACHEDATA words. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_CACHEDATA_WAY_INDEX_MAX">
<span class="target" id="group__nrf__cache__hal_1gadf10cbe14426a052c970304d92dccba4"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_CACHEDATA_WAY_INDEX_MAX</span></span></span><a class="headerlink" href="#c.NRF_CACHEDATA_WAY_INDEX_MAX" title="Permalink to this definition"></a><br /></dt>
<dd><p>Max number of CACHEDATA ways. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_CACHEDATA_SET_INDEX_MAX">
<span class="target" id="group__nrf__cache__hal_1gac2a874e223201447fbbfd7cce6dbd2a7"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_CACHEDATA_SET_INDEX_MAX</span></span></span><a class="headerlink" href="#c.NRF_CACHEDATA_SET_INDEX_MAX" title="Permalink to this definition"></a><br /></dt>
<dd><p>Max number of CACHEDATA sets. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_CACHEINFO_DATA_WORDS_IN_UNIT_MAX">
<span class="target" id="group__nrf__cache__hal_1ga47e3b11d456e175bc52f32ac36a29d88"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_CACHEINFO_DATA_WORDS_IN_UNIT_MAX</span></span></span><a class="headerlink" href="#c.NRF_CACHEINFO_DATA_WORDS_IN_UNIT_MAX" title="Permalink to this definition"></a><br /></dt>
<dd><p>Max number of words in CACHEINFO data units. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_CACHEINFO_DATA_UNITS_MAX">
<span class="target" id="group__nrf__cache__hal_1ga0ee2b7edda1cd22aa38f929eced44c21"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_CACHEINFO_DATA_UNITS_MAX</span></span></span><a class="headerlink" href="#c.NRF_CACHEINFO_DATA_UNITS_MAX" title="Permalink to this definition"></a><br /></dt>
<dd><p>Max number of CACHEINFO data units. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_CACHEINFO_WORD_INDEX_MAX">
<span class="target" id="group__nrf__cache__hal_1ga279f580f4bf64462858fb253f6a20a81"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_CACHEINFO_WORD_INDEX_MAX</span></span></span><a class="headerlink" href="#c.NRF_CACHEINFO_WORD_INDEX_MAX" title="Permalink to this definition"></a><br /></dt>
<dd><p>Max number of CACHEINFO words. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_CACHEINFO_WAY_INDEX_MAX">
<span class="target" id="group__nrf__cache__hal_1ga8adc07f29cc163b28878e389836dcd8a"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_CACHEINFO_WAY_INDEX_MAX</span></span></span><a class="headerlink" href="#c.NRF_CACHEINFO_WAY_INDEX_MAX" title="Permalink to this definition"></a><br /></dt>
<dd><p>Max number of CACHEINFO ways. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_CACHEINFO_SET_INDEX_MAX">
<span class="target" id="group__nrf__cache__hal_1ga5c9059963ea7e4e4bb0b074d06367a41"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_CACHEINFO_SET_INDEX_MAX</span></span></span><a class="headerlink" href="#c.NRF_CACHEINFO_SET_INDEX_MAX" title="Permalink to this definition"></a><br /></dt>
<dd><p>Max number of CACHEINFO sets. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_CACHE_MODE_RAMSIZE_MAX">
<span class="target" id="group__nrf__cache__hal_1ga414bb481a7ba4e07d48828d47a02adc1"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_CACHE_MODE_RAMSIZE_MAX</span></span></span><a class="headerlink" href="#c.NRF_CACHE_MODE_RAMSIZE_MAX" title="Permalink to this definition"></a><br /></dt>
<dd><p>Max enumerator value of RAMSIZE field. </p>
</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-enums">Enums</p>
<dl class="c enum">
<dt class="sig sig-object c" id="c.nrf_cache_task_t">
<span class="target" id="group__nrf__cache__hal_1ga49ede922bdb9d9b6243a72e9a0049ecd"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_cache_task_t</span></span></span><a class="headerlink" href="#c.nrf_cache_task_t" title="Permalink to this definition"></a><br /></dt>
<dd><p>CACHE tasks. </p>
<p><em>Values:</em></p>
<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_cache_task_t.NRF_CACHE_TASK_CLEANCACHE">
<span class="target" id="group__nrf__cache__hal_1gga49ede922bdb9d9b6243a72e9a0049ecda0b5faa49a8f6374e0a0d57f999052077"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_CACHE_TASK_CLEANCACHE</span></span></span><a class="headerlink" href="#c.nrf_cache_task_t.NRF_CACHE_TASK_CLEANCACHE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Clean the whole cache. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_cache_task_t.NRF_CACHE_TASK_CLEANLINE">
<span class="target" id="group__nrf__cache__hal_1gga49ede922bdb9d9b6243a72e9a0049ecdae63f5a05627646aa436b210a7d773767"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_CACHE_TASK_CLEANLINE</span></span></span><a class="headerlink" href="#c.nrf_cache_task_t.NRF_CACHE_TASK_CLEANLINE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Clean the cache line. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_cache_task_t.NRF_CACHE_TASK_FLUSHCACHE">
<span class="target" id="group__nrf__cache__hal_1gga49ede922bdb9d9b6243a72e9a0049ecdac3bf75e1d727aa69ad9b74ea768838f0"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_CACHE_TASK_FLUSHCACHE</span></span></span><a class="headerlink" href="#c.nrf_cache_task_t.NRF_CACHE_TASK_FLUSHCACHE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Flush the whole cache. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_cache_task_t.NRF_CACHE_TASK_FLUSHLINE">
<span class="target" id="group__nrf__cache__hal_1gga49ede922bdb9d9b6243a72e9a0049ecda6ce7882a167236d57916c1d86034f5d0"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_CACHE_TASK_FLUSHLINE</span></span></span><a class="headerlink" href="#c.nrf_cache_task_t.NRF_CACHE_TASK_FLUSHLINE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Flush the cache line. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_cache_task_t.NRF_CACHE_TASK_SAVE">
<span class="target" id="group__nrf__cache__hal_1gga49ede922bdb9d9b6243a72e9a0049ecda1942612fbbae087dbf498bb4b6a389ee"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_CACHE_TASK_SAVE</span></span></span><a class="headerlink" href="#c.nrf_cache_task_t.NRF_CACHE_TASK_SAVE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Save the state to a retained memory space. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_cache_task_t.NRF_CACHE_TASK_RESTORE">
<span class="target" id="group__nrf__cache__hal_1gga49ede922bdb9d9b6243a72e9a0049ecdaffde15302587b738fa0043439a48d222"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_CACHE_TASK_RESTORE</span></span></span><a class="headerlink" href="#c.nrf_cache_task_t.NRF_CACHE_TASK_RESTORE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Restore the state from a retained memory space. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_cache_task_t.NRF_CACHE_TASK_INVALIDATECACHE">
<span class="target" id="group__nrf__cache__hal_1gga49ede922bdb9d9b6243a72e9a0049ecda10f8c0acee707f39a8fa647b0b4fe990"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_CACHE_TASK_INVALIDATECACHE</span></span></span><a class="headerlink" href="#c.nrf_cache_task_t.NRF_CACHE_TASK_INVALIDATECACHE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Invalidate the whole cache. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_cache_task_t.NRF_CACHE_TASK_INVALIDATELINE">
<span class="target" id="group__nrf__cache__hal_1gga49ede922bdb9d9b6243a72e9a0049ecda52b46d3dd9c9155fc291acc745b177a6"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_CACHE_TASK_INVALIDATELINE</span></span></span><a class="headerlink" href="#c.nrf_cache_task_t.NRF_CACHE_TASK_INVALIDATELINE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Invalidate the cache line. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_cache_task_t.NRF_CACHE_TASK_ERASE">
<span class="target" id="group__nrf__cache__hal_1gga49ede922bdb9d9b6243a72e9a0049ecdaa9f90eb4bba52bdbf22f089bb4b9cb52"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_CACHE_TASK_ERASE</span></span></span><a class="headerlink" href="#c.nrf_cache_task_t.NRF_CACHE_TASK_ERASE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Erase the whole cache. </p>
</dd></dl>

</dd></dl>

<dl class="c enum">
<dt class="sig sig-object c" id="c.nrf_cache_region_t">
<span class="target" id="group__nrf__cache__hal_1gaeae9f7c57f88049da165f58737bb95e9"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_cache_region_t</span></span></span><a class="headerlink" href="#c.nrf_cache_region_t" title="Permalink to this definition"></a><br /></dt>
<dd><p>Cache regions. </p>
<p><em>Values:</em></p>
<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_cache_region_t.NRF_CACHE_REGION_FLASH">
<span class="target" id="group__nrf__cache__hal_1ggaeae9f7c57f88049da165f58737bb95e9a0a431ff82f85fe3fc3e0cd97e2eb8224"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_CACHE_REGION_FLASH</span></span></span><a class="headerlink" href="#c.nrf_cache_region_t.NRF_CACHE_REGION_FLASH" title="Permalink to this definition"></a><br /></dt>
<dd><p>Cache region related to Flash access. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_cache_region_t.NRF_CACHE_REGION_XIP">
<span class="target" id="group__nrf__cache__hal_1ggaeae9f7c57f88049da165f58737bb95e9a6d77361b76ca766d78f9718c1311933f"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_CACHE_REGION_XIP</span></span></span><a class="headerlink" href="#c.nrf_cache_region_t.NRF_CACHE_REGION_XIP" title="Permalink to this definition"></a><br /></dt>
<dd><p>Cache region related to XIP access. </p>
</dd></dl>

</dd></dl>

<dl class="c enum">
<dt class="sig sig-object c" id="c.nrf_cache_ramsize_t">
<span class="target" id="group__nrf__cache__hal_1ga991edeffce0e89bffec886613b9fef42"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_cache_ramsize_t</span></span></span><a class="headerlink" href="#c.nrf_cache_ramsize_t" title="Permalink to this definition"></a><br /></dt>
<dd><p>Dedicated RAM size used for cache memory. </p>
<p><em>Values:</em></p>
<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_cache_ramsize_t.NRF_CACHE_RAMSIZE_ALL">
<span class="target" id="group__nrf__cache__hal_1gga991edeffce0e89bffec886613b9fef42a2b6d3cc414bf77aaceddd4360b42341f"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_CACHE_RAMSIZE_ALL</span></span></span><a class="headerlink" href="#c.nrf_cache_ramsize_t.NRF_CACHE_RAMSIZE_ALL" title="Permalink to this definition"></a><br /></dt>
<dd><p>All RAM is used for cache memory. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_cache_ramsize_t.NRF_CACHE_RAMSIZE_HALF">
<span class="target" id="group__nrf__cache__hal_1gga991edeffce0e89bffec886613b9fef42a426da0766c12dfb3a29361dbe3f4fb6e"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_CACHE_RAMSIZE_HALF</span></span></span><a class="headerlink" href="#c.nrf_cache_ramsize_t.NRF_CACHE_RAMSIZE_HALF" title="Permalink to this definition"></a><br /></dt>
<dd><p>Half of the RAM is used for cache memory. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_cache_ramsize_t.NRF_CACHE_RAMSIZE_QUARTER">
<span class="target" id="group__nrf__cache__hal_1gga991edeffce0e89bffec886613b9fef42a1336a9bc44b84dc6f05635024a7def58"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_CACHE_RAMSIZE_QUARTER</span></span></span><a class="headerlink" href="#c.nrf_cache_ramsize_t.NRF_CACHE_RAMSIZE_QUARTER" title="Permalink to this definition"></a><br /></dt>
<dd><p>Quarter of the RAM is used for cache memory. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_cache_ramsize_t.NRF_CACHE_RAMSIZE_NONE">
<span class="target" id="group__nrf__cache__hal_1gga991edeffce0e89bffec886613b9fef42a2446ca738264545926ecf98d2ca7d3ae"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_CACHE_RAMSIZE_NONE</span></span></span><a class="headerlink" href="#c.nrf_cache_ramsize_t.NRF_CACHE_RAMSIZE_NONE" title="Permalink to this definition"></a><br /></dt>
<dd><p>None of the RAM is used for cache memory. </p>
</dd></dl>

</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-functions">Functions</p>
<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_cache_enable">
<span class="target" id="group__nrf__cache__hal_1ga756fd84f98cf771e67b886da7e5a4996"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_cache_enable</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_CACHE_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_cache_enable" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for enabling the CACHE peripheral. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_cache_disable">
<span class="target" id="group__nrf__cache__hal_1ga9f96b98968845dd74610731ea62c04d9"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_cache_disable</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_CACHE_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_cache_disable" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for disabling the CACHE peripheral. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_cache_enable_check">
<span class="target" id="group__nrf__cache__hal_1ga7d2944d15b8c601cdbb497db9b6878b0"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_cache_enable_check</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_CACHE_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_cache_enable_check" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for checking if the CACHE peripheral is enabled. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral.</p></li>
</ul>
</dd>
<dt class="field-even">Return values<span class="colon">:</span></dt>
<dd class="field-even"><ul class="simple">
<li><p><strong>true</strong> – The CACHE is enabled. </p></li>
<li><p><strong>false</strong> – The CACHE is not enabled. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_cache_invalidate">
<span class="target" id="group__nrf__cache__hal_1gaefdb58b01a18348964ff64105e4e795b"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_cache_invalidate</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_CACHE_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_cache_invalidate" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for invalidating the cache content. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_cache_erase">
<span class="target" id="group__nrf__cache__hal_1ga6d9ba61a07efda4785f4d13ca2216575"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_cache_erase</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_CACHE_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_cache_erase" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for erasing the cache content. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_cache_erase_status_check">
<span class="target" id="group__nrf__cache__hal_1gaa3869bbc7a6c3585925c2d212a3810bd"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_cache_erase_status_check</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_CACHE_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_cache_erase_status_check" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for checking the status of <a class="reference internal" href="#group__nrf__cache__hal_1ga6d9ba61a07efda4785f4d13ca2216575"><span class="std std-ref">nrf_cache_erase()</span></a>. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral.</p></li>
</ul>
</dd>
<dt class="field-even">Return values<span class="colon">:</span></dt>
<dd class="field-even"><ul class="simple">
<li><p><strong>true</strong> – Erase is finished. </p></li>
<li><p><strong>false</strong> – Erase is not complete or has not started. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_cache_erase_status_clear">
<span class="target" id="group__nrf__cache__hal_1gaad1baeca8bd8d414090974a07b15e46d"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_cache_erase_status_clear</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_CACHE_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_cache_erase_status_clear" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for clearing the status of the cache erase. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_cache_profiling_set">
<span class="target" id="group__nrf__cache__hal_1ga5a35696d8b62a4bbadbf198f37031805"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_cache_profiling_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_CACHE_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n"><span class="pre">enable</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_cache_profiling_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for setting the cache profiling. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>enable</strong> – <strong>[in]</strong> True if cache profiling is to be enabled, false otherwise. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_cache_profiling_counters_clear">
<span class="target" id="group__nrf__cache__hal_1gac5e7cb47f50fea87249214c524b51119"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_cache_profiling_counters_clear</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_CACHE_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_cache_profiling_counters_clear" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for clearing the cache profiling counters. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_cache_instruction_hit_counter_get">
<span class="target" id="group__nrf__cache__hal_1gaac6153662b901d2183c452f9ef04b076"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_cache_instruction_hit_counter_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_CACHE_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_cache_region_t" title="nrf_cache_region_t"><span class="n"><span class="pre">nrf_cache_region_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">region</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_cache_instruction_hit_counter_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for getting the number of cache hits for instruction fetch from the specified cache region. </p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Separate counters are used for flash region and XIP region. </p>
</div>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Cache profiling must be enabled first. See <a class="reference internal" href="#group__nrf__cache__hal_1ga5a35696d8b62a4bbadbf198f37031805"><span class="std std-ref">nrf_cache_profiling_set</span></a>.</p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>region</strong> – <strong>[in]</strong> Cache region.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>Number of instruction fetch cache hits. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_cache_instruction_miss_counter_get">
<span class="target" id="group__nrf__cache__hal_1gaf20b23ae75f3d11a08d628e5b7ecd180"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_cache_instruction_miss_counter_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_CACHE_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_cache_region_t" title="nrf_cache_region_t"><span class="n"><span class="pre">nrf_cache_region_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">region</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_cache_instruction_miss_counter_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for getting the number of cache misses for instruction fetch from the specified cache region. </p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Separate counters are used for flash region and XIP region. </p>
</div>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Cache profiling must be enabled first. See <a class="reference internal" href="#group__nrf__cache__hal_1ga5a35696d8b62a4bbadbf198f37031805"><span class="std std-ref">nrf_cache_profiling_set</span></a>.</p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>region</strong> – <strong>[in]</strong> Cache region.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>Number of instruction fetch cache misses. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_cache_data_hit_counter_get">
<span class="target" id="group__nrf__cache__hal_1ga26fedd2a0b6f762125b5e11451e30f34"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_cache_data_hit_counter_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_CACHE_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_cache_region_t" title="nrf_cache_region_t"><span class="n"><span class="pre">nrf_cache_region_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">region</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_cache_data_hit_counter_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for getting the number of cache hits for data fetch from the specified cache region. </p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Separate counters are used for flash region and XIP region. </p>
</div>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Cache profiling must be enabled first. See <a class="reference internal" href="#group__nrf__cache__hal_1ga5a35696d8b62a4bbadbf198f37031805"><span class="std std-ref">nrf_cache_profiling_set</span></a>.</p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>region</strong> – <strong>[in]</strong> Cache region.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>Number of data fetch cache hits. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_cache_data_miss_counter_get">
<span class="target" id="group__nrf__cache__hal_1gaa972907d2ce82a410ea13b8da0b583eb"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_cache_data_miss_counter_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_CACHE_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_cache_region_t" title="nrf_cache_region_t"><span class="n"><span class="pre">nrf_cache_region_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">region</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_cache_data_miss_counter_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for getting the number of cache misses for data fetch from the specified cache region. </p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Separate counters are used for flash region and XIP region. </p>
</div>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Cache profiling must be enabled first. See <a class="reference internal" href="#group__nrf__cache__hal_1ga5a35696d8b62a4bbadbf198f37031805"><span class="std std-ref">nrf_cache_profiling_set</span></a>.</p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>region</strong> – <strong>[in]</strong> Cache region.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>Number of data fetch cache misses. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_cache_ram_mode_set">
<span class="target" id="group__nrf__cache__hal_1gab95b2acd2a16a1b1a4d4712fbbc2bd4e"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_cache_ram_mode_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_CACHE_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n"><span class="pre">enable</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_cache_ram_mode_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for setting the cache RAM mode. </p>
<p>When configured in the RAM mode, the accesses to internal or external flash will not be cached. In this mode, the cache data contents can be used as the read/write RAM. Only the data content of the cache is available as RAM.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Enabling the RAM mode causes the RAM to be cleared. </p>
</div>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Disabling the RAM mode causes the cache to be invalidated.</p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>enable</strong> – <strong>[in]</strong> True if the cache RAM mode is to be enabled, false otherwise. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_cache_ram_mode_check">
<span class="target" id="group__nrf__cache__hal_1ga59bfba4829667844633caf62c22f073e"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_cache_ram_mode_check</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_CACHE_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_cache_ram_mode_check" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for checking whether the cache is in RAM mode. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>True if the cache RAM mode is enabled, false otherwise. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_cache_ramsize_set">
<span class="target" id="group__nrf__cache__hal_1ga6f05b1ef7689b8d3316dc40e93f71461"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_cache_ramsize_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_CACHE_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_cache_ramsize_t" title="nrf_cache_ramsize_t"><span class="n"><span class="pre">nrf_cache_ramsize_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">ramsize</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_cache_ramsize_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for setting the configuration of splitting the dedicated cache RAM. </p>
<p>Dedicated cache RAM can be splitted into cache memory and generic memory. By default, all dedicated RAM is used for cache memory.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>ramsize</strong> – <strong>[in]</strong> Dedicated cache RAM split configuration. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_cache_ramsize_get">
<span class="target" id="group__nrf__cache__hal_1gae5fc746c9dd94b53f2a14846780960db"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><a class="reference internal" href="#c.nrf_cache_ramsize_t" title="nrf_cache_ramsize_t"><span class="n"><span class="pre">nrf_cache_ramsize_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_cache_ramsize_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_CACHE_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_cache_ramsize_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for getting the configuration of splitting the dedicated cache RAM. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>Configuration of dedicated cache RAM split. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_cache_read_lock_enable">
<span class="target" id="group__nrf__cache__hal_1ga9bc9f2a59ccd951d1e2d4f087e52c43b"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_cache_read_lock_enable</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_CACHE_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_cache_read_lock_enable" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for blocking the cache content access. </p>
<p>To unlock the cache content access, a reset has to be performed.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Blocking is ignored in the RAM mode.</p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_cache_update_lock_set">
<span class="target" id="group__nrf__cache__hal_1ga05756fe9cd2bb93b1a022dade02ede60"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_cache_update_lock_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_CACHE_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n"><span class="pre">enable</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_cache_update_lock_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for blocking the cache content updates. </p>
<p>Blocking of updates prevents updating of cache content on cache misses, but the peripheral will continue to check for instruction/data fetches in the content already present in the cache.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Blocking is ignored in the RAM mode.</p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>enable</strong> – <strong>[in]</strong> True if cache content update lock is to be enabled, false otherwise. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_cache_data_get">
<span class="target" id="group__nrf__cache__hal_1ga7a93f10d29db8e1aa8ebea5e08a944dd"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_cache_data_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_CACHEDATA_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">set</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">way</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">word</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_cache_data_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for getting the cache data word. </p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>When operating in the RAM mode, the cache data is accessible as a general purpose RAM.</p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>set</strong> – <strong>[in]</strong> Set that contains the data to get. </p></li>
<li><p><strong>way</strong> – <strong>[in]</strong> Way that contains the data to get. </p></li>
<li><p><strong>word</strong> – <strong>[in]</strong> Data word index to get.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>32-bit data word. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_cache_tag_get">
<span class="target" id="group__nrf__cache__hal_1gacc7d4f3ec88bc499f72c78a5d4f7d217"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_cache_tag_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_CACHEINFO_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">set</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">way</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_cache_tag_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for getting the tag associated with the specified set and way. </p>
<p>The tag is used to check if an entry in the cache matches the address that is being fetched.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>set</strong> – <strong>[in]</strong> Set that contains the tag to get. </p></li>
<li><p><strong>way</strong> – <strong>[in]</strong> Way that contains the tag to get.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>Tag value. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_cache_line_validity_check">
<span class="target" id="group__nrf__cache__hal_1gaaa54ee451b51ddc9a2fda2702f74db2d"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_cache_line_validity_check</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_CACHEINFO_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">set</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">way</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_cache_line_validity_check" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for checking the validity of a cache line associated with the specified set and way. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>set</strong> – <strong>[in]</strong> Set that contains the cache line to check. </p></li>
<li><p><strong>way</strong> – <strong>[in]</strong> Way that contains the cache line to check.</p></li>
</ul>
</dd>
<dt class="field-even">Return values<span class="colon">:</span></dt>
<dd class="field-even"><ul class="simple">
<li><p><strong>true</strong> – Cache line is valid. </p></li>
<li><p><strong>false</strong> – Cache line is invalid. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_cache_mru_get">
<span class="target" id="group__nrf__cache__hal_1gabd81e14a0131c0d6cf6cebe0c681339b"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_cache_mru_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_CACHEINFO_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">set</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_cache_mru_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for getting the most recently used way in the specified set. </p>
<p>The most recently used way is updated on each fetch from the cache and is used for the cache replacement policy.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>set</strong> – <strong>[in]</strong> Specified set.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>The most recently used way in the specified set. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_cache_data_unit_validity_check">
<span class="target" id="group__nrf__cache__hal_1gaa27dd3609dcb6f9b4c9a5a6edcefa4c5"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_cache_data_unit_validity_check</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_CACHEINFO_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">set</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">way</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">word</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_cache_data_unit_validity_check" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for checking the validity of a data unit associated with the specified set, way and word. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>set</strong> – <strong>[in]</strong> Set that contains the data unit to check. </p></li>
<li><p><strong>way</strong> – <strong>[in]</strong> Way that contains the data unit to check. </p></li>
<li><p><strong>word</strong> – <strong>[in]</strong> Data word index.</p></li>
</ul>
</dd>
<dt class="field-even">Return values<span class="colon">:</span></dt>
<dd class="field-even"><ul class="simple">
<li><p><strong>true</strong> – Data unit is valid. </p></li>
<li><p><strong>false</strong> – Data unit is invalid. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_cache_is_data_unit_dirty_check">
<span class="target" id="group__nrf__cache__hal_1ga7f2a4358f0d38825cfa2b51637bf81b5"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_cache_is_data_unit_dirty_check</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_CACHEINFO_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">set</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">way</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">word</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_cache_is_data_unit_dirty_check" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for checking the dirtiness of a data unit associated with the specified set, way and word. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>set</strong> – <strong>[in]</strong> Set that contains the data unit to check. </p></li>
<li><p><strong>way</strong> – <strong>[in]</strong> Way that contains the data unit to check. </p></li>
<li><p><strong>word</strong> – <strong>[in]</strong> Data word index.</p></li>
</ul>
</dd>
<dt class="field-even">Return values<span class="colon">:</span></dt>
<dd class="field-even"><ul class="simple">
<li><p><strong>true</strong> – Data unit is dirty. </p></li>
<li><p><strong>false</strong> – Data unit is clean. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_cache_lineaddr_set">
<span class="target" id="group__nrf__cache__hal_1gacae4625e5f9d055c0fe52dd1d2607bae"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_cache_lineaddr_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_CACHE_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">addr</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_cache_lineaddr_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function to set the memory address covered by the line to be maintained. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>addr</strong> – <strong>[in]</strong> Cache line adress. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_cache_lineaddr_get">
<span class="target" id="group__nrf__cache__hal_1ga7eb1bd528269b5647c4ed3a6172fd8be"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_cache_lineaddr_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_CACHE_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_cache_lineaddr_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function to get the memory address covered by the line to be maintained. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>Cache line adress. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_cache_task_trigger">
<span class="target" id="group__nrf__cache__hal_1gaec4381cdc4063490b6fcf05ecd09289b"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_cache_task_trigger</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_CACHE_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_cache_task_t" title="nrf_cache_task_t"><span class="n"><span class="pre">nrf_cache_task_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">task</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_cache_task_trigger" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for triggering the specified CACHE task. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>task</strong> – <strong>[in]</strong> Task. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_cache_task_address_get">
<span class="target" id="group__nrf__cache__hal_1ga7ded5d5db4f09095de5e83af7977a6dd"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_cache_task_address_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_CACHE_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_cache_task_t" title="nrf_cache_task_t"><span class="n"><span class="pre">nrf_cache_task_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">task</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_cache_task_address_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for returning the address of the specified task register. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>task</strong> – <strong>[in]</strong> Task.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>Task address. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_cache_busy_check">
<span class="target" id="group__nrf__cache__hal_1gabee8421cea588033567777ca5a96d81f"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_cache_busy_check</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_CACHE_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_cache_busy_check" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for checking if the cache is busy or not. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>True if the cache is busy, false otherwise. </p>
</dd>
</dl>
</dd></dl>

</div>
</dd></dl>

</section>


           </div>
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="../ccm/index.html" class="btn btn-neutral float-right" title="CCM" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="index.html" class="btn btn-neutral" title="CACHE" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">

<table>
<tr>
<td>
    <p>
        &copy; Copyright 2021, Nordic Semiconductor ASA.
      Last updated on May 10, 2024.

    </p>
</td>
<td id="nordiclogo">
  <a href="https://www.nordicsemi.com/"><img src="../../_static/images/nordic-logo.png" border="0"/></a>
</td>
</tr>
</table>
  </div> 


</footer>

<div id="scroll-container">
  <button type="button" id="scroll-btn" class="btn">
    <svg xmlns="http://www.w3.org/2000/svg" height="24" viewBox="0 0 24 24" width="24"><path d="M0 0h24v24H0z" fill="none"/><path d="M7.41 15.41L12 10.83l4.59 4.58L18 14l-6-6-6 6z" fill="#fff"/></svg>
  </button>
</div>

<script>
  const scrollBtn = document.querySelector("#scroll-btn");

  document.addEventListener("scroll", () => {
    if (window.scrollY > 400) {
          scrollBtn.style.visibility = "visible";
      } else {
          scrollBtn.style.visibility = "hidden";
      }
  });

  scrollBtn.addEventListener("click", () => {
      window.scrollTo({ top: 0, behavior: "smooth" });
  });
</script>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>