{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1754659442155 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1754659442155 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug  8 18:54:01 2025 " "Processing started: Fri Aug  8 18:54:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1754659442155 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754659442155 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Day41 -c Day41 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Day41 -c Day41" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754659442155 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1754659442848 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1754659442848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/18.1/100days/comparators/nbitcomp.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/18.1/100days/comparators/nbitcomp.v" { { "Info" "ISGN_ENTITY_NAME" "1 nbitcomp " "Found entity 1: nbitcomp" {  } { { "../Comparators/nbitcomp.v" "" { Text "C:/intelFPGA/18.1/100Days/Comparators/nbitcomp.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754659454267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754659454267 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "G nbitcomp.v(8) " "Verilog HDL Procedural Assignment error at nbitcomp.v(8): object \"G\" on left-hand side of assignment must have a variable data type" {  } { { "../Comparators/nbitcomp.v" "" { Text "C:/intelFPGA/18.1/100Days/Comparators/nbitcomp.v" 8 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1754659454275 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "E nbitcomp.v(9) " "Verilog HDL Procedural Assignment error at nbitcomp.v(9): object \"E\" on left-hand side of assignment must have a variable data type" {  } { { "../Comparators/nbitcomp.v" "" { Text "C:/intelFPGA/18.1/100Days/Comparators/nbitcomp.v" 9 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1754659454275 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "L nbitcomp.v(10) " "Verilog HDL Procedural Assignment error at nbitcomp.v(10): object \"L\" on left-hand side of assignment must have a variable data type" {  } { { "../Comparators/nbitcomp.v" "" { Text "C:/intelFPGA/18.1/100Days/Comparators/nbitcomp.v" 10 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1754659454276 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "G nbitcomp.v(13) " "Verilog HDL Procedural Assignment error at nbitcomp.v(13): object \"G\" on left-hand side of assignment must have a variable data type" {  } { { "../Comparators/nbitcomp.v" "" { Text "C:/intelFPGA/18.1/100Days/Comparators/nbitcomp.v" 13 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1754659454276 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "E nbitcomp.v(14) " "Verilog HDL Procedural Assignment error at nbitcomp.v(14): object \"E\" on left-hand side of assignment must have a variable data type" {  } { { "../Comparators/nbitcomp.v" "" { Text "C:/intelFPGA/18.1/100Days/Comparators/nbitcomp.v" 14 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1754659454276 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "L nbitcomp.v(15) " "Verilog HDL Procedural Assignment error at nbitcomp.v(15): object \"L\" on left-hand side of assignment must have a variable data type" {  } { { "../Comparators/nbitcomp.v" "" { Text "C:/intelFPGA/18.1/100Days/Comparators/nbitcomp.v" 15 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1754659454276 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "G nbitcomp.v(18) " "Verilog HDL Procedural Assignment error at nbitcomp.v(18): object \"G\" on left-hand side of assignment must have a variable data type" {  } { { "../Comparators/nbitcomp.v" "" { Text "C:/intelFPGA/18.1/100Days/Comparators/nbitcomp.v" 18 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1754659454276 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "E nbitcomp.v(19) " "Verilog HDL Procedural Assignment error at nbitcomp.v(19): object \"E\" on left-hand side of assignment must have a variable data type" {  } { { "../Comparators/nbitcomp.v" "" { Text "C:/intelFPGA/18.1/100Days/Comparators/nbitcomp.v" 19 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1754659454276 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "L nbitcomp.v(20) " "Verilog HDL Procedural Assignment error at nbitcomp.v(20): object \"L\" on left-hand side of assignment must have a variable data type" {  } { { "../Comparators/nbitcomp.v" "" { Text "C:/intelFPGA/18.1/100Days/Comparators/nbitcomp.v" 20 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1754659454276 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1754659454335 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Aug  8 18:54:14 2025 " "Processing ended: Fri Aug  8 18:54:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1754659454335 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1754659454335 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1754659454335 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1754659454335 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 1  " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1754659455119 ""}
