ARM GAS  /tmp/cczz54h2.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"spi.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_SPI1_Init,"ax",%progbits
  16              		.align	1
  17              		.global	MX_SPI1_Init
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	MX_SPI1_Init:
  24              	.LFB64:
  25              		.file 1 "Core/Src/spi.c"
   1:Core/Src/spi.c **** /**
   2:Core/Src/spi.c ****   ******************************************************************************
   3:Core/Src/spi.c ****   * File Name          : SPI.c
   4:Core/Src/spi.c ****   * Description        : This file provides code for the configuration
   5:Core/Src/spi.c ****   *                      of the SPI instances.
   6:Core/Src/spi.c ****   ******************************************************************************
   7:Core/Src/spi.c ****   * This notice applies to any and all portions of this file
   8:Core/Src/spi.c ****   * that are not between comment pairs USER CODE BEGIN and
   9:Core/Src/spi.c ****   * USER CODE END. Other portions of this file, whether 
  10:Core/Src/spi.c ****   * inserted by the user or by software development tools
  11:Core/Src/spi.c ****   * are owned by their respective copyright owners.
  12:Core/Src/spi.c ****   *
  13:Core/Src/spi.c ****   * Copyright (c) 2018 STMicroelectronics International N.V. 
  14:Core/Src/spi.c ****   * All rights reserved.
  15:Core/Src/spi.c ****   *
  16:Core/Src/spi.c ****   * Redistribution and use in source and binary forms, with or without 
  17:Core/Src/spi.c ****   * modification, are permitted, provided that the following conditions are met:
  18:Core/Src/spi.c ****   *
  19:Core/Src/spi.c ****   * 1. Redistribution of source code must retain the above copyright notice, 
  20:Core/Src/spi.c ****   *    this list of conditions and the following disclaimer.
  21:Core/Src/spi.c ****   * 2. Redistributions in binary form must reproduce the above copyright notice,
  22:Core/Src/spi.c ****   *    this list of conditions and the following disclaimer in the documentation
  23:Core/Src/spi.c ****   *    and/or other materials provided with the distribution.
  24:Core/Src/spi.c ****   * 3. Neither the name of STMicroelectronics nor the names of other 
  25:Core/Src/spi.c ****   *    contributors to this software may be used to endorse or promote products 
  26:Core/Src/spi.c ****   *    derived from this software without specific written permission.
  27:Core/Src/spi.c ****   * 4. This software, including modifications and/or derivative works of this 
  28:Core/Src/spi.c ****   *    software, must execute solely and exclusively on microcontroller or
  29:Core/Src/spi.c ****   *    microprocessor devices manufactured by or for STMicroelectronics.
  30:Core/Src/spi.c ****   * 5. Redistribution and use of this software other than as permitted under 
  31:Core/Src/spi.c ****   *    this license is void and will automatically terminate your rights under 
  32:Core/Src/spi.c ****   *    this license. 
  33:Core/Src/spi.c ****   *
ARM GAS  /tmp/cczz54h2.s 			page 2


  34:Core/Src/spi.c ****   * THIS SOFTWARE IS PROVIDED BY STMICROELECTRONICS AND CONTRIBUTORS "AS IS" 
  35:Core/Src/spi.c ****   * AND ANY EXPRESS, IMPLIED OR STATUTORY WARRANTIES, INCLUDING, BUT NOT 
  36:Core/Src/spi.c ****   * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A 
  37:Core/Src/spi.c ****   * PARTICULAR PURPOSE AND NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY
  38:Core/Src/spi.c ****   * RIGHTS ARE DISCLAIMED TO THE FULLEST EXTENT PERMITTED BY LAW. IN NO EVENT 
  39:Core/Src/spi.c ****   * SHALL STMICROELECTRONICS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
  40:Core/Src/spi.c ****   * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  41:Core/Src/spi.c ****   * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, 
  42:Core/Src/spi.c ****   * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF 
  43:Core/Src/spi.c ****   * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING 
  44:Core/Src/spi.c ****   * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
  45:Core/Src/spi.c ****   * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  46:Core/Src/spi.c ****   *
  47:Core/Src/spi.c ****   ******************************************************************************
  48:Core/Src/spi.c ****   */
  49:Core/Src/spi.c **** 
  50:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  51:Core/Src/spi.c **** #include "spi.h"
  52:Core/Src/spi.c **** 
  53:Core/Src/spi.c **** #include "gpio.h"
  54:Core/Src/spi.c **** 
  55:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  56:Core/Src/spi.c **** 
  57:Core/Src/spi.c **** /* USER CODE END 0 */
  58:Core/Src/spi.c **** 
  59:Core/Src/spi.c **** SPI_HandleTypeDef hspi1;
  60:Core/Src/spi.c **** 
  61:Core/Src/spi.c **** /* SPI1 init function */
  62:Core/Src/spi.c **** void MX_SPI1_Init(void)
  63:Core/Src/spi.c **** {
  26              		.loc 1 63 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 08B5     		push	{r3, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 3, -8
  34              		.cfi_offset 14, -4
  64:Core/Src/spi.c **** 
  65:Core/Src/spi.c ****   hspi1.Instance = SPI1;
  35              		.loc 1 65 0
  36 0002 0F48     		ldr	r0, .L5
  37 0004 0F4B     		ldr	r3, .L5+4
  38 0006 0360     		str	r3, [r0]
  66:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  39              		.loc 1 66 0
  40 0008 4FF48273 		mov	r3, #260
  41 000c 4360     		str	r3, [r0, #4]
  67:Core/Src/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  42              		.loc 1 67 0
  43 000e 0023     		movs	r3, #0
  44 0010 8360     		str	r3, [r0, #8]
  68:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  45              		.loc 1 68 0
  46 0012 C360     		str	r3, [r0, #12]
  69:Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
ARM GAS  /tmp/cczz54h2.s 			page 3


  47              		.loc 1 69 0
  48 0014 0361     		str	r3, [r0, #16]
  70:Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  49              		.loc 1 70 0
  50 0016 4361     		str	r3, [r0, #20]
  71:Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
  51              		.loc 1 71 0
  52 0018 4FF48022 		mov	r2, #262144
  53 001c 8261     		str	r2, [r0, #24]
  72:Core/Src/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
  54              		.loc 1 72 0
  55 001e 3822     		movs	r2, #56
  56 0020 C261     		str	r2, [r0, #28]
  73:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  57              		.loc 1 73 0
  58 0022 0362     		str	r3, [r0, #32]
  74:Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  59              		.loc 1 74 0
  60 0024 4362     		str	r3, [r0, #36]
  75:Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  61              		.loc 1 75 0
  62 0026 8362     		str	r3, [r0, #40]
  76:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 10;
  63              		.loc 1 76 0
  64 0028 0A23     		movs	r3, #10
  65 002a C362     		str	r3, [r0, #44]
  77:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
  66              		.loc 1 77 0
  67 002c FFF7FEFF 		bl	HAL_SPI_Init
  68              	.LVL0:
  69 0030 00B9     		cbnz	r0, .L4
  70              	.L1:
  71 0032 08BD     		pop	{r3, pc}
  72              	.L4:
  78:Core/Src/spi.c ****   {
  79:Core/Src/spi.c ****     _Error_Handler(__FILE__, __LINE__);
  73              		.loc 1 79 0
  74 0034 4F21     		movs	r1, #79
  75 0036 0448     		ldr	r0, .L5+8
  76 0038 FFF7FEFF 		bl	_Error_Handler
  77              	.LVL1:
  80:Core/Src/spi.c ****   }
  81:Core/Src/spi.c **** 
  82:Core/Src/spi.c **** }
  78              		.loc 1 82 0
  79 003c F9E7     		b	.L1
  80              	.L6:
  81 003e 00BF     		.align	2
  82              	.L5:
  83 0040 00000000 		.word	hspi1
  84 0044 00300140 		.word	1073819648
  85 0048 00000000 		.word	.LC0
  86              		.cfi_endproc
  87              	.LFE64:
  89              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
  90              		.align	1
  91              		.global	HAL_SPI_MspInit
ARM GAS  /tmp/cczz54h2.s 			page 4


  92              		.syntax unified
  93              		.thumb
  94              		.thumb_func
  95              		.fpu softvfp
  97              	HAL_SPI_MspInit:
  98              	.LFB65:
  83:Core/Src/spi.c **** 
  84:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  85:Core/Src/spi.c **** {
  99              		.loc 1 85 0
 100              		.cfi_startproc
 101              		@ args = 0, pretend = 0, frame = 24
 102              		@ frame_needed = 0, uses_anonymous_args = 0
 103              	.LVL2:
  86:Core/Src/spi.c **** 
  87:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct;
  88:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 104              		.loc 1 88 0
 105 0000 0268     		ldr	r2, [r0]
 106 0002 134B     		ldr	r3, .L14
 107 0004 9A42     		cmp	r2, r3
 108 0006 00D0     		beq	.L13
 109 0008 7047     		bx	lr
 110              	.L13:
  85:Core/Src/spi.c **** 
 111              		.loc 1 85 0
 112 000a 10B5     		push	{r4, lr}
 113              	.LCFI1:
 114              		.cfi_def_cfa_offset 8
 115              		.cfi_offset 4, -8
 116              		.cfi_offset 14, -4
 117 000c 86B0     		sub	sp, sp, #24
 118              	.LCFI2:
 119              		.cfi_def_cfa_offset 32
 120              	.LBB2:
  89:Core/Src/spi.c ****   {
  90:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  91:Core/Src/spi.c **** 
  92:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 0 */
  93:Core/Src/spi.c ****     /* SPI1 clock enable */
  94:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 121              		.loc 1 94 0
 122 000e 03F56043 		add	r3, r3, #57344
 123 0012 9A69     		ldr	r2, [r3, #24]
 124 0014 42F48052 		orr	r2, r2, #4096
 125 0018 9A61     		str	r2, [r3, #24]
 126 001a 9B69     		ldr	r3, [r3, #24]
 127 001c 03F48053 		and	r3, r3, #4096
 128 0020 0193     		str	r3, [sp, #4]
 129 0022 019B     		ldr	r3, [sp, #4]
 130              	.LBE2:
  95:Core/Src/spi.c ****   
  96:Core/Src/spi.c ****     /**SPI1 GPIO Configuration    
  97:Core/Src/spi.c ****     PA4     ------> SPI1_NSS
  98:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
  99:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
 100:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI 
ARM GAS  /tmp/cczz54h2.s 			page 5


 101:Core/Src/spi.c ****     */
 102:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 131              		.loc 1 102 0
 132 0024 B023     		movs	r3, #176
 133 0026 0293     		str	r3, [sp, #8]
 103:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 134              		.loc 1 103 0
 135 0028 0223     		movs	r3, #2
 136 002a 0393     		str	r3, [sp, #12]
 104:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 137              		.loc 1 104 0
 138 002c 0323     		movs	r3, #3
 139 002e 0593     		str	r3, [sp, #20]
 105:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 140              		.loc 1 105 0
 141 0030 084C     		ldr	r4, .L14+4
 142 0032 02A9     		add	r1, sp, #8
 143 0034 2046     		mov	r0, r4
 144              	.LVL3:
 145 0036 FFF7FEFF 		bl	HAL_GPIO_Init
 146              	.LVL4:
 106:Core/Src/spi.c **** 
 107:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 147              		.loc 1 107 0
 148 003a 4023     		movs	r3, #64
 149 003c 0293     		str	r3, [sp, #8]
 108:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 150              		.loc 1 108 0
 151 003e 0023     		movs	r3, #0
 152 0040 0393     		str	r3, [sp, #12]
 109:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 153              		.loc 1 109 0
 154 0042 0493     		str	r3, [sp, #16]
 110:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 155              		.loc 1 110 0
 156 0044 02A9     		add	r1, sp, #8
 157 0046 2046     		mov	r0, r4
 158 0048 FFF7FEFF 		bl	HAL_GPIO_Init
 159              	.LVL5:
 111:Core/Src/spi.c **** 
 112:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 113:Core/Src/spi.c **** 
 114:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 1 */
 115:Core/Src/spi.c ****   }
 116:Core/Src/spi.c **** }
 160              		.loc 1 116 0
 161 004c 06B0     		add	sp, sp, #24
 162              	.LCFI3:
 163              		.cfi_def_cfa_offset 8
 164              		@ sp needed
 165 004e 10BD     		pop	{r4, pc}
 166              	.L15:
 167              		.align	2
 168              	.L14:
 169 0050 00300140 		.word	1073819648
 170 0054 00080140 		.word	1073809408
 171              		.cfi_endproc
ARM GAS  /tmp/cczz54h2.s 			page 6


 172              	.LFE65:
 174              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 175              		.align	1
 176              		.global	HAL_SPI_MspDeInit
 177              		.syntax unified
 178              		.thumb
 179              		.thumb_func
 180              		.fpu softvfp
 182              	HAL_SPI_MspDeInit:
 183              	.LFB66:
 117:Core/Src/spi.c **** 
 118:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
 119:Core/Src/spi.c **** {
 184              		.loc 1 119 0
 185              		.cfi_startproc
 186              		@ args = 0, pretend = 0, frame = 0
 187              		@ frame_needed = 0, uses_anonymous_args = 0
 188              	.LVL6:
 189 0000 08B5     		push	{r3, lr}
 190              	.LCFI4:
 191              		.cfi_def_cfa_offset 8
 192              		.cfi_offset 3, -8
 193              		.cfi_offset 14, -4
 120:Core/Src/spi.c **** 
 121:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 194              		.loc 1 121 0
 195 0002 0268     		ldr	r2, [r0]
 196 0004 064B     		ldr	r3, .L20
 197 0006 9A42     		cmp	r2, r3
 198 0008 00D0     		beq	.L19
 199              	.LVL7:
 200              	.L16:
 201 000a 08BD     		pop	{r3, pc}
 202              	.LVL8:
 203              	.L19:
 122:Core/Src/spi.c ****   {
 123:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 124:Core/Src/spi.c **** 
 125:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 126:Core/Src/spi.c ****     /* Peripheral clock disable */
 127:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 204              		.loc 1 127 0
 205 000c 054A     		ldr	r2, .L20+4
 206 000e 9369     		ldr	r3, [r2, #24]
 207 0010 23F48053 		bic	r3, r3, #4096
 208 0014 9361     		str	r3, [r2, #24]
 128:Core/Src/spi.c ****   
 129:Core/Src/spi.c ****     /**SPI1 GPIO Configuration    
 130:Core/Src/spi.c ****     PA4     ------> SPI1_NSS
 131:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
 132:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
 133:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI 
 134:Core/Src/spi.c ****     */
 135:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 209              		.loc 1 135 0
 210 0016 F021     		movs	r1, #240
 211 0018 0348     		ldr	r0, .L20+8
ARM GAS  /tmp/cczz54h2.s 			page 7


 212              	.LVL9:
 213 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 214              	.LVL10:
 136:Core/Src/spi.c **** 
 137:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 138:Core/Src/spi.c **** 
 139:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 140:Core/Src/spi.c ****   }
 141:Core/Src/spi.c **** } 
 215              		.loc 1 141 0
 216 001e F4E7     		b	.L16
 217              	.L21:
 218              		.align	2
 219              	.L20:
 220 0020 00300140 		.word	1073819648
 221 0024 00100240 		.word	1073876992
 222 0028 00080140 		.word	1073809408
 223              		.cfi_endproc
 224              	.LFE66:
 226              		.comm	hspi1,88,4
 227              		.section	.rodata.MX_SPI1_Init.str1.4,"aMS",%progbits,1
 228              		.align	2
 229              	.LC0:
 230 0000 436F7265 		.ascii	"Core/Src/spi.c\000"
 230      2F537263 
 230      2F737069 
 230      2E6300
 231              		.text
 232              	.Letext0:
 233              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 234              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 235              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 236              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 237              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 238              		.file 7 "/usr/include/newlib/sys/lock.h"
 239              		.file 8 "/usr/include/newlib/sys/_types.h"
 240              		.file 9 "/usr/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h"
 241              		.file 10 "/usr/include/newlib/sys/reent.h"
 242              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 243              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 244              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 245              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 246              		.file 15 "Core/Inc/spi.h"
ARM GAS  /tmp/cczz54h2.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 spi.c
     /tmp/cczz54h2.s:16     .text.MX_SPI1_Init:0000000000000000 $t
     /tmp/cczz54h2.s:23     .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
     /tmp/cczz54h2.s:83     .text.MX_SPI1_Init:0000000000000040 $d
                            *COM*:0000000000000058 hspi1
     /tmp/cczz54h2.s:90     .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/cczz54h2.s:97     .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/cczz54h2.s:169    .text.HAL_SPI_MspInit:0000000000000050 $d
     /tmp/cczz54h2.s:175    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/cczz54h2.s:182    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/cczz54h2.s:220    .text.HAL_SPI_MspDeInit:0000000000000020 $d
     /tmp/cczz54h2.s:228    .rodata.MX_SPI1_Init.str1.4:0000000000000000 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
_Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
