12-bit binary to BCD Converter on FPGA using VHDL

Using Double Dabble Algorithm, you can see here for more information about it (https://en.wikipedia.org/wiki/Double_dabble)

Confirmed simulation with ISE Design and Isim Simulator 

bcd.vhd file also practiced on Terasic DE0 Nano 
