Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jan  8 13:15:22 2022
| Host         : LAPTOP-M1QHB0JF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file rolex_control_sets_placed.rpt
| Design       : rolex
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              51 |           16 |
| No           | No                    | Yes                    |              60 |           18 |
| No           | Yes                   | No                     |              24 |           11 |
| Yes          | No                    | No                     |              17 |            3 |
| Yes          | No                    | Yes                    |              64 |           24 |
| Yes          | Yes                   | No                     |             126 |           32 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+-------------------------------+-------------------------------+------------------+----------------+--------------+
|     Clock Signal    |         Enable Signal         |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+-------------------------------+-------------------------------+------------------+----------------+--------------+
| ~clock_BUFG         |                               |                               |                2 |              6 |         3.00 |
|  clock_in_IBUF_BUFG | btn1/E[0]                     |                               |                3 |             17 |         5.67 |
|  clock_in_IBUF_BUFG | inter/head[31]_i_2_n_0        |                               |                3 |             24 |         8.00 |
|  clock_in_IBUF_BUFG | btn1/deb.count[31]_i_2__0_n_0 | btn1/deb.count[31]_i_1__0_n_0 |                8 |             31 |         3.88 |
|  clock_in_IBUF_BUFG | btn2/deb.count[31]_i_2_n_0    | btn2/deb.count[31]_i_1_n_0    |                8 |             31 |         3.88 |
|  clock_in_IBUF_BUFG | btn1/E[0]                     | inter/tail[31]_i_1_n_0        |                8 |             32 |         4.00 |
|  clock_in_IBUF_BUFG | inter/head[31]_i_2_n_0        | inter/head[31]_i_1_n_0        |                8 |             32 |         4.00 |
| ~clock_BUFG         |                               | btn2/read_temp2               |               11 |             32 |         2.91 |
| ~clock_BUFG         | contatore/secondi/y_reg_0     | btn2/read_temp2               |               12 |             32 |         2.67 |
| ~clock_BUFG         | contatore/secondi/E[0]        | btn2/read_temp2               |               12 |             32 |         2.67 |
|  clock_in_IBUF_BUFG |                               |                               |               14 |             45 |         3.21 |
|  clock_in_IBUF_BUFG |                               | divisore/rst_in               |               18 |             52 |         2.89 |
+---------------------+-------------------------------+-------------------------------+------------------+----------------+--------------+


