{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 29 12:41:40 2021 " "Info: Processing started: Wed Dec 29 12:41:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off simple_cpu -c simple_cpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off simple_cpu -c simple_cpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 1064 336 504 1080 "CLK" "" } } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "cpu_clk " "Info: Assuming node \"cpu_clk\" is an undefined clock" {  } { { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 792 1048 1216 808 "cpu_clk" "" } } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register ir:inst4\|ir\[0\] register reg_group:inst17\|a\[6\] 64.53 MHz 15.496 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 64.53 MHz between source register \"ir:inst4\|ir\[0\]\" and destination register \"reg_group:inst17\|a\[6\]\" (period= 15.496 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.242 ns + Longest register register " "Info: + Longest register to register delay is 15.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst4\|ir\[0\] 1 REG LCFF_X15_Y6_N9 26 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y6_N9; Fanout = 26; REG Node = 'ir:inst4\|ir\[0\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir:inst4|ir[0] } "NODE_NAME" } } { "ir.v" "" { Text "E:/simple_cpu/ir.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.912 ns) + CELL(0.206 ns) 2.118 ns reg_group:inst17\|s\[4\]~30 2 COMB LCCOMB_X14_Y5_N22 1 " "Info: 2: + IC(1.912 ns) + CELL(0.206 ns) = 2.118 ns; Loc. = LCCOMB_X14_Y5_N22; Fanout = 1; COMB Node = 'reg_group:inst17\|s\[4\]~30'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.118 ns" { ir:inst4|ir[0] reg_group:inst17|s[4]~30 } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/simple_cpu/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.206 ns) 3.022 ns reg_group:inst17\|s\[4\]~31 3 COMB LCCOMB_X15_Y5_N0 6 " "Info: 3: + IC(0.698 ns) + CELL(0.206 ns) = 3.022 ns; Loc. = LCCOMB_X15_Y5_N0; Fanout = 6; COMB Node = 'reg_group:inst17\|s\[4\]~31'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { reg_group:inst17|s[4]~30 reg_group:inst17|s[4]~31 } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/simple_cpu/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.863 ns) + CELL(0.621 ns) 5.506 ns alu:inst9\|Add0~9 4 COMB LCCOMB_X14_Y6_N18 2 " "Info: 4: + IC(1.863 ns) + CELL(0.621 ns) = 5.506 ns; Loc. = LCCOMB_X14_Y6_N18; Fanout = 2; COMB Node = 'alu:inst9\|Add0~9'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { reg_group:inst17|s[4]~31 alu:inst9|Add0~9 } "NODE_NAME" } } { "alu.v" "" { Text "E:/simple_cpu/alu.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.592 ns alu:inst9\|Add0~11 5 COMB LCCOMB_X14_Y6_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 5.592 ns; Loc. = LCCOMB_X14_Y6_N20; Fanout = 2; COMB Node = 'alu:inst9\|Add0~11'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { alu:inst9|Add0~9 alu:inst9|Add0~11 } "NODE_NAME" } } { "alu.v" "" { Text "E:/simple_cpu/alu.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.678 ns alu:inst9\|Add0~13 6 COMB LCCOMB_X14_Y6_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 5.678 ns; Loc. = LCCOMB_X14_Y6_N22; Fanout = 2; COMB Node = 'alu:inst9\|Add0~13'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { alu:inst9|Add0~11 alu:inst9|Add0~13 } "NODE_NAME" } } { "alu.v" "" { Text "E:/simple_cpu/alu.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.184 ns alu:inst9\|Add0~14 7 COMB LCCOMB_X14_Y6_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.506 ns) = 6.184 ns; Loc. = LCCOMB_X14_Y6_N24; Fanout = 2; COMB Node = 'alu:inst9\|Add0~14'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { alu:inst9|Add0~13 alu:inst9|Add0~14 } "NODE_NAME" } } { "alu.v" "" { Text "E:/simple_cpu/alu.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.370 ns) 6.928 ns alu:inst9\|t\[7\]~131 8 COMB LCCOMB_X14_Y6_N4 1 " "Info: 8: + IC(0.374 ns) + CELL(0.370 ns) = 6.928 ns; Loc. = LCCOMB_X14_Y6_N4; Fanout = 1; COMB Node = 'alu:inst9\|t\[7\]~131'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { alu:inst9|Add0~14 alu:inst9|t[7]~131 } "NODE_NAME" } } { "alu.v" "" { Text "E:/simple_cpu/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.370 ns) 7.660 ns alu:inst9\|t\[7\]~89 9 COMB LCCOMB_X14_Y6_N0 1 " "Info: 9: + IC(0.362 ns) + CELL(0.370 ns) = 7.660 ns; Loc. = LCCOMB_X14_Y6_N0; Fanout = 1; COMB Node = 'alu:inst9\|t\[7\]~89'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { alu:inst9|t[7]~131 alu:inst9|t[7]~89 } "NODE_NAME" } } { "alu.v" "" { Text "E:/simple_cpu/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.206 ns) 8.224 ns alu:inst9\|t\[7\]~90 10 COMB LCCOMB_X14_Y6_N2 1 " "Info: 10: + IC(0.358 ns) + CELL(0.206 ns) = 8.224 ns; Loc. = LCCOMB_X14_Y6_N2; Fanout = 1; COMB Node = 'alu:inst9\|t\[7\]~90'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { alu:inst9|t[7]~89 alu:inst9|t[7]~90 } "NODE_NAME" } } { "alu.v" "" { Text "E:/simple_cpu/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 8.792 ns alu:inst9\|t\[7\]~91 11 COMB LCCOMB_X14_Y6_N28 1 " "Info: 11: + IC(0.362 ns) + CELL(0.206 ns) = 8.792 ns; Loc. = LCCOMB_X14_Y6_N28; Fanout = 1; COMB Node = 'alu:inst9\|t\[7\]~91'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { alu:inst9|t[7]~90 alu:inst9|t[7]~91 } "NODE_NAME" } } { "alu.v" "" { Text "E:/simple_cpu/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.206 ns) 9.352 ns alu:inst9\|t\[7\]~92 12 COMB LCCOMB_X14_Y6_N6 4 " "Info: 12: + IC(0.354 ns) + CELL(0.206 ns) = 9.352 ns; Loc. = LCCOMB_X14_Y6_N6; Fanout = 4; COMB Node = 'alu:inst9\|t\[7\]~92'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { alu:inst9|t[7]~91 alu:inst9|t[7]~92 } "NODE_NAME" } } { "alu.v" "" { Text "E:/simple_cpu/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.904 ns) + CELL(0.206 ns) 11.462 ns gdfx_temp0\[6\]~2 13 COMB LCCOMB_X12_Y5_N30 1 " "Info: 13: + IC(1.904 ns) + CELL(0.206 ns) = 11.462 ns; Loc. = LCCOMB_X12_Y5_N30; Fanout = 1; COMB Node = 'gdfx_temp0\[6\]~2'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.110 ns" { alu:inst9|t[7]~92 gdfx_temp0[6]~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 12.034 ns gdfx_temp0\[6\]~3 14 COMB LCCOMB_X12_Y5_N0 4 " "Info: 14: + IC(0.366 ns) + CELL(0.206 ns) = 12.034 ns; Loc. = LCCOMB_X12_Y5_N0; Fanout = 4; COMB Node = 'gdfx_temp0\[6\]~3'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { gdfx_temp0[6]~2 gdfx_temp0[6]~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.370 ns) 13.465 ns mux2_1:inst14\|i\[6\]~25 15 COMB LCCOMB_X13_Y6_N28 3 " "Info: 15: + IC(1.061 ns) + CELL(0.370 ns) = 13.465 ns; Loc. = LCCOMB_X13_Y6_N28; Fanout = 3; COMB Node = 'mux2_1:inst14\|i\[6\]~25'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.431 ns" { gdfx_temp0[6]~3 mux2_1:inst14|i[6]~25 } "NODE_NAME" } } { "mux2_1.v" "" { Text "E:/simple_cpu/mux2_1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.460 ns) 15.242 ns reg_group:inst17\|a\[6\] 16 REG LCFF_X14_Y5_N29 3 " "Info: 16: + IC(1.317 ns) + CELL(0.460 ns) = 15.242 ns; Loc. = LCFF_X14_Y5_N29; Fanout = 3; REG Node = 'reg_group:inst17\|a\[6\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { mux2_1:inst14|i[6]~25 reg_group:inst17|a[6] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/simple_cpu/reg_group.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.311 ns ( 28.28 % ) " "Info: Total cell delay = 4.311 ns ( 28.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.931 ns ( 71.72 % ) " "Info: Total interconnect delay = 10.931 ns ( 71.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.242 ns" { ir:inst4|ir[0] reg_group:inst17|s[4]~30 reg_group:inst17|s[4]~31 alu:inst9|Add0~9 alu:inst9|Add0~11 alu:inst9|Add0~13 alu:inst9|Add0~14 alu:inst9|t[7]~131 alu:inst9|t[7]~89 alu:inst9|t[7]~90 alu:inst9|t[7]~91 alu:inst9|t[7]~92 gdfx_temp0[6]~2 gdfx_temp0[6]~3 mux2_1:inst14|i[6]~25 reg_group:inst17|a[6] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "15.242 ns" { ir:inst4|ir[0] {} reg_group:inst17|s[4]~30 {} reg_group:inst17|s[4]~31 {} alu:inst9|Add0~9 {} alu:inst9|Add0~11 {} alu:inst9|Add0~13 {} alu:inst9|Add0~14 {} alu:inst9|t[7]~131 {} alu:inst9|t[7]~89 {} alu:inst9|t[7]~90 {} alu:inst9|t[7]~91 {} alu:inst9|t[7]~92 {} gdfx_temp0[6]~2 {} gdfx_temp0[6]~3 {} mux2_1:inst14|i[6]~25 {} reg_group:inst17|a[6] {} } { 0.000ns 1.912ns 0.698ns 1.863ns 0.000ns 0.000ns 0.000ns 0.374ns 0.362ns 0.358ns 0.362ns 0.354ns 1.904ns 0.366ns 1.061ns 1.317ns } { 0.000ns 0.206ns 0.206ns 0.621ns 0.086ns 0.086ns 0.506ns 0.370ns 0.370ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.370ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.010 ns - Smallest " "Info: - Smallest clock skew is 0.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.730 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 1064 336 504 1080 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 43 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 43; COMB Node = 'CLK~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 1064 336 504 1080 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.666 ns) 2.730 ns reg_group:inst17\|a\[6\] 3 REG LCFF_X14_Y5_N29 3 " "Info: 3: + IC(0.821 ns) + CELL(0.666 ns) = 2.730 ns; Loc. = LCFF_X14_Y5_N29; Fanout = 3; REG Node = 'reg_group:inst17\|a\[6\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { CLK~clkctrl reg_group:inst17|a[6] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/simple_cpu/reg_group.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.69 % ) " "Info: Total cell delay = 1.766 ns ( 64.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.964 ns ( 35.31 % ) " "Info: Total interconnect delay = 0.964 ns ( 35.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { CLK CLK~clkctrl reg_group:inst17|a[6] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_group:inst17|a[6] {} } { 0.000ns 0.000ns 0.143ns 0.821ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.720 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 1064 336 504 1080 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 43 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 43; COMB Node = 'CLK~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 1064 336 504 1080 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.666 ns) 2.720 ns ir:inst4\|ir\[0\] 3 REG LCFF_X15_Y6_N9 26 " "Info: 3: + IC(0.811 ns) + CELL(0.666 ns) = 2.720 ns; Loc. = LCFF_X15_Y6_N9; Fanout = 26; REG Node = 'ir:inst4\|ir\[0\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { CLK~clkctrl ir:inst4|ir[0] } "NODE_NAME" } } { "ir.v" "" { Text "E:/simple_cpu/ir.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.93 % ) " "Info: Total cell delay = 1.766 ns ( 64.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.954 ns ( 35.07 % ) " "Info: Total interconnect delay = 0.954 ns ( 35.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.720 ns" { CLK CLK~clkctrl ir:inst4|ir[0] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.720 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ir:inst4|ir[0] {} } { 0.000ns 0.000ns 0.143ns 0.811ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { CLK CLK~clkctrl reg_group:inst17|a[6] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_group:inst17|a[6] {} } { 0.000ns 0.000ns 0.143ns 0.821ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.720 ns" { CLK CLK~clkctrl ir:inst4|ir[0] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.720 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ir:inst4|ir[0] {} } { 0.000ns 0.000ns 0.143ns 0.811ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ir.v" "" { Text "E:/simple_cpu/ir.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "reg_group.v" "" { Text "E:/simple_cpu/reg_group.v" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.242 ns" { ir:inst4|ir[0] reg_group:inst17|s[4]~30 reg_group:inst17|s[4]~31 alu:inst9|Add0~9 alu:inst9|Add0~11 alu:inst9|Add0~13 alu:inst9|Add0~14 alu:inst9|t[7]~131 alu:inst9|t[7]~89 alu:inst9|t[7]~90 alu:inst9|t[7]~91 alu:inst9|t[7]~92 gdfx_temp0[6]~2 gdfx_temp0[6]~3 mux2_1:inst14|i[6]~25 reg_group:inst17|a[6] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "15.242 ns" { ir:inst4|ir[0] {} reg_group:inst17|s[4]~30 {} reg_group:inst17|s[4]~31 {} alu:inst9|Add0~9 {} alu:inst9|Add0~11 {} alu:inst9|Add0~13 {} alu:inst9|Add0~14 {} alu:inst9|t[7]~131 {} alu:inst9|t[7]~89 {} alu:inst9|t[7]~90 {} alu:inst9|t[7]~91 {} alu:inst9|t[7]~92 {} gdfx_temp0[6]~2 {} gdfx_temp0[6]~3 {} mux2_1:inst14|i[6]~25 {} reg_group:inst17|a[6] {} } { 0.000ns 1.912ns 0.698ns 1.863ns 0.000ns 0.000ns 0.000ns 0.374ns 0.362ns 0.358ns 0.362ns 0.354ns 1.904ns 0.366ns 1.061ns 1.317ns } { 0.000ns 0.206ns 0.206ns 0.621ns 0.086ns 0.086ns 0.506ns 0.370ns 0.370ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.370ns 0.460ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { CLK CLK~clkctrl reg_group:inst17|a[6] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_group:inst17|a[6] {} } { 0.000ns 0.000ns 0.143ns 0.821ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.720 ns" { CLK CLK~clkctrl ir:inst4|ir[0] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.720 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ir:inst4|ir[0] {} } { 0.000ns 0.000ns 0.143ns 0.811ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "cpu_clk memory lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\|ram_block1a0~porta_we_reg memory lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\|ram_block1a0~porta_datain_reg0 118.58 MHz 8.433 ns Internal " "Info: Clock \"cpu_clk\" has Internal fmax of 118.58 MHz between source memory \"lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\|ram_block1a0~porta_we_reg\" and destination memory \"lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\|ram_block1a0~porta_datain_reg0\" (period= 8.433 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.126 ns + Longest memory memory " "Info: + Longest memory to memory delay is 8.126 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X11_Y5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y5; Fanout = 8; MEM Node = 'lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_jf91.tdf" "" { Text "E:/simple_cpu/db/altsyncram_jf91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\|q_a\[0\] 2 MEM M4K_X11_Y5 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X11_Y5; Fanout = 1; MEM Node = 'lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\|q_a\[0\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_jf91.tdf" "" { Text "E:/simple_cpu/db/altsyncram_jf91.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.812 ns) + CELL(0.206 ns) 5.779 ns gdfx_temp0\[0\]~16 3 COMB LCCOMB_X15_Y6_N6 1 " "Info: 3: + IC(1.812 ns) + CELL(0.206 ns) = 5.779 ns; Loc. = LCCOMB_X15_Y6_N6; Fanout = 1; COMB Node = 'gdfx_temp0\[0\]~16'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.018 ns" { lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|q_a[0] gdfx_temp0[0]~16 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.206 ns) 6.337 ns gdfx_temp0\[0\]~17 4 COMB LCCOMB_X15_Y6_N8 4 " "Info: 4: + IC(0.352 ns) + CELL(0.206 ns) = 6.337 ns; Loc. = LCCOMB_X15_Y6_N8; Fanout = 4; COMB Node = 'gdfx_temp0\[0\]~17'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { gdfx_temp0[0]~16 gdfx_temp0[0]~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.661 ns) + CELL(0.128 ns) 8.126 ns lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\|ram_block1a0~porta_datain_reg0 5 MEM M4K_X11_Y5 1 " "Info: 5: + IC(1.661 ns) + CELL(0.128 ns) = 8.126 ns; Loc. = M4K_X11_Y5; Fanout = 1; MEM Node = 'lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { gdfx_temp0[0]~17 lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_jf91.tdf" "" { Text "E:/simple_cpu/db/altsyncram_jf91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.301 ns ( 52.93 % ) " "Info: Total cell delay = 4.301 ns ( 52.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.825 ns ( 47.07 % ) " "Info: Total interconnect delay = 3.825 ns ( 47.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.126 ns" { lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|q_a[0] gdfx_temp0[0]~16 gdfx_temp0[0]~17 lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "8.126 ns" { lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|q_a[0] {} gdfx_temp0[0]~16 {} gdfx_temp0[0]~17 {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.812ns 0.352ns 1.661ns } { 0.000ns 3.761ns 0.206ns 0.206ns 0.128ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cpu_clk destination 2.829 ns + Shortest memory " "Info: + Shortest clock path from clock \"cpu_clk\" to destination memory is 2.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns cpu_clk 1 CLK PIN_18 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 1; CLK Node = 'cpu_clk'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_clk } "NODE_NAME" } } { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 792 1048 1216 808 "cpu_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.233 ns cpu_clk~clkctrl 2 COMB CLKCTRL_G1 25 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G1; Fanout = 25; COMB Node = 'cpu_clk~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { cpu_clk cpu_clk~clkctrl } "NODE_NAME" } } { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 792 1048 1216 808 "cpu_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.834 ns) 2.829 ns lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M4K_X11_Y5 1 " "Info: 3: + IC(0.762 ns) + CELL(0.834 ns) = 2.829 ns; Loc. = M4K_X11_Y5; Fanout = 1; MEM Node = 'lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { cpu_clk~clkctrl lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_jf91.tdf" "" { Text "E:/simple_cpu/db/altsyncram_jf91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.924 ns ( 68.01 % ) " "Info: Total cell delay = 1.924 ns ( 68.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.905 ns ( 31.99 % ) " "Info: Total interconnect delay = 0.905 ns ( 31.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { cpu_clk cpu_clk~clkctrl lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { cpu_clk {} cpu_clk~combout {} cpu_clk~clkctrl {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.762ns } { 0.000ns 1.090ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cpu_clk source 2.830 ns - Longest memory " "Info: - Longest clock path from clock \"cpu_clk\" to source memory is 2.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns cpu_clk 1 CLK PIN_18 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 1; CLK Node = 'cpu_clk'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_clk } "NODE_NAME" } } { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 792 1048 1216 808 "cpu_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.233 ns cpu_clk~clkctrl 2 COMB CLKCTRL_G1 25 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G1; Fanout = 25; COMB Node = 'cpu_clk~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { cpu_clk cpu_clk~clkctrl } "NODE_NAME" } } { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 792 1048 1216 808 "cpu_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.835 ns) 2.830 ns lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X11_Y5 8 " "Info: 3: + IC(0.762 ns) + CELL(0.835 ns) = 2.830 ns; Loc. = M4K_X11_Y5; Fanout = 8; MEM Node = 'lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { cpu_clk~clkctrl lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_jf91.tdf" "" { Text "E:/simple_cpu/db/altsyncram_jf91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.925 ns ( 68.02 % ) " "Info: Total cell delay = 1.925 ns ( 68.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.905 ns ( 31.98 % ) " "Info: Total interconnect delay = 0.905 ns ( 31.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { cpu_clk cpu_clk~clkctrl lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { cpu_clk {} cpu_clk~combout {} cpu_clk~clkctrl {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.143ns 0.762ns } { 0.000ns 1.090ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { cpu_clk cpu_clk~clkctrl lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { cpu_clk {} cpu_clk~combout {} cpu_clk~clkctrl {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.762ns } { 0.000ns 1.090ns 0.000ns 0.834ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { cpu_clk cpu_clk~clkctrl lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { cpu_clk {} cpu_clk~combout {} cpu_clk~clkctrl {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.143ns 0.762ns } { 0.000ns 1.090ns 0.000ns 0.835ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_jf91.tdf" "" { Text "E:/simple_cpu/db/altsyncram_jf91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_jf91.tdf" "" { Text "E:/simple_cpu/db/altsyncram_jf91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.126 ns" { lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|q_a[0] gdfx_temp0[0]~16 gdfx_temp0[0]~17 lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "8.126 ns" { lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|q_a[0] {} gdfx_temp0[0]~16 {} gdfx_temp0[0]~17 {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.812ns 0.352ns 1.661ns } { 0.000ns 3.761ns 0.206ns 0.206ns 0.128ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { cpu_clk cpu_clk~clkctrl lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { cpu_clk {} cpu_clk~combout {} cpu_clk~clkctrl {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.762ns } { 0.000ns 1.090ns 0.000ns 0.834ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { cpu_clk cpu_clk~clkctrl lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { cpu_clk {} cpu_clk~combout {} cpu_clk~clkctrl {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.143ns 0.762ns } { 0.000ns 1.090ns 0.000ns 0.835ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reg_group:inst17\|b\[4\] input\[4\] CLK 7.281 ns register " "Info: tsu for register \"reg_group:inst17\|b\[4\]\" (data pin = \"input\[4\]\", clock pin = \"CLK\") is 7.281 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.045 ns + Longest pin register " "Info: + Longest pin to register delay is 10.045 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns input\[4\] 1 PIN PIN_65 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_65; Fanout = 1; PIN Node = 'input\[4\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[4] } "NODE_NAME" } } { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 1080 576 744 1096 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.212 ns) + CELL(0.206 ns) 8.362 ns mux2_1:inst14\|i\[4\]~27 2 COMB LCCOMB_X13_Y5_N30 3 " "Info: 2: + IC(7.212 ns) + CELL(0.206 ns) = 8.362 ns; Loc. = LCCOMB_X13_Y5_N30; Fanout = 3; COMB Node = 'mux2_1:inst14\|i\[4\]~27'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.418 ns" { input[4] mux2_1:inst14|i[4]~27 } "NODE_NAME" } } { "mux2_1.v" "" { Text "E:/simple_cpu/mux2_1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(0.460 ns) 10.045 ns reg_group:inst17\|b\[4\] 3 REG LCFF_X13_Y7_N9 3 " "Info: 3: + IC(1.223 ns) + CELL(0.460 ns) = 10.045 ns; Loc. = LCFF_X13_Y7_N9; Fanout = 3; REG Node = 'reg_group:inst17\|b\[4\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.683 ns" { mux2_1:inst14|i[4]~27 reg_group:inst17|b[4] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/simple_cpu/reg_group.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 16.03 % ) " "Info: Total cell delay = 1.610 ns ( 16.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.435 ns ( 83.97 % ) " "Info: Total interconnect delay = 8.435 ns ( 83.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.045 ns" { input[4] mux2_1:inst14|i[4]~27 reg_group:inst17|b[4] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "10.045 ns" { input[4] {} input[4]~combout {} mux2_1:inst14|i[4]~27 {} reg_group:inst17|b[4] {} } { 0.000ns 0.000ns 7.212ns 1.223ns } { 0.000ns 0.944ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "reg_group.v" "" { Text "E:/simple_cpu/reg_group.v" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.724 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.724 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 1064 336 504 1080 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 43 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 43; COMB Node = 'CLK~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 1064 336 504 1080 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.666 ns) 2.724 ns reg_group:inst17\|b\[4\] 3 REG LCFF_X13_Y7_N9 3 " "Info: 3: + IC(0.815 ns) + CELL(0.666 ns) = 2.724 ns; Loc. = LCFF_X13_Y7_N9; Fanout = 3; REG Node = 'reg_group:inst17\|b\[4\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { CLK~clkctrl reg_group:inst17|b[4] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/simple_cpu/reg_group.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.83 % ) " "Info: Total cell delay = 1.766 ns ( 64.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.958 ns ( 35.17 % ) " "Info: Total interconnect delay = 0.958 ns ( 35.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.724 ns" { CLK CLK~clkctrl reg_group:inst17|b[4] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.724 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_group:inst17|b[4] {} } { 0.000ns 0.000ns 0.143ns 0.815ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.045 ns" { input[4] mux2_1:inst14|i[4]~27 reg_group:inst17|b[4] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "10.045 ns" { input[4] {} input[4]~combout {} mux2_1:inst14|i[4]~27 {} reg_group:inst17|b[4] {} } { 0.000ns 0.000ns 7.212ns 1.223ns } { 0.000ns 0.944ns 0.206ns 0.460ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.724 ns" { CLK CLK~clkctrl reg_group:inst17|b[4] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.724 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_group:inst17|b[4] {} } { 0.000ns 0.000ns 0.143ns 0.815ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK c ir:inst4\|ir\[3\] 20.163 ns register " "Info: tco from clock \"CLK\" to destination pin \"c\" through register \"ir:inst4\|ir\[3\]\" is 20.163 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.743 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 1064 336 504 1080 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 43 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 43; COMB Node = 'CLK~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 1064 336 504 1080 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.666 ns) 2.743 ns ir:inst4\|ir\[3\] 3 REG LCFF_X13_Y5_N5 23 " "Info: 3: + IC(0.834 ns) + CELL(0.666 ns) = 2.743 ns; Loc. = LCFF_X13_Y5_N5; Fanout = 23; REG Node = 'ir:inst4\|ir\[3\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CLK~clkctrl ir:inst4|ir[3] } "NODE_NAME" } } { "ir.v" "" { Text "E:/simple_cpu/ir.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.38 % ) " "Info: Total cell delay = 1.766 ns ( 64.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.977 ns ( 35.62 % ) " "Info: Total interconnect delay = 0.977 ns ( 35.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { CLK CLK~clkctrl ir:inst4|ir[3] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ir:inst4|ir[3] {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ir.v" "" { Text "E:/simple_cpu/ir.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.116 ns + Longest register pin " "Info: + Longest register to pin delay is 17.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst4\|ir\[3\] 1 REG LCFF_X13_Y5_N5 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y5_N5; Fanout = 23; REG Node = 'ir:inst4\|ir\[3\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir:inst4|ir[3] } "NODE_NAME" } } { "ir.v" "" { Text "E:/simple_cpu/ir.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.617 ns) + CELL(0.206 ns) 1.823 ns reg_group:inst17\|d\[0\]~38 2 COMB LCCOMB_X14_Y7_N28 1 " "Info: 2: + IC(1.617 ns) + CELL(0.206 ns) = 1.823 ns; Loc. = LCCOMB_X14_Y7_N28; Fanout = 1; COMB Node = 'reg_group:inst17\|d\[0\]~38'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { ir:inst4|ir[3] reg_group:inst17|d[0]~38 } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/simple_cpu/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 2.393 ns reg_group:inst17\|d\[0\]~39 3 COMB LCCOMB_X14_Y7_N30 8 " "Info: 3: + IC(0.364 ns) + CELL(0.206 ns) = 2.393 ns; Loc. = LCCOMB_X14_Y7_N30; Fanout = 8; COMB Node = 'reg_group:inst17\|d\[0\]~39'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { reg_group:inst17|d[0]~38 reg_group:inst17|d[0]~39 } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/simple_cpu/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.526 ns) + CELL(0.650 ns) 4.569 ns alu:inst9\|Add1~0 4 COMB LCCOMB_X15_Y6_N12 2 " "Info: 4: + IC(1.526 ns) + CELL(0.650 ns) = 4.569 ns; Loc. = LCCOMB_X15_Y6_N12; Fanout = 2; COMB Node = 'alu:inst9\|Add1~0'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.176 ns" { reg_group:inst17|d[0]~39 alu:inst9|Add1~0 } "NODE_NAME" } } { "alu.v" "" { Text "E:/simple_cpu/alu.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.884 ns) + CELL(0.370 ns) 6.823 ns alu:inst9\|t\[0\]~78 5 COMB LCCOMB_X15_Y5_N26 1 " "Info: 5: + IC(1.884 ns) + CELL(0.370 ns) = 6.823 ns; Loc. = LCCOMB_X15_Y5_N26; Fanout = 1; COMB Node = 'alu:inst9\|t\[0\]~78'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.254 ns" { alu:inst9|Add1~0 alu:inst9|t[0]~78 } "NODE_NAME" } } { "alu.v" "" { Text "E:/simple_cpu/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.616 ns) 7.809 ns alu:inst9\|t\[0\]~83 6 COMB LCCOMB_X15_Y5_N28 1 " "Info: 6: + IC(0.370 ns) + CELL(0.616 ns) = 7.809 ns; Loc. = LCCOMB_X15_Y5_N28; Fanout = 1; COMB Node = 'alu:inst9\|t\[0\]~83'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.986 ns" { alu:inst9|t[0]~78 alu:inst9|t[0]~83 } "NODE_NAME" } } { "alu.v" "" { Text "E:/simple_cpu/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 8.379 ns alu:inst9\|t\[0\]~85 7 COMB LCCOMB_X15_Y5_N30 1 " "Info: 7: + IC(0.364 ns) + CELL(0.206 ns) = 8.379 ns; Loc. = LCCOMB_X15_Y5_N30; Fanout = 1; COMB Node = 'alu:inst9\|t\[0\]~85'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { alu:inst9|t[0]~83 alu:inst9|t[0]~85 } "NODE_NAME" } } { "alu.v" "" { Text "E:/simple_cpu/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 8.950 ns alu:inst9\|t\[0\]~86 8 COMB LCCOMB_X15_Y5_N8 4 " "Info: 8: + IC(0.365 ns) + CELL(0.206 ns) = 8.950 ns; Loc. = LCCOMB_X15_Y5_N8; Fanout = 4; COMB Node = 'alu:inst9\|t\[0\]~86'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { alu:inst9|t[0]~85 alu:inst9|t[0]~86 } "NODE_NAME" } } { "alu.v" "" { Text "E:/simple_cpu/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.917 ns) + CELL(0.370 ns) 11.237 ns inst10~2 9 COMB LCCOMB_X13_Y8_N24 1 " "Info: 9: + IC(1.917 ns) + CELL(0.370 ns) = 11.237 ns; Loc. = LCCOMB_X13_Y8_N24; Fanout = 1; COMB Node = 'inst10~2'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.287 ns" { alu:inst9|t[0]~86 inst10~2 } "NODE_NAME" } } { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 1000 1776 1840 1048 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.366 ns) 11.980 ns inst10~3 10 COMB LCCOMB_X13_Y8_N10 2 " "Info: 10: + IC(0.377 ns) + CELL(0.366 ns) = 11.980 ns; Loc. = LCCOMB_X13_Y8_N10; Fanout = 2; COMB Node = 'inst10~3'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { inst10~2 inst10~3 } "NODE_NAME" } } { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 1000 1776 1840 1048 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.080 ns) + CELL(3.056 ns) 17.116 ns c 11 PIN PIN_92 0 " "Info: 11: + IC(2.080 ns) + CELL(3.056 ns) = 17.116 ns; Loc. = PIN_92; Fanout = 0; PIN Node = 'c'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.136 ns" { inst10~3 c } "NODE_NAME" } } { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 1096 1904 2080 1112 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.252 ns ( 36.53 % ) " "Info: Total cell delay = 6.252 ns ( 36.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.864 ns ( 63.47 % ) " "Info: Total interconnect delay = 10.864 ns ( 63.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "17.116 ns" { ir:inst4|ir[3] reg_group:inst17|d[0]~38 reg_group:inst17|d[0]~39 alu:inst9|Add1~0 alu:inst9|t[0]~78 alu:inst9|t[0]~83 alu:inst9|t[0]~85 alu:inst9|t[0]~86 inst10~2 inst10~3 c } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "17.116 ns" { ir:inst4|ir[3] {} reg_group:inst17|d[0]~38 {} reg_group:inst17|d[0]~39 {} alu:inst9|Add1~0 {} alu:inst9|t[0]~78 {} alu:inst9|t[0]~83 {} alu:inst9|t[0]~85 {} alu:inst9|t[0]~86 {} inst10~2 {} inst10~3 {} c {} } { 0.000ns 1.617ns 0.364ns 1.526ns 1.884ns 0.370ns 0.364ns 0.365ns 1.917ns 0.377ns 2.080ns } { 0.000ns 0.206ns 0.206ns 0.650ns 0.370ns 0.616ns 0.206ns 0.206ns 0.370ns 0.366ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { CLK CLK~clkctrl ir:inst4|ir[3] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ir:inst4|ir[3] {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "17.116 ns" { ir:inst4|ir[3] reg_group:inst17|d[0]~38 reg_group:inst17|d[0]~39 alu:inst9|Add1~0 alu:inst9|t[0]~78 alu:inst9|t[0]~83 alu:inst9|t[0]~85 alu:inst9|t[0]~86 inst10~2 inst10~3 c } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "17.116 ns" { ir:inst4|ir[3] {} reg_group:inst17|d[0]~38 {} reg_group:inst17|d[0]~39 {} alu:inst9|Add1~0 {} alu:inst9|t[0]~78 {} alu:inst9|t[0]~83 {} alu:inst9|t[0]~85 {} alu:inst9|t[0]~86 {} inst10~2 {} inst10~3 {} c {} } { 0.000ns 1.617ns 0.364ns 1.526ns 1.884ns 0.370ns 0.364ns 0.365ns 1.917ns 0.377ns 2.080ns } { 0.000ns 0.206ns 0.206ns 0.650ns 0.370ns 0.616ns 0.206ns 0.206ns 0.370ns 0.366ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "reg_group:inst17\|c\[2\] input\[2\] CLK -0.447 ns register " "Info: th for register \"reg_group:inst17\|c\[2\]\" (data pin = \"input\[2\]\", clock pin = \"CLK\") is -0.447 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.743 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 1064 336 504 1080 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 43 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 43; COMB Node = 'CLK~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 1064 336 504 1080 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.666 ns) 2.743 ns reg_group:inst17\|c\[2\] 3 REG LCFF_X13_Y5_N11 3 " "Info: 3: + IC(0.834 ns) + CELL(0.666 ns) = 2.743 ns; Loc. = LCFF_X13_Y5_N11; Fanout = 3; REG Node = 'reg_group:inst17\|c\[2\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CLK~clkctrl reg_group:inst17|c[2] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/simple_cpu/reg_group.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.38 % ) " "Info: Total cell delay = 1.766 ns ( 64.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.977 ns ( 35.62 % ) " "Info: Total interconnect delay = 0.977 ns ( 35.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { CLK CLK~clkctrl reg_group:inst17|c[2] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_group:inst17|c[2] {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "reg_group.v" "" { Text "E:/simple_cpu/reg_group.v" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.496 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns input\[2\] 1 PIN PIN_22 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_22; Fanout = 1; PIN Node = 'input\[2\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[2] } "NODE_NAME" } } { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 1080 576 744 1096 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.922 ns) + CELL(0.366 ns) 3.388 ns mux2_1:inst14\|i\[2\]~29 2 COMB LCCOMB_X13_Y5_N10 3 " "Info: 2: + IC(1.922 ns) + CELL(0.366 ns) = 3.388 ns; Loc. = LCCOMB_X13_Y5_N10; Fanout = 3; COMB Node = 'mux2_1:inst14\|i\[2\]~29'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.288 ns" { input[2] mux2_1:inst14|i[2]~29 } "NODE_NAME" } } { "mux2_1.v" "" { Text "E:/simple_cpu/mux2_1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.496 ns reg_group:inst17\|c\[2\] 3 REG LCFF_X13_Y5_N11 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.496 ns; Loc. = LCFF_X13_Y5_N11; Fanout = 3; REG Node = 'reg_group:inst17\|c\[2\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { mux2_1:inst14|i[2]~29 reg_group:inst17|c[2] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/simple_cpu/reg_group.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.574 ns ( 45.02 % ) " "Info: Total cell delay = 1.574 ns ( 45.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.922 ns ( 54.98 % ) " "Info: Total interconnect delay = 1.922 ns ( 54.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.496 ns" { input[2] mux2_1:inst14|i[2]~29 reg_group:inst17|c[2] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "3.496 ns" { input[2] {} input[2]~combout {} mux2_1:inst14|i[2]~29 {} reg_group:inst17|c[2] {} } { 0.000ns 0.000ns 1.922ns 0.000ns } { 0.000ns 1.100ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { CLK CLK~clkctrl reg_group:inst17|c[2] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_group:inst17|c[2] {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.496 ns" { input[2] mux2_1:inst14|i[2]~29 reg_group:inst17|c[2] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "3.496 ns" { input[2] {} input[2]~combout {} mux2_1:inst14|i[2]~29 {} reg_group:inst17|c[2] {} } { 0.000ns 0.000ns 1.922ns 0.000ns } { 0.000ns 1.100ns 0.366ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 29 12:41:40 2021 " "Info: Processing ended: Wed Dec 29 12:41:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
