/*
 * Generated by Bluespec Compiler (build 14ff62d)
 * 
 * On Thu Jun 15 20:47:41 PDT 2023
 * 
 */
#include "bluesim_primitives.h"
#include "mkTbCFScheduling.h"


/* Constructor */
MOD_mkTbCFScheduling::MOD_mkTbCFScheduling(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_m_fifo_1_data_0(simHdl, "m_fifo_1_data_0", this, 8u),
    INST_m_fifo_1_data_1(simHdl, "m_fifo_1_data_1", this, 8u),
    INST_m_fifo_1_deqReq_ehrReg(simHdl, "m_fifo_1_deqReq_ehrReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_m_fifo_1_deqReq_ignored_wires_0(simHdl,
					 "m_fifo_1_deqReq_ignored_wires_0",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_m_fifo_1_deqReq_ignored_wires_1(simHdl,
					 "m_fifo_1_deqReq_ignored_wires_1",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_m_fifo_1_deqReq_virtual_reg_0(simHdl, "m_fifo_1_deqReq_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_m_fifo_1_deqReq_virtual_reg_1(simHdl, "m_fifo_1_deqReq_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_m_fifo_1_deqReq_wires_0(simHdl, "m_fifo_1_deqReq_wires_0", this, 1u, (tUInt8)0u),
    INST_m_fifo_1_deqReq_wires_1(simHdl, "m_fifo_1_deqReq_wires_1", this, 1u, (tUInt8)0u),
    INST_m_fifo_1_ehr_ehrReg(simHdl, "m_fifo_1_ehr_ehrReg", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_m_fifo_1_ehr_ignored_wires_0(simHdl, "m_fifo_1_ehr_ignored_wires_0", this, 2u, (tUInt8)0u),
    INST_m_fifo_1_ehr_ignored_wires_1(simHdl, "m_fifo_1_ehr_ignored_wires_1", this, 2u, (tUInt8)0u),
    INST_m_fifo_1_ehr_ignored_wires_2(simHdl, "m_fifo_1_ehr_ignored_wires_2", this, 2u, (tUInt8)0u),
    INST_m_fifo_1_ehr_virtual_reg_0(simHdl, "m_fifo_1_ehr_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_m_fifo_1_ehr_virtual_reg_1(simHdl, "m_fifo_1_ehr_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_m_fifo_1_ehr_virtual_reg_2(simHdl, "m_fifo_1_ehr_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_m_fifo_1_ehr_wires_0(simHdl, "m_fifo_1_ehr_wires_0", this, 2u, (tUInt8)0u),
    INST_m_fifo_1_ehr_wires_1(simHdl, "m_fifo_1_ehr_wires_1", this, 2u, (tUInt8)0u),
    INST_m_fifo_1_ehr_wires_2(simHdl, "m_fifo_1_ehr_wires_2", this, 2u, (tUInt8)0u),
    INST_m_fifo_1_empty(simHdl, "m_fifo_1_empty", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_m_fifo_1_enqReq_ehrReg(simHdl, "m_fifo_1_enqReq_ehrReg", this, 9u, 170u, (tUInt8)0u),
    INST_m_fifo_1_enqReq_ignored_wires_0(simHdl,
					 "m_fifo_1_enqReq_ignored_wires_0",
					 this,
					 9u,
					 (tUInt8)0u),
    INST_m_fifo_1_enqReq_ignored_wires_1(simHdl,
					 "m_fifo_1_enqReq_ignored_wires_1",
					 this,
					 9u,
					 (tUInt8)0u),
    INST_m_fifo_1_enqReq_virtual_reg_0(simHdl, "m_fifo_1_enqReq_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_m_fifo_1_enqReq_virtual_reg_1(simHdl, "m_fifo_1_enqReq_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_m_fifo_1_enqReq_wires_0(simHdl, "m_fifo_1_enqReq_wires_0", this, 9u, (tUInt8)0u),
    INST_m_fifo_1_enqReq_wires_1(simHdl, "m_fifo_1_enqReq_wires_1", this, 9u, (tUInt8)0u),
    INST_m_fifo_1_full(simHdl, "m_fifo_1_full", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_m_fifo_2_data_0(simHdl, "m_fifo_2_data_0", this, 8u),
    INST_m_fifo_2_data_1(simHdl, "m_fifo_2_data_1", this, 8u),
    INST_m_fifo_2_deqReq_ehrReg(simHdl, "m_fifo_2_deqReq_ehrReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_m_fifo_2_deqReq_ignored_wires_0(simHdl,
					 "m_fifo_2_deqReq_ignored_wires_0",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_m_fifo_2_deqReq_ignored_wires_1(simHdl,
					 "m_fifo_2_deqReq_ignored_wires_1",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_m_fifo_2_deqReq_virtual_reg_0(simHdl, "m_fifo_2_deqReq_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_m_fifo_2_deqReq_virtual_reg_1(simHdl, "m_fifo_2_deqReq_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_m_fifo_2_deqReq_wires_0(simHdl, "m_fifo_2_deqReq_wires_0", this, 1u, (tUInt8)0u),
    INST_m_fifo_2_deqReq_wires_1(simHdl, "m_fifo_2_deqReq_wires_1", this, 1u, (tUInt8)0u),
    INST_m_fifo_2_ehr_ehrReg(simHdl, "m_fifo_2_ehr_ehrReg", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_m_fifo_2_ehr_ignored_wires_0(simHdl, "m_fifo_2_ehr_ignored_wires_0", this, 2u, (tUInt8)0u),
    INST_m_fifo_2_ehr_ignored_wires_1(simHdl, "m_fifo_2_ehr_ignored_wires_1", this, 2u, (tUInt8)0u),
    INST_m_fifo_2_ehr_ignored_wires_2(simHdl, "m_fifo_2_ehr_ignored_wires_2", this, 2u, (tUInt8)0u),
    INST_m_fifo_2_ehr_virtual_reg_0(simHdl, "m_fifo_2_ehr_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_m_fifo_2_ehr_virtual_reg_1(simHdl, "m_fifo_2_ehr_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_m_fifo_2_ehr_virtual_reg_2(simHdl, "m_fifo_2_ehr_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_m_fifo_2_ehr_wires_0(simHdl, "m_fifo_2_ehr_wires_0", this, 2u, (tUInt8)0u),
    INST_m_fifo_2_ehr_wires_1(simHdl, "m_fifo_2_ehr_wires_1", this, 2u, (tUInt8)0u),
    INST_m_fifo_2_ehr_wires_2(simHdl, "m_fifo_2_ehr_wires_2", this, 2u, (tUInt8)0u),
    INST_m_fifo_2_empty(simHdl, "m_fifo_2_empty", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_m_fifo_2_enqReq_ehrReg(simHdl, "m_fifo_2_enqReq_ehrReg", this, 9u, 170u, (tUInt8)0u),
    INST_m_fifo_2_enqReq_ignored_wires_0(simHdl,
					 "m_fifo_2_enqReq_ignored_wires_0",
					 this,
					 9u,
					 (tUInt8)0u),
    INST_m_fifo_2_enqReq_ignored_wires_1(simHdl,
					 "m_fifo_2_enqReq_ignored_wires_1",
					 this,
					 9u,
					 (tUInt8)0u),
    INST_m_fifo_2_enqReq_virtual_reg_0(simHdl, "m_fifo_2_enqReq_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_m_fifo_2_enqReq_virtual_reg_1(simHdl, "m_fifo_2_enqReq_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_m_fifo_2_enqReq_wires_0(simHdl, "m_fifo_2_enqReq_wires_0", this, 9u, (tUInt8)0u),
    INST_m_fifo_2_enqReq_wires_1(simHdl, "m_fifo_2_enqReq_wires_1", this, 9u, (tUInt8)0u),
    INST_m_fifo_2_full(simHdl, "m_fifo_2_full", this, 1u, (tUInt8)0u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u)
{
  symbol_count = 92u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkTbCFScheduling::init_symbols_0()
{
  init_symbol(&symbols[0u], "CAN_FIRE_RL_m_deq_fifo_1", SYM_DEF, &DEF_CAN_FIRE_RL_m_deq_fifo_1, 1u);
  init_symbol(&symbols[1u], "CAN_FIRE_RL_m_deq_fifo_2", SYM_DEF, &DEF_CAN_FIRE_RL_m_deq_fifo_2, 1u);
  init_symbol(&symbols[2u], "CAN_FIRE_RL_m_enq_fifo_1", SYM_DEF, &DEF_CAN_FIRE_RL_m_enq_fifo_1, 1u);
  init_symbol(&symbols[3u], "CAN_FIRE_RL_m_enq_fifo_2", SYM_DEF, &DEF_CAN_FIRE_RL_m_enq_fifo_2, 1u);
  init_symbol(&symbols[4u],
	      "CAN_FIRE_RL_m_fifo_1_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_fifo_1_canonicalize,
	      1u);
  init_symbol(&symbols[5u],
	      "CAN_FIRE_RL_m_fifo_1_deqReq_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_fifo_1_deqReq_canonicalize,
	      1u);
  init_symbol(&symbols[6u],
	      "CAN_FIRE_RL_m_fifo_1_ehr_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_fifo_1_ehr_canonicalize,
	      1u);
  init_symbol(&symbols[7u],
	      "CAN_FIRE_RL_m_fifo_1_enqReq_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_fifo_1_enqReq_canonicalize,
	      1u);
  init_symbol(&symbols[8u],
	      "CAN_FIRE_RL_m_fifo_2_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_fifo_2_canonicalize,
	      1u);
  init_symbol(&symbols[9u],
	      "CAN_FIRE_RL_m_fifo_2_deqReq_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_fifo_2_deqReq_canonicalize,
	      1u);
  init_symbol(&symbols[10u],
	      "CAN_FIRE_RL_m_fifo_2_ehr_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_fifo_2_ehr_canonicalize,
	      1u);
  init_symbol(&symbols[11u],
	      "CAN_FIRE_RL_m_fifo_2_enqReq_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_fifo_2_enqReq_canonicalize,
	      1u);
  init_symbol(&symbols[12u], "m_fifo_1_data_0", SYM_MODULE, &INST_m_fifo_1_data_0);
  init_symbol(&symbols[13u], "m_fifo_1_data_1", SYM_MODULE, &INST_m_fifo_1_data_1);
  init_symbol(&symbols[14u], "m_fifo_1_deqReq_ehrReg", SYM_MODULE, &INST_m_fifo_1_deqReq_ehrReg);
  init_symbol(&symbols[15u],
	      "m_fifo_1_deqReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_m_fifo_1_deqReq_ignored_wires_0);
  init_symbol(&symbols[16u],
	      "m_fifo_1_deqReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_m_fifo_1_deqReq_ignored_wires_1);
  init_symbol(&symbols[17u],
	      "m_fifo_1_deqReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_m_fifo_1_deqReq_virtual_reg_0);
  init_symbol(&symbols[18u],
	      "m_fifo_1_deqReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_m_fifo_1_deqReq_virtual_reg_1);
  init_symbol(&symbols[19u], "m_fifo_1_deqReq_wires_0", SYM_MODULE, &INST_m_fifo_1_deqReq_wires_0);
  init_symbol(&symbols[20u], "m_fifo_1_deqReq_wires_1", SYM_MODULE, &INST_m_fifo_1_deqReq_wires_1);
  init_symbol(&symbols[21u], "m_fifo_1_ehr_ehrReg", SYM_MODULE, &INST_m_fifo_1_ehr_ehrReg);
  init_symbol(&symbols[22u],
	      "m_fifo_1_ehr_ignored_wires_0",
	      SYM_MODULE,
	      &INST_m_fifo_1_ehr_ignored_wires_0);
  init_symbol(&symbols[23u],
	      "m_fifo_1_ehr_ignored_wires_1",
	      SYM_MODULE,
	      &INST_m_fifo_1_ehr_ignored_wires_1);
  init_symbol(&symbols[24u],
	      "m_fifo_1_ehr_ignored_wires_2",
	      SYM_MODULE,
	      &INST_m_fifo_1_ehr_ignored_wires_2);
  init_symbol(&symbols[25u],
	      "m_fifo_1_ehr_virtual_reg_0",
	      SYM_MODULE,
	      &INST_m_fifo_1_ehr_virtual_reg_0);
  init_symbol(&symbols[26u],
	      "m_fifo_1_ehr_virtual_reg_1",
	      SYM_MODULE,
	      &INST_m_fifo_1_ehr_virtual_reg_1);
  init_symbol(&symbols[27u],
	      "m_fifo_1_ehr_virtual_reg_2",
	      SYM_MODULE,
	      &INST_m_fifo_1_ehr_virtual_reg_2);
  init_symbol(&symbols[28u], "m_fifo_1_ehr_wires_0", SYM_MODULE, &INST_m_fifo_1_ehr_wires_0);
  init_symbol(&symbols[29u], "m_fifo_1_ehr_wires_1", SYM_MODULE, &INST_m_fifo_1_ehr_wires_1);
  init_symbol(&symbols[30u], "m_fifo_1_ehr_wires_2", SYM_MODULE, &INST_m_fifo_1_ehr_wires_2);
  init_symbol(&symbols[31u], "m_fifo_1_empty", SYM_MODULE, &INST_m_fifo_1_empty);
  init_symbol(&symbols[32u], "m_fifo_1_enqReq_ehrReg", SYM_MODULE, &INST_m_fifo_1_enqReq_ehrReg);
  init_symbol(&symbols[33u],
	      "m_fifo_1_enqReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_m_fifo_1_enqReq_ignored_wires_0);
  init_symbol(&symbols[34u],
	      "m_fifo_1_enqReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_m_fifo_1_enqReq_ignored_wires_1);
  init_symbol(&symbols[35u],
	      "m_fifo_1_enqReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_m_fifo_1_enqReq_virtual_reg_0);
  init_symbol(&symbols[36u],
	      "m_fifo_1_enqReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_m_fifo_1_enqReq_virtual_reg_1);
  init_symbol(&symbols[37u], "m_fifo_1_enqReq_wires_0", SYM_MODULE, &INST_m_fifo_1_enqReq_wires_0);
  init_symbol(&symbols[38u], "m_fifo_1_enqReq_wires_1", SYM_MODULE, &INST_m_fifo_1_enqReq_wires_1);
  init_symbol(&symbols[39u], "m_fifo_1_full", SYM_MODULE, &INST_m_fifo_1_full);
  init_symbol(&symbols[40u], "m_fifo_2_data_0", SYM_MODULE, &INST_m_fifo_2_data_0);
  init_symbol(&symbols[41u], "m_fifo_2_data_1", SYM_MODULE, &INST_m_fifo_2_data_1);
  init_symbol(&symbols[42u], "m_fifo_2_deqReq_ehrReg", SYM_MODULE, &INST_m_fifo_2_deqReq_ehrReg);
  init_symbol(&symbols[43u],
	      "m_fifo_2_deqReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_m_fifo_2_deqReq_ignored_wires_0);
  init_symbol(&symbols[44u],
	      "m_fifo_2_deqReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_m_fifo_2_deqReq_ignored_wires_1);
  init_symbol(&symbols[45u],
	      "m_fifo_2_deqReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_m_fifo_2_deqReq_virtual_reg_0);
  init_symbol(&symbols[46u],
	      "m_fifo_2_deqReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_m_fifo_2_deqReq_virtual_reg_1);
  init_symbol(&symbols[47u], "m_fifo_2_deqReq_wires_0", SYM_MODULE, &INST_m_fifo_2_deqReq_wires_0);
  init_symbol(&symbols[48u], "m_fifo_2_deqReq_wires_1", SYM_MODULE, &INST_m_fifo_2_deqReq_wires_1);
  init_symbol(&symbols[49u], "m_fifo_2_ehr_ehrReg", SYM_MODULE, &INST_m_fifo_2_ehr_ehrReg);
  init_symbol(&symbols[50u],
	      "m_fifo_2_ehr_ignored_wires_0",
	      SYM_MODULE,
	      &INST_m_fifo_2_ehr_ignored_wires_0);
  init_symbol(&symbols[51u],
	      "m_fifo_2_ehr_ignored_wires_1",
	      SYM_MODULE,
	      &INST_m_fifo_2_ehr_ignored_wires_1);
  init_symbol(&symbols[52u],
	      "m_fifo_2_ehr_ignored_wires_2",
	      SYM_MODULE,
	      &INST_m_fifo_2_ehr_ignored_wires_2);
  init_symbol(&symbols[53u],
	      "m_fifo_2_ehr_virtual_reg_0",
	      SYM_MODULE,
	      &INST_m_fifo_2_ehr_virtual_reg_0);
  init_symbol(&symbols[54u],
	      "m_fifo_2_ehr_virtual_reg_1",
	      SYM_MODULE,
	      &INST_m_fifo_2_ehr_virtual_reg_1);
  init_symbol(&symbols[55u],
	      "m_fifo_2_ehr_virtual_reg_2",
	      SYM_MODULE,
	      &INST_m_fifo_2_ehr_virtual_reg_2);
  init_symbol(&symbols[56u], "m_fifo_2_ehr_wires_0", SYM_MODULE, &INST_m_fifo_2_ehr_wires_0);
  init_symbol(&symbols[57u], "m_fifo_2_ehr_wires_1", SYM_MODULE, &INST_m_fifo_2_ehr_wires_1);
  init_symbol(&symbols[58u], "m_fifo_2_ehr_wires_2", SYM_MODULE, &INST_m_fifo_2_ehr_wires_2);
  init_symbol(&symbols[59u], "m_fifo_2_empty", SYM_MODULE, &INST_m_fifo_2_empty);
  init_symbol(&symbols[60u], "m_fifo_2_enqReq_ehrReg", SYM_MODULE, &INST_m_fifo_2_enqReq_ehrReg);
  init_symbol(&symbols[61u],
	      "m_fifo_2_enqReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_m_fifo_2_enqReq_ignored_wires_0);
  init_symbol(&symbols[62u],
	      "m_fifo_2_enqReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_m_fifo_2_enqReq_ignored_wires_1);
  init_symbol(&symbols[63u],
	      "m_fifo_2_enqReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_m_fifo_2_enqReq_virtual_reg_0);
  init_symbol(&symbols[64u],
	      "m_fifo_2_enqReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_m_fifo_2_enqReq_virtual_reg_1);
  init_symbol(&symbols[65u], "m_fifo_2_enqReq_wires_0", SYM_MODULE, &INST_m_fifo_2_enqReq_wires_0);
  init_symbol(&symbols[66u], "m_fifo_2_enqReq_wires_1", SYM_MODULE, &INST_m_fifo_2_enqReq_wires_1);
  init_symbol(&symbols[67u], "m_fifo_2_full", SYM_MODULE, &INST_m_fifo_2_full);
  init_symbol(&symbols[68u], "RL_m_deq_fifo_1", SYM_RULE);
  init_symbol(&symbols[69u], "RL_m_deq_fifo_2", SYM_RULE);
  init_symbol(&symbols[70u], "RL_m_enq_fifo_1", SYM_RULE);
  init_symbol(&symbols[71u], "RL_m_enq_fifo_2", SYM_RULE);
  init_symbol(&symbols[72u], "RL_m_fifo_1_canonicalize", SYM_RULE);
  init_symbol(&symbols[73u], "RL_m_fifo_1_deqReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[74u], "RL_m_fifo_1_ehr_canonicalize", SYM_RULE);
  init_symbol(&symbols[75u], "RL_m_fifo_1_enqReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[76u], "RL_m_fifo_2_canonicalize", SYM_RULE);
  init_symbol(&symbols[77u], "RL_m_fifo_2_deqReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[78u], "RL_m_fifo_2_ehr_canonicalize", SYM_RULE);
  init_symbol(&symbols[79u], "RL_m_fifo_2_enqReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[80u],
	      "WILL_FIRE_RL_m_deq_fifo_1",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_deq_fifo_1,
	      1u);
  init_symbol(&symbols[81u],
	      "WILL_FIRE_RL_m_deq_fifo_2",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_deq_fifo_2,
	      1u);
  init_symbol(&symbols[82u],
	      "WILL_FIRE_RL_m_enq_fifo_1",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_enq_fifo_1,
	      1u);
  init_symbol(&symbols[83u],
	      "WILL_FIRE_RL_m_enq_fifo_2",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_enq_fifo_2,
	      1u);
  init_symbol(&symbols[84u],
	      "WILL_FIRE_RL_m_fifo_1_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_fifo_1_canonicalize,
	      1u);
  init_symbol(&symbols[85u],
	      "WILL_FIRE_RL_m_fifo_1_deqReq_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_fifo_1_deqReq_canonicalize,
	      1u);
  init_symbol(&symbols[86u],
	      "WILL_FIRE_RL_m_fifo_1_ehr_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_fifo_1_ehr_canonicalize,
	      1u);
  init_symbol(&symbols[87u],
	      "WILL_FIRE_RL_m_fifo_1_enqReq_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_fifo_1_enqReq_canonicalize,
	      1u);
  init_symbol(&symbols[88u],
	      "WILL_FIRE_RL_m_fifo_2_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_fifo_2_canonicalize,
	      1u);
  init_symbol(&symbols[89u],
	      "WILL_FIRE_RL_m_fifo_2_deqReq_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_fifo_2_deqReq_canonicalize,
	      1u);
  init_symbol(&symbols[90u],
	      "WILL_FIRE_RL_m_fifo_2_ehr_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_fifo_2_ehr_canonicalize,
	      1u);
  init_symbol(&symbols[91u],
	      "WILL_FIRE_RL_m_fifo_2_enqReq_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_fifo_2_enqReq_canonicalize,
	      1u);
}


/* Rule actions */

void MOD_mkTbCFScheduling::RL_m_fifo_1_enqReq_canonicalize()
{
  tUInt32 DEF_IF_m_fifo_1_enqReq_wires_1_whas_THEN_m_fifo_1__ETC___d22;
  tUInt8 DEF_x__h1163;
  tUInt8 DEF_m_fifo_1_enqReq_wires_1_whas____d1;
  tUInt32 DEF_m_fifo_1_enqReq_wires_1_wget____d2;
  DEF_m_fifo_1_enqReq_wires_1_wget____d2 = INST_m_fifo_1_enqReq_wires_1.METH_wget();
  DEF_m_fifo_1_enqReq_wires_0_wget____d5 = INST_m_fifo_1_enqReq_wires_0.METH_wget();
  DEF_m_fifo_1_enqReq_ehrReg___d7 = INST_m_fifo_1_enqReq_ehrReg.METH_read();
  DEF_m_fifo_1_enqReq_wires_1_whas____d1 = INST_m_fifo_1_enqReq_wires_1.METH_whas();
  DEF_m_fifo_1_enqReq_wires_0_whas____d4 = INST_m_fifo_1_enqReq_wires_0.METH_whas();
  DEF_x__h1161 = (tUInt8)((tUInt8)255u & DEF_m_fifo_1_enqReq_ehrReg___d7);
  DEF_x__h1163 = (tUInt8)((tUInt8)255u & DEF_m_fifo_1_enqReq_wires_1_wget____d2);
  DEF_x__h1162 = (tUInt8)((tUInt8)255u & DEF_m_fifo_1_enqReq_wires_0_wget____d5);
  DEF_m_fifo_1_enqReq_ehrReg_BIT_8___d8 = (tUInt8)(DEF_m_fifo_1_enqReq_ehrReg___d7 >> 8u);
  DEF_m_fifo_1_enqReq_wires_0_wget_BIT_8___d6 = (tUInt8)(DEF_m_fifo_1_enqReq_wires_0_wget____d5 >> 8u);
  DEF_IF_m_fifo_1_enqReq_wires_0_whas_THEN_m_fifo_1__ETC___d9 = DEF_m_fifo_1_enqReq_wires_0_whas____d4 ? DEF_m_fifo_1_enqReq_wires_0_wget_BIT_8___d6 : DEF_m_fifo_1_enqReq_ehrReg_BIT_8___d8;
  DEF_IF_m_fifo_1_enqReq_wires_0_whas_THEN_m_fifo_1__ETC___d19 = DEF_m_fifo_1_enqReq_wires_0_whas____d4 ? DEF_x__h1162 : DEF_x__h1161;
  DEF_IF_m_fifo_1_enqReq_wires_1_whas_THEN_m_fifo_1__ETC___d22 = 511u & ((((tUInt32)(DEF_m_fifo_1_enqReq_wires_1_whas____d1 ? (tUInt8)(DEF_m_fifo_1_enqReq_wires_1_wget____d2 >> 8u) : DEF_IF_m_fifo_1_enqReq_wires_0_whas_THEN_m_fifo_1__ETC___d9)) << 8u) | (tUInt32)(DEF_m_fifo_1_enqReq_wires_1_whas____d1 ? DEF_x__h1163 : DEF_IF_m_fifo_1_enqReq_wires_0_whas_THEN_m_fifo_1__ETC___d19));
  INST_m_fifo_1_enqReq_ehrReg.METH_write(DEF_IF_m_fifo_1_enqReq_wires_1_whas_THEN_m_fifo_1__ETC___d22);
}

void MOD_mkTbCFScheduling::RL_m_fifo_1_deqReq_canonicalize()
{
  tUInt8 DEF_IF_m_fifo_1_deqReq_wires_1_whas__3_THEN_m_fifo_ETC___d29;
  DEF_m_fifo_1_deqReq_wires_0_whas____d25 = INST_m_fifo_1_deqReq_wires_0.METH_whas();
  DEF_m_fifo_1_deqReq_wires_0_wget____d26 = INST_m_fifo_1_deqReq_wires_0.METH_wget();
  DEF_m_fifo_1_deqReq_ehrReg__h1981 = INST_m_fifo_1_deqReq_ehrReg.METH_read();
  DEF_IF_m_fifo_1_deqReq_wires_0_whas__5_THEN_m_fifo_ETC___d28 = DEF_m_fifo_1_deqReq_wires_0_whas____d25 ? DEF_m_fifo_1_deqReq_wires_0_wget____d26 : DEF_m_fifo_1_deqReq_ehrReg__h1981;
  DEF_IF_m_fifo_1_deqReq_wires_1_whas__3_THEN_m_fifo_ETC___d29 = INST_m_fifo_1_deqReq_wires_1.METH_whas() ? INST_m_fifo_1_deqReq_wires_1.METH_wget() : DEF_IF_m_fifo_1_deqReq_wires_0_whas__5_THEN_m_fifo_ETC___d28;
  INST_m_fifo_1_deqReq_ehrReg.METH_write(DEF_IF_m_fifo_1_deqReq_wires_1_whas__3_THEN_m_fifo_ETC___d29);
}

void MOD_mkTbCFScheduling::RL_m_fifo_1_canonicalize()
{
  tUInt8 DEF_NOT_m_fifo_1_enqReq_virtual_reg_1_read__3_4_AN_ETC___d35;
  tUInt8 DEF_NOT_m_fifo_1_enqReq_virtual_reg_1_read__3_4_AN_ETC___d44;
  tUInt8 DEF_m_fifo_1_enqReq_virtual_reg_1_read__3_OR_IF_m__ETC___d48;
  tUInt8 DEF_m_fifo_1_enqReq_virtual_reg_1_read__3_OR_IF_m__ETC___d66;
  tUInt8 DEF_m_fifo_1_enqReq_virtual_reg_1_read__3_OR_IF_m__ETC___d61;
  tUInt8 DEF_m_fifo_1_enqReq_virtual_reg_1_read__3_OR_IF_m__ETC___d62;
  tUInt32 DEF_IF_m_fifo_1_enqReq_wires_0_whas_THEN_m_fifo_1__ETC___d32;
  tUInt8 DEF_IF_NOT_m_fifo_1_enqReq_virtual_reg_1_read__3_4_ETC___d56;
  tUInt8 DEF_x__h3225;
  tUInt8 DEF_NOT_m_fifo_1_enqReq_virtual_reg_1_read__3_4_AN_ETC___d52;
  tUInt8 DEF_m_fifo_1_deqReq_virtual_reg_1_read____d36;
  tUInt8 DEF_NOT_m_fifo_1_deqReq_virtual_reg_1_read__6_7_AN_ETC___d38;
  tUInt8 DEF_m_fifo_1_enqReq_virtual_reg_1_read____d33;
  tUInt8 DEF_m_fifo_1_enqReq_virtual_reg_1_read__3_OR_IF_m__ETC___d47;
  tUInt8 DEF_m_fifo_1_enqReq_virtual_reg_1_read__3_OR_IF_m__ETC___d50;
  tUInt8 DEF_NOT_m_fifo_1_enqReq_virtual_reg_1_read__3_4_AN_ETC___d64;
  tUInt8 DEF_m_fifo_1_enqReq_virtual_reg_1_read__3_OR_IF_m__ETC___d57;
  tUInt8 DEF_NOT_m_fifo_1_enqReq_virtual_reg_1_read__3_4_AN_ETC___d46;
  tUInt8 DEF_m_fifo_1_deqReq_virtual_reg_1_read__6_OR_IF_m__ETC___d43;
  DEF_m_fifo_1_empty__h3120 = INST_m_fifo_1_empty.METH_read();
  DEF_m_fifo_1_enqReq_virtual_reg_1_read____d33 = INST_m_fifo_1_enqReq_virtual_reg_1.METH_read();
  DEF_m_fifo_1_deqReq_virtual_reg_1_read____d36 = INST_m_fifo_1_deqReq_virtual_reg_1.METH_read();
  DEF_m_fifo_1_enqReq_wires_0_wget____d5 = INST_m_fifo_1_enqReq_wires_0.METH_wget();
  DEF_m_fifo_1_enqReq_ehrReg___d7 = INST_m_fifo_1_enqReq_ehrReg.METH_read();
  DEF_x__h3225 = INST_m_fifo_1_data_0.METH_read();
  DEF_m_fifo_1_deqReq_wires_0_wget____d26 = INST_m_fifo_1_deqReq_wires_0.METH_wget();
  DEF_m_fifo_1_deqReq_wires_0_whas____d25 = INST_m_fifo_1_deqReq_wires_0.METH_whas();
  DEF_m_fifo_1_deqReq_ehrReg__h1981 = INST_m_fifo_1_deqReq_ehrReg.METH_read();
  DEF_m_fifo_1_deqReq_virtual_reg_1_read__6_OR_IF_m__ETC___d43 = DEF_m_fifo_1_deqReq_virtual_reg_1_read____d36 || (DEF_m_fifo_1_deqReq_wires_0_whas____d25 ? !DEF_m_fifo_1_deqReq_wires_0_wget____d26 : !DEF_m_fifo_1_deqReq_ehrReg__h1981);
  DEF_IF_m_fifo_1_deqReq_wires_0_whas__5_THEN_m_fifo_ETC___d28 = DEF_m_fifo_1_deqReq_wires_0_whas____d25 ? DEF_m_fifo_1_deqReq_wires_0_wget____d26 : DEF_m_fifo_1_deqReq_ehrReg__h1981;
  DEF_NOT_m_fifo_1_deqReq_virtual_reg_1_read__6_7_AN_ETC___d38 = !DEF_m_fifo_1_deqReq_virtual_reg_1_read____d36 && DEF_IF_m_fifo_1_deqReq_wires_0_whas__5_THEN_m_fifo_ETC___d28;
  DEF_m_fifo_1_enqReq_wires_0_whas____d4 = INST_m_fifo_1_enqReq_wires_0.METH_whas();
  DEF_m_fifo_1_full__h3134 = INST_m_fifo_1_full.METH_read();
  DEF_x__h1161 = (tUInt8)((tUInt8)255u & DEF_m_fifo_1_enqReq_ehrReg___d7);
  DEF_m_fifo_1_enqReq_ehrReg_BIT_8___d8 = (tUInt8)(DEF_m_fifo_1_enqReq_ehrReg___d7 >> 8u);
  DEF_x__h1162 = (tUInt8)((tUInt8)255u & DEF_m_fifo_1_enqReq_wires_0_wget____d5);
  DEF_m_fifo_1_enqReq_wires_0_wget_BIT_8___d6 = (tUInt8)(DEF_m_fifo_1_enqReq_wires_0_wget____d5 >> 8u);
  DEF_IF_m_fifo_1_enqReq_wires_0_whas_THEN_m_fifo_1__ETC___d9 = DEF_m_fifo_1_enqReq_wires_0_whas____d4 ? DEF_m_fifo_1_enqReq_wires_0_wget_BIT_8___d6 : DEF_m_fifo_1_enqReq_ehrReg_BIT_8___d8;
  DEF_m_fifo_1_enqReq_virtual_reg_1_read__3_OR_IF_m__ETC___d47 = DEF_m_fifo_1_enqReq_virtual_reg_1_read____d33 || (DEF_m_fifo_1_enqReq_wires_0_whas____d4 ? !DEF_m_fifo_1_enqReq_wires_0_wget_BIT_8___d6 : !DEF_m_fifo_1_enqReq_ehrReg_BIT_8___d8);
  DEF_m_fifo_1_enqReq_virtual_reg_1_read__3_OR_IF_m__ETC___d57 = DEF_m_fifo_1_enqReq_virtual_reg_1_read__3_OR_IF_m__ETC___d47 || DEF_m_fifo_1_deqReq_virtual_reg_1_read__6_OR_IF_m__ETC___d43;
  DEF_IF_m_fifo_1_enqReq_wires_0_whas_THEN_m_fifo_1__ETC___d19 = DEF_m_fifo_1_enqReq_wires_0_whas____d4 ? DEF_x__h1162 : DEF_x__h1161;
  DEF__0_CONCAT_DONTCARE___d30 = 170u;
  DEF_IF_m_fifo_1_enqReq_wires_0_whas_THEN_m_fifo_1__ETC___d32 = 511u & ((((tUInt32)(DEF_IF_m_fifo_1_enqReq_wires_0_whas_THEN_m_fifo_1__ETC___d9)) << 8u) | (tUInt32)(DEF_IF_m_fifo_1_enqReq_wires_0_whas_THEN_m_fifo_1__ETC___d19));
  DEF_m_fifo_1_enqReq_virtual_reg_1_read__3_OR_IF_m__ETC___d62 = DEF_m_fifo_1_enqReq_virtual_reg_1_read__3_OR_IF_m__ETC___d47 || DEF_NOT_m_fifo_1_deqReq_virtual_reg_1_read__6_7_AN_ETC___d38;
  DEF_NOT_m_fifo_1_empty_5___d63 = !DEF_m_fifo_1_empty__h3120;
  DEF_NOT_m_fifo_1_full_9___d58 = !DEF_m_fifo_1_full__h3134;
  DEF_m_fifo_1_enqReq_virtual_reg_1_read__3_OR_IF_m__ETC___d48 = DEF_m_fifo_1_enqReq_virtual_reg_1_read__3_OR_IF_m__ETC___d47 && DEF_NOT_m_fifo_1_deqReq_virtual_reg_1_read__6_7_AN_ETC___d38;
  DEF_m_fifo_1_enqReq_virtual_reg_1_read__3_OR_IF_m__ETC___d50 = DEF_m_fifo_1_enqReq_virtual_reg_1_read__3_OR_IF_m__ETC___d48 && DEF_m_fifo_1_full__h3134;
  DEF_NOT_m_fifo_1_enqReq_virtual_reg_1_read__3_4_AN_ETC___d35 = !DEF_m_fifo_1_enqReq_virtual_reg_1_read____d33 && DEF_IF_m_fifo_1_enqReq_wires_0_whas_THEN_m_fifo_1__ETC___d9;
  DEF_IF_NOT_m_fifo_1_enqReq_virtual_reg_1_read__3_4_ETC___d56 = DEF_NOT_m_fifo_1_enqReq_virtual_reg_1_read__3_4_AN_ETC___d35 && (DEF_NOT_m_fifo_1_deqReq_virtual_reg_1_read__6_7_AN_ETC___d38 || DEF_m_fifo_1_deqReq_virtual_reg_1_read__6_OR_IF_m__ETC___d43) ? DEF_IF_m_fifo_1_enqReq_wires_0_whas_THEN_m_fifo_1__ETC___d19 : DEF_x__h3225;
  DEF_NOT_m_fifo_1_enqReq_virtual_reg_1_read__3_4_AN_ETC___d44 = DEF_NOT_m_fifo_1_enqReq_virtual_reg_1_read__3_4_AN_ETC___d35 && DEF_m_fifo_1_deqReq_virtual_reg_1_read__6_OR_IF_m__ETC___d43;
  DEF_NOT_m_fifo_1_enqReq_virtual_reg_1_read__3_4_AN_ETC___d46 = DEF_NOT_m_fifo_1_enqReq_virtual_reg_1_read__3_4_AN_ETC___d44 && DEF_m_fifo_1_empty__h3120;
  DEF_NOT_m_fifo_1_enqReq_virtual_reg_1_read__3_4_AN_ETC___d64 = DEF_NOT_m_fifo_1_enqReq_virtual_reg_1_read__3_4_AN_ETC___d44 && DEF_NOT_m_fifo_1_empty_5___d63;
  DEF_NOT_m_fifo_1_enqReq_virtual_reg_1_read__3_4_AN_ETC___d52 = (DEF_NOT_m_fifo_1_enqReq_virtual_reg_1_read__3_4_AN_ETC___d35 && DEF_NOT_m_fifo_1_deqReq_virtual_reg_1_read__6_7_AN_ETC___d38) || (DEF_NOT_m_fifo_1_enqReq_virtual_reg_1_read__3_4_AN_ETC___d46 || DEF_m_fifo_1_enqReq_virtual_reg_1_read__3_OR_IF_m__ETC___d50);
  DEF_m_fifo_1_enqReq_virtual_reg_1_read__3_OR_IF_m__ETC___d61 = DEF_m_fifo_1_enqReq_virtual_reg_1_read__3_OR_IF_m__ETC___d57 && (DEF_NOT_m_fifo_1_enqReq_virtual_reg_1_read__3_4_AN_ETC___d46 || (DEF_m_fifo_1_enqReq_virtual_reg_1_read__3_OR_IF_m__ETC___d48 && DEF_NOT_m_fifo_1_full_9___d58));
  DEF_m_fifo_1_enqReq_virtual_reg_1_read__3_OR_IF_m__ETC___d66 = DEF_m_fifo_1_enqReq_virtual_reg_1_read__3_OR_IF_m__ETC___d57 && (DEF_NOT_m_fifo_1_enqReq_virtual_reg_1_read__3_4_AN_ETC___d64 || DEF_m_fifo_1_enqReq_virtual_reg_1_read__3_OR_IF_m__ETC___d50);
  INST_m_fifo_1_deqReq_wires_1.METH_wset((tUInt8)0u);
  INST_m_fifo_1_deqReq_ignored_wires_1.METH_wset(DEF_IF_m_fifo_1_deqReq_wires_0_whas__5_THEN_m_fifo_ETC___d28);
  INST_m_fifo_1_deqReq_virtual_reg_1.METH_write((tUInt8)0u);
  INST_m_fifo_1_enqReq_ignored_wires_1.METH_wset(DEF_IF_m_fifo_1_enqReq_wires_0_whas_THEN_m_fifo_1__ETC___d32);
  INST_m_fifo_1_enqReq_wires_1.METH_wset(DEF__0_CONCAT_DONTCARE___d30);
  INST_m_fifo_1_enqReq_virtual_reg_1.METH_write((tUInt8)0u);
  if (DEF_NOT_m_fifo_1_enqReq_virtual_reg_1_read__3_4_AN_ETC___d52)
    INST_m_fifo_1_data_1.METH_write(DEF_IF_NOT_m_fifo_1_enqReq_virtual_reg_1_read__3_4_ETC___d56);
  if (DEF_m_fifo_1_enqReq_virtual_reg_1_read__3_OR_IF_m__ETC___d61)
    INST_m_fifo_1_empty.METH_write(DEF_m_fifo_1_enqReq_virtual_reg_1_read__3_OR_IF_m__ETC___d62);
  if (DEF_m_fifo_1_enqReq_virtual_reg_1_read__3_OR_IF_m__ETC___d66)
    INST_m_fifo_1_full.METH_write(DEF_NOT_m_fifo_1_enqReq_virtual_reg_1_read__3_4_AN_ETC___d44);
  if (DEF_NOT_m_fifo_1_enqReq_virtual_reg_1_read__3_4_AN_ETC___d64)
    INST_m_fifo_1_data_0.METH_write(DEF_IF_m_fifo_1_enqReq_wires_0_whas_THEN_m_fifo_1__ETC___d19);
}

void MOD_mkTbCFScheduling::RL_m_fifo_2_enqReq_canonicalize()
{
  tUInt32 DEF_IF_m_fifo_2_enqReq_wires_1_whas__7_THEN_m_fifo_ETC___d88;
  tUInt8 DEF_x__h4304;
  tUInt8 DEF_m_fifo_2_enqReq_wires_1_whas____d67;
  tUInt32 DEF_m_fifo_2_enqReq_wires_1_wget____d68;
  DEF_m_fifo_2_enqReq_wires_1_wget____d68 = INST_m_fifo_2_enqReq_wires_1.METH_wget();
  DEF_m_fifo_2_enqReq_wires_0_wget____d71 = INST_m_fifo_2_enqReq_wires_0.METH_wget();
  DEF_m_fifo_2_enqReq_ehrReg___d73 = INST_m_fifo_2_enqReq_ehrReg.METH_read();
  DEF_m_fifo_2_enqReq_wires_1_whas____d67 = INST_m_fifo_2_enqReq_wires_1.METH_whas();
  DEF_m_fifo_2_enqReq_wires_0_whas____d70 = INST_m_fifo_2_enqReq_wires_0.METH_whas();
  DEF_x__h4302 = (tUInt8)((tUInt8)255u & DEF_m_fifo_2_enqReq_ehrReg___d73);
  DEF_x__h4303 = (tUInt8)((tUInt8)255u & DEF_m_fifo_2_enqReq_wires_0_wget____d71);
  DEF_x__h4304 = (tUInt8)((tUInt8)255u & DEF_m_fifo_2_enqReq_wires_1_wget____d68);
  DEF_m_fifo_2_enqReq_ehrReg_3_BIT_8___d74 = (tUInt8)(DEF_m_fifo_2_enqReq_ehrReg___d73 >> 8u);
  DEF_m_fifo_2_enqReq_wires_0_wget__1_BIT_8___d72 = (tUInt8)(DEF_m_fifo_2_enqReq_wires_0_wget____d71 >> 8u);
  DEF_IF_m_fifo_2_enqReq_wires_0_whas__0_THEN_m_fifo_ETC___d75 = DEF_m_fifo_2_enqReq_wires_0_whas____d70 ? DEF_m_fifo_2_enqReq_wires_0_wget__1_BIT_8___d72 : DEF_m_fifo_2_enqReq_ehrReg_3_BIT_8___d74;
  DEF_IF_m_fifo_2_enqReq_wires_0_whas__0_THEN_m_fifo_ETC___d85 = DEF_m_fifo_2_enqReq_wires_0_whas____d70 ? DEF_x__h4303 : DEF_x__h4302;
  DEF_IF_m_fifo_2_enqReq_wires_1_whas__7_THEN_m_fifo_ETC___d88 = 511u & ((((tUInt32)(DEF_m_fifo_2_enqReq_wires_1_whas____d67 ? (tUInt8)(DEF_m_fifo_2_enqReq_wires_1_wget____d68 >> 8u) : DEF_IF_m_fifo_2_enqReq_wires_0_whas__0_THEN_m_fifo_ETC___d75)) << 8u) | (tUInt32)(DEF_m_fifo_2_enqReq_wires_1_whas____d67 ? DEF_x__h4304 : DEF_IF_m_fifo_2_enqReq_wires_0_whas__0_THEN_m_fifo_ETC___d85));
  INST_m_fifo_2_enqReq_ehrReg.METH_write(DEF_IF_m_fifo_2_enqReq_wires_1_whas__7_THEN_m_fifo_ETC___d88);
}

void MOD_mkTbCFScheduling::RL_m_fifo_2_deqReq_canonicalize()
{
  tUInt8 DEF_IF_m_fifo_2_deqReq_wires_1_whas__9_THEN_m_fifo_ETC___d95;
  DEF_m_fifo_2_deqReq_wires_0_whas____d91 = INST_m_fifo_2_deqReq_wires_0.METH_whas();
  DEF_m_fifo_2_deqReq_wires_0_wget____d92 = INST_m_fifo_2_deqReq_wires_0.METH_wget();
  DEF_m_fifo_2_deqReq_ehrReg__h5122 = INST_m_fifo_2_deqReq_ehrReg.METH_read();
  DEF_IF_m_fifo_2_deqReq_wires_0_whas__1_THEN_m_fifo_ETC___d94 = DEF_m_fifo_2_deqReq_wires_0_whas____d91 ? DEF_m_fifo_2_deqReq_wires_0_wget____d92 : DEF_m_fifo_2_deqReq_ehrReg__h5122;
  DEF_IF_m_fifo_2_deqReq_wires_1_whas__9_THEN_m_fifo_ETC___d95 = INST_m_fifo_2_deqReq_wires_1.METH_whas() ? INST_m_fifo_2_deqReq_wires_1.METH_wget() : DEF_IF_m_fifo_2_deqReq_wires_0_whas__1_THEN_m_fifo_ETC___d94;
  INST_m_fifo_2_deqReq_ehrReg.METH_write(DEF_IF_m_fifo_2_deqReq_wires_1_whas__9_THEN_m_fifo_ETC___d95);
}

void MOD_mkTbCFScheduling::RL_m_fifo_2_canonicalize()
{
  tUInt8 DEF_NOT_m_fifo_2_enqReq_virtual_reg_1_read__8_9_AN_ETC___d100;
  tUInt8 DEF_NOT_m_fifo_2_enqReq_virtual_reg_1_read__8_9_AN_ETC___d109;
  tUInt8 DEF_m_fifo_2_enqReq_virtual_reg_1_read__8_OR_IF_m__ETC___d113;
  tUInt8 DEF_m_fifo_2_enqReq_virtual_reg_1_read__8_OR_IF_m__ETC___d131;
  tUInt8 DEF_m_fifo_2_enqReq_virtual_reg_1_read__8_OR_IF_m__ETC___d126;
  tUInt8 DEF_m_fifo_2_enqReq_virtual_reg_1_read__8_OR_IF_m__ETC___d127;
  tUInt32 DEF_IF_m_fifo_2_enqReq_wires_0_whas__0_THEN_m_fifo_ETC___d97;
  tUInt8 DEF_IF_NOT_m_fifo_2_enqReq_virtual_reg_1_read__8_9_ETC___d121;
  tUInt8 DEF_x__h6357;
  tUInt8 DEF_NOT_m_fifo_2_enqReq_virtual_reg_1_read__8_9_AN_ETC___d117;
  tUInt8 DEF_m_fifo_2_deqReq_virtual_reg_1_read____d101;
  tUInt8 DEF_NOT_m_fifo_2_deqReq_virtual_reg_1_read__01_02__ETC___d103;
  tUInt8 DEF_m_fifo_2_enqReq_virtual_reg_1_read____d98;
  tUInt8 DEF_m_fifo_2_enqReq_virtual_reg_1_read__8_OR_IF_m__ETC___d112;
  tUInt8 DEF_m_fifo_2_enqReq_virtual_reg_1_read__8_OR_IF_m__ETC___d115;
  tUInt8 DEF_NOT_m_fifo_2_enqReq_virtual_reg_1_read__8_9_AN_ETC___d129;
  tUInt8 DEF_m_fifo_2_enqReq_virtual_reg_1_read__8_OR_IF_m__ETC___d122;
  tUInt8 DEF_NOT_m_fifo_2_enqReq_virtual_reg_1_read__8_9_AN_ETC___d111;
  tUInt8 DEF_m_fifo_2_deqReq_virtual_reg_1_read__01_OR_IF_m_ETC___d108;
  DEF_m_fifo_2_empty__h6252 = INST_m_fifo_2_empty.METH_read();
  DEF_m_fifo_2_enqReq_virtual_reg_1_read____d98 = INST_m_fifo_2_enqReq_virtual_reg_1.METH_read();
  DEF_m_fifo_2_deqReq_virtual_reg_1_read____d101 = INST_m_fifo_2_deqReq_virtual_reg_1.METH_read();
  DEF_m_fifo_2_enqReq_wires_0_wget____d71 = INST_m_fifo_2_enqReq_wires_0.METH_wget();
  DEF_m_fifo_2_enqReq_ehrReg___d73 = INST_m_fifo_2_enqReq_ehrReg.METH_read();
  DEF_x__h6357 = INST_m_fifo_2_data_0.METH_read();
  DEF_m_fifo_2_deqReq_wires_0_wget____d92 = INST_m_fifo_2_deqReq_wires_0.METH_wget();
  DEF_m_fifo_2_deqReq_wires_0_whas____d91 = INST_m_fifo_2_deqReq_wires_0.METH_whas();
  DEF_m_fifo_2_deqReq_ehrReg__h5122 = INST_m_fifo_2_deqReq_ehrReg.METH_read();
  DEF_m_fifo_2_deqReq_virtual_reg_1_read__01_OR_IF_m_ETC___d108 = DEF_m_fifo_2_deqReq_virtual_reg_1_read____d101 || (DEF_m_fifo_2_deqReq_wires_0_whas____d91 ? !DEF_m_fifo_2_deqReq_wires_0_wget____d92 : !DEF_m_fifo_2_deqReq_ehrReg__h5122);
  DEF_IF_m_fifo_2_deqReq_wires_0_whas__1_THEN_m_fifo_ETC___d94 = DEF_m_fifo_2_deqReq_wires_0_whas____d91 ? DEF_m_fifo_2_deqReq_wires_0_wget____d92 : DEF_m_fifo_2_deqReq_ehrReg__h5122;
  DEF_NOT_m_fifo_2_deqReq_virtual_reg_1_read__01_02__ETC___d103 = !DEF_m_fifo_2_deqReq_virtual_reg_1_read____d101 && DEF_IF_m_fifo_2_deqReq_wires_0_whas__1_THEN_m_fifo_ETC___d94;
  DEF_m_fifo_2_enqReq_wires_0_whas____d70 = INST_m_fifo_2_enqReq_wires_0.METH_whas();
  DEF_m_fifo_2_full__h6266 = INST_m_fifo_2_full.METH_read();
  DEF_x__h4302 = (tUInt8)((tUInt8)255u & DEF_m_fifo_2_enqReq_ehrReg___d73);
  DEF_m_fifo_2_enqReq_ehrReg_3_BIT_8___d74 = (tUInt8)(DEF_m_fifo_2_enqReq_ehrReg___d73 >> 8u);
  DEF_x__h4303 = (tUInt8)((tUInt8)255u & DEF_m_fifo_2_enqReq_wires_0_wget____d71);
  DEF_m_fifo_2_enqReq_wires_0_wget__1_BIT_8___d72 = (tUInt8)(DEF_m_fifo_2_enqReq_wires_0_wget____d71 >> 8u);
  DEF_IF_m_fifo_2_enqReq_wires_0_whas__0_THEN_m_fifo_ETC___d75 = DEF_m_fifo_2_enqReq_wires_0_whas____d70 ? DEF_m_fifo_2_enqReq_wires_0_wget__1_BIT_8___d72 : DEF_m_fifo_2_enqReq_ehrReg_3_BIT_8___d74;
  DEF_m_fifo_2_enqReq_virtual_reg_1_read__8_OR_IF_m__ETC___d112 = DEF_m_fifo_2_enqReq_virtual_reg_1_read____d98 || (DEF_m_fifo_2_enqReq_wires_0_whas____d70 ? !DEF_m_fifo_2_enqReq_wires_0_wget__1_BIT_8___d72 : !DEF_m_fifo_2_enqReq_ehrReg_3_BIT_8___d74);
  DEF_m_fifo_2_enqReq_virtual_reg_1_read__8_OR_IF_m__ETC___d122 = DEF_m_fifo_2_enqReq_virtual_reg_1_read__8_OR_IF_m__ETC___d112 || DEF_m_fifo_2_deqReq_virtual_reg_1_read__01_OR_IF_m_ETC___d108;
  DEF_IF_m_fifo_2_enqReq_wires_0_whas__0_THEN_m_fifo_ETC___d85 = DEF_m_fifo_2_enqReq_wires_0_whas____d70 ? DEF_x__h4303 : DEF_x__h4302;
  DEF__0_CONCAT_DONTCARE___d30 = 170u;
  DEF_IF_m_fifo_2_enqReq_wires_0_whas__0_THEN_m_fifo_ETC___d97 = 511u & ((((tUInt32)(DEF_IF_m_fifo_2_enqReq_wires_0_whas__0_THEN_m_fifo_ETC___d75)) << 8u) | (tUInt32)(DEF_IF_m_fifo_2_enqReq_wires_0_whas__0_THEN_m_fifo_ETC___d85));
  DEF_m_fifo_2_enqReq_virtual_reg_1_read__8_OR_IF_m__ETC___d127 = DEF_m_fifo_2_enqReq_virtual_reg_1_read__8_OR_IF_m__ETC___d112 || DEF_NOT_m_fifo_2_deqReq_virtual_reg_1_read__01_02__ETC___d103;
  DEF_NOT_m_fifo_2_full_14___d123 = !DEF_m_fifo_2_full__h6266;
  DEF_NOT_m_fifo_2_empty_10___d128 = !DEF_m_fifo_2_empty__h6252;
  DEF_m_fifo_2_enqReq_virtual_reg_1_read__8_OR_IF_m__ETC___d113 = DEF_m_fifo_2_enqReq_virtual_reg_1_read__8_OR_IF_m__ETC___d112 && DEF_NOT_m_fifo_2_deqReq_virtual_reg_1_read__01_02__ETC___d103;
  DEF_m_fifo_2_enqReq_virtual_reg_1_read__8_OR_IF_m__ETC___d115 = DEF_m_fifo_2_enqReq_virtual_reg_1_read__8_OR_IF_m__ETC___d113 && DEF_m_fifo_2_full__h6266;
  DEF_NOT_m_fifo_2_enqReq_virtual_reg_1_read__8_9_AN_ETC___d100 = !DEF_m_fifo_2_enqReq_virtual_reg_1_read____d98 && DEF_IF_m_fifo_2_enqReq_wires_0_whas__0_THEN_m_fifo_ETC___d75;
  DEF_IF_NOT_m_fifo_2_enqReq_virtual_reg_1_read__8_9_ETC___d121 = DEF_NOT_m_fifo_2_enqReq_virtual_reg_1_read__8_9_AN_ETC___d100 && (DEF_NOT_m_fifo_2_deqReq_virtual_reg_1_read__01_02__ETC___d103 || DEF_m_fifo_2_deqReq_virtual_reg_1_read__01_OR_IF_m_ETC___d108) ? DEF_IF_m_fifo_2_enqReq_wires_0_whas__0_THEN_m_fifo_ETC___d85 : DEF_x__h6357;
  DEF_NOT_m_fifo_2_enqReq_virtual_reg_1_read__8_9_AN_ETC___d109 = DEF_NOT_m_fifo_2_enqReq_virtual_reg_1_read__8_9_AN_ETC___d100 && DEF_m_fifo_2_deqReq_virtual_reg_1_read__01_OR_IF_m_ETC___d108;
  DEF_NOT_m_fifo_2_enqReq_virtual_reg_1_read__8_9_AN_ETC___d111 = DEF_NOT_m_fifo_2_enqReq_virtual_reg_1_read__8_9_AN_ETC___d109 && DEF_m_fifo_2_empty__h6252;
  DEF_NOT_m_fifo_2_enqReq_virtual_reg_1_read__8_9_AN_ETC___d129 = DEF_NOT_m_fifo_2_enqReq_virtual_reg_1_read__8_9_AN_ETC___d109 && DEF_NOT_m_fifo_2_empty_10___d128;
  DEF_NOT_m_fifo_2_enqReq_virtual_reg_1_read__8_9_AN_ETC___d117 = (DEF_NOT_m_fifo_2_enqReq_virtual_reg_1_read__8_9_AN_ETC___d100 && DEF_NOT_m_fifo_2_deqReq_virtual_reg_1_read__01_02__ETC___d103) || (DEF_NOT_m_fifo_2_enqReq_virtual_reg_1_read__8_9_AN_ETC___d111 || DEF_m_fifo_2_enqReq_virtual_reg_1_read__8_OR_IF_m__ETC___d115);
  DEF_m_fifo_2_enqReq_virtual_reg_1_read__8_OR_IF_m__ETC___d126 = DEF_m_fifo_2_enqReq_virtual_reg_1_read__8_OR_IF_m__ETC___d122 && (DEF_NOT_m_fifo_2_enqReq_virtual_reg_1_read__8_9_AN_ETC___d111 || (DEF_m_fifo_2_enqReq_virtual_reg_1_read__8_OR_IF_m__ETC___d113 && DEF_NOT_m_fifo_2_full_14___d123));
  DEF_m_fifo_2_enqReq_virtual_reg_1_read__8_OR_IF_m__ETC___d131 = DEF_m_fifo_2_enqReq_virtual_reg_1_read__8_OR_IF_m__ETC___d122 && (DEF_NOT_m_fifo_2_enqReq_virtual_reg_1_read__8_9_AN_ETC___d129 || DEF_m_fifo_2_enqReq_virtual_reg_1_read__8_OR_IF_m__ETC___d115);
  INST_m_fifo_2_deqReq_wires_1.METH_wset((tUInt8)0u);
  INST_m_fifo_2_deqReq_ignored_wires_1.METH_wset(DEF_IF_m_fifo_2_deqReq_wires_0_whas__1_THEN_m_fifo_ETC___d94);
  INST_m_fifo_2_deqReq_virtual_reg_1.METH_write((tUInt8)0u);
  INST_m_fifo_2_enqReq_ignored_wires_1.METH_wset(DEF_IF_m_fifo_2_enqReq_wires_0_whas__0_THEN_m_fifo_ETC___d97);
  INST_m_fifo_2_enqReq_wires_1.METH_wset(DEF__0_CONCAT_DONTCARE___d30);
  INST_m_fifo_2_enqReq_virtual_reg_1.METH_write((tUInt8)0u);
  if (DEF_NOT_m_fifo_2_enqReq_virtual_reg_1_read__8_9_AN_ETC___d117)
    INST_m_fifo_2_data_1.METH_write(DEF_IF_NOT_m_fifo_2_enqReq_virtual_reg_1_read__8_9_ETC___d121);
  if (DEF_m_fifo_2_enqReq_virtual_reg_1_read__8_OR_IF_m__ETC___d126)
    INST_m_fifo_2_empty.METH_write(DEF_m_fifo_2_enqReq_virtual_reg_1_read__8_OR_IF_m__ETC___d127);
  if (DEF_m_fifo_2_enqReq_virtual_reg_1_read__8_OR_IF_m__ETC___d131)
    INST_m_fifo_2_full.METH_write(DEF_NOT_m_fifo_2_enqReq_virtual_reg_1_read__8_9_AN_ETC___d109);
  if (DEF_NOT_m_fifo_2_enqReq_virtual_reg_1_read__8_9_AN_ETC___d129)
    INST_m_fifo_2_data_0.METH_write(DEF_IF_m_fifo_2_enqReq_wires_0_whas__0_THEN_m_fifo_ETC___d85);
}

void MOD_mkTbCFScheduling::RL_m_fifo_1_ehr_canonicalize()
{
  tUInt8 DEF_def__h7311;
  tUInt8 DEF_x__h7277;
  DEF_def__h9778 = INST_m_fifo_1_ehr_ehrReg.METH_read();
  DEF_IF_m_fifo_1_ehr_wires_0_whas__36_THEN_m_fifo_1_ETC___d139 = INST_m_fifo_1_ehr_wires_0.METH_whas() ? INST_m_fifo_1_ehr_wires_0.METH_wget() : DEF_def__h9778;
  DEF_def__h7311 = INST_m_fifo_1_ehr_wires_1.METH_whas() ? INST_m_fifo_1_ehr_wires_1.METH_wget() : DEF_IF_m_fifo_1_ehr_wires_0_whas__36_THEN_m_fifo_1_ETC___d139;
  DEF_x__h7277 = INST_m_fifo_1_ehr_wires_2.METH_whas() ? INST_m_fifo_1_ehr_wires_2.METH_wget() : DEF_def__h7311;
  INST_m_fifo_1_ehr_ehrReg.METH_write(DEF_x__h7277);
}

void MOD_mkTbCFScheduling::RL_m_fifo_2_ehr_canonicalize()
{
  tUInt8 DEF_def__h8411;
  tUInt8 DEF_x__h8377;
  DEF_def__h10979 = INST_m_fifo_2_ehr_ehrReg.METH_read();
  DEF_IF_m_fifo_2_ehr_wires_0_whas__46_THEN_m_fifo_2_ETC___d149 = INST_m_fifo_2_ehr_wires_0.METH_whas() ? INST_m_fifo_2_ehr_wires_0.METH_wget() : DEF_def__h10979;
  DEF_def__h8411 = INST_m_fifo_2_ehr_wires_1.METH_whas() ? INST_m_fifo_2_ehr_wires_1.METH_wget() : DEF_IF_m_fifo_2_ehr_wires_0_whas__46_THEN_m_fifo_2_ETC___d149;
  DEF_x__h8377 = INST_m_fifo_2_ehr_wires_2.METH_whas() ? INST_m_fifo_2_ehr_wires_2.METH_wget() : DEF_def__h8411;
  INST_m_fifo_2_ehr_ehrReg.METH_write(DEF_x__h8377);
}

void MOD_mkTbCFScheduling::RL_m_enq_fifo_1()
{
  tUInt8 DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__52_OR_m_fi_ETC___d159;
  tUInt32 DEF_m_fifo_1_enqReq_ehrReg_BIT_8_CONCAT_IF_m_fifo__ETC___d161;
  tUInt8 DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__52_OR_m_fi_ETC___d158;
  tUInt8 DEF_x__h8657;
  DEF_m_fifo_1_enqReq_ehrReg___d7 = INST_m_fifo_1_enqReq_ehrReg.METH_read();
  DEF_def__h9778 = INST_m_fifo_1_ehr_ehrReg.METH_read();
  DEF_m_fifo_1_ehr_virtual_reg_2_read____d152 = INST_m_fifo_1_ehr_virtual_reg_2.METH_read();
  DEF_m_fifo_1_ehr_virtual_reg_1_read____d153 = INST_m_fifo_1_ehr_virtual_reg_1.METH_read();
  DEF_x__h8657 = DEF_m_fifo_1_ehr_virtual_reg_2_read____d152 || (DEF_m_fifo_1_ehr_virtual_reg_1_read____d153 || INST_m_fifo_1_ehr_virtual_reg_0.METH_read()) ? (tUInt8)0u : DEF_def__h9778;
  DEF_m_fifo_1_full__h3134 = INST_m_fifo_1_full.METH_read();
  DEF_x__h1161 = (tUInt8)((tUInt8)255u & DEF_m_fifo_1_enqReq_ehrReg___d7);
  DEF_m_fifo_1_enqReq_ehrReg_BIT_8___d8 = (tUInt8)(DEF_m_fifo_1_enqReq_ehrReg___d7 >> 8u);
  DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__52_OR_m_fi_ETC___d158 = DEF_x__h8657 == (tUInt8)0u;
  DEF_m_fifo_1_enqReq_ehrReg_BIT_8_CONCAT_IF_m_fifo__ETC___d161 = 511u & ((((tUInt32)(DEF_m_fifo_1_enqReq_ehrReg_BIT_8___d8)) << 8u) | (tUInt32)(DEF_x__h1161));
  DEF_NOT_m_fifo_1_full_9___d58 = !DEF_m_fifo_1_full__h3134;
  DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__52_OR_m_fi_ETC___d159 = DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__52_OR_m_fi_ETC___d158 && DEF_NOT_m_fifo_1_full_9___d58;
  if (DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__52_OR_m_fi_ETC___d159)
    INST_m_fifo_1_enqReq_wires_0.METH_wset(257u);
  if (DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__52_OR_m_fi_ETC___d159)
    INST_m_fifo_1_enqReq_ignored_wires_0.METH_wset(DEF_m_fifo_1_enqReq_ehrReg_BIT_8_CONCAT_IF_m_fifo__ETC___d161);
  if (DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__52_OR_m_fi_ETC___d159)
    INST_m_fifo_1_enqReq_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__52_OR_m_fi_ETC___d158)
    INST_m_fifo_1_ehr_wires_0.METH_wset((tUInt8)1u);
  if (DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__52_OR_m_fi_ETC___d158)
    INST_m_fifo_1_ehr_ignored_wires_0.METH_wset(DEF_def__h9778);
  if (DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__52_OR_m_fi_ETC___d158)
    INST_m_fifo_1_ehr_virtual_reg_0.METH_write((tUInt8)0u);
}

void MOD_mkTbCFScheduling::RL_m_deq_fifo_1()
{
  tUInt8 DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__52_OR_m_fi_ETC___d165;
  tUInt8 DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__52_OR_m_fi_ETC___d164;
  tUInt8 DEF_x__h9405;
  DEF_m_fifo_1_empty__h3120 = INST_m_fifo_1_empty.METH_read();
  DEF_def__h9778 = INST_m_fifo_1_ehr_ehrReg.METH_read();
  DEF_m_fifo_1_deqReq_ehrReg__h1981 = INST_m_fifo_1_deqReq_ehrReg.METH_read();
  DEF_m_fifo_1_ehr_virtual_reg_2_read____d152 = INST_m_fifo_1_ehr_virtual_reg_2.METH_read();
  DEF_m_fifo_1_ehr_virtual_reg_1_read____d153 = INST_m_fifo_1_ehr_virtual_reg_1.METH_read();
  DEF_IF_m_fifo_1_ehr_wires_0_whas__36_THEN_m_fifo_1_ETC___d139 = INST_m_fifo_1_ehr_wires_0.METH_whas() ? INST_m_fifo_1_ehr_wires_0.METH_wget() : DEF_def__h9778;
  DEF_x__h9405 = DEF_m_fifo_1_ehr_virtual_reg_2_read____d152 || DEF_m_fifo_1_ehr_virtual_reg_1_read____d153 ? (tUInt8)0u : DEF_IF_m_fifo_1_ehr_wires_0_whas__36_THEN_m_fifo_1_ETC___d139;
  DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__52_OR_m_fi_ETC___d164 = DEF_x__h9405 == (tUInt8)1u;
  DEF_NOT_m_fifo_1_empty_5___d63 = !DEF_m_fifo_1_empty__h3120;
  DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__52_OR_m_fi_ETC___d165 = DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__52_OR_m_fi_ETC___d164 && DEF_NOT_m_fifo_1_empty_5___d63;
  if (DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__52_OR_m_fi_ETC___d165)
    INST_m_fifo_1_deqReq_wires_0.METH_wset((tUInt8)1u);
  if (DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__52_OR_m_fi_ETC___d165)
    INST_m_fifo_1_deqReq_ignored_wires_0.METH_wset(DEF_m_fifo_1_deqReq_ehrReg__h1981);
  if (DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__52_OR_m_fi_ETC___d165)
    INST_m_fifo_1_deqReq_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__52_OR_m_fi_ETC___d164)
    INST_m_fifo_1_ehr_wires_1.METH_wset((tUInt8)0u);
  if (DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__52_OR_m_fi_ETC___d164)
    INST_m_fifo_1_ehr_ignored_wires_1.METH_wset(DEF_IF_m_fifo_1_ehr_wires_0_whas__36_THEN_m_fifo_1_ETC___d139);
  if (DEF_IF_m_fifo_1_ehr_virtual_reg_2_read__52_OR_m_fi_ETC___d164)
    INST_m_fifo_1_ehr_virtual_reg_1.METH_write((tUInt8)0u);
}

void MOD_mkTbCFScheduling::RL_m_deq_fifo_2()
{
  tUInt8 DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__66_OR_m_fi_ETC___d173;
  tUInt8 DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__66_OR_m_fi_ETC___d172;
  tUInt8 DEF_x__h9861;
  DEF_m_fifo_2_empty__h6252 = INST_m_fifo_2_empty.METH_read();
  DEF_def__h10979 = INST_m_fifo_2_ehr_ehrReg.METH_read();
  DEF_m_fifo_2_deqReq_ehrReg__h5122 = INST_m_fifo_2_deqReq_ehrReg.METH_read();
  DEF_m_fifo_2_ehr_virtual_reg_2_read____d166 = INST_m_fifo_2_ehr_virtual_reg_2.METH_read();
  DEF_m_fifo_2_ehr_virtual_reg_1_read____d167 = INST_m_fifo_2_ehr_virtual_reg_1.METH_read();
  DEF_x__h9861 = DEF_m_fifo_2_ehr_virtual_reg_2_read____d166 || (DEF_m_fifo_2_ehr_virtual_reg_1_read____d167 || INST_m_fifo_2_ehr_virtual_reg_0.METH_read()) ? (tUInt8)0u : DEF_def__h10979;
  DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__66_OR_m_fi_ETC___d172 = DEF_x__h9861 == (tUInt8)0u;
  DEF_NOT_m_fifo_2_empty_10___d128 = !DEF_m_fifo_2_empty__h6252;
  DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__66_OR_m_fi_ETC___d173 = DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__66_OR_m_fi_ETC___d172 && DEF_NOT_m_fifo_2_empty_10___d128;
  if (DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__66_OR_m_fi_ETC___d173)
    INST_m_fifo_2_deqReq_wires_0.METH_wset((tUInt8)1u);
  if (DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__66_OR_m_fi_ETC___d173)
    INST_m_fifo_2_deqReq_ignored_wires_0.METH_wset(DEF_m_fifo_2_deqReq_ehrReg__h5122);
  if (DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__66_OR_m_fi_ETC___d173)
    INST_m_fifo_2_deqReq_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__66_OR_m_fi_ETC___d172)
    INST_m_fifo_2_ehr_wires_0.METH_wset((tUInt8)1u);
  if (DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__66_OR_m_fi_ETC___d172)
    INST_m_fifo_2_ehr_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__66_OR_m_fi_ETC___d172)
    INST_m_fifo_2_ehr_ignored_wires_0.METH_wset(DEF_def__h10979);
}

void MOD_mkTbCFScheduling::RL_m_enq_fifo_2()
{
  tUInt8 DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__66_OR_m_fi_ETC___d177;
  tUInt32 DEF_m_fifo_2_enqReq_ehrReg_3_BIT_8_4_CONCAT_IF_m_f_ETC___d179;
  tUInt8 DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__66_OR_m_fi_ETC___d176;
  tUInt8 DEF_x__h10571;
  DEF_m_fifo_2_enqReq_ehrReg___d73 = INST_m_fifo_2_enqReq_ehrReg.METH_read();
  DEF_def__h10979 = INST_m_fifo_2_ehr_ehrReg.METH_read();
  DEF_m_fifo_2_ehr_virtual_reg_2_read____d166 = INST_m_fifo_2_ehr_virtual_reg_2.METH_read();
  DEF_m_fifo_2_ehr_virtual_reg_1_read____d167 = INST_m_fifo_2_ehr_virtual_reg_1.METH_read();
  DEF_m_fifo_2_full__h6266 = INST_m_fifo_2_full.METH_read();
  DEF_x__h4302 = (tUInt8)((tUInt8)255u & DEF_m_fifo_2_enqReq_ehrReg___d73);
  DEF_IF_m_fifo_2_ehr_wires_0_whas__46_THEN_m_fifo_2_ETC___d149 = INST_m_fifo_2_ehr_wires_0.METH_whas() ? INST_m_fifo_2_ehr_wires_0.METH_wget() : DEF_def__h10979;
  DEF_x__h10571 = DEF_m_fifo_2_ehr_virtual_reg_2_read____d166 || DEF_m_fifo_2_ehr_virtual_reg_1_read____d167 ? (tUInt8)0u : DEF_IF_m_fifo_2_ehr_wires_0_whas__46_THEN_m_fifo_2_ETC___d149;
  DEF_m_fifo_2_enqReq_ehrReg_3_BIT_8___d74 = (tUInt8)(DEF_m_fifo_2_enqReq_ehrReg___d73 >> 8u);
  DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__66_OR_m_fi_ETC___d176 = DEF_x__h10571 == (tUInt8)1u;
  DEF_m_fifo_2_enqReq_ehrReg_3_BIT_8_4_CONCAT_IF_m_f_ETC___d179 = 511u & ((((tUInt32)(DEF_m_fifo_2_enqReq_ehrReg_3_BIT_8___d74)) << 8u) | (tUInt32)(DEF_x__h4302));
  DEF_NOT_m_fifo_2_full_14___d123 = !DEF_m_fifo_2_full__h6266;
  DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__66_OR_m_fi_ETC___d177 = DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__66_OR_m_fi_ETC___d176 && DEF_NOT_m_fifo_2_full_14___d123;
  if (DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__66_OR_m_fi_ETC___d177)
    INST_m_fifo_2_enqReq_wires_0.METH_wset(258u);
  if (DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__66_OR_m_fi_ETC___d177)
    INST_m_fifo_2_enqReq_ignored_wires_0.METH_wset(DEF_m_fifo_2_enqReq_ehrReg_3_BIT_8_4_CONCAT_IF_m_f_ETC___d179);
  if (DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__66_OR_m_fi_ETC___d177)
    INST_m_fifo_2_enqReq_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__66_OR_m_fi_ETC___d176)
    INST_m_fifo_2_ehr_wires_1.METH_wset((tUInt8)0u);
  if (DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__66_OR_m_fi_ETC___d176)
    INST_m_fifo_2_ehr_ignored_wires_1.METH_wset(DEF_IF_m_fifo_2_ehr_wires_0_whas__46_THEN_m_fifo_2_ETC___d149);
  if (DEF_IF_m_fifo_2_ehr_virtual_reg_2_read__66_OR_m_fi_ETC___d176)
    INST_m_fifo_2_ehr_virtual_reg_1.METH_write((tUInt8)0u);
}


/* Methods */


/* Reset routines */

void MOD_mkTbCFScheduling::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_m_fifo_2_full.reset_RST(ARG_rst_in);
  INST_m_fifo_2_enqReq_ehrReg.reset_RST(ARG_rst_in);
  INST_m_fifo_2_empty.reset_RST(ARG_rst_in);
  INST_m_fifo_2_ehr_ehrReg.reset_RST(ARG_rst_in);
  INST_m_fifo_2_deqReq_ehrReg.reset_RST(ARG_rst_in);
  INST_m_fifo_1_full.reset_RST(ARG_rst_in);
  INST_m_fifo_1_enqReq_ehrReg.reset_RST(ARG_rst_in);
  INST_m_fifo_1_empty.reset_RST(ARG_rst_in);
  INST_m_fifo_1_ehr_ehrReg.reset_RST(ARG_rst_in);
  INST_m_fifo_1_deqReq_ehrReg.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkTbCFScheduling::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkTbCFScheduling::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_m_fifo_1_data_0.dump_state(indent + 2u);
  INST_m_fifo_1_data_1.dump_state(indent + 2u);
  INST_m_fifo_1_deqReq_ehrReg.dump_state(indent + 2u);
  INST_m_fifo_1_deqReq_ignored_wires_0.dump_state(indent + 2u);
  INST_m_fifo_1_deqReq_ignored_wires_1.dump_state(indent + 2u);
  INST_m_fifo_1_deqReq_virtual_reg_0.dump_state(indent + 2u);
  INST_m_fifo_1_deqReq_virtual_reg_1.dump_state(indent + 2u);
  INST_m_fifo_1_deqReq_wires_0.dump_state(indent + 2u);
  INST_m_fifo_1_deqReq_wires_1.dump_state(indent + 2u);
  INST_m_fifo_1_ehr_ehrReg.dump_state(indent + 2u);
  INST_m_fifo_1_ehr_ignored_wires_0.dump_state(indent + 2u);
  INST_m_fifo_1_ehr_ignored_wires_1.dump_state(indent + 2u);
  INST_m_fifo_1_ehr_ignored_wires_2.dump_state(indent + 2u);
  INST_m_fifo_1_ehr_virtual_reg_0.dump_state(indent + 2u);
  INST_m_fifo_1_ehr_virtual_reg_1.dump_state(indent + 2u);
  INST_m_fifo_1_ehr_virtual_reg_2.dump_state(indent + 2u);
  INST_m_fifo_1_ehr_wires_0.dump_state(indent + 2u);
  INST_m_fifo_1_ehr_wires_1.dump_state(indent + 2u);
  INST_m_fifo_1_ehr_wires_2.dump_state(indent + 2u);
  INST_m_fifo_1_empty.dump_state(indent + 2u);
  INST_m_fifo_1_enqReq_ehrReg.dump_state(indent + 2u);
  INST_m_fifo_1_enqReq_ignored_wires_0.dump_state(indent + 2u);
  INST_m_fifo_1_enqReq_ignored_wires_1.dump_state(indent + 2u);
  INST_m_fifo_1_enqReq_virtual_reg_0.dump_state(indent + 2u);
  INST_m_fifo_1_enqReq_virtual_reg_1.dump_state(indent + 2u);
  INST_m_fifo_1_enqReq_wires_0.dump_state(indent + 2u);
  INST_m_fifo_1_enqReq_wires_1.dump_state(indent + 2u);
  INST_m_fifo_1_full.dump_state(indent + 2u);
  INST_m_fifo_2_data_0.dump_state(indent + 2u);
  INST_m_fifo_2_data_1.dump_state(indent + 2u);
  INST_m_fifo_2_deqReq_ehrReg.dump_state(indent + 2u);
  INST_m_fifo_2_deqReq_ignored_wires_0.dump_state(indent + 2u);
  INST_m_fifo_2_deqReq_ignored_wires_1.dump_state(indent + 2u);
  INST_m_fifo_2_deqReq_virtual_reg_0.dump_state(indent + 2u);
  INST_m_fifo_2_deqReq_virtual_reg_1.dump_state(indent + 2u);
  INST_m_fifo_2_deqReq_wires_0.dump_state(indent + 2u);
  INST_m_fifo_2_deqReq_wires_1.dump_state(indent + 2u);
  INST_m_fifo_2_ehr_ehrReg.dump_state(indent + 2u);
  INST_m_fifo_2_ehr_ignored_wires_0.dump_state(indent + 2u);
  INST_m_fifo_2_ehr_ignored_wires_1.dump_state(indent + 2u);
  INST_m_fifo_2_ehr_ignored_wires_2.dump_state(indent + 2u);
  INST_m_fifo_2_ehr_virtual_reg_0.dump_state(indent + 2u);
  INST_m_fifo_2_ehr_virtual_reg_1.dump_state(indent + 2u);
  INST_m_fifo_2_ehr_virtual_reg_2.dump_state(indent + 2u);
  INST_m_fifo_2_ehr_wires_0.dump_state(indent + 2u);
  INST_m_fifo_2_ehr_wires_1.dump_state(indent + 2u);
  INST_m_fifo_2_ehr_wires_2.dump_state(indent + 2u);
  INST_m_fifo_2_empty.dump_state(indent + 2u);
  INST_m_fifo_2_enqReq_ehrReg.dump_state(indent + 2u);
  INST_m_fifo_2_enqReq_ignored_wires_0.dump_state(indent + 2u);
  INST_m_fifo_2_enqReq_ignored_wires_1.dump_state(indent + 2u);
  INST_m_fifo_2_enqReq_virtual_reg_0.dump_state(indent + 2u);
  INST_m_fifo_2_enqReq_virtual_reg_1.dump_state(indent + 2u);
  INST_m_fifo_2_enqReq_wires_0.dump_state(indent + 2u);
  INST_m_fifo_2_enqReq_wires_1.dump_state(indent + 2u);
  INST_m_fifo_2_full.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkTbCFScheduling::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 124u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_deq_fifo_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_deq_fifo_2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_enq_fifo_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_enq_fifo_2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_fifo_1_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_fifo_1_deqReq_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_fifo_1_ehr_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_fifo_1_enqReq_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_fifo_2_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_fifo_2_deqReq_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_fifo_2_ehr_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_fifo_2_enqReq_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_fifo_1_deqReq_wires_0_whas__5_THEN_m_fifo_ETC___d28", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_fifo_1_ehr_wires_0_whas__36_THEN_m_fifo_1_ETC___d139", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_fifo_1_enqReq_wires_0_whas_THEN_m_fifo_1__ETC___d19", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_fifo_1_enqReq_wires_0_whas_THEN_m_fifo_1__ETC___d9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_fifo_2_deqReq_wires_0_whas__1_THEN_m_fifo_ETC___d94", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_fifo_2_ehr_wires_0_whas__46_THEN_m_fifo_2_ETC___d149", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_fifo_2_enqReq_wires_0_whas__0_THEN_m_fifo_ETC___d75", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_fifo_2_enqReq_wires_0_whas__0_THEN_m_fifo_ETC___d85", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_m_fifo_1_empty_5___d63", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_m_fifo_1_full_9___d58", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_m_fifo_2_empty_10___d128", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_m_fifo_2_full_14___d123", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_deq_fifo_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_deq_fifo_2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_enq_fifo_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_enq_fifo_2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_fifo_1_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_fifo_1_deqReq_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_fifo_1_ehr_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_fifo_1_enqReq_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_fifo_2_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_fifo_2_deqReq_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_fifo_2_ehr_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_fifo_2_enqReq_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d30", 9u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h10979", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h9778", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_1_deqReq_ehrReg__h1981", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_1_deqReq_wires_0_wget____d26", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_1_deqReq_wires_0_whas____d25", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_1_ehr_virtual_reg_1_read____d153", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_1_ehr_virtual_reg_2_read____d152", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_1_empty__h3120", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_1_enqReq_ehrReg_BIT_8___d8", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_1_enqReq_ehrReg___d7", 9u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_1_enqReq_wires_0_wget_BIT_8___d6", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_1_enqReq_wires_0_wget____d5", 9u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_1_enqReq_wires_0_whas____d4", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_1_full__h3134", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_2_deqReq_ehrReg__h5122", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_2_deqReq_wires_0_wget____d92", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_2_deqReq_wires_0_whas____d91", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_2_ehr_virtual_reg_1_read____d167", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_2_ehr_virtual_reg_2_read____d166", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_2_empty__h6252", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_2_enqReq_ehrReg_3_BIT_8___d74", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_2_enqReq_ehrReg___d73", 9u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_2_enqReq_wires_0_wget__1_BIT_8___d72", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_2_enqReq_wires_0_wget____d71", 9u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_2_enqReq_wires_0_whas____d70", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_fifo_2_full__h6266", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h1161", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h1162", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h4302", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h4303", 8u);
  num = INST_m_fifo_1_data_0.dump_VCD_defs(num);
  num = INST_m_fifo_1_data_1.dump_VCD_defs(num);
  num = INST_m_fifo_1_deqReq_ehrReg.dump_VCD_defs(num);
  num = INST_m_fifo_1_deqReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_m_fifo_1_deqReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_m_fifo_1_deqReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_m_fifo_1_deqReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_m_fifo_1_deqReq_wires_0.dump_VCD_defs(num);
  num = INST_m_fifo_1_deqReq_wires_1.dump_VCD_defs(num);
  num = INST_m_fifo_1_ehr_ehrReg.dump_VCD_defs(num);
  num = INST_m_fifo_1_ehr_ignored_wires_0.dump_VCD_defs(num);
  num = INST_m_fifo_1_ehr_ignored_wires_1.dump_VCD_defs(num);
  num = INST_m_fifo_1_ehr_ignored_wires_2.dump_VCD_defs(num);
  num = INST_m_fifo_1_ehr_virtual_reg_0.dump_VCD_defs(num);
  num = INST_m_fifo_1_ehr_virtual_reg_1.dump_VCD_defs(num);
  num = INST_m_fifo_1_ehr_virtual_reg_2.dump_VCD_defs(num);
  num = INST_m_fifo_1_ehr_wires_0.dump_VCD_defs(num);
  num = INST_m_fifo_1_ehr_wires_1.dump_VCD_defs(num);
  num = INST_m_fifo_1_ehr_wires_2.dump_VCD_defs(num);
  num = INST_m_fifo_1_empty.dump_VCD_defs(num);
  num = INST_m_fifo_1_enqReq_ehrReg.dump_VCD_defs(num);
  num = INST_m_fifo_1_enqReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_m_fifo_1_enqReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_m_fifo_1_enqReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_m_fifo_1_enqReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_m_fifo_1_enqReq_wires_0.dump_VCD_defs(num);
  num = INST_m_fifo_1_enqReq_wires_1.dump_VCD_defs(num);
  num = INST_m_fifo_1_full.dump_VCD_defs(num);
  num = INST_m_fifo_2_data_0.dump_VCD_defs(num);
  num = INST_m_fifo_2_data_1.dump_VCD_defs(num);
  num = INST_m_fifo_2_deqReq_ehrReg.dump_VCD_defs(num);
  num = INST_m_fifo_2_deqReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_m_fifo_2_deqReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_m_fifo_2_deqReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_m_fifo_2_deqReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_m_fifo_2_deqReq_wires_0.dump_VCD_defs(num);
  num = INST_m_fifo_2_deqReq_wires_1.dump_VCD_defs(num);
  num = INST_m_fifo_2_ehr_ehrReg.dump_VCD_defs(num);
  num = INST_m_fifo_2_ehr_ignored_wires_0.dump_VCD_defs(num);
  num = INST_m_fifo_2_ehr_ignored_wires_1.dump_VCD_defs(num);
  num = INST_m_fifo_2_ehr_ignored_wires_2.dump_VCD_defs(num);
  num = INST_m_fifo_2_ehr_virtual_reg_0.dump_VCD_defs(num);
  num = INST_m_fifo_2_ehr_virtual_reg_1.dump_VCD_defs(num);
  num = INST_m_fifo_2_ehr_virtual_reg_2.dump_VCD_defs(num);
  num = INST_m_fifo_2_ehr_wires_0.dump_VCD_defs(num);
  num = INST_m_fifo_2_ehr_wires_1.dump_VCD_defs(num);
  num = INST_m_fifo_2_ehr_wires_2.dump_VCD_defs(num);
  num = INST_m_fifo_2_empty.dump_VCD_defs(num);
  num = INST_m_fifo_2_enqReq_ehrReg.dump_VCD_defs(num);
  num = INST_m_fifo_2_enqReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_m_fifo_2_enqReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_m_fifo_2_enqReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_m_fifo_2_enqReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_m_fifo_2_enqReq_wires_0.dump_VCD_defs(num);
  num = INST_m_fifo_2_enqReq_wires_1.dump_VCD_defs(num);
  num = INST_m_fifo_2_full.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkTbCFScheduling::dump_VCD(tVCDDumpType dt,
				    unsigned int levels,
				    MOD_mkTbCFScheduling &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkTbCFScheduling::vcd_defs(tVCDDumpType dt, MOD_mkTbCFScheduling &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 9u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 9u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 9u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 9u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 9u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_CAN_FIRE_RL_m_deq_fifo_1) != DEF_CAN_FIRE_RL_m_deq_fifo_1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_deq_fifo_1, 1u);
	backing.DEF_CAN_FIRE_RL_m_deq_fifo_1 = DEF_CAN_FIRE_RL_m_deq_fifo_1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_deq_fifo_2) != DEF_CAN_FIRE_RL_m_deq_fifo_2)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_deq_fifo_2, 1u);
	backing.DEF_CAN_FIRE_RL_m_deq_fifo_2 = DEF_CAN_FIRE_RL_m_deq_fifo_2;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_enq_fifo_1) != DEF_CAN_FIRE_RL_m_enq_fifo_1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_enq_fifo_1, 1u);
	backing.DEF_CAN_FIRE_RL_m_enq_fifo_1 = DEF_CAN_FIRE_RL_m_enq_fifo_1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_enq_fifo_2) != DEF_CAN_FIRE_RL_m_enq_fifo_2)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_enq_fifo_2, 1u);
	backing.DEF_CAN_FIRE_RL_m_enq_fifo_2 = DEF_CAN_FIRE_RL_m_enq_fifo_2;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_fifo_1_canonicalize) != DEF_CAN_FIRE_RL_m_fifo_1_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_fifo_1_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_m_fifo_1_canonicalize = DEF_CAN_FIRE_RL_m_fifo_1_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_fifo_1_deqReq_canonicalize) != DEF_CAN_FIRE_RL_m_fifo_1_deqReq_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_fifo_1_deqReq_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_m_fifo_1_deqReq_canonicalize = DEF_CAN_FIRE_RL_m_fifo_1_deqReq_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_fifo_1_ehr_canonicalize) != DEF_CAN_FIRE_RL_m_fifo_1_ehr_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_fifo_1_ehr_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_m_fifo_1_ehr_canonicalize = DEF_CAN_FIRE_RL_m_fifo_1_ehr_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_fifo_1_enqReq_canonicalize) != DEF_CAN_FIRE_RL_m_fifo_1_enqReq_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_fifo_1_enqReq_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_m_fifo_1_enqReq_canonicalize = DEF_CAN_FIRE_RL_m_fifo_1_enqReq_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_fifo_2_canonicalize) != DEF_CAN_FIRE_RL_m_fifo_2_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_fifo_2_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_m_fifo_2_canonicalize = DEF_CAN_FIRE_RL_m_fifo_2_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_fifo_2_deqReq_canonicalize) != DEF_CAN_FIRE_RL_m_fifo_2_deqReq_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_fifo_2_deqReq_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_m_fifo_2_deqReq_canonicalize = DEF_CAN_FIRE_RL_m_fifo_2_deqReq_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_fifo_2_ehr_canonicalize) != DEF_CAN_FIRE_RL_m_fifo_2_ehr_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_fifo_2_ehr_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_m_fifo_2_ehr_canonicalize = DEF_CAN_FIRE_RL_m_fifo_2_ehr_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_fifo_2_enqReq_canonicalize) != DEF_CAN_FIRE_RL_m_fifo_2_enqReq_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_fifo_2_enqReq_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_m_fifo_2_enqReq_canonicalize = DEF_CAN_FIRE_RL_m_fifo_2_enqReq_canonicalize;
      }
      ++num;
      if ((backing.DEF_IF_m_fifo_1_deqReq_wires_0_whas__5_THEN_m_fifo_ETC___d28) != DEF_IF_m_fifo_1_deqReq_wires_0_whas__5_THEN_m_fifo_ETC___d28)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_fifo_1_deqReq_wires_0_whas__5_THEN_m_fifo_ETC___d28, 1u);
	backing.DEF_IF_m_fifo_1_deqReq_wires_0_whas__5_THEN_m_fifo_ETC___d28 = DEF_IF_m_fifo_1_deqReq_wires_0_whas__5_THEN_m_fifo_ETC___d28;
      }
      ++num;
      if ((backing.DEF_IF_m_fifo_1_ehr_wires_0_whas__36_THEN_m_fifo_1_ETC___d139) != DEF_IF_m_fifo_1_ehr_wires_0_whas__36_THEN_m_fifo_1_ETC___d139)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_fifo_1_ehr_wires_0_whas__36_THEN_m_fifo_1_ETC___d139, 2u);
	backing.DEF_IF_m_fifo_1_ehr_wires_0_whas__36_THEN_m_fifo_1_ETC___d139 = DEF_IF_m_fifo_1_ehr_wires_0_whas__36_THEN_m_fifo_1_ETC___d139;
      }
      ++num;
      if ((backing.DEF_IF_m_fifo_1_enqReq_wires_0_whas_THEN_m_fifo_1__ETC___d19) != DEF_IF_m_fifo_1_enqReq_wires_0_whas_THEN_m_fifo_1__ETC___d19)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_fifo_1_enqReq_wires_0_whas_THEN_m_fifo_1__ETC___d19, 8u);
	backing.DEF_IF_m_fifo_1_enqReq_wires_0_whas_THEN_m_fifo_1__ETC___d19 = DEF_IF_m_fifo_1_enqReq_wires_0_whas_THEN_m_fifo_1__ETC___d19;
      }
      ++num;
      if ((backing.DEF_IF_m_fifo_1_enqReq_wires_0_whas_THEN_m_fifo_1__ETC___d9) != DEF_IF_m_fifo_1_enqReq_wires_0_whas_THEN_m_fifo_1__ETC___d9)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_fifo_1_enqReq_wires_0_whas_THEN_m_fifo_1__ETC___d9, 1u);
	backing.DEF_IF_m_fifo_1_enqReq_wires_0_whas_THEN_m_fifo_1__ETC___d9 = DEF_IF_m_fifo_1_enqReq_wires_0_whas_THEN_m_fifo_1__ETC___d9;
      }
      ++num;
      if ((backing.DEF_IF_m_fifo_2_deqReq_wires_0_whas__1_THEN_m_fifo_ETC___d94) != DEF_IF_m_fifo_2_deqReq_wires_0_whas__1_THEN_m_fifo_ETC___d94)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_fifo_2_deqReq_wires_0_whas__1_THEN_m_fifo_ETC___d94, 1u);
	backing.DEF_IF_m_fifo_2_deqReq_wires_0_whas__1_THEN_m_fifo_ETC___d94 = DEF_IF_m_fifo_2_deqReq_wires_0_whas__1_THEN_m_fifo_ETC___d94;
      }
      ++num;
      if ((backing.DEF_IF_m_fifo_2_ehr_wires_0_whas__46_THEN_m_fifo_2_ETC___d149) != DEF_IF_m_fifo_2_ehr_wires_0_whas__46_THEN_m_fifo_2_ETC___d149)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_fifo_2_ehr_wires_0_whas__46_THEN_m_fifo_2_ETC___d149, 2u);
	backing.DEF_IF_m_fifo_2_ehr_wires_0_whas__46_THEN_m_fifo_2_ETC___d149 = DEF_IF_m_fifo_2_ehr_wires_0_whas__46_THEN_m_fifo_2_ETC___d149;
      }
      ++num;
      if ((backing.DEF_IF_m_fifo_2_enqReq_wires_0_whas__0_THEN_m_fifo_ETC___d75) != DEF_IF_m_fifo_2_enqReq_wires_0_whas__0_THEN_m_fifo_ETC___d75)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_fifo_2_enqReq_wires_0_whas__0_THEN_m_fifo_ETC___d75, 1u);
	backing.DEF_IF_m_fifo_2_enqReq_wires_0_whas__0_THEN_m_fifo_ETC___d75 = DEF_IF_m_fifo_2_enqReq_wires_0_whas__0_THEN_m_fifo_ETC___d75;
      }
      ++num;
      if ((backing.DEF_IF_m_fifo_2_enqReq_wires_0_whas__0_THEN_m_fifo_ETC___d85) != DEF_IF_m_fifo_2_enqReq_wires_0_whas__0_THEN_m_fifo_ETC___d85)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_fifo_2_enqReq_wires_0_whas__0_THEN_m_fifo_ETC___d85, 8u);
	backing.DEF_IF_m_fifo_2_enqReq_wires_0_whas__0_THEN_m_fifo_ETC___d85 = DEF_IF_m_fifo_2_enqReq_wires_0_whas__0_THEN_m_fifo_ETC___d85;
      }
      ++num;
      if ((backing.DEF_NOT_m_fifo_1_empty_5___d63) != DEF_NOT_m_fifo_1_empty_5___d63)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_m_fifo_1_empty_5___d63, 1u);
	backing.DEF_NOT_m_fifo_1_empty_5___d63 = DEF_NOT_m_fifo_1_empty_5___d63;
      }
      ++num;
      if ((backing.DEF_NOT_m_fifo_1_full_9___d58) != DEF_NOT_m_fifo_1_full_9___d58)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_m_fifo_1_full_9___d58, 1u);
	backing.DEF_NOT_m_fifo_1_full_9___d58 = DEF_NOT_m_fifo_1_full_9___d58;
      }
      ++num;
      if ((backing.DEF_NOT_m_fifo_2_empty_10___d128) != DEF_NOT_m_fifo_2_empty_10___d128)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_m_fifo_2_empty_10___d128, 1u);
	backing.DEF_NOT_m_fifo_2_empty_10___d128 = DEF_NOT_m_fifo_2_empty_10___d128;
      }
      ++num;
      if ((backing.DEF_NOT_m_fifo_2_full_14___d123) != DEF_NOT_m_fifo_2_full_14___d123)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_m_fifo_2_full_14___d123, 1u);
	backing.DEF_NOT_m_fifo_2_full_14___d123 = DEF_NOT_m_fifo_2_full_14___d123;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_deq_fifo_1) != DEF_WILL_FIRE_RL_m_deq_fifo_1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_deq_fifo_1, 1u);
	backing.DEF_WILL_FIRE_RL_m_deq_fifo_1 = DEF_WILL_FIRE_RL_m_deq_fifo_1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_deq_fifo_2) != DEF_WILL_FIRE_RL_m_deq_fifo_2)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_deq_fifo_2, 1u);
	backing.DEF_WILL_FIRE_RL_m_deq_fifo_2 = DEF_WILL_FIRE_RL_m_deq_fifo_2;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_enq_fifo_1) != DEF_WILL_FIRE_RL_m_enq_fifo_1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_enq_fifo_1, 1u);
	backing.DEF_WILL_FIRE_RL_m_enq_fifo_1 = DEF_WILL_FIRE_RL_m_enq_fifo_1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_enq_fifo_2) != DEF_WILL_FIRE_RL_m_enq_fifo_2)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_enq_fifo_2, 1u);
	backing.DEF_WILL_FIRE_RL_m_enq_fifo_2 = DEF_WILL_FIRE_RL_m_enq_fifo_2;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_fifo_1_canonicalize) != DEF_WILL_FIRE_RL_m_fifo_1_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_fifo_1_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_m_fifo_1_canonicalize = DEF_WILL_FIRE_RL_m_fifo_1_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_fifo_1_deqReq_canonicalize) != DEF_WILL_FIRE_RL_m_fifo_1_deqReq_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_fifo_1_deqReq_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_m_fifo_1_deqReq_canonicalize = DEF_WILL_FIRE_RL_m_fifo_1_deqReq_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_fifo_1_ehr_canonicalize) != DEF_WILL_FIRE_RL_m_fifo_1_ehr_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_fifo_1_ehr_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_m_fifo_1_ehr_canonicalize = DEF_WILL_FIRE_RL_m_fifo_1_ehr_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_fifo_1_enqReq_canonicalize) != DEF_WILL_FIRE_RL_m_fifo_1_enqReq_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_fifo_1_enqReq_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_m_fifo_1_enqReq_canonicalize = DEF_WILL_FIRE_RL_m_fifo_1_enqReq_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_fifo_2_canonicalize) != DEF_WILL_FIRE_RL_m_fifo_2_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_fifo_2_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_m_fifo_2_canonicalize = DEF_WILL_FIRE_RL_m_fifo_2_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_fifo_2_deqReq_canonicalize) != DEF_WILL_FIRE_RL_m_fifo_2_deqReq_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_fifo_2_deqReq_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_m_fifo_2_deqReq_canonicalize = DEF_WILL_FIRE_RL_m_fifo_2_deqReq_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_fifo_2_ehr_canonicalize) != DEF_WILL_FIRE_RL_m_fifo_2_ehr_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_fifo_2_ehr_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_m_fifo_2_ehr_canonicalize = DEF_WILL_FIRE_RL_m_fifo_2_ehr_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_fifo_2_enqReq_canonicalize) != DEF_WILL_FIRE_RL_m_fifo_2_enqReq_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_fifo_2_enqReq_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_m_fifo_2_enqReq_canonicalize = DEF_WILL_FIRE_RL_m_fifo_2_enqReq_canonicalize;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d30) != DEF__0_CONCAT_DONTCARE___d30)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d30, 9u);
	backing.DEF__0_CONCAT_DONTCARE___d30 = DEF__0_CONCAT_DONTCARE___d30;
      }
      ++num;
      if ((backing.DEF_def__h10979) != DEF_def__h10979)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h10979, 2u);
	backing.DEF_def__h10979 = DEF_def__h10979;
      }
      ++num;
      if ((backing.DEF_def__h9778) != DEF_def__h9778)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h9778, 2u);
	backing.DEF_def__h9778 = DEF_def__h9778;
      }
      ++num;
      if ((backing.DEF_m_fifo_1_deqReq_ehrReg__h1981) != DEF_m_fifo_1_deqReq_ehrReg__h1981)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_1_deqReq_ehrReg__h1981, 1u);
	backing.DEF_m_fifo_1_deqReq_ehrReg__h1981 = DEF_m_fifo_1_deqReq_ehrReg__h1981;
      }
      ++num;
      if ((backing.DEF_m_fifo_1_deqReq_wires_0_wget____d26) != DEF_m_fifo_1_deqReq_wires_0_wget____d26)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_1_deqReq_wires_0_wget____d26, 1u);
	backing.DEF_m_fifo_1_deqReq_wires_0_wget____d26 = DEF_m_fifo_1_deqReq_wires_0_wget____d26;
      }
      ++num;
      if ((backing.DEF_m_fifo_1_deqReq_wires_0_whas____d25) != DEF_m_fifo_1_deqReq_wires_0_whas____d25)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_1_deqReq_wires_0_whas____d25, 1u);
	backing.DEF_m_fifo_1_deqReq_wires_0_whas____d25 = DEF_m_fifo_1_deqReq_wires_0_whas____d25;
      }
      ++num;
      if ((backing.DEF_m_fifo_1_ehr_virtual_reg_1_read____d153) != DEF_m_fifo_1_ehr_virtual_reg_1_read____d153)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_1_ehr_virtual_reg_1_read____d153, 1u);
	backing.DEF_m_fifo_1_ehr_virtual_reg_1_read____d153 = DEF_m_fifo_1_ehr_virtual_reg_1_read____d153;
      }
      ++num;
      if ((backing.DEF_m_fifo_1_ehr_virtual_reg_2_read____d152) != DEF_m_fifo_1_ehr_virtual_reg_2_read____d152)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_1_ehr_virtual_reg_2_read____d152, 1u);
	backing.DEF_m_fifo_1_ehr_virtual_reg_2_read____d152 = DEF_m_fifo_1_ehr_virtual_reg_2_read____d152;
      }
      ++num;
      if ((backing.DEF_m_fifo_1_empty__h3120) != DEF_m_fifo_1_empty__h3120)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_1_empty__h3120, 1u);
	backing.DEF_m_fifo_1_empty__h3120 = DEF_m_fifo_1_empty__h3120;
      }
      ++num;
      if ((backing.DEF_m_fifo_1_enqReq_ehrReg_BIT_8___d8) != DEF_m_fifo_1_enqReq_ehrReg_BIT_8___d8)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_1_enqReq_ehrReg_BIT_8___d8, 1u);
	backing.DEF_m_fifo_1_enqReq_ehrReg_BIT_8___d8 = DEF_m_fifo_1_enqReq_ehrReg_BIT_8___d8;
      }
      ++num;
      if ((backing.DEF_m_fifo_1_enqReq_ehrReg___d7) != DEF_m_fifo_1_enqReq_ehrReg___d7)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_1_enqReq_ehrReg___d7, 9u);
	backing.DEF_m_fifo_1_enqReq_ehrReg___d7 = DEF_m_fifo_1_enqReq_ehrReg___d7;
      }
      ++num;
      if ((backing.DEF_m_fifo_1_enqReq_wires_0_wget_BIT_8___d6) != DEF_m_fifo_1_enqReq_wires_0_wget_BIT_8___d6)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_1_enqReq_wires_0_wget_BIT_8___d6, 1u);
	backing.DEF_m_fifo_1_enqReq_wires_0_wget_BIT_8___d6 = DEF_m_fifo_1_enqReq_wires_0_wget_BIT_8___d6;
      }
      ++num;
      if ((backing.DEF_m_fifo_1_enqReq_wires_0_wget____d5) != DEF_m_fifo_1_enqReq_wires_0_wget____d5)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_1_enqReq_wires_0_wget____d5, 9u);
	backing.DEF_m_fifo_1_enqReq_wires_0_wget____d5 = DEF_m_fifo_1_enqReq_wires_0_wget____d5;
      }
      ++num;
      if ((backing.DEF_m_fifo_1_enqReq_wires_0_whas____d4) != DEF_m_fifo_1_enqReq_wires_0_whas____d4)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_1_enqReq_wires_0_whas____d4, 1u);
	backing.DEF_m_fifo_1_enqReq_wires_0_whas____d4 = DEF_m_fifo_1_enqReq_wires_0_whas____d4;
      }
      ++num;
      if ((backing.DEF_m_fifo_1_full__h3134) != DEF_m_fifo_1_full__h3134)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_1_full__h3134, 1u);
	backing.DEF_m_fifo_1_full__h3134 = DEF_m_fifo_1_full__h3134;
      }
      ++num;
      if ((backing.DEF_m_fifo_2_deqReq_ehrReg__h5122) != DEF_m_fifo_2_deqReq_ehrReg__h5122)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_2_deqReq_ehrReg__h5122, 1u);
	backing.DEF_m_fifo_2_deqReq_ehrReg__h5122 = DEF_m_fifo_2_deqReq_ehrReg__h5122;
      }
      ++num;
      if ((backing.DEF_m_fifo_2_deqReq_wires_0_wget____d92) != DEF_m_fifo_2_deqReq_wires_0_wget____d92)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_2_deqReq_wires_0_wget____d92, 1u);
	backing.DEF_m_fifo_2_deqReq_wires_0_wget____d92 = DEF_m_fifo_2_deqReq_wires_0_wget____d92;
      }
      ++num;
      if ((backing.DEF_m_fifo_2_deqReq_wires_0_whas____d91) != DEF_m_fifo_2_deqReq_wires_0_whas____d91)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_2_deqReq_wires_0_whas____d91, 1u);
	backing.DEF_m_fifo_2_deqReq_wires_0_whas____d91 = DEF_m_fifo_2_deqReq_wires_0_whas____d91;
      }
      ++num;
      if ((backing.DEF_m_fifo_2_ehr_virtual_reg_1_read____d167) != DEF_m_fifo_2_ehr_virtual_reg_1_read____d167)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_2_ehr_virtual_reg_1_read____d167, 1u);
	backing.DEF_m_fifo_2_ehr_virtual_reg_1_read____d167 = DEF_m_fifo_2_ehr_virtual_reg_1_read____d167;
      }
      ++num;
      if ((backing.DEF_m_fifo_2_ehr_virtual_reg_2_read____d166) != DEF_m_fifo_2_ehr_virtual_reg_2_read____d166)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_2_ehr_virtual_reg_2_read____d166, 1u);
	backing.DEF_m_fifo_2_ehr_virtual_reg_2_read____d166 = DEF_m_fifo_2_ehr_virtual_reg_2_read____d166;
      }
      ++num;
      if ((backing.DEF_m_fifo_2_empty__h6252) != DEF_m_fifo_2_empty__h6252)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_2_empty__h6252, 1u);
	backing.DEF_m_fifo_2_empty__h6252 = DEF_m_fifo_2_empty__h6252;
      }
      ++num;
      if ((backing.DEF_m_fifo_2_enqReq_ehrReg_3_BIT_8___d74) != DEF_m_fifo_2_enqReq_ehrReg_3_BIT_8___d74)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_2_enqReq_ehrReg_3_BIT_8___d74, 1u);
	backing.DEF_m_fifo_2_enqReq_ehrReg_3_BIT_8___d74 = DEF_m_fifo_2_enqReq_ehrReg_3_BIT_8___d74;
      }
      ++num;
      if ((backing.DEF_m_fifo_2_enqReq_ehrReg___d73) != DEF_m_fifo_2_enqReq_ehrReg___d73)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_2_enqReq_ehrReg___d73, 9u);
	backing.DEF_m_fifo_2_enqReq_ehrReg___d73 = DEF_m_fifo_2_enqReq_ehrReg___d73;
      }
      ++num;
      if ((backing.DEF_m_fifo_2_enqReq_wires_0_wget__1_BIT_8___d72) != DEF_m_fifo_2_enqReq_wires_0_wget__1_BIT_8___d72)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_2_enqReq_wires_0_wget__1_BIT_8___d72, 1u);
	backing.DEF_m_fifo_2_enqReq_wires_0_wget__1_BIT_8___d72 = DEF_m_fifo_2_enqReq_wires_0_wget__1_BIT_8___d72;
      }
      ++num;
      if ((backing.DEF_m_fifo_2_enqReq_wires_0_wget____d71) != DEF_m_fifo_2_enqReq_wires_0_wget____d71)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_2_enqReq_wires_0_wget____d71, 9u);
	backing.DEF_m_fifo_2_enqReq_wires_0_wget____d71 = DEF_m_fifo_2_enqReq_wires_0_wget____d71;
      }
      ++num;
      if ((backing.DEF_m_fifo_2_enqReq_wires_0_whas____d70) != DEF_m_fifo_2_enqReq_wires_0_whas____d70)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_2_enqReq_wires_0_whas____d70, 1u);
	backing.DEF_m_fifo_2_enqReq_wires_0_whas____d70 = DEF_m_fifo_2_enqReq_wires_0_whas____d70;
      }
      ++num;
      if ((backing.DEF_m_fifo_2_full__h6266) != DEF_m_fifo_2_full__h6266)
      {
	vcd_write_val(sim_hdl, num, DEF_m_fifo_2_full__h6266, 1u);
	backing.DEF_m_fifo_2_full__h6266 = DEF_m_fifo_2_full__h6266;
      }
      ++num;
      if ((backing.DEF_x__h1161) != DEF_x__h1161)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h1161, 8u);
	backing.DEF_x__h1161 = DEF_x__h1161;
      }
      ++num;
      if ((backing.DEF_x__h1162) != DEF_x__h1162)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h1162, 8u);
	backing.DEF_x__h1162 = DEF_x__h1162;
      }
      ++num;
      if ((backing.DEF_x__h4302) != DEF_x__h4302)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h4302, 8u);
	backing.DEF_x__h4302 = DEF_x__h4302;
      }
      ++num;
      if ((backing.DEF_x__h4303) != DEF_x__h4303)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h4303, 8u);
	backing.DEF_x__h4303 = DEF_x__h4303;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_deq_fifo_1, 1u);
      backing.DEF_CAN_FIRE_RL_m_deq_fifo_1 = DEF_CAN_FIRE_RL_m_deq_fifo_1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_deq_fifo_2, 1u);
      backing.DEF_CAN_FIRE_RL_m_deq_fifo_2 = DEF_CAN_FIRE_RL_m_deq_fifo_2;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_enq_fifo_1, 1u);
      backing.DEF_CAN_FIRE_RL_m_enq_fifo_1 = DEF_CAN_FIRE_RL_m_enq_fifo_1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_enq_fifo_2, 1u);
      backing.DEF_CAN_FIRE_RL_m_enq_fifo_2 = DEF_CAN_FIRE_RL_m_enq_fifo_2;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_fifo_1_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_m_fifo_1_canonicalize = DEF_CAN_FIRE_RL_m_fifo_1_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_fifo_1_deqReq_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_m_fifo_1_deqReq_canonicalize = DEF_CAN_FIRE_RL_m_fifo_1_deqReq_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_fifo_1_ehr_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_m_fifo_1_ehr_canonicalize = DEF_CAN_FIRE_RL_m_fifo_1_ehr_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_fifo_1_enqReq_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_m_fifo_1_enqReq_canonicalize = DEF_CAN_FIRE_RL_m_fifo_1_enqReq_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_fifo_2_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_m_fifo_2_canonicalize = DEF_CAN_FIRE_RL_m_fifo_2_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_fifo_2_deqReq_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_m_fifo_2_deqReq_canonicalize = DEF_CAN_FIRE_RL_m_fifo_2_deqReq_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_fifo_2_ehr_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_m_fifo_2_ehr_canonicalize = DEF_CAN_FIRE_RL_m_fifo_2_ehr_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_fifo_2_enqReq_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_m_fifo_2_enqReq_canonicalize = DEF_CAN_FIRE_RL_m_fifo_2_enqReq_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_fifo_1_deqReq_wires_0_whas__5_THEN_m_fifo_ETC___d28, 1u);
      backing.DEF_IF_m_fifo_1_deqReq_wires_0_whas__5_THEN_m_fifo_ETC___d28 = DEF_IF_m_fifo_1_deqReq_wires_0_whas__5_THEN_m_fifo_ETC___d28;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_fifo_1_ehr_wires_0_whas__36_THEN_m_fifo_1_ETC___d139, 2u);
      backing.DEF_IF_m_fifo_1_ehr_wires_0_whas__36_THEN_m_fifo_1_ETC___d139 = DEF_IF_m_fifo_1_ehr_wires_0_whas__36_THEN_m_fifo_1_ETC___d139;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_fifo_1_enqReq_wires_0_whas_THEN_m_fifo_1__ETC___d19, 8u);
      backing.DEF_IF_m_fifo_1_enqReq_wires_0_whas_THEN_m_fifo_1__ETC___d19 = DEF_IF_m_fifo_1_enqReq_wires_0_whas_THEN_m_fifo_1__ETC___d19;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_fifo_1_enqReq_wires_0_whas_THEN_m_fifo_1__ETC___d9, 1u);
      backing.DEF_IF_m_fifo_1_enqReq_wires_0_whas_THEN_m_fifo_1__ETC___d9 = DEF_IF_m_fifo_1_enqReq_wires_0_whas_THEN_m_fifo_1__ETC___d9;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_fifo_2_deqReq_wires_0_whas__1_THEN_m_fifo_ETC___d94, 1u);
      backing.DEF_IF_m_fifo_2_deqReq_wires_0_whas__1_THEN_m_fifo_ETC___d94 = DEF_IF_m_fifo_2_deqReq_wires_0_whas__1_THEN_m_fifo_ETC___d94;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_fifo_2_ehr_wires_0_whas__46_THEN_m_fifo_2_ETC___d149, 2u);
      backing.DEF_IF_m_fifo_2_ehr_wires_0_whas__46_THEN_m_fifo_2_ETC___d149 = DEF_IF_m_fifo_2_ehr_wires_0_whas__46_THEN_m_fifo_2_ETC___d149;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_fifo_2_enqReq_wires_0_whas__0_THEN_m_fifo_ETC___d75, 1u);
      backing.DEF_IF_m_fifo_2_enqReq_wires_0_whas__0_THEN_m_fifo_ETC___d75 = DEF_IF_m_fifo_2_enqReq_wires_0_whas__0_THEN_m_fifo_ETC___d75;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_fifo_2_enqReq_wires_0_whas__0_THEN_m_fifo_ETC___d85, 8u);
      backing.DEF_IF_m_fifo_2_enqReq_wires_0_whas__0_THEN_m_fifo_ETC___d85 = DEF_IF_m_fifo_2_enqReq_wires_0_whas__0_THEN_m_fifo_ETC___d85;
      vcd_write_val(sim_hdl, num++, DEF_NOT_m_fifo_1_empty_5___d63, 1u);
      backing.DEF_NOT_m_fifo_1_empty_5___d63 = DEF_NOT_m_fifo_1_empty_5___d63;
      vcd_write_val(sim_hdl, num++, DEF_NOT_m_fifo_1_full_9___d58, 1u);
      backing.DEF_NOT_m_fifo_1_full_9___d58 = DEF_NOT_m_fifo_1_full_9___d58;
      vcd_write_val(sim_hdl, num++, DEF_NOT_m_fifo_2_empty_10___d128, 1u);
      backing.DEF_NOT_m_fifo_2_empty_10___d128 = DEF_NOT_m_fifo_2_empty_10___d128;
      vcd_write_val(sim_hdl, num++, DEF_NOT_m_fifo_2_full_14___d123, 1u);
      backing.DEF_NOT_m_fifo_2_full_14___d123 = DEF_NOT_m_fifo_2_full_14___d123;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_deq_fifo_1, 1u);
      backing.DEF_WILL_FIRE_RL_m_deq_fifo_1 = DEF_WILL_FIRE_RL_m_deq_fifo_1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_deq_fifo_2, 1u);
      backing.DEF_WILL_FIRE_RL_m_deq_fifo_2 = DEF_WILL_FIRE_RL_m_deq_fifo_2;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_enq_fifo_1, 1u);
      backing.DEF_WILL_FIRE_RL_m_enq_fifo_1 = DEF_WILL_FIRE_RL_m_enq_fifo_1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_enq_fifo_2, 1u);
      backing.DEF_WILL_FIRE_RL_m_enq_fifo_2 = DEF_WILL_FIRE_RL_m_enq_fifo_2;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_fifo_1_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_m_fifo_1_canonicalize = DEF_WILL_FIRE_RL_m_fifo_1_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_fifo_1_deqReq_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_m_fifo_1_deqReq_canonicalize = DEF_WILL_FIRE_RL_m_fifo_1_deqReq_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_fifo_1_ehr_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_m_fifo_1_ehr_canonicalize = DEF_WILL_FIRE_RL_m_fifo_1_ehr_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_fifo_1_enqReq_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_m_fifo_1_enqReq_canonicalize = DEF_WILL_FIRE_RL_m_fifo_1_enqReq_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_fifo_2_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_m_fifo_2_canonicalize = DEF_WILL_FIRE_RL_m_fifo_2_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_fifo_2_deqReq_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_m_fifo_2_deqReq_canonicalize = DEF_WILL_FIRE_RL_m_fifo_2_deqReq_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_fifo_2_ehr_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_m_fifo_2_ehr_canonicalize = DEF_WILL_FIRE_RL_m_fifo_2_ehr_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_fifo_2_enqReq_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_m_fifo_2_enqReq_canonicalize = DEF_WILL_FIRE_RL_m_fifo_2_enqReq_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d30, 9u);
      backing.DEF__0_CONCAT_DONTCARE___d30 = DEF__0_CONCAT_DONTCARE___d30;
      vcd_write_val(sim_hdl, num++, DEF_def__h10979, 2u);
      backing.DEF_def__h10979 = DEF_def__h10979;
      vcd_write_val(sim_hdl, num++, DEF_def__h9778, 2u);
      backing.DEF_def__h9778 = DEF_def__h9778;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_1_deqReq_ehrReg__h1981, 1u);
      backing.DEF_m_fifo_1_deqReq_ehrReg__h1981 = DEF_m_fifo_1_deqReq_ehrReg__h1981;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_1_deqReq_wires_0_wget____d26, 1u);
      backing.DEF_m_fifo_1_deqReq_wires_0_wget____d26 = DEF_m_fifo_1_deqReq_wires_0_wget____d26;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_1_deqReq_wires_0_whas____d25, 1u);
      backing.DEF_m_fifo_1_deqReq_wires_0_whas____d25 = DEF_m_fifo_1_deqReq_wires_0_whas____d25;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_1_ehr_virtual_reg_1_read____d153, 1u);
      backing.DEF_m_fifo_1_ehr_virtual_reg_1_read____d153 = DEF_m_fifo_1_ehr_virtual_reg_1_read____d153;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_1_ehr_virtual_reg_2_read____d152, 1u);
      backing.DEF_m_fifo_1_ehr_virtual_reg_2_read____d152 = DEF_m_fifo_1_ehr_virtual_reg_2_read____d152;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_1_empty__h3120, 1u);
      backing.DEF_m_fifo_1_empty__h3120 = DEF_m_fifo_1_empty__h3120;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_1_enqReq_ehrReg_BIT_8___d8, 1u);
      backing.DEF_m_fifo_1_enqReq_ehrReg_BIT_8___d8 = DEF_m_fifo_1_enqReq_ehrReg_BIT_8___d8;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_1_enqReq_ehrReg___d7, 9u);
      backing.DEF_m_fifo_1_enqReq_ehrReg___d7 = DEF_m_fifo_1_enqReq_ehrReg___d7;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_1_enqReq_wires_0_wget_BIT_8___d6, 1u);
      backing.DEF_m_fifo_1_enqReq_wires_0_wget_BIT_8___d6 = DEF_m_fifo_1_enqReq_wires_0_wget_BIT_8___d6;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_1_enqReq_wires_0_wget____d5, 9u);
      backing.DEF_m_fifo_1_enqReq_wires_0_wget____d5 = DEF_m_fifo_1_enqReq_wires_0_wget____d5;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_1_enqReq_wires_0_whas____d4, 1u);
      backing.DEF_m_fifo_1_enqReq_wires_0_whas____d4 = DEF_m_fifo_1_enqReq_wires_0_whas____d4;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_1_full__h3134, 1u);
      backing.DEF_m_fifo_1_full__h3134 = DEF_m_fifo_1_full__h3134;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_2_deqReq_ehrReg__h5122, 1u);
      backing.DEF_m_fifo_2_deqReq_ehrReg__h5122 = DEF_m_fifo_2_deqReq_ehrReg__h5122;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_2_deqReq_wires_0_wget____d92, 1u);
      backing.DEF_m_fifo_2_deqReq_wires_0_wget____d92 = DEF_m_fifo_2_deqReq_wires_0_wget____d92;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_2_deqReq_wires_0_whas____d91, 1u);
      backing.DEF_m_fifo_2_deqReq_wires_0_whas____d91 = DEF_m_fifo_2_deqReq_wires_0_whas____d91;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_2_ehr_virtual_reg_1_read____d167, 1u);
      backing.DEF_m_fifo_2_ehr_virtual_reg_1_read____d167 = DEF_m_fifo_2_ehr_virtual_reg_1_read____d167;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_2_ehr_virtual_reg_2_read____d166, 1u);
      backing.DEF_m_fifo_2_ehr_virtual_reg_2_read____d166 = DEF_m_fifo_2_ehr_virtual_reg_2_read____d166;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_2_empty__h6252, 1u);
      backing.DEF_m_fifo_2_empty__h6252 = DEF_m_fifo_2_empty__h6252;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_2_enqReq_ehrReg_3_BIT_8___d74, 1u);
      backing.DEF_m_fifo_2_enqReq_ehrReg_3_BIT_8___d74 = DEF_m_fifo_2_enqReq_ehrReg_3_BIT_8___d74;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_2_enqReq_ehrReg___d73, 9u);
      backing.DEF_m_fifo_2_enqReq_ehrReg___d73 = DEF_m_fifo_2_enqReq_ehrReg___d73;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_2_enqReq_wires_0_wget__1_BIT_8___d72, 1u);
      backing.DEF_m_fifo_2_enqReq_wires_0_wget__1_BIT_8___d72 = DEF_m_fifo_2_enqReq_wires_0_wget__1_BIT_8___d72;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_2_enqReq_wires_0_wget____d71, 9u);
      backing.DEF_m_fifo_2_enqReq_wires_0_wget____d71 = DEF_m_fifo_2_enqReq_wires_0_wget____d71;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_2_enqReq_wires_0_whas____d70, 1u);
      backing.DEF_m_fifo_2_enqReq_wires_0_whas____d70 = DEF_m_fifo_2_enqReq_wires_0_whas____d70;
      vcd_write_val(sim_hdl, num++, DEF_m_fifo_2_full__h6266, 1u);
      backing.DEF_m_fifo_2_full__h6266 = DEF_m_fifo_2_full__h6266;
      vcd_write_val(sim_hdl, num++, DEF_x__h1161, 8u);
      backing.DEF_x__h1161 = DEF_x__h1161;
      vcd_write_val(sim_hdl, num++, DEF_x__h1162, 8u);
      backing.DEF_x__h1162 = DEF_x__h1162;
      vcd_write_val(sim_hdl, num++, DEF_x__h4302, 8u);
      backing.DEF_x__h4302 = DEF_x__h4302;
      vcd_write_val(sim_hdl, num++, DEF_x__h4303, 8u);
      backing.DEF_x__h4303 = DEF_x__h4303;
    }
}

void MOD_mkTbCFScheduling::vcd_prims(tVCDDumpType dt, MOD_mkTbCFScheduling &backing)
{
  INST_m_fifo_1_data_0.dump_VCD(dt, backing.INST_m_fifo_1_data_0);
  INST_m_fifo_1_data_1.dump_VCD(dt, backing.INST_m_fifo_1_data_1);
  INST_m_fifo_1_deqReq_ehrReg.dump_VCD(dt, backing.INST_m_fifo_1_deqReq_ehrReg);
  INST_m_fifo_1_deqReq_ignored_wires_0.dump_VCD(dt, backing.INST_m_fifo_1_deqReq_ignored_wires_0);
  INST_m_fifo_1_deqReq_ignored_wires_1.dump_VCD(dt, backing.INST_m_fifo_1_deqReq_ignored_wires_1);
  INST_m_fifo_1_deqReq_virtual_reg_0.dump_VCD(dt, backing.INST_m_fifo_1_deqReq_virtual_reg_0);
  INST_m_fifo_1_deqReq_virtual_reg_1.dump_VCD(dt, backing.INST_m_fifo_1_deqReq_virtual_reg_1);
  INST_m_fifo_1_deqReq_wires_0.dump_VCD(dt, backing.INST_m_fifo_1_deqReq_wires_0);
  INST_m_fifo_1_deqReq_wires_1.dump_VCD(dt, backing.INST_m_fifo_1_deqReq_wires_1);
  INST_m_fifo_1_ehr_ehrReg.dump_VCD(dt, backing.INST_m_fifo_1_ehr_ehrReg);
  INST_m_fifo_1_ehr_ignored_wires_0.dump_VCD(dt, backing.INST_m_fifo_1_ehr_ignored_wires_0);
  INST_m_fifo_1_ehr_ignored_wires_1.dump_VCD(dt, backing.INST_m_fifo_1_ehr_ignored_wires_1);
  INST_m_fifo_1_ehr_ignored_wires_2.dump_VCD(dt, backing.INST_m_fifo_1_ehr_ignored_wires_2);
  INST_m_fifo_1_ehr_virtual_reg_0.dump_VCD(dt, backing.INST_m_fifo_1_ehr_virtual_reg_0);
  INST_m_fifo_1_ehr_virtual_reg_1.dump_VCD(dt, backing.INST_m_fifo_1_ehr_virtual_reg_1);
  INST_m_fifo_1_ehr_virtual_reg_2.dump_VCD(dt, backing.INST_m_fifo_1_ehr_virtual_reg_2);
  INST_m_fifo_1_ehr_wires_0.dump_VCD(dt, backing.INST_m_fifo_1_ehr_wires_0);
  INST_m_fifo_1_ehr_wires_1.dump_VCD(dt, backing.INST_m_fifo_1_ehr_wires_1);
  INST_m_fifo_1_ehr_wires_2.dump_VCD(dt, backing.INST_m_fifo_1_ehr_wires_2);
  INST_m_fifo_1_empty.dump_VCD(dt, backing.INST_m_fifo_1_empty);
  INST_m_fifo_1_enqReq_ehrReg.dump_VCD(dt, backing.INST_m_fifo_1_enqReq_ehrReg);
  INST_m_fifo_1_enqReq_ignored_wires_0.dump_VCD(dt, backing.INST_m_fifo_1_enqReq_ignored_wires_0);
  INST_m_fifo_1_enqReq_ignored_wires_1.dump_VCD(dt, backing.INST_m_fifo_1_enqReq_ignored_wires_1);
  INST_m_fifo_1_enqReq_virtual_reg_0.dump_VCD(dt, backing.INST_m_fifo_1_enqReq_virtual_reg_0);
  INST_m_fifo_1_enqReq_virtual_reg_1.dump_VCD(dt, backing.INST_m_fifo_1_enqReq_virtual_reg_1);
  INST_m_fifo_1_enqReq_wires_0.dump_VCD(dt, backing.INST_m_fifo_1_enqReq_wires_0);
  INST_m_fifo_1_enqReq_wires_1.dump_VCD(dt, backing.INST_m_fifo_1_enqReq_wires_1);
  INST_m_fifo_1_full.dump_VCD(dt, backing.INST_m_fifo_1_full);
  INST_m_fifo_2_data_0.dump_VCD(dt, backing.INST_m_fifo_2_data_0);
  INST_m_fifo_2_data_1.dump_VCD(dt, backing.INST_m_fifo_2_data_1);
  INST_m_fifo_2_deqReq_ehrReg.dump_VCD(dt, backing.INST_m_fifo_2_deqReq_ehrReg);
  INST_m_fifo_2_deqReq_ignored_wires_0.dump_VCD(dt, backing.INST_m_fifo_2_deqReq_ignored_wires_0);
  INST_m_fifo_2_deqReq_ignored_wires_1.dump_VCD(dt, backing.INST_m_fifo_2_deqReq_ignored_wires_1);
  INST_m_fifo_2_deqReq_virtual_reg_0.dump_VCD(dt, backing.INST_m_fifo_2_deqReq_virtual_reg_0);
  INST_m_fifo_2_deqReq_virtual_reg_1.dump_VCD(dt, backing.INST_m_fifo_2_deqReq_virtual_reg_1);
  INST_m_fifo_2_deqReq_wires_0.dump_VCD(dt, backing.INST_m_fifo_2_deqReq_wires_0);
  INST_m_fifo_2_deqReq_wires_1.dump_VCD(dt, backing.INST_m_fifo_2_deqReq_wires_1);
  INST_m_fifo_2_ehr_ehrReg.dump_VCD(dt, backing.INST_m_fifo_2_ehr_ehrReg);
  INST_m_fifo_2_ehr_ignored_wires_0.dump_VCD(dt, backing.INST_m_fifo_2_ehr_ignored_wires_0);
  INST_m_fifo_2_ehr_ignored_wires_1.dump_VCD(dt, backing.INST_m_fifo_2_ehr_ignored_wires_1);
  INST_m_fifo_2_ehr_ignored_wires_2.dump_VCD(dt, backing.INST_m_fifo_2_ehr_ignored_wires_2);
  INST_m_fifo_2_ehr_virtual_reg_0.dump_VCD(dt, backing.INST_m_fifo_2_ehr_virtual_reg_0);
  INST_m_fifo_2_ehr_virtual_reg_1.dump_VCD(dt, backing.INST_m_fifo_2_ehr_virtual_reg_1);
  INST_m_fifo_2_ehr_virtual_reg_2.dump_VCD(dt, backing.INST_m_fifo_2_ehr_virtual_reg_2);
  INST_m_fifo_2_ehr_wires_0.dump_VCD(dt, backing.INST_m_fifo_2_ehr_wires_0);
  INST_m_fifo_2_ehr_wires_1.dump_VCD(dt, backing.INST_m_fifo_2_ehr_wires_1);
  INST_m_fifo_2_ehr_wires_2.dump_VCD(dt, backing.INST_m_fifo_2_ehr_wires_2);
  INST_m_fifo_2_empty.dump_VCD(dt, backing.INST_m_fifo_2_empty);
  INST_m_fifo_2_enqReq_ehrReg.dump_VCD(dt, backing.INST_m_fifo_2_enqReq_ehrReg);
  INST_m_fifo_2_enqReq_ignored_wires_0.dump_VCD(dt, backing.INST_m_fifo_2_enqReq_ignored_wires_0);
  INST_m_fifo_2_enqReq_ignored_wires_1.dump_VCD(dt, backing.INST_m_fifo_2_enqReq_ignored_wires_1);
  INST_m_fifo_2_enqReq_virtual_reg_0.dump_VCD(dt, backing.INST_m_fifo_2_enqReq_virtual_reg_0);
  INST_m_fifo_2_enqReq_virtual_reg_1.dump_VCD(dt, backing.INST_m_fifo_2_enqReq_virtual_reg_1);
  INST_m_fifo_2_enqReq_wires_0.dump_VCD(dt, backing.INST_m_fifo_2_enqReq_wires_0);
  INST_m_fifo_2_enqReq_wires_1.dump_VCD(dt, backing.INST_m_fifo_2_enqReq_wires_1);
  INST_m_fifo_2_full.dump_VCD(dt, backing.INST_m_fifo_2_full);
}
