{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559208303040 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559208303040 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 19:25:02 2019 " "Processing started: Thu May 30 19:25:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559208303040 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559208303040 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HDMI_OUT -c HDMI_OUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off HDMI_OUT -c HDMI_OUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559208303040 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559208303602 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559208303602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_out.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_OUT " "Found entity 1: HDMI_OUT" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/HDMI_OUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559208314117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559208314117 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vertical_draw.v(37) " "Verilog HDL information at vertical_draw.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "vertical_draw.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/vertical_draw.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1559208314117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertical_draw.v 1 1 " "Found 1 design units, including 1 entities, in source file vertical_draw.v" { { "Info" "ISGN_ENTITY_NAME" "1 vertical_draw " "Found entity 1: vertical_draw" {  } { { "vertical_draw.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/vertical_draw.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559208314117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559208314117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_output.v 1 1 " "Found 1 design units, including 1 entities, in source file image_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_output " "Found entity 1: image_output" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/image_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559208314117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559208314117 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "I2C_config.v(41) " "Verilog HDL information at I2C_config.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "I2C_config.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/I2C_config.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1559208314133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_config " "Found entity 1: I2C_config" {  } { { "I2C_config.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/I2C_config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559208314133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559208314133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_controller " "Found entity 1: I2C_controller" {  } { { "I2C_controller.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/I2C_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559208314133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559208314133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559208314133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559208314133 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HDMI_OUT " "Elaborating entity \"HDMI_OUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559208314164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_output image_output:i_output " "Elaborating entity \"image_output\" for hierarchy \"image_output:i_output\"" {  } { { "HDMI_OUT.v" "i_output" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/HDMI_OUT.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559208314164 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "image_output.v(51) " "Verilog HDL warning at image_output.v(51): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/image_output.v" 51 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1559208314164 "|HDMI_OUT|image_output:i_output"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red image_output.v(49) " "Verilog HDL Always Construct warning at image_output.v(49): inferring latch(es) for variable \"red\", which holds its previous value in one or more paths through the always construct" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559208314164 "|HDMI_OUT|image_output:i_output"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green image_output.v(49) " "Verilog HDL Always Construct warning at image_output.v(49): inferring latch(es) for variable \"green\", which holds its previous value in one or more paths through the always construct" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559208314164 "|HDMI_OUT|image_output:i_output"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue image_output.v(49) " "Verilog HDL Always Construct warning at image_output.v(49): inferring latch(es) for variable \"blue\", which holds its previous value in one or more paths through the always construct" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559208314164 "|HDMI_OUT|image_output:i_output"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pixel_clock image_output.v(5) " "Output port \"pixel_clock\" at image_output.v(5) has no driver" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/image_output.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559208314164 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] image_output.v(49) " "Inferred latch for \"blue\[0\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559208314164 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] image_output.v(49) " "Inferred latch for \"blue\[1\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559208314164 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] image_output.v(49) " "Inferred latch for \"blue\[2\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559208314164 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] image_output.v(49) " "Inferred latch for \"blue\[3\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559208314164 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[4\] image_output.v(49) " "Inferred latch for \"blue\[4\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559208314164 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[5\] image_output.v(49) " "Inferred latch for \"blue\[5\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559208314164 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[6\] image_output.v(49) " "Inferred latch for \"blue\[6\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559208314164 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[7\] image_output.v(49) " "Inferred latch for \"blue\[7\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559208314164 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] image_output.v(49) " "Inferred latch for \"green\[0\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559208314164 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] image_output.v(49) " "Inferred latch for \"green\[1\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559208314164 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] image_output.v(49) " "Inferred latch for \"green\[2\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559208314164 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] image_output.v(49) " "Inferred latch for \"green\[3\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559208314164 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[4\] image_output.v(49) " "Inferred latch for \"green\[4\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559208314164 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[5\] image_output.v(49) " "Inferred latch for \"green\[5\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559208314164 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[6\] image_output.v(49) " "Inferred latch for \"green\[6\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559208314164 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[7\] image_output.v(49) " "Inferred latch for \"green\[7\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559208314164 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] image_output.v(49) " "Inferred latch for \"red\[0\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559208314164 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] image_output.v(49) " "Inferred latch for \"red\[1\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559208314164 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] image_output.v(49) " "Inferred latch for \"red\[2\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559208314164 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] image_output.v(49) " "Inferred latch for \"red\[3\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559208314164 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[4\] image_output.v(49) " "Inferred latch for \"red\[4\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559208314164 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[5\] image_output.v(49) " "Inferred latch for \"red\[5\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559208314164 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[6\] image_output.v(49) " "Inferred latch for \"red\[6\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559208314164 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[7\] image_output.v(49) " "Inferred latch for \"red\[7\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559208314164 "|HDMI_OUT|image_output:i_output"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vertical_draw image_output:i_output\|vertical_draw:v_draw " "Elaborating entity \"vertical_draw\" for hierarchy \"image_output:i_output\|vertical_draw:v_draw\"" {  } { { "image_output.v" "v_draw" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/image_output.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559208314179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_config I2C_config:i2c_config " "Elaborating entity \"I2C_config\" for hierarchy \"I2C_config:i2c_config\"" {  } { { "HDMI_OUT.v" "i2c_config" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/HDMI_OUT.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559208314179 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 24 I2C_config.v(56) " "Verilog HDL assignment warning at I2C_config.v(56): truncated value with size 25 to match size of target (24)" {  } { { "I2C_config.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/I2C_config.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559208314179 "|HDMI_OUT|I2C_config:i2c_config"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_config.v(117) " "Verilog HDL assignment warning at I2C_config.v(117): truncated value with size 32 to match size of target (1)" {  } { { "I2C_config.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/I2C_config.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559208314179 "|HDMI_OUT|I2C_config:i2c_config"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_controller I2C_config:i2c_config\|I2C_controller:I2C_cont " "Elaborating entity \"I2C_controller\" for hierarchy \"I2C_config:i2c_config\|I2C_controller:I2C_cont\"" {  } { { "I2C_config.v" "I2C_cont" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/I2C_config.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559208314195 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "setup I2C_controller.v(17) " "Verilog HDL or VHDL warning at I2C_controller.v(17): object \"setup\" assigned a value but never read" {  } { { "I2C_controller.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/I2C_controller.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559208314195 "|HDMI_OUT|I2C_config:i2c_config|I2C_controller:I2C_cont"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 I2C_controller.v(69) " "Verilog HDL assignment warning at I2C_controller.v(69): truncated value with size 8 to match size of target (1)" {  } { { "I2C_controller.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/I2C_controller.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559208314195 "|HDMI_OUT|I2C_config:i2c_config|I2C_controller:I2C_cont"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_controller.v(76) " "Verilog HDL assignment warning at I2C_controller.v(76): truncated value with size 32 to match size of target (8)" {  } { { "I2C_controller.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/I2C_controller.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559208314195 "|HDMI_OUT|I2C_config:i2c_config|I2C_controller:I2C_cont"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter I2C_config:i2c_config\|I2C_controller:I2C_cont\|counter:counter_100khz " "Elaborating entity \"counter\" for hierarchy \"I2C_config:i2c_config\|I2C_controller:I2C_cont\|counter:counter_100khz\"" {  } { { "I2C_controller.v" "counter_100khz" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/I2C_controller.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559208314195 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[0\] VCC " "Pin \"HDMI_TX_D\[0\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/HDMI_OUT.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559208314742 "|HDMI_OUT|HDMI_TX_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[1\] VCC " "Pin \"HDMI_TX_D\[1\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/HDMI_OUT.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559208314742 "|HDMI_OUT|HDMI_TX_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[2\] VCC " "Pin \"HDMI_TX_D\[2\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/HDMI_OUT.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559208314742 "|HDMI_OUT|HDMI_TX_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[3\] VCC " "Pin \"HDMI_TX_D\[3\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/HDMI_OUT.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559208314742 "|HDMI_OUT|HDMI_TX_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[4\] VCC " "Pin \"HDMI_TX_D\[4\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/HDMI_OUT.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559208314742 "|HDMI_OUT|HDMI_TX_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[5\] VCC " "Pin \"HDMI_TX_D\[5\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/HDMI_OUT.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559208314742 "|HDMI_OUT|HDMI_TX_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[6\] VCC " "Pin \"HDMI_TX_D\[6\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/HDMI_OUT.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559208314742 "|HDMI_OUT|HDMI_TX_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[7\] VCC " "Pin \"HDMI_TX_D\[7\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/HDMI_OUT.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559208314742 "|HDMI_OUT|HDMI_TX_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[8\] VCC " "Pin \"HDMI_TX_D\[8\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/HDMI_OUT.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559208314742 "|HDMI_OUT|HDMI_TX_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[9\] VCC " "Pin \"HDMI_TX_D\[9\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/HDMI_OUT.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559208314742 "|HDMI_OUT|HDMI_TX_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[10\] VCC " "Pin \"HDMI_TX_D\[10\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/HDMI_OUT.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559208314742 "|HDMI_OUT|HDMI_TX_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[11\] VCC " "Pin \"HDMI_TX_D\[11\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/HDMI_OUT.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559208314742 "|HDMI_OUT|HDMI_TX_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[12\] VCC " "Pin \"HDMI_TX_D\[12\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/HDMI_OUT.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559208314742 "|HDMI_OUT|HDMI_TX_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[13\] VCC " "Pin \"HDMI_TX_D\[13\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/HDMI_OUT.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559208314742 "|HDMI_OUT|HDMI_TX_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[14\] VCC " "Pin \"HDMI_TX_D\[14\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/HDMI_OUT.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559208314742 "|HDMI_OUT|HDMI_TX_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[15\] VCC " "Pin \"HDMI_TX_D\[15\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/HDMI_OUT.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559208314742 "|HDMI_OUT|HDMI_TX_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[16\] VCC " "Pin \"HDMI_TX_D\[16\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/HDMI_OUT.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559208314742 "|HDMI_OUT|HDMI_TX_D[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[17\] VCC " "Pin \"HDMI_TX_D\[17\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/HDMI_OUT.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559208314742 "|HDMI_OUT|HDMI_TX_D[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[18\] VCC " "Pin \"HDMI_TX_D\[18\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/HDMI_OUT.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559208314742 "|HDMI_OUT|HDMI_TX_D[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[19\] VCC " "Pin \"HDMI_TX_D\[19\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/HDMI_OUT.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559208314742 "|HDMI_OUT|HDMI_TX_D[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[20\] VCC " "Pin \"HDMI_TX_D\[20\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/HDMI_OUT.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559208314742 "|HDMI_OUT|HDMI_TX_D[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[21\] VCC " "Pin \"HDMI_TX_D\[21\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/HDMI_OUT.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559208314742 "|HDMI_OUT|HDMI_TX_D[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[22\] VCC " "Pin \"HDMI_TX_D\[22\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/HDMI_OUT.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559208314742 "|HDMI_OUT|HDMI_TX_D[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[23\] VCC " "Pin \"HDMI_TX_D\[23\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/HDMI_OUT.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559208314742 "|HDMI_OUT|HDMI_TX_D[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_CLK GND " "Pin \"HDMI_TX_CLK\" is stuck at GND" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/HDMI_OUT.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559208314742 "|HDMI_OUT|HDMI_TX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_DE VCC " "Pin \"HDMI_TX_DE\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/HDMI_OUT.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559208314742 "|HDMI_OUT|HDMI_TX_DE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1559208314742 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1559208314821 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "sda_test I2C_SDA " "Output pin \"sda_test\" driven by bidirectional pin \"I2C_SDA\" cannot be tri-stated" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/HDMI_OUT.v" 16 -1 0 } } { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/HDMI_OUT.v" 7 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1559208314976 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559208315039 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/output_files/HDMI_OUT.map.smsg " "Generated suppressed messages file C:/Users/tsdavs/Documents/Quartus/HDMI_TX/output_files/HDMI_OUT.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559208315071 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1559208315196 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559208315196 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HDMI_TX_INT " "No output dependent on input pin \"HDMI_TX_INT\"" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_TX/HDMI_OUT.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559208315259 "|HDMI_OUT|HDMI_TX_INT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1559208315259 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "141 " "Implemented 141 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559208315274 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559208315274 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1559208315274 ""} { "Info" "ICUT_CUT_TM_LCELLS" "105 " "Implemented 105 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1559208315274 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559208315274 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559208315304 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 19:25:15 2019 " "Processing ended: Thu May 30 19:25:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559208315304 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559208315304 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559208315304 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559208315304 ""}
