// Seed: 1671006846
module module_0 (
    input reg id_0,
    output id_1
);
  logic id_2;
  type_8(
      id_3#(.id_1(1)), id_0
  ); type_9(
      id_4, 1, 1'b0 * 1
  );
  logic id_5;
  initial begin
    id_3 = 1;
    id_4 <= 1'b0;
    id_1 = 1;
    if (1) id_4 = id_0;
  end
endmodule
