
˙
v++_link_monte_sim$1847816e-a288-432f-9291-61ff9681eef62º≥/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/.tlog/v++_link_monte_sim.xtl 2Ω¥/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim.xclbin.link_summary 2æ∑/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim.xclbin.link_summary.pb ∑/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim.xclbin.link_summary.pb"Thu Apr 30 19:59:22 2020(„´∞Âú.b—
$0748920a-214f-4859-ad76-4f4dc9f823e2v++™/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/link.steps.log"≠/opt/Xilinx/Vitis/2019.2/bin/unwrapped/lnx64.o/v++ --xp param:compiler.lockFlowCritSlackThreshold=0 --xp vivado_param:hd.routingContainmentAreaExpansion=true --xp vivado_param:hd.supportClockNetCrossDiffReconfigurablePartitions=1 --xp vivado_param:bitstream.enablePR=4123 --xp vivado_param:physynth.ultraRAMOptOutput=false --xp vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MAX_URAM_CASCADE_HEIGHT}={1} --xp vivado_param:synth.elaboration.rodinMoreOptions={rt::set_parameter disableOregPackingUram true}  --xp "vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}" -t sw_emu --platform /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_1/xilinx_aws-vu9p-f1_shell-v04261818_201920_1.xpfm --save-temps -g --temp_dir ./build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1 -l -obuild_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim.xclbin _x.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim.xo _x.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim_dev.xo *--xp*+param:compiler.lockFlowCritSlackThreshold=0*--xp*4vivado_param:hd.routingContainmentAreaExpansion=true*--xp*Bvivado_param:hd.supportClockNetCrossDiffReconfigurablePartitions=1*--xp*$vivado_param:bitstream.enablePR=4123*--xp*-vivado_param:physynth.ultraRAMOptOutput=false*--xp*Pvivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MAX_URAM_CASCADE_HEIGHT}={1}*--xp*_vivado_param:synth.elaboration.rodinMoreOptions={rt::set_parameter disableOregPackingUram true}*-t*sw_emu*
--platform*ñ/home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_1/xilinx_aws-vu9p-f1_shell-v04261818_201920_1.xpfm*--save-temps*-g*
--temp_dir*>./build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1*-l*O-obuild_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim.xclbin*B_x.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim.xo*F_x.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim_dev.xo"Thu Apr 30 19:59:22 2020(‰´∞Âú.r(
$0748920a-214f-4859-ad76-4f4dc9f823e2"Thu Apr 30 19:59:28 2020(˛‡∞Âú.Z‘	
0xilinx_aws-vu9p-f1_shell-v04261818_201920_1.xpfm/xilinx_aws-vu9p-f1_shell-v04261818_201920_1.xsae/home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_1"OpenCL*Linux08B∏
µ	monte_simß/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim.xclbinJè
¨	monte_simú/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim.xo–/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/xo/monte_sim/monte_sim/cpu_sources/monte_sim.cppmonte_sim_1Jß
¥monte_sim_dev†/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim_dev.xo‹/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/xo/monte_sim_dev/monte_sim_dev/cpu_sources/monte_sim_dev.cppmonte_sim_dev_1"Thu Apr 30 19:59:28 2020(É·∞Âú.bª
$561d8e25-f070-45e5-af14-c9f8aa9c5a8b	regiongen∑/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/monte_sim_regiongen.log"ˇ/opt/Xilinx/Vitis/2019.2/bin/../runtime/bin/regiongen_new -v -m /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/monte_sim.xml -t alg -o xcl_top*-v*-m*≠/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/monte_sim.xml*-t*alg*-o*xcl_top"Thu Apr 30 19:59:28 2020(Ñ·∞Âú.r(
$561d8e25-f070-45e5-af14-c9f8aa9c5a8b"Thu Apr 30 19:59:30 2020(ËÎ∞Âú.r(
$561d8e25-f070-45e5-af14-c9f8aa9c5a8b"Thu Apr 30 19:59:30 2020(ÎÎ∞Âú.b—
$ff02f69e-039a-4da6-805c-2dc59a3c437fgcc /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/monte_sim_dev/monte_sim_dev_kernel_gcc.log"˜/opt/Xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin/gcc -I . -I /opt/Xilinx/Vivado/2019.2/bin/../include -I /opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/auto_cc/include -I /opt/Xilinx/Vivado/2019.2/bin/../common/technology/autopilot/opencl -I /opt/Xilinx/Vitis/2019.2/bin/../common/technology/autopilot/opencl -std=c++11 -g -I /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src -g -fPIC -g -c -DHLS_STREAM_THREAD_SAFE -MD -MT obj/monte_sim_dev.o -MP -MF obj/monte_sim_dev.Cd /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/xo/monte_sim_dev/monte_sim_dev/cpu_sources/monte_sim_dev.cpp -o obj/monte_sim_dev.o*-I*.*-I*(/opt/Xilinx/Vivado/2019.2/bin/../include*-I*</opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/auto_cc/include*-I*C/opt/Xilinx/Vivado/2019.2/bin/../common/technology/autopilot/opencl*-I*B/opt/Xilinx/Vitis/2019.2/bin/../common/technology/autopilot/opencl*
-std=c++11*-g*-I*]/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src*-g*-fPIC*-g*-c*-DHLS_STREAM_THREAD_SAFE*-MD*-MT*obj/monte_sim_dev.o*-MP*-MF*obj/monte_sim_dev.Cd*‹/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/xo/monte_sim_dev/monte_sim_dev/cpu_sources/monte_sim_dev.cpp*-o*obj/monte_sim_dev.o"Thu Apr 30 19:59:30 2020(ÏÎ∞Âú.r(
$ff02f69e-039a-4da6-805c-2dc59a3c437f"Thu Apr 30 20:00:09 2020(ó°≥Âú.r(
$ff02f69e-039a-4da6-805c-2dc59a3c437f"Thu Apr 30 20:00:09 2020(ó°≥Âú.b«
$cd37f236-9b1d-4131-b509-056aed928cf8ar¬/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/monte_sim_dev/monte_sim_dev_ar.log"ƒ/opt/Xilinx/Vivado/2019.2/tps/lnx64/binutils-2.26/bin/ar -cr /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/monte_sim_dev/monte_sim_dev.csim_cu.a /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/monte_sim_dev/obj/monte_sim_dev.o*-cr*≈/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/monte_sim_dev/monte_sim_dev.csim_cu.a*¡/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/monte_sim_dev/obj/monte_sim_dev.o"Thu Apr 30 20:00:09 2020(ò°≥Âú.r(
$cd37f236-9b1d-4131-b509-056aed928cf8"Thu Apr 30 20:00:10 2020(§≥Âú.r(
$cd37f236-9b1d-4131-b509-056aed928cf8"Thu Apr 30 20:00:10 2020(Û§≥Âú.bô
$c2608a6d-04a3-4dc0-abbe-406272d71806gcc¬/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/monte_sim/monte_sim_kernel_gcc.log"ﬂ/opt/Xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin/gcc -I . -I /opt/Xilinx/Vivado/2019.2/bin/../include -I /opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/auto_cc/include -I /opt/Xilinx/Vivado/2019.2/bin/../common/technology/autopilot/opencl -I /opt/Xilinx/Vitis/2019.2/bin/../common/technology/autopilot/opencl -std=c++11 -g -I /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src -g -fPIC -g -c -DHLS_STREAM_THREAD_SAFE -MD -MT obj/monte_sim.o -MP -MF obj/monte_sim.Cd /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/xo/monte_sim/monte_sim/cpu_sources/monte_sim.cpp -o obj/monte_sim.o*-I*.*-I*(/opt/Xilinx/Vivado/2019.2/bin/../include*-I*</opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/auto_cc/include*-I*C/opt/Xilinx/Vivado/2019.2/bin/../common/technology/autopilot/opencl*-I*B/opt/Xilinx/Vitis/2019.2/bin/../common/technology/autopilot/opencl*
-std=c++11*-g*-I*]/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src*-g*-fPIC*-g*-c*-DHLS_STREAM_THREAD_SAFE*-MD*-MT*obj/monte_sim.o*-MP*-MF*obj/monte_sim.Cd*–/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/xo/monte_sim/monte_sim/cpu_sources/monte_sim.cpp*-o*obj/monte_sim.o"Thu Apr 30 20:00:10 2020(Û§≥Âú.r(
$c2608a6d-04a3-4dc0-abbe-406272d71806"Thu Apr 30 20:00:22 2020(ÉÖ¥Âú.r(
$c2608a6d-04a3-4dc0-abbe-406272d71806"Thu Apr 30 20:00:22 2020(ÑÖ¥Âú.bü
$e286b2cc-e373-401c-9dd3-887d591685bfar∫/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/monte_sim/monte_sim_ar.log"¥/opt/Xilinx/Vivado/2019.2/tps/lnx64/binutils-2.26/bin/ar -cr /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/monte_sim/monte_sim.csim_cu.a /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/monte_sim/obj/monte_sim.o*-cr*Ω/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/monte_sim/monte_sim.csim_cu.a*π/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/monte_sim/obj/monte_sim.o"Thu Apr 30 20:00:22 2020(ÖÖ¥Âú.r(
$e286b2cc-e373-401c-9dd3-887d591685bf"Thu Apr 30 20:00:22 2020(ûÖ¥Âú.r(
$e286b2cc-e373-401c-9dd3-887d591685bf"Thu Apr 30 20:00:22 2020(°Ö¥Âú.bº	
$fed6d2e7-1118-44e4-bbdc-5be9d60deea0g++π/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/monte_sim_xcl_top_gpp.log"ˆ/opt/Xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin/g++ -I . -I /opt/Xilinx/Vivado/2019.2/bin/../include -I /opt/Xilinx/Vivado/2019.2/bin/../common/technology/autopilot/opencl -I /opt/Xilinx/Vitis/2019.2/bin/../common/technology/autopilot/opencl -I /opt/Xilinx/Vitis/2019.2/bin/../data/emulation/include -I /opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/auto_cc/include -fPIC -g -DHLS_STREAM_THREAD_SAFE -std=c++11 -fpermissive -c -MD -MT obj/xcl_top.o -MP -MF obj/xcl_top.CXXd xcl_top.cpp -o obj/xcl_top.o*-I*.*-I*(/opt/Xilinx/Vivado/2019.2/bin/../include*-I*C/opt/Xilinx/Vivado/2019.2/bin/../common/technology/autopilot/opencl*-I*B/opt/Xilinx/Vitis/2019.2/bin/../common/technology/autopilot/opencl*-I*6/opt/Xilinx/Vitis/2019.2/bin/../data/emulation/include*-I*</opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/auto_cc/include*-fPIC*-g*-DHLS_STREAM_THREAD_SAFE*
-std=c++11*-fpermissive*-c*-MD*-MT*obj/xcl_top.o*-MP*-MF*obj/xcl_top.CXXd*xcl_top.cpp*-o*obj/xcl_top.o"Thu Apr 30 20:00:22 2020(¢Ö¥Âú.r(
$fed6d2e7-1118-44e4-bbdc-5be9d60deea0"Thu Apr 30 20:00:24 2020(»è¥Âú.r(
$fed6d2e7-1118-44e4-bbdc-5be9d60deea0"Thu Apr 30 20:00:24 2020(…è¥Âú.bﬂ
$b33d2e40-2824-4824-b1fb-0bd1be3a4571g++µ/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/monte_sim_top_gpp.log"á/opt/Xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin/g++ -fPIC -DHLS_STREAM_THREAD_SAFE -std=c++11 -Wall -shared -Wl,--whole-archive,-soname,monte_sim.so -o monte_sim.so monte_sim_dev/monte_sim_dev.csim_cu.a monte_sim/monte_sim.csim_cu.a obj/xcl_top.o -Wl,--no-whole-archive -Wl,--as-needed -L /opt/Xilinx/Vivado/2019.2/bin/../lib/lnx64.o -lhlsmathsim -L /opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/fpo_v7_0 -lgmp -lmpfr -lIp_floating_point_v7_0_bitacc_cmodel -Wl,-rpath,/opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/fpo_v7_0 -L /opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/fft_v9_1 -lIp_xfft_v9_1_bitacc_cmodel -L /opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/fir_v7_0 -lgmp -lIp_fir_compiler_v7_2_bitacc_cmodel -L /opt/Xilinx/Vivado/2019.2/bin/../lnx64/lib/csim -lhlsmc++-GCC46*-fPIC*-DHLS_STREAM_THREAD_SAFE*
-std=c++11*-Wall*-shared*(-Wl,--whole-archive,-soname,monte_sim.so*-o*monte_sim.so*%monte_sim_dev/monte_sim_dev.csim_cu.a*monte_sim/monte_sim.csim_cu.a*obj/xcl_top.o*-Wl,--no-whole-archive*-Wl,--as-needed*-L*,/opt/Xilinx/Vivado/2019.2/bin/../lib/lnx64.o*-lhlsmathsim*-L*5/opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/fpo_v7_0*-lgmp*-lmpfr*&-lIp_floating_point_v7_0_bitacc_cmodel*@-Wl,-rpath,/opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/fpo_v7_0*-L*5/opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/fft_v9_1*-lIp_xfft_v9_1_bitacc_cmodel*-L*5/opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/fir_v7_0*-lgmp*$-lIp_fir_compiler_v7_2_bitacc_cmodel*-L*//opt/Xilinx/Vivado/2019.2/bin/../lnx64/lib/csim*-lhlsmc++-GCC46"Thu Apr 30 20:00:24 2020( è¥Âú.r(
$b33d2e40-2824-4824-b1fb-0bd1be3a4571"Thu Apr 30 20:00:25 2020(êö¥Âú.r(
$b33d2e40-2824-4824-b1fb-0bd1be3a4571"Thu Apr 30 20:00:25 2020(ëö¥Âú.j∏
±/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/monte_sim_xml.rtd %"Thu Apr 30 20:00:25 2020(ìö¥Âú.b∫
$f5c12239-a5c2-41e3-93ca-254a4d820fe0
xclbinutil∏/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/monte_sim_xclbinutil.log"Í/opt/xilinx/xrt/bin/xclbinutil --add-section BITSTREAM:RAW:/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/monte_sim.so --force --key-value SYS:mode:sw_emu --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/monte_sim_xml.rtd --add-section BUILD_METADATA:JSON:/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/monte_sim_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/monte_sim.xml --add-section DEBUG_DATA:RAW:/dev/null --output /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/monte_sim.xcp*--add-section*∫BITSTREAM:RAW:/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/monte_sim.so*--force*--key-value*SYS:mode:sw_emu*--add-section* CLOCK_FREQ_TOPOLOGY:JSON:/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/monte_sim_xml.rtd*--add-section*«BUILD_METADATA:JSON:/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/monte_sim_build.rtd*--add-section*√EMBEDDED_METADATA:RAW:/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/monte_sim.xml*--add-section*DEBUG_DATA:RAW:/dev/null*--output*≠/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/monte_sim.xcp"Thu Apr 30 20:00:25 2020(îö¥Âú.r(
$f5c12239-a5c2-41e3-93ca-254a4d820fe0"Thu Apr 30 20:00:25 2020(©ö¥Âú.r(
$f5c12239-a5c2-41e3-93ca-254a4d820fe0"Thu Apr 30 20:00:25 2020(™ö¥Âú.bö
$6d82206f-4fac-48e3-89c7-b87fdbb126b3
xclbinutilµ/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/monte_sim.xclbin.info"„/opt/xilinx/xrt/bin/xclbinutil --quiet --info --input /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/monte_sim.xcp*--quiet*--info*--input*≠/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/monte_sim.xcp"Thu Apr 30 20:00:25 2020(™ö¥Âú.r(
$6d82206f-4fac-48e3-89c7-b87fdbb126b3"Thu Apr 30 20:00:25 2020(Õõ¥Âú.r(
$6d82206f-4fac-48e3-89c7-b87fdbb126b3"Thu Apr 30 20:00:25 2020(Ñú¥Âú.jÀ
ƒ/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/reports/link/v++_link_monte_sim_guidance.html "Thu Apr 30 20:00:25 2020(Ñú¥Âú.jº
µ/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/v++_link_monte_sim_guidance.pb "Thu Apr 30 20:00:25 2020(µú¥Âú.jµ
Æ/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/logs/optraceViewer.html ""Thu Apr 30 20:00:25 2020(µú¥Âú.r(
$0748920a-214f-4859-ad76-4f4dc9f823e2